{
  "top": "global.avgpool_layer_fp",
  "namespaces": {
    "global": {
      "modules": {
        "BitIO": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "modparams": {
            "mode": "String"
          }
        },
        "IO": {
          "type": [
            "Record",
            [
              [
                "in",
                ["Array", 16, "BitIn"]
              ],
              [
                "out",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "modparams": {
            "mode": "String"
          }
        },
        "PE": {
          "type": [
            "Record",
            [
              [
                "inst",
                ["Array", 84, "BitIn"]
              ],
              [
                "data0",
                ["Array", 16, "BitIn"]
              ],
              [
                "data1",
                ["Array", 16, "BitIn"]
              ],
              [
                "data2",
                ["Array", 16, "BitIn"]
              ],
              ["bit0", "BitIn"],
              ["bit1", "BitIn"],
              ["bit2", "BitIn"],
              ["clk_en", "BitIn"],
              [
                "O0",
                ["Array", 16, "Bit"]
              ],
              ["O1", "Bit"],
              [
                "O2",
                ["Array", 16, "Bit"]
              ],
              [
                "O3",
                ["Array", 16, "Bit"]
              ],
              [
                "O4",
                ["Array", 16, "Bit"]
              ],
              [
                "CLK",
                ["Named", "coreir.clkIn"]
              ],
              [
                "ASYNCRESET",
                ["Named", "coreir.arstIn"]
              ]
            ]
          ]
        },
        "aff__U1": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U10": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U13": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U4": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U7": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "add_all__U15": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U16": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U17": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U18": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U12$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U3$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U6$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U9$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U14": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U2": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U5": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U8": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U11": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U9$reg0.in", "_U10.out"],
            ["coeff_U12$reg0.in", "_U13.out"],
            ["coeff_U3$reg0.in", "_U4.out"],
            ["coeff_U6$reg0.in", "_U7.out"],
            ["mul_d0__U2.out", "add_all__U15.in0"],
            ["mul_d1__U5.out", "add_all__U15.in1"],
            ["add_all__U16.in0", "add_all__U15.out"],
            ["mul_d2__U8.out", "add_all__U16.in1"],
            ["add_all__U17.in0", "add_all__U16.out"],
            ["mul_d3__U11.out", "add_all__U17.in1"],
            ["add_all__U18.in0", "add_all__U17.out"],
            ["const_term_U14.out", "add_all__U18.in1"],
            ["self.out", "add_all__U18.out"],
            ["self.clk", "coeff_U12$reg0.clk"],
            ["mul_d3__U11.in0", "coeff_U12$reg0.out"],
            ["self.clk", "coeff_U3$reg0.clk"],
            ["mul_d0__U2.in0", "coeff_U3$reg0.out"],
            ["self.clk", "coeff_U6$reg0.clk"],
            ["mul_d1__U5.in0", "coeff_U6$reg0.out"],
            ["self.clk", "coeff_U9$reg0.clk"],
            ["mul_d2__U8.in0", "coeff_U9$reg0.out"],
            ["self.d_0", "mul_d0__U2.in1"],
            ["self.d_1", "mul_d1__U5.in1"],
            ["self.d_2", "mul_d2__U8.in1"],
            ["self.d_3", "mul_d3__U11.in1"]
          ]
        },
        "aff__U1007": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1010": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1013": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1015": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1016": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1009$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1012$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1014": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b3"
                ]
              }
            },
            "mul_d0__U1008": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1011": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1009$reg0.in", "_U1010.out"],
            ["coeff_U1012$reg0.in", "_U1013.out"],
            ["mul_d0__U1008.out", "add_all__U1015.in0"],
            ["mul_d1__U1011.out", "add_all__U1015.in1"],
            ["add_all__U1016.in0", "add_all__U1015.out"],
            ["const_term_U1014.out", "add_all__U1016.in1"],
            ["self.out", "add_all__U1016.out"],
            ["self.clk", "coeff_U1009$reg0.clk"],
            ["mul_d0__U1008.in0", "coeff_U1009$reg0.out"],
            ["self.clk", "coeff_U1012$reg0.clk"],
            ["mul_d1__U1011.in0", "coeff_U1012$reg0.out"],
            ["self.d_0", "mul_d0__U1008.in1"],
            ["self.d_1", "mul_d1__U1011.in1"]
          ]
        },
        "aff__U1021": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1024": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1027": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1029": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1030": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1023$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1026$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1028": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U1022": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1025": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1023$reg0.in", "_U1024.out"],
            ["coeff_U1026$reg0.in", "_U1027.out"],
            ["mul_d0__U1022.out", "add_all__U1029.in0"],
            ["mul_d1__U1025.out", "add_all__U1029.in1"],
            ["add_all__U1030.in0", "add_all__U1029.out"],
            ["const_term_U1028.out", "add_all__U1030.in1"],
            ["self.out", "add_all__U1030.out"],
            ["self.clk", "coeff_U1023$reg0.clk"],
            ["mul_d0__U1022.in0", "coeff_U1023$reg0.out"],
            ["self.clk", "coeff_U1026$reg0.clk"],
            ["mul_d1__U1025.in0", "coeff_U1026$reg0.out"],
            ["self.d_0", "mul_d0__U1022.in1"],
            ["self.d_1", "mul_d1__U1025.in1"]
          ]
        },
        "aff__U1034": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1037": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1040": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1042": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1043": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1036$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1039$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1041": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "mul_d0__U1035": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1038": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1036$reg0.in", "_U1037.out"],
            ["coeff_U1039$reg0.in", "_U1040.out"],
            ["mul_d0__U1035.out", "add_all__U1042.in0"],
            ["mul_d1__U1038.out", "add_all__U1042.in1"],
            ["add_all__U1043.in0", "add_all__U1042.out"],
            ["const_term_U1041.out", "add_all__U1043.in1"],
            ["self.out", "add_all__U1043.out"],
            ["self.clk", "coeff_U1036$reg0.clk"],
            ["mul_d0__U1035.in0", "coeff_U1036$reg0.out"],
            ["self.clk", "coeff_U1039$reg0.clk"],
            ["mul_d1__U1038.in0", "coeff_U1039$reg0.out"],
            ["self.d_0", "mul_d0__U1035.in1"],
            ["self.d_1", "mul_d1__U1038.in1"]
          ]
        },
        "aff__U1048": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1051": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1054": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1056": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1057": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1050$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1053$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1055": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U1049": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1052": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1050$reg0.in", "_U1051.out"],
            ["coeff_U1053$reg0.in", "_U1054.out"],
            ["mul_d0__U1049.out", "add_all__U1056.in0"],
            ["mul_d1__U1052.out", "add_all__U1056.in1"],
            ["add_all__U1057.in0", "add_all__U1056.out"],
            ["const_term_U1055.out", "add_all__U1057.in1"],
            ["self.out", "add_all__U1057.out"],
            ["self.clk", "coeff_U1050$reg0.clk"],
            ["mul_d0__U1049.in0", "coeff_U1050$reg0.out"],
            ["self.clk", "coeff_U1053$reg0.clk"],
            ["mul_d1__U1052.in0", "coeff_U1053$reg0.out"],
            ["self.d_0", "mul_d0__U1049.in1"],
            ["self.d_1", "mul_d1__U1052.in1"]
          ]
        },
        "aff__U1060": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1063": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1066": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1068": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1069": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1062$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1065$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1067": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b4"
                ]
              }
            },
            "mul_d0__U1061": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1064": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1062$reg0.in", "_U1063.out"],
            ["coeff_U1065$reg0.in", "_U1066.out"],
            ["mul_d0__U1061.out", "add_all__U1068.in0"],
            ["mul_d1__U1064.out", "add_all__U1068.in1"],
            ["add_all__U1069.in0", "add_all__U1068.out"],
            ["const_term_U1067.out", "add_all__U1069.in1"],
            ["self.out", "add_all__U1069.out"],
            ["self.clk", "coeff_U1062$reg0.clk"],
            ["mul_d0__U1061.in0", "coeff_U1062$reg0.out"],
            ["self.clk", "coeff_U1065$reg0.clk"],
            ["mul_d1__U1064.in0", "coeff_U1065$reg0.out"],
            ["self.d_0", "mul_d0__U1061.in1"],
            ["self.d_1", "mul_d1__U1064.in1"]
          ]
        },
        "aff__U1074": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1077": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1080": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1082": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1083": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1076$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1079$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1081": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U1075": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1078": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1076$reg0.in", "_U1077.out"],
            ["coeff_U1079$reg0.in", "_U1080.out"],
            ["mul_d0__U1075.out", "add_all__U1082.in0"],
            ["mul_d1__U1078.out", "add_all__U1082.in1"],
            ["add_all__U1083.in0", "add_all__U1082.out"],
            ["const_term_U1081.out", "add_all__U1083.in1"],
            ["self.out", "add_all__U1083.out"],
            ["self.clk", "coeff_U1076$reg0.clk"],
            ["mul_d0__U1075.in0", "coeff_U1076$reg0.out"],
            ["self.clk", "coeff_U1079$reg0.clk"],
            ["mul_d1__U1078.in0", "coeff_U1079$reg0.out"],
            ["self.d_0", "mul_d0__U1075.in1"],
            ["self.d_1", "mul_d1__U1078.in1"]
          ]
        },
        "aff__U1087": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1090": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1093": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1095": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1096": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1089$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1092$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1094": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "mul_d0__U1088": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1091": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1089$reg0.in", "_U1090.out"],
            ["coeff_U1092$reg0.in", "_U1093.out"],
            ["mul_d0__U1088.out", "add_all__U1095.in0"],
            ["mul_d1__U1091.out", "add_all__U1095.in1"],
            ["add_all__U1096.in0", "add_all__U1095.out"],
            ["const_term_U1094.out", "add_all__U1096.in1"],
            ["self.out", "add_all__U1096.out"],
            ["self.clk", "coeff_U1089$reg0.clk"],
            ["mul_d0__U1088.in0", "coeff_U1089$reg0.out"],
            ["self.clk", "coeff_U1092$reg0.clk"],
            ["mul_d1__U1091.in0", "coeff_U1092$reg0.out"],
            ["self.d_0", "mul_d0__U1088.in1"],
            ["self.d_1", "mul_d1__U1091.in1"]
          ]
        },
        "aff__U1101": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1104": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1107": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1109": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1110": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1103$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1106$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1108": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U1102": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1105": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1103$reg0.in", "_U1104.out"],
            ["coeff_U1106$reg0.in", "_U1107.out"],
            ["mul_d0__U1102.out", "add_all__U1109.in0"],
            ["mul_d1__U1105.out", "add_all__U1109.in1"],
            ["add_all__U1110.in0", "add_all__U1109.out"],
            ["const_term_U1108.out", "add_all__U1110.in1"],
            ["self.out", "add_all__U1110.out"],
            ["self.clk", "coeff_U1103$reg0.clk"],
            ["mul_d0__U1102.in0", "coeff_U1103$reg0.out"],
            ["self.clk", "coeff_U1106$reg0.clk"],
            ["mul_d1__U1105.in0", "coeff_U1106$reg0.out"],
            ["self.d_0", "mul_d0__U1102.in1"],
            ["self.d_1", "mul_d1__U1105.in1"]
          ]
        },
        "aff__U1113": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1116": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1119": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1121": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1122": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1115$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1118$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1120": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b5"
                ]
              }
            },
            "mul_d0__U1114": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1117": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1115$reg0.in", "_U1116.out"],
            ["coeff_U1118$reg0.in", "_U1119.out"],
            ["mul_d0__U1114.out", "add_all__U1121.in0"],
            ["mul_d1__U1117.out", "add_all__U1121.in1"],
            ["add_all__U1122.in0", "add_all__U1121.out"],
            ["const_term_U1120.out", "add_all__U1122.in1"],
            ["self.out", "add_all__U1122.out"],
            ["self.clk", "coeff_U1115$reg0.clk"],
            ["mul_d0__U1114.in0", "coeff_U1115$reg0.out"],
            ["self.clk", "coeff_U1118$reg0.clk"],
            ["mul_d1__U1117.in0", "coeff_U1118$reg0.out"],
            ["self.d_0", "mul_d0__U1114.in1"],
            ["self.d_1", "mul_d1__U1117.in1"]
          ]
        },
        "aff__U1127": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1130": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1133": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1135": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1136": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1129$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1132$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1134": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U1128": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1131": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1129$reg0.in", "_U1130.out"],
            ["coeff_U1132$reg0.in", "_U1133.out"],
            ["mul_d0__U1128.out", "add_all__U1135.in0"],
            ["mul_d1__U1131.out", "add_all__U1135.in1"],
            ["add_all__U1136.in0", "add_all__U1135.out"],
            ["const_term_U1134.out", "add_all__U1136.in1"],
            ["self.out", "add_all__U1136.out"],
            ["self.clk", "coeff_U1129$reg0.clk"],
            ["mul_d0__U1128.in0", "coeff_U1129$reg0.out"],
            ["self.clk", "coeff_U1132$reg0.clk"],
            ["mul_d1__U1131.in0", "coeff_U1132$reg0.out"],
            ["self.d_0", "mul_d0__U1128.in1"],
            ["self.d_1", "mul_d1__U1131.in1"]
          ]
        },
        "aff__U1140": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1143": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1146": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1148": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1149": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1142$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1145$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1147": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "mul_d0__U1141": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1144": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1142$reg0.in", "_U1143.out"],
            ["coeff_U1145$reg0.in", "_U1146.out"],
            ["mul_d0__U1141.out", "add_all__U1148.in0"],
            ["mul_d1__U1144.out", "add_all__U1148.in1"],
            ["add_all__U1149.in0", "add_all__U1148.out"],
            ["const_term_U1147.out", "add_all__U1149.in1"],
            ["self.out", "add_all__U1149.out"],
            ["self.clk", "coeff_U1142$reg0.clk"],
            ["mul_d0__U1141.in0", "coeff_U1142$reg0.out"],
            ["self.clk", "coeff_U1145$reg0.clk"],
            ["mul_d1__U1144.in0", "coeff_U1145$reg0.out"],
            ["self.d_0", "mul_d0__U1141.in1"],
            ["self.d_1", "mul_d1__U1144.in1"]
          ]
        },
        "aff__U1154": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1157": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1160": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1162": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1163": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1156$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1159$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1161": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U1155": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1158": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1156$reg0.in", "_U1157.out"],
            ["coeff_U1159$reg0.in", "_U1160.out"],
            ["mul_d0__U1155.out", "add_all__U1162.in0"],
            ["mul_d1__U1158.out", "add_all__U1162.in1"],
            ["add_all__U1163.in0", "add_all__U1162.out"],
            ["const_term_U1161.out", "add_all__U1163.in1"],
            ["self.out", "add_all__U1163.out"],
            ["self.clk", "coeff_U1156$reg0.clk"],
            ["mul_d0__U1155.in0", "coeff_U1156$reg0.out"],
            ["self.clk", "coeff_U1159$reg0.clk"],
            ["mul_d1__U1158.in0", "coeff_U1159$reg0.out"],
            ["self.d_0", "mul_d0__U1155.in1"],
            ["self.d_1", "mul_d1__U1158.in1"]
          ]
        },
        "aff__U1166": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1169": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1172": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1174": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1175": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1168$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1171$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1173": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b6"
                ]
              }
            },
            "mul_d0__U1167": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1170": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1168$reg0.in", "_U1169.out"],
            ["coeff_U1171$reg0.in", "_U1172.out"],
            ["mul_d0__U1167.out", "add_all__U1174.in0"],
            ["mul_d1__U1170.out", "add_all__U1174.in1"],
            ["add_all__U1175.in0", "add_all__U1174.out"],
            ["const_term_U1173.out", "add_all__U1175.in1"],
            ["self.out", "add_all__U1175.out"],
            ["self.clk", "coeff_U1168$reg0.clk"],
            ["mul_d0__U1167.in0", "coeff_U1168$reg0.out"],
            ["self.clk", "coeff_U1171$reg0.clk"],
            ["mul_d1__U1170.in0", "coeff_U1171$reg0.out"],
            ["self.d_0", "mul_d0__U1167.in1"],
            ["self.d_1", "mul_d1__U1170.in1"]
          ]
        },
        "aff__U1180": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1183": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U1186": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U1188": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1189": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1182$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U1185$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1187": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U1181": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U1184": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1182$reg0.in", "_U1183.out"],
            ["coeff_U1185$reg0.in", "_U1186.out"],
            ["mul_d0__U1181.out", "add_all__U1188.in0"],
            ["mul_d1__U1184.out", "add_all__U1188.in1"],
            ["add_all__U1189.in0", "add_all__U1188.out"],
            ["const_term_U1187.out", "add_all__U1189.in1"],
            ["self.out", "add_all__U1189.out"],
            ["self.clk", "coeff_U1182$reg0.clk"],
            ["mul_d0__U1181.in0", "coeff_U1182$reg0.out"],
            ["self.clk", "coeff_U1185$reg0.clk"],
            ["mul_d1__U1184.in0", "coeff_U1185$reg0.out"],
            ["self.d_0", "mul_d0__U1181.in1"],
            ["self.d_1", "mul_d1__U1184.in1"]
          ]
        },
        "aff__U123": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U126": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U129": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U132": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U135": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U137": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U138": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U139": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U140": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U125$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U128$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U131$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U134$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U136": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U124": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U127": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U130": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U133": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U125$reg0.in", "_U126.out"],
            ["coeff_U128$reg0.in", "_U129.out"],
            ["coeff_U131$reg0.in", "_U132.out"],
            ["coeff_U134$reg0.in", "_U135.out"],
            ["mul_d0__U124.out", "add_all__U137.in0"],
            ["mul_d1__U127.out", "add_all__U137.in1"],
            ["add_all__U138.in0", "add_all__U137.out"],
            ["mul_d2__U130.out", "add_all__U138.in1"],
            ["add_all__U139.in0", "add_all__U138.out"],
            ["mul_d3__U133.out", "add_all__U139.in1"],
            ["add_all__U140.in0", "add_all__U139.out"],
            ["const_term_U136.out", "add_all__U140.in1"],
            ["self.out", "add_all__U140.out"],
            ["self.clk", "coeff_U125$reg0.clk"],
            ["mul_d0__U124.in0", "coeff_U125$reg0.out"],
            ["self.clk", "coeff_U128$reg0.clk"],
            ["mul_d1__U127.in0", "coeff_U128$reg0.out"],
            ["self.clk", "coeff_U131$reg0.clk"],
            ["mul_d2__U130.in0", "coeff_U131$reg0.out"],
            ["self.clk", "coeff_U134$reg0.clk"],
            ["mul_d3__U133.in0", "coeff_U134$reg0.out"],
            ["self.d_0", "mul_d0__U124.in1"],
            ["self.d_1", "mul_d1__U127.in1"],
            ["self.d_2", "mul_d2__U130.in1"],
            ["self.d_3", "mul_d3__U133.in1"]
          ]
        },
        "aff__U143": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U146": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U149": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U152": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U155": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U157": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U158": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U159": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U160": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U145$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U148$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U151$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U154$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U156": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "mul_d0__U144": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U147": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U150": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U153": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U145$reg0.in", "_U146.out"],
            ["coeff_U148$reg0.in", "_U149.out"],
            ["coeff_U151$reg0.in", "_U152.out"],
            ["coeff_U154$reg0.in", "_U155.out"],
            ["mul_d0__U144.out", "add_all__U157.in0"],
            ["mul_d1__U147.out", "add_all__U157.in1"],
            ["add_all__U158.in0", "add_all__U157.out"],
            ["mul_d2__U150.out", "add_all__U158.in1"],
            ["add_all__U159.in0", "add_all__U158.out"],
            ["mul_d3__U153.out", "add_all__U159.in1"],
            ["add_all__U160.in0", "add_all__U159.out"],
            ["const_term_U156.out", "add_all__U160.in1"],
            ["self.out", "add_all__U160.out"],
            ["self.clk", "coeff_U145$reg0.clk"],
            ["mul_d0__U144.in0", "coeff_U145$reg0.out"],
            ["self.clk", "coeff_U148$reg0.clk"],
            ["mul_d1__U147.in0", "coeff_U148$reg0.out"],
            ["self.clk", "coeff_U151$reg0.clk"],
            ["mul_d2__U150.in0", "coeff_U151$reg0.out"],
            ["self.clk", "coeff_U154$reg0.clk"],
            ["mul_d3__U153.in0", "coeff_U154$reg0.out"],
            ["self.d_0", "mul_d0__U144.in1"],
            ["self.d_1", "mul_d1__U147.in1"],
            ["self.d_2", "mul_d2__U150.in1"],
            ["self.d_3", "mul_d3__U153.in1"]
          ]
        },
        "aff__U170": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U173": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U176": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U179": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U182": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U184": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U185": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U186": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U187": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U172$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U175$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U178$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U181$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U183": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U171": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U174": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U177": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U180": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U172$reg0.in", "_U173.out"],
            ["coeff_U175$reg0.in", "_U176.out"],
            ["coeff_U178$reg0.in", "_U179.out"],
            ["coeff_U181$reg0.in", "_U182.out"],
            ["mul_d0__U171.out", "add_all__U184.in0"],
            ["mul_d1__U174.out", "add_all__U184.in1"],
            ["add_all__U185.in0", "add_all__U184.out"],
            ["mul_d2__U177.out", "add_all__U185.in1"],
            ["add_all__U186.in0", "add_all__U185.out"],
            ["mul_d3__U180.out", "add_all__U186.in1"],
            ["add_all__U187.in0", "add_all__U186.out"],
            ["const_term_U183.out", "add_all__U187.in1"],
            ["self.out", "add_all__U187.out"],
            ["self.clk", "coeff_U172$reg0.clk"],
            ["mul_d0__U171.in0", "coeff_U172$reg0.out"],
            ["self.clk", "coeff_U175$reg0.clk"],
            ["mul_d1__U174.in0", "coeff_U175$reg0.out"],
            ["self.clk", "coeff_U178$reg0.clk"],
            ["mul_d2__U177.in0", "coeff_U178$reg0.out"],
            ["self.clk", "coeff_U181$reg0.clk"],
            ["mul_d3__U180.in0", "coeff_U181$reg0.out"],
            ["self.d_0", "mul_d0__U171.in1"],
            ["self.d_1", "mul_d1__U174.in1"],
            ["self.d_2", "mul_d2__U177.in1"],
            ["self.d_3", "mul_d3__U180.in1"]
          ]
        },
        "aff__U191": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U194": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U197": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U200": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U203": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U205": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U206": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U207": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U208": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U193$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U196$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U199$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U202$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U204": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U192": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U195": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U198": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U201": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U193$reg0.in", "_U194.out"],
            ["coeff_U196$reg0.in", "_U197.out"],
            ["coeff_U199$reg0.in", "_U200.out"],
            ["coeff_U202$reg0.in", "_U203.out"],
            ["mul_d0__U192.out", "add_all__U205.in0"],
            ["mul_d1__U195.out", "add_all__U205.in1"],
            ["add_all__U206.in0", "add_all__U205.out"],
            ["mul_d2__U198.out", "add_all__U206.in1"],
            ["add_all__U207.in0", "add_all__U206.out"],
            ["mul_d3__U201.out", "add_all__U207.in1"],
            ["add_all__U208.in0", "add_all__U207.out"],
            ["const_term_U204.out", "add_all__U208.in1"],
            ["self.out", "add_all__U208.out"],
            ["self.clk", "coeff_U193$reg0.clk"],
            ["mul_d0__U192.in0", "coeff_U193$reg0.out"],
            ["self.clk", "coeff_U196$reg0.clk"],
            ["mul_d1__U195.in0", "coeff_U196$reg0.out"],
            ["self.clk", "coeff_U199$reg0.clk"],
            ["mul_d2__U198.in0", "coeff_U199$reg0.out"],
            ["self.clk", "coeff_U202$reg0.clk"],
            ["mul_d3__U201.in0", "coeff_U202$reg0.out"],
            ["self.d_0", "mul_d0__U192.in1"],
            ["self.d_1", "mul_d1__U195.in1"],
            ["self.d_2", "mul_d2__U198.in1"],
            ["self.d_3", "mul_d3__U201.in1"]
          ]
        },
        "aff__U218": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U221": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U224": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U227": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U230": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U232": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U233": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U234": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U235": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U220$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U223$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U226$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U229$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U231": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U219": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U222": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U225": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U228": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U220$reg0.in", "_U221.out"],
            ["coeff_U223$reg0.in", "_U224.out"],
            ["coeff_U226$reg0.in", "_U227.out"],
            ["coeff_U229$reg0.in", "_U230.out"],
            ["mul_d0__U219.out", "add_all__U232.in0"],
            ["mul_d1__U222.out", "add_all__U232.in1"],
            ["add_all__U233.in0", "add_all__U232.out"],
            ["mul_d2__U225.out", "add_all__U233.in1"],
            ["add_all__U234.in0", "add_all__U233.out"],
            ["mul_d3__U228.out", "add_all__U234.in1"],
            ["add_all__U235.in0", "add_all__U234.out"],
            ["const_term_U231.out", "add_all__U235.in1"],
            ["self.out", "add_all__U235.out"],
            ["self.clk", "coeff_U220$reg0.clk"],
            ["mul_d0__U219.in0", "coeff_U220$reg0.out"],
            ["self.clk", "coeff_U223$reg0.clk"],
            ["mul_d1__U222.in0", "coeff_U223$reg0.out"],
            ["self.clk", "coeff_U226$reg0.clk"],
            ["mul_d2__U225.in0", "coeff_U226$reg0.out"],
            ["self.clk", "coeff_U229$reg0.clk"],
            ["mul_d3__U228.in0", "coeff_U229$reg0.out"],
            ["self.d_0", "mul_d0__U219.in1"],
            ["self.d_1", "mul_d1__U222.in1"],
            ["self.d_2", "mul_d2__U225.in1"],
            ["self.d_3", "mul_d3__U228.in1"]
          ]
        },
        "aff__U238": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U241": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U244": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U247": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U250": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U252": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U253": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U254": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U255": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U240$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U243$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U246$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U249$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U251": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "mul_d0__U239": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U242": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U245": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U248": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U240$reg0.in", "_U241.out"],
            ["coeff_U243$reg0.in", "_U244.out"],
            ["coeff_U246$reg0.in", "_U247.out"],
            ["coeff_U249$reg0.in", "_U250.out"],
            ["mul_d0__U239.out", "add_all__U252.in0"],
            ["mul_d1__U242.out", "add_all__U252.in1"],
            ["add_all__U253.in0", "add_all__U252.out"],
            ["mul_d2__U245.out", "add_all__U253.in1"],
            ["add_all__U254.in0", "add_all__U253.out"],
            ["mul_d3__U248.out", "add_all__U254.in1"],
            ["add_all__U255.in0", "add_all__U254.out"],
            ["const_term_U251.out", "add_all__U255.in1"],
            ["self.out", "add_all__U255.out"],
            ["self.clk", "coeff_U240$reg0.clk"],
            ["mul_d0__U239.in0", "coeff_U240$reg0.out"],
            ["self.clk", "coeff_U243$reg0.clk"],
            ["mul_d1__U242.in0", "coeff_U243$reg0.out"],
            ["self.clk", "coeff_U246$reg0.clk"],
            ["mul_d2__U245.in0", "coeff_U246$reg0.out"],
            ["self.clk", "coeff_U249$reg0.clk"],
            ["mul_d3__U248.in0", "coeff_U249$reg0.out"],
            ["self.d_0", "mul_d0__U239.in1"],
            ["self.d_1", "mul_d1__U242.in1"],
            ["self.d_2", "mul_d2__U245.in1"],
            ["self.d_3", "mul_d3__U248.in1"]
          ]
        },
        "aff__U265": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U268": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U271": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U274": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U277": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U279": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U280": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U281": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U282": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U267$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U270$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U273$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U276$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U278": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U266": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U269": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U272": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U275": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U267$reg0.in", "_U268.out"],
            ["coeff_U270$reg0.in", "_U271.out"],
            ["coeff_U273$reg0.in", "_U274.out"],
            ["coeff_U276$reg0.in", "_U277.out"],
            ["mul_d0__U266.out", "add_all__U279.in0"],
            ["mul_d1__U269.out", "add_all__U279.in1"],
            ["add_all__U280.in0", "add_all__U279.out"],
            ["mul_d2__U272.out", "add_all__U280.in1"],
            ["add_all__U281.in0", "add_all__U280.out"],
            ["mul_d3__U275.out", "add_all__U281.in1"],
            ["add_all__U282.in0", "add_all__U281.out"],
            ["const_term_U278.out", "add_all__U282.in1"],
            ["self.out", "add_all__U282.out"],
            ["self.clk", "coeff_U267$reg0.clk"],
            ["mul_d0__U266.in0", "coeff_U267$reg0.out"],
            ["self.clk", "coeff_U270$reg0.clk"],
            ["mul_d1__U269.in0", "coeff_U270$reg0.out"],
            ["self.clk", "coeff_U273$reg0.clk"],
            ["mul_d2__U272.in0", "coeff_U273$reg0.out"],
            ["self.clk", "coeff_U276$reg0.clk"],
            ["mul_d3__U275.in0", "coeff_U276$reg0.out"],
            ["self.d_0", "mul_d0__U266.in1"],
            ["self.d_1", "mul_d1__U269.in1"],
            ["self.d_2", "mul_d2__U272.in1"],
            ["self.d_3", "mul_d3__U275.in1"]
          ]
        },
        "aff__U28": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U31": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U34": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U37": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U40": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U42": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U43": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U44": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U45": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U30$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U33$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U36$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U39$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U41": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U29": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U32": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U35": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U38": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U30$reg0.in", "_U31.out"],
            ["coeff_U33$reg0.in", "_U34.out"],
            ["coeff_U36$reg0.in", "_U37.out"],
            ["coeff_U39$reg0.in", "_U40.out"],
            ["mul_d0__U29.out", "add_all__U42.in0"],
            ["mul_d1__U32.out", "add_all__U42.in1"],
            ["add_all__U43.in0", "add_all__U42.out"],
            ["mul_d2__U35.out", "add_all__U43.in1"],
            ["add_all__U44.in0", "add_all__U43.out"],
            ["mul_d3__U38.out", "add_all__U44.in1"],
            ["add_all__U45.in0", "add_all__U44.out"],
            ["const_term_U41.out", "add_all__U45.in1"],
            ["self.out", "add_all__U45.out"],
            ["self.clk", "coeff_U30$reg0.clk"],
            ["mul_d0__U29.in0", "coeff_U30$reg0.out"],
            ["self.clk", "coeff_U33$reg0.clk"],
            ["mul_d1__U32.in0", "coeff_U33$reg0.out"],
            ["self.clk", "coeff_U36$reg0.clk"],
            ["mul_d2__U35.in0", "coeff_U36$reg0.out"],
            ["self.clk", "coeff_U39$reg0.clk"],
            ["mul_d3__U38.in0", "coeff_U39$reg0.out"],
            ["self.d_0", "mul_d0__U29.in1"],
            ["self.d_1", "mul_d1__U32.in1"],
            ["self.d_2", "mul_d2__U35.in1"],
            ["self.d_3", "mul_d3__U38.in1"]
          ]
        },
        "aff__U286": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U289": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U292": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U295": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U298": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U300": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U301": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U302": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U303": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U288$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U291$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U294$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U297$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U299": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U287": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U290": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U293": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U296": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U288$reg0.in", "_U289.out"],
            ["coeff_U291$reg0.in", "_U292.out"],
            ["coeff_U294$reg0.in", "_U295.out"],
            ["coeff_U297$reg0.in", "_U298.out"],
            ["mul_d0__U287.out", "add_all__U300.in0"],
            ["mul_d1__U290.out", "add_all__U300.in1"],
            ["add_all__U301.in0", "add_all__U300.out"],
            ["mul_d2__U293.out", "add_all__U301.in1"],
            ["add_all__U302.in0", "add_all__U301.out"],
            ["mul_d3__U296.out", "add_all__U302.in1"],
            ["add_all__U303.in0", "add_all__U302.out"],
            ["const_term_U299.out", "add_all__U303.in1"],
            ["self.out", "add_all__U303.out"],
            ["self.clk", "coeff_U288$reg0.clk"],
            ["mul_d0__U287.in0", "coeff_U288$reg0.out"],
            ["self.clk", "coeff_U291$reg0.clk"],
            ["mul_d1__U290.in0", "coeff_U291$reg0.out"],
            ["self.clk", "coeff_U294$reg0.clk"],
            ["mul_d2__U293.in0", "coeff_U294$reg0.out"],
            ["self.clk", "coeff_U297$reg0.clk"],
            ["mul_d3__U296.in0", "coeff_U297$reg0.out"],
            ["self.d_0", "mul_d0__U287.in1"],
            ["self.d_1", "mul_d1__U290.in1"],
            ["self.d_2", "mul_d2__U293.in1"],
            ["self.d_3", "mul_d3__U296.in1"]
          ]
        },
        "aff__U313": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U316": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U319": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U322": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U325": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U327": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U328": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U329": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U330": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U315$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U318$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U321$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U324$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U326": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U314": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U317": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U320": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U323": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U315$reg0.in", "_U316.out"],
            ["coeff_U318$reg0.in", "_U319.out"],
            ["coeff_U321$reg0.in", "_U322.out"],
            ["coeff_U324$reg0.in", "_U325.out"],
            ["mul_d0__U314.out", "add_all__U327.in0"],
            ["mul_d1__U317.out", "add_all__U327.in1"],
            ["add_all__U328.in0", "add_all__U327.out"],
            ["mul_d2__U320.out", "add_all__U328.in1"],
            ["add_all__U329.in0", "add_all__U328.out"],
            ["mul_d3__U323.out", "add_all__U329.in1"],
            ["add_all__U330.in0", "add_all__U329.out"],
            ["const_term_U326.out", "add_all__U330.in1"],
            ["self.out", "add_all__U330.out"],
            ["self.clk", "coeff_U315$reg0.clk"],
            ["mul_d0__U314.in0", "coeff_U315$reg0.out"],
            ["self.clk", "coeff_U318$reg0.clk"],
            ["mul_d1__U317.in0", "coeff_U318$reg0.out"],
            ["self.clk", "coeff_U321$reg0.clk"],
            ["mul_d2__U320.in0", "coeff_U321$reg0.out"],
            ["self.clk", "coeff_U324$reg0.clk"],
            ["mul_d3__U323.in0", "coeff_U324$reg0.out"],
            ["self.d_0", "mul_d0__U314.in1"],
            ["self.d_1", "mul_d1__U317.in1"],
            ["self.d_2", "mul_d2__U320.in1"],
            ["self.d_3", "mul_d3__U323.in1"]
          ]
        },
        "aff__U333": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U336": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U339": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U342": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U345": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U347": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U348": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U349": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U350": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U335$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U338$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U341$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U344$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U346": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "mul_d0__U334": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U337": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U340": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U343": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U335$reg0.in", "_U336.out"],
            ["coeff_U338$reg0.in", "_U339.out"],
            ["coeff_U341$reg0.in", "_U342.out"],
            ["coeff_U344$reg0.in", "_U345.out"],
            ["mul_d0__U334.out", "add_all__U347.in0"],
            ["mul_d1__U337.out", "add_all__U347.in1"],
            ["add_all__U348.in0", "add_all__U347.out"],
            ["mul_d2__U340.out", "add_all__U348.in1"],
            ["add_all__U349.in0", "add_all__U348.out"],
            ["mul_d3__U343.out", "add_all__U349.in1"],
            ["add_all__U350.in0", "add_all__U349.out"],
            ["const_term_U346.out", "add_all__U350.in1"],
            ["self.out", "add_all__U350.out"],
            ["self.clk", "coeff_U335$reg0.clk"],
            ["mul_d0__U334.in0", "coeff_U335$reg0.out"],
            ["self.clk", "coeff_U338$reg0.clk"],
            ["mul_d1__U337.in0", "coeff_U338$reg0.out"],
            ["self.clk", "coeff_U341$reg0.clk"],
            ["mul_d2__U340.in0", "coeff_U341$reg0.out"],
            ["self.clk", "coeff_U344$reg0.clk"],
            ["mul_d3__U343.in0", "coeff_U344$reg0.out"],
            ["self.d_0", "mul_d0__U334.in1"],
            ["self.d_1", "mul_d1__U337.in1"],
            ["self.d_2", "mul_d2__U340.in1"],
            ["self.d_3", "mul_d3__U343.in1"]
          ]
        },
        "aff__U360": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U363": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U366": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U369": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U372": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U374": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U375": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U376": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U377": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U362$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U365$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U368$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U371$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U373": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U361": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U364": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U367": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U370": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U362$reg0.in", "_U363.out"],
            ["coeff_U365$reg0.in", "_U366.out"],
            ["coeff_U368$reg0.in", "_U369.out"],
            ["coeff_U371$reg0.in", "_U372.out"],
            ["mul_d0__U361.out", "add_all__U374.in0"],
            ["mul_d1__U364.out", "add_all__U374.in1"],
            ["add_all__U375.in0", "add_all__U374.out"],
            ["mul_d2__U367.out", "add_all__U375.in1"],
            ["add_all__U376.in0", "add_all__U375.out"],
            ["mul_d3__U370.out", "add_all__U376.in1"],
            ["add_all__U377.in0", "add_all__U376.out"],
            ["const_term_U373.out", "add_all__U377.in1"],
            ["self.out", "add_all__U377.out"],
            ["self.clk", "coeff_U362$reg0.clk"],
            ["mul_d0__U361.in0", "coeff_U362$reg0.out"],
            ["self.clk", "coeff_U365$reg0.clk"],
            ["mul_d1__U364.in0", "coeff_U365$reg0.out"],
            ["self.clk", "coeff_U368$reg0.clk"],
            ["mul_d2__U367.in0", "coeff_U368$reg0.out"],
            ["self.clk", "coeff_U371$reg0.clk"],
            ["mul_d3__U370.in0", "coeff_U371$reg0.out"],
            ["self.d_0", "mul_d0__U361.in1"],
            ["self.d_1", "mul_d1__U364.in1"],
            ["self.d_2", "mul_d2__U367.in1"],
            ["self.d_3", "mul_d3__U370.in1"]
          ]
        },
        "aff__U381": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U384": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U387": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U390": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U393": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U395": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U396": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U397": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U398": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U383$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U386$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U389$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U392$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U394": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U382": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U385": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U388": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U391": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U383$reg0.in", "_U384.out"],
            ["coeff_U386$reg0.in", "_U387.out"],
            ["coeff_U389$reg0.in", "_U390.out"],
            ["coeff_U392$reg0.in", "_U393.out"],
            ["mul_d0__U382.out", "add_all__U395.in0"],
            ["mul_d1__U385.out", "add_all__U395.in1"],
            ["add_all__U396.in0", "add_all__U395.out"],
            ["mul_d2__U388.out", "add_all__U396.in1"],
            ["add_all__U397.in0", "add_all__U396.out"],
            ["mul_d3__U391.out", "add_all__U397.in1"],
            ["add_all__U398.in0", "add_all__U397.out"],
            ["const_term_U394.out", "add_all__U398.in1"],
            ["self.out", "add_all__U398.out"],
            ["self.clk", "coeff_U383$reg0.clk"],
            ["mul_d0__U382.in0", "coeff_U383$reg0.out"],
            ["self.clk", "coeff_U386$reg0.clk"],
            ["mul_d1__U385.in0", "coeff_U386$reg0.out"],
            ["self.clk", "coeff_U389$reg0.clk"],
            ["mul_d2__U388.in0", "coeff_U389$reg0.out"],
            ["self.clk", "coeff_U392$reg0.clk"],
            ["mul_d3__U391.in0", "coeff_U392$reg0.out"],
            ["self.d_0", "mul_d0__U382.in1"],
            ["self.d_1", "mul_d1__U385.in1"],
            ["self.d_2", "mul_d2__U388.in1"],
            ["self.d_3", "mul_d3__U391.in1"]
          ]
        },
        "aff__U408": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U411": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U414": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U417": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U420": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U422": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U423": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U424": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U425": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U410$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U413$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U416$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U419$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U421": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U409": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U412": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U415": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U418": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U410$reg0.in", "_U411.out"],
            ["coeff_U413$reg0.in", "_U414.out"],
            ["coeff_U416$reg0.in", "_U417.out"],
            ["coeff_U419$reg0.in", "_U420.out"],
            ["mul_d0__U409.out", "add_all__U422.in0"],
            ["mul_d1__U412.out", "add_all__U422.in1"],
            ["add_all__U423.in0", "add_all__U422.out"],
            ["mul_d2__U415.out", "add_all__U423.in1"],
            ["add_all__U424.in0", "add_all__U423.out"],
            ["mul_d3__U418.out", "add_all__U424.in1"],
            ["add_all__U425.in0", "add_all__U424.out"],
            ["const_term_U421.out", "add_all__U425.in1"],
            ["self.out", "add_all__U425.out"],
            ["self.clk", "coeff_U410$reg0.clk"],
            ["mul_d0__U409.in0", "coeff_U410$reg0.out"],
            ["self.clk", "coeff_U413$reg0.clk"],
            ["mul_d1__U412.in0", "coeff_U413$reg0.out"],
            ["self.clk", "coeff_U416$reg0.clk"],
            ["mul_d2__U415.in0", "coeff_U416$reg0.out"],
            ["self.clk", "coeff_U419$reg0.clk"],
            ["mul_d3__U418.in0", "coeff_U419$reg0.out"],
            ["self.d_0", "mul_d0__U409.in1"],
            ["self.d_1", "mul_d1__U412.in1"],
            ["self.d_2", "mul_d2__U415.in1"],
            ["self.d_3", "mul_d3__U418.in1"]
          ]
        },
        "aff__U428": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U431": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U434": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U437": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U440": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U442": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U443": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U444": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U445": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U430$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U433$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U436$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U439$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U441": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "mul_d0__U429": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U432": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U435": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U438": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U430$reg0.in", "_U431.out"],
            ["coeff_U433$reg0.in", "_U434.out"],
            ["coeff_U436$reg0.in", "_U437.out"],
            ["coeff_U439$reg0.in", "_U440.out"],
            ["mul_d0__U429.out", "add_all__U442.in0"],
            ["mul_d1__U432.out", "add_all__U442.in1"],
            ["add_all__U443.in0", "add_all__U442.out"],
            ["mul_d2__U435.out", "add_all__U443.in1"],
            ["add_all__U444.in0", "add_all__U443.out"],
            ["mul_d3__U438.out", "add_all__U444.in1"],
            ["add_all__U445.in0", "add_all__U444.out"],
            ["const_term_U441.out", "add_all__U445.in1"],
            ["self.out", "add_all__U445.out"],
            ["self.clk", "coeff_U430$reg0.clk"],
            ["mul_d0__U429.in0", "coeff_U430$reg0.out"],
            ["self.clk", "coeff_U433$reg0.clk"],
            ["mul_d1__U432.in0", "coeff_U433$reg0.out"],
            ["self.clk", "coeff_U436$reg0.clk"],
            ["mul_d2__U435.in0", "coeff_U436$reg0.out"],
            ["self.clk", "coeff_U439$reg0.clk"],
            ["mul_d3__U438.in0", "coeff_U439$reg0.out"],
            ["self.d_0", "mul_d0__U429.in1"],
            ["self.d_1", "mul_d1__U432.in1"],
            ["self.d_2", "mul_d2__U435.in1"],
            ["self.d_3", "mul_d3__U438.in1"]
          ]
        },
        "aff__U455": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U458": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U461": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U464": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U467": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U469": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U470": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U471": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U472": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U457$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U460$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U463$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U466$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U468": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U456": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U459": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U462": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U465": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U457$reg0.in", "_U458.out"],
            ["coeff_U460$reg0.in", "_U461.out"],
            ["coeff_U463$reg0.in", "_U464.out"],
            ["coeff_U466$reg0.in", "_U467.out"],
            ["mul_d0__U456.out", "add_all__U469.in0"],
            ["mul_d1__U459.out", "add_all__U469.in1"],
            ["add_all__U470.in0", "add_all__U469.out"],
            ["mul_d2__U462.out", "add_all__U470.in1"],
            ["add_all__U471.in0", "add_all__U470.out"],
            ["mul_d3__U465.out", "add_all__U471.in1"],
            ["add_all__U472.in0", "add_all__U471.out"],
            ["const_term_U468.out", "add_all__U472.in1"],
            ["self.out", "add_all__U472.out"],
            ["self.clk", "coeff_U457$reg0.clk"],
            ["mul_d0__U456.in0", "coeff_U457$reg0.out"],
            ["self.clk", "coeff_U460$reg0.clk"],
            ["mul_d1__U459.in0", "coeff_U460$reg0.out"],
            ["self.clk", "coeff_U463$reg0.clk"],
            ["mul_d2__U462.in0", "coeff_U463$reg0.out"],
            ["self.clk", "coeff_U466$reg0.clk"],
            ["mul_d3__U465.in0", "coeff_U466$reg0.out"],
            ["self.d_0", "mul_d0__U456.in1"],
            ["self.d_1", "mul_d1__U459.in1"],
            ["self.d_2", "mul_d2__U462.in1"],
            ["self.d_3", "mul_d3__U465.in1"]
          ]
        },
        "aff__U476": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U479": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U482": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U485": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U488": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U490": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U491": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U492": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U493": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U478$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U481$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U484$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U487$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U489": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U477": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U480": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U483": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U486": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U478$reg0.in", "_U479.out"],
            ["coeff_U481$reg0.in", "_U482.out"],
            ["coeff_U484$reg0.in", "_U485.out"],
            ["coeff_U487$reg0.in", "_U488.out"],
            ["mul_d0__U477.out", "add_all__U490.in0"],
            ["mul_d1__U480.out", "add_all__U490.in1"],
            ["add_all__U491.in0", "add_all__U490.out"],
            ["mul_d2__U483.out", "add_all__U491.in1"],
            ["add_all__U492.in0", "add_all__U491.out"],
            ["mul_d3__U486.out", "add_all__U492.in1"],
            ["add_all__U493.in0", "add_all__U492.out"],
            ["const_term_U489.out", "add_all__U493.in1"],
            ["self.out", "add_all__U493.out"],
            ["self.clk", "coeff_U478$reg0.clk"],
            ["mul_d0__U477.in0", "coeff_U478$reg0.out"],
            ["self.clk", "coeff_U481$reg0.clk"],
            ["mul_d1__U480.in0", "coeff_U481$reg0.out"],
            ["self.clk", "coeff_U484$reg0.clk"],
            ["mul_d2__U483.in0", "coeff_U484$reg0.out"],
            ["self.clk", "coeff_U487$reg0.clk"],
            ["mul_d3__U486.in0", "coeff_U487$reg0.out"],
            ["self.d_0", "mul_d0__U477.in1"],
            ["self.d_1", "mul_d1__U480.in1"],
            ["self.d_2", "mul_d2__U483.in1"],
            ["self.d_3", "mul_d3__U486.in1"]
          ]
        },
        "aff__U48": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U51": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U54": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U57": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U60": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U62": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U63": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U64": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U65": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U50$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U53$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U56$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U59$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U61": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "mul_d0__U49": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U52": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U55": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U58": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U50$reg0.in", "_U51.out"],
            ["coeff_U53$reg0.in", "_U54.out"],
            ["coeff_U56$reg0.in", "_U57.out"],
            ["coeff_U59$reg0.in", "_U60.out"],
            ["mul_d0__U49.out", "add_all__U62.in0"],
            ["mul_d1__U52.out", "add_all__U62.in1"],
            ["add_all__U63.in0", "add_all__U62.out"],
            ["mul_d2__U55.out", "add_all__U63.in1"],
            ["add_all__U64.in0", "add_all__U63.out"],
            ["mul_d3__U58.out", "add_all__U64.in1"],
            ["add_all__U65.in0", "add_all__U64.out"],
            ["const_term_U61.out", "add_all__U65.in1"],
            ["self.out", "add_all__U65.out"],
            ["self.clk", "coeff_U50$reg0.clk"],
            ["mul_d0__U49.in0", "coeff_U50$reg0.out"],
            ["self.clk", "coeff_U53$reg0.clk"],
            ["mul_d1__U52.in0", "coeff_U53$reg0.out"],
            ["self.clk", "coeff_U56$reg0.clk"],
            ["mul_d2__U55.in0", "coeff_U56$reg0.out"],
            ["self.clk", "coeff_U59$reg0.clk"],
            ["mul_d3__U58.in0", "coeff_U59$reg0.out"],
            ["self.d_0", "mul_d0__U49.in1"],
            ["self.d_1", "mul_d1__U52.in1"],
            ["self.d_2", "mul_d2__U55.in1"],
            ["self.d_3", "mul_d3__U58.in1"]
          ]
        },
        "aff__U503": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U506": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U509": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U512": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U515": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U517": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U518": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U519": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U520": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U505$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U508$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U511$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U514$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U516": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U504": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U507": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U510": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U513": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U505$reg0.in", "_U506.out"],
            ["coeff_U508$reg0.in", "_U509.out"],
            ["coeff_U511$reg0.in", "_U512.out"],
            ["coeff_U514$reg0.in", "_U515.out"],
            ["mul_d0__U504.out", "add_all__U517.in0"],
            ["mul_d1__U507.out", "add_all__U517.in1"],
            ["add_all__U518.in0", "add_all__U517.out"],
            ["mul_d2__U510.out", "add_all__U518.in1"],
            ["add_all__U519.in0", "add_all__U518.out"],
            ["mul_d3__U513.out", "add_all__U519.in1"],
            ["add_all__U520.in0", "add_all__U519.out"],
            ["const_term_U516.out", "add_all__U520.in1"],
            ["self.out", "add_all__U520.out"],
            ["self.clk", "coeff_U505$reg0.clk"],
            ["mul_d0__U504.in0", "coeff_U505$reg0.out"],
            ["self.clk", "coeff_U508$reg0.clk"],
            ["mul_d1__U507.in0", "coeff_U508$reg0.out"],
            ["self.clk", "coeff_U511$reg0.clk"],
            ["mul_d2__U510.in0", "coeff_U511$reg0.out"],
            ["self.clk", "coeff_U514$reg0.clk"],
            ["mul_d3__U513.in0", "coeff_U514$reg0.out"],
            ["self.d_0", "mul_d0__U504.in1"],
            ["self.d_1", "mul_d1__U507.in1"],
            ["self.d_2", "mul_d2__U510.in1"],
            ["self.d_3", "mul_d3__U513.in1"]
          ]
        },
        "aff__U523": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U526": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U529": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U532": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U535": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U537": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U538": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U539": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U540": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U525$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U528$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U531$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U534$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U536": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "mul_d0__U524": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U527": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U530": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U533": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U525$reg0.in", "_U526.out"],
            ["coeff_U528$reg0.in", "_U529.out"],
            ["coeff_U531$reg0.in", "_U532.out"],
            ["coeff_U534$reg0.in", "_U535.out"],
            ["mul_d0__U524.out", "add_all__U537.in0"],
            ["mul_d1__U527.out", "add_all__U537.in1"],
            ["add_all__U538.in0", "add_all__U537.out"],
            ["mul_d2__U530.out", "add_all__U538.in1"],
            ["add_all__U539.in0", "add_all__U538.out"],
            ["mul_d3__U533.out", "add_all__U539.in1"],
            ["add_all__U540.in0", "add_all__U539.out"],
            ["const_term_U536.out", "add_all__U540.in1"],
            ["self.out", "add_all__U540.out"],
            ["self.clk", "coeff_U525$reg0.clk"],
            ["mul_d0__U524.in0", "coeff_U525$reg0.out"],
            ["self.clk", "coeff_U528$reg0.clk"],
            ["mul_d1__U527.in0", "coeff_U528$reg0.out"],
            ["self.clk", "coeff_U531$reg0.clk"],
            ["mul_d2__U530.in0", "coeff_U531$reg0.out"],
            ["self.clk", "coeff_U534$reg0.clk"],
            ["mul_d3__U533.in0", "coeff_U534$reg0.out"],
            ["self.d_0", "mul_d0__U524.in1"],
            ["self.d_1", "mul_d1__U527.in1"],
            ["self.d_2", "mul_d2__U530.in1"],
            ["self.d_3", "mul_d3__U533.in1"]
          ]
        },
        "aff__U550": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U553": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U556": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U559": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U562": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U564": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U565": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U566": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U567": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U552$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U555$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U558$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U561$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U563": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U551": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U554": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U557": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U560": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U552$reg0.in", "_U553.out"],
            ["coeff_U555$reg0.in", "_U556.out"],
            ["coeff_U558$reg0.in", "_U559.out"],
            ["coeff_U561$reg0.in", "_U562.out"],
            ["mul_d0__U551.out", "add_all__U564.in0"],
            ["mul_d1__U554.out", "add_all__U564.in1"],
            ["add_all__U565.in0", "add_all__U564.out"],
            ["mul_d2__U557.out", "add_all__U565.in1"],
            ["add_all__U566.in0", "add_all__U565.out"],
            ["mul_d3__U560.out", "add_all__U566.in1"],
            ["add_all__U567.in0", "add_all__U566.out"],
            ["const_term_U563.out", "add_all__U567.in1"],
            ["self.out", "add_all__U567.out"],
            ["self.clk", "coeff_U552$reg0.clk"],
            ["mul_d0__U551.in0", "coeff_U552$reg0.out"],
            ["self.clk", "coeff_U555$reg0.clk"],
            ["mul_d1__U554.in0", "coeff_U555$reg0.out"],
            ["self.clk", "coeff_U558$reg0.clk"],
            ["mul_d2__U557.in0", "coeff_U558$reg0.out"],
            ["self.clk", "coeff_U561$reg0.clk"],
            ["mul_d3__U560.in0", "coeff_U561$reg0.out"],
            ["self.d_0", "mul_d0__U551.in1"],
            ["self.d_1", "mul_d1__U554.in1"],
            ["self.d_2", "mul_d2__U557.in1"],
            ["self.d_3", "mul_d3__U560.in1"]
          ]
        },
        "aff__U571": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U574": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U577": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U580": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U583": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U585": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U586": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U587": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U588": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U573$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U576$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U579$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U582$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U584": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U572": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U575": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U578": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U581": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U573$reg0.in", "_U574.out"],
            ["coeff_U576$reg0.in", "_U577.out"],
            ["coeff_U579$reg0.in", "_U580.out"],
            ["coeff_U582$reg0.in", "_U583.out"],
            ["mul_d0__U572.out", "add_all__U585.in0"],
            ["mul_d1__U575.out", "add_all__U585.in1"],
            ["add_all__U586.in0", "add_all__U585.out"],
            ["mul_d2__U578.out", "add_all__U586.in1"],
            ["add_all__U587.in0", "add_all__U586.out"],
            ["mul_d3__U581.out", "add_all__U587.in1"],
            ["add_all__U588.in0", "add_all__U587.out"],
            ["const_term_U584.out", "add_all__U588.in1"],
            ["self.out", "add_all__U588.out"],
            ["self.clk", "coeff_U573$reg0.clk"],
            ["mul_d0__U572.in0", "coeff_U573$reg0.out"],
            ["self.clk", "coeff_U576$reg0.clk"],
            ["mul_d1__U575.in0", "coeff_U576$reg0.out"],
            ["self.clk", "coeff_U579$reg0.clk"],
            ["mul_d2__U578.in0", "coeff_U579$reg0.out"],
            ["self.clk", "coeff_U582$reg0.clk"],
            ["mul_d3__U581.in0", "coeff_U582$reg0.out"],
            ["self.d_0", "mul_d0__U572.in1"],
            ["self.d_1", "mul_d1__U575.in1"],
            ["self.d_2", "mul_d2__U578.in1"],
            ["self.d_3", "mul_d3__U581.in1"]
          ]
        },
        "aff__U598": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U601": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U604": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U607": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U610": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U612": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U613": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U614": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U615": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U600$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U603$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U606$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U609$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U611": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U599": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U602": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U605": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U608": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U600$reg0.in", "_U601.out"],
            ["coeff_U603$reg0.in", "_U604.out"],
            ["coeff_U606$reg0.in", "_U607.out"],
            ["coeff_U609$reg0.in", "_U610.out"],
            ["mul_d0__U599.out", "add_all__U612.in0"],
            ["mul_d1__U602.out", "add_all__U612.in1"],
            ["add_all__U613.in0", "add_all__U612.out"],
            ["mul_d2__U605.out", "add_all__U613.in1"],
            ["add_all__U614.in0", "add_all__U613.out"],
            ["mul_d3__U608.out", "add_all__U614.in1"],
            ["add_all__U615.in0", "add_all__U614.out"],
            ["const_term_U611.out", "add_all__U615.in1"],
            ["self.out", "add_all__U615.out"],
            ["self.clk", "coeff_U600$reg0.clk"],
            ["mul_d0__U599.in0", "coeff_U600$reg0.out"],
            ["self.clk", "coeff_U603$reg0.clk"],
            ["mul_d1__U602.in0", "coeff_U603$reg0.out"],
            ["self.clk", "coeff_U606$reg0.clk"],
            ["mul_d2__U605.in0", "coeff_U606$reg0.out"],
            ["self.clk", "coeff_U609$reg0.clk"],
            ["mul_d3__U608.in0", "coeff_U609$reg0.out"],
            ["self.d_0", "mul_d0__U599.in1"],
            ["self.d_1", "mul_d1__U602.in1"],
            ["self.d_2", "mul_d2__U605.in1"],
            ["self.d_3", "mul_d3__U608.in1"]
          ]
        },
        "aff__U618": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U621": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U624": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U627": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U630": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U632": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U633": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U634": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U635": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U620$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U623$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U626$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U629$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U631": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "mul_d0__U619": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U622": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U625": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U628": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U620$reg0.in", "_U621.out"],
            ["coeff_U623$reg0.in", "_U624.out"],
            ["coeff_U626$reg0.in", "_U627.out"],
            ["coeff_U629$reg0.in", "_U630.out"],
            ["mul_d0__U619.out", "add_all__U632.in0"],
            ["mul_d1__U622.out", "add_all__U632.in1"],
            ["add_all__U633.in0", "add_all__U632.out"],
            ["mul_d2__U625.out", "add_all__U633.in1"],
            ["add_all__U634.in0", "add_all__U633.out"],
            ["mul_d3__U628.out", "add_all__U634.in1"],
            ["add_all__U635.in0", "add_all__U634.out"],
            ["const_term_U631.out", "add_all__U635.in1"],
            ["self.out", "add_all__U635.out"],
            ["self.clk", "coeff_U620$reg0.clk"],
            ["mul_d0__U619.in0", "coeff_U620$reg0.out"],
            ["self.clk", "coeff_U623$reg0.clk"],
            ["mul_d1__U622.in0", "coeff_U623$reg0.out"],
            ["self.clk", "coeff_U626$reg0.clk"],
            ["mul_d2__U625.in0", "coeff_U626$reg0.out"],
            ["self.clk", "coeff_U629$reg0.clk"],
            ["mul_d3__U628.in0", "coeff_U629$reg0.out"],
            ["self.d_0", "mul_d0__U619.in1"],
            ["self.d_1", "mul_d1__U622.in1"],
            ["self.d_2", "mul_d2__U625.in1"],
            ["self.d_3", "mul_d3__U628.in1"]
          ]
        },
        "aff__U645": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U648": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U651": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U654": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U657": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U659": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U660": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U661": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U662": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U647$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U650$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U653$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U656$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U658": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U646": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U649": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U652": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U655": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U647$reg0.in", "_U648.out"],
            ["coeff_U650$reg0.in", "_U651.out"],
            ["coeff_U653$reg0.in", "_U654.out"],
            ["coeff_U656$reg0.in", "_U657.out"],
            ["mul_d0__U646.out", "add_all__U659.in0"],
            ["mul_d1__U649.out", "add_all__U659.in1"],
            ["add_all__U660.in0", "add_all__U659.out"],
            ["mul_d2__U652.out", "add_all__U660.in1"],
            ["add_all__U661.in0", "add_all__U660.out"],
            ["mul_d3__U655.out", "add_all__U661.in1"],
            ["add_all__U662.in0", "add_all__U661.out"],
            ["const_term_U658.out", "add_all__U662.in1"],
            ["self.out", "add_all__U662.out"],
            ["self.clk", "coeff_U647$reg0.clk"],
            ["mul_d0__U646.in0", "coeff_U647$reg0.out"],
            ["self.clk", "coeff_U650$reg0.clk"],
            ["mul_d1__U649.in0", "coeff_U650$reg0.out"],
            ["self.clk", "coeff_U653$reg0.clk"],
            ["mul_d2__U652.in0", "coeff_U653$reg0.out"],
            ["self.clk", "coeff_U656$reg0.clk"],
            ["mul_d3__U655.in0", "coeff_U656$reg0.out"],
            ["self.d_0", "mul_d0__U646.in1"],
            ["self.d_1", "mul_d1__U649.in1"],
            ["self.d_2", "mul_d2__U652.in1"],
            ["self.d_3", "mul_d3__U655.in1"]
          ]
        },
        "aff__U666": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U669": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U672": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U675": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U678": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U680": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U681": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U682": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U683": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U668$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U671$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U674$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U677$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U679": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U667": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U670": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U673": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U676": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U668$reg0.in", "_U669.out"],
            ["coeff_U671$reg0.in", "_U672.out"],
            ["coeff_U674$reg0.in", "_U675.out"],
            ["coeff_U677$reg0.in", "_U678.out"],
            ["mul_d0__U667.out", "add_all__U680.in0"],
            ["mul_d1__U670.out", "add_all__U680.in1"],
            ["add_all__U681.in0", "add_all__U680.out"],
            ["mul_d2__U673.out", "add_all__U681.in1"],
            ["add_all__U682.in0", "add_all__U681.out"],
            ["mul_d3__U676.out", "add_all__U682.in1"],
            ["add_all__U683.in0", "add_all__U682.out"],
            ["const_term_U679.out", "add_all__U683.in1"],
            ["self.out", "add_all__U683.out"],
            ["self.clk", "coeff_U668$reg0.clk"],
            ["mul_d0__U667.in0", "coeff_U668$reg0.out"],
            ["self.clk", "coeff_U671$reg0.clk"],
            ["mul_d1__U670.in0", "coeff_U671$reg0.out"],
            ["self.clk", "coeff_U674$reg0.clk"],
            ["mul_d2__U673.in0", "coeff_U674$reg0.out"],
            ["self.clk", "coeff_U677$reg0.clk"],
            ["mul_d3__U676.in0", "coeff_U677$reg0.out"],
            ["self.d_0", "mul_d0__U667.in1"],
            ["self.d_1", "mul_d1__U670.in1"],
            ["self.d_2", "mul_d2__U673.in1"],
            ["self.d_3", "mul_d3__U676.in1"]
          ]
        },
        "aff__U693": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U696": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U699": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U702": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U705": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U707": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U708": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U709": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U710": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U695$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U698$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U701$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U704$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U706": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U694": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U697": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U700": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U703": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U695$reg0.in", "_U696.out"],
            ["coeff_U698$reg0.in", "_U699.out"],
            ["coeff_U701$reg0.in", "_U702.out"],
            ["coeff_U704$reg0.in", "_U705.out"],
            ["mul_d0__U694.out", "add_all__U707.in0"],
            ["mul_d1__U697.out", "add_all__U707.in1"],
            ["add_all__U708.in0", "add_all__U707.out"],
            ["mul_d2__U700.out", "add_all__U708.in1"],
            ["add_all__U709.in0", "add_all__U708.out"],
            ["mul_d3__U703.out", "add_all__U709.in1"],
            ["add_all__U710.in0", "add_all__U709.out"],
            ["const_term_U706.out", "add_all__U710.in1"],
            ["self.out", "add_all__U710.out"],
            ["self.clk", "coeff_U695$reg0.clk"],
            ["mul_d0__U694.in0", "coeff_U695$reg0.out"],
            ["self.clk", "coeff_U698$reg0.clk"],
            ["mul_d1__U697.in0", "coeff_U698$reg0.out"],
            ["self.clk", "coeff_U701$reg0.clk"],
            ["mul_d2__U700.in0", "coeff_U701$reg0.out"],
            ["self.clk", "coeff_U704$reg0.clk"],
            ["mul_d3__U703.in0", "coeff_U704$reg0.out"],
            ["self.d_0", "mul_d0__U694.in1"],
            ["self.d_1", "mul_d1__U697.in1"],
            ["self.d_2", "mul_d2__U700.in1"],
            ["self.d_3", "mul_d3__U703.in1"]
          ]
        },
        "aff__U713": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U716": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U719": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U722": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U725": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U727": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U728": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U729": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U730": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U715$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U718$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U721$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U724$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U726": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "mul_d0__U714": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U717": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U720": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U723": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U715$reg0.in", "_U716.out"],
            ["coeff_U718$reg0.in", "_U719.out"],
            ["coeff_U721$reg0.in", "_U722.out"],
            ["coeff_U724$reg0.in", "_U725.out"],
            ["mul_d0__U714.out", "add_all__U727.in0"],
            ["mul_d1__U717.out", "add_all__U727.in1"],
            ["add_all__U728.in0", "add_all__U727.out"],
            ["mul_d2__U720.out", "add_all__U728.in1"],
            ["add_all__U729.in0", "add_all__U728.out"],
            ["mul_d3__U723.out", "add_all__U729.in1"],
            ["add_all__U730.in0", "add_all__U729.out"],
            ["const_term_U726.out", "add_all__U730.in1"],
            ["self.out", "add_all__U730.out"],
            ["self.clk", "coeff_U715$reg0.clk"],
            ["mul_d0__U714.in0", "coeff_U715$reg0.out"],
            ["self.clk", "coeff_U718$reg0.clk"],
            ["mul_d1__U717.in0", "coeff_U718$reg0.out"],
            ["self.clk", "coeff_U721$reg0.clk"],
            ["mul_d2__U720.in0", "coeff_U721$reg0.out"],
            ["self.clk", "coeff_U724$reg0.clk"],
            ["mul_d3__U723.in0", "coeff_U724$reg0.out"],
            ["self.d_0", "mul_d0__U714.in1"],
            ["self.d_1", "mul_d1__U717.in1"],
            ["self.d_2", "mul_d2__U720.in1"],
            ["self.d_3", "mul_d3__U723.in1"]
          ]
        },
        "aff__U740": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U743": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U746": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U749": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U752": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U754": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U755": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U756": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U757": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U742$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U745$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U748$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U751$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U753": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U741": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U744": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U747": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U750": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U742$reg0.in", "_U743.out"],
            ["coeff_U745$reg0.in", "_U746.out"],
            ["coeff_U748$reg0.in", "_U749.out"],
            ["coeff_U751$reg0.in", "_U752.out"],
            ["mul_d0__U741.out", "add_all__U754.in0"],
            ["mul_d1__U744.out", "add_all__U754.in1"],
            ["add_all__U755.in0", "add_all__U754.out"],
            ["mul_d2__U747.out", "add_all__U755.in1"],
            ["add_all__U756.in0", "add_all__U755.out"],
            ["mul_d3__U750.out", "add_all__U756.in1"],
            ["add_all__U757.in0", "add_all__U756.out"],
            ["const_term_U753.out", "add_all__U757.in1"],
            ["self.out", "add_all__U757.out"],
            ["self.clk", "coeff_U742$reg0.clk"],
            ["mul_d0__U741.in0", "coeff_U742$reg0.out"],
            ["self.clk", "coeff_U745$reg0.clk"],
            ["mul_d1__U744.in0", "coeff_U745$reg0.out"],
            ["self.clk", "coeff_U748$reg0.clk"],
            ["mul_d2__U747.in0", "coeff_U748$reg0.out"],
            ["self.clk", "coeff_U751$reg0.clk"],
            ["mul_d3__U750.in0", "coeff_U751$reg0.out"],
            ["self.d_0", "mul_d0__U741.in1"],
            ["self.d_1", "mul_d1__U744.in1"],
            ["self.d_2", "mul_d2__U747.in1"],
            ["self.d_3", "mul_d3__U750.in1"]
          ]
        },
        "aff__U75": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U78": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U81": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U84": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U87": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U89": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U90": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U91": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U92": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U77$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U80$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U83$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U86$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U88": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U76": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U79": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U82": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U85": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U77$reg0.in", "_U78.out"],
            ["coeff_U80$reg0.in", "_U81.out"],
            ["coeff_U83$reg0.in", "_U84.out"],
            ["coeff_U86$reg0.in", "_U87.out"],
            ["mul_d0__U76.out", "add_all__U89.in0"],
            ["mul_d1__U79.out", "add_all__U89.in1"],
            ["add_all__U90.in0", "add_all__U89.out"],
            ["mul_d2__U82.out", "add_all__U90.in1"],
            ["add_all__U91.in0", "add_all__U90.out"],
            ["mul_d3__U85.out", "add_all__U91.in1"],
            ["add_all__U92.in0", "add_all__U91.out"],
            ["const_term_U88.out", "add_all__U92.in1"],
            ["self.out", "add_all__U92.out"],
            ["self.clk", "coeff_U77$reg0.clk"],
            ["mul_d0__U76.in0", "coeff_U77$reg0.out"],
            ["self.clk", "coeff_U80$reg0.clk"],
            ["mul_d1__U79.in0", "coeff_U80$reg0.out"],
            ["self.clk", "coeff_U83$reg0.clk"],
            ["mul_d2__U82.in0", "coeff_U83$reg0.out"],
            ["self.clk", "coeff_U86$reg0.clk"],
            ["mul_d3__U85.in0", "coeff_U86$reg0.out"],
            ["self.d_0", "mul_d0__U76.in1"],
            ["self.d_1", "mul_d1__U79.in1"],
            ["self.d_2", "mul_d2__U82.in1"],
            ["self.d_3", "mul_d3__U85.in1"]
          ]
        },
        "aff__U769": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U772": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U775": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U777": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U778": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U771$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U774$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U776": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "mul_d0__U770": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U773": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U771$reg0.in", "_U772.out"],
            ["coeff_U774$reg0.in", "_U775.out"],
            ["mul_d0__U770.out", "add_all__U777.in0"],
            ["mul_d1__U773.out", "add_all__U777.in1"],
            ["add_all__U778.in0", "add_all__U777.out"],
            ["const_term_U776.out", "add_all__U778.in1"],
            ["self.out", "add_all__U778.out"],
            ["self.clk", "coeff_U771$reg0.clk"],
            ["mul_d0__U770.in0", "coeff_U771$reg0.out"],
            ["self.clk", "coeff_U774$reg0.clk"],
            ["mul_d1__U773.in0", "coeff_U774$reg0.out"],
            ["self.d_0", "mul_d0__U770.in1"],
            ["self.d_1", "mul_d1__U773.in1"]
          ]
        },
        "aff__U783": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U786": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U789": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U791": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U792": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U785$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U788$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U790": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U784": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U787": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U785$reg0.in", "_U786.out"],
            ["coeff_U788$reg0.in", "_U789.out"],
            ["mul_d0__U784.out", "add_all__U791.in0"],
            ["mul_d1__U787.out", "add_all__U791.in1"],
            ["add_all__U792.in0", "add_all__U791.out"],
            ["const_term_U790.out", "add_all__U792.in1"],
            ["self.out", "add_all__U792.out"],
            ["self.clk", "coeff_U785$reg0.clk"],
            ["mul_d0__U784.in0", "coeff_U785$reg0.out"],
            ["self.clk", "coeff_U788$reg0.clk"],
            ["mul_d1__U787.in0", "coeff_U788$reg0.out"],
            ["self.d_0", "mul_d0__U784.in1"],
            ["self.d_1", "mul_d1__U787.in1"]
          ]
        },
        "aff__U795": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U798": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U801": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U803": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U804": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U797$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U800$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U802": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006af"
                ]
              }
            },
            "mul_d0__U796": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U799": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U797$reg0.in", "_U798.out"],
            ["coeff_U800$reg0.in", "_U801.out"],
            ["mul_d0__U796.out", "add_all__U803.in0"],
            ["mul_d1__U799.out", "add_all__U803.in1"],
            ["add_all__U804.in0", "add_all__U803.out"],
            ["const_term_U802.out", "add_all__U804.in1"],
            ["self.out", "add_all__U804.out"],
            ["self.clk", "coeff_U797$reg0.clk"],
            ["mul_d0__U796.in0", "coeff_U797$reg0.out"],
            ["self.clk", "coeff_U800$reg0.clk"],
            ["mul_d1__U799.in0", "coeff_U800$reg0.out"],
            ["self.d_0", "mul_d0__U796.in1"],
            ["self.d_1", "mul_d1__U799.in1"]
          ]
        },
        "aff__U809": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U812": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U815": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U817": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U818": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U811$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U814$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U816": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U810": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U813": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U811$reg0.in", "_U812.out"],
            ["coeff_U814$reg0.in", "_U815.out"],
            ["mul_d0__U810.out", "add_all__U817.in0"],
            ["mul_d1__U813.out", "add_all__U817.in1"],
            ["add_all__U818.in0", "add_all__U817.out"],
            ["const_term_U816.out", "add_all__U818.in1"],
            ["self.out", "add_all__U818.out"],
            ["self.clk", "coeff_U811$reg0.clk"],
            ["mul_d0__U810.in0", "coeff_U811$reg0.out"],
            ["self.clk", "coeff_U814$reg0.clk"],
            ["mul_d1__U813.in0", "coeff_U814$reg0.out"],
            ["self.d_0", "mul_d0__U810.in1"],
            ["self.d_1", "mul_d1__U813.in1"]
          ]
        },
        "aff__U822": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U825": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U828": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U830": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U831": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U824$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U827$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U829": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "mul_d0__U823": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U826": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U824$reg0.in", "_U825.out"],
            ["coeff_U827$reg0.in", "_U828.out"],
            ["mul_d0__U823.out", "add_all__U830.in0"],
            ["mul_d1__U826.out", "add_all__U830.in1"],
            ["add_all__U831.in0", "add_all__U830.out"],
            ["const_term_U829.out", "add_all__U831.in1"],
            ["self.out", "add_all__U831.out"],
            ["self.clk", "coeff_U824$reg0.clk"],
            ["mul_d0__U823.in0", "coeff_U824$reg0.out"],
            ["self.clk", "coeff_U827$reg0.clk"],
            ["mul_d1__U826.in0", "coeff_U827$reg0.out"],
            ["self.d_0", "mul_d0__U823.in1"],
            ["self.d_1", "mul_d1__U826.in1"]
          ]
        },
        "aff__U836": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U839": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U842": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U844": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U845": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U838$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U841$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U843": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U837": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U840": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U838$reg0.in", "_U839.out"],
            ["coeff_U841$reg0.in", "_U842.out"],
            ["mul_d0__U837.out", "add_all__U844.in0"],
            ["mul_d1__U840.out", "add_all__U844.in1"],
            ["add_all__U845.in0", "add_all__U844.out"],
            ["const_term_U843.out", "add_all__U845.in1"],
            ["self.out", "add_all__U845.out"],
            ["self.clk", "coeff_U838$reg0.clk"],
            ["mul_d0__U837.in0", "coeff_U838$reg0.out"],
            ["self.clk", "coeff_U841$reg0.clk"],
            ["mul_d1__U840.in0", "coeff_U841$reg0.out"],
            ["self.d_0", "mul_d0__U837.in1"],
            ["self.d_1", "mul_d1__U840.in1"]
          ]
        },
        "aff__U848": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U851": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U854": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U856": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U857": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U850$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U853$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U855": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b0"
                ]
              }
            },
            "mul_d0__U849": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U852": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U850$reg0.in", "_U851.out"],
            ["coeff_U853$reg0.in", "_U854.out"],
            ["mul_d0__U849.out", "add_all__U856.in0"],
            ["mul_d1__U852.out", "add_all__U856.in1"],
            ["add_all__U857.in0", "add_all__U856.out"],
            ["const_term_U855.out", "add_all__U857.in1"],
            ["self.out", "add_all__U857.out"],
            ["self.clk", "coeff_U850$reg0.clk"],
            ["mul_d0__U849.in0", "coeff_U850$reg0.out"],
            ["self.clk", "coeff_U853$reg0.clk"],
            ["mul_d1__U852.in0", "coeff_U853$reg0.out"],
            ["self.d_0", "mul_d0__U849.in1"],
            ["self.d_1", "mul_d1__U852.in1"]
          ]
        },
        "aff__U862": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U865": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U868": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U870": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U871": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U864$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U867$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U869": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U863": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U866": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U864$reg0.in", "_U865.out"],
            ["coeff_U867$reg0.in", "_U868.out"],
            ["mul_d0__U863.out", "add_all__U870.in0"],
            ["mul_d1__U866.out", "add_all__U870.in1"],
            ["add_all__U871.in0", "add_all__U870.out"],
            ["const_term_U869.out", "add_all__U871.in1"],
            ["self.out", "add_all__U871.out"],
            ["self.clk", "coeff_U864$reg0.clk"],
            ["mul_d0__U863.in0", "coeff_U864$reg0.out"],
            ["self.clk", "coeff_U867$reg0.clk"],
            ["mul_d1__U866.in0", "coeff_U867$reg0.out"],
            ["self.d_0", "mul_d0__U863.in1"],
            ["self.d_1", "mul_d1__U866.in1"]
          ]
        },
        "aff__U875": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U878": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U881": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U883": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U884": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U877$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U880$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U882": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "mul_d0__U876": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U879": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U877$reg0.in", "_U878.out"],
            ["coeff_U880$reg0.in", "_U881.out"],
            ["mul_d0__U876.out", "add_all__U883.in0"],
            ["mul_d1__U879.out", "add_all__U883.in1"],
            ["add_all__U884.in0", "add_all__U883.out"],
            ["const_term_U882.out", "add_all__U884.in1"],
            ["self.out", "add_all__U884.out"],
            ["self.clk", "coeff_U877$reg0.clk"],
            ["mul_d0__U876.in0", "coeff_U877$reg0.out"],
            ["self.clk", "coeff_U880$reg0.clk"],
            ["mul_d1__U879.in0", "coeff_U880$reg0.out"],
            ["self.d_0", "mul_d0__U876.in1"],
            ["self.d_1", "mul_d1__U879.in1"]
          ]
        },
        "aff__U889": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U892": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U895": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U897": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U898": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U891$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U894$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U896": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U890": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U893": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U891$reg0.in", "_U892.out"],
            ["coeff_U894$reg0.in", "_U895.out"],
            ["mul_d0__U890.out", "add_all__U897.in0"],
            ["mul_d1__U893.out", "add_all__U897.in1"],
            ["add_all__U898.in0", "add_all__U897.out"],
            ["const_term_U896.out", "add_all__U898.in1"],
            ["self.out", "add_all__U898.out"],
            ["self.clk", "coeff_U891$reg0.clk"],
            ["mul_d0__U890.in0", "coeff_U891$reg0.out"],
            ["self.clk", "coeff_U894$reg0.clk"],
            ["mul_d1__U893.in0", "coeff_U894$reg0.out"],
            ["self.d_0", "mul_d0__U890.in1"],
            ["self.d_1", "mul_d1__U893.in1"]
          ]
        },
        "aff__U901": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U904": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U907": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U909": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U910": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U903$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U906$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U908": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b1"
                ]
              }
            },
            "mul_d0__U902": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U905": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U903$reg0.in", "_U904.out"],
            ["coeff_U906$reg0.in", "_U907.out"],
            ["mul_d0__U902.out", "add_all__U909.in0"],
            ["mul_d1__U905.out", "add_all__U909.in1"],
            ["add_all__U910.in0", "add_all__U909.out"],
            ["const_term_U908.out", "add_all__U910.in1"],
            ["self.out", "add_all__U910.out"],
            ["self.clk", "coeff_U903$reg0.clk"],
            ["mul_d0__U902.in0", "coeff_U903$reg0.out"],
            ["self.clk", "coeff_U906$reg0.clk"],
            ["mul_d1__U905.in0", "coeff_U906$reg0.out"],
            ["self.d_0", "mul_d0__U902.in1"],
            ["self.d_1", "mul_d1__U905.in1"]
          ]
        },
        "aff__U915": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U918": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U921": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U923": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U924": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U917$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U920$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U922": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U916": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U919": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U917$reg0.in", "_U918.out"],
            ["coeff_U920$reg0.in", "_U921.out"],
            ["mul_d0__U916.out", "add_all__U923.in0"],
            ["mul_d1__U919.out", "add_all__U923.in1"],
            ["add_all__U924.in0", "add_all__U923.out"],
            ["const_term_U922.out", "add_all__U924.in1"],
            ["self.out", "add_all__U924.out"],
            ["self.clk", "coeff_U917$reg0.clk"],
            ["mul_d0__U916.in0", "coeff_U917$reg0.out"],
            ["self.clk", "coeff_U920$reg0.clk"],
            ["mul_d1__U919.in0", "coeff_U920$reg0.out"],
            ["self.d_0", "mul_d0__U916.in1"],
            ["self.d_1", "mul_d1__U919.in1"]
          ]
        },
        "aff__U928": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U931": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U934": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U936": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U937": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U930$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U933$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U935": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "mul_d0__U929": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U932": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U930$reg0.in", "_U931.out"],
            ["coeff_U933$reg0.in", "_U934.out"],
            ["mul_d0__U929.out", "add_all__U936.in0"],
            ["mul_d1__U932.out", "add_all__U936.in1"],
            ["add_all__U937.in0", "add_all__U936.out"],
            ["const_term_U935.out", "add_all__U937.in1"],
            ["self.out", "add_all__U937.out"],
            ["self.clk", "coeff_U930$reg0.clk"],
            ["mul_d0__U929.in0", "coeff_U930$reg0.out"],
            ["self.clk", "coeff_U933$reg0.clk"],
            ["mul_d1__U932.in0", "coeff_U933$reg0.out"],
            ["self.d_0", "mul_d0__U929.in1"],
            ["self.d_1", "mul_d1__U932.in1"]
          ]
        },
        "aff__U942": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U945": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U948": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U950": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U951": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U944$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U947$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U949": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U943": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U946": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U944$reg0.in", "_U945.out"],
            ["coeff_U947$reg0.in", "_U948.out"],
            ["mul_d0__U943.out", "add_all__U950.in0"],
            ["mul_d1__U946.out", "add_all__U950.in1"],
            ["add_all__U951.in0", "add_all__U950.out"],
            ["const_term_U949.out", "add_all__U951.in1"],
            ["self.out", "add_all__U951.out"],
            ["self.clk", "coeff_U944$reg0.clk"],
            ["mul_d0__U943.in0", "coeff_U944$reg0.out"],
            ["self.clk", "coeff_U947$reg0.clk"],
            ["mul_d1__U946.in0", "coeff_U947$reg0.out"],
            ["self.d_0", "mul_d0__U943.in1"],
            ["self.d_1", "mul_d1__U946.in1"]
          ]
        },
        "aff__U954": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U957": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U960": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U962": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U963": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U956$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U959$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U961": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b2"
                ]
              }
            },
            "mul_d0__U955": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U958": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U956$reg0.in", "_U957.out"],
            ["coeff_U959$reg0.in", "_U960.out"],
            ["mul_d0__U955.out", "add_all__U962.in0"],
            ["mul_d1__U958.out", "add_all__U962.in1"],
            ["add_all__U963.in0", "add_all__U962.out"],
            ["const_term_U961.out", "add_all__U963.in1"],
            ["self.out", "add_all__U963.out"],
            ["self.clk", "coeff_U956$reg0.clk"],
            ["mul_d0__U955.in0", "coeff_U956$reg0.out"],
            ["self.clk", "coeff_U959$reg0.clk"],
            ["mul_d1__U958.in0", "coeff_U959$reg0.out"],
            ["self.d_0", "mul_d0__U955.in1"],
            ["self.d_1", "mul_d1__U958.in1"]
          ]
        },
        "aff__U96": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_2",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_3",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U102": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "_U105": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "_U108": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U99": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "add_all__U110": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U111": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U112": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U113": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U101$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U104$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U107$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U98$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U109": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U97": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U100": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d2__U103": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d3__U106": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U101$reg0.in", "_U102.out"],
            ["coeff_U104$reg0.in", "_U105.out"],
            ["coeff_U107$reg0.in", "_U108.out"],
            ["coeff_U98$reg0.in", "_U99.out"],
            ["mul_d0__U97.out", "add_all__U110.in0"],
            ["mul_d1__U100.out", "add_all__U110.in1"],
            ["add_all__U111.in0", "add_all__U110.out"],
            ["mul_d2__U103.out", "add_all__U111.in1"],
            ["add_all__U112.in0", "add_all__U111.out"],
            ["mul_d3__U106.out", "add_all__U112.in1"],
            ["add_all__U113.in0", "add_all__U112.out"],
            ["const_term_U109.out", "add_all__U113.in1"],
            ["self.out", "add_all__U113.out"],
            ["self.clk", "coeff_U101$reg0.clk"],
            ["mul_d1__U100.in0", "coeff_U101$reg0.out"],
            ["self.clk", "coeff_U104$reg0.clk"],
            ["mul_d2__U103.in0", "coeff_U104$reg0.out"],
            ["self.clk", "coeff_U107$reg0.clk"],
            ["mul_d3__U106.in0", "coeff_U107$reg0.out"],
            ["self.clk", "coeff_U98$reg0.clk"],
            ["mul_d0__U97.in0", "coeff_U98$reg0.out"],
            ["self.d_0", "mul_d0__U97.in1"],
            ["self.d_1", "mul_d1__U100.in1"],
            ["self.d_2", "mul_d2__U103.in1"],
            ["self.d_3", "mul_d3__U106.in1"]
          ]
        },
        "aff__U968": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U971": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U974": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U976": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U977": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U970$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U973$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U975": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U969": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U972": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U970$reg0.in", "_U971.out"],
            ["coeff_U973$reg0.in", "_U974.out"],
            ["mul_d0__U969.out", "add_all__U976.in0"],
            ["mul_d1__U972.out", "add_all__U976.in1"],
            ["add_all__U977.in0", "add_all__U976.out"],
            ["const_term_U975.out", "add_all__U977.in1"],
            ["self.out", "add_all__U977.out"],
            ["self.clk", "coeff_U970$reg0.clk"],
            ["mul_d0__U969.in0", "coeff_U970$reg0.out"],
            ["self.clk", "coeff_U973$reg0.clk"],
            ["mul_d1__U972.in0", "coeff_U973$reg0.out"],
            ["self.d_0", "mul_d0__U969.in1"],
            ["self.d_1", "mul_d1__U972.in1"]
          ]
        },
        "aff__U981": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U984": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "_U987": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "add_all__U989": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U990": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U983$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U986$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U988": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "mul_d0__U982": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U985": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U983$reg0.in", "_U984.out"],
            ["coeff_U986$reg0.in", "_U987.out"],
            ["mul_d0__U982.out", "add_all__U989.in0"],
            ["mul_d1__U985.out", "add_all__U989.in1"],
            ["add_all__U990.in0", "add_all__U989.out"],
            ["const_term_U988.out", "add_all__U990.in1"],
            ["self.out", "add_all__U990.out"],
            ["self.clk", "coeff_U983$reg0.clk"],
            ["mul_d0__U982.in0", "coeff_U983$reg0.out"],
            ["self.clk", "coeff_U986$reg0.clk"],
            ["mul_d1__U985.in0", "coeff_U986$reg0.out"],
            ["self.d_0", "mul_d0__U982.in1"],
            ["self.d_1", "mul_d1__U985.in1"]
          ]
        },
        "aff__U995": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "BitIn"]
              ],
              [
                "d_1",
                ["Array", 32, "BitIn"]
              ],
              [
                "out",
                ["Array", 32, "Bit"]
              ]
            ]
          ],
          "instances": {
            "_U1001": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U998": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "add_all__U1003": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "add_all__U1004": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "coeff_U1000$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "coeff_U997$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "const_term_U1002": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "mul_d0__U996": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "mul_d1__U999": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            }
          },
          "connections": [
            ["coeff_U1000$reg0.in", "_U1001.out"],
            ["coeff_U997$reg0.in", "_U998.out"],
            ["mul_d0__U996.out", "add_all__U1003.in0"],
            ["mul_d1__U999.out", "add_all__U1003.in1"],
            ["add_all__U1004.in0", "add_all__U1003.out"],
            ["const_term_U1002.out", "add_all__U1004.in1"],
            ["self.out", "add_all__U1004.out"],
            ["self.clk", "coeff_U1000$reg0.clk"],
            ["mul_d1__U999.in0", "coeff_U1000$reg0.out"],
            ["self.clk", "coeff_U997$reg0.clk"],
            ["mul_d0__U996.in0", "coeff_U997$reg0.out"],
            ["self.d_0", "mul_d0__U996.in1"],
            ["self.d_1", "mul_d1__U999.in1"]
          ]
        },
        "affine_controller__U0": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U19": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U20": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U10": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U13": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$_U4": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U7": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$add_all__U15": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U16": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U17": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U18": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U12$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U3$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U6$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U9$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U14": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$mul_d0__U2": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U5": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U8": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U11": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U21": {
              "modref": "corebit.and"
            },
            "d_0_am__U22": {
              "modref": "corebit.and"
            },
            "d_0_am__U23": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U24": {
              "modref": "corebit.and"
            },
            "d_1_am__U25": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U26": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U19.out"],
            ["d_1_inc.in1", "_U19.out"],
            ["d_2_inc.in1", "_U19.out"],
            ["d_3_inc.in1", "_U19.out"],
            ["cmp_time.in1", "_U20.out"],
            ["affine_func$coeff_U9$reg0.in", "affine_func$_U10.out"],
            ["affine_func$coeff_U12$reg0.in", "affine_func$_U13.out"],
            ["affine_func$coeff_U3$reg0.in", "affine_func$_U4.out"],
            ["affine_func$coeff_U6$reg0.in", "affine_func$_U7.out"],
            ["affine_func$mul_d0__U2.out", "affine_func$add_all__U15.in0"],
            ["affine_func$mul_d1__U5.out", "affine_func$add_all__U15.in1"],
            ["affine_func$add_all__U16.in0", "affine_func$add_all__U15.out"],
            ["affine_func$mul_d2__U8.out", "affine_func$add_all__U16.in1"],
            ["affine_func$add_all__U17.in0", "affine_func$add_all__U16.out"],
            ["affine_func$mul_d3__U11.out", "affine_func$add_all__U17.in1"],
            ["affine_func$add_all__U18.in0", "affine_func$add_all__U17.out"],
            ["affine_func$const_term_U14.out", "affine_func$add_all__U18.in1"],
            ["time_diff.in0", "affine_func$add_all__U18.out"],
            ["self.clk", "affine_func$coeff_U12$reg0.clk"],
            ["affine_func$mul_d3__U11.in0", "affine_func$coeff_U12$reg0.out"],
            ["self.clk", "affine_func$coeff_U3$reg0.clk"],
            ["affine_func$mul_d0__U2.in0", "affine_func$coeff_U3$reg0.out"],
            ["self.clk", "affine_func$coeff_U6$reg0.clk"],
            ["affine_func$mul_d1__U5.in0", "affine_func$coeff_U6$reg0.out"],
            ["self.clk", "affine_func$coeff_U9$reg0.clk"],
            ["affine_func$mul_d2__U8.in0", "affine_func$coeff_U9$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U2.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U5.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U8.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U11.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U21.in0"],
            ["d_1_at_max.out", "d_0_am__U21.in1"],
            ["d_0_am__U22.in0", "d_0_am__U21.out"],
            ["d_2_at_max.out", "d_0_am__U22.in1"],
            ["d_0_am__U23.in0", "d_0_am__U22.out"],
            ["d_3_at_max.out", "d_0_am__U23.in1"],
            ["d_0_next_value.sel", "d_0_am__U23.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U24.in0"],
            ["d_2_at_max.out", "d_1_am__U24.in1"],
            ["d_1_am__U25.in0", "d_1_am__U24.out"],
            ["d_3_at_max.out", "d_1_am__U25.in1"],
            ["d_1_next_value.sel", "d_1_am__U25.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U26.in0"],
            ["d_3_at_max.out", "d_2_am__U26.in1"],
            ["d_2_next_value.sel", "d_2_am__U26.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U1006": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U1017": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U1018": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1010": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1013": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U1015": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U1016": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U1009$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U1012$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U1014": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b3"
                ]
              }
            },
            "affine_func$mul_d0__U1008": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U1011": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U1019": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U1017.out"],
            ["d_1_inc.in1", "_U1017.out"],
            ["cmp_time.in1", "_U1018.out"],
            ["affine_func$coeff_U1009$reg0.in", "affine_func$_U1010.out"],
            ["affine_func$coeff_U1012$reg0.in", "affine_func$_U1013.out"],
            ["affine_func$mul_d0__U1008.out", "affine_func$add_all__U1015.in0"],
            ["affine_func$mul_d1__U1011.out", "affine_func$add_all__U1015.in1"],
            ["affine_func$add_all__U1016.in0", "affine_func$add_all__U1015.out"],
            ["affine_func$const_term_U1014.out", "affine_func$add_all__U1016.in1"],
            ["time_diff.in0", "affine_func$add_all__U1016.out"],
            ["self.clk", "affine_func$coeff_U1009$reg0.clk"],
            ["affine_func$mul_d0__U1008.in0", "affine_func$coeff_U1009$reg0.out"],
            ["self.clk", "affine_func$coeff_U1012$reg0.clk"],
            ["affine_func$mul_d1__U1011.in0", "affine_func$coeff_U1012$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U1008.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U1011.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U1019.in0"],
            ["d_1_at_max.out", "d_0_am__U1019.in1"],
            ["d_0_next_value.sel", "d_0_am__U1019.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U1033": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U1044": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U1045": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1037": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1040": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U1042": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U1043": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U1036$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U1039$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U1041": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "affine_func$mul_d0__U1035": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U1038": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U1046": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U1044.out"],
            ["d_1_inc.in1", "_U1044.out"],
            ["cmp_time.in1", "_U1045.out"],
            ["affine_func$coeff_U1036$reg0.in", "affine_func$_U1037.out"],
            ["affine_func$coeff_U1039$reg0.in", "affine_func$_U1040.out"],
            ["affine_func$mul_d0__U1035.out", "affine_func$add_all__U1042.in0"],
            ["affine_func$mul_d1__U1038.out", "affine_func$add_all__U1042.in1"],
            ["affine_func$add_all__U1043.in0", "affine_func$add_all__U1042.out"],
            ["affine_func$const_term_U1041.out", "affine_func$add_all__U1043.in1"],
            ["time_diff.in0", "affine_func$add_all__U1043.out"],
            ["self.clk", "affine_func$coeff_U1036$reg0.clk"],
            ["affine_func$mul_d0__U1035.in0", "affine_func$coeff_U1036$reg0.out"],
            ["self.clk", "affine_func$coeff_U1039$reg0.clk"],
            ["affine_func$mul_d1__U1038.in0", "affine_func$coeff_U1039$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U1035.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U1038.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U1046.in0"],
            ["d_1_at_max.out", "d_0_am__U1046.in1"],
            ["d_0_next_value.sel", "d_0_am__U1046.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U1059": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U1070": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U1071": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1063": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1066": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U1068": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U1069": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U1062$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U1065$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U1067": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b4"
                ]
              }
            },
            "affine_func$mul_d0__U1061": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U1064": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U1072": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U1070.out"],
            ["d_1_inc.in1", "_U1070.out"],
            ["cmp_time.in1", "_U1071.out"],
            ["affine_func$coeff_U1062$reg0.in", "affine_func$_U1063.out"],
            ["affine_func$coeff_U1065$reg0.in", "affine_func$_U1066.out"],
            ["affine_func$mul_d0__U1061.out", "affine_func$add_all__U1068.in0"],
            ["affine_func$mul_d1__U1064.out", "affine_func$add_all__U1068.in1"],
            ["affine_func$add_all__U1069.in0", "affine_func$add_all__U1068.out"],
            ["affine_func$const_term_U1067.out", "affine_func$add_all__U1069.in1"],
            ["time_diff.in0", "affine_func$add_all__U1069.out"],
            ["self.clk", "affine_func$coeff_U1062$reg0.clk"],
            ["affine_func$mul_d0__U1061.in0", "affine_func$coeff_U1062$reg0.out"],
            ["self.clk", "affine_func$coeff_U1065$reg0.clk"],
            ["affine_func$mul_d1__U1064.in0", "affine_func$coeff_U1065$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U1061.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U1064.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U1072.in0"],
            ["d_1_at_max.out", "d_0_am__U1072.in1"],
            ["d_0_next_value.sel", "d_0_am__U1072.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U1086": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U1097": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U1098": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1090": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1093": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U1095": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U1096": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U1089$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U1092$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U1094": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "affine_func$mul_d0__U1088": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U1091": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U1099": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U1097.out"],
            ["d_1_inc.in1", "_U1097.out"],
            ["cmp_time.in1", "_U1098.out"],
            ["affine_func$coeff_U1089$reg0.in", "affine_func$_U1090.out"],
            ["affine_func$coeff_U1092$reg0.in", "affine_func$_U1093.out"],
            ["affine_func$mul_d0__U1088.out", "affine_func$add_all__U1095.in0"],
            ["affine_func$mul_d1__U1091.out", "affine_func$add_all__U1095.in1"],
            ["affine_func$add_all__U1096.in0", "affine_func$add_all__U1095.out"],
            ["affine_func$const_term_U1094.out", "affine_func$add_all__U1096.in1"],
            ["time_diff.in0", "affine_func$add_all__U1096.out"],
            ["self.clk", "affine_func$coeff_U1089$reg0.clk"],
            ["affine_func$mul_d0__U1088.in0", "affine_func$coeff_U1089$reg0.out"],
            ["self.clk", "affine_func$coeff_U1092$reg0.clk"],
            ["affine_func$mul_d1__U1091.in0", "affine_func$coeff_U1092$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U1088.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U1091.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U1099.in0"],
            ["d_1_at_max.out", "d_0_am__U1099.in1"],
            ["d_0_next_value.sel", "d_0_am__U1099.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U1112": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U1123": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U1124": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1116": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1119": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U1121": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U1122": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U1115$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U1118$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U1120": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b5"
                ]
              }
            },
            "affine_func$mul_d0__U1114": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U1117": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U1125": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U1123.out"],
            ["d_1_inc.in1", "_U1123.out"],
            ["cmp_time.in1", "_U1124.out"],
            ["affine_func$coeff_U1115$reg0.in", "affine_func$_U1116.out"],
            ["affine_func$coeff_U1118$reg0.in", "affine_func$_U1119.out"],
            ["affine_func$mul_d0__U1114.out", "affine_func$add_all__U1121.in0"],
            ["affine_func$mul_d1__U1117.out", "affine_func$add_all__U1121.in1"],
            ["affine_func$add_all__U1122.in0", "affine_func$add_all__U1121.out"],
            ["affine_func$const_term_U1120.out", "affine_func$add_all__U1122.in1"],
            ["time_diff.in0", "affine_func$add_all__U1122.out"],
            ["self.clk", "affine_func$coeff_U1115$reg0.clk"],
            ["affine_func$mul_d0__U1114.in0", "affine_func$coeff_U1115$reg0.out"],
            ["self.clk", "affine_func$coeff_U1118$reg0.clk"],
            ["affine_func$mul_d1__U1117.in0", "affine_func$coeff_U1118$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U1114.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U1117.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U1125.in0"],
            ["d_1_at_max.out", "d_0_am__U1125.in1"],
            ["d_0_next_value.sel", "d_0_am__U1125.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U1139": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U1150": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U1151": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1143": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1146": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U1148": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U1149": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U1142$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U1145$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U1147": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "affine_func$mul_d0__U1141": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U1144": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U1152": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U1150.out"],
            ["d_1_inc.in1", "_U1150.out"],
            ["cmp_time.in1", "_U1151.out"],
            ["affine_func$coeff_U1142$reg0.in", "affine_func$_U1143.out"],
            ["affine_func$coeff_U1145$reg0.in", "affine_func$_U1146.out"],
            ["affine_func$mul_d0__U1141.out", "affine_func$add_all__U1148.in0"],
            ["affine_func$mul_d1__U1144.out", "affine_func$add_all__U1148.in1"],
            ["affine_func$add_all__U1149.in0", "affine_func$add_all__U1148.out"],
            ["affine_func$const_term_U1147.out", "affine_func$add_all__U1149.in1"],
            ["time_diff.in0", "affine_func$add_all__U1149.out"],
            ["self.clk", "affine_func$coeff_U1142$reg0.clk"],
            ["affine_func$mul_d0__U1141.in0", "affine_func$coeff_U1142$reg0.out"],
            ["self.clk", "affine_func$coeff_U1145$reg0.clk"],
            ["affine_func$mul_d1__U1144.in0", "affine_func$coeff_U1145$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U1141.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U1144.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U1152.in0"],
            ["d_1_at_max.out", "d_0_am__U1152.in1"],
            ["d_0_next_value.sel", "d_0_am__U1152.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U1165": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U1176": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U1177": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1169": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U1172": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U1174": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U1175": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U1168$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U1171$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U1173": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b6"
                ]
              }
            },
            "affine_func$mul_d0__U1167": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U1170": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U1178": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U1176.out"],
            ["d_1_inc.in1", "_U1176.out"],
            ["cmp_time.in1", "_U1177.out"],
            ["affine_func$coeff_U1168$reg0.in", "affine_func$_U1169.out"],
            ["affine_func$coeff_U1171$reg0.in", "affine_func$_U1172.out"],
            ["affine_func$mul_d0__U1167.out", "affine_func$add_all__U1174.in0"],
            ["affine_func$mul_d1__U1170.out", "affine_func$add_all__U1174.in1"],
            ["affine_func$add_all__U1175.in0", "affine_func$add_all__U1174.out"],
            ["affine_func$const_term_U1173.out", "affine_func$add_all__U1175.in1"],
            ["time_diff.in0", "affine_func$add_all__U1175.out"],
            ["self.clk", "affine_func$coeff_U1168$reg0.clk"],
            ["affine_func$mul_d0__U1167.in0", "affine_func$coeff_U1168$reg0.out"],
            ["self.clk", "affine_func$coeff_U1171$reg0.clk"],
            ["affine_func$mul_d1__U1170.in0", "affine_func$coeff_U1171$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U1167.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U1170.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U1178.in0"],
            ["d_1_at_max.out", "d_0_am__U1178.in1"],
            ["d_0_next_value.sel", "d_0_am__U1178.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U142": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U161": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U162": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U146": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U149": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U152": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U155": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U157": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U158": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U159": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U160": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U145$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U148$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U151$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U154$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U156": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "affine_func$mul_d0__U144": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U147": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U150": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U153": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U163": {
              "modref": "corebit.and"
            },
            "d_0_am__U164": {
              "modref": "corebit.and"
            },
            "d_0_am__U165": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U166": {
              "modref": "corebit.and"
            },
            "d_1_am__U167": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U168": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U161.out"],
            ["d_1_inc.in1", "_U161.out"],
            ["d_2_inc.in1", "_U161.out"],
            ["d_3_inc.in1", "_U161.out"],
            ["cmp_time.in1", "_U162.out"],
            ["affine_func$coeff_U145$reg0.in", "affine_func$_U146.out"],
            ["affine_func$coeff_U148$reg0.in", "affine_func$_U149.out"],
            ["affine_func$coeff_U151$reg0.in", "affine_func$_U152.out"],
            ["affine_func$coeff_U154$reg0.in", "affine_func$_U155.out"],
            ["affine_func$mul_d0__U144.out", "affine_func$add_all__U157.in0"],
            ["affine_func$mul_d1__U147.out", "affine_func$add_all__U157.in1"],
            ["affine_func$add_all__U158.in0", "affine_func$add_all__U157.out"],
            ["affine_func$mul_d2__U150.out", "affine_func$add_all__U158.in1"],
            ["affine_func$add_all__U159.in0", "affine_func$add_all__U158.out"],
            ["affine_func$mul_d3__U153.out", "affine_func$add_all__U159.in1"],
            ["affine_func$add_all__U160.in0", "affine_func$add_all__U159.out"],
            ["affine_func$const_term_U156.out", "affine_func$add_all__U160.in1"],
            ["time_diff.in0", "affine_func$add_all__U160.out"],
            ["self.clk", "affine_func$coeff_U145$reg0.clk"],
            ["affine_func$mul_d0__U144.in0", "affine_func$coeff_U145$reg0.out"],
            ["self.clk", "affine_func$coeff_U148$reg0.clk"],
            ["affine_func$mul_d1__U147.in0", "affine_func$coeff_U148$reg0.out"],
            ["self.clk", "affine_func$coeff_U151$reg0.clk"],
            ["affine_func$mul_d2__U150.in0", "affine_func$coeff_U151$reg0.out"],
            ["self.clk", "affine_func$coeff_U154$reg0.clk"],
            ["affine_func$mul_d3__U153.in0", "affine_func$coeff_U154$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U144.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U147.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U150.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U153.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U163.in0"],
            ["d_1_at_max.out", "d_0_am__U163.in1"],
            ["d_0_am__U164.in0", "d_0_am__U163.out"],
            ["d_2_at_max.out", "d_0_am__U164.in1"],
            ["d_0_am__U165.in0", "d_0_am__U164.out"],
            ["d_3_at_max.out", "d_0_am__U165.in1"],
            ["d_0_next_value.sel", "d_0_am__U165.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U166.in0"],
            ["d_2_at_max.out", "d_1_am__U166.in1"],
            ["d_1_am__U167.in0", "d_1_am__U166.out"],
            ["d_3_at_max.out", "d_1_am__U167.in1"],
            ["d_1_next_value.sel", "d_1_am__U167.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U168.in0"],
            ["d_3_at_max.out", "d_2_am__U168.in1"],
            ["d_2_next_value.sel", "d_2_am__U168.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U190": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U209": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U210": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U194": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U197": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U200": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U203": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U205": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U206": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U207": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U208": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U193$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U196$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U199$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U202$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U204": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$mul_d0__U192": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U195": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U198": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U201": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U211": {
              "modref": "corebit.and"
            },
            "d_0_am__U212": {
              "modref": "corebit.and"
            },
            "d_0_am__U213": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U214": {
              "modref": "corebit.and"
            },
            "d_1_am__U215": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U216": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U209.out"],
            ["d_1_inc.in1", "_U209.out"],
            ["d_2_inc.in1", "_U209.out"],
            ["d_3_inc.in1", "_U209.out"],
            ["cmp_time.in1", "_U210.out"],
            ["affine_func$coeff_U193$reg0.in", "affine_func$_U194.out"],
            ["affine_func$coeff_U196$reg0.in", "affine_func$_U197.out"],
            ["affine_func$coeff_U199$reg0.in", "affine_func$_U200.out"],
            ["affine_func$coeff_U202$reg0.in", "affine_func$_U203.out"],
            ["affine_func$mul_d0__U192.out", "affine_func$add_all__U205.in0"],
            ["affine_func$mul_d1__U195.out", "affine_func$add_all__U205.in1"],
            ["affine_func$add_all__U206.in0", "affine_func$add_all__U205.out"],
            ["affine_func$mul_d2__U198.out", "affine_func$add_all__U206.in1"],
            ["affine_func$add_all__U207.in0", "affine_func$add_all__U206.out"],
            ["affine_func$mul_d3__U201.out", "affine_func$add_all__U207.in1"],
            ["affine_func$add_all__U208.in0", "affine_func$add_all__U207.out"],
            ["affine_func$const_term_U204.out", "affine_func$add_all__U208.in1"],
            ["time_diff.in0", "affine_func$add_all__U208.out"],
            ["self.clk", "affine_func$coeff_U193$reg0.clk"],
            ["affine_func$mul_d0__U192.in0", "affine_func$coeff_U193$reg0.out"],
            ["self.clk", "affine_func$coeff_U196$reg0.clk"],
            ["affine_func$mul_d1__U195.in0", "affine_func$coeff_U196$reg0.out"],
            ["self.clk", "affine_func$coeff_U199$reg0.clk"],
            ["affine_func$mul_d2__U198.in0", "affine_func$coeff_U199$reg0.out"],
            ["self.clk", "affine_func$coeff_U202$reg0.clk"],
            ["affine_func$mul_d3__U201.in0", "affine_func$coeff_U202$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U192.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U195.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U198.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U201.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U211.in0"],
            ["d_1_at_max.out", "d_0_am__U211.in1"],
            ["d_0_am__U212.in0", "d_0_am__U211.out"],
            ["d_2_at_max.out", "d_0_am__U212.in1"],
            ["d_0_am__U213.in0", "d_0_am__U212.out"],
            ["d_3_at_max.out", "d_0_am__U213.in1"],
            ["d_0_next_value.sel", "d_0_am__U213.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U214.in0"],
            ["d_2_at_max.out", "d_1_am__U214.in1"],
            ["d_1_am__U215.in0", "d_1_am__U214.out"],
            ["d_3_at_max.out", "d_1_am__U215.in1"],
            ["d_1_next_value.sel", "d_1_am__U215.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U216.in0"],
            ["d_3_at_max.out", "d_2_am__U216.in1"],
            ["d_2_next_value.sel", "d_2_am__U216.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U237": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U256": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U257": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U241": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U244": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U247": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U250": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U252": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U253": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U254": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U255": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U240$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U243$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U246$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U249$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U251": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "affine_func$mul_d0__U239": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U242": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U245": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U248": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U258": {
              "modref": "corebit.and"
            },
            "d_0_am__U259": {
              "modref": "corebit.and"
            },
            "d_0_am__U260": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U261": {
              "modref": "corebit.and"
            },
            "d_1_am__U262": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U263": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U256.out"],
            ["d_1_inc.in1", "_U256.out"],
            ["d_2_inc.in1", "_U256.out"],
            ["d_3_inc.in1", "_U256.out"],
            ["cmp_time.in1", "_U257.out"],
            ["affine_func$coeff_U240$reg0.in", "affine_func$_U241.out"],
            ["affine_func$coeff_U243$reg0.in", "affine_func$_U244.out"],
            ["affine_func$coeff_U246$reg0.in", "affine_func$_U247.out"],
            ["affine_func$coeff_U249$reg0.in", "affine_func$_U250.out"],
            ["affine_func$mul_d0__U239.out", "affine_func$add_all__U252.in0"],
            ["affine_func$mul_d1__U242.out", "affine_func$add_all__U252.in1"],
            ["affine_func$add_all__U253.in0", "affine_func$add_all__U252.out"],
            ["affine_func$mul_d2__U245.out", "affine_func$add_all__U253.in1"],
            ["affine_func$add_all__U254.in0", "affine_func$add_all__U253.out"],
            ["affine_func$mul_d3__U248.out", "affine_func$add_all__U254.in1"],
            ["affine_func$add_all__U255.in0", "affine_func$add_all__U254.out"],
            ["affine_func$const_term_U251.out", "affine_func$add_all__U255.in1"],
            ["time_diff.in0", "affine_func$add_all__U255.out"],
            ["self.clk", "affine_func$coeff_U240$reg0.clk"],
            ["affine_func$mul_d0__U239.in0", "affine_func$coeff_U240$reg0.out"],
            ["self.clk", "affine_func$coeff_U243$reg0.clk"],
            ["affine_func$mul_d1__U242.in0", "affine_func$coeff_U243$reg0.out"],
            ["self.clk", "affine_func$coeff_U246$reg0.clk"],
            ["affine_func$mul_d2__U245.in0", "affine_func$coeff_U246$reg0.out"],
            ["self.clk", "affine_func$coeff_U249$reg0.clk"],
            ["affine_func$mul_d3__U248.in0", "affine_func$coeff_U249$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U239.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U242.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U245.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U248.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U258.in0"],
            ["d_1_at_max.out", "d_0_am__U258.in1"],
            ["d_0_am__U259.in0", "d_0_am__U258.out"],
            ["d_2_at_max.out", "d_0_am__U259.in1"],
            ["d_0_am__U260.in0", "d_0_am__U259.out"],
            ["d_3_at_max.out", "d_0_am__U260.in1"],
            ["d_0_next_value.sel", "d_0_am__U260.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U261.in0"],
            ["d_2_at_max.out", "d_1_am__U261.in1"],
            ["d_1_am__U262.in0", "d_1_am__U261.out"],
            ["d_3_at_max.out", "d_1_am__U262.in1"],
            ["d_1_next_value.sel", "d_1_am__U262.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U263.in0"],
            ["d_3_at_max.out", "d_2_am__U263.in1"],
            ["d_2_next_value.sel", "d_2_am__U263.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U285": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U304": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U305": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U289": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U292": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U295": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U298": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U300": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U301": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U302": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U303": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U288$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U291$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U294$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U297$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U299": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$mul_d0__U287": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U290": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U293": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U296": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U306": {
              "modref": "corebit.and"
            },
            "d_0_am__U307": {
              "modref": "corebit.and"
            },
            "d_0_am__U308": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U309": {
              "modref": "corebit.and"
            },
            "d_1_am__U310": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U311": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U304.out"],
            ["d_1_inc.in1", "_U304.out"],
            ["d_2_inc.in1", "_U304.out"],
            ["d_3_inc.in1", "_U304.out"],
            ["cmp_time.in1", "_U305.out"],
            ["affine_func$coeff_U288$reg0.in", "affine_func$_U289.out"],
            ["affine_func$coeff_U291$reg0.in", "affine_func$_U292.out"],
            ["affine_func$coeff_U294$reg0.in", "affine_func$_U295.out"],
            ["affine_func$coeff_U297$reg0.in", "affine_func$_U298.out"],
            ["affine_func$mul_d0__U287.out", "affine_func$add_all__U300.in0"],
            ["affine_func$mul_d1__U290.out", "affine_func$add_all__U300.in1"],
            ["affine_func$add_all__U301.in0", "affine_func$add_all__U300.out"],
            ["affine_func$mul_d2__U293.out", "affine_func$add_all__U301.in1"],
            ["affine_func$add_all__U302.in0", "affine_func$add_all__U301.out"],
            ["affine_func$mul_d3__U296.out", "affine_func$add_all__U302.in1"],
            ["affine_func$add_all__U303.in0", "affine_func$add_all__U302.out"],
            ["affine_func$const_term_U299.out", "affine_func$add_all__U303.in1"],
            ["time_diff.in0", "affine_func$add_all__U303.out"],
            ["self.clk", "affine_func$coeff_U288$reg0.clk"],
            ["affine_func$mul_d0__U287.in0", "affine_func$coeff_U288$reg0.out"],
            ["self.clk", "affine_func$coeff_U291$reg0.clk"],
            ["affine_func$mul_d1__U290.in0", "affine_func$coeff_U291$reg0.out"],
            ["self.clk", "affine_func$coeff_U294$reg0.clk"],
            ["affine_func$mul_d2__U293.in0", "affine_func$coeff_U294$reg0.out"],
            ["self.clk", "affine_func$coeff_U297$reg0.clk"],
            ["affine_func$mul_d3__U296.in0", "affine_func$coeff_U297$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U287.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U290.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U293.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U296.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U306.in0"],
            ["d_1_at_max.out", "d_0_am__U306.in1"],
            ["d_0_am__U307.in0", "d_0_am__U306.out"],
            ["d_2_at_max.out", "d_0_am__U307.in1"],
            ["d_0_am__U308.in0", "d_0_am__U307.out"],
            ["d_3_at_max.out", "d_0_am__U308.in1"],
            ["d_0_next_value.sel", "d_0_am__U308.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U309.in0"],
            ["d_2_at_max.out", "d_1_am__U309.in1"],
            ["d_1_am__U310.in0", "d_1_am__U309.out"],
            ["d_3_at_max.out", "d_1_am__U310.in1"],
            ["d_1_next_value.sel", "d_1_am__U310.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U311.in0"],
            ["d_3_at_max.out", "d_2_am__U311.in1"],
            ["d_2_next_value.sel", "d_2_am__U311.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U332": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U351": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U352": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U336": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U339": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U342": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U345": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U347": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U348": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U349": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U350": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U335$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U338$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U341$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U344$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U346": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "affine_func$mul_d0__U334": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U337": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U340": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U343": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U353": {
              "modref": "corebit.and"
            },
            "d_0_am__U354": {
              "modref": "corebit.and"
            },
            "d_0_am__U355": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U356": {
              "modref": "corebit.and"
            },
            "d_1_am__U357": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U358": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U351.out"],
            ["d_1_inc.in1", "_U351.out"],
            ["d_2_inc.in1", "_U351.out"],
            ["d_3_inc.in1", "_U351.out"],
            ["cmp_time.in1", "_U352.out"],
            ["affine_func$coeff_U335$reg0.in", "affine_func$_U336.out"],
            ["affine_func$coeff_U338$reg0.in", "affine_func$_U339.out"],
            ["affine_func$coeff_U341$reg0.in", "affine_func$_U342.out"],
            ["affine_func$coeff_U344$reg0.in", "affine_func$_U345.out"],
            ["affine_func$mul_d0__U334.out", "affine_func$add_all__U347.in0"],
            ["affine_func$mul_d1__U337.out", "affine_func$add_all__U347.in1"],
            ["affine_func$add_all__U348.in0", "affine_func$add_all__U347.out"],
            ["affine_func$mul_d2__U340.out", "affine_func$add_all__U348.in1"],
            ["affine_func$add_all__U349.in0", "affine_func$add_all__U348.out"],
            ["affine_func$mul_d3__U343.out", "affine_func$add_all__U349.in1"],
            ["affine_func$add_all__U350.in0", "affine_func$add_all__U349.out"],
            ["affine_func$const_term_U346.out", "affine_func$add_all__U350.in1"],
            ["time_diff.in0", "affine_func$add_all__U350.out"],
            ["self.clk", "affine_func$coeff_U335$reg0.clk"],
            ["affine_func$mul_d0__U334.in0", "affine_func$coeff_U335$reg0.out"],
            ["self.clk", "affine_func$coeff_U338$reg0.clk"],
            ["affine_func$mul_d1__U337.in0", "affine_func$coeff_U338$reg0.out"],
            ["self.clk", "affine_func$coeff_U341$reg0.clk"],
            ["affine_func$mul_d2__U340.in0", "affine_func$coeff_U341$reg0.out"],
            ["self.clk", "affine_func$coeff_U344$reg0.clk"],
            ["affine_func$mul_d3__U343.in0", "affine_func$coeff_U344$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U334.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U337.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U340.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U343.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U353.in0"],
            ["d_1_at_max.out", "d_0_am__U353.in1"],
            ["d_0_am__U354.in0", "d_0_am__U353.out"],
            ["d_2_at_max.out", "d_0_am__U354.in1"],
            ["d_0_am__U355.in0", "d_0_am__U354.out"],
            ["d_3_at_max.out", "d_0_am__U355.in1"],
            ["d_0_next_value.sel", "d_0_am__U355.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U356.in0"],
            ["d_2_at_max.out", "d_1_am__U356.in1"],
            ["d_1_am__U357.in0", "d_1_am__U356.out"],
            ["d_3_at_max.out", "d_1_am__U357.in1"],
            ["d_1_next_value.sel", "d_1_am__U357.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U358.in0"],
            ["d_3_at_max.out", "d_2_am__U358.in1"],
            ["d_2_next_value.sel", "d_2_am__U358.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U380": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U399": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U400": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U384": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U387": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U390": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U393": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U395": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U396": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U397": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U398": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U383$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U386$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U389$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U392$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U394": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$mul_d0__U382": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U385": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U388": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U391": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U401": {
              "modref": "corebit.and"
            },
            "d_0_am__U402": {
              "modref": "corebit.and"
            },
            "d_0_am__U403": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U404": {
              "modref": "corebit.and"
            },
            "d_1_am__U405": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U406": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U399.out"],
            ["d_1_inc.in1", "_U399.out"],
            ["d_2_inc.in1", "_U399.out"],
            ["d_3_inc.in1", "_U399.out"],
            ["cmp_time.in1", "_U400.out"],
            ["affine_func$coeff_U383$reg0.in", "affine_func$_U384.out"],
            ["affine_func$coeff_U386$reg0.in", "affine_func$_U387.out"],
            ["affine_func$coeff_U389$reg0.in", "affine_func$_U390.out"],
            ["affine_func$coeff_U392$reg0.in", "affine_func$_U393.out"],
            ["affine_func$mul_d0__U382.out", "affine_func$add_all__U395.in0"],
            ["affine_func$mul_d1__U385.out", "affine_func$add_all__U395.in1"],
            ["affine_func$add_all__U396.in0", "affine_func$add_all__U395.out"],
            ["affine_func$mul_d2__U388.out", "affine_func$add_all__U396.in1"],
            ["affine_func$add_all__U397.in0", "affine_func$add_all__U396.out"],
            ["affine_func$mul_d3__U391.out", "affine_func$add_all__U397.in1"],
            ["affine_func$add_all__U398.in0", "affine_func$add_all__U397.out"],
            ["affine_func$const_term_U394.out", "affine_func$add_all__U398.in1"],
            ["time_diff.in0", "affine_func$add_all__U398.out"],
            ["self.clk", "affine_func$coeff_U383$reg0.clk"],
            ["affine_func$mul_d0__U382.in0", "affine_func$coeff_U383$reg0.out"],
            ["self.clk", "affine_func$coeff_U386$reg0.clk"],
            ["affine_func$mul_d1__U385.in0", "affine_func$coeff_U386$reg0.out"],
            ["self.clk", "affine_func$coeff_U389$reg0.clk"],
            ["affine_func$mul_d2__U388.in0", "affine_func$coeff_U389$reg0.out"],
            ["self.clk", "affine_func$coeff_U392$reg0.clk"],
            ["affine_func$mul_d3__U391.in0", "affine_func$coeff_U392$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U382.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U385.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U388.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U391.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U401.in0"],
            ["d_1_at_max.out", "d_0_am__U401.in1"],
            ["d_0_am__U402.in0", "d_0_am__U401.out"],
            ["d_2_at_max.out", "d_0_am__U402.in1"],
            ["d_0_am__U403.in0", "d_0_am__U402.out"],
            ["d_3_at_max.out", "d_0_am__U403.in1"],
            ["d_0_next_value.sel", "d_0_am__U403.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U404.in0"],
            ["d_2_at_max.out", "d_1_am__U404.in1"],
            ["d_1_am__U405.in0", "d_1_am__U404.out"],
            ["d_3_at_max.out", "d_1_am__U405.in1"],
            ["d_1_next_value.sel", "d_1_am__U405.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U406.in0"],
            ["d_3_at_max.out", "d_2_am__U406.in1"],
            ["d_2_next_value.sel", "d_2_am__U406.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U427": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U446": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U447": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U431": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U434": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U437": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U440": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U442": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U443": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U444": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U445": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U430$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U433$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U436$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U439$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U441": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "affine_func$mul_d0__U429": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U432": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U435": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U438": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U448": {
              "modref": "corebit.and"
            },
            "d_0_am__U449": {
              "modref": "corebit.and"
            },
            "d_0_am__U450": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U451": {
              "modref": "corebit.and"
            },
            "d_1_am__U452": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U453": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U446.out"],
            ["d_1_inc.in1", "_U446.out"],
            ["d_2_inc.in1", "_U446.out"],
            ["d_3_inc.in1", "_U446.out"],
            ["cmp_time.in1", "_U447.out"],
            ["affine_func$coeff_U430$reg0.in", "affine_func$_U431.out"],
            ["affine_func$coeff_U433$reg0.in", "affine_func$_U434.out"],
            ["affine_func$coeff_U436$reg0.in", "affine_func$_U437.out"],
            ["affine_func$coeff_U439$reg0.in", "affine_func$_U440.out"],
            ["affine_func$mul_d0__U429.out", "affine_func$add_all__U442.in0"],
            ["affine_func$mul_d1__U432.out", "affine_func$add_all__U442.in1"],
            ["affine_func$add_all__U443.in0", "affine_func$add_all__U442.out"],
            ["affine_func$mul_d2__U435.out", "affine_func$add_all__U443.in1"],
            ["affine_func$add_all__U444.in0", "affine_func$add_all__U443.out"],
            ["affine_func$mul_d3__U438.out", "affine_func$add_all__U444.in1"],
            ["affine_func$add_all__U445.in0", "affine_func$add_all__U444.out"],
            ["affine_func$const_term_U441.out", "affine_func$add_all__U445.in1"],
            ["time_diff.in0", "affine_func$add_all__U445.out"],
            ["self.clk", "affine_func$coeff_U430$reg0.clk"],
            ["affine_func$mul_d0__U429.in0", "affine_func$coeff_U430$reg0.out"],
            ["self.clk", "affine_func$coeff_U433$reg0.clk"],
            ["affine_func$mul_d1__U432.in0", "affine_func$coeff_U433$reg0.out"],
            ["self.clk", "affine_func$coeff_U436$reg0.clk"],
            ["affine_func$mul_d2__U435.in0", "affine_func$coeff_U436$reg0.out"],
            ["self.clk", "affine_func$coeff_U439$reg0.clk"],
            ["affine_func$mul_d3__U438.in0", "affine_func$coeff_U439$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U429.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U432.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U435.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U438.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U448.in0"],
            ["d_1_at_max.out", "d_0_am__U448.in1"],
            ["d_0_am__U449.in0", "d_0_am__U448.out"],
            ["d_2_at_max.out", "d_0_am__U449.in1"],
            ["d_0_am__U450.in0", "d_0_am__U449.out"],
            ["d_3_at_max.out", "d_0_am__U450.in1"],
            ["d_0_next_value.sel", "d_0_am__U450.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U451.in0"],
            ["d_2_at_max.out", "d_1_am__U451.in1"],
            ["d_1_am__U452.in0", "d_1_am__U451.out"],
            ["d_3_at_max.out", "d_1_am__U452.in1"],
            ["d_1_next_value.sel", "d_1_am__U452.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U453.in0"],
            ["d_3_at_max.out", "d_2_am__U453.in1"],
            ["d_2_next_value.sel", "d_2_am__U453.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U47": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U66": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U67": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U51": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U54": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U57": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U60": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U62": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U63": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U64": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U65": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U50$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U53$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U56$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U59$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U61": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "affine_func$mul_d0__U49": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U52": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U55": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U58": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U68": {
              "modref": "corebit.and"
            },
            "d_0_am__U69": {
              "modref": "corebit.and"
            },
            "d_0_am__U70": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U71": {
              "modref": "corebit.and"
            },
            "d_1_am__U72": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U73": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U66.out"],
            ["d_1_inc.in1", "_U66.out"],
            ["d_2_inc.in1", "_U66.out"],
            ["d_3_inc.in1", "_U66.out"],
            ["cmp_time.in1", "_U67.out"],
            ["affine_func$coeff_U50$reg0.in", "affine_func$_U51.out"],
            ["affine_func$coeff_U53$reg0.in", "affine_func$_U54.out"],
            ["affine_func$coeff_U56$reg0.in", "affine_func$_U57.out"],
            ["affine_func$coeff_U59$reg0.in", "affine_func$_U60.out"],
            ["affine_func$mul_d0__U49.out", "affine_func$add_all__U62.in0"],
            ["affine_func$mul_d1__U52.out", "affine_func$add_all__U62.in1"],
            ["affine_func$add_all__U63.in0", "affine_func$add_all__U62.out"],
            ["affine_func$mul_d2__U55.out", "affine_func$add_all__U63.in1"],
            ["affine_func$add_all__U64.in0", "affine_func$add_all__U63.out"],
            ["affine_func$mul_d3__U58.out", "affine_func$add_all__U64.in1"],
            ["affine_func$add_all__U65.in0", "affine_func$add_all__U64.out"],
            ["affine_func$const_term_U61.out", "affine_func$add_all__U65.in1"],
            ["time_diff.in0", "affine_func$add_all__U65.out"],
            ["self.clk", "affine_func$coeff_U50$reg0.clk"],
            ["affine_func$mul_d0__U49.in0", "affine_func$coeff_U50$reg0.out"],
            ["self.clk", "affine_func$coeff_U53$reg0.clk"],
            ["affine_func$mul_d1__U52.in0", "affine_func$coeff_U53$reg0.out"],
            ["self.clk", "affine_func$coeff_U56$reg0.clk"],
            ["affine_func$mul_d2__U55.in0", "affine_func$coeff_U56$reg0.out"],
            ["self.clk", "affine_func$coeff_U59$reg0.clk"],
            ["affine_func$mul_d3__U58.in0", "affine_func$coeff_U59$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U49.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U52.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U55.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U58.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U68.in0"],
            ["d_1_at_max.out", "d_0_am__U68.in1"],
            ["d_0_am__U69.in0", "d_0_am__U68.out"],
            ["d_2_at_max.out", "d_0_am__U69.in1"],
            ["d_0_am__U70.in0", "d_0_am__U69.out"],
            ["d_3_at_max.out", "d_0_am__U70.in1"],
            ["d_0_next_value.sel", "d_0_am__U70.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U71.in0"],
            ["d_2_at_max.out", "d_1_am__U71.in1"],
            ["d_1_am__U72.in0", "d_1_am__U71.out"],
            ["d_3_at_max.out", "d_1_am__U72.in1"],
            ["d_1_next_value.sel", "d_1_am__U72.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U73.in0"],
            ["d_3_at_max.out", "d_2_am__U73.in1"],
            ["d_2_next_value.sel", "d_2_am__U73.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U475": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U494": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U495": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U479": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U482": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U485": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U488": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U490": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U491": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U492": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U493": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U478$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U481$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U484$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U487$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U489": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$mul_d0__U477": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U480": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U483": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U486": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U496": {
              "modref": "corebit.and"
            },
            "d_0_am__U497": {
              "modref": "corebit.and"
            },
            "d_0_am__U498": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U499": {
              "modref": "corebit.and"
            },
            "d_1_am__U500": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U501": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U494.out"],
            ["d_1_inc.in1", "_U494.out"],
            ["d_2_inc.in1", "_U494.out"],
            ["d_3_inc.in1", "_U494.out"],
            ["cmp_time.in1", "_U495.out"],
            ["affine_func$coeff_U478$reg0.in", "affine_func$_U479.out"],
            ["affine_func$coeff_U481$reg0.in", "affine_func$_U482.out"],
            ["affine_func$coeff_U484$reg0.in", "affine_func$_U485.out"],
            ["affine_func$coeff_U487$reg0.in", "affine_func$_U488.out"],
            ["affine_func$mul_d0__U477.out", "affine_func$add_all__U490.in0"],
            ["affine_func$mul_d1__U480.out", "affine_func$add_all__U490.in1"],
            ["affine_func$add_all__U491.in0", "affine_func$add_all__U490.out"],
            ["affine_func$mul_d2__U483.out", "affine_func$add_all__U491.in1"],
            ["affine_func$add_all__U492.in0", "affine_func$add_all__U491.out"],
            ["affine_func$mul_d3__U486.out", "affine_func$add_all__U492.in1"],
            ["affine_func$add_all__U493.in0", "affine_func$add_all__U492.out"],
            ["affine_func$const_term_U489.out", "affine_func$add_all__U493.in1"],
            ["time_diff.in0", "affine_func$add_all__U493.out"],
            ["self.clk", "affine_func$coeff_U478$reg0.clk"],
            ["affine_func$mul_d0__U477.in0", "affine_func$coeff_U478$reg0.out"],
            ["self.clk", "affine_func$coeff_U481$reg0.clk"],
            ["affine_func$mul_d1__U480.in0", "affine_func$coeff_U481$reg0.out"],
            ["self.clk", "affine_func$coeff_U484$reg0.clk"],
            ["affine_func$mul_d2__U483.in0", "affine_func$coeff_U484$reg0.out"],
            ["self.clk", "affine_func$coeff_U487$reg0.clk"],
            ["affine_func$mul_d3__U486.in0", "affine_func$coeff_U487$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U477.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U480.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U483.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U486.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U496.in0"],
            ["d_1_at_max.out", "d_0_am__U496.in1"],
            ["d_0_am__U497.in0", "d_0_am__U496.out"],
            ["d_2_at_max.out", "d_0_am__U497.in1"],
            ["d_0_am__U498.in0", "d_0_am__U497.out"],
            ["d_3_at_max.out", "d_0_am__U498.in1"],
            ["d_0_next_value.sel", "d_0_am__U498.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U499.in0"],
            ["d_2_at_max.out", "d_1_am__U499.in1"],
            ["d_1_am__U500.in0", "d_1_am__U499.out"],
            ["d_3_at_max.out", "d_1_am__U500.in1"],
            ["d_1_next_value.sel", "d_1_am__U500.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U501.in0"],
            ["d_3_at_max.out", "d_2_am__U501.in1"],
            ["d_2_next_value.sel", "d_2_am__U501.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U522": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U541": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U542": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U526": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U529": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U532": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U535": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U537": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U538": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U539": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U540": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U525$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U528$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U531$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U534$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U536": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "affine_func$mul_d0__U524": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U527": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U530": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U533": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U543": {
              "modref": "corebit.and"
            },
            "d_0_am__U544": {
              "modref": "corebit.and"
            },
            "d_0_am__U545": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U546": {
              "modref": "corebit.and"
            },
            "d_1_am__U547": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U548": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U541.out"],
            ["d_1_inc.in1", "_U541.out"],
            ["d_2_inc.in1", "_U541.out"],
            ["d_3_inc.in1", "_U541.out"],
            ["cmp_time.in1", "_U542.out"],
            ["affine_func$coeff_U525$reg0.in", "affine_func$_U526.out"],
            ["affine_func$coeff_U528$reg0.in", "affine_func$_U529.out"],
            ["affine_func$coeff_U531$reg0.in", "affine_func$_U532.out"],
            ["affine_func$coeff_U534$reg0.in", "affine_func$_U535.out"],
            ["affine_func$mul_d0__U524.out", "affine_func$add_all__U537.in0"],
            ["affine_func$mul_d1__U527.out", "affine_func$add_all__U537.in1"],
            ["affine_func$add_all__U538.in0", "affine_func$add_all__U537.out"],
            ["affine_func$mul_d2__U530.out", "affine_func$add_all__U538.in1"],
            ["affine_func$add_all__U539.in0", "affine_func$add_all__U538.out"],
            ["affine_func$mul_d3__U533.out", "affine_func$add_all__U539.in1"],
            ["affine_func$add_all__U540.in0", "affine_func$add_all__U539.out"],
            ["affine_func$const_term_U536.out", "affine_func$add_all__U540.in1"],
            ["time_diff.in0", "affine_func$add_all__U540.out"],
            ["self.clk", "affine_func$coeff_U525$reg0.clk"],
            ["affine_func$mul_d0__U524.in0", "affine_func$coeff_U525$reg0.out"],
            ["self.clk", "affine_func$coeff_U528$reg0.clk"],
            ["affine_func$mul_d1__U527.in0", "affine_func$coeff_U528$reg0.out"],
            ["self.clk", "affine_func$coeff_U531$reg0.clk"],
            ["affine_func$mul_d2__U530.in0", "affine_func$coeff_U531$reg0.out"],
            ["self.clk", "affine_func$coeff_U534$reg0.clk"],
            ["affine_func$mul_d3__U533.in0", "affine_func$coeff_U534$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U524.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U527.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U530.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U533.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U543.in0"],
            ["d_1_at_max.out", "d_0_am__U543.in1"],
            ["d_0_am__U544.in0", "d_0_am__U543.out"],
            ["d_2_at_max.out", "d_0_am__U544.in1"],
            ["d_0_am__U545.in0", "d_0_am__U544.out"],
            ["d_3_at_max.out", "d_0_am__U545.in1"],
            ["d_0_next_value.sel", "d_0_am__U545.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U546.in0"],
            ["d_2_at_max.out", "d_1_am__U546.in1"],
            ["d_1_am__U547.in0", "d_1_am__U546.out"],
            ["d_3_at_max.out", "d_1_am__U547.in1"],
            ["d_1_next_value.sel", "d_1_am__U547.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U548.in0"],
            ["d_3_at_max.out", "d_2_am__U548.in1"],
            ["d_2_next_value.sel", "d_2_am__U548.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U570": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U589": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U590": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U574": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U577": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U580": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U583": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U585": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U586": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U587": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U588": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U573$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U576$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U579$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U582$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U584": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$mul_d0__U572": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U575": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U578": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U581": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U591": {
              "modref": "corebit.and"
            },
            "d_0_am__U592": {
              "modref": "corebit.and"
            },
            "d_0_am__U593": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U594": {
              "modref": "corebit.and"
            },
            "d_1_am__U595": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U596": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U589.out"],
            ["d_1_inc.in1", "_U589.out"],
            ["d_2_inc.in1", "_U589.out"],
            ["d_3_inc.in1", "_U589.out"],
            ["cmp_time.in1", "_U590.out"],
            ["affine_func$coeff_U573$reg0.in", "affine_func$_U574.out"],
            ["affine_func$coeff_U576$reg0.in", "affine_func$_U577.out"],
            ["affine_func$coeff_U579$reg0.in", "affine_func$_U580.out"],
            ["affine_func$coeff_U582$reg0.in", "affine_func$_U583.out"],
            ["affine_func$mul_d0__U572.out", "affine_func$add_all__U585.in0"],
            ["affine_func$mul_d1__U575.out", "affine_func$add_all__U585.in1"],
            ["affine_func$add_all__U586.in0", "affine_func$add_all__U585.out"],
            ["affine_func$mul_d2__U578.out", "affine_func$add_all__U586.in1"],
            ["affine_func$add_all__U587.in0", "affine_func$add_all__U586.out"],
            ["affine_func$mul_d3__U581.out", "affine_func$add_all__U587.in1"],
            ["affine_func$add_all__U588.in0", "affine_func$add_all__U587.out"],
            ["affine_func$const_term_U584.out", "affine_func$add_all__U588.in1"],
            ["time_diff.in0", "affine_func$add_all__U588.out"],
            ["self.clk", "affine_func$coeff_U573$reg0.clk"],
            ["affine_func$mul_d0__U572.in0", "affine_func$coeff_U573$reg0.out"],
            ["self.clk", "affine_func$coeff_U576$reg0.clk"],
            ["affine_func$mul_d1__U575.in0", "affine_func$coeff_U576$reg0.out"],
            ["self.clk", "affine_func$coeff_U579$reg0.clk"],
            ["affine_func$mul_d2__U578.in0", "affine_func$coeff_U579$reg0.out"],
            ["self.clk", "affine_func$coeff_U582$reg0.clk"],
            ["affine_func$mul_d3__U581.in0", "affine_func$coeff_U582$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U572.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U575.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U578.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U581.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U591.in0"],
            ["d_1_at_max.out", "d_0_am__U591.in1"],
            ["d_0_am__U592.in0", "d_0_am__U591.out"],
            ["d_2_at_max.out", "d_0_am__U592.in1"],
            ["d_0_am__U593.in0", "d_0_am__U592.out"],
            ["d_3_at_max.out", "d_0_am__U593.in1"],
            ["d_0_next_value.sel", "d_0_am__U593.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U594.in0"],
            ["d_2_at_max.out", "d_1_am__U594.in1"],
            ["d_1_am__U595.in0", "d_1_am__U594.out"],
            ["d_3_at_max.out", "d_1_am__U595.in1"],
            ["d_1_next_value.sel", "d_1_am__U595.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U596.in0"],
            ["d_3_at_max.out", "d_2_am__U596.in1"],
            ["d_2_next_value.sel", "d_2_am__U596.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U617": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U636": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U637": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U621": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U624": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U627": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U630": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U632": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U633": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U634": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U635": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U620$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U623$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U626$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U629$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U631": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "affine_func$mul_d0__U619": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U622": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U625": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U628": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U638": {
              "modref": "corebit.and"
            },
            "d_0_am__U639": {
              "modref": "corebit.and"
            },
            "d_0_am__U640": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U641": {
              "modref": "corebit.and"
            },
            "d_1_am__U642": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U643": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U636.out"],
            ["d_1_inc.in1", "_U636.out"],
            ["d_2_inc.in1", "_U636.out"],
            ["d_3_inc.in1", "_U636.out"],
            ["cmp_time.in1", "_U637.out"],
            ["affine_func$coeff_U620$reg0.in", "affine_func$_U621.out"],
            ["affine_func$coeff_U623$reg0.in", "affine_func$_U624.out"],
            ["affine_func$coeff_U626$reg0.in", "affine_func$_U627.out"],
            ["affine_func$coeff_U629$reg0.in", "affine_func$_U630.out"],
            ["affine_func$mul_d0__U619.out", "affine_func$add_all__U632.in0"],
            ["affine_func$mul_d1__U622.out", "affine_func$add_all__U632.in1"],
            ["affine_func$add_all__U633.in0", "affine_func$add_all__U632.out"],
            ["affine_func$mul_d2__U625.out", "affine_func$add_all__U633.in1"],
            ["affine_func$add_all__U634.in0", "affine_func$add_all__U633.out"],
            ["affine_func$mul_d3__U628.out", "affine_func$add_all__U634.in1"],
            ["affine_func$add_all__U635.in0", "affine_func$add_all__U634.out"],
            ["affine_func$const_term_U631.out", "affine_func$add_all__U635.in1"],
            ["time_diff.in0", "affine_func$add_all__U635.out"],
            ["self.clk", "affine_func$coeff_U620$reg0.clk"],
            ["affine_func$mul_d0__U619.in0", "affine_func$coeff_U620$reg0.out"],
            ["self.clk", "affine_func$coeff_U623$reg0.clk"],
            ["affine_func$mul_d1__U622.in0", "affine_func$coeff_U623$reg0.out"],
            ["self.clk", "affine_func$coeff_U626$reg0.clk"],
            ["affine_func$mul_d2__U625.in0", "affine_func$coeff_U626$reg0.out"],
            ["self.clk", "affine_func$coeff_U629$reg0.clk"],
            ["affine_func$mul_d3__U628.in0", "affine_func$coeff_U629$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U619.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U622.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U625.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U628.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U638.in0"],
            ["d_1_at_max.out", "d_0_am__U638.in1"],
            ["d_0_am__U639.in0", "d_0_am__U638.out"],
            ["d_2_at_max.out", "d_0_am__U639.in1"],
            ["d_0_am__U640.in0", "d_0_am__U639.out"],
            ["d_3_at_max.out", "d_0_am__U640.in1"],
            ["d_0_next_value.sel", "d_0_am__U640.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U641.in0"],
            ["d_2_at_max.out", "d_1_am__U641.in1"],
            ["d_1_am__U642.in0", "d_1_am__U641.out"],
            ["d_3_at_max.out", "d_1_am__U642.in1"],
            ["d_1_next_value.sel", "d_1_am__U642.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U643.in0"],
            ["d_3_at_max.out", "d_2_am__U643.in1"],
            ["d_2_next_value.sel", "d_2_am__U643.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U665": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U684": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U685": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U669": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U672": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U675": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U678": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U680": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U681": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U682": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U683": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U668$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U671$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U674$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U677$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U679": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$mul_d0__U667": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U670": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U673": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U676": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U686": {
              "modref": "corebit.and"
            },
            "d_0_am__U687": {
              "modref": "corebit.and"
            },
            "d_0_am__U688": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U689": {
              "modref": "corebit.and"
            },
            "d_1_am__U690": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U691": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U684.out"],
            ["d_1_inc.in1", "_U684.out"],
            ["d_2_inc.in1", "_U684.out"],
            ["d_3_inc.in1", "_U684.out"],
            ["cmp_time.in1", "_U685.out"],
            ["affine_func$coeff_U668$reg0.in", "affine_func$_U669.out"],
            ["affine_func$coeff_U671$reg0.in", "affine_func$_U672.out"],
            ["affine_func$coeff_U674$reg0.in", "affine_func$_U675.out"],
            ["affine_func$coeff_U677$reg0.in", "affine_func$_U678.out"],
            ["affine_func$mul_d0__U667.out", "affine_func$add_all__U680.in0"],
            ["affine_func$mul_d1__U670.out", "affine_func$add_all__U680.in1"],
            ["affine_func$add_all__U681.in0", "affine_func$add_all__U680.out"],
            ["affine_func$mul_d2__U673.out", "affine_func$add_all__U681.in1"],
            ["affine_func$add_all__U682.in0", "affine_func$add_all__U681.out"],
            ["affine_func$mul_d3__U676.out", "affine_func$add_all__U682.in1"],
            ["affine_func$add_all__U683.in0", "affine_func$add_all__U682.out"],
            ["affine_func$const_term_U679.out", "affine_func$add_all__U683.in1"],
            ["time_diff.in0", "affine_func$add_all__U683.out"],
            ["self.clk", "affine_func$coeff_U668$reg0.clk"],
            ["affine_func$mul_d0__U667.in0", "affine_func$coeff_U668$reg0.out"],
            ["self.clk", "affine_func$coeff_U671$reg0.clk"],
            ["affine_func$mul_d1__U670.in0", "affine_func$coeff_U671$reg0.out"],
            ["self.clk", "affine_func$coeff_U674$reg0.clk"],
            ["affine_func$mul_d2__U673.in0", "affine_func$coeff_U674$reg0.out"],
            ["self.clk", "affine_func$coeff_U677$reg0.clk"],
            ["affine_func$mul_d3__U676.in0", "affine_func$coeff_U677$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U667.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U670.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U673.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U676.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U686.in0"],
            ["d_1_at_max.out", "d_0_am__U686.in1"],
            ["d_0_am__U687.in0", "d_0_am__U686.out"],
            ["d_2_at_max.out", "d_0_am__U687.in1"],
            ["d_0_am__U688.in0", "d_0_am__U687.out"],
            ["d_3_at_max.out", "d_0_am__U688.in1"],
            ["d_0_next_value.sel", "d_0_am__U688.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U689.in0"],
            ["d_2_at_max.out", "d_1_am__U689.in1"],
            ["d_1_am__U690.in0", "d_1_am__U689.out"],
            ["d_3_at_max.out", "d_1_am__U690.in1"],
            ["d_1_next_value.sel", "d_1_am__U690.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U691.in0"],
            ["d_3_at_max.out", "d_2_am__U691.in1"],
            ["d_2_next_value.sel", "d_2_am__U691.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U712": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U731": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U732": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U716": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U719": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U722": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U725": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U727": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U728": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U729": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U730": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U715$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U718$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U721$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U724$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U726": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000038f"
                ]
              }
            },
            "affine_func$mul_d0__U714": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U717": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U720": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U723": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U733": {
              "modref": "corebit.and"
            },
            "d_0_am__U734": {
              "modref": "corebit.and"
            },
            "d_0_am__U735": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U736": {
              "modref": "corebit.and"
            },
            "d_1_am__U737": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U738": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U731.out"],
            ["d_1_inc.in1", "_U731.out"],
            ["d_2_inc.in1", "_U731.out"],
            ["d_3_inc.in1", "_U731.out"],
            ["cmp_time.in1", "_U732.out"],
            ["affine_func$coeff_U715$reg0.in", "affine_func$_U716.out"],
            ["affine_func$coeff_U718$reg0.in", "affine_func$_U719.out"],
            ["affine_func$coeff_U721$reg0.in", "affine_func$_U722.out"],
            ["affine_func$coeff_U724$reg0.in", "affine_func$_U725.out"],
            ["affine_func$mul_d0__U714.out", "affine_func$add_all__U727.in0"],
            ["affine_func$mul_d1__U717.out", "affine_func$add_all__U727.in1"],
            ["affine_func$add_all__U728.in0", "affine_func$add_all__U727.out"],
            ["affine_func$mul_d2__U720.out", "affine_func$add_all__U728.in1"],
            ["affine_func$add_all__U729.in0", "affine_func$add_all__U728.out"],
            ["affine_func$mul_d3__U723.out", "affine_func$add_all__U729.in1"],
            ["affine_func$add_all__U730.in0", "affine_func$add_all__U729.out"],
            ["affine_func$const_term_U726.out", "affine_func$add_all__U730.in1"],
            ["time_diff.in0", "affine_func$add_all__U730.out"],
            ["self.clk", "affine_func$coeff_U715$reg0.clk"],
            ["affine_func$mul_d0__U714.in0", "affine_func$coeff_U715$reg0.out"],
            ["self.clk", "affine_func$coeff_U718$reg0.clk"],
            ["affine_func$mul_d1__U717.in0", "affine_func$coeff_U718$reg0.out"],
            ["self.clk", "affine_func$coeff_U721$reg0.clk"],
            ["affine_func$mul_d2__U720.in0", "affine_func$coeff_U721$reg0.out"],
            ["self.clk", "affine_func$coeff_U724$reg0.clk"],
            ["affine_func$mul_d3__U723.in0", "affine_func$coeff_U724$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U714.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U717.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U720.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U723.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U733.in0"],
            ["d_1_at_max.out", "d_0_am__U733.in1"],
            ["d_0_am__U734.in0", "d_0_am__U733.out"],
            ["d_2_at_max.out", "d_0_am__U734.in1"],
            ["d_0_am__U735.in0", "d_0_am__U734.out"],
            ["d_3_at_max.out", "d_0_am__U735.in1"],
            ["d_0_next_value.sel", "d_0_am__U735.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U736.in0"],
            ["d_2_at_max.out", "d_1_am__U736.in1"],
            ["d_1_am__U737.in0", "d_1_am__U736.out"],
            ["d_3_at_max.out", "d_1_am__U737.in1"],
            ["d_1_next_value.sel", "d_1_am__U737.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U738.in0"],
            ["d_3_at_max.out", "d_2_am__U738.in1"],
            ["d_2_next_value.sel", "d_2_am__U738.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U768": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U779": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U780": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U772": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U775": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U777": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U778": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U771$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U774$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U776": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "affine_func$mul_d0__U770": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U773": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U781": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U779.out"],
            ["d_1_inc.in1", "_U779.out"],
            ["cmp_time.in1", "_U780.out"],
            ["affine_func$coeff_U771$reg0.in", "affine_func$_U772.out"],
            ["affine_func$coeff_U774$reg0.in", "affine_func$_U775.out"],
            ["affine_func$mul_d0__U770.out", "affine_func$add_all__U777.in0"],
            ["affine_func$mul_d1__U773.out", "affine_func$add_all__U777.in1"],
            ["affine_func$add_all__U778.in0", "affine_func$add_all__U777.out"],
            ["affine_func$const_term_U776.out", "affine_func$add_all__U778.in1"],
            ["time_diff.in0", "affine_func$add_all__U778.out"],
            ["self.clk", "affine_func$coeff_U771$reg0.clk"],
            ["affine_func$mul_d0__U770.in0", "affine_func$coeff_U771$reg0.out"],
            ["self.clk", "affine_func$coeff_U774$reg0.clk"],
            ["affine_func$mul_d1__U773.in0", "affine_func$coeff_U774$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U770.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U773.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U781.in0"],
            ["d_1_at_max.out", "d_0_am__U781.in1"],
            ["d_0_next_value.sel", "d_0_am__U781.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U794": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U805": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U806": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U798": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U801": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U803": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U804": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U797$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U800$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U802": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006af"
                ]
              }
            },
            "affine_func$mul_d0__U796": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U799": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U807": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U805.out"],
            ["d_1_inc.in1", "_U805.out"],
            ["cmp_time.in1", "_U806.out"],
            ["affine_func$coeff_U797$reg0.in", "affine_func$_U798.out"],
            ["affine_func$coeff_U800$reg0.in", "affine_func$_U801.out"],
            ["affine_func$mul_d0__U796.out", "affine_func$add_all__U803.in0"],
            ["affine_func$mul_d1__U799.out", "affine_func$add_all__U803.in1"],
            ["affine_func$add_all__U804.in0", "affine_func$add_all__U803.out"],
            ["affine_func$const_term_U802.out", "affine_func$add_all__U804.in1"],
            ["time_diff.in0", "affine_func$add_all__U804.out"],
            ["self.clk", "affine_func$coeff_U797$reg0.clk"],
            ["affine_func$mul_d0__U796.in0", "affine_func$coeff_U797$reg0.out"],
            ["self.clk", "affine_func$coeff_U800$reg0.clk"],
            ["affine_func$mul_d1__U799.in0", "affine_func$coeff_U800$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U796.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U799.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U807.in0"],
            ["d_1_at_max.out", "d_0_am__U807.in1"],
            ["d_0_next_value.sel", "d_0_am__U807.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U821": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U832": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U833": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U825": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U828": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U830": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U831": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U824$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U827$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U829": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "affine_func$mul_d0__U823": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U826": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U834": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U832.out"],
            ["d_1_inc.in1", "_U832.out"],
            ["cmp_time.in1", "_U833.out"],
            ["affine_func$coeff_U824$reg0.in", "affine_func$_U825.out"],
            ["affine_func$coeff_U827$reg0.in", "affine_func$_U828.out"],
            ["affine_func$mul_d0__U823.out", "affine_func$add_all__U830.in0"],
            ["affine_func$mul_d1__U826.out", "affine_func$add_all__U830.in1"],
            ["affine_func$add_all__U831.in0", "affine_func$add_all__U830.out"],
            ["affine_func$const_term_U829.out", "affine_func$add_all__U831.in1"],
            ["time_diff.in0", "affine_func$add_all__U831.out"],
            ["self.clk", "affine_func$coeff_U824$reg0.clk"],
            ["affine_func$mul_d0__U823.in0", "affine_func$coeff_U824$reg0.out"],
            ["self.clk", "affine_func$coeff_U827$reg0.clk"],
            ["affine_func$mul_d1__U826.in0", "affine_func$coeff_U827$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U823.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U826.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U834.in0"],
            ["d_1_at_max.out", "d_0_am__U834.in1"],
            ["d_0_next_value.sel", "d_0_am__U834.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U847": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U858": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U859": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U851": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U854": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U856": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U857": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U850$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U853$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U855": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b0"
                ]
              }
            },
            "affine_func$mul_d0__U849": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U852": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U860": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U858.out"],
            ["d_1_inc.in1", "_U858.out"],
            ["cmp_time.in1", "_U859.out"],
            ["affine_func$coeff_U850$reg0.in", "affine_func$_U851.out"],
            ["affine_func$coeff_U853$reg0.in", "affine_func$_U854.out"],
            ["affine_func$mul_d0__U849.out", "affine_func$add_all__U856.in0"],
            ["affine_func$mul_d1__U852.out", "affine_func$add_all__U856.in1"],
            ["affine_func$add_all__U857.in0", "affine_func$add_all__U856.out"],
            ["affine_func$const_term_U855.out", "affine_func$add_all__U857.in1"],
            ["time_diff.in0", "affine_func$add_all__U857.out"],
            ["self.clk", "affine_func$coeff_U850$reg0.clk"],
            ["affine_func$mul_d0__U849.in0", "affine_func$coeff_U850$reg0.out"],
            ["self.clk", "affine_func$coeff_U853$reg0.clk"],
            ["affine_func$mul_d1__U852.in0", "affine_func$coeff_U853$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U849.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U852.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U860.in0"],
            ["d_1_at_max.out", "d_0_am__U860.in1"],
            ["d_0_next_value.sel", "d_0_am__U860.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U874": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U885": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U886": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U878": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U881": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U883": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U884": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U877$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U880$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U882": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "affine_func$mul_d0__U876": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U879": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U887": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U885.out"],
            ["d_1_inc.in1", "_U885.out"],
            ["cmp_time.in1", "_U886.out"],
            ["affine_func$coeff_U877$reg0.in", "affine_func$_U878.out"],
            ["affine_func$coeff_U880$reg0.in", "affine_func$_U881.out"],
            ["affine_func$mul_d0__U876.out", "affine_func$add_all__U883.in0"],
            ["affine_func$mul_d1__U879.out", "affine_func$add_all__U883.in1"],
            ["affine_func$add_all__U884.in0", "affine_func$add_all__U883.out"],
            ["affine_func$const_term_U882.out", "affine_func$add_all__U884.in1"],
            ["time_diff.in0", "affine_func$add_all__U884.out"],
            ["self.clk", "affine_func$coeff_U877$reg0.clk"],
            ["affine_func$mul_d0__U876.in0", "affine_func$coeff_U877$reg0.out"],
            ["self.clk", "affine_func$coeff_U880$reg0.clk"],
            ["affine_func$mul_d1__U879.in0", "affine_func$coeff_U880$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U876.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U879.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U887.in0"],
            ["d_1_at_max.out", "d_0_am__U887.in1"],
            ["d_0_next_value.sel", "d_0_am__U887.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U900": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U911": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U912": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U904": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U907": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U909": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U910": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U903$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U906$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U908": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b1"
                ]
              }
            },
            "affine_func$mul_d0__U902": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U905": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U913": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U911.out"],
            ["d_1_inc.in1", "_U911.out"],
            ["cmp_time.in1", "_U912.out"],
            ["affine_func$coeff_U903$reg0.in", "affine_func$_U904.out"],
            ["affine_func$coeff_U906$reg0.in", "affine_func$_U907.out"],
            ["affine_func$mul_d0__U902.out", "affine_func$add_all__U909.in0"],
            ["affine_func$mul_d1__U905.out", "affine_func$add_all__U909.in1"],
            ["affine_func$add_all__U910.in0", "affine_func$add_all__U909.out"],
            ["affine_func$const_term_U908.out", "affine_func$add_all__U910.in1"],
            ["time_diff.in0", "affine_func$add_all__U910.out"],
            ["self.clk", "affine_func$coeff_U903$reg0.clk"],
            ["affine_func$mul_d0__U902.in0", "affine_func$coeff_U903$reg0.out"],
            ["self.clk", "affine_func$coeff_U906$reg0.clk"],
            ["affine_func$mul_d1__U905.in0", "affine_func$coeff_U906$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U902.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U905.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U913.in0"],
            ["d_1_at_max.out", "d_0_am__U913.in1"],
            ["d_0_next_value.sel", "d_0_am__U913.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U927": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U938": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U939": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U931": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U934": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U936": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U937": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U930$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U933$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U935": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "affine_func$mul_d0__U929": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U932": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U940": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U938.out"],
            ["d_1_inc.in1", "_U938.out"],
            ["cmp_time.in1", "_U939.out"],
            ["affine_func$coeff_U930$reg0.in", "affine_func$_U931.out"],
            ["affine_func$coeff_U933$reg0.in", "affine_func$_U934.out"],
            ["affine_func$mul_d0__U929.out", "affine_func$add_all__U936.in0"],
            ["affine_func$mul_d1__U932.out", "affine_func$add_all__U936.in1"],
            ["affine_func$add_all__U937.in0", "affine_func$add_all__U936.out"],
            ["affine_func$const_term_U935.out", "affine_func$add_all__U937.in1"],
            ["time_diff.in0", "affine_func$add_all__U937.out"],
            ["self.clk", "affine_func$coeff_U930$reg0.clk"],
            ["affine_func$mul_d0__U929.in0", "affine_func$coeff_U930$reg0.out"],
            ["self.clk", "affine_func$coeff_U933$reg0.clk"],
            ["affine_func$mul_d1__U932.in0", "affine_func$coeff_U933$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U929.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U932.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U940.in0"],
            ["d_1_at_max.out", "d_0_am__U940.in1"],
            ["d_0_next_value.sel", "d_0_am__U940.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U95": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              [
                "d_2",
                ["Array", 32, "Bit"]
              ],
              [
                "d_3",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U114": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U115": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U102": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000070"
                ]
              }
            },
            "affine_func$_U105": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000010"
                ]
              }
            },
            "affine_func$_U108": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$_U99": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$add_all__U110": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U111": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U112": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U113": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U101$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U104$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U107$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U98$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U109": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$mul_d0__U97": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U100": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d2__U103": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d3__U106": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U116": {
              "modref": "corebit.and"
            },
            "d_0_am__U117": {
              "modref": "corebit.and"
            },
            "d_0_am__U118": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_am__U119": {
              "modref": "corebit.and"
            },
            "d_1_am__U120": {
              "modref": "corebit.and"
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_am__U121": {
              "modref": "corebit.and"
            },
            "d_2_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000006"
                ]
              }
            },
            "d_2_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_2_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_2_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_3_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_3_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_3_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U114.out"],
            ["d_1_inc.in1", "_U114.out"],
            ["d_2_inc.in1", "_U114.out"],
            ["d_3_inc.in1", "_U114.out"],
            ["cmp_time.in1", "_U115.out"],
            ["affine_func$coeff_U101$reg0.in", "affine_func$_U102.out"],
            ["affine_func$coeff_U104$reg0.in", "affine_func$_U105.out"],
            ["affine_func$coeff_U107$reg0.in", "affine_func$_U108.out"],
            ["affine_func$coeff_U98$reg0.in", "affine_func$_U99.out"],
            ["affine_func$mul_d0__U97.out", "affine_func$add_all__U110.in0"],
            ["affine_func$mul_d1__U100.out", "affine_func$add_all__U110.in1"],
            ["affine_func$add_all__U111.in0", "affine_func$add_all__U110.out"],
            ["affine_func$mul_d2__U103.out", "affine_func$add_all__U111.in1"],
            ["affine_func$add_all__U112.in0", "affine_func$add_all__U111.out"],
            ["affine_func$mul_d3__U106.out", "affine_func$add_all__U112.in1"],
            ["affine_func$add_all__U113.in0", "affine_func$add_all__U112.out"],
            ["affine_func$const_term_U109.out", "affine_func$add_all__U113.in1"],
            ["time_diff.in0", "affine_func$add_all__U113.out"],
            ["self.clk", "affine_func$coeff_U101$reg0.clk"],
            ["affine_func$mul_d1__U100.in0", "affine_func$coeff_U101$reg0.out"],
            ["self.clk", "affine_func$coeff_U104$reg0.clk"],
            ["affine_func$mul_d2__U103.in0", "affine_func$coeff_U104$reg0.out"],
            ["self.clk", "affine_func$coeff_U107$reg0.clk"],
            ["affine_func$mul_d3__U106.in0", "affine_func$coeff_U107$reg0.out"],
            ["self.clk", "affine_func$coeff_U98$reg0.clk"],
            ["affine_func$mul_d0__U97.in0", "affine_func$coeff_U98$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U97.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U100.in1"],
            ["d_2_reg$reg0.out", "affine_func$mul_d2__U103.in1"],
            ["d_3_reg$reg0.out", "affine_func$mul_d3__U106.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["d_2_reg$enMux.sel", "cmp_time.out"],
            ["d_3_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U116.in0"],
            ["d_1_at_max.out", "d_0_am__U116.in1"],
            ["d_0_am__U117.in0", "d_0_am__U116.out"],
            ["d_2_at_max.out", "d_0_am__U117.in1"],
            ["d_0_am__U118.in0", "d_0_am__U117.out"],
            ["d_3_at_max.out", "d_0_am__U118.in1"],
            ["d_0_next_value.sel", "d_0_am__U118.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["true.out", "d_1_am__U119.in0"],
            ["d_2_at_max.out", "d_1_am__U119.in1"],
            ["d_1_am__U120.in0", "d_1_am__U119.out"],
            ["d_3_at_max.out", "d_1_am__U120.in1"],
            ["d_1_next_value.sel", "d_1_am__U120.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"],
            ["true.out", "d_2_am__U121.in0"],
            ["d_3_at_max.out", "d_2_am__U121.in1"],
            ["d_2_next_value.sel", "d_2_am__U121.out"],
            ["d_2_reg$reg0.out", "d_2_at_max.in0"],
            ["d_2_max.out", "d_2_at_max.in1"],
            ["d_2_next_value_at_max.sel", "d_2_at_max.out"],
            ["d_2_reg$reg0.out", "d_2_inc.in0"],
            ["d_2_next_value_at_max.in0", "d_2_inc.out"],
            ["d_2_next_value_at_max.in1", "d_2_min.out"],
            ["d_2_reg$reg0.out", "d_2_next_value.in0"],
            ["d_2_next_value_at_max.out", "d_2_next_value.in1"],
            ["d_2_reg$enMux.in1", "d_2_next_value.out"],
            ["d_2_reg$clrMux.in1", "d_2_reg$c0.out"],
            ["d_2_reg$enMux.out", "d_2_reg$clrMux.in0"],
            ["d_2_reg$reg0.in", "d_2_reg$clrMux.out"],
            ["self.rst_n", "d_2_reg$clrMux.sel"],
            ["d_2_reg$reg0.out", "d_2_reg$enMux.in0"],
            ["self.clk", "d_2_reg$reg0.clk"],
            ["self.d_2", "d_2_reg$reg0.out"],
            ["d_3_reg$reg0.out", "d_3_at_max.in0"],
            ["d_3_max.out", "d_3_at_max.in1"],
            ["d_3_next_value_at_max.sel", "d_3_at_max.out"],
            ["d_3_reg$reg0.out", "d_3_inc.in0"],
            ["d_3_next_value_at_max.in0", "d_3_inc.out"],
            ["d_3_next_value_at_max.in1", "d_3_min.out"],
            ["d_3_reg$reg0.out", "d_3_next_value.in0"],
            ["d_3_next_value_at_max.out", "d_3_next_value.in1"],
            ["d_3_reg$enMux.in1", "d_3_next_value.out"],
            ["true.out", "d_3_next_value.sel"],
            ["d_3_reg$clrMux.in1", "d_3_reg$c0.out"],
            ["d_3_reg$enMux.out", "d_3_reg$clrMux.in0"],
            ["d_3_reg$reg0.in", "d_3_reg$clrMux.out"],
            ["self.rst_n", "d_3_reg$clrMux.sel"],
            ["d_3_reg$reg0.out", "d_3_reg$enMux.in0"],
            ["self.clk", "d_3_reg$reg0.clk"],
            ["self.d_3", "d_3_reg$reg0.out"]
          ]
        },
        "affine_controller__U953": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U964": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U965": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U957": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U960": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U962": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U963": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U956$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U959$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U961": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006b2"
                ]
              }
            },
            "affine_func$mul_d0__U955": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U958": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U966": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U964.out"],
            ["d_1_inc.in1", "_U964.out"],
            ["cmp_time.in1", "_U965.out"],
            ["affine_func$coeff_U956$reg0.in", "affine_func$_U957.out"],
            ["affine_func$coeff_U959$reg0.in", "affine_func$_U960.out"],
            ["affine_func$mul_d0__U955.out", "affine_func$add_all__U962.in0"],
            ["affine_func$mul_d1__U958.out", "affine_func$add_all__U962.in1"],
            ["affine_func$add_all__U963.in0", "affine_func$add_all__U962.out"],
            ["affine_func$const_term_U961.out", "affine_func$add_all__U963.in1"],
            ["time_diff.in0", "affine_func$add_all__U963.out"],
            ["self.clk", "affine_func$coeff_U956$reg0.clk"],
            ["affine_func$mul_d0__U955.in0", "affine_func$coeff_U956$reg0.out"],
            ["self.clk", "affine_func$coeff_U959$reg0.clk"],
            ["affine_func$mul_d1__U958.in0", "affine_func$coeff_U959$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U955.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U958.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U966.in0"],
            ["d_1_at_max.out", "d_0_am__U966.in1"],
            ["d_0_next_value.sel", "d_0_am__U966.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "affine_controller__U980": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "d_0",
                ["Array", 32, "Bit"]
              ],
              [
                "d_1",
                ["Array", 32, "Bit"]
              ],
              ["rst_n", "BitIn"],
              ["valid", "Bit"]
            ]
          ],
          "instances": {
            "_U991": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "_U992": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U984": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$_U987": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "affine_func$add_all__U989": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$add_all__U990": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$coeff_U983$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$coeff_U986$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "affine_func$const_term_U988": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h000006a0"
                ]
              }
            },
            "affine_func$mul_d0__U982": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "affine_func$mul_d1__U985": {
              "genref": "coreir.mul",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cmp_time": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$add": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$and": {
              "modref": "corebit.and"
            },
            "cycle_time$count$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$count$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "cycle_time$count$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "cycle_time$inc": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000001"
                ]
              }
            },
            "cycle_time$max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h7fffffff"
                ]
              }
            },
            "cycle_time$resetOr": {
              "modref": "corebit.or"
            },
            "cycle_time$ult": {
              "genref": "coreir.ult",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_am__U993": {
              "modref": "corebit.and"
            },
            "d_0_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_0_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_0_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_at_max": {
              "genref": "coreir.eq",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_inc": {
              "genref": "coreir.add",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_max": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h0000000f"
                ]
              }
            },
            "d_1_min": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_next_value": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_next_value_at_max": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "value": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "d_1_reg$clrMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$enMux": {
              "genref": "coreir.mux",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "d_1_reg$reg0": {
              "genref": "coreir.reg",
              "genargs": {
                "width": ["Int", 32]
              },
              "modargs": {
                "clk_posedge": ["Bool", true],
                "init": [
                  ["BitVector", 32],
                  "32'h00000000"
                ]
              }
            },
            "time_diff": {
              "genref": "coreir.sub",
              "genargs": {
                "width": ["Int", 32]
              }
            },
            "true": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            }
          },
          "connections": [
            ["d_0_inc.in1", "_U991.out"],
            ["d_1_inc.in1", "_U991.out"],
            ["cmp_time.in1", "_U992.out"],
            ["affine_func$coeff_U983$reg0.in", "affine_func$_U984.out"],
            ["affine_func$coeff_U986$reg0.in", "affine_func$_U987.out"],
            ["affine_func$mul_d0__U982.out", "affine_func$add_all__U989.in0"],
            ["affine_func$mul_d1__U985.out", "affine_func$add_all__U989.in1"],
            ["affine_func$add_all__U990.in0", "affine_func$add_all__U989.out"],
            ["affine_func$const_term_U988.out", "affine_func$add_all__U990.in1"],
            ["time_diff.in0", "affine_func$add_all__U990.out"],
            ["self.clk", "affine_func$coeff_U983$reg0.clk"],
            ["affine_func$mul_d0__U982.in0", "affine_func$coeff_U983$reg0.out"],
            ["self.clk", "affine_func$coeff_U986$reg0.clk"],
            ["affine_func$mul_d1__U985.in0", "affine_func$coeff_U986$reg0.out"],
            ["d_0_reg$reg0.out", "affine_func$mul_d0__U982.in1"],
            ["d_1_reg$reg0.out", "affine_func$mul_d1__U985.in1"],
            ["time_diff.out", "cmp_time.in0"],
            ["d_0_reg$enMux.sel", "cmp_time.out"],
            ["d_1_reg$enMux.sel", "cmp_time.out"],
            ["self.valid", "cmp_time.out"],
            ["cycle_time$count$reg0.out", "cycle_time$add.in0"],
            ["cycle_time$inc.out", "cycle_time$add.in1"],
            ["cycle_time$count$enMux.in1", "cycle_time$add.out"],
            ["cycle_time$ult.in1", "cycle_time$add.out"],
            ["cycle_time$ult.out", "cycle_time$and.in0"],
            ["true.out", "cycle_time$and.in1"],
            ["cycle_time$resetOr.in0", "cycle_time$and.out"],
            ["cycle_time$count$clrMux.in1", "cycle_time$count$c0.out"],
            ["cycle_time$count$enMux.out", "cycle_time$count$clrMux.in0"],
            ["cycle_time$count$reg0.in", "cycle_time$count$clrMux.out"],
            ["cycle_time$resetOr.out", "cycle_time$count$clrMux.sel"],
            ["cycle_time$count$reg0.out", "cycle_time$count$enMux.in0"],
            ["true.out", "cycle_time$count$enMux.sel"],
            ["time_diff.in1", "cycle_time$count$reg0.out"],
            ["cycle_time$ult.in0", "cycle_time$max.out"],
            ["self.rst_n", "cycle_time$resetOr.in1"],
            ["true.out", "d_0_am__U993.in0"],
            ["d_1_at_max.out", "d_0_am__U993.in1"],
            ["d_0_next_value.sel", "d_0_am__U993.out"],
            ["d_0_reg$reg0.out", "d_0_at_max.in0"],
            ["d_0_max.out", "d_0_at_max.in1"],
            ["d_0_next_value_at_max.sel", "d_0_at_max.out"],
            ["d_0_reg$reg0.out", "d_0_inc.in0"],
            ["d_0_next_value_at_max.in0", "d_0_inc.out"],
            ["d_0_next_value_at_max.in1", "d_0_min.out"],
            ["d_0_reg$reg0.out", "d_0_next_value.in0"],
            ["d_0_next_value_at_max.out", "d_0_next_value.in1"],
            ["d_0_reg$enMux.in1", "d_0_next_value.out"],
            ["d_0_reg$clrMux.in1", "d_0_reg$c0.out"],
            ["d_0_reg$enMux.out", "d_0_reg$clrMux.in0"],
            ["d_0_reg$reg0.in", "d_0_reg$clrMux.out"],
            ["self.rst_n", "d_0_reg$clrMux.sel"],
            ["d_0_reg$reg0.out", "d_0_reg$enMux.in0"],
            ["self.clk", "d_0_reg$reg0.clk"],
            ["self.d_0", "d_0_reg$reg0.out"],
            ["d_1_reg$reg0.out", "d_1_at_max.in0"],
            ["d_1_max.out", "d_1_at_max.in1"],
            ["d_1_next_value_at_max.sel", "d_1_at_max.out"],
            ["d_1_reg$reg0.out", "d_1_inc.in0"],
            ["d_1_next_value_at_max.in0", "d_1_inc.out"],
            ["d_1_next_value_at_max.in1", "d_1_min.out"],
            ["d_1_reg$reg0.out", "d_1_next_value.in0"],
            ["d_1_next_value_at_max.out", "d_1_next_value.in1"],
            ["d_1_reg$enMux.in1", "d_1_next_value.out"],
            ["true.out", "d_1_next_value.sel"],
            ["d_1_reg$clrMux.in1", "d_1_reg$c0.out"],
            ["d_1_reg$enMux.out", "d_1_reg$clrMux.in0"],
            ["d_1_reg$reg0.in", "d_1_reg$clrMux.out"],
            ["self.rst_n", "d_1_reg$clrMux.sel"],
            ["d_1_reg$reg0.out", "d_1_reg$enMux.in0"],
            ["self.clk", "d_1_reg$reg0.clk"],
            ["self.d_1", "d_1_reg$reg0.out"]
          ]
        },
        "avgpool_layer_fp": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_0",
                ["Array", 16, "Bit"]
              ],
              ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid", "Bit"],
              [
                "hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_0",
                ["Array", 16, "Bit"]
              ],
              ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid", "Bit"],
              [
                "hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_0",
                ["Array", 16, "Bit"]
              ],
              ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid", "Bit"],
              [
                "hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_0",
                ["Array", 16, "Bit"]
              ],
              ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid", "Bit"],
              [
                "hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_0",
                ["Array", 16, "Bit"]
              ],
              ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid", "Bit"],
              [
                "hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_0",
                ["Array", 16, "Bit"]
              ],
              ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid", "Bit"],
              [
                "hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_0",
                ["Array", 16, "Bit"]
              ],
              ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid", "Bit"],
              [
                "hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_0",
                ["Array", 16, "Bit"]
              ],
              ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid", "Bit"],
              [
                "input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_en", "Bit"],
              [
                "input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_en", "Bit"],
              [
                "input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_en", "Bit"],
              [
                "input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_en", "Bit"],
              [
                "input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read_en", "Bit"],
              [
                "input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read_en", "Bit"],
              [
                "input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read_en", "Bit"],
              [
                "input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read_en", "Bit"],
              ["reset", "BitIn"]
            ]
          ],
          "instances": {
            "io16_hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "out"]
              },
              "metadata": {
                "in2glb_0": {
                  "cycle_starting_addr": [912],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [16],
                  "write_data_starting_addr": [0],
                  "write_data_stride": [1]
                }
              }
            },
            "io16_hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "out"]
              },
              "metadata": {
                "in2glb_0": {
                  "cycle_starting_addr": [912],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [16],
                  "write_data_starting_addr": [0],
                  "write_data_stride": [1]
                }
              }
            },
            "io16_hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "out"]
              },
              "metadata": {
                "in2glb_0": {
                  "cycle_starting_addr": [912],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [16],
                  "write_data_starting_addr": [0],
                  "write_data_stride": [1]
                }
              }
            },
            "io16_hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "out"]
              },
              "metadata": {
                "in2glb_0": {
                  "cycle_starting_addr": [912],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [16],
                  "write_data_starting_addr": [0],
                  "write_data_stride": [1]
                }
              }
            },
            "io16_hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "out"]
              },
              "metadata": {
                "in2glb_0": {
                  "cycle_starting_addr": [912],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [16],
                  "write_data_starting_addr": [0],
                  "write_data_stride": [1]
                }
              }
            },
            "io16_hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "out"]
              },
              "metadata": {
                "in2glb_0": {
                  "cycle_starting_addr": [912],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [16],
                  "write_data_starting_addr": [0],
                  "write_data_stride": [1]
                }
              }
            },
            "io16_hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "out"]
              },
              "metadata": {
                "in2glb_0": {
                  "cycle_starting_addr": [912],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [16],
                  "write_data_starting_addr": [0],
                  "write_data_stride": [1]
                }
              }
            },
            "io16_hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "out"]
              },
              "metadata": {
                "in2glb_0": {
                  "cycle_starting_addr": [912],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [16],
                  "write_data_starting_addr": [0],
                  "write_data_stride": [1]
                }
              }
            },
            "io16in_input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "in"]
              },
              "metadata": {
                "glb2out_0": {
                  "cycle_starting_addr": [128],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [784],
                  "read_data_starting_addr": [0],
                  "read_data_stride": [1]
                }
              }
            },
            "io16in_input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "in"]
              },
              "metadata": {
                "glb2out_0": {
                  "cycle_starting_addr": [128],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [784],
                  "read_data_starting_addr": [0],
                  "read_data_stride": [1]
                }
              }
            },
            "io16in_input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "in"]
              },
              "metadata": {
                "glb2out_0": {
                  "cycle_starting_addr": [128],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [784],
                  "read_data_starting_addr": [0],
                  "read_data_stride": [1]
                }
              }
            },
            "io16in_input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "in"]
              },
              "metadata": {
                "glb2out_0": {
                  "cycle_starting_addr": [128],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [784],
                  "read_data_starting_addr": [0],
                  "read_data_stride": [1]
                }
              }
            },
            "io16in_input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "in"]
              },
              "metadata": {
                "glb2out_0": {
                  "cycle_starting_addr": [128],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [784],
                  "read_data_starting_addr": [0],
                  "read_data_stride": [1]
                }
              }
            },
            "io16in_input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "in"]
              },
              "metadata": {
                "glb2out_0": {
                  "cycle_starting_addr": [128],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [784],
                  "read_data_starting_addr": [0],
                  "read_data_stride": [1]
                }
              }
            },
            "io16in_input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "in"]
              },
              "metadata": {
                "glb2out_0": {
                  "cycle_starting_addr": [128],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [784],
                  "read_data_starting_addr": [0],
                  "read_data_stride": [1]
                }
              }
            },
            "io16in_input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read_0": {
              "modref": "global.IO",
              "modargs": {
                "mode": ["String", "in"]
              },
              "metadata": {
                "glb2out_0": {
                  "cycle_starting_addr": [128],
                  "cycle_stride": [1],
                  "dimensionality": 1,
                  "extent": [784],
                  "read_data_starting_addr": [0],
                  "read_data_stride": [1]
                }
              }
            },
            "op_hcompute_output_cgra_stencil$inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0200000000000000800c0"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil$inner_compute$c1": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "op_hcompute_output_cgra_stencil$inner_compute$const_i3099_i631": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_1$inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_1$inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_1$inner_compute$float_DW_fp_add_i3108_i792": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_1$inner_compute$float_DW_fp_mul_i3107_i1325": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_2$inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_2$inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_2$inner_compute$float_DW_fp_add_i3120_i792": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_2$inner_compute$float_DW_fp_mul_i3119_i1325": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_3$inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_3$inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_3$inner_compute$float_DW_fp_add_i3132_i792": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_3$inner_compute$float_DW_fp_mul_i3131_i1325": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_4$inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_4$inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_4$inner_compute$float_DW_fp_add_i3144_i792": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_4$inner_compute$float_DW_fp_mul_i3143_i1325": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_5$inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_5$inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_5$inner_compute$float_DW_fp_add_i3156_i792": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_5$inner_compute$float_DW_fp_mul_i3155_i1325": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_6$inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_6$inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_6$inner_compute$float_DW_fp_add_i3168_i792": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_6$inner_compute$float_DW_fp_mul_i3167_i1325": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_7$inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_7$inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_7$inner_compute$float_DW_fp_add_i3180_i792": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_7$inner_compute$float_DW_fp_mul_i3179_i1325": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_8$inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_8$inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "op_hcompute_output_cgra_stencil_8$inner_compute$float_DW_fp_add_i3192_i792": {
              "modref": "global.PE"
            },
            "op_hcompute_output_cgra_stencil_8$inner_compute$float_DW_fp_mul_i3191_i1325": {
              "modref": "global.PE"
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_0_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [0],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_1_37": "ub_output_cgra_stencil_BANK_0_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_1_39": "ub_output_cgra_stencil_BANK_0_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_15": "ub_output_cgra_stencil_BANK_0_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [0],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_1_37": "ub_output_cgra_stencil_BANK_0_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_1_39": "ub_output_cgra_stencil_BANK_0_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_15": "ub_output_cgra_stencil_BANK_0_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_1_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [1],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_2_34": "ub_output_cgra_stencil_BANK_1_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_2_36": "ub_output_cgra_stencil_BANK_1_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_1_13": "ub_output_cgra_stencil_BANK_1_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [1],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_2_34": "ub_output_cgra_stencil_BANK_1_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_2_36": "ub_output_cgra_stencil_BANK_1_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_1_13": "ub_output_cgra_stencil_BANK_1_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_2_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [2],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_3_31": "ub_output_cgra_stencil_BANK_2_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_3_33": "ub_output_cgra_stencil_BANK_2_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_2_11": "ub_output_cgra_stencil_BANK_2_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [2],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_3_31": "ub_output_cgra_stencil_BANK_2_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_3_33": "ub_output_cgra_stencil_BANK_2_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_2_11": "ub_output_cgra_stencil_BANK_2_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_3_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [3],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_4_28": "ub_output_cgra_stencil_BANK_3_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_4_30": "ub_output_cgra_stencil_BANK_3_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_3_9": "ub_output_cgra_stencil_BANK_3_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [3],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_4_28": "ub_output_cgra_stencil_BANK_3_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_4_30": "ub_output_cgra_stencil_BANK_3_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_3_9": "ub_output_cgra_stencil_BANK_3_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_4_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [4],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_5_25": "ub_output_cgra_stencil_BANK_4_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_5_27": "ub_output_cgra_stencil_BANK_4_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_4_7": "ub_output_cgra_stencil_BANK_4_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [4],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_5_25": "ub_output_cgra_stencil_BANK_4_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_5_27": "ub_output_cgra_stencil_BANK_4_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_4_7": "ub_output_cgra_stencil_BANK_4_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_5_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [5],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_6_22": "ub_output_cgra_stencil_BANK_5_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_6_24": "ub_output_cgra_stencil_BANK_5_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_5_5": "ub_output_cgra_stencil_BANK_5_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [5],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_6_22": "ub_output_cgra_stencil_BANK_5_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_6_24": "ub_output_cgra_stencil_BANK_5_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_5_5": "ub_output_cgra_stencil_BANK_5_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_6_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [6],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_7_19": "ub_output_cgra_stencil_BANK_6_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_7_21": "ub_output_cgra_stencil_BANK_6_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_6_3": "ub_output_cgra_stencil_BANK_6_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [6],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_7_19": "ub_output_cgra_stencil_BANK_6_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_7_21": "ub_output_cgra_stencil_BANK_6_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_6_3": "ub_output_cgra_stencil_BANK_6_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_7_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [7],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_8_16": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_8_18": "ub_output_cgra_stencil_BANK_7_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_7_1": "ub_output_cgra_stencil_BANK_7_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [7],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_8_16": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_8_18": "ub_output_cgra_stencil_BANK_7_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_7_1": "ub_output_cgra_stencil_BANK_7_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            }
          },
          "connections": [
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_out_pond_1", "io16_hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_0.in"],
            ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_0", "io16_hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_0.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_out_pond_1", "io16_hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_0.in"],
            ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_0", "io16_hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_0.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_out_pond_1", "io16_hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_0.in"],
            ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_0", "io16_hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_0.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_out_pond_1", "io16_hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_0.in"],
            ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_0", "io16_hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_0.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_out_pond_1", "io16_hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_0.in"],
            ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_0", "io16_hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_0.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_out_pond_1", "io16_hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_0.in"],
            ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_0", "io16_hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_0.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_out_pond_1", "io16_hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_0.in"],
            ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_0", "io16_hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_0.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_out_pond_1", "io16_hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_0.in"],
            ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_0", "io16_hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_0.out"],
            ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_0", "io16in_input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_0.in"],
            ["op_hcompute_output_cgra_stencil_1$inner_compute$float_DW_fp_mul_i3107_i1325.data0", "io16in_input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_0.out"],
            ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_0", "io16in_input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_0.in"],
            ["op_hcompute_output_cgra_stencil_2$inner_compute$float_DW_fp_mul_i3119_i1325.data0", "io16in_input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_0.out"],
            ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_0", "io16in_input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_0.in"],
            ["op_hcompute_output_cgra_stencil_3$inner_compute$float_DW_fp_mul_i3131_i1325.data0", "io16in_input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_0.out"],
            ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_0", "io16in_input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_0.in"],
            ["op_hcompute_output_cgra_stencil_4$inner_compute$float_DW_fp_mul_i3143_i1325.data0", "io16in_input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_0.out"],
            ["self.input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read_0", "io16in_input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read_0.in"],
            ["op_hcompute_output_cgra_stencil_5$inner_compute$float_DW_fp_mul_i3155_i1325.data0", "io16in_input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read_0.out"],
            ["self.input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read_0", "io16in_input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read_0.in"],
            ["op_hcompute_output_cgra_stencil_6$inner_compute$float_DW_fp_mul_i3167_i1325.data0", "io16in_input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read_0.out"],
            ["self.input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read_0", "io16in_input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read_0.in"],
            ["op_hcompute_output_cgra_stencil_7$inner_compute$float_DW_fp_mul_i3179_i1325.data0", "io16in_input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read_0.out"],
            ["self.input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read_0", "io16in_input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read_0.in"],
            ["op_hcompute_output_cgra_stencil_8$inner_compute$float_DW_fp_mul_i3191_i1325.data0", "io16in_input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read_0.out"],
            ["op_hcompute_output_cgra_stencil$inner_compute$const_i3099_i631.inst", "op_hcompute_output_cgra_stencil$inner_compute$c0.out"],
            ["op_hcompute_output_cgra_stencil$inner_compute$const_i3099_i631.clk_en", "op_hcompute_output_cgra_stencil$inner_compute$c1.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_in_pond_1", "op_hcompute_output_cgra_stencil$inner_compute$const_i3099_i631.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_in_pond_1", "op_hcompute_output_cgra_stencil$inner_compute$const_i3099_i631.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_in_pond_1", "op_hcompute_output_cgra_stencil$inner_compute$const_i3099_i631.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_in_pond_1", "op_hcompute_output_cgra_stencil$inner_compute$const_i3099_i631.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_in_pond_1", "op_hcompute_output_cgra_stencil$inner_compute$const_i3099_i631.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_in_pond_1", "op_hcompute_output_cgra_stencil$inner_compute$const_i3099_i631.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_in_pond_1", "op_hcompute_output_cgra_stencil$inner_compute$const_i3099_i631.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1", "op_hcompute_output_cgra_stencil$inner_compute$const_i3099_i631.O0"],
            ["op_hcompute_output_cgra_stencil_1$inner_compute$float_DW_fp_add_i3108_i792.inst", "op_hcompute_output_cgra_stencil_1$inner_compute$c0.out"],
            ["op_hcompute_output_cgra_stencil_1$inner_compute$float_DW_fp_mul_i3107_i1325.inst", "op_hcompute_output_cgra_stencil_1$inner_compute$c1.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_in_pond_0", "op_hcompute_output_cgra_stencil_1$inner_compute$float_DW_fp_add_i3108_i792.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_out_pond_0", "op_hcompute_output_cgra_stencil_1$inner_compute$float_DW_fp_add_i3108_i792.data0"],
            ["op_hcompute_output_cgra_stencil_1$inner_compute$float_DW_fp_mul_i3107_i1325.O0", "op_hcompute_output_cgra_stencil_1$inner_compute$float_DW_fp_add_i3108_i792.data1"],
            ["op_hcompute_output_cgra_stencil_2$inner_compute$float_DW_fp_add_i3120_i792.inst", "op_hcompute_output_cgra_stencil_2$inner_compute$c0.out"],
            ["op_hcompute_output_cgra_stencil_2$inner_compute$float_DW_fp_mul_i3119_i1325.inst", "op_hcompute_output_cgra_stencil_2$inner_compute$c1.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_in_pond_0", "op_hcompute_output_cgra_stencil_2$inner_compute$float_DW_fp_add_i3120_i792.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_out_pond_0", "op_hcompute_output_cgra_stencil_2$inner_compute$float_DW_fp_add_i3120_i792.data0"],
            ["op_hcompute_output_cgra_stencil_2$inner_compute$float_DW_fp_mul_i3119_i1325.O0", "op_hcompute_output_cgra_stencil_2$inner_compute$float_DW_fp_add_i3120_i792.data1"],
            ["op_hcompute_output_cgra_stencil_3$inner_compute$float_DW_fp_add_i3132_i792.inst", "op_hcompute_output_cgra_stencil_3$inner_compute$c0.out"],
            ["op_hcompute_output_cgra_stencil_3$inner_compute$float_DW_fp_mul_i3131_i1325.inst", "op_hcompute_output_cgra_stencil_3$inner_compute$c1.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_in_pond_0", "op_hcompute_output_cgra_stencil_3$inner_compute$float_DW_fp_add_i3132_i792.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_out_pond_0", "op_hcompute_output_cgra_stencil_3$inner_compute$float_DW_fp_add_i3132_i792.data0"],
            ["op_hcompute_output_cgra_stencil_3$inner_compute$float_DW_fp_mul_i3131_i1325.O0", "op_hcompute_output_cgra_stencil_3$inner_compute$float_DW_fp_add_i3132_i792.data1"],
            ["op_hcompute_output_cgra_stencil_4$inner_compute$float_DW_fp_add_i3144_i792.inst", "op_hcompute_output_cgra_stencil_4$inner_compute$c0.out"],
            ["op_hcompute_output_cgra_stencil_4$inner_compute$float_DW_fp_mul_i3143_i1325.inst", "op_hcompute_output_cgra_stencil_4$inner_compute$c1.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_in_pond_0", "op_hcompute_output_cgra_stencil_4$inner_compute$float_DW_fp_add_i3144_i792.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_out_pond_0", "op_hcompute_output_cgra_stencil_4$inner_compute$float_DW_fp_add_i3144_i792.data0"],
            ["op_hcompute_output_cgra_stencil_4$inner_compute$float_DW_fp_mul_i3143_i1325.O0", "op_hcompute_output_cgra_stencil_4$inner_compute$float_DW_fp_add_i3144_i792.data1"],
            ["op_hcompute_output_cgra_stencil_5$inner_compute$float_DW_fp_add_i3156_i792.inst", "op_hcompute_output_cgra_stencil_5$inner_compute$c0.out"],
            ["op_hcompute_output_cgra_stencil_5$inner_compute$float_DW_fp_mul_i3155_i1325.inst", "op_hcompute_output_cgra_stencil_5$inner_compute$c1.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_in_pond_0", "op_hcompute_output_cgra_stencil_5$inner_compute$float_DW_fp_add_i3156_i792.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_out_pond_0", "op_hcompute_output_cgra_stencil_5$inner_compute$float_DW_fp_add_i3156_i792.data0"],
            ["op_hcompute_output_cgra_stencil_5$inner_compute$float_DW_fp_mul_i3155_i1325.O0", "op_hcompute_output_cgra_stencil_5$inner_compute$float_DW_fp_add_i3156_i792.data1"],
            ["op_hcompute_output_cgra_stencil_6$inner_compute$float_DW_fp_add_i3168_i792.inst", "op_hcompute_output_cgra_stencil_6$inner_compute$c0.out"],
            ["op_hcompute_output_cgra_stencil_6$inner_compute$float_DW_fp_mul_i3167_i1325.inst", "op_hcompute_output_cgra_stencil_6$inner_compute$c1.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_in_pond_0", "op_hcompute_output_cgra_stencil_6$inner_compute$float_DW_fp_add_i3168_i792.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_out_pond_0", "op_hcompute_output_cgra_stencil_6$inner_compute$float_DW_fp_add_i3168_i792.data0"],
            ["op_hcompute_output_cgra_stencil_6$inner_compute$float_DW_fp_mul_i3167_i1325.O0", "op_hcompute_output_cgra_stencil_6$inner_compute$float_DW_fp_add_i3168_i792.data1"],
            ["op_hcompute_output_cgra_stencil_7$inner_compute$float_DW_fp_add_i3180_i792.inst", "op_hcompute_output_cgra_stencil_7$inner_compute$c0.out"],
            ["op_hcompute_output_cgra_stencil_7$inner_compute$float_DW_fp_mul_i3179_i1325.inst", "op_hcompute_output_cgra_stencil_7$inner_compute$c1.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_in_pond_0", "op_hcompute_output_cgra_stencil_7$inner_compute$float_DW_fp_add_i3180_i792.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_out_pond_0", "op_hcompute_output_cgra_stencil_7$inner_compute$float_DW_fp_add_i3180_i792.data0"],
            ["op_hcompute_output_cgra_stencil_7$inner_compute$float_DW_fp_mul_i3179_i1325.O0", "op_hcompute_output_cgra_stencil_7$inner_compute$float_DW_fp_add_i3180_i792.data1"],
            ["op_hcompute_output_cgra_stencil_8$inner_compute$float_DW_fp_add_i3192_i792.inst", "op_hcompute_output_cgra_stencil_8$inner_compute$c0.out"],
            ["op_hcompute_output_cgra_stencil_8$inner_compute$float_DW_fp_mul_i3191_i1325.inst", "op_hcompute_output_cgra_stencil_8$inner_compute$c1.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_0", "op_hcompute_output_cgra_stencil_8$inner_compute$float_DW_fp_add_i3192_i792.O0"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_out_pond_0", "op_hcompute_output_cgra_stencil_8$inner_compute$float_DW_fp_add_i3192_i792.data0"],
            ["op_hcompute_output_cgra_stencil_8$inner_compute$float_DW_fp_mul_i3191_i1325.O0", "op_hcompute_output_cgra_stencil_8$inner_compute$float_DW_fp_add_i3192_i792.data1"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.clk_en", "output_cgra_stencil$ub_output_cgra_stencil_BANK_0_clk_en_const.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.clk_en", "output_cgra_stencil$ub_output_cgra_stencil_BANK_1_clk_en_const.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.clk_en", "output_cgra_stencil$ub_output_cgra_stencil_BANK_2_clk_en_const.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.clk_en", "output_cgra_stencil$ub_output_cgra_stencil_BANK_3_clk_en_const.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.clk_en", "output_cgra_stencil$ub_output_cgra_stencil_BANK_4_clk_en_const.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.clk_en", "output_cgra_stencil$ub_output_cgra_stencil_BANK_5_clk_en_const.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.clk_en", "output_cgra_stencil$ub_output_cgra_stencil_BANK_6_clk_en_const.out"],
            ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.clk_en", "output_cgra_stencil$ub_output_cgra_stencil_BANK_7_clk_en_const.out"]
          ]
        },
        "cu_op_hcompute_hw_output_stencil": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "output_glb_stencil_op_hcompute_hw_output_stencil_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read_0", "self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_hw_output_stencil_1": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "output_glb_stencil_op_hcompute_hw_output_stencil_1_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_hw_output_stencil_1_read_0", "self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_hw_output_stencil_2": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "output_glb_stencil_op_hcompute_hw_output_stencil_2_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_hw_output_stencil_2_read_0", "self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_hw_output_stencil_3": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "output_glb_stencil_op_hcompute_hw_output_stencil_3_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_hw_output_stencil_3_read_0", "self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_hw_output_stencil_4": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "output_glb_stencil_op_hcompute_hw_output_stencil_4_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_hw_output_stencil_4_read_0", "self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_hw_output_stencil_5": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "output_glb_stencil_op_hcompute_hw_output_stencil_5_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_hw_output_stencil_5_read_0", "self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_hw_output_stencil_6": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "output_glb_stencil_op_hcompute_hw_output_stencil_6_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_hw_output_stencil_6_read_0", "self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_hw_output_stencil_7": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "output_glb_stencil_op_hcompute_hw_output_stencil_7_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_hw_output_stencil_7_read_0", "self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_input_glb_stencil": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_input_glb_stencil_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_0", "self.input_glb_stencil_op_hcompute_input_glb_stencil_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_input_glb_stencil_1": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_input_glb_stencil_1_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_0", "self.input_glb_stencil_op_hcompute_input_glb_stencil_1_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_input_glb_stencil_2": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_input_glb_stencil_2_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_0", "self.input_glb_stencil_op_hcompute_input_glb_stencil_2_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_input_glb_stencil_3": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_input_glb_stencil_3_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_0", "self.input_glb_stencil_op_hcompute_input_glb_stencil_3_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_input_glb_stencil_4": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_input_glb_stencil_4_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read_0", "self.input_glb_stencil_op_hcompute_input_glb_stencil_4_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_input_glb_stencil_5": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_input_glb_stencil_5_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read_0", "self.input_glb_stencil_op_hcompute_input_glb_stencil_5_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_input_glb_stencil_6": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_input_glb_stencil_6_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read_0", "self.input_glb_stencil_op_hcompute_input_glb_stencil_6_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_input_glb_stencil_7": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_input_glb_stencil_7_write_0",
                ["Array", 16, "Bit"]
              ],
              [
                "input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read_0",
                ["Array", 16, "BitIn"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read_0", "self.input_glb_stencil_op_hcompute_input_glb_stencil_7_write_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_cgra_stencil": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "instances": {
            "inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0200000000000000800c0"
                ]
              }
            },
            "inner_compute$c1": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "inner_compute$const_i3099_i631": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["inner_compute$const_i3099_i631.inst", "inner_compute$c0.out"],
            ["inner_compute$const_i3099_i631.clk_en", "inner_compute$c1.out"],
            ["self.clk", "inner_compute$const_i3099_i631.CLK"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write_0", "inner_compute$const_i3099_i631.O0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_cgra_stencil_1": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_output_cgra_stencil_1_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_1_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "instances": {
            "inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "inner_compute$float_DW_fp_add_i3108_i792": {
              "modref": "global.PE"
            },
            "inner_compute$float_DW_fp_mul_i3107_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["inner_compute$float_DW_fp_add_i3108_i792.inst", "inner_compute$c0.out"],
            ["inner_compute$float_DW_fp_mul_i3107_i1325.inst", "inner_compute$c1.out"],
            ["self.clk", "inner_compute$float_DW_fp_add_i3108_i792.CLK"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write_0", "inner_compute$float_DW_fp_add_i3108_i792.O0"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_read_0", "inner_compute$float_DW_fp_add_i3108_i792.data0"],
            ["inner_compute$float_DW_fp_mul_i3107_i1325.O0", "inner_compute$float_DW_fp_add_i3108_i792.data1"],
            ["self.clk", "inner_compute$float_DW_fp_mul_i3107_i1325.CLK"],
            ["self.input_glb_stencil_op_hcompute_output_cgra_stencil_1_read_0", "inner_compute$float_DW_fp_mul_i3107_i1325.data0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_cgra_stencil_2": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_output_cgra_stencil_2_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_2_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "instances": {
            "inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "inner_compute$float_DW_fp_add_i3120_i792": {
              "modref": "global.PE"
            },
            "inner_compute$float_DW_fp_mul_i3119_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["inner_compute$float_DW_fp_add_i3120_i792.inst", "inner_compute$c0.out"],
            ["inner_compute$float_DW_fp_mul_i3119_i1325.inst", "inner_compute$c1.out"],
            ["self.clk", "inner_compute$float_DW_fp_add_i3120_i792.CLK"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write_0", "inner_compute$float_DW_fp_add_i3120_i792.O0"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_read_0", "inner_compute$float_DW_fp_add_i3120_i792.data0"],
            ["inner_compute$float_DW_fp_mul_i3119_i1325.O0", "inner_compute$float_DW_fp_add_i3120_i792.data1"],
            ["self.clk", "inner_compute$float_DW_fp_mul_i3119_i1325.CLK"],
            ["self.input_glb_stencil_op_hcompute_output_cgra_stencil_2_read_0", "inner_compute$float_DW_fp_mul_i3119_i1325.data0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_cgra_stencil_3": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_output_cgra_stencil_3_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_3_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "instances": {
            "inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "inner_compute$float_DW_fp_add_i3132_i792": {
              "modref": "global.PE"
            },
            "inner_compute$float_DW_fp_mul_i3131_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["inner_compute$float_DW_fp_add_i3132_i792.inst", "inner_compute$c0.out"],
            ["inner_compute$float_DW_fp_mul_i3131_i1325.inst", "inner_compute$c1.out"],
            ["self.clk", "inner_compute$float_DW_fp_add_i3132_i792.CLK"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write_0", "inner_compute$float_DW_fp_add_i3132_i792.O0"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_read_0", "inner_compute$float_DW_fp_add_i3132_i792.data0"],
            ["inner_compute$float_DW_fp_mul_i3131_i1325.O0", "inner_compute$float_DW_fp_add_i3132_i792.data1"],
            ["self.clk", "inner_compute$float_DW_fp_mul_i3131_i1325.CLK"],
            ["self.input_glb_stencil_op_hcompute_output_cgra_stencil_3_read_0", "inner_compute$float_DW_fp_mul_i3131_i1325.data0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_cgra_stencil_4": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_output_cgra_stencil_4_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_4_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "instances": {
            "inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "inner_compute$float_DW_fp_add_i3144_i792": {
              "modref": "global.PE"
            },
            "inner_compute$float_DW_fp_mul_i3143_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["inner_compute$float_DW_fp_add_i3144_i792.inst", "inner_compute$c0.out"],
            ["inner_compute$float_DW_fp_mul_i3143_i1325.inst", "inner_compute$c1.out"],
            ["self.clk", "inner_compute$float_DW_fp_add_i3144_i792.CLK"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write_0", "inner_compute$float_DW_fp_add_i3144_i792.O0"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_read_0", "inner_compute$float_DW_fp_add_i3144_i792.data0"],
            ["inner_compute$float_DW_fp_mul_i3143_i1325.O0", "inner_compute$float_DW_fp_add_i3144_i792.data1"],
            ["self.clk", "inner_compute$float_DW_fp_mul_i3143_i1325.CLK"],
            ["self.input_glb_stencil_op_hcompute_output_cgra_stencil_4_read_0", "inner_compute$float_DW_fp_mul_i3143_i1325.data0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_cgra_stencil_5": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_output_cgra_stencil_5_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_5_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "instances": {
            "inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "inner_compute$float_DW_fp_add_i3156_i792": {
              "modref": "global.PE"
            },
            "inner_compute$float_DW_fp_mul_i3155_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["inner_compute$float_DW_fp_add_i3156_i792.inst", "inner_compute$c0.out"],
            ["inner_compute$float_DW_fp_mul_i3155_i1325.inst", "inner_compute$c1.out"],
            ["self.clk", "inner_compute$float_DW_fp_add_i3156_i792.CLK"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write_0", "inner_compute$float_DW_fp_add_i3156_i792.O0"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_read_0", "inner_compute$float_DW_fp_add_i3156_i792.data0"],
            ["inner_compute$float_DW_fp_mul_i3155_i1325.O0", "inner_compute$float_DW_fp_add_i3156_i792.data1"],
            ["self.clk", "inner_compute$float_DW_fp_mul_i3155_i1325.CLK"],
            ["self.input_glb_stencil_op_hcompute_output_cgra_stencil_5_read_0", "inner_compute$float_DW_fp_mul_i3155_i1325.data0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_cgra_stencil_6": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_output_cgra_stencil_6_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_6_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "instances": {
            "inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "inner_compute$float_DW_fp_add_i3168_i792": {
              "modref": "global.PE"
            },
            "inner_compute$float_DW_fp_mul_i3167_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["inner_compute$float_DW_fp_add_i3168_i792.inst", "inner_compute$c0.out"],
            ["inner_compute$float_DW_fp_mul_i3167_i1325.inst", "inner_compute$c1.out"],
            ["self.clk", "inner_compute$float_DW_fp_add_i3168_i792.CLK"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write_0", "inner_compute$float_DW_fp_add_i3168_i792.O0"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_read_0", "inner_compute$float_DW_fp_add_i3168_i792.data0"],
            ["inner_compute$float_DW_fp_mul_i3167_i1325.O0", "inner_compute$float_DW_fp_add_i3168_i792.data1"],
            ["self.clk", "inner_compute$float_DW_fp_mul_i3167_i1325.CLK"],
            ["self.input_glb_stencil_op_hcompute_output_cgra_stencil_6_read_0", "inner_compute$float_DW_fp_mul_i3167_i1325.data0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_cgra_stencil_7": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_output_cgra_stencil_7_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_7_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "instances": {
            "inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "inner_compute$float_DW_fp_add_i3180_i792": {
              "modref": "global.PE"
            },
            "inner_compute$float_DW_fp_mul_i3179_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["inner_compute$float_DW_fp_add_i3180_i792.inst", "inner_compute$c0.out"],
            ["inner_compute$float_DW_fp_mul_i3179_i1325.inst", "inner_compute$c1.out"],
            ["self.clk", "inner_compute$float_DW_fp_add_i3180_i792.CLK"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write_0", "inner_compute$float_DW_fp_add_i3180_i792.O0"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_read_0", "inner_compute$float_DW_fp_add_i3180_i792.data0"],
            ["inner_compute$float_DW_fp_mul_i3179_i1325.O0", "inner_compute$float_DW_fp_add_i3180_i792.data1"],
            ["self.clk", "inner_compute$float_DW_fp_mul_i3179_i1325.CLK"],
            ["self.input_glb_stencil_op_hcompute_output_cgra_stencil_7_read_0", "inner_compute$float_DW_fp_mul_i3179_i1325.data0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_cgra_stencil_8": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "input_glb_stencil_op_hcompute_output_cgra_stencil_8_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "instances": {
            "inner_compute$c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "inner_compute$c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "inner_compute$float_DW_fp_add_i3192_i792": {
              "modref": "global.PE"
            },
            "inner_compute$float_DW_fp_mul_i3191_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["inner_compute$float_DW_fp_add_i3192_i792.inst", "inner_compute$c0.out"],
            ["inner_compute$float_DW_fp_mul_i3191_i1325.inst", "inner_compute$c1.out"],
            ["self.clk", "inner_compute$float_DW_fp_add_i3192_i792.CLK"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write_0", "inner_compute$float_DW_fp_add_i3192_i792.O0"],
            ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read_0", "inner_compute$float_DW_fp_add_i3192_i792.data0"],
            ["inner_compute$float_DW_fp_mul_i3191_i1325.O0", "inner_compute$float_DW_fp_add_i3192_i792.data1"],
            ["self.clk", "inner_compute$float_DW_fp_mul_i3191_i1325.CLK"],
            ["self.input_glb_stencil_op_hcompute_output_cgra_stencil_8_read_0", "inner_compute$float_DW_fp_mul_i3191_i1325.data0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_glb_stencil": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_glb_stencil_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_glb_stencil_op_hcompute_output_glb_stencil_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write_0", "self.output_cgra_stencil_op_hcompute_output_glb_stencil_read_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_glb_stencil_1": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_glb_stencil_1_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_glb_stencil_op_hcompute_output_glb_stencil_1_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_output_glb_stencil_1_write_0", "self.output_cgra_stencil_op_hcompute_output_glb_stencil_1_read_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_glb_stencil_2": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_glb_stencil_2_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_glb_stencil_op_hcompute_output_glb_stencil_2_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_output_glb_stencil_2_write_0", "self.output_cgra_stencil_op_hcompute_output_glb_stencil_2_read_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_glb_stencil_3": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_glb_stencil_3_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_glb_stencil_op_hcompute_output_glb_stencil_3_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_output_glb_stencil_3_write_0", "self.output_cgra_stencil_op_hcompute_output_glb_stencil_3_read_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_glb_stencil_4": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_glb_stencil_4_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_glb_stencil_op_hcompute_output_glb_stencil_4_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_output_glb_stencil_4_write_0", "self.output_cgra_stencil_op_hcompute_output_glb_stencil_4_read_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_glb_stencil_5": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_glb_stencil_5_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_glb_stencil_op_hcompute_output_glb_stencil_5_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_output_glb_stencil_5_write_0", "self.output_cgra_stencil_op_hcompute_output_glb_stencil_5_read_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_glb_stencil_6": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_glb_stencil_6_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_glb_stencil_op_hcompute_output_glb_stencil_6_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_output_glb_stencil_6_write_0", "self.output_cgra_stencil_op_hcompute_output_glb_stencil_6_read_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "cu_op_hcompute_output_glb_stencil_7": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "output_cgra_stencil_op_hcompute_output_glb_stencil_7_read_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "output_glb_stencil_op_hcompute_output_glb_stencil_7_write_0",
                ["Array", 16, "Bit"]
              ],
              ["valid_pass_in", "BitIn"],
              ["valid_pass_out", "Bit"]
            ]
          ],
          "connections": [
            ["self.output_glb_stencil_op_hcompute_output_glb_stencil_7_write_0", "self.output_cgra_stencil_op_hcompute_output_glb_stencil_7_read_0"],
            ["self.valid_pass_out", "self.valid_pass_in"]
          ]
        },
        "hcompute_hw_output_stencil": {
          "type": [
            "Record",
            [
              [
                "in0_output_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_hw_output_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_hw_output_stencil", "self.in0_output_glb_stencil_0"]
          ]
        },
        "hcompute_hw_output_stencil_1": {
          "type": [
            "Record",
            [
              [
                "in0_output_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_hw_output_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_hw_output_stencil", "self.in0_output_glb_stencil_0"]
          ]
        },
        "hcompute_hw_output_stencil_2": {
          "type": [
            "Record",
            [
              [
                "in0_output_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_hw_output_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_hw_output_stencil", "self.in0_output_glb_stencil_0"]
          ]
        },
        "hcompute_hw_output_stencil_3": {
          "type": [
            "Record",
            [
              [
                "in0_output_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_hw_output_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_hw_output_stencil", "self.in0_output_glb_stencil_0"]
          ]
        },
        "hcompute_hw_output_stencil_4": {
          "type": [
            "Record",
            [
              [
                "in0_output_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_hw_output_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_hw_output_stencil", "self.in0_output_glb_stencil_0"]
          ]
        },
        "hcompute_hw_output_stencil_5": {
          "type": [
            "Record",
            [
              [
                "in0_output_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_hw_output_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_hw_output_stencil", "self.in0_output_glb_stencil_0"]
          ]
        },
        "hcompute_hw_output_stencil_6": {
          "type": [
            "Record",
            [
              [
                "in0_output_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_hw_output_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_hw_output_stencil", "self.in0_output_glb_stencil_0"]
          ]
        },
        "hcompute_hw_output_stencil_7": {
          "type": [
            "Record",
            [
              [
                "in0_output_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_hw_output_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_hw_output_stencil", "self.in0_output_glb_stencil_0"]
          ]
        },
        "hcompute_input_glb_stencil": {
          "type": [
            "Record",
            [
              [
                "in0_input_host_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_input_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_input_glb_stencil", "self.in0_input_host_stencil_0"]
          ]
        },
        "hcompute_input_glb_stencil_1": {
          "type": [
            "Record",
            [
              [
                "in0_input_host_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_input_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_input_glb_stencil", "self.in0_input_host_stencil_0"]
          ]
        },
        "hcompute_input_glb_stencil_2": {
          "type": [
            "Record",
            [
              [
                "in0_input_host_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_input_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_input_glb_stencil", "self.in0_input_host_stencil_0"]
          ]
        },
        "hcompute_input_glb_stencil_3": {
          "type": [
            "Record",
            [
              [
                "in0_input_host_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_input_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_input_glb_stencil", "self.in0_input_host_stencil_0"]
          ]
        },
        "hcompute_input_glb_stencil_4": {
          "type": [
            "Record",
            [
              [
                "in0_input_host_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_input_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_input_glb_stencil", "self.in0_input_host_stencil_0"]
          ]
        },
        "hcompute_input_glb_stencil_5": {
          "type": [
            "Record",
            [
              [
                "in0_input_host_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_input_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_input_glb_stencil", "self.in0_input_host_stencil_0"]
          ]
        },
        "hcompute_input_glb_stencil_6": {
          "type": [
            "Record",
            [
              [
                "in0_input_host_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_input_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_input_glb_stencil", "self.in0_input_host_stencil_0"]
          ]
        },
        "hcompute_input_glb_stencil_7": {
          "type": [
            "Record",
            [
              [
                "in0_input_host_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_input_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_input_glb_stencil", "self.in0_input_host_stencil_0"]
          ]
        },
        "hcompute_output_cgra_stencil": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "out_output_cgra_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "instances": {
            "c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0200000000000000800c0"
                ]
              }
            },
            "c1": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "const_i3099_i631": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["const_i3099_i631.inst", "c0.out"],
            ["const_i3099_i631.clk_en", "c1.out"],
            ["self.clk", "const_i3099_i631.CLK"],
            ["self.out_output_cgra_stencil", "const_i3099_i631.O0"]
          ]
        },
        "hcompute_output_cgra_stencil_1": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "in0_input_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "in1_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_cgra_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "instances": {
            "c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "float_DW_fp_add_i3108_i792": {
              "modref": "global.PE"
            },
            "float_DW_fp_mul_i3107_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["float_DW_fp_add_i3108_i792.inst", "c0.out"],
            ["float_DW_fp_mul_i3107_i1325.inst", "c1.out"],
            ["self.clk", "float_DW_fp_add_i3108_i792.CLK"],
            ["self.out_output_cgra_stencil", "float_DW_fp_add_i3108_i792.O0"],
            ["self.in1_output_cgra_stencil_0", "float_DW_fp_add_i3108_i792.data0"],
            ["float_DW_fp_mul_i3107_i1325.O0", "float_DW_fp_add_i3108_i792.data1"],
            ["self.clk", "float_DW_fp_mul_i3107_i1325.CLK"],
            ["self.in0_input_glb_stencil_0", "float_DW_fp_mul_i3107_i1325.data0"]
          ]
        },
        "hcompute_output_cgra_stencil_2": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "in0_input_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "in1_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_cgra_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "instances": {
            "c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "float_DW_fp_add_i3120_i792": {
              "modref": "global.PE"
            },
            "float_DW_fp_mul_i3119_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["float_DW_fp_add_i3120_i792.inst", "c0.out"],
            ["float_DW_fp_mul_i3119_i1325.inst", "c1.out"],
            ["self.clk", "float_DW_fp_add_i3120_i792.CLK"],
            ["self.out_output_cgra_stencil", "float_DW_fp_add_i3120_i792.O0"],
            ["self.in1_output_cgra_stencil_0", "float_DW_fp_add_i3120_i792.data0"],
            ["float_DW_fp_mul_i3119_i1325.O0", "float_DW_fp_add_i3120_i792.data1"],
            ["self.clk", "float_DW_fp_mul_i3119_i1325.CLK"],
            ["self.in0_input_glb_stencil_0", "float_DW_fp_mul_i3119_i1325.data0"]
          ]
        },
        "hcompute_output_cgra_stencil_3": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "in0_input_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "in1_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_cgra_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "instances": {
            "c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "float_DW_fp_add_i3132_i792": {
              "modref": "global.PE"
            },
            "float_DW_fp_mul_i3131_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["float_DW_fp_add_i3132_i792.inst", "c0.out"],
            ["float_DW_fp_mul_i3131_i1325.inst", "c1.out"],
            ["self.clk", "float_DW_fp_add_i3132_i792.CLK"],
            ["self.out_output_cgra_stencil", "float_DW_fp_add_i3132_i792.O0"],
            ["self.in1_output_cgra_stencil_0", "float_DW_fp_add_i3132_i792.data0"],
            ["float_DW_fp_mul_i3131_i1325.O0", "float_DW_fp_add_i3132_i792.data1"],
            ["self.clk", "float_DW_fp_mul_i3131_i1325.CLK"],
            ["self.in0_input_glb_stencil_0", "float_DW_fp_mul_i3131_i1325.data0"]
          ]
        },
        "hcompute_output_cgra_stencil_4": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "in0_input_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "in1_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_cgra_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "instances": {
            "c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "float_DW_fp_add_i3144_i792": {
              "modref": "global.PE"
            },
            "float_DW_fp_mul_i3143_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["float_DW_fp_add_i3144_i792.inst", "c0.out"],
            ["float_DW_fp_mul_i3143_i1325.inst", "c1.out"],
            ["self.clk", "float_DW_fp_add_i3144_i792.CLK"],
            ["self.out_output_cgra_stencil", "float_DW_fp_add_i3144_i792.O0"],
            ["self.in1_output_cgra_stencil_0", "float_DW_fp_add_i3144_i792.data0"],
            ["float_DW_fp_mul_i3143_i1325.O0", "float_DW_fp_add_i3144_i792.data1"],
            ["self.clk", "float_DW_fp_mul_i3143_i1325.CLK"],
            ["self.in0_input_glb_stencil_0", "float_DW_fp_mul_i3143_i1325.data0"]
          ]
        },
        "hcompute_output_cgra_stencil_5": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "in0_input_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "in1_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_cgra_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "instances": {
            "c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "float_DW_fp_add_i3156_i792": {
              "modref": "global.PE"
            },
            "float_DW_fp_mul_i3155_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["float_DW_fp_add_i3156_i792.inst", "c0.out"],
            ["float_DW_fp_mul_i3155_i1325.inst", "c1.out"],
            ["self.clk", "float_DW_fp_add_i3156_i792.CLK"],
            ["self.out_output_cgra_stencil", "float_DW_fp_add_i3156_i792.O0"],
            ["self.in1_output_cgra_stencil_0", "float_DW_fp_add_i3156_i792.data0"],
            ["float_DW_fp_mul_i3155_i1325.O0", "float_DW_fp_add_i3156_i792.data1"],
            ["self.clk", "float_DW_fp_mul_i3155_i1325.CLK"],
            ["self.in0_input_glb_stencil_0", "float_DW_fp_mul_i3155_i1325.data0"]
          ]
        },
        "hcompute_output_cgra_stencil_6": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "in0_input_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "in1_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_cgra_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "instances": {
            "c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "float_DW_fp_add_i3168_i792": {
              "modref": "global.PE"
            },
            "float_DW_fp_mul_i3167_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["float_DW_fp_add_i3168_i792.inst", "c0.out"],
            ["float_DW_fp_mul_i3167_i1325.inst", "c1.out"],
            ["self.clk", "float_DW_fp_add_i3168_i792.CLK"],
            ["self.out_output_cgra_stencil", "float_DW_fp_add_i3168_i792.O0"],
            ["self.in1_output_cgra_stencil_0", "float_DW_fp_add_i3168_i792.data0"],
            ["float_DW_fp_mul_i3167_i1325.O0", "float_DW_fp_add_i3168_i792.data1"],
            ["self.clk", "float_DW_fp_mul_i3167_i1325.CLK"],
            ["self.in0_input_glb_stencil_0", "float_DW_fp_mul_i3167_i1325.data0"]
          ]
        },
        "hcompute_output_cgra_stencil_7": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "in0_input_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "in1_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_cgra_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "instances": {
            "c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "float_DW_fp_add_i3180_i792": {
              "modref": "global.PE"
            },
            "float_DW_fp_mul_i3179_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["float_DW_fp_add_i3180_i792.inst", "c0.out"],
            ["float_DW_fp_mul_i3179_i1325.inst", "c1.out"],
            ["self.clk", "float_DW_fp_add_i3180_i792.CLK"],
            ["self.out_output_cgra_stencil", "float_DW_fp_add_i3180_i792.O0"],
            ["self.in1_output_cgra_stencil_0", "float_DW_fp_add_i3180_i792.data0"],
            ["float_DW_fp_mul_i3179_i1325.O0", "float_DW_fp_add_i3180_i792.data1"],
            ["self.clk", "float_DW_fp_mul_i3179_i1325.CLK"],
            ["self.in0_input_glb_stencil_0", "float_DW_fp_mul_i3179_i1325.data0"]
          ]
        },
        "hcompute_output_cgra_stencil_8": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              [
                "in0_input_glb_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "in1_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_cgra_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "instances": {
            "c0": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h000008000410002480082"
                ]
              }
            },
            "c1": {
              "genref": "coreir.const",
              "genargs": {
                "width": ["Int", 84]
              },
              "modargs": {
                "value": [
                  ["BitVector", 84],
                  "84'h0000042794e004040000e"
                ]
              }
            },
            "float_DW_fp_add_i3192_i792": {
              "modref": "global.PE"
            },
            "float_DW_fp_mul_i3191_i1325": {
              "modref": "global.PE"
            }
          },
          "connections": [
            ["float_DW_fp_add_i3192_i792.inst", "c0.out"],
            ["float_DW_fp_mul_i3191_i1325.inst", "c1.out"],
            ["self.clk", "float_DW_fp_add_i3192_i792.CLK"],
            ["self.out_output_cgra_stencil", "float_DW_fp_add_i3192_i792.O0"],
            ["self.in1_output_cgra_stencil_0", "float_DW_fp_add_i3192_i792.data0"],
            ["float_DW_fp_mul_i3191_i1325.O0", "float_DW_fp_add_i3192_i792.data1"],
            ["self.clk", "float_DW_fp_mul_i3191_i1325.CLK"],
            ["self.in0_input_glb_stencil_0", "float_DW_fp_mul_i3191_i1325.data0"]
          ]
        },
        "hcompute_output_glb_stencil": {
          "type": [
            "Record",
            [
              [
                "in0_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_output_glb_stencil", "self.in0_output_cgra_stencil_0"]
          ]
        },
        "hcompute_output_glb_stencil_1": {
          "type": [
            "Record",
            [
              [
                "in0_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_output_glb_stencil", "self.in0_output_cgra_stencil_0"]
          ]
        },
        "hcompute_output_glb_stencil_2": {
          "type": [
            "Record",
            [
              [
                "in0_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_output_glb_stencil", "self.in0_output_cgra_stencil_0"]
          ]
        },
        "hcompute_output_glb_stencil_3": {
          "type": [
            "Record",
            [
              [
                "in0_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_output_glb_stencil", "self.in0_output_cgra_stencil_0"]
          ]
        },
        "hcompute_output_glb_stencil_4": {
          "type": [
            "Record",
            [
              [
                "in0_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_output_glb_stencil", "self.in0_output_cgra_stencil_0"]
          ]
        },
        "hcompute_output_glb_stencil_5": {
          "type": [
            "Record",
            [
              [
                "in0_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_output_glb_stencil", "self.in0_output_cgra_stencil_0"]
          ]
        },
        "hcompute_output_glb_stencil_6": {
          "type": [
            "Record",
            [
              [
                "in0_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_output_glb_stencil", "self.in0_output_cgra_stencil_0"]
          ]
        },
        "hcompute_output_glb_stencil_7": {
          "type": [
            "Record",
            [
              [
                "in0_output_cgra_stencil_0",
                ["Array", 16, "BitIn"]
              ],
              [
                "out_output_glb_stencil",
                ["Array", 16, "Bit"]
              ]
            ]
          ],
          "connections": [
            ["self.out_output_glb_stencil", "self.in0_output_cgra_stencil_0"]
          ]
        },
        "input_glb_stencil_ub": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              ["flush", "BitIn"],
              [
                "op_hcompute_input_glb_stencil_1_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_input_glb_stencil_1_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_input_glb_stencil_2_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_input_glb_stencil_2_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_input_glb_stencil_3_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_input_glb_stencil_3_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_input_glb_stencil_4_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_input_glb_stencil_4_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_input_glb_stencil_5_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_input_glb_stencil_5_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_input_glb_stencil_6_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_input_glb_stencil_6_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_input_glb_stencil_7_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_input_glb_stencil_7_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_input_glb_stencil_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_input_glb_stencil_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_cgra_stencil_1_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_1_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_2_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_2_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_3_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_3_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_4_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_4_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_5_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_5_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_6_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_6_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_7_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_7_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_8_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl", "Bit"],
              ["reset", "BitIn"]
            ]
          ],
          "connections": [
            ["self.op_hcompute_output_cgra_stencil_2_read_0", "self.op_hcompute_input_glb_stencil_1_write_0"],
            ["self.op_hcompute_output_cgra_stencil_3_read_0", "self.op_hcompute_input_glb_stencil_2_write_0"],
            ["self.op_hcompute_output_cgra_stencil_4_read_0", "self.op_hcompute_input_glb_stencil_3_write_0"],
            ["self.op_hcompute_output_cgra_stencil_5_read_0", "self.op_hcompute_input_glb_stencil_4_write_0"],
            ["self.op_hcompute_output_cgra_stencil_6_read_0", "self.op_hcompute_input_glb_stencil_5_write_0"],
            ["self.op_hcompute_output_cgra_stencil_7_read_0", "self.op_hcompute_input_glb_stencil_6_write_0"],
            ["self.op_hcompute_output_cgra_stencil_8_read_0", "self.op_hcompute_input_glb_stencil_7_write_0"],
            ["self.op_hcompute_output_cgra_stencil_1_read_0", "self.op_hcompute_input_glb_stencil_write_0"]
          ]
        },
        "op_hcompute_hw_output_stencil_1_exe_start_pt__U1218": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_1_read_start_pt__U1217": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_1_write_start_pt__U1219": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_2_exe_start_pt__U1214": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_2_read_start_pt__U1213": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_2_write_start_pt__U1215": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_3_exe_start_pt__U1210": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_3_read_start_pt__U1209": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_3_write_start_pt__U1211": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_4_exe_start_pt__U1206": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_4_read_start_pt__U1205": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_4_write_start_pt__U1207": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_5_exe_start_pt__U1202": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_5_read_start_pt__U1201": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_5_write_start_pt__U1203": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_6_exe_start_pt__U1198": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_6_read_start_pt__U1197": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_6_write_start_pt__U1199": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_7_exe_start_pt__U1194": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_7_read_start_pt__U1193": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_7_write_start_pt__U1195": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_exe_start_pt__U1222": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_read_start_pt__U1221": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_hw_output_stencil_write_start_pt__U1223": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_1_exe_start_pt__U1256": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_1_read_start_pt__U1255": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_1_write_start_pt__U1257": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_2_exe_start_pt__U1251": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_2_read_start_pt__U1250": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_2_write_start_pt__U1252": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_3_exe_start_pt__U1246": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_3_read_start_pt__U1245": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_3_write_start_pt__U1247": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_4_exe_start_pt__U1241": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_4_read_start_pt__U1240": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_4_write_start_pt__U1242": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_5_exe_start_pt__U1236": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_5_read_start_pt__U1235": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_5_write_start_pt__U1237": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_6_exe_start_pt__U1231": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_6_read_start_pt__U1230": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_6_write_start_pt__U1232": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_7_exe_start_pt__U1226": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_7_read_start_pt__U1225": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_7_write_start_pt__U1227": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_exe_start_pt__U1261": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_read_start_pt__U1260": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "op_hcompute_input_glb_stencil_write_start_pt__U1262": {
          "type": [
            "Record",
            [
              ["in", "BitIn"],
              ["out", "Bit"]
            ]
          ],
          "connections": [
            ["self.out", "self.in"]
          ]
        },
        "output_cgra_stencil_ub": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              ["flush", "BitIn"],
              [
                "op_hcompute_output_cgra_stencil_1_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_1_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_1_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_cgra_stencil_2_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_2_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_2_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_cgra_stencil_3_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_3_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_3_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_cgra_stencil_4_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_4_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_4_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_cgra_stencil_5_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_5_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_5_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_cgra_stencil_6_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_6_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_6_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_cgra_stencil_7_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_7_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_7_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_cgra_stencil_8_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_cgra_stencil_8_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_cgra_stencil_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_cgra_stencil_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_glb_stencil_1_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_glb_stencil_1_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_glb_stencil_2_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_glb_stencil_2_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_glb_stencil_3_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_glb_stencil_3_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_glb_stencil_4_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_glb_stencil_4_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_glb_stencil_5_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_glb_stencil_5_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_glb_stencil_6_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_glb_stencil_6_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_glb_stencil_7_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_glb_stencil_7_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_glb_stencil_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_output_glb_stencil_read_extra_ctrl", "Bit"],
              ["reset", "BitIn"]
            ]
          ],
          "instances": {
            "ub_output_cgra_stencil_BANK_0_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "ub_output_cgra_stencil_BANK_0_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [0],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_1_37": "ub_output_cgra_stencil_BANK_0_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_1_39": "ub_output_cgra_stencil_BANK_0_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_15": "ub_output_cgra_stencil_BANK_0_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [0],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_1_37": "ub_output_cgra_stencil_BANK_0_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_1_39": "ub_output_cgra_stencil_BANK_0_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_15": "ub_output_cgra_stencil_BANK_0_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "ub_output_cgra_stencil_BANK_1_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "ub_output_cgra_stencil_BANK_1_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [1],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_2_34": "ub_output_cgra_stencil_BANK_1_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_2_36": "ub_output_cgra_stencil_BANK_1_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_1_13": "ub_output_cgra_stencil_BANK_1_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [1],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_2_34": "ub_output_cgra_stencil_BANK_1_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_2_36": "ub_output_cgra_stencil_BANK_1_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_1_13": "ub_output_cgra_stencil_BANK_1_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "ub_output_cgra_stencil_BANK_2_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "ub_output_cgra_stencil_BANK_2_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [2],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_3_31": "ub_output_cgra_stencil_BANK_2_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_3_33": "ub_output_cgra_stencil_BANK_2_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_2_11": "ub_output_cgra_stencil_BANK_2_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [2],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_3_31": "ub_output_cgra_stencil_BANK_2_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_3_33": "ub_output_cgra_stencil_BANK_2_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_2_11": "ub_output_cgra_stencil_BANK_2_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "ub_output_cgra_stencil_BANK_3_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "ub_output_cgra_stencil_BANK_3_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [3],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_4_28": "ub_output_cgra_stencil_BANK_3_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_4_30": "ub_output_cgra_stencil_BANK_3_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_3_9": "ub_output_cgra_stencil_BANK_3_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [3],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_4_28": "ub_output_cgra_stencil_BANK_3_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_4_30": "ub_output_cgra_stencil_BANK_3_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_3_9": "ub_output_cgra_stencil_BANK_3_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "ub_output_cgra_stencil_BANK_4_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "ub_output_cgra_stencil_BANK_4_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [4],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_5_25": "ub_output_cgra_stencil_BANK_4_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_5_27": "ub_output_cgra_stencil_BANK_4_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_4_7": "ub_output_cgra_stencil_BANK_4_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [4],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_5_25": "ub_output_cgra_stencil_BANK_4_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_5_27": "ub_output_cgra_stencil_BANK_4_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_4_7": "ub_output_cgra_stencil_BANK_4_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "ub_output_cgra_stencil_BANK_5_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "ub_output_cgra_stencil_BANK_5_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [5],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_6_22": "ub_output_cgra_stencil_BANK_5_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_6_24": "ub_output_cgra_stencil_BANK_5_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_5_5": "ub_output_cgra_stencil_BANK_5_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [5],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_6_22": "ub_output_cgra_stencil_BANK_5_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_6_24": "ub_output_cgra_stencil_BANK_5_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_5_5": "ub_output_cgra_stencil_BANK_5_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "ub_output_cgra_stencil_BANK_6_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "ub_output_cgra_stencil_BANK_6_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [6],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_7_19": "ub_output_cgra_stencil_BANK_6_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_7_21": "ub_output_cgra_stencil_BANK_6_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_6_3": "ub_output_cgra_stencil_BANK_6_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [6],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_7_19": "ub_output_cgra_stencil_BANK_6_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_7_21": "ub_output_cgra_stencil_BANK_6_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_6_3": "ub_output_cgra_stencil_BANK_6_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            },
            "ub_output_cgra_stencil_BANK_7_clk_en_const": {
              "modref": "corebit.const",
              "modargs": {
                "value": ["Bool", true]
              }
            },
            "ub_output_cgra_stencil_BANK_7_garnet": {
              "genref": "cgralib.Pond",
              "genargs": {
                "ID": ["String", ""],
                "has_stencil_valid": ["Bool", true],
                "num_inputs": ["Int", 2],
                "num_outputs": ["Int", 2],
                "width": ["Int", 16]
              },
              "modargs": {
                "config": [
                  "Json",
                  {
                    "in2regfile_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1, 0]
                    },
                    "in2regfile_1": {
                      "cycle_starting_addr": [7],
                      "cycle_stride": [8],
                      "dimensionality": 1,
                      "extent": [16],
                      "write_data_starting_addr": [0],
                      "write_data_stride": [1]
                    },
                    "port_mappings": {
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_8_16": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_0",
                      "output_cgra_stencil_op_hcompute_output_cgra_stencil_8_18": "ub_output_cgra_stencil_BANK_7_garnet.data_out_pond_0",
                      "output_cgra_stencil_op_hcompute_output_glb_stencil_7_1": "ub_output_cgra_stencil_BANK_7_garnet.data_out_pond_1"
                    },
                    "regfile2out_0": {
                      "cycle_starting_addr": [128],
                      "cycle_stride": [1, 16],
                      "dimensionality": 2,
                      "extent": [16, 49],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1, 0]
                    },
                    "regfile2out_1": {
                      "cycle_starting_addr": [912],
                      "cycle_stride": [1],
                      "dimensionality": 1,
                      "extent": [16],
                      "read_data_starting_addr": [0],
                      "read_data_stride": [1]
                    }
                  }
                ],
                "mode": ["String", "pond"]
              },
              "metadata": {
                "config": {
                  "in2regfile_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1, 0]
                  },
                  "in2regfile_1": {
                    "cycle_starting_addr": [7],
                    "cycle_stride": [8],
                    "dimensionality": 1,
                    "extent": [16],
                    "write_data_starting_addr": [0],
                    "write_data_stride": [1]
                  },
                  "port_mappings": {
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_40": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_8_16": "ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_0",
                    "output_cgra_stencil_op_hcompute_output_cgra_stencil_8_18": "ub_output_cgra_stencil_BANK_7_garnet.data_out_pond_0",
                    "output_cgra_stencil_op_hcompute_output_glb_stencil_7_1": "ub_output_cgra_stencil_BANK_7_garnet.data_out_pond_1"
                  },
                  "regfile2out_0": {
                    "cycle_starting_addr": [128],
                    "cycle_stride": [1, 16],
                    "dimensionality": 2,
                    "extent": [16, 49],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1, 0]
                  },
                  "regfile2out_1": {
                    "cycle_starting_addr": [912],
                    "cycle_stride": [1],
                    "dimensionality": 1,
                    "extent": [16],
                    "read_data_starting_addr": [0],
                    "read_data_stride": [1]
                  }
                },
                "mode": "pond"
              }
            }
          },
          "connections": [
            ["ub_output_cgra_stencil_BANK_0_garnet.clk", "self.clk"],
            ["ub_output_cgra_stencil_BANK_1_garnet.clk", "self.clk"],
            ["ub_output_cgra_stencil_BANK_2_garnet.clk", "self.clk"],
            ["ub_output_cgra_stencil_BANK_3_garnet.clk", "self.clk"],
            ["ub_output_cgra_stencil_BANK_4_garnet.clk", "self.clk"],
            ["ub_output_cgra_stencil_BANK_5_garnet.clk", "self.clk"],
            ["ub_output_cgra_stencil_BANK_6_garnet.clk", "self.clk"],
            ["ub_output_cgra_stencil_BANK_7_garnet.clk", "self.clk"],
            ["ub_output_cgra_stencil_BANK_0_garnet.data_out_pond_0", "self.op_hcompute_output_cgra_stencil_1_read_0"],
            ["ub_output_cgra_stencil_BANK_0_garnet.data_in_pond_0", "self.op_hcompute_output_cgra_stencil_1_write_0"],
            ["ub_output_cgra_stencil_BANK_1_garnet.data_out_pond_0", "self.op_hcompute_output_cgra_stencil_2_read_0"],
            ["ub_output_cgra_stencil_BANK_1_garnet.data_in_pond_0", "self.op_hcompute_output_cgra_stencil_2_write_0"],
            ["ub_output_cgra_stencil_BANK_2_garnet.data_out_pond_0", "self.op_hcompute_output_cgra_stencil_3_read_0"],
            ["ub_output_cgra_stencil_BANK_2_garnet.data_in_pond_0", "self.op_hcompute_output_cgra_stencil_3_write_0"],
            ["ub_output_cgra_stencil_BANK_3_garnet.data_out_pond_0", "self.op_hcompute_output_cgra_stencil_4_read_0"],
            ["ub_output_cgra_stencil_BANK_3_garnet.data_in_pond_0", "self.op_hcompute_output_cgra_stencil_4_write_0"],
            ["ub_output_cgra_stencil_BANK_4_garnet.data_out_pond_0", "self.op_hcompute_output_cgra_stencil_5_read_0"],
            ["ub_output_cgra_stencil_BANK_4_garnet.data_in_pond_0", "self.op_hcompute_output_cgra_stencil_5_write_0"],
            ["ub_output_cgra_stencil_BANK_5_garnet.data_out_pond_0", "self.op_hcompute_output_cgra_stencil_6_read_0"],
            ["ub_output_cgra_stencil_BANK_5_garnet.data_in_pond_0", "self.op_hcompute_output_cgra_stencil_6_write_0"],
            ["ub_output_cgra_stencil_BANK_6_garnet.data_out_pond_0", "self.op_hcompute_output_cgra_stencil_7_read_0"],
            ["ub_output_cgra_stencil_BANK_6_garnet.data_in_pond_0", "self.op_hcompute_output_cgra_stencil_7_write_0"],
            ["ub_output_cgra_stencil_BANK_7_garnet.data_out_pond_0", "self.op_hcompute_output_cgra_stencil_8_read_0"],
            ["ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_0", "self.op_hcompute_output_cgra_stencil_8_write_0"],
            ["ub_output_cgra_stencil_BANK_0_garnet.data_in_pond_1", "self.op_hcompute_output_cgra_stencil_write_0"],
            ["ub_output_cgra_stencil_BANK_1_garnet.data_in_pond_1", "self.op_hcompute_output_cgra_stencil_write_0"],
            ["ub_output_cgra_stencil_BANK_2_garnet.data_in_pond_1", "self.op_hcompute_output_cgra_stencil_write_0"],
            ["ub_output_cgra_stencil_BANK_3_garnet.data_in_pond_1", "self.op_hcompute_output_cgra_stencil_write_0"],
            ["ub_output_cgra_stencil_BANK_4_garnet.data_in_pond_1", "self.op_hcompute_output_cgra_stencil_write_0"],
            ["ub_output_cgra_stencil_BANK_5_garnet.data_in_pond_1", "self.op_hcompute_output_cgra_stencil_write_0"],
            ["ub_output_cgra_stencil_BANK_6_garnet.data_in_pond_1", "self.op_hcompute_output_cgra_stencil_write_0"],
            ["ub_output_cgra_stencil_BANK_7_garnet.data_in_pond_1", "self.op_hcompute_output_cgra_stencil_write_0"],
            ["ub_output_cgra_stencil_BANK_1_garnet.data_out_pond_1", "self.op_hcompute_output_glb_stencil_1_read_0"],
            ["ub_output_cgra_stencil_BANK_2_garnet.data_out_pond_1", "self.op_hcompute_output_glb_stencil_2_read_0"],
            ["ub_output_cgra_stencil_BANK_3_garnet.data_out_pond_1", "self.op_hcompute_output_glb_stencil_3_read_0"],
            ["ub_output_cgra_stencil_BANK_4_garnet.data_out_pond_1", "self.op_hcompute_output_glb_stencil_4_read_0"],
            ["ub_output_cgra_stencil_BANK_5_garnet.data_out_pond_1", "self.op_hcompute_output_glb_stencil_5_read_0"],
            ["ub_output_cgra_stencil_BANK_6_garnet.data_out_pond_1", "self.op_hcompute_output_glb_stencil_6_read_0"],
            ["ub_output_cgra_stencil_BANK_7_garnet.data_out_pond_1", "self.op_hcompute_output_glb_stencil_7_read_0"],
            ["ub_output_cgra_stencil_BANK_0_garnet.data_out_pond_1", "self.op_hcompute_output_glb_stencil_read_0"],
            ["ub_output_cgra_stencil_BANK_0_garnet.flush", "self.reset"],
            ["ub_output_cgra_stencil_BANK_1_garnet.flush", "self.reset"],
            ["ub_output_cgra_stencil_BANK_2_garnet.flush", "self.reset"],
            ["ub_output_cgra_stencil_BANK_3_garnet.flush", "self.reset"],
            ["ub_output_cgra_stencil_BANK_4_garnet.flush", "self.reset"],
            ["ub_output_cgra_stencil_BANK_5_garnet.flush", "self.reset"],
            ["ub_output_cgra_stencil_BANK_6_garnet.flush", "self.reset"],
            ["ub_output_cgra_stencil_BANK_7_garnet.flush", "self.reset"],
            ["ub_output_cgra_stencil_BANK_0_garnet.clk_en", "ub_output_cgra_stencil_BANK_0_clk_en_const.out"],
            ["ub_output_cgra_stencil_BANK_1_garnet.clk_en", "ub_output_cgra_stencil_BANK_1_clk_en_const.out"],
            ["ub_output_cgra_stencil_BANK_2_garnet.clk_en", "ub_output_cgra_stencil_BANK_2_clk_en_const.out"],
            ["ub_output_cgra_stencil_BANK_3_garnet.clk_en", "ub_output_cgra_stencil_BANK_3_clk_en_const.out"],
            ["ub_output_cgra_stencil_BANK_4_garnet.clk_en", "ub_output_cgra_stencil_BANK_4_clk_en_const.out"],
            ["ub_output_cgra_stencil_BANK_5_garnet.clk_en", "ub_output_cgra_stencil_BANK_5_clk_en_const.out"],
            ["ub_output_cgra_stencil_BANK_6_garnet.clk_en", "ub_output_cgra_stencil_BANK_6_clk_en_const.out"],
            ["ub_output_cgra_stencil_BANK_7_garnet.clk_en", "ub_output_cgra_stencil_BANK_7_clk_en_const.out"]
          ]
        },
        "output_glb_stencil_ub": {
          "type": [
            "Record",
            [
              [
                "clk",
                ["Named", "coreir.clkIn"]
              ],
              ["flush", "BitIn"],
              [
                "op_hcompute_hw_output_stencil_1_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_hw_output_stencil_1_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_hw_output_stencil_2_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_hw_output_stencil_2_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_hw_output_stencil_3_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_hw_output_stencil_3_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_hw_output_stencil_4_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_hw_output_stencil_4_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_hw_output_stencil_5_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_hw_output_stencil_5_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_hw_output_stencil_6_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_hw_output_stencil_6_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_hw_output_stencil_7_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_hw_output_stencil_7_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_hw_output_stencil_read_0",
                ["Array", 16, "Bit"]
              ],
              ["op_hcompute_hw_output_stencil_read_extra_ctrl", "Bit"],
              [
                "op_hcompute_output_glb_stencil_1_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_glb_stencil_1_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_glb_stencil_2_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_glb_stencil_2_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_glb_stencil_3_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_glb_stencil_3_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_glb_stencil_4_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_glb_stencil_4_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_glb_stencil_5_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_glb_stencil_5_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_glb_stencil_6_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_glb_stencil_6_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_glb_stencil_7_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_glb_stencil_7_write_extra_ctrl", "BitIn"],
              [
                "op_hcompute_output_glb_stencil_write_0",
                ["Array", 16, "BitIn"]
              ],
              ["op_hcompute_output_glb_stencil_write_extra_ctrl", "BitIn"],
              ["reset", "BitIn"]
            ]
          ],
          "connections": [
            ["self.op_hcompute_output_glb_stencil_1_write_0", "self.op_hcompute_hw_output_stencil_1_read_0"],
            ["self.op_hcompute_output_glb_stencil_2_write_0", "self.op_hcompute_hw_output_stencil_2_read_0"],
            ["self.op_hcompute_output_glb_stencil_3_write_0", "self.op_hcompute_hw_output_stencil_3_read_0"],
            ["self.op_hcompute_output_glb_stencil_4_write_0", "self.op_hcompute_hw_output_stencil_4_read_0"],
            ["self.op_hcompute_output_glb_stencil_5_write_0", "self.op_hcompute_hw_output_stencil_5_read_0"],
            ["self.op_hcompute_output_glb_stencil_6_write_0", "self.op_hcompute_hw_output_stencil_6_read_0"],
            ["self.op_hcompute_output_glb_stencil_7_write_0", "self.op_hcompute_hw_output_stencil_7_read_0"],
            ["self.op_hcompute_output_glb_stencil_write_0", "self.op_hcompute_hw_output_stencil_read_0"]
          ]
        }
      },
      "generators": {
        "delay_tile": {
          "typegen": "global.delay_tile_TG",
          "genparams": {
            "delay": "Int"
          }
        },
        "raw_dual_port_sram_tile": {
          "typegen": "global.raw_dual_port_sram_TG",
          "genparams": {
            "depth": "Int"
          }
        },
        "raw_quad_port_memtile": {
          "typegen": "global.raw_quad_port_memtile_TG",
          "genparams": {
            "depth": "Int"
          }
        },
        "tahoe": {
          "typegen": "global.tahoe_TG",
          "genparams": {
            "depth": "Int"
          }
        }
      },
      "typegens": {
        "delay_tile_TG": [
          {
            "delay": "Int"
          },
          "implicit"
        ],
        "raw_dual_port_sram_TG": [
          {
            "depth": "Int"
          },
          "implicit"
        ],
        "raw_quad_port_memtile_TG": [
          {
            "depth": "Int"
          },
          "implicit"
        ],
        "tahoe_TG": [
          {
            "depth": "Int"
          },
          "implicit"
        ]
      }
    }
  }
}