Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 23 10:27:53 2024
| Host         : DESKTOP-EKK8U2B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a50ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              95 |           34 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             138 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------+---------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |              Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | clock_en/sig_pwm_out0_out_0            | Servo1/pwm_gen/sig_pwm_out_i_1__0_n_0 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | clock_en/sig_pwm_out0_out              | Servo0/pwm_gen/sig_pwm_out_i_1_n_0    |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                        |                                       |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | Servo1/bin_to_bcd/bin_current          |                                       |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | clock_en_ratio/E[0]                    | Servo0/pos/sig_count[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | clock_en_ratio/sig_pulse_reg_0[0]      | Servo1/pos/sig_count[7]_i_1__1_n_0    |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | Servo0/bin_to_bcd/bin_current_0        |                                       |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | clock_en/sig_en_100k                   | Servo0/pwm_gen/sig_pwm_out_i_1_n_0    |                4 |              9 |         2.25 |
|  CLK100MHZ_IBUF_BUFG | clock_en/sig_en_100k                   | Servo1/pwm_gen/sig_pwm_out_i_1__0_n_0 |                3 |              9 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                                        | clock_en/clear                        |                4 |             10 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | Servo1/bin_to_bcd/bcds_out_next        | BTND_IBUF                             |                4 |             12 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | Servo0/bin_to_bcd/bcds_out_next        | BTND_IBUF                             |                4 |             12 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | clock_en_segm/E[0]                     | BTND_IBUF                             |               13 |             16 |         1.23 |
|  CLK100MHZ_IBUF_BUFG |                                        | clock_en_segm/sig_count[0]_i_1__0_n_0 |                5 |             18 |         3.60 |
|  CLK100MHZ_IBUF_BUFG |                                        | clock_en_ratio/sig_count[0]_i_1_n_0   |                6 |             24 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | Servo1/bin_to_bcd/shift_counter_next   | BTND_IBUF                             |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG | Servo0/bin_to_bcd/shift_counter_next_1 | BTND_IBUF                             |                7 |             31 |         4.43 |
|  CLK100MHZ_IBUF_BUFG |                                        | BTND_IBUF                             |               19 |             43 |         2.26 |
+----------------------+----------------------------------------+---------------------------------------+------------------+----------------+--------------+


