// C:\Users\NODDL\Verilog_Practice\SystemVerilog_Practice\ALU_Verification\tb\forks.sv
C:\Users\NODDL\Verilog_Practice\SystemVerilog_Practice\ALU_Verification\src\alu.sv
C:\Users\NODDL\Verilog_Practice\SystemVerilog_Practice\ALU_Verification\tb\alu_if.sv
C:\Users\NODDL\Verilog_Practice\SystemVerilog_Practice\ALU_Verification\tb\sequence_item.sv
C:\Users\NODDL\Verilog_Practice\SystemVerilog_Practice\ALU_Verification\tb\sequence.sv
C:\Users\NODDL\Verilog_Practice\SystemVerilog_Practice\ALU_Verification\tb\sequencer.sv
C:\Users\NODDL\Verilog_Practice\SystemVerilog_Practice\ALU_Verification\tb\driver.sv
C:\Users\NODDL\Verilog_Practice\SystemVerilog_Practice\ALU_Verification\tb\agent.sv
C:\Users\NODDL\Verilog_Practice\SystemVerilog_Practice\ALU_Verification\tb\environment.sv
C:\Users\NODDL\Verilog_Practice\SystemVerilog_Practice\ALU_Verification\tb\test.sv
C:\Users\NODDL\Verilog_Practice\SystemVerilog_Practice\ALU_Verification\tb\tbtop.sv