<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="proyecto.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="circuito.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="circuito.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="circuito.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="circuito.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="circuito.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="circuito.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="circuito.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="circuito.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="circuito.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="circuito.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="circuito.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="circuito.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="circuito.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="circuito.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="circuito.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="circuito.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="circuito.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="circuito.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="circuito.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="circuito.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="circuito.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="circuito.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="circuito.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="circuito_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="circuito_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="circuito_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="circuito_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="circuito_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="circuito_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="circuito_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="circuito_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="circuito_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="circuito_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="circuito_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="circuito_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="circuito_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="circuito_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="circuito_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="circuito_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="circuito_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1536850613" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1536850613">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1536851110" xil_pn:in_ck="-5588235968202654255" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1536851110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="div_reloj.vhd"/>
      <outfile xil_pn:name="prueba_led.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1536848944" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1536848944">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1536848944" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7303294598101416372" xil_pn:start_ts="1536848944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536848944" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3588168422840196054" xil_pn:start_ts="1536848944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536848944" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1536848944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536848944" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4041043067853300618" xil_pn:start_ts="1536848944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536848944" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1536848944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536848944" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6361942365352689056" xil_pn:start_ts="1536848944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536851135" xil_pn:in_ck="-5588235968202654255" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4151967741415824537" xil_pn:start_ts="1536851129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="circuito.lso"/>
      <outfile xil_pn:name="circuito.ngc"/>
      <outfile xil_pn:name="circuito.ngr"/>
      <outfile xil_pn:name="circuito.prj"/>
      <outfile xil_pn:name="circuito.stx"/>
      <outfile xil_pn:name="circuito.syr"/>
      <outfile xil_pn:name="circuito.xst"/>
      <outfile xil_pn:name="circuito_stx_beh.prj"/>
      <outfile xil_pn:name="circuito_vhdl.prj"/>
      <outfile xil_pn:name="circuito_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1536851135" xil_pn:in_ck="-8596133703941591171" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4397093798564770689" xil_pn:start_ts="1536851135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536851139" xil_pn:in_ck="-1197483003957365467" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8047830386356016061" xil_pn:start_ts="1536851135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="circuito.bld"/>
      <outfile xil_pn:name="circuito.ngd"/>
      <outfile xil_pn:name="circuito_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1536851142" xil_pn:in_ck="-1197483003957365466" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1536851139">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="circuito.pcf"/>
      <outfile xil_pn:name="circuito_map.map"/>
      <outfile xil_pn:name="circuito_map.mrp"/>
      <outfile xil_pn:name="circuito_map.ncd"/>
      <outfile xil_pn:name="circuito_map.ngm"/>
      <outfile xil_pn:name="circuito_map.xrpt"/>
      <outfile xil_pn:name="circuito_summary.xml"/>
      <outfile xil_pn:name="circuito_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1536851149" xil_pn:in_ck="2350980493813786431" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1536851142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="circuito.ncd"/>
      <outfile xil_pn:name="circuito.pad"/>
      <outfile xil_pn:name="circuito.par"/>
      <outfile xil_pn:name="circuito.ptwx"/>
      <outfile xil_pn:name="circuito.unroutes"/>
      <outfile xil_pn:name="circuito.xpi"/>
      <outfile xil_pn:name="circuito_pad.csv"/>
      <outfile xil_pn:name="circuito_pad.txt"/>
      <outfile xil_pn:name="circuito_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1536851155" xil_pn:in_ck="5169919608621834661" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1536851149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="circuito.bgn"/>
      <outfile xil_pn:name="circuito.bit"/>
      <outfile xil_pn:name="circuito.drc"/>
      <outfile xil_pn:name="circuito.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1536851149" xil_pn:in_ck="-1197483003957365598" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1536851146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="circuito.twr"/>
      <outfile xil_pn:name="circuito.twx"/>
    </transform>
  </transforms>

</generated_project>
