

================================================================
== Vitis HLS Report for 'output_layer_Pipeline_NEURONS_STATE_RESET_LOOP'
================================================================
* Date:           Tue Oct 29 15:19:22 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.147 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURONS_STATE_RESET_LOOP  |       16|       16|         1|          1|          1|    16|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     55|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln204_fu_71_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln204_fu_56_p2  |      icmp|   0|  0|  14|           6|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          12|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_neuron_state_index_2  |   9|          2|    6|         12|
    |neuron_state_index_fu_30               |   9|          2|    6|         12|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  27|          6|   13|         26|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  1|   0|    1|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |neuron_state_index_fu_30  |  6|   0|    6|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     |  8|   0|    8|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  output_layer_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  output_layer_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  output_layer_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  output_layer_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  output_layer_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  output_layer_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|NEURONS_STATE_address0  |  out|    8|   ap_memory|                                   NEURONS_STATE|         array|
|NEURONS_STATE_ce0       |  out|    1|   ap_memory|                                   NEURONS_STATE|         array|
|NEURONS_STATE_we0       |  out|    1|   ap_memory|                                   NEURONS_STATE|         array|
|NEURONS_STATE_d0        |  out|    1|   ap_memory|                                   NEURONS_STATE|         array|
+------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%neuron_state_index = alloca i32 1"   --->   Operation 4 'alloca' 'neuron_state_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 32, i6 %neuron_state_index"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i291"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%neuron_state_index_2 = load i6 %neuron_state_index" [src/RNI.cpp:204->src/RNI.cpp:178]   --->   Operation 7 'load' 'neuron_state_index_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.82ns)   --->   "%icmp_ln204 = icmp_eq  i6 %neuron_state_index_2, i6 48" [src/RNI.cpp:204->src/RNI.cpp:178]   --->   Operation 9 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %for.inc.i291.split, void %_Z19reset_neuron_states6ap_intILi16EE.exit.exitStub" [src/RNI.cpp:204->src/RNI.cpp:178]   --->   Operation 11 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%neuron_state_index_cast_cast_cast = sext i6 %neuron_state_index_2" [src/RNI.cpp:204->src/RNI.cpp:178]   --->   Operation 12 'sext' 'neuron_state_index_cast_cast_cast' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%neuron_state_index_cast_cast_cast_cast = zext i8 %neuron_state_index_cast_cast_cast" [src/RNI.cpp:204->src/RNI.cpp:178]   --->   Operation 13 'zext' 'neuron_state_index_cast_cast_cast_cast' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/RNI.cpp:204->src/RNI.cpp:178]   --->   Operation 14 'specloopname' 'specloopname_ln204' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %neuron_state_index_cast_cast_cast_cast" [src/RNI.cpp:206->src/RNI.cpp:178]   --->   Operation 15 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%store_ln206 = store i1 0, i8 %NEURONS_STATE_addr" [src/RNI.cpp:206->src/RNI.cpp:178]   --->   Operation 16 'store' 'store_ln206' <Predicate = (!icmp_ln204)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 244> <RAM>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln204 = add i6 %neuron_state_index_2, i6 1" [src/RNI.cpp:204->src/RNI.cpp:178]   --->   Operation 17 'add' 'add_ln204' <Predicate = (!icmp_ln204)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln204 = store i6 %add_ln204, i6 %neuron_state_index" [src/RNI.cpp:204->src/RNI.cpp:178]   --->   Operation 18 'store' 'store_ln204' <Predicate = (!icmp_ln204)> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln204 = br void %for.inc.i291" [src/RNI.cpp:204->src/RNI.cpp:178]   --->   Operation 19 'br' 'br_ln204' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln204)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
neuron_state_index                     (alloca           ) [ 01]
store_ln0                              (store            ) [ 00]
br_ln0                                 (br               ) [ 00]
neuron_state_index_2                   (load             ) [ 00]
specpipeline_ln0                       (specpipeline     ) [ 00]
icmp_ln204                             (icmp             ) [ 01]
speclooptripcount_ln0                  (speclooptripcount) [ 00]
br_ln204                               (br               ) [ 00]
neuron_state_index_cast_cast_cast      (sext             ) [ 00]
neuron_state_index_cast_cast_cast_cast (zext             ) [ 00]
specloopname_ln204                     (specloopname     ) [ 00]
NEURONS_STATE_addr                     (getelementptr    ) [ 00]
store_ln206                            (store            ) [ 00]
add_ln204                              (add              ) [ 00]
store_ln204                            (store            ) [ 00]
br_ln204                               (br               ) [ 00]
ret_ln0                                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="neuron_state_index_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neuron_state_index/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="NEURONS_STATE_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="8" slack="0"/>
<pin id="38" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="store_ln206_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="8" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="store_ln0_store_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="6" slack="0"/>
<pin id="50" dir="0" index="1" bw="6" slack="0"/>
<pin id="51" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="neuron_state_index_2_load_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="6" slack="0"/>
<pin id="55" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_state_index_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="icmp_ln204_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="neuron_state_index_cast_cast_cast_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="neuron_state_index_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="neuron_state_index_cast_cast_cast_cast_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="neuron_state_index_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="add_ln204_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln204_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="6" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/1 "/>
</bind>
</comp>

<comp id="82" class="1005" name="neuron_state_index_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="neuron_state_index "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="24" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="26" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="47"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="60"><net_src comp="53" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="53" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="75"><net_src comp="53" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="71" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="30" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="87"><net_src comp="82" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="88"><net_src comp="82" pin="1"/><net_sink comp="77" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_STATE | {1 }
 - Input state : 
	Port: output_layer_Pipeline_NEURONS_STATE_RESET_LOOP : NEURONS_STATE | {}
  - Chain level:
	State 1
		store_ln0 : 1
		neuron_state_index_2 : 1
		icmp_ln204 : 2
		br_ln204 : 3
		neuron_state_index_cast_cast_cast : 2
		neuron_state_index_cast_cast_cast_cast : 3
		NEURONS_STATE_addr : 4
		store_ln206 : 5
		add_ln204 : 2
		store_ln204 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|
| Operation|                Functional Unit               |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|
|   icmp   |               icmp_ln204_fu_56               |    0    |    14   |
|----------|----------------------------------------------|---------|---------|
|    add   |                add_ln204_fu_71               |    0    |    14   |
|----------|----------------------------------------------|---------|---------|
|   sext   |    neuron_state_index_cast_cast_cast_fu_62   |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   zext   | neuron_state_index_cast_cast_cast_cast_fu_66 |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   Total  |                                              |    0    |    28   |
|----------|----------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|neuron_state_index_reg_82|    6   |
+-------------------------+--------+
|          Total          |    6   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   28   |
+-----------+--------+--------+
