# aclk {FREQ_HZ 64000000 CLK_DOMAIN design_1_usp_rf_data_converter_0_0_clk_adc0 PHASE 0.0}
# Clock Domain: design_1_usp_rf_data_converter_0_0_clk_adc0
create_clock -name aclk -period 15.625 [get_ports aclk]
# Generated clocks
