<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1601311651">
  <File Type="VDS-TIMINGSUMMARY" Name="top_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="top.dcp"/>
  <File Type="RDS-UTIL-PB" Name="top_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="top_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="top_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="top.vds"/>
  <File Type="REPORTS-TCL" Name="top_reports.tcl"/>
  <File Type="VDS-TIMING-PB" Name="top_timing_summary_synth.pb"/>
  <File Type="PA-TCL" Name="top.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/bram_intf/bram_intf.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../vivado/libraries/my_ip/bram_intf/bram_intf.v"/>
        <Attr Name="ImportTime" Val="1596695513"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/bram_read/bram_reader.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../icarus_tb/bram_read/bram_reader.v"/>
        <Attr Name="ImportTime" Val="1598110365"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../vivado/models/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/bd/system/system.bd"/>
        <Attr Name="ImportTime" Val="1593816643"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/hdl/system_wrapper.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../vivado/models/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/bd/system/hdl/system_wrapper.v"/>
        <Attr Name="ImportTime" Val="1593816599"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/cfg/clocks.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../vivado/models/redpitaya_guide/cfg/clocks.xdc"/>
        <Attr Name="ImportTime" Val="1588276661"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/cfg/ports.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../vivado/models/redpitaya_guide/cfg/ports.xdc"/>
        <Attr Name="ImportTime" Val="1588276661"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design">
      <Option Id="FsmExtraction">1</Option>
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="ShregMinSize">5</Option>
      <Option Id="RepFanoutThreshold">400</Option>
      <Option Id="ResourceSharing">2</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="system_bram_reader_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_bram_ctrl_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_msdft_control_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axis_constant_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_bram_intf_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="system_vv_model_2_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_bram_intf_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_blk_mem_gen_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ds_buf_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_dds_compiler_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_bram_intf_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_blk_mem_gen_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ds_buf_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axis_red_pitaya_adc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axis_red_pitaya_dac_0_0"/>
</GenRun>
