# Single-Port-RAM
Functional Verification:-
![image](https://github.com/user-attachments/assets/cbc4ff1a-d4ca-452a-919f-ac8244cfed69)
Post-Synthesis Functional verification
![image](https://github.com/user-attachments/assets/05c125c1-bd50-4758-9dfb-47da6c8d8c38)
Schematic of Single Port RAM:-
![image](https://github.com/user-attachments/assets/5804bc71-4a31-4655-9357-eaaed10bdec8)

Synthesis of Single Port RAM on FPGA:-
![image](https://github.com/user-attachments/assets/23711fd4-3664-41ca-9aa9-470f76f62681)













