|DE2_D5M
CLOCK_27 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN4
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => _.IN1
KEY[3] => _.IN1
SW[0] => SW[0].IN1
SW[1] => LEDR[1].DATAIN
SW[2] => LEDR[2].DATAIN
SW[3] => LEDR[3].DATAIN
SW[4] => LEDR[4].DATAIN
SW[5] => LEDR[5].DATAIN
SW[6] => LEDR[6].DATAIN
SW[7] => LEDR[7].DATAIN
SW[8] => LEDR[8].DATAIN
SW[9] => LEDR[9].DATAIN
SW[10] => LEDR[10].DATAIN
SW[11] => LEDR[11].DATAIN
SW[12] => LEDR[12].DATAIN
SW[13] => LEDR[13].DATAIN
SW[14] => LEDR[14].DATAIN
SW[15] => LEDR[15].DATAIN
SW[16] => SW[16].IN1
SW[17] => LEDR[17].DATAIN
HEX0[0] <= SEG7_LUT_8:u5.oSEG0
HEX0[1] <= SEG7_LUT_8:u5.oSEG0
HEX0[2] <= SEG7_LUT_8:u5.oSEG0
HEX0[3] <= SEG7_LUT_8:u5.oSEG0
HEX0[4] <= SEG7_LUT_8:u5.oSEG0
HEX0[5] <= SEG7_LUT_8:u5.oSEG0
HEX0[6] <= SEG7_LUT_8:u5.oSEG0
HEX1[0] <= SEG7_LUT_8:u5.oSEG1
HEX1[1] <= SEG7_LUT_8:u5.oSEG1
HEX1[2] <= SEG7_LUT_8:u5.oSEG1
HEX1[3] <= SEG7_LUT_8:u5.oSEG1
HEX1[4] <= SEG7_LUT_8:u5.oSEG1
HEX1[5] <= SEG7_LUT_8:u5.oSEG1
HEX1[6] <= SEG7_LUT_8:u5.oSEG1
HEX2[0] <= SEG7_LUT_8:u5.oSEG2
HEX2[1] <= SEG7_LUT_8:u5.oSEG2
HEX2[2] <= SEG7_LUT_8:u5.oSEG2
HEX2[3] <= SEG7_LUT_8:u5.oSEG2
HEX2[4] <= SEG7_LUT_8:u5.oSEG2
HEX2[5] <= SEG7_LUT_8:u5.oSEG2
HEX2[6] <= SEG7_LUT_8:u5.oSEG2
HEX3[0] <= SEG7_LUT_8:u5.oSEG3
HEX3[1] <= SEG7_LUT_8:u5.oSEG3
HEX3[2] <= SEG7_LUT_8:u5.oSEG3
HEX3[3] <= SEG7_LUT_8:u5.oSEG3
HEX3[4] <= SEG7_LUT_8:u5.oSEG3
HEX3[5] <= SEG7_LUT_8:u5.oSEG3
HEX3[6] <= SEG7_LUT_8:u5.oSEG3
HEX4[0] <= SEG7_LUT_8:u5.oSEG4
HEX4[1] <= SEG7_LUT_8:u5.oSEG4
HEX4[2] <= SEG7_LUT_8:u5.oSEG4
HEX4[3] <= SEG7_LUT_8:u5.oSEG4
HEX4[4] <= SEG7_LUT_8:u5.oSEG4
HEX4[5] <= SEG7_LUT_8:u5.oSEG4
HEX4[6] <= SEG7_LUT_8:u5.oSEG4
HEX5[0] <= SEG7_LUT_8:u5.oSEG5
HEX5[1] <= SEG7_LUT_8:u5.oSEG5
HEX5[2] <= SEG7_LUT_8:u5.oSEG5
HEX5[3] <= SEG7_LUT_8:u5.oSEG5
HEX5[4] <= SEG7_LUT_8:u5.oSEG5
HEX5[5] <= SEG7_LUT_8:u5.oSEG5
HEX5[6] <= SEG7_LUT_8:u5.oSEG5
HEX6[0] <= SEG7_LUT_8:u5.oSEG6
HEX6[1] <= SEG7_LUT_8:u5.oSEG6
HEX6[2] <= SEG7_LUT_8:u5.oSEG6
HEX6[3] <= SEG7_LUT_8:u5.oSEG6
HEX6[4] <= SEG7_LUT_8:u5.oSEG6
HEX6[5] <= SEG7_LUT_8:u5.oSEG6
HEX6[6] <= SEG7_LUT_8:u5.oSEG6
HEX7[0] <= SEG7_LUT_8:u5.oSEG7
HEX7[1] <= SEG7_LUT_8:u5.oSEG7
HEX7[2] <= SEG7_LUT_8:u5.oSEG7
HEX7[3] <= SEG7_LUT_8:u5.oSEG7
HEX7[4] <= SEG7_LUT_8:u5.oSEG7
HEX7[5] <= SEG7_LUT_8:u5.oSEG7
HEX7[6] <= SEG7_LUT_8:u5.oSEG7
LEDG[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= SW[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= SW[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= SW[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= SW[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= SW[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= SW[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= SW[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= SW[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= SW[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= SW[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= SW[17].DB_MAX_OUTPUT_PORT_TYPE
UART_TXD <= UART_RXD.DB_MAX_OUTPUT_PORT_TYPE
UART_RXD => UART_TXD.DATAIN
IRDA_TXD <= <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[1] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[2] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[3] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[4] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[5] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[6] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[7] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[8] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[9] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[10] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[11] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[12] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[13] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[14] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[15] <> Sdram_Control_4Port:u7.DQ
DRAM_ADDR[0] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[1] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[2] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[3] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[4] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[5] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[6] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[7] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[8] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[9] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[10] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[11] <= Sdram_Control_4Port:u7.SA
DRAM_LDQM <= Sdram_Control_4Port:u7.DQM
DRAM_UDQM <= Sdram_Control_4Port:u7.DQM
DRAM_WE_N <= Sdram_Control_4Port:u7.WE_N
DRAM_CAS_N <= Sdram_Control_4Port:u7.CAS_N
DRAM_RAS_N <= Sdram_Control_4Port:u7.RAS_N
DRAM_CS_N <= Sdram_Control_4Port:u7.CS_N
DRAM_BA_0 <= Sdram_Control_4Port:u7.BA
DRAM_BA_1 <= Sdram_Control_4Port:u7.BA
DRAM_CLK <= sdram_pll:u6.c1
DRAM_CKE <= Sdram_Control_4Port:u7.CKE
FL_DQ[0] <> <UNC>
FL_DQ[1] <> <UNC>
FL_DQ[2] <> <UNC>
FL_DQ[3] <> <UNC>
FL_DQ[4] <> <UNC>
FL_DQ[5] <> <UNC>
FL_DQ[6] <> <UNC>
FL_DQ[7] <> <UNC>
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <GND>
FL_RST_N <= <GND>
FL_OE_N <= <GND>
FL_CE_N <= <GND>
SRAM_DQ[0] <> <UNC>
SRAM_DQ[1] <> <UNC>
SRAM_DQ[2] <> <UNC>
SRAM_DQ[3] <> <UNC>
SRAM_DQ[4] <> <UNC>
SRAM_DQ[5] <> <UNC>
SRAM_DQ[6] <> <UNC>
SRAM_DQ[7] <> <UNC>
SRAM_DQ[8] <> <UNC>
SRAM_DQ[9] <> <UNC>
SRAM_DQ[10] <> <UNC>
SRAM_DQ[11] <> <UNC>
SRAM_DQ[12] <> <UNC>
SRAM_DQ[13] <> <UNC>
SRAM_DQ[14] <> <UNC>
SRAM_DQ[15] <> <UNC>
SRAM_ADDR[0] <= <GND>
SRAM_ADDR[1] <= <GND>
SRAM_ADDR[2] <= <GND>
SRAM_ADDR[3] <= <GND>
SRAM_ADDR[4] <= <GND>
SRAM_ADDR[5] <= <GND>
SRAM_ADDR[6] <= <GND>
SRAM_ADDR[7] <= <GND>
SRAM_ADDR[8] <= <GND>
SRAM_ADDR[9] <= <GND>
SRAM_ADDR[10] <= <GND>
SRAM_ADDR[11] <= <GND>
SRAM_ADDR[12] <= <GND>
SRAM_ADDR[13] <= <GND>
SRAM_ADDR[14] <= <GND>
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_UB_N <= <GND>
SRAM_LB_N <= <GND>
SRAM_WE_N <= <GND>
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <GND>
OTG_RD_N <= <GND>
OTG_WR_N <= <GND>
OTG_RST_N <= <GND>
OTG_FSPEED <= <GND>
OTG_LSPEED <= <GND>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N <= <GND>
OTG_DACK1_N <= <GND>
LCD_ON <= <GND>
LCD_BLON <= <GND>
LCD_RW <= <GND>
LCD_EN <= <GND>
LCD_RS <= <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
SD_DAT <> <UNC>
SD_DAT3 <> <UNC>
SD_CMD <> <UNC>
SD_CLK <= <GND>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <> <UNC>
I2C_SCLK <= <GND>
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_CLK <= VGA_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
VGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
VGA_BLANK <= VGA_Controller:u1.oVGA_BLANK
VGA_SYNC <= VGA_Controller:u1.oVGA_SYNC
VGA_R[0] <= VGA_Controller:u1.oVGA_R
VGA_R[1] <= VGA_Controller:u1.oVGA_R
VGA_R[2] <= VGA_Controller:u1.oVGA_R
VGA_R[3] <= VGA_Controller:u1.oVGA_R
VGA_R[4] <= VGA_Controller:u1.oVGA_R
VGA_R[5] <= VGA_Controller:u1.oVGA_R
VGA_R[6] <= VGA_Controller:u1.oVGA_R
VGA_R[7] <= VGA_Controller:u1.oVGA_R
VGA_R[8] <= VGA_Controller:u1.oVGA_R
VGA_R[9] <= VGA_Controller:u1.oVGA_R
VGA_G[0] <= VGA_Controller:u1.oVGA_G
VGA_G[1] <= VGA_Controller:u1.oVGA_G
VGA_G[2] <= VGA_Controller:u1.oVGA_G
VGA_G[3] <= VGA_Controller:u1.oVGA_G
VGA_G[4] <= VGA_Controller:u1.oVGA_G
VGA_G[5] <= VGA_Controller:u1.oVGA_G
VGA_G[6] <= VGA_Controller:u1.oVGA_G
VGA_G[7] <= VGA_Controller:u1.oVGA_G
VGA_G[8] <= VGA_Controller:u1.oVGA_G
VGA_G[9] <= VGA_Controller:u1.oVGA_G
VGA_B[0] <= VGA_Controller:u1.oVGA_B
VGA_B[1] <= VGA_Controller:u1.oVGA_B
VGA_B[2] <= VGA_Controller:u1.oVGA_B
VGA_B[3] <= VGA_Controller:u1.oVGA_B
VGA_B[4] <= VGA_Controller:u1.oVGA_B
VGA_B[5] <= VGA_Controller:u1.oVGA_B
VGA_B[6] <= VGA_Controller:u1.oVGA_B
VGA_B[7] <= VGA_Controller:u1.oVGA_B
VGA_B[8] <= VGA_Controller:u1.oVGA_B
VGA_B[9] <= VGA_Controller:u1.oVGA_B
ENET_DATA[0] <> <UNC>
ENET_DATA[1] <> <UNC>
ENET_DATA[2] <> <UNC>
ENET_DATA[3] <> <UNC>
ENET_DATA[4] <> <UNC>
ENET_DATA[5] <> <UNC>
ENET_DATA[6] <> <UNC>
ENET_DATA[7] <> <UNC>
ENET_DATA[8] <> <UNC>
ENET_DATA[9] <> <UNC>
ENET_DATA[10] <> <UNC>
ENET_DATA[11] <> <UNC>
ENET_DATA[12] <> <UNC>
ENET_DATA[13] <> <UNC>
ENET_DATA[14] <> <UNC>
ENET_DATA[15] <> <UNC>
ENET_CMD <= <GND>
ENET_CS_N <= <GND>
ENET_WR_N <= <GND>
ENET_RD_N <= <GND>
ENET_RST_N <= <GND>
ENET_INT => ~NO_FANOUT~
ENET_CLK <= <GND>
AUD_ADCLRCK <> <UNC>
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <> <UNC>
AUD_DACDAT <= <GND>
AUD_BCLK <> <UNC>
AUD_XCK <= <GND>
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET <= <GND>
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <VCC>
GPIO_1[20] <> <UNC>
GPIO_1[23] <> I2C_CCD_Config:u8.I2C_SDAT
GPIO_1[24] <> I2C_CCD_Config:u8.I2C_SCLK
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>


|DE2_D5M|VGA_Controller:u1
iRed[0] => mVGA_R[0].DATAB
iRed[1] => mVGA_R[1].DATAB
iRed[2] => mVGA_R[2].DATAB
iRed[3] => mVGA_R[3].DATAB
iRed[4] => mVGA_R[4].DATAB
iRed[5] => mVGA_R[5].DATAB
iRed[6] => mVGA_R[6].DATAB
iRed[7] => mVGA_R[7].DATAB
iRed[8] => mVGA_R[8].DATAB
iRed[9] => mVGA_R[9].DATAB
iGreen[0] => mVGA_G[0].DATAB
iGreen[1] => mVGA_G[1].DATAB
iGreen[2] => mVGA_G[2].DATAB
iGreen[3] => mVGA_G[3].DATAB
iGreen[4] => mVGA_G[4].DATAB
iGreen[5] => mVGA_G[5].DATAB
iGreen[6] => mVGA_G[6].DATAB
iGreen[7] => mVGA_G[7].DATAB
iGreen[8] => mVGA_G[8].DATAB
iGreen[9] => mVGA_G[9].DATAB
iBlue[0] => mVGA_B[0].DATAB
iBlue[1] => mVGA_B[1].DATAB
iBlue[2] => mVGA_B[2].DATAB
iBlue[3] => mVGA_B[3].DATAB
iBlue[4] => mVGA_B[4].DATAB
iBlue[5] => mVGA_B[5].DATAB
iBlue[6] => mVGA_B[6].DATAB
iBlue[7] => mVGA_B[7].DATAB
iBlue[8] => mVGA_B[8].DATAB
iBlue[9] => mVGA_B[9].DATAB
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= oVGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_BLANK <= oVGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => mVGA_V_SYNC.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[10].CLK
iCLK => V_Cont[11].CLK
iCLK => V_Cont[12].CLK
iCLK => mVGA_H_SYNC.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => H_Cont[11].CLK
iCLK => H_Cont[12].CLK
iCLK => oRequest~reg0.CLK
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => oVGA_SYNC~reg0.CLK
iCLK => oVGA_BLANK~reg0.CLK
iCLK => oVGA_B[0]~reg0.CLK
iCLK => oVGA_B[1]~reg0.CLK
iCLK => oVGA_B[2]~reg0.CLK
iCLK => oVGA_B[3]~reg0.CLK
iCLK => oVGA_B[4]~reg0.CLK
iCLK => oVGA_B[5]~reg0.CLK
iCLK => oVGA_B[6]~reg0.CLK
iCLK => oVGA_B[7]~reg0.CLK
iCLK => oVGA_B[8]~reg0.CLK
iCLK => oVGA_B[9]~reg0.CLK
iCLK => oVGA_G[0]~reg0.CLK
iCLK => oVGA_G[1]~reg0.CLK
iCLK => oVGA_G[2]~reg0.CLK
iCLK => oVGA_G[3]~reg0.CLK
iCLK => oVGA_G[4]~reg0.CLK
iCLK => oVGA_G[5]~reg0.CLK
iCLK => oVGA_G[6]~reg0.CLK
iCLK => oVGA_G[7]~reg0.CLK
iCLK => oVGA_G[8]~reg0.CLK
iCLK => oVGA_G[9]~reg0.CLK
iCLK => oVGA_R[0]~reg0.CLK
iCLK => oVGA_R[1]~reg0.CLK
iCLK => oVGA_R[2]~reg0.CLK
iCLK => oVGA_R[3]~reg0.CLK
iCLK => oVGA_R[4]~reg0.CLK
iCLK => oVGA_R[5]~reg0.CLK
iCLK => oVGA_R[6]~reg0.CLK
iCLK => oVGA_R[7]~reg0.CLK
iCLK => oVGA_R[8]~reg0.CLK
iCLK => oVGA_R[9]~reg0.CLK
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => oVGA_SYNC~reg0.ACLR
iRST_N => oVGA_BLANK~reg0.ACLR
iRST_N => oVGA_B[0]~reg0.ACLR
iRST_N => oVGA_B[1]~reg0.ACLR
iRST_N => oVGA_B[2]~reg0.ACLR
iRST_N => oVGA_B[3]~reg0.ACLR
iRST_N => oVGA_B[4]~reg0.ACLR
iRST_N => oVGA_B[5]~reg0.ACLR
iRST_N => oVGA_B[6]~reg0.ACLR
iRST_N => oVGA_B[7]~reg0.ACLR
iRST_N => oVGA_B[8]~reg0.ACLR
iRST_N => oVGA_B[9]~reg0.ACLR
iRST_N => oVGA_G[0]~reg0.ACLR
iRST_N => oVGA_G[1]~reg0.ACLR
iRST_N => oVGA_G[2]~reg0.ACLR
iRST_N => oVGA_G[3]~reg0.ACLR
iRST_N => oVGA_G[4]~reg0.ACLR
iRST_N => oVGA_G[5]~reg0.ACLR
iRST_N => oVGA_G[6]~reg0.ACLR
iRST_N => oVGA_G[7]~reg0.ACLR
iRST_N => oVGA_G[8]~reg0.ACLR
iRST_N => oVGA_G[9]~reg0.ACLR
iRST_N => oVGA_R[0]~reg0.ACLR
iRST_N => oVGA_R[1]~reg0.ACLR
iRST_N => oVGA_R[2]~reg0.ACLR
iRST_N => oVGA_R[3]~reg0.ACLR
iRST_N => oVGA_R[4]~reg0.ACLR
iRST_N => oVGA_R[5]~reg0.ACLR
iRST_N => oVGA_R[6]~reg0.ACLR
iRST_N => oVGA_R[7]~reg0.ACLR
iRST_N => oVGA_R[8]~reg0.ACLR
iRST_N => oVGA_R[9]~reg0.ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => mVGA_V_SYNC.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => V_Cont[11].ACLR
iRST_N => V_Cont[12].ACLR
iRST_N => mVGA_H_SYNC.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[11].ACLR
iRST_N => H_Cont[12].ACLR


|DE2_D5M|sobel_top:sobel_top0
clk => clk.IN7
rst_n => rst_n.IN7
per_clken => per_clken.IN1
R_in[0] => R_in[0].IN1
R_in[1] => R_in[1].IN1
R_in[2] => R_in[2].IN1
R_in[3] => R_in[3].IN1
R_in[4] => R_in[4].IN1
R_in[5] => R_in[5].IN1
R_in[6] => R_in[6].IN1
R_in[7] => R_in[7].IN1
R_in[8] => R_in[8].IN1
R_in[9] => R_in[9].IN1
G_in[0] => G_in[0].IN1
G_in[1] => G_in[1].IN1
G_in[2] => G_in[2].IN1
G_in[3] => G_in[3].IN1
G_in[4] => G_in[4].IN1
G_in[5] => G_in[5].IN1
G_in[6] => G_in[6].IN1
G_in[7] => G_in[7].IN1
G_in[8] => G_in[8].IN1
G_in[9] => G_in[9].IN1
B_in[0] => B_in[0].IN1
B_in[1] => B_in[1].IN1
B_in[2] => B_in[2].IN1
B_in[3] => B_in[3].IN1
B_in[4] => B_in[4].IN1
B_in[5] => B_in[5].IN1
B_in[6] => B_in[6].IN1
B_in[7] => B_in[7].IN1
B_in[8] => B_in[8].IN1
B_in[9] => B_in[9].IN1
out_data[0] <= algorithm:algorithm0.finaloutcome
out_data[1] <= algorithm:algorithm0.finaloutcome
out_data[2] <= algorithm:algorithm0.finaloutcome
out_data[3] <= algorithm:algorithm0.finaloutcome
out_data[4] <= algorithm:algorithm0.finaloutcome
out_data[5] <= algorithm:algorithm0.finaloutcome
out_data[6] <= algorithm:algorithm0.finaloutcome
out_data[7] <= algorithm:algorithm0.finaloutcome
out_data[8] <= algorithm:algorithm0.finaloutcome
out_data[9] <= algorithm:algorithm0.finaloutcome


|DE2_D5M|sobel_top:sobel_top0|color_space:color_space0
clock => per_clken_r[0].CLK
clock => per_clken_r[1].CLK
clock => per_clken_r[2].CLK
clock => Gxn0_368__Bxn0_071___Rxp0_439__128[0].CLK
clock => Gxn0_368__Bxn0_071___Rxp0_439__128[1].CLK
clock => Gxn0_368__Bxn0_071___Rxp0_439__128[2].CLK
clock => Gxn0_368__Bxn0_071___Rxp0_439__128[3].CLK
clock => Gxn0_368__Bxn0_071___Rxp0_439__128[4].CLK
clock => Gxn0_368__Bxn0_071___Rxp0_439__128[5].CLK
clock => Gxn0_368__Bxn0_071___Rxp0_439__128[6].CLK
clock => Gxn0_368__Bxn0_071___Rxp0_439__128[7].CLK
clock => Gxn0_368__Bxn0_071___Rxp0_439__128[8].CLK
clock => Gxn0_368__Bxn0_071___Rxp0_439__128[9].CLK
clock => Rxn0_148__Gxn0_291___Bxp0_439__128[0].CLK
clock => Rxn0_148__Gxn0_291___Bxp0_439__128[1].CLK
clock => Rxn0_148__Gxn0_291___Bxp0_439__128[2].CLK
clock => Rxn0_148__Gxn0_291___Bxp0_439__128[3].CLK
clock => Rxn0_148__Gxn0_291___Bxp0_439__128[4].CLK
clock => Rxn0_148__Gxn0_291___Bxp0_439__128[5].CLK
clock => Rxn0_148__Gxn0_291___Bxp0_439__128[6].CLK
clock => Rxn0_148__Gxn0_291___Bxp0_439__128[7].CLK
clock => Rxn0_148__Gxn0_291___Bxp0_439__128[8].CLK
clock => Rxn0_148__Gxn0_291___Bxp0_439__128[9].CLK
clock => Rxp0_257__Gxp0_504___Bxp0_098__16[0].CLK
clock => Rxp0_257__Gxp0_504___Bxp0_098__16[1].CLK
clock => Rxp0_257__Gxp0_504___Bxp0_098__16[2].CLK
clock => Rxp0_257__Gxp0_504___Bxp0_098__16[3].CLK
clock => Rxp0_257__Gxp0_504___Bxp0_098__16[4].CLK
clock => Rxp0_257__Gxp0_504___Bxp0_098__16[5].CLK
clock => Rxp0_257__Gxp0_504___Bxp0_098__16[6].CLK
clock => Rxp0_257__Gxp0_504___Bxp0_098__16[7].CLK
clock => Rxp0_257__Gxp0_504___Bxp0_098__16[8].CLK
clock => Rxp0_257__Gxp0_504___Bxp0_098__16[9].CLK
clock => Rxp0_439__128[0].CLK
clock => Rxp0_439__128[1].CLK
clock => Rxp0_439__128[2].CLK
clock => Rxp0_439__128[3].CLK
clock => Rxp0_439__128[4].CLK
clock => Rxp0_439__128[5].CLK
clock => Rxp0_439__128[6].CLK
clock => Rxp0_439__128[7].CLK
clock => Rxp0_439__128[8].CLK
clock => Rxp0_439__128[9].CLK
clock => Bxp0_439__128[0].CLK
clock => Bxp0_439__128[1].CLK
clock => Bxp0_439__128[2].CLK
clock => Bxp0_439__128[3].CLK
clock => Bxp0_439__128[4].CLK
clock => Bxp0_439__128[5].CLK
clock => Bxp0_439__128[6].CLK
clock => Bxp0_439__128[7].CLK
clock => Bxp0_439__128[8].CLK
clock => Bxp0_439__128[9].CLK
clock => Bxp0_098__16[0].CLK
clock => Bxp0_098__16[1].CLK
clock => Bxp0_098__16[2].CLK
clock => Bxp0_098__16[3].CLK
clock => Bxp0_098__16[4].CLK
clock => Bxp0_098__16[5].CLK
clock => Bxp0_098__16[6].CLK
clock => Bxp0_098__16[7].CLK
clock => Bxp0_098__16[8].CLK
clock => Bxp0_098__16[9].CLK
clock => Gxn0_368__Bxn0_071[0].CLK
clock => Gxn0_368__Bxn0_071[1].CLK
clock => Gxn0_368__Bxn0_071[2].CLK
clock => Gxn0_368__Bxn0_071[3].CLK
clock => Gxn0_368__Bxn0_071[4].CLK
clock => Gxn0_368__Bxn0_071[5].CLK
clock => Gxn0_368__Bxn0_071[6].CLK
clock => Gxn0_368__Bxn0_071[7].CLK
clock => Gxn0_368__Bxn0_071[8].CLK
clock => Gxn0_368__Bxn0_071[9].CLK
clock => Rxn0_148__Gxn0_291[0].CLK
clock => Rxn0_148__Gxn0_291[1].CLK
clock => Rxn0_148__Gxn0_291[2].CLK
clock => Rxn0_148__Gxn0_291[3].CLK
clock => Rxn0_148__Gxn0_291[4].CLK
clock => Rxn0_148__Gxn0_291[5].CLK
clock => Rxn0_148__Gxn0_291[6].CLK
clock => Rxn0_148__Gxn0_291[7].CLK
clock => Rxn0_148__Gxn0_291[8].CLK
clock => Rxn0_148__Gxn0_291[9].CLK
clock => Rxp0_257__Gxp0_504[0].CLK
clock => Rxp0_257__Gxp0_504[1].CLK
clock => Rxp0_257__Gxp0_504[2].CLK
clock => Rxp0_257__Gxp0_504[3].CLK
clock => Rxp0_257__Gxp0_504[4].CLK
clock => Rxp0_257__Gxp0_504[5].CLK
clock => Rxp0_257__Gxp0_504[6].CLK
clock => Rxp0_257__Gxp0_504[7].CLK
clock => Rxp0_257__Gxp0_504[8].CLK
clock => Rxp0_257__Gxp0_504[9].CLK
clock => Bxn0_071[12].CLK
clock => Bxn0_071[13].CLK
clock => Bxn0_071[14].CLK
clock => Bxn0_071[15].CLK
clock => Bxn0_071[16].CLK
clock => Bxn0_071[17].CLK
clock => Bxn0_071[18].CLK
clock => Bxn0_071[19].CLK
clock => Bxn0_071[20].CLK
clock => Bxn0_071[21].CLK
clock => Bxp0_439[12].CLK
clock => Bxp0_439[13].CLK
clock => Bxp0_439[14].CLK
clock => Bxp0_439[15].CLK
clock => Bxp0_439[16].CLK
clock => Bxp0_439[17].CLK
clock => Bxp0_439[18].CLK
clock => Bxp0_439[19].CLK
clock => Bxp0_439[20].CLK
clock => Bxp0_439[21].CLK
clock => Bxp0_098[12].CLK
clock => Bxp0_098[13].CLK
clock => Bxp0_098[14].CLK
clock => Bxp0_098[15].CLK
clock => Bxp0_098[16].CLK
clock => Bxp0_098[17].CLK
clock => Bxp0_098[18].CLK
clock => Bxp0_098[19].CLK
clock => Bxp0_098[20].CLK
clock => Bxp0_098[21].CLK
clock => Gxn0_368[12].CLK
clock => Gxn0_368[13].CLK
clock => Gxn0_368[14].CLK
clock => Gxn0_368[15].CLK
clock => Gxn0_368[16].CLK
clock => Gxn0_368[17].CLK
clock => Gxn0_368[18].CLK
clock => Gxn0_368[19].CLK
clock => Gxn0_368[20].CLK
clock => Gxn0_368[21].CLK
clock => Gxn0_291[12].CLK
clock => Gxn0_291[13].CLK
clock => Gxn0_291[14].CLK
clock => Gxn0_291[15].CLK
clock => Gxn0_291[16].CLK
clock => Gxn0_291[17].CLK
clock => Gxn0_291[18].CLK
clock => Gxn0_291[19].CLK
clock => Gxn0_291[20].CLK
clock => Gxn0_291[21].CLK
clock => Gxp0_504[12].CLK
clock => Gxp0_504[13].CLK
clock => Gxp0_504[14].CLK
clock => Gxp0_504[15].CLK
clock => Gxp0_504[16].CLK
clock => Gxp0_504[17].CLK
clock => Gxp0_504[18].CLK
clock => Gxp0_504[19].CLK
clock => Gxp0_504[20].CLK
clock => Gxp0_504[21].CLK
clock => Rxp0_439[12].CLK
clock => Rxp0_439[13].CLK
clock => Rxp0_439[14].CLK
clock => Rxp0_439[15].CLK
clock => Rxp0_439[16].CLK
clock => Rxp0_439[17].CLK
clock => Rxp0_439[18].CLK
clock => Rxp0_439[19].CLK
clock => Rxp0_439[20].CLK
clock => Rxp0_439[21].CLK
clock => Rxn0_148[12].CLK
clock => Rxn0_148[13].CLK
clock => Rxn0_148[14].CLK
clock => Rxn0_148[15].CLK
clock => Rxn0_148[16].CLK
clock => Rxn0_148[17].CLK
clock => Rxn0_148[18].CLK
clock => Rxn0_148[19].CLK
clock => Rxn0_148[20].CLK
clock => Rxn0_148[21].CLK
clock => Rxp0_257[12].CLK
clock => Rxp0_257[13].CLK
clock => Rxp0_257[14].CLK
clock => Rxp0_257[15].CLK
clock => Rxp0_257[16].CLK
clock => Rxp0_257[17].CLK
clock => Rxp0_257[18].CLK
clock => Rxp0_257[19].CLK
clock => Rxp0_257[20].CLK
clock => Rxp0_257[21].CLK
rst_n => Bxn0_071[12].ACLR
rst_n => Bxn0_071[13].ACLR
rst_n => Bxn0_071[14].ACLR
rst_n => Bxn0_071[15].ACLR
rst_n => Bxn0_071[16].ACLR
rst_n => Bxn0_071[17].ACLR
rst_n => Bxn0_071[18].ACLR
rst_n => Bxn0_071[19].ACLR
rst_n => Bxn0_071[20].ACLR
rst_n => Bxn0_071[21].ACLR
rst_n => Bxp0_439[12].ACLR
rst_n => Bxp0_439[13].ACLR
rst_n => Bxp0_439[14].ACLR
rst_n => Bxp0_439[15].ACLR
rst_n => Bxp0_439[16].ACLR
rst_n => Bxp0_439[17].ACLR
rst_n => Bxp0_439[18].ACLR
rst_n => Bxp0_439[19].ACLR
rst_n => Bxp0_439[20].ACLR
rst_n => Bxp0_439[21].ACLR
rst_n => Bxp0_098[12].ACLR
rst_n => Bxp0_098[13].ACLR
rst_n => Bxp0_098[14].ACLR
rst_n => Bxp0_098[15].ACLR
rst_n => Bxp0_098[16].ACLR
rst_n => Bxp0_098[17].ACLR
rst_n => Bxp0_098[18].ACLR
rst_n => Bxp0_098[19].ACLR
rst_n => Bxp0_098[20].ACLR
rst_n => Bxp0_098[21].ACLR
rst_n => Gxn0_368[12].ACLR
rst_n => Gxn0_368[13].ACLR
rst_n => Gxn0_368[14].ACLR
rst_n => Gxn0_368[15].ACLR
rst_n => Gxn0_368[16].ACLR
rst_n => Gxn0_368[17].ACLR
rst_n => Gxn0_368[18].ACLR
rst_n => Gxn0_368[19].ACLR
rst_n => Gxn0_368[20].ACLR
rst_n => Gxn0_368[21].ACLR
rst_n => Gxn0_291[12].ACLR
rst_n => Gxn0_291[13].ACLR
rst_n => Gxn0_291[14].ACLR
rst_n => Gxn0_291[15].ACLR
rst_n => Gxn0_291[16].ACLR
rst_n => Gxn0_291[17].ACLR
rst_n => Gxn0_291[18].ACLR
rst_n => Gxn0_291[19].ACLR
rst_n => Gxn0_291[20].ACLR
rst_n => Gxn0_291[21].ACLR
rst_n => Gxp0_504[12].ACLR
rst_n => Gxp0_504[13].ACLR
rst_n => Gxp0_504[14].ACLR
rst_n => Gxp0_504[15].ACLR
rst_n => Gxp0_504[16].ACLR
rst_n => Gxp0_504[17].ACLR
rst_n => Gxp0_504[18].ACLR
rst_n => Gxp0_504[19].ACLR
rst_n => Gxp0_504[20].ACLR
rst_n => Gxp0_504[21].ACLR
rst_n => Rxp0_439[12].ACLR
rst_n => Rxp0_439[13].ACLR
rst_n => Rxp0_439[14].ACLR
rst_n => Rxp0_439[15].ACLR
rst_n => Rxp0_439[16].ACLR
rst_n => Rxp0_439[17].ACLR
rst_n => Rxp0_439[18].ACLR
rst_n => Rxp0_439[19].ACLR
rst_n => Rxp0_439[20].ACLR
rst_n => Rxp0_439[21].ACLR
rst_n => Rxn0_148[12].ACLR
rst_n => Rxn0_148[13].ACLR
rst_n => Rxn0_148[14].ACLR
rst_n => Rxn0_148[15].ACLR
rst_n => Rxn0_148[16].ACLR
rst_n => Rxn0_148[17].ACLR
rst_n => Rxn0_148[18].ACLR
rst_n => Rxn0_148[19].ACLR
rst_n => Rxn0_148[20].ACLR
rst_n => Rxn0_148[21].ACLR
rst_n => Rxp0_257[12].ACLR
rst_n => Rxp0_257[13].ACLR
rst_n => Rxp0_257[14].ACLR
rst_n => Rxp0_257[15].ACLR
rst_n => Rxp0_257[16].ACLR
rst_n => Rxp0_257[17].ACLR
rst_n => Rxp0_257[18].ACLR
rst_n => Rxp0_257[19].ACLR
rst_n => Rxp0_257[20].ACLR
rst_n => Rxp0_257[21].ACLR
rst_n => Gxn0_368__Bxn0_071___Rxp0_439__128[0].ACLR
rst_n => Gxn0_368__Bxn0_071___Rxp0_439__128[1].ACLR
rst_n => Gxn0_368__Bxn0_071___Rxp0_439__128[2].ACLR
rst_n => Gxn0_368__Bxn0_071___Rxp0_439__128[3].ACLR
rst_n => Gxn0_368__Bxn0_071___Rxp0_439__128[4].ACLR
rst_n => Gxn0_368__Bxn0_071___Rxp0_439__128[5].ACLR
rst_n => Gxn0_368__Bxn0_071___Rxp0_439__128[6].ACLR
rst_n => Gxn0_368__Bxn0_071___Rxp0_439__128[7].ACLR
rst_n => Gxn0_368__Bxn0_071___Rxp0_439__128[8].ACLR
rst_n => Gxn0_368__Bxn0_071___Rxp0_439__128[9].ACLR
rst_n => Rxn0_148__Gxn0_291___Bxp0_439__128[0].ACLR
rst_n => Rxn0_148__Gxn0_291___Bxp0_439__128[1].ACLR
rst_n => Rxn0_148__Gxn0_291___Bxp0_439__128[2].ACLR
rst_n => Rxn0_148__Gxn0_291___Bxp0_439__128[3].ACLR
rst_n => Rxn0_148__Gxn0_291___Bxp0_439__128[4].ACLR
rst_n => Rxn0_148__Gxn0_291___Bxp0_439__128[5].ACLR
rst_n => Rxn0_148__Gxn0_291___Bxp0_439__128[6].ACLR
rst_n => Rxn0_148__Gxn0_291___Bxp0_439__128[7].ACLR
rst_n => Rxn0_148__Gxn0_291___Bxp0_439__128[8].ACLR
rst_n => Rxn0_148__Gxn0_291___Bxp0_439__128[9].ACLR
rst_n => Rxp0_257__Gxp0_504___Bxp0_098__16[0].ACLR
rst_n => Rxp0_257__Gxp0_504___Bxp0_098__16[1].ACLR
rst_n => Rxp0_257__Gxp0_504___Bxp0_098__16[2].ACLR
rst_n => Rxp0_257__Gxp0_504___Bxp0_098__16[3].ACLR
rst_n => Rxp0_257__Gxp0_504___Bxp0_098__16[4].ACLR
rst_n => Rxp0_257__Gxp0_504___Bxp0_098__16[5].ACLR
rst_n => Rxp0_257__Gxp0_504___Bxp0_098__16[6].ACLR
rst_n => Rxp0_257__Gxp0_504___Bxp0_098__16[7].ACLR
rst_n => Rxp0_257__Gxp0_504___Bxp0_098__16[8].ACLR
rst_n => Rxp0_257__Gxp0_504___Bxp0_098__16[9].ACLR
rst_n => per_clken_r[0].ACLR
rst_n => per_clken_r[1].ACLR
rst_n => per_clken_r[2].ACLR
rst_n => Rxp0_439__128[0].ACLR
rst_n => Rxp0_439__128[1].ACLR
rst_n => Rxp0_439__128[2].ACLR
rst_n => Rxp0_439__128[3].ACLR
rst_n => Rxp0_439__128[4].ACLR
rst_n => Rxp0_439__128[5].ACLR
rst_n => Rxp0_439__128[6].ACLR
rst_n => Rxp0_439__128[7].ACLR
rst_n => Rxp0_439__128[8].ACLR
rst_n => Rxp0_439__128[9].ACLR
rst_n => Bxp0_439__128[0].ACLR
rst_n => Bxp0_439__128[1].ACLR
rst_n => Bxp0_439__128[2].ACLR
rst_n => Bxp0_439__128[3].ACLR
rst_n => Bxp0_439__128[4].ACLR
rst_n => Bxp0_439__128[5].ACLR
rst_n => Bxp0_439__128[6].ACLR
rst_n => Bxp0_439__128[7].ACLR
rst_n => Bxp0_439__128[8].ACLR
rst_n => Bxp0_439__128[9].ACLR
rst_n => Bxp0_098__16[0].ACLR
rst_n => Bxp0_098__16[1].ACLR
rst_n => Bxp0_098__16[2].ACLR
rst_n => Bxp0_098__16[3].ACLR
rst_n => Bxp0_098__16[4].ACLR
rst_n => Bxp0_098__16[5].ACLR
rst_n => Bxp0_098__16[6].ACLR
rst_n => Bxp0_098__16[7].ACLR
rst_n => Bxp0_098__16[8].ACLR
rst_n => Bxp0_098__16[9].ACLR
rst_n => Gxn0_368__Bxn0_071[0].ACLR
rst_n => Gxn0_368__Bxn0_071[1].ACLR
rst_n => Gxn0_368__Bxn0_071[2].ACLR
rst_n => Gxn0_368__Bxn0_071[3].ACLR
rst_n => Gxn0_368__Bxn0_071[4].ACLR
rst_n => Gxn0_368__Bxn0_071[5].ACLR
rst_n => Gxn0_368__Bxn0_071[6].ACLR
rst_n => Gxn0_368__Bxn0_071[7].ACLR
rst_n => Gxn0_368__Bxn0_071[8].ACLR
rst_n => Gxn0_368__Bxn0_071[9].ACLR
rst_n => Rxn0_148__Gxn0_291[0].ACLR
rst_n => Rxn0_148__Gxn0_291[1].ACLR
rst_n => Rxn0_148__Gxn0_291[2].ACLR
rst_n => Rxn0_148__Gxn0_291[3].ACLR
rst_n => Rxn0_148__Gxn0_291[4].ACLR
rst_n => Rxn0_148__Gxn0_291[5].ACLR
rst_n => Rxn0_148__Gxn0_291[6].ACLR
rst_n => Rxn0_148__Gxn0_291[7].ACLR
rst_n => Rxn0_148__Gxn0_291[8].ACLR
rst_n => Rxn0_148__Gxn0_291[9].ACLR
rst_n => Rxp0_257__Gxp0_504[0].ACLR
rst_n => Rxp0_257__Gxp0_504[1].ACLR
rst_n => Rxp0_257__Gxp0_504[2].ACLR
rst_n => Rxp0_257__Gxp0_504[3].ACLR
rst_n => Rxp0_257__Gxp0_504[4].ACLR
rst_n => Rxp0_257__Gxp0_504[5].ACLR
rst_n => Rxp0_257__Gxp0_504[6].ACLR
rst_n => Rxp0_257__Gxp0_504[7].ACLR
rst_n => Rxp0_257__Gxp0_504[8].ACLR
rst_n => Rxp0_257__Gxp0_504[9].ACLR
inR[0] => Add0.IN20
inR[0] => Add1.IN20
inR[0] => Add2.IN20
inR[0] => Add3.IN20
inR[0] => Add4.IN20
inR[0] => Add5.IN20
inR[0] => Add6.IN20
inR[0] => Add7.IN20
inR[1] => Add0.IN19
inR[1] => Add1.IN19
inR[1] => Add2.IN19
inR[1] => Add3.IN19
inR[1] => Add4.IN18
inR[1] => Add4.IN19
inR[1] => Add5.IN19
inR[1] => Add6.IN19
inR[1] => Add7.IN19
inR[2] => Add0.IN17
inR[2] => Add0.IN18
inR[2] => Add1.IN18
inR[2] => Add2.IN18
inR[2] => Add3.IN18
inR[2] => Add4.IN16
inR[2] => Add4.IN17
inR[2] => Add5.IN18
inR[2] => Add6.IN18
inR[2] => Add7.IN18
inR[3] => Add0.IN15
inR[3] => Add0.IN16
inR[3] => Add1.IN17
inR[3] => Add2.IN17
inR[3] => Add3.IN17
inR[3] => Add4.IN14
inR[3] => Add4.IN15
inR[3] => Add5.IN17
inR[3] => Add6.IN17
inR[3] => Add7.IN17
inR[4] => Add0.IN13
inR[4] => Add0.IN14
inR[4] => Add1.IN16
inR[4] => Add2.IN16
inR[4] => Add3.IN16
inR[4] => Add4.IN12
inR[4] => Add4.IN13
inR[4] => Add5.IN16
inR[4] => Add6.IN16
inR[4] => Add7.IN16
inR[5] => Add0.IN11
inR[5] => Add0.IN12
inR[5] => Add1.IN15
inR[5] => Add2.IN15
inR[5] => Add3.IN15
inR[5] => Add4.IN10
inR[5] => Add4.IN11
inR[5] => Add5.IN15
inR[5] => Add6.IN15
inR[5] => Add7.IN15
inR[6] => Add0.IN9
inR[6] => Add0.IN10
inR[6] => Add1.IN14
inR[6] => Add2.IN14
inR[6] => Add3.IN14
inR[6] => Add4.IN8
inR[6] => Add4.IN9
inR[6] => Add5.IN14
inR[6] => Add6.IN14
inR[6] => Add7.IN14
inR[7] => Add0.IN7
inR[7] => Add0.IN8
inR[7] => Add1.IN13
inR[7] => Add2.IN13
inR[7] => Add3.IN13
inR[7] => Add4.IN6
inR[7] => Add4.IN7
inR[7] => Add5.IN13
inR[7] => Add6.IN13
inR[7] => Add7.IN13
inR[8] => Add0.IN5
inR[8] => Add0.IN6
inR[8] => Add1.IN12
inR[8] => Add2.IN12
inR[8] => Add3.IN12
inR[8] => Add4.IN4
inR[8] => Add4.IN5
inR[8] => Add5.IN12
inR[8] => Add6.IN12
inR[8] => Add7.IN12
inR[9] => Add0.IN3
inR[9] => Add0.IN4
inR[9] => Add1.IN11
inR[9] => Add2.IN11
inR[9] => Add3.IN11
inR[9] => Add4.IN2
inR[9] => Add4.IN3
inR[9] => Add5.IN11
inR[9] => Add6.IN11
inR[9] => Add7.IN11
inG[0] => Add8.IN20
inG[1] => Add8.IN19
inG[2] => Add8.IN18
inG[3] => Add8.IN17
inG[4] => Add8.IN16
inG[5] => Add8.IN15
inG[6] => Add8.IN14
inG[7] => Add8.IN12
inG[7] => Add8.IN13
inG[8] => Add8.IN10
inG[8] => Add8.IN11
inG[9] => Add8.IN8
inG[9] => Add8.IN9
inB[0] => Add9.IN20
inB[0] => Add10.IN20
inB[0] => Add11.IN20
inB[0] => Add12.IN20
inB[0] => Add13.IN20
inB[0] => Add14.IN20
inB[0] => Add15.IN20
inB[1] => Add9.IN19
inB[1] => Add10.IN19
inB[1] => Add11.IN19
inB[1] => Add12.IN18
inB[1] => Add12.IN19
inB[1] => Add13.IN19
inB[1] => Add14.IN19
inB[1] => Add15.IN19
inB[2] => Add9.IN18
inB[2] => Add10.IN18
inB[2] => Add11.IN18
inB[2] => Add12.IN16
inB[2] => Add12.IN17
inB[2] => Add13.IN18
inB[2] => Add14.IN18
inB[2] => Add15.IN18
inB[3] => Add9.IN17
inB[3] => Add10.IN17
inB[3] => Add11.IN17
inB[3] => Add12.IN14
inB[3] => Add12.IN15
inB[3] => Add13.IN17
inB[3] => Add14.IN17
inB[3] => Add15.IN17
inB[4] => Add9.IN15
inB[4] => Add9.IN16
inB[4] => Add10.IN16
inB[4] => Add11.IN16
inB[4] => Add12.IN12
inB[4] => Add12.IN13
inB[4] => Add13.IN16
inB[4] => Add14.IN16
inB[4] => Add15.IN16
inB[5] => Add9.IN13
inB[5] => Add9.IN14
inB[5] => Add10.IN15
inB[5] => Add11.IN15
inB[5] => Add12.IN10
inB[5] => Add12.IN11
inB[5] => Add13.IN15
inB[5] => Add14.IN15
inB[5] => Add15.IN15
inB[6] => Add9.IN11
inB[6] => Add9.IN12
inB[6] => Add10.IN14
inB[6] => Add11.IN14
inB[6] => Add12.IN8
inB[6] => Add12.IN9
inB[6] => Add13.IN14
inB[6] => Add14.IN14
inB[6] => Add15.IN14
inB[7] => Add9.IN9
inB[7] => Add9.IN10
inB[7] => Add10.IN13
inB[7] => Add11.IN13
inB[7] => Add12.IN6
inB[7] => Add12.IN7
inB[7] => Add13.IN13
inB[7] => Add14.IN13
inB[7] => Add15.IN13
inB[8] => Add9.IN7
inB[8] => Add9.IN8
inB[8] => Add10.IN12
inB[8] => Add11.IN12
inB[8] => Add12.IN4
inB[8] => Add12.IN5
inB[8] => Add13.IN12
inB[8] => Add14.IN12
inB[8] => Add15.IN12
inB[9] => Add9.IN5
inB[9] => Add9.IN6
inB[9] => Add10.IN11
inB[9] => Add11.IN11
inB[9] => Add12.IN2
inB[9] => Add12.IN3
inB[9] => Add13.IN11
inB[9] => Add14.IN11
inB[9] => Add15.IN11
outY[0] <= Rxp0_257__Gxp0_504___Bxp0_098__16[0].DB_MAX_OUTPUT_PORT_TYPE
outY[1] <= Rxp0_257__Gxp0_504___Bxp0_098__16[1].DB_MAX_OUTPUT_PORT_TYPE
outY[2] <= Rxp0_257__Gxp0_504___Bxp0_098__16[2].DB_MAX_OUTPUT_PORT_TYPE
outY[3] <= Rxp0_257__Gxp0_504___Bxp0_098__16[3].DB_MAX_OUTPUT_PORT_TYPE
outY[4] <= Rxp0_257__Gxp0_504___Bxp0_098__16[4].DB_MAX_OUTPUT_PORT_TYPE
outY[5] <= Rxp0_257__Gxp0_504___Bxp0_098__16[5].DB_MAX_OUTPUT_PORT_TYPE
outY[6] <= Rxp0_257__Gxp0_504___Bxp0_098__16[6].DB_MAX_OUTPUT_PORT_TYPE
outY[7] <= Rxp0_257__Gxp0_504___Bxp0_098__16[7].DB_MAX_OUTPUT_PORT_TYPE
outY[8] <= Rxp0_257__Gxp0_504___Bxp0_098__16[8].DB_MAX_OUTPUT_PORT_TYPE
outY[9] <= Rxp0_257__Gxp0_504___Bxp0_098__16[9].DB_MAX_OUTPUT_PORT_TYPE
outCb[0] <= Rxn0_148__Gxn0_291___Bxp0_439__128[0].DB_MAX_OUTPUT_PORT_TYPE
outCb[1] <= Rxn0_148__Gxn0_291___Bxp0_439__128[1].DB_MAX_OUTPUT_PORT_TYPE
outCb[2] <= Rxn0_148__Gxn0_291___Bxp0_439__128[2].DB_MAX_OUTPUT_PORT_TYPE
outCb[3] <= Rxn0_148__Gxn0_291___Bxp0_439__128[3].DB_MAX_OUTPUT_PORT_TYPE
outCb[4] <= Rxn0_148__Gxn0_291___Bxp0_439__128[4].DB_MAX_OUTPUT_PORT_TYPE
outCb[5] <= Rxn0_148__Gxn0_291___Bxp0_439__128[5].DB_MAX_OUTPUT_PORT_TYPE
outCb[6] <= Rxn0_148__Gxn0_291___Bxp0_439__128[6].DB_MAX_OUTPUT_PORT_TYPE
outCb[7] <= Rxn0_148__Gxn0_291___Bxp0_439__128[7].DB_MAX_OUTPUT_PORT_TYPE
outCb[8] <= Rxn0_148__Gxn0_291___Bxp0_439__128[8].DB_MAX_OUTPUT_PORT_TYPE
outCb[9] <= Rxn0_148__Gxn0_291___Bxp0_439__128[9].DB_MAX_OUTPUT_PORT_TYPE
outCr[0] <= Gxn0_368__Bxn0_071___Rxp0_439__128[0].DB_MAX_OUTPUT_PORT_TYPE
outCr[1] <= Gxn0_368__Bxn0_071___Rxp0_439__128[1].DB_MAX_OUTPUT_PORT_TYPE
outCr[2] <= Gxn0_368__Bxn0_071___Rxp0_439__128[2].DB_MAX_OUTPUT_PORT_TYPE
outCr[3] <= Gxn0_368__Bxn0_071___Rxp0_439__128[3].DB_MAX_OUTPUT_PORT_TYPE
outCr[4] <= Gxn0_368__Bxn0_071___Rxp0_439__128[4].DB_MAX_OUTPUT_PORT_TYPE
outCr[5] <= Gxn0_368__Bxn0_071___Rxp0_439__128[5].DB_MAX_OUTPUT_PORT_TYPE
outCr[6] <= Gxn0_368__Bxn0_071___Rxp0_439__128[6].DB_MAX_OUTPUT_PORT_TYPE
outCr[7] <= Gxn0_368__Bxn0_071___Rxp0_439__128[7].DB_MAX_OUTPUT_PORT_TYPE
outCr[8] <= Gxn0_368__Bxn0_071___Rxp0_439__128[8].DB_MAX_OUTPUT_PORT_TYPE
outCr[9] <= Gxn0_368__Bxn0_071___Rxp0_439__128[9].DB_MAX_OUTPUT_PORT_TYPE
ien => per_clken_r[0].DATAIN
oen <= per_clken_r[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|bufferr:bufferr0
clk => clk.IN1
rst_n => matrix_p33[0]~reg0.ACLR
rst_n => matrix_p33[1]~reg0.ACLR
rst_n => matrix_p33[2]~reg0.ACLR
rst_n => matrix_p33[3]~reg0.ACLR
rst_n => matrix_p33[4]~reg0.ACLR
rst_n => matrix_p33[5]~reg0.ACLR
rst_n => matrix_p33[6]~reg0.ACLR
rst_n => matrix_p33[7]~reg0.ACLR
rst_n => matrix_p33[8]~reg0.ACLR
rst_n => matrix_p33[9]~reg0.ACLR
rst_n => matrix_p32[0]~reg0.ACLR
rst_n => matrix_p32[1]~reg0.ACLR
rst_n => matrix_p32[2]~reg0.ACLR
rst_n => matrix_p32[3]~reg0.ACLR
rst_n => matrix_p32[4]~reg0.ACLR
rst_n => matrix_p32[5]~reg0.ACLR
rst_n => matrix_p32[6]~reg0.ACLR
rst_n => matrix_p32[7]~reg0.ACLR
rst_n => matrix_p32[8]~reg0.ACLR
rst_n => matrix_p32[9]~reg0.ACLR
rst_n => matrix_p31[0]~reg0.ACLR
rst_n => matrix_p31[1]~reg0.ACLR
rst_n => matrix_p31[2]~reg0.ACLR
rst_n => matrix_p31[3]~reg0.ACLR
rst_n => matrix_p31[4]~reg0.ACLR
rst_n => matrix_p31[5]~reg0.ACLR
rst_n => matrix_p31[6]~reg0.ACLR
rst_n => matrix_p31[7]~reg0.ACLR
rst_n => matrix_p31[8]~reg0.ACLR
rst_n => matrix_p31[9]~reg0.ACLR
rst_n => matrix_p23[0]~reg0.ACLR
rst_n => matrix_p23[1]~reg0.ACLR
rst_n => matrix_p23[2]~reg0.ACLR
rst_n => matrix_p23[3]~reg0.ACLR
rst_n => matrix_p23[4]~reg0.ACLR
rst_n => matrix_p23[5]~reg0.ACLR
rst_n => matrix_p23[6]~reg0.ACLR
rst_n => matrix_p23[7]~reg0.ACLR
rst_n => matrix_p23[8]~reg0.ACLR
rst_n => matrix_p23[9]~reg0.ACLR
rst_n => matrix_p22[0]~reg0.ACLR
rst_n => matrix_p22[1]~reg0.ACLR
rst_n => matrix_p22[2]~reg0.ACLR
rst_n => matrix_p22[3]~reg0.ACLR
rst_n => matrix_p22[4]~reg0.ACLR
rst_n => matrix_p22[5]~reg0.ACLR
rst_n => matrix_p22[6]~reg0.ACLR
rst_n => matrix_p22[7]~reg0.ACLR
rst_n => matrix_p22[8]~reg0.ACLR
rst_n => matrix_p22[9]~reg0.ACLR
rst_n => matrix_p21[0]~reg0.ACLR
rst_n => matrix_p21[1]~reg0.ACLR
rst_n => matrix_p21[2]~reg0.ACLR
rst_n => matrix_p21[3]~reg0.ACLR
rst_n => matrix_p21[4]~reg0.ACLR
rst_n => matrix_p21[5]~reg0.ACLR
rst_n => matrix_p21[6]~reg0.ACLR
rst_n => matrix_p21[7]~reg0.ACLR
rst_n => matrix_p21[8]~reg0.ACLR
rst_n => matrix_p21[9]~reg0.ACLR
rst_n => matrix_p13[0]~reg0.ACLR
rst_n => matrix_p13[1]~reg0.ACLR
rst_n => matrix_p13[2]~reg0.ACLR
rst_n => matrix_p13[3]~reg0.ACLR
rst_n => matrix_p13[4]~reg0.ACLR
rst_n => matrix_p13[5]~reg0.ACLR
rst_n => matrix_p13[6]~reg0.ACLR
rst_n => matrix_p13[7]~reg0.ACLR
rst_n => matrix_p13[8]~reg0.ACLR
rst_n => matrix_p13[9]~reg0.ACLR
rst_n => matrix_p12[0]~reg0.ACLR
rst_n => matrix_p12[1]~reg0.ACLR
rst_n => matrix_p12[2]~reg0.ACLR
rst_n => matrix_p12[3]~reg0.ACLR
rst_n => matrix_p12[4]~reg0.ACLR
rst_n => matrix_p12[5]~reg0.ACLR
rst_n => matrix_p12[6]~reg0.ACLR
rst_n => matrix_p12[7]~reg0.ACLR
rst_n => matrix_p12[8]~reg0.ACLR
rst_n => matrix_p12[9]~reg0.ACLR
rst_n => matrix_p11[0]~reg0.ACLR
rst_n => matrix_p11[1]~reg0.ACLR
rst_n => matrix_p11[2]~reg0.ACLR
rst_n => matrix_p11[3]~reg0.ACLR
rst_n => matrix_p11[4]~reg0.ACLR
rst_n => matrix_p11[5]~reg0.ACLR
rst_n => matrix_p11[6]~reg0.ACLR
rst_n => matrix_p11[7]~reg0.ACLR
rst_n => matrix_p11[8]~reg0.ACLR
rst_n => matrix_p11[9]~reg0.ACLR
rst_n => per_clken_r[0].ACLR
rst_n => per_clken_r[1].ACLR
rst_n => per_clken_r[2].ACLR
per_img_Y[0] => per_img_Y[0].IN1
per_img_Y[1] => per_img_Y[1].IN1
per_img_Y[2] => per_img_Y[2].IN1
per_img_Y[3] => per_img_Y[3].IN1
per_img_Y[4] => per_img_Y[4].IN1
per_img_Y[5] => per_img_Y[5].IN1
per_img_Y[6] => per_img_Y[6].IN1
per_img_Y[7] => per_img_Y[7].IN1
per_img_Y[8] => per_img_Y[8].IN1
per_img_Y[9] => per_img_Y[9].IN1
aclr => aclr.IN1
matrix_p11[0] <= matrix_p11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[1] <= matrix_p11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[2] <= matrix_p11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[3] <= matrix_p11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[4] <= matrix_p11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[5] <= matrix_p11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[6] <= matrix_p11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[7] <= matrix_p11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[8] <= matrix_p11[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[9] <= matrix_p11[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[0] <= matrix_p12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[1] <= matrix_p12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[2] <= matrix_p12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[3] <= matrix_p12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[4] <= matrix_p12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[5] <= matrix_p12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[6] <= matrix_p12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[7] <= matrix_p12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[8] <= matrix_p12[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[9] <= matrix_p12[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[0] <= matrix_p13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[1] <= matrix_p13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[2] <= matrix_p13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[3] <= matrix_p13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[4] <= matrix_p13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[5] <= matrix_p13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[6] <= matrix_p13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[7] <= matrix_p13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[8] <= matrix_p13[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[9] <= matrix_p13[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[0] <= matrix_p21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[1] <= matrix_p21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[2] <= matrix_p21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[3] <= matrix_p21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[4] <= matrix_p21[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[5] <= matrix_p21[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[6] <= matrix_p21[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[7] <= matrix_p21[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[8] <= matrix_p21[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[9] <= matrix_p21[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[0] <= matrix_p22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[1] <= matrix_p22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[2] <= matrix_p22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[3] <= matrix_p22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[4] <= matrix_p22[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[5] <= matrix_p22[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[6] <= matrix_p22[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[7] <= matrix_p22[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[8] <= matrix_p22[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[9] <= matrix_p22[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[0] <= matrix_p23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[1] <= matrix_p23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[2] <= matrix_p23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[3] <= matrix_p23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[4] <= matrix_p23[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[5] <= matrix_p23[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[6] <= matrix_p23[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[7] <= matrix_p23[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[8] <= matrix_p23[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[9] <= matrix_p23[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[0] <= matrix_p31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[1] <= matrix_p31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[2] <= matrix_p31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[3] <= matrix_p31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[4] <= matrix_p31[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[5] <= matrix_p31[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[6] <= matrix_p31[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[7] <= matrix_p31[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[8] <= matrix_p31[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[9] <= matrix_p31[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[0] <= matrix_p32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[1] <= matrix_p32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[2] <= matrix_p32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[3] <= matrix_p32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[4] <= matrix_p32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[5] <= matrix_p32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[6] <= matrix_p32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[7] <= matrix_p32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[8] <= matrix_p32[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[9] <= matrix_p32[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[0] <= matrix_p33[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[1] <= matrix_p33[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[2] <= matrix_p33[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[3] <= matrix_p33[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[4] <= matrix_p33[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[5] <= matrix_p33[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[6] <= matrix_p33[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[7] <= matrix_p33[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[8] <= matrix_p33[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[9] <= matrix_p33[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ien => ien.IN1
oen <= per_clken_r[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|DE2_D5M|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_4101:auto_generated.shiftin[0]
shiftin[1] => shift_taps_4101:auto_generated.shiftin[1]
shiftin[2] => shift_taps_4101:auto_generated.shiftin[2]
shiftin[3] => shift_taps_4101:auto_generated.shiftin[3]
shiftin[4] => shift_taps_4101:auto_generated.shiftin[4]
shiftin[5] => shift_taps_4101:auto_generated.shiftin[5]
shiftin[6] => shift_taps_4101:auto_generated.shiftin[6]
shiftin[7] => shift_taps_4101:auto_generated.shiftin[7]
shiftin[8] => shift_taps_4101:auto_generated.shiftin[8]
shiftin[9] => shift_taps_4101:auto_generated.shiftin[9]
clock => shift_taps_4101:auto_generated.clock
clken => shift_taps_4101:auto_generated.clken
shiftout[0] <= shift_taps_4101:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_4101:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_4101:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_4101:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_4101:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_4101:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_4101:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_4101:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_4101:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_4101:auto_generated.shiftout[9]
taps[0] <= shift_taps_4101:auto_generated.taps[0]
taps[1] <= shift_taps_4101:auto_generated.taps[1]
taps[2] <= shift_taps_4101:auto_generated.taps[2]
taps[3] <= shift_taps_4101:auto_generated.taps[3]
taps[4] <= shift_taps_4101:auto_generated.taps[4]
taps[5] <= shift_taps_4101:auto_generated.taps[5]
taps[6] <= shift_taps_4101:auto_generated.taps[6]
taps[7] <= shift_taps_4101:auto_generated.taps[7]
taps[8] <= shift_taps_4101:auto_generated.taps[8]
taps[9] <= shift_taps_4101:auto_generated.taps[9]
taps[10] <= shift_taps_4101:auto_generated.taps[10]
taps[11] <= shift_taps_4101:auto_generated.taps[11]
taps[12] <= shift_taps_4101:auto_generated.taps[12]
taps[13] <= shift_taps_4101:auto_generated.taps[13]
taps[14] <= shift_taps_4101:auto_generated.taps[14]
taps[15] <= shift_taps_4101:auto_generated.taps[15]
taps[16] <= shift_taps_4101:auto_generated.taps[16]
taps[17] <= shift_taps_4101:auto_generated.taps[17]
taps[18] <= shift_taps_4101:auto_generated.taps[18]
taps[19] <= shift_taps_4101:auto_generated.taps[19]
aclr => shift_taps_4101:auto_generated.aclr


|DE2_D5M|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated
aclr => dffe4.IN0
aclr => cntr_79h:cntr3.aset
clken => altsyncram_m2d1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clken => cntr_79h:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_m2d1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
clock => cntr_79h:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_m2d1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_m2d1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_m2d1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_m2d1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_m2d1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_m2d1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_m2d1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_m2d1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_m2d1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_m2d1:altsyncram2.data_a[9]
shiftout[0] <= altsyncram_m2d1:altsyncram2.q_b[10]
shiftout[1] <= altsyncram_m2d1:altsyncram2.q_b[11]
shiftout[2] <= altsyncram_m2d1:altsyncram2.q_b[12]
shiftout[3] <= altsyncram_m2d1:altsyncram2.q_b[13]
shiftout[4] <= altsyncram_m2d1:altsyncram2.q_b[14]
shiftout[5] <= altsyncram_m2d1:altsyncram2.q_b[15]
shiftout[6] <= altsyncram_m2d1:altsyncram2.q_b[16]
shiftout[7] <= altsyncram_m2d1:altsyncram2.q_b[17]
shiftout[8] <= altsyncram_m2d1:altsyncram2.q_b[18]
shiftout[9] <= altsyncram_m2d1:altsyncram2.q_b[19]
taps[0] <= altsyncram_m2d1:altsyncram2.q_b[0]
taps[1] <= altsyncram_m2d1:altsyncram2.q_b[1]
taps[2] <= altsyncram_m2d1:altsyncram2.q_b[2]
taps[3] <= altsyncram_m2d1:altsyncram2.q_b[3]
taps[4] <= altsyncram_m2d1:altsyncram2.q_b[4]
taps[5] <= altsyncram_m2d1:altsyncram2.q_b[5]
taps[6] <= altsyncram_m2d1:altsyncram2.q_b[6]
taps[7] <= altsyncram_m2d1:altsyncram2.q_b[7]
taps[8] <= altsyncram_m2d1:altsyncram2.q_b[8]
taps[9] <= altsyncram_m2d1:altsyncram2.q_b[9]
taps[10] <= altsyncram_m2d1:altsyncram2.q_b[10]
taps[11] <= altsyncram_m2d1:altsyncram2.q_b[11]
taps[12] <= altsyncram_m2d1:altsyncram2.q_b[12]
taps[13] <= altsyncram_m2d1:altsyncram2.q_b[13]
taps[14] <= altsyncram_m2d1:altsyncram2.q_b[14]
taps[15] <= altsyncram_m2d1:altsyncram2.q_b[15]
taps[16] <= altsyncram_m2d1:altsyncram2.q_b[16]
taps[17] <= altsyncram_m2d1:altsyncram2.q_b[17]
taps[18] <= altsyncram_m2d1:altsyncram2.q_b[18]
taps[19] <= altsyncram_m2d1:altsyncram2.q_b[19]


|DE2_D5M|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|altsyncram_m2d1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[8] => ram_block5a16.PORTAADDR8
address_a[8] => ram_block5a17.PORTAADDR8
address_a[8] => ram_block5a18.PORTAADDR8
address_a[8] => ram_block5a19.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[9] => ram_block5a16.PORTAADDR9
address_a[9] => ram_block5a17.PORTAADDR9
address_a[9] => ram_block5a18.PORTAADDR9
address_a[9] => ram_block5a19.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[8] => ram_block5a16.PORTBADDR8
address_b[8] => ram_block5a17.PORTBADDR8
address_b[8] => ram_block5a18.PORTBADDR8
address_b[8] => ram_block5a19.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[9] => ram_block5a16.PORTBADDR9
address_b[9] => ram_block5a17.PORTBADDR9
address_b[9] => ram_block5a18.PORTBADDR9
address_b[9] => ram_block5a19.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE


|DE2_D5M|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit6a[9].IN0
clock => counter_reg_bit6a[9].CLK
clock => counter_reg_bit6a[8].CLK
clock => counter_reg_bit6a[7].CLK
clock => counter_reg_bit6a[6].CLK
clock => counter_reg_bit6a[5].CLK
clock => counter_reg_bit6a[4].CLK
clock => counter_reg_bit6a[3].CLK
clock => counter_reg_bit6a[2].CLK
clock => counter_reg_bit6a[1].CLK
clock => counter_reg_bit6a[0].CLK
q[0] <= counter_reg_bit6a[0].REGOUT
q[1] <= counter_reg_bit6a[1].REGOUT
q[2] <= counter_reg_bit6a[2].REGOUT
q[3] <= counter_reg_bit6a[3].REGOUT
q[4] <= counter_reg_bit6a[4].REGOUT
q[5] <= counter_reg_bit6a[5].REGOUT
q[6] <= counter_reg_bit6a[6].REGOUT
q[7] <= counter_reg_bit6a[7].REGOUT
q[8] <= counter_reg_bit6a[8].REGOUT
q[9] <= counter_reg_bit6a[9].REGOUT


|DE2_D5M|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_D5M|sobel_top:sobel_top0|bufferr:bufferr0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_79h:cntr3
aset => counter_reg_bit8a[9].ACLR
aset => counter_reg_bit8a[8].ACLR
aset => counter_reg_bit8a[7].ACLR
aset => counter_reg_bit8a[6].ACLR
aset => counter_reg_bit8a[5].ACLR
aset => counter_reg_bit8a[4].ACLR
aset => counter_reg_bit8a[3].ACLR
aset => counter_reg_bit8a[2].ACLR
aset => counter_reg_bit8a[1].ACLR
aset => counter_reg_bit8a[0].ACLR
clk_en => counter_reg_bit8a[9].IN0
clock => counter_reg_bit8a[9].CLK
clock => counter_reg_bit8a[8].CLK
clock => counter_reg_bit8a[7].CLK
clock => counter_reg_bit8a[6].CLK
clock => counter_reg_bit8a[5].CLK
clock => counter_reg_bit8a[4].CLK
clock => counter_reg_bit8a[3].CLK
clock => counter_reg_bit8a[2].CLK
clock => counter_reg_bit8a[1].CLK
clock => counter_reg_bit8a[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|median_filter:median_filter0
clk => clk.IN7
rst_n => rst_n.IN7
data11[0] => data11[0].IN1
data11[1] => data11[1].IN1
data11[2] => data11[2].IN1
data11[3] => data11[3].IN1
data11[4] => data11[4].IN1
data11[5] => data11[5].IN1
data11[6] => data11[6].IN1
data11[7] => data11[7].IN1
data11[8] => data11[8].IN1
data11[9] => data11[9].IN1
data12[0] => data12[0].IN1
data12[1] => data12[1].IN1
data12[2] => data12[2].IN1
data12[3] => data12[3].IN1
data12[4] => data12[4].IN1
data12[5] => data12[5].IN1
data12[6] => data12[6].IN1
data12[7] => data12[7].IN1
data12[8] => data12[8].IN1
data12[9] => data12[9].IN1
data13[0] => data13[0].IN1
data13[1] => data13[1].IN1
data13[2] => data13[2].IN1
data13[3] => data13[3].IN1
data13[4] => data13[4].IN1
data13[5] => data13[5].IN1
data13[6] => data13[6].IN1
data13[7] => data13[7].IN1
data13[8] => data13[8].IN1
data13[9] => data13[9].IN1
data21[0] => data21[0].IN1
data21[1] => data21[1].IN1
data21[2] => data21[2].IN1
data21[3] => data21[3].IN1
data21[4] => data21[4].IN1
data21[5] => data21[5].IN1
data21[6] => data21[6].IN1
data21[7] => data21[7].IN1
data21[8] => data21[8].IN1
data21[9] => data21[9].IN1
data22[0] => data22[0].IN1
data22[1] => data22[1].IN1
data22[2] => data22[2].IN1
data22[3] => data22[3].IN1
data22[4] => data22[4].IN1
data22[5] => data22[5].IN1
data22[6] => data22[6].IN1
data22[7] => data22[7].IN1
data22[8] => data22[8].IN1
data22[9] => data22[9].IN1
data23[0] => data23[0].IN1
data23[1] => data23[1].IN1
data23[2] => data23[2].IN1
data23[3] => data23[3].IN1
data23[4] => data23[4].IN1
data23[5] => data23[5].IN1
data23[6] => data23[6].IN1
data23[7] => data23[7].IN1
data23[8] => data23[8].IN1
data23[9] => data23[9].IN1
data31[0] => data31[0].IN1
data31[1] => data31[1].IN1
data31[2] => data31[2].IN1
data31[3] => data31[3].IN1
data31[4] => data31[4].IN1
data31[5] => data31[5].IN1
data31[6] => data31[6].IN1
data31[7] => data31[7].IN1
data31[8] => data31[8].IN1
data31[9] => data31[9].IN1
data32[0] => data32[0].IN1
data32[1] => data32[1].IN1
data32[2] => data32[2].IN1
data32[3] => data32[3].IN1
data32[4] => data32[4].IN1
data32[5] => data32[5].IN1
data32[6] => data32[6].IN1
data32[7] => data32[7].IN1
data32[8] => data32[8].IN1
data32[9] => data32[9].IN1
data33[0] => data33[0].IN1
data33[1] => data33[1].IN1
data33[2] => data33[2].IN1
data33[3] => data33[3].IN1
data33[4] => data33[4].IN1
data33[5] => data33[5].IN1
data33[6] => data33[6].IN1
data33[7] => data33[7].IN1
data33[8] => data33[8].IN1
data33[9] => data33[9].IN1
ien => ien.IN7
oen <= per_clken_r[2].DB_MAX_OUTPUT_PORT_TYPE
target_data[0] <= sort:u_sort_7.mid_data
target_data[1] <= sort:u_sort_7.mid_data
target_data[2] <= sort:u_sort_7.mid_data
target_data[3] <= sort:u_sort_7.mid_data
target_data[4] <= sort:u_sort_7.mid_data
target_data[5] <= sort:u_sort_7.mid_data
target_data[6] <= sort:u_sort_7.mid_data
target_data[7] <= sort:u_sort_7.mid_data
target_data[8] <= sort:u_sort_7.mid_data
target_data[9] <= sort:u_sort_7.mid_data


|DE2_D5M|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_1
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_2
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_3
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_4
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_5
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_6
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|median_filter:median_filter0|sort:u_sort_7
clk => min_data[0]~reg0.CLK
clk => min_data[1]~reg0.CLK
clk => min_data[2]~reg0.CLK
clk => min_data[3]~reg0.CLK
clk => min_data[4]~reg0.CLK
clk => min_data[5]~reg0.CLK
clk => min_data[6]~reg0.CLK
clk => min_data[7]~reg0.CLK
clk => min_data[8]~reg0.CLK
clk => min_data[9]~reg0.CLK
clk => mid_data[0]~reg0.CLK
clk => mid_data[1]~reg0.CLK
clk => mid_data[2]~reg0.CLK
clk => mid_data[3]~reg0.CLK
clk => mid_data[4]~reg0.CLK
clk => mid_data[5]~reg0.CLK
clk => mid_data[6]~reg0.CLK
clk => mid_data[7]~reg0.CLK
clk => mid_data[8]~reg0.CLK
clk => mid_data[9]~reg0.CLK
clk => max_data[0]~reg0.CLK
clk => max_data[1]~reg0.CLK
clk => max_data[2]~reg0.CLK
clk => max_data[3]~reg0.CLK
clk => max_data[4]~reg0.CLK
clk => max_data[5]~reg0.CLK
clk => max_data[6]~reg0.CLK
clk => max_data[7]~reg0.CLK
clk => max_data[8]~reg0.CLK
clk => max_data[9]~reg0.CLK
rst_n => max_data[0]~reg0.ACLR
rst_n => max_data[1]~reg0.ACLR
rst_n => max_data[2]~reg0.ACLR
rst_n => max_data[3]~reg0.ACLR
rst_n => max_data[4]~reg0.ACLR
rst_n => max_data[5]~reg0.ACLR
rst_n => max_data[6]~reg0.ACLR
rst_n => max_data[7]~reg0.ACLR
rst_n => max_data[8]~reg0.ACLR
rst_n => max_data[9]~reg0.ACLR
rst_n => mid_data[0]~reg0.ACLR
rst_n => mid_data[1]~reg0.ACLR
rst_n => mid_data[2]~reg0.ACLR
rst_n => mid_data[3]~reg0.ACLR
rst_n => mid_data[4]~reg0.ACLR
rst_n => mid_data[5]~reg0.ACLR
rst_n => mid_data[6]~reg0.ACLR
rst_n => mid_data[7]~reg0.ACLR
rst_n => mid_data[8]~reg0.ACLR
rst_n => mid_data[9]~reg0.ACLR
rst_n => min_data[0]~reg0.ACLR
rst_n => min_data[1]~reg0.ACLR
rst_n => min_data[2]~reg0.ACLR
rst_n => min_data[3]~reg0.ACLR
rst_n => min_data[4]~reg0.ACLR
rst_n => min_data[5]~reg0.ACLR
rst_n => min_data[6]~reg0.ACLR
rst_n => min_data[7]~reg0.ACLR
rst_n => min_data[8]~reg0.ACLR
rst_n => min_data[9]~reg0.ACLR
per_clken => max_data[9]~reg0.ENA
per_clken => max_data[8]~reg0.ENA
per_clken => max_data[7]~reg0.ENA
per_clken => max_data[6]~reg0.ENA
per_clken => max_data[5]~reg0.ENA
per_clken => max_data[4]~reg0.ENA
per_clken => max_data[3]~reg0.ENA
per_clken => max_data[2]~reg0.ENA
per_clken => max_data[1]~reg0.ENA
per_clken => min_data[0]~reg0.ENA
per_clken => max_data[0]~reg0.ENA
per_clken => mid_data[9]~reg0.ENA
per_clken => mid_data[8]~reg0.ENA
per_clken => mid_data[7]~reg0.ENA
per_clken => mid_data[6]~reg0.ENA
per_clken => mid_data[5]~reg0.ENA
per_clken => mid_data[4]~reg0.ENA
per_clken => mid_data[3]~reg0.ENA
per_clken => mid_data[2]~reg0.ENA
per_clken => mid_data[1]~reg0.ENA
per_clken => mid_data[0]~reg0.ENA
per_clken => min_data[9]~reg0.ENA
per_clken => min_data[8]~reg0.ENA
per_clken => min_data[7]~reg0.ENA
per_clken => min_data[6]~reg0.ENA
per_clken => min_data[5]~reg0.ENA
per_clken => min_data[4]~reg0.ENA
per_clken => min_data[3]~reg0.ENA
per_clken => min_data[2]~reg0.ENA
per_clken => min_data[1]~reg0.ENA
data1[0] => LessThan0.IN10
data1[0] => LessThan1.IN10
data1[0] => LessThan2.IN10
data1[0] => LessThan4.IN10
data1[0] => max_data.DATAB
data1[0] => mid_data.DATAB
data1[0] => min_data.DATAB
data1[1] => LessThan0.IN9
data1[1] => LessThan1.IN9
data1[1] => LessThan2.IN9
data1[1] => LessThan4.IN9
data1[1] => max_data.DATAB
data1[1] => mid_data.DATAB
data1[1] => min_data.DATAB
data1[2] => LessThan0.IN8
data1[2] => LessThan1.IN8
data1[2] => LessThan2.IN8
data1[2] => LessThan4.IN8
data1[2] => max_data.DATAB
data1[2] => mid_data.DATAB
data1[2] => min_data.DATAB
data1[3] => LessThan0.IN7
data1[3] => LessThan1.IN7
data1[3] => LessThan2.IN7
data1[3] => LessThan4.IN7
data1[3] => max_data.DATAB
data1[3] => mid_data.DATAB
data1[3] => min_data.DATAB
data1[4] => LessThan0.IN6
data1[4] => LessThan1.IN6
data1[4] => LessThan2.IN6
data1[4] => LessThan4.IN6
data1[4] => max_data.DATAB
data1[4] => mid_data.DATAB
data1[4] => min_data.DATAB
data1[5] => LessThan0.IN5
data1[5] => LessThan1.IN5
data1[5] => LessThan2.IN5
data1[5] => LessThan4.IN5
data1[5] => max_data.DATAB
data1[5] => mid_data.DATAB
data1[5] => min_data.DATAB
data1[6] => LessThan0.IN4
data1[6] => LessThan1.IN4
data1[6] => LessThan2.IN4
data1[6] => LessThan4.IN4
data1[6] => max_data.DATAB
data1[6] => mid_data.DATAB
data1[6] => min_data.DATAB
data1[7] => LessThan0.IN3
data1[7] => LessThan1.IN3
data1[7] => LessThan2.IN3
data1[7] => LessThan4.IN3
data1[7] => max_data.DATAB
data1[7] => mid_data.DATAB
data1[7] => min_data.DATAB
data1[8] => LessThan0.IN2
data1[8] => LessThan1.IN2
data1[8] => LessThan2.IN2
data1[8] => LessThan4.IN2
data1[8] => max_data.DATAB
data1[8] => mid_data.DATAB
data1[8] => min_data.DATAB
data1[9] => LessThan0.IN1
data1[9] => LessThan1.IN1
data1[9] => LessThan2.IN1
data1[9] => LessThan4.IN1
data1[9] => max_data.DATAB
data1[9] => mid_data.DATAB
data1[9] => min_data.DATAB
data2[0] => LessThan0.IN20
data2[0] => LessThan2.IN20
data2[0] => LessThan3.IN10
data2[0] => LessThan5.IN10
data2[0] => max_data.DATAB
data2[0] => mid_data.DATAB
data2[0] => min_data.DATAB
data2[1] => LessThan0.IN19
data2[1] => LessThan2.IN19
data2[1] => LessThan3.IN9
data2[1] => LessThan5.IN9
data2[1] => max_data.DATAB
data2[1] => mid_data.DATAB
data2[1] => min_data.DATAB
data2[2] => LessThan0.IN18
data2[2] => LessThan2.IN18
data2[2] => LessThan3.IN8
data2[2] => LessThan5.IN8
data2[2] => max_data.DATAB
data2[2] => mid_data.DATAB
data2[2] => min_data.DATAB
data2[3] => LessThan0.IN17
data2[3] => LessThan2.IN17
data2[3] => LessThan3.IN7
data2[3] => LessThan5.IN7
data2[3] => max_data.DATAB
data2[3] => mid_data.DATAB
data2[3] => min_data.DATAB
data2[4] => LessThan0.IN16
data2[4] => LessThan2.IN16
data2[4] => LessThan3.IN6
data2[4] => LessThan5.IN6
data2[4] => max_data.DATAB
data2[4] => mid_data.DATAB
data2[4] => min_data.DATAB
data2[5] => LessThan0.IN15
data2[5] => LessThan2.IN15
data2[5] => LessThan3.IN5
data2[5] => LessThan5.IN5
data2[5] => max_data.DATAB
data2[5] => mid_data.DATAB
data2[5] => min_data.DATAB
data2[6] => LessThan0.IN14
data2[6] => LessThan2.IN14
data2[6] => LessThan3.IN4
data2[6] => LessThan5.IN4
data2[6] => max_data.DATAB
data2[6] => mid_data.DATAB
data2[6] => min_data.DATAB
data2[7] => LessThan0.IN13
data2[7] => LessThan2.IN13
data2[7] => LessThan3.IN3
data2[7] => LessThan5.IN3
data2[7] => max_data.DATAB
data2[7] => mid_data.DATAB
data2[7] => min_data.DATAB
data2[8] => LessThan0.IN12
data2[8] => LessThan2.IN12
data2[8] => LessThan3.IN2
data2[8] => LessThan5.IN2
data2[8] => max_data.DATAB
data2[8] => mid_data.DATAB
data2[8] => min_data.DATAB
data2[9] => LessThan0.IN11
data2[9] => LessThan2.IN11
data2[9] => LessThan3.IN1
data2[9] => LessThan5.IN1
data2[9] => max_data.DATAB
data2[9] => mid_data.DATAB
data2[9] => min_data.DATAB
data3[0] => LessThan1.IN20
data3[0] => LessThan3.IN20
data3[0] => LessThan4.IN20
data3[0] => LessThan5.IN20
data3[0] => max_data.DATAB
data3[0] => mid_data.DATAB
data3[0] => min_data.DATAB
data3[1] => LessThan1.IN19
data3[1] => LessThan3.IN19
data3[1] => LessThan4.IN19
data3[1] => LessThan5.IN19
data3[1] => max_data.DATAB
data3[1] => mid_data.DATAB
data3[1] => min_data.DATAB
data3[2] => LessThan1.IN18
data3[2] => LessThan3.IN18
data3[2] => LessThan4.IN18
data3[2] => LessThan5.IN18
data3[2] => max_data.DATAB
data3[2] => mid_data.DATAB
data3[2] => min_data.DATAB
data3[3] => LessThan1.IN17
data3[3] => LessThan3.IN17
data3[3] => LessThan4.IN17
data3[3] => LessThan5.IN17
data3[3] => max_data.DATAB
data3[3] => mid_data.DATAB
data3[3] => min_data.DATAB
data3[4] => LessThan1.IN16
data3[4] => LessThan3.IN16
data3[4] => LessThan4.IN16
data3[4] => LessThan5.IN16
data3[4] => max_data.DATAB
data3[4] => mid_data.DATAB
data3[4] => min_data.DATAB
data3[5] => LessThan1.IN15
data3[5] => LessThan3.IN15
data3[5] => LessThan4.IN15
data3[5] => LessThan5.IN15
data3[5] => max_data.DATAB
data3[5] => mid_data.DATAB
data3[5] => min_data.DATAB
data3[6] => LessThan1.IN14
data3[6] => LessThan3.IN14
data3[6] => LessThan4.IN14
data3[6] => LessThan5.IN14
data3[6] => max_data.DATAB
data3[6] => mid_data.DATAB
data3[6] => min_data.DATAB
data3[7] => LessThan1.IN13
data3[7] => LessThan3.IN13
data3[7] => LessThan4.IN13
data3[7] => LessThan5.IN13
data3[7] => max_data.DATAB
data3[7] => mid_data.DATAB
data3[7] => min_data.DATAB
data3[8] => LessThan1.IN12
data3[8] => LessThan3.IN12
data3[8] => LessThan4.IN12
data3[8] => LessThan5.IN12
data3[8] => max_data.DATAB
data3[8] => mid_data.DATAB
data3[8] => min_data.DATAB
data3[9] => LessThan1.IN11
data3[9] => LessThan3.IN11
data3[9] => LessThan4.IN11
data3[9] => LessThan5.IN11
data3[9] => max_data.DATAB
data3[9] => mid_data.DATAB
data3[9] => min_data.DATAB
max_data[0] <= max_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[1] <= max_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[2] <= max_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[3] <= max_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[4] <= max_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[5] <= max_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[6] <= max_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[7] <= max_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[8] <= max_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_data[9] <= max_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[0] <= mid_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[1] <= mid_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[2] <= mid_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[3] <= mid_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[4] <= mid_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[5] <= mid_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[6] <= mid_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[7] <= mid_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[8] <= mid_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_data[9] <= mid_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[8] <= min_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[9] <= min_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|sobel:sobel0
clk => per_clken_r[0].CLK
clk => per_clken_r[1].CLK
clk => per_clken_r[2].CLK
clk => per_clken_r[3].CLK
clk => target_data[0]~reg0.CLK
clk => target_data[1]~reg0.CLK
clk => target_data[2]~reg0.CLK
clk => target_data[3]~reg0.CLK
clk => target_data[4]~reg0.CLK
clk => target_data[5]~reg0.CLK
clk => target_data[6]~reg0.CLK
clk => target_data[7]~reg0.CLK
clk => target_data[8]~reg0.CLK
clk => target_data[9]~reg0.CLK
clk => out[0].CLK
clk => out[1].CLK
clk => out[2].CLK
clk => out[3].CLK
clk => out[4].CLK
clk => out[5].CLK
clk => out[6].CLK
clk => out[7].CLK
clk => out[8].CLK
clk => out[9].CLK
clk => out[10].CLK
clk => out[11].CLK
clk => out[12].CLK
clk => out[13].CLK
clk => Gy[0].CLK
clk => Gy[1].CLK
clk => Gy[2].CLK
clk => Gy[3].CLK
clk => Gy[4].CLK
clk => Gy[5].CLK
clk => Gy[6].CLK
clk => Gy[7].CLK
clk => Gy[8].CLK
clk => Gy[9].CLK
clk => Gy[10].CLK
clk => Gy[11].CLK
clk => Gy[12].CLK
clk => Gy[13].CLK
clk => Gx[0].CLK
clk => Gx[1].CLK
clk => Gx[2].CLK
clk => Gx[3].CLK
clk => Gx[4].CLK
clk => Gx[5].CLK
clk => Gx[6].CLK
clk => Gx[7].CLK
clk => Gx[8].CLK
clk => Gx[9].CLK
clk => Gx[10].CLK
clk => Gx[11].CLK
clk => Gx[12].CLK
clk => Gx[13].CLK
clk => Gy_3[0].CLK
clk => Gy_3[1].CLK
clk => Gy_3[2].CLK
clk => Gy_3[3].CLK
clk => Gy_3[4].CLK
clk => Gy_3[5].CLK
clk => Gy_3[6].CLK
clk => Gy_3[7].CLK
clk => Gy_3[8].CLK
clk => Gy_3[9].CLK
clk => Gy_3[10].CLK
clk => Gy_3[11].CLK
clk => Gy_3[12].CLK
clk => Gy_3[13].CLK
clk => Gy_1[0].CLK
clk => Gy_1[1].CLK
clk => Gy_1[2].CLK
clk => Gy_1[3].CLK
clk => Gy_1[4].CLK
clk => Gy_1[5].CLK
clk => Gy_1[6].CLK
clk => Gy_1[7].CLK
clk => Gy_1[8].CLK
clk => Gy_1[9].CLK
clk => Gy_1[10].CLK
clk => Gy_1[11].CLK
clk => Gy_1[12].CLK
clk => Gy_1[13].CLK
clk => Gx_3[0].CLK
clk => Gx_3[1].CLK
clk => Gx_3[2].CLK
clk => Gx_3[3].CLK
clk => Gx_3[4].CLK
clk => Gx_3[5].CLK
clk => Gx_3[6].CLK
clk => Gx_3[7].CLK
clk => Gx_3[8].CLK
clk => Gx_3[9].CLK
clk => Gx_3[10].CLK
clk => Gx_3[11].CLK
clk => Gx_3[12].CLK
clk => Gx_3[13].CLK
clk => Gx_1[0].CLK
clk => Gx_1[1].CLK
clk => Gx_1[2].CLK
clk => Gx_1[3].CLK
clk => Gx_1[4].CLK
clk => Gx_1[5].CLK
clk => Gx_1[6].CLK
clk => Gx_1[7].CLK
clk => Gx_1[8].CLK
clk => Gx_1[9].CLK
clk => Gx_1[10].CLK
clk => Gx_1[11].CLK
clk => Gx_1[12].CLK
clk => Gx_1[13].CLK
rst_n => Gy_3[0].ACLR
rst_n => Gy_3[1].ACLR
rst_n => Gy_3[2].ACLR
rst_n => Gy_3[3].ACLR
rst_n => Gy_3[4].ACLR
rst_n => Gy_3[5].ACLR
rst_n => Gy_3[6].ACLR
rst_n => Gy_3[7].ACLR
rst_n => Gy_3[8].ACLR
rst_n => Gy_3[9].ACLR
rst_n => Gy_3[10].ACLR
rst_n => Gy_3[11].ACLR
rst_n => Gy_3[12].ACLR
rst_n => Gy_3[13].ACLR
rst_n => Gy_1[0].ACLR
rst_n => Gy_1[1].ACLR
rst_n => Gy_1[2].ACLR
rst_n => Gy_1[3].ACLR
rst_n => Gy_1[4].ACLR
rst_n => Gy_1[5].ACLR
rst_n => Gy_1[6].ACLR
rst_n => Gy_1[7].ACLR
rst_n => Gy_1[8].ACLR
rst_n => Gy_1[9].ACLR
rst_n => Gy_1[10].ACLR
rst_n => Gy_1[11].ACLR
rst_n => Gy_1[12].ACLR
rst_n => Gy_1[13].ACLR
rst_n => Gx_3[0].ACLR
rst_n => Gx_3[1].ACLR
rst_n => Gx_3[2].ACLR
rst_n => Gx_3[3].ACLR
rst_n => Gx_3[4].ACLR
rst_n => Gx_3[5].ACLR
rst_n => Gx_3[6].ACLR
rst_n => Gx_3[7].ACLR
rst_n => Gx_3[8].ACLR
rst_n => Gx_3[9].ACLR
rst_n => Gx_3[10].ACLR
rst_n => Gx_3[11].ACLR
rst_n => Gx_3[12].ACLR
rst_n => Gx_3[13].ACLR
rst_n => Gx_1[0].ACLR
rst_n => Gx_1[1].ACLR
rst_n => Gx_1[2].ACLR
rst_n => Gx_1[3].ACLR
rst_n => Gx_1[4].ACLR
rst_n => Gx_1[5].ACLR
rst_n => Gx_1[6].ACLR
rst_n => Gx_1[7].ACLR
rst_n => Gx_1[8].ACLR
rst_n => Gx_1[9].ACLR
rst_n => Gx_1[10].ACLR
rst_n => Gx_1[11].ACLR
rst_n => Gx_1[12].ACLR
rst_n => Gx_1[13].ACLR
rst_n => target_data[0]~reg0.ACLR
rst_n => target_data[1]~reg0.ACLR
rst_n => target_data[2]~reg0.ACLR
rst_n => target_data[3]~reg0.ACLR
rst_n => target_data[4]~reg0.ACLR
rst_n => target_data[5]~reg0.ACLR
rst_n => target_data[6]~reg0.ACLR
rst_n => target_data[7]~reg0.ACLR
rst_n => target_data[8]~reg0.ACLR
rst_n => target_data[9]~reg0.ACLR
rst_n => per_clken_r[0].ACLR
rst_n => per_clken_r[1].ACLR
rst_n => per_clken_r[2].ACLR
rst_n => per_clken_r[3].ACLR
rst_n => Gy[0].ACLR
rst_n => Gy[1].ACLR
rst_n => Gy[2].ACLR
rst_n => Gy[3].ACLR
rst_n => Gy[4].ACLR
rst_n => Gy[5].ACLR
rst_n => Gy[6].ACLR
rst_n => Gy[7].ACLR
rst_n => Gy[8].ACLR
rst_n => Gy[9].ACLR
rst_n => Gy[10].ACLR
rst_n => Gy[11].ACLR
rst_n => Gy[12].ACLR
rst_n => Gy[13].ACLR
rst_n => Gx[0].ACLR
rst_n => Gx[1].ACLR
rst_n => Gx[2].ACLR
rst_n => Gx[3].ACLR
rst_n => Gx[4].ACLR
rst_n => Gx[5].ACLR
rst_n => Gx[6].ACLR
rst_n => Gx[7].ACLR
rst_n => Gx[8].ACLR
rst_n => Gx[9].ACLR
rst_n => Gx[10].ACLR
rst_n => Gx[11].ACLR
rst_n => Gx[12].ACLR
rst_n => Gx[13].ACLR
rst_n => out[0].ACLR
rst_n => out[1].ACLR
rst_n => out[2].ACLR
rst_n => out[3].ACLR
rst_n => out[4].ACLR
rst_n => out[5].ACLR
rst_n => out[6].ACLR
rst_n => out[7].ACLR
rst_n => out[8].ACLR
rst_n => out[9].ACLR
rst_n => out[10].ACLR
rst_n => out[11].ACLR
rst_n => out[12].ACLR
rst_n => out[13].ACLR
ien => target_data.OUTPUTSELECT
ien => target_data.OUTPUTSELECT
ien => target_data.OUTPUTSELECT
ien => target_data.OUTPUTSELECT
ien => target_data.OUTPUTSELECT
ien => target_data.OUTPUTSELECT
ien => target_data.OUTPUTSELECT
ien => target_data.OUTPUTSELECT
ien => target_data.OUTPUTSELECT
ien => target_data.OUTPUTSELECT
ien => per_clken_r[0].DATAIN
ien => Gx_1[13].ENA
ien => Gx_1[12].ENA
ien => Gx_1[11].ENA
ien => Gx_1[10].ENA
ien => Gx_1[9].ENA
ien => Gx_1[8].ENA
ien => Gx_1[7].ENA
ien => Gx_1[6].ENA
ien => Gx_1[5].ENA
ien => Gx_1[4].ENA
ien => Gx_1[3].ENA
ien => Gx_1[2].ENA
ien => Gx_1[1].ENA
ien => Gx_1[0].ENA
ien => Gx_3[13].ENA
ien => Gx_3[12].ENA
ien => Gx_3[11].ENA
ien => Gx_3[10].ENA
ien => Gx_3[9].ENA
ien => Gx_3[8].ENA
ien => Gx_3[7].ENA
ien => Gx_3[6].ENA
ien => Gx_3[5].ENA
ien => Gx_3[4].ENA
ien => Gx_3[3].ENA
ien => Gx_3[2].ENA
ien => Gx_3[1].ENA
ien => Gx_3[0].ENA
ien => Gy_1[13].ENA
ien => Gy_1[12].ENA
ien => Gy_1[11].ENA
ien => Gy_1[10].ENA
ien => Gy_1[9].ENA
ien => Gy_1[8].ENA
ien => Gy_1[7].ENA
ien => Gy_1[6].ENA
ien => Gy_1[5].ENA
ien => Gy_1[4].ENA
ien => Gy_1[3].ENA
ien => Gy_1[2].ENA
ien => Gy_1[1].ENA
ien => Gy_1[0].ENA
ien => Gy_3[13].ENA
ien => Gy_3[12].ENA
ien => Gy_3[11].ENA
ien => Gy_3[10].ENA
ien => Gy_3[9].ENA
ien => Gy_3[8].ENA
ien => Gy_3[7].ENA
ien => Gy_3[6].ENA
ien => Gy_3[5].ENA
ien => Gy_3[4].ENA
ien => Gy_3[3].ENA
ien => Gy_3[2].ENA
ien => Gy_3[1].ENA
ien => Gy_3[0].ENA
ien => Gx[13].ENA
ien => Gx[12].ENA
ien => Gx[11].ENA
ien => Gx[10].ENA
ien => Gx[9].ENA
ien => Gx[8].ENA
ien => Gx[7].ENA
ien => Gx[6].ENA
ien => Gx[5].ENA
ien => Gx[4].ENA
ien => Gx[3].ENA
ien => Gx[2].ENA
ien => Gx[1].ENA
ien => Gx[0].ENA
ien => Gy[13].ENA
ien => Gy[12].ENA
ien => Gy[11].ENA
ien => Gy[10].ENA
ien => Gy[9].ENA
ien => Gy[8].ENA
ien => Gy[7].ENA
ien => Gy[6].ENA
ien => Gy[5].ENA
ien => Gy[4].ENA
ien => Gy[3].ENA
ien => Gy[2].ENA
ien => Gy[1].ENA
ien => Gy[0].ENA
ien => out[13].ENA
ien => out[12].ENA
ien => out[11].ENA
ien => out[10].ENA
ien => out[9].ENA
ien => out[8].ENA
ien => out[7].ENA
ien => out[6].ENA
ien => out[5].ENA
ien => out[4].ENA
ien => out[3].ENA
ien => out[2].ENA
ien => out[1].ENA
ien => out[0].ENA
oen <= per_clken_r[3].DB_MAX_OUTPUT_PORT_TYPE
threshold[0] => ~NO_FANOUT~
threshold[1] => ~NO_FANOUT~
threshold[2] => ~NO_FANOUT~
threshold[3] => ~NO_FANOUT~
threshold[4] => ~NO_FANOUT~
threshold[5] => ~NO_FANOUT~
threshold[6] => ~NO_FANOUT~
threshold[7] => ~NO_FANOUT~
threshold[8] => ~NO_FANOUT~
threshold[9] => ~NO_FANOUT~
data11[0] => Add1.IN14
data11[0] => Add5.IN14
data11[1] => Add0.IN10
data11[1] => Add4.IN10
data11[2] => Add0.IN9
data11[2] => Add4.IN9
data11[3] => Add0.IN8
data11[3] => Add4.IN8
data11[4] => Add0.IN7
data11[4] => Add4.IN7
data11[5] => Add0.IN6
data11[5] => Add4.IN6
data11[6] => Add0.IN5
data11[6] => Add4.IN5
data11[7] => Add0.IN4
data11[7] => Add4.IN4
data11[8] => Add0.IN3
data11[8] => Add4.IN3
data11[9] => Add0.IN2
data11[9] => Add4.IN2
data12[0] => Add0.IN20
data12[1] => Add0.IN19
data12[2] => Add0.IN18
data12[3] => Add0.IN17
data12[4] => Add0.IN16
data12[5] => Add0.IN15
data12[6] => Add0.IN14
data12[7] => Add0.IN13
data12[8] => Add0.IN12
data12[9] => Add0.IN11
data13[0] => Add1.IN24
data13[0] => Add7.IN14
data13[1] => Add1.IN23
data13[1] => Add6.IN10
data13[2] => Add1.IN22
data13[2] => Add6.IN9
data13[3] => Add1.IN21
data13[3] => Add6.IN8
data13[4] => Add1.IN20
data13[4] => Add6.IN7
data13[5] => Add1.IN19
data13[5] => Add6.IN6
data13[6] => Add1.IN18
data13[6] => Add6.IN5
data13[7] => Add1.IN17
data13[7] => Add6.IN4
data13[8] => Add1.IN16
data13[8] => Add6.IN3
data13[9] => Add1.IN15
data13[9] => Add6.IN2
data21[0] => Add4.IN20
data21[1] => Add4.IN19
data21[2] => Add4.IN18
data21[3] => Add4.IN17
data21[4] => Add4.IN16
data21[5] => Add4.IN15
data21[6] => Add4.IN14
data21[7] => Add4.IN13
data21[8] => Add4.IN12
data21[9] => Add4.IN11
data22[0] => ~NO_FANOUT~
data22[1] => ~NO_FANOUT~
data22[2] => ~NO_FANOUT~
data22[3] => ~NO_FANOUT~
data22[4] => ~NO_FANOUT~
data22[5] => ~NO_FANOUT~
data22[6] => ~NO_FANOUT~
data22[7] => ~NO_FANOUT~
data22[8] => ~NO_FANOUT~
data22[9] => ~NO_FANOUT~
data23[0] => Add6.IN20
data23[1] => Add6.IN19
data23[2] => Add6.IN18
data23[3] => Add6.IN17
data23[4] => Add6.IN16
data23[5] => Add6.IN15
data23[6] => Add6.IN14
data23[7] => Add6.IN13
data23[8] => Add6.IN12
data23[9] => Add6.IN11
data31[0] => Add3.IN14
data31[0] => Add5.IN24
data31[1] => Add2.IN10
data31[1] => Add5.IN23
data31[2] => Add2.IN9
data31[2] => Add5.IN22
data31[3] => Add2.IN8
data31[3] => Add5.IN21
data31[4] => Add2.IN7
data31[4] => Add5.IN20
data31[5] => Add2.IN6
data31[5] => Add5.IN19
data31[6] => Add2.IN5
data31[6] => Add5.IN18
data31[7] => Add2.IN4
data31[7] => Add5.IN17
data31[8] => Add2.IN3
data31[8] => Add5.IN16
data31[9] => Add2.IN2
data31[9] => Add5.IN15
data32[0] => Add2.IN20
data32[1] => Add2.IN19
data32[2] => Add2.IN18
data32[3] => Add2.IN17
data32[4] => Add2.IN16
data32[5] => Add2.IN15
data32[6] => Add2.IN14
data32[7] => Add2.IN13
data32[8] => Add2.IN12
data32[9] => Add2.IN11
data33[0] => Add3.IN24
data33[0] => Add7.IN24
data33[1] => Add3.IN23
data33[1] => Add7.IN23
data33[2] => Add3.IN22
data33[2] => Add7.IN22
data33[3] => Add3.IN21
data33[3] => Add7.IN21
data33[4] => Add3.IN20
data33[4] => Add7.IN20
data33[5] => Add3.IN19
data33[5] => Add7.IN19
data33[6] => Add3.IN18
data33[6] => Add7.IN18
data33[7] => Add3.IN17
data33[7] => Add7.IN17
data33[8] => Add3.IN16
data33[8] => Add7.IN16
data33[9] => Add3.IN15
data33[9] => Add7.IN15
target_data[0] <= target_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[1] <= target_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[2] <= target_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[3] <= target_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[4] <= target_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[5] <= target_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[6] <= target_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[7] <= target_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[8] <= target_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data[9] <= target_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0
clk => per_clken_r.CLK
clk => cr_sign.CLK
clk => cb_sign.CLK
clk => gauss_cr_judge[0].CLK
clk => gauss_cr_judge[1].CLK
clk => gauss_cr_judge[2].CLK
clk => gauss_cr_judge[3].CLK
clk => gauss_cr_judge[4].CLK
clk => gauss_cr_judge[5].CLK
clk => gauss_cr_judge[6].CLK
clk => gauss_cr_judge[7].CLK
clk => gauss_cr_judge[8].CLK
clk => gauss_cr_judge[9].CLK
clk => gauss_cb_judge[0].CLK
clk => gauss_cb_judge[1].CLK
clk => gauss_cb_judge[2].CLK
clk => gauss_cb_judge[3].CLK
clk => gauss_cb_judge[4].CLK
clk => gauss_cb_judge[5].CLK
clk => gauss_cb_judge[6].CLK
clk => gauss_cb_judge[7].CLK
clk => gauss_cb_judge[8].CLK
clk => gauss_cb_judge[9].CLK
rst_n => gauss_cr_judge[0].ACLR
rst_n => gauss_cr_judge[1].ACLR
rst_n => gauss_cr_judge[2].ACLR
rst_n => gauss_cr_judge[3].ACLR
rst_n => gauss_cr_judge[4].ACLR
rst_n => gauss_cr_judge[5].ACLR
rst_n => gauss_cr_judge[6].ACLR
rst_n => gauss_cr_judge[7].ACLR
rst_n => gauss_cr_judge[8].ACLR
rst_n => gauss_cr_judge[9].ACLR
rst_n => gauss_cb_judge[0].ACLR
rst_n => gauss_cb_judge[1].ACLR
rst_n => gauss_cb_judge[2].ACLR
rst_n => gauss_cb_judge[3].ACLR
rst_n => gauss_cb_judge[4].ACLR
rst_n => gauss_cb_judge[5].ACLR
rst_n => gauss_cb_judge[6].ACLR
rst_n => gauss_cb_judge[7].ACLR
rst_n => gauss_cb_judge[8].ACLR
rst_n => gauss_cb_judge[9].ACLR
rst_n => per_clken_r.ACLR
rst_n => cb_sign.ENA
rst_n => cr_sign.ENA
Cb[0] => LessThan0.IN20
Cb[0] => LessThan1.IN20
Cb[0] => gauss_cb_judge.DATAB
Cb[0] => Add1.IN10
Cb[1] => LessThan0.IN19
Cb[1] => LessThan1.IN19
Cb[1] => gauss_cb_judge.DATAB
Cb[1] => Add1.IN9
Cb[2] => LessThan0.IN18
Cb[2] => LessThan1.IN18
Cb[2] => gauss_cb_judge.DATAB
Cb[2] => Add1.IN8
Cb[3] => LessThan0.IN17
Cb[3] => LessThan1.IN17
Cb[3] => gauss_cb_judge.DATAB
Cb[3] => Add1.IN7
Cb[4] => LessThan0.IN16
Cb[4] => LessThan1.IN16
Cb[4] => gauss_cb_judge.DATAB
Cb[4] => Add1.IN6
Cb[5] => LessThan0.IN15
Cb[5] => LessThan1.IN15
Cb[5] => gauss_cb_judge.DATAB
Cb[5] => Add1.IN5
Cb[6] => LessThan0.IN14
Cb[6] => Add0.IN8
Cb[6] => LessThan1.IN14
Cb[6] => Add1.IN3
Cb[7] => LessThan0.IN13
Cb[7] => Add0.IN7
Cb[7] => LessThan1.IN13
Cb[7] => Add1.IN2
Cb[8] => LessThan0.IN12
Cb[8] => Add0.IN6
Cb[8] => LessThan1.IN12
Cb[8] => Add1.IN4
Cb[9] => LessThan0.IN11
Cb[9] => Add0.IN5
Cb[9] => LessThan1.IN11
Cb[9] => Add1.IN1
Cr[0] => LessThan2.IN20
Cr[0] => LessThan3.IN20
Cr[0] => gauss_cr_judge.DATAB
Cr[0] => Add3.IN10
Cr[1] => LessThan2.IN19
Cr[1] => LessThan3.IN19
Cr[1] => gauss_cr_judge.DATAB
Cr[1] => Add3.IN9
Cr[2] => LessThan2.IN18
Cr[2] => Add2.IN16
Cr[2] => LessThan3.IN18
Cr[2] => Add3.IN4
Cr[3] => LessThan2.IN17
Cr[3] => Add2.IN15
Cr[3] => LessThan3.IN17
Cr[3] => Add3.IN3
Cr[4] => LessThan2.IN16
Cr[4] => Add2.IN14
Cr[4] => LessThan3.IN16
Cr[4] => Add3.IN8
Cr[5] => LessThan2.IN15
Cr[5] => Add2.IN13
Cr[5] => LessThan3.IN15
Cr[5] => Add3.IN7
Cr[6] => LessThan2.IN14
Cr[6] => Add2.IN12
Cr[6] => LessThan3.IN14
Cr[6] => Add3.IN6
Cr[7] => LessThan2.IN13
Cr[7] => Add2.IN11
Cr[7] => LessThan3.IN13
Cr[7] => Add3.IN5
Cr[8] => LessThan2.IN12
Cr[8] => Add2.IN10
Cr[8] => LessThan3.IN12
Cr[8] => Add3.IN2
Cr[9] => LessThan2.IN11
Cr[9] => Add2.IN9
Cr[9] => LessThan3.IN11
Cr[9] => Add3.IN1
gauss_A_out[0] <= gauss_A_out.DB_MAX_OUTPUT_PORT_TYPE
gauss_A_out[1] <= gauss_A_out.DB_MAX_OUTPUT_PORT_TYPE
gauss_A_out[2] <= gauss_A_out.DB_MAX_OUTPUT_PORT_TYPE
gauss_A_out[3] <= gauss_A_out.DB_MAX_OUTPUT_PORT_TYPE
gauss_A_out[4] <= gauss_A_out.DB_MAX_OUTPUT_PORT_TYPE
gauss_A_out[5] <= gauss_A_out.DB_MAX_OUTPUT_PORT_TYPE
gauss_A_out[6] <= gauss_A_out.DB_MAX_OUTPUT_PORT_TYPE
gauss_A_out[7] <= gauss_A_out.DB_MAX_OUTPUT_PORT_TYPE
gauss_A_out[8] <= gauss_A_out.DB_MAX_OUTPUT_PORT_TYPE
gauss_A_out[9] <= gauss_A_out.DB_MAX_OUTPUT_PORT_TYPE
ien => per_clken_r.DATAIN
oen <= per_clken_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0|square:square_cb
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0|square:square_cb|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => altsquare_d9e:auto_generated.data[0]
data[1] => altsquare_d9e:auto_generated.data[1]
data[2] => altsquare_d9e:auto_generated.data[2]
data[3] => altsquare_d9e:auto_generated.data[3]
data[4] => altsquare_d9e:auto_generated.data[4]
data[5] => altsquare_d9e:auto_generated.data[5]
data[6] => altsquare_d9e:auto_generated.data[6]
data[7] => altsquare_d9e:auto_generated.data[7]
data[8] => altsquare_d9e:auto_generated.data[8]
data[9] => altsquare_d9e:auto_generated.data[9]
ena => ~NO_FANOUT~
result[0] <= altsquare_d9e:auto_generated.result[0]
result[1] <= altsquare_d9e:auto_generated.result[1]
result[2] <= altsquare_d9e:auto_generated.result[2]
result[3] <= altsquare_d9e:auto_generated.result[3]
result[4] <= altsquare_d9e:auto_generated.result[4]
result[5] <= altsquare_d9e:auto_generated.result[5]
result[6] <= altsquare_d9e:auto_generated.result[6]
result[7] <= altsquare_d9e:auto_generated.result[7]
result[8] <= altsquare_d9e:auto_generated.result[8]
result[9] <= altsquare_d9e:auto_generated.result[9]
result[10] <= altsquare_d9e:auto_generated.result[10]
result[11] <= altsquare_d9e:auto_generated.result[11]
result[12] <= altsquare_d9e:auto_generated.result[12]
result[13] <= altsquare_d9e:auto_generated.result[13]
result[14] <= altsquare_d9e:auto_generated.result[14]
result[15] <= altsquare_d9e:auto_generated.result[15]
result[16] <= altsquare_d9e:auto_generated.result[16]
result[17] <= altsquare_d9e:auto_generated.result[17]
result[18] <= altsquare_d9e:auto_generated.result[18]
result[19] <= altsquare_d9e:auto_generated.result[19]


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0|square:square_cb|altsquare:altsquare_component|altsquare_d9e:auto_generated
data[0] => result[0].DATAIN
data[0] => w11w[0].IN0
data[0] => w120w[0].IN1
data[0] => w152w[0].IN1
data[0] => w15w[0].IN1
data[0] => w188w[0].IN1
data[0] => w19w[0].IN1
data[0] => w32w[0].IN1
data[0] => w48w[0].IN1
data[0] => w68w[0].IN1
data[0] => w92w[0].IN1
data[1] => w11w[0].IN0
data[1] => w124w[0].IN1
data[1] => w156w[0].IN1
data[1] => w15w[0].IN0
data[1] => w192w[0].IN1
data[1] => w24w[0].IN0
data[1] => w28w[0].IN1
data[1] => w35w[0].IN1
data[1] => w52w[0].IN1
data[1] => w72w[0].IN1
data[1] => w96w[0].IN1
data[2] => w100w[0].IN1
data[2] => w128w[0].IN1
data[2] => w160w[0].IN1
data[2] => w196w[0].IN1
data[2] => w19w[0].IN0
data[2] => w24w[0].IN0
data[2] => w28w[0].IN0
data[2] => w40w[0].IN0
data[2] => w44w[0].IN1
data[2] => w55w[0].IN1
data[2] => w76w[0].IN1
data[3] => w104w[0].IN1
data[3] => w132w[0].IN1
data[3] => w164w[0].IN1
data[3] => w200w[0].IN1
data[3] => w32w[0].IN0
data[3] => w35w[0].IN0
data[3] => w40w[0].IN0
data[3] => w44w[0].IN0
data[3] => w60w[0].IN0
data[3] => w64w[0].IN1
data[3] => w79w[0].IN1
data[4] => w107w[0].IN1
data[4] => w136w[0].IN1
data[4] => w168w[0].IN1
data[4] => w204w[0].IN1
data[4] => w48w[0].IN0
data[4] => w52w[0].IN0
data[4] => w55w[0].IN0
data[4] => w60w[0].IN0
data[4] => w64w[0].IN0
data[4] => w84w[0].IN0
data[4] => w88w[0].IN1
data[5] => w112w[0].IN0
data[5] => w116w[0].IN1
data[5] => w139w[0].IN1
data[5] => w172w[0].IN1
data[5] => w208w[0].IN1
data[5] => w68w[0].IN0
data[5] => w72w[0].IN0
data[5] => w76w[0].IN0
data[5] => w79w[0].IN0
data[5] => w84w[0].IN0
data[5] => w88w[0].IN0
data[6] => w100w[0].IN0
data[6] => w104w[0].IN0
data[6] => w107w[0].IN0
data[6] => w112w[0].IN0
data[6] => w116w[0].IN0
data[6] => w144w[0].IN0
data[6] => w148w[0].IN1
data[6] => w175w[0].IN1
data[6] => w212w[0].IN1
data[6] => w92w[0].IN0
data[6] => w96w[0].IN0
data[7] => w120w[0].IN0
data[7] => w124w[0].IN0
data[7] => w128w[0].IN0
data[7] => w132w[0].IN0
data[7] => w136w[0].IN0
data[7] => w139w[0].IN0
data[7] => w144w[0].IN0
data[7] => w148w[0].IN0
data[7] => w180w[0].IN0
data[7] => w184w[0].IN1
data[7] => w215w[0].IN1
data[8] => w152w[0].IN0
data[8] => w156w[0].IN0
data[8] => w160w[0].IN0
data[8] => w164w[0].IN0
data[8] => w168w[0].IN0
data[8] => w172w[0].IN0
data[8] => w175w[0].IN0
data[8] => w180w[0].IN0
data[8] => w184w[0].IN0
data[8] => w220w[0].IN0
data[8] => w224w[0].IN1
data[9] => w188w[0].IN0
data[9] => w192w[0].IN0
data[9] => w196w[0].IN0
data[9] => w200w[0].IN0
data[9] => w204w[0].IN0
data[9] => w208w[0].IN0
data[9] => w212w[0].IN0
data[9] => w215w[0].IN0
data[9] => w220w[0].IN0
data[9] => w224w[0].IN0
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= w11w[0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0|square:square_cr
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0|square:square_cr|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => altsquare_d9e:auto_generated.data[0]
data[1] => altsquare_d9e:auto_generated.data[1]
data[2] => altsquare_d9e:auto_generated.data[2]
data[3] => altsquare_d9e:auto_generated.data[3]
data[4] => altsquare_d9e:auto_generated.data[4]
data[5] => altsquare_d9e:auto_generated.data[5]
data[6] => altsquare_d9e:auto_generated.data[6]
data[7] => altsquare_d9e:auto_generated.data[7]
data[8] => altsquare_d9e:auto_generated.data[8]
data[9] => altsquare_d9e:auto_generated.data[9]
ena => ~NO_FANOUT~
result[0] <= altsquare_d9e:auto_generated.result[0]
result[1] <= altsquare_d9e:auto_generated.result[1]
result[2] <= altsquare_d9e:auto_generated.result[2]
result[3] <= altsquare_d9e:auto_generated.result[3]
result[4] <= altsquare_d9e:auto_generated.result[4]
result[5] <= altsquare_d9e:auto_generated.result[5]
result[6] <= altsquare_d9e:auto_generated.result[6]
result[7] <= altsquare_d9e:auto_generated.result[7]
result[8] <= altsquare_d9e:auto_generated.result[8]
result[9] <= altsquare_d9e:auto_generated.result[9]
result[10] <= altsquare_d9e:auto_generated.result[10]
result[11] <= altsquare_d9e:auto_generated.result[11]
result[12] <= altsquare_d9e:auto_generated.result[12]
result[13] <= altsquare_d9e:auto_generated.result[13]
result[14] <= altsquare_d9e:auto_generated.result[14]
result[15] <= altsquare_d9e:auto_generated.result[15]
result[16] <= altsquare_d9e:auto_generated.result[16]
result[17] <= altsquare_d9e:auto_generated.result[17]
result[18] <= altsquare_d9e:auto_generated.result[18]
result[19] <= altsquare_d9e:auto_generated.result[19]


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0|square:square_cr|altsquare:altsquare_component|altsquare_d9e:auto_generated
data[0] => result[0].DATAIN
data[0] => w11w[0].IN0
data[0] => w120w[0].IN1
data[0] => w152w[0].IN1
data[0] => w15w[0].IN1
data[0] => w188w[0].IN1
data[0] => w19w[0].IN1
data[0] => w32w[0].IN1
data[0] => w48w[0].IN1
data[0] => w68w[0].IN1
data[0] => w92w[0].IN1
data[1] => w11w[0].IN0
data[1] => w124w[0].IN1
data[1] => w156w[0].IN1
data[1] => w15w[0].IN0
data[1] => w192w[0].IN1
data[1] => w24w[0].IN0
data[1] => w28w[0].IN1
data[1] => w35w[0].IN1
data[1] => w52w[0].IN1
data[1] => w72w[0].IN1
data[1] => w96w[0].IN1
data[2] => w100w[0].IN1
data[2] => w128w[0].IN1
data[2] => w160w[0].IN1
data[2] => w196w[0].IN1
data[2] => w19w[0].IN0
data[2] => w24w[0].IN0
data[2] => w28w[0].IN0
data[2] => w40w[0].IN0
data[2] => w44w[0].IN1
data[2] => w55w[0].IN1
data[2] => w76w[0].IN1
data[3] => w104w[0].IN1
data[3] => w132w[0].IN1
data[3] => w164w[0].IN1
data[3] => w200w[0].IN1
data[3] => w32w[0].IN0
data[3] => w35w[0].IN0
data[3] => w40w[0].IN0
data[3] => w44w[0].IN0
data[3] => w60w[0].IN0
data[3] => w64w[0].IN1
data[3] => w79w[0].IN1
data[4] => w107w[0].IN1
data[4] => w136w[0].IN1
data[4] => w168w[0].IN1
data[4] => w204w[0].IN1
data[4] => w48w[0].IN0
data[4] => w52w[0].IN0
data[4] => w55w[0].IN0
data[4] => w60w[0].IN0
data[4] => w64w[0].IN0
data[4] => w84w[0].IN0
data[4] => w88w[0].IN1
data[5] => w112w[0].IN0
data[5] => w116w[0].IN1
data[5] => w139w[0].IN1
data[5] => w172w[0].IN1
data[5] => w208w[0].IN1
data[5] => w68w[0].IN0
data[5] => w72w[0].IN0
data[5] => w76w[0].IN0
data[5] => w79w[0].IN0
data[5] => w84w[0].IN0
data[5] => w88w[0].IN0
data[6] => w100w[0].IN0
data[6] => w104w[0].IN0
data[6] => w107w[0].IN0
data[6] => w112w[0].IN0
data[6] => w116w[0].IN0
data[6] => w144w[0].IN0
data[6] => w148w[0].IN1
data[6] => w175w[0].IN1
data[6] => w212w[0].IN1
data[6] => w92w[0].IN0
data[6] => w96w[0].IN0
data[7] => w120w[0].IN0
data[7] => w124w[0].IN0
data[7] => w128w[0].IN0
data[7] => w132w[0].IN0
data[7] => w136w[0].IN0
data[7] => w139w[0].IN0
data[7] => w144w[0].IN0
data[7] => w148w[0].IN0
data[7] => w180w[0].IN0
data[7] => w184w[0].IN1
data[7] => w215w[0].IN1
data[8] => w152w[0].IN0
data[8] => w156w[0].IN0
data[8] => w160w[0].IN0
data[8] => w164w[0].IN0
data[8] => w168w[0].IN0
data[8] => w172w[0].IN0
data[8] => w175w[0].IN0
data[8] => w180w[0].IN0
data[8] => w184w[0].IN0
data[8] => w220w[0].IN0
data[8] => w224w[0].IN1
data[9] => w188w[0].IN0
data[9] => w192w[0].IN0
data[9] => w196w[0].IN0
data[9] => w200w[0].IN0
data[9] => w204w[0].IN0
data[9] => w208w[0].IN0
data[9] => w212w[0].IN0
data[9] => w215w[0].IN0
data[9] => w220w[0].IN0
data[9] => w224w[0].IN0
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= w11w[0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0|mult:mult_crcb
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0|mult:mult_crcb|lpm_mult:lpm_mult_component
dataa[0] => mult_jan:auto_generated.dataa[0]
dataa[1] => mult_jan:auto_generated.dataa[1]
dataa[2] => mult_jan:auto_generated.dataa[2]
dataa[3] => mult_jan:auto_generated.dataa[3]
dataa[4] => mult_jan:auto_generated.dataa[4]
dataa[5] => mult_jan:auto_generated.dataa[5]
dataa[6] => mult_jan:auto_generated.dataa[6]
dataa[7] => mult_jan:auto_generated.dataa[7]
dataa[8] => mult_jan:auto_generated.dataa[8]
dataa[9] => mult_jan:auto_generated.dataa[9]
datab[0] => mult_jan:auto_generated.datab[0]
datab[1] => mult_jan:auto_generated.datab[1]
datab[2] => mult_jan:auto_generated.datab[2]
datab[3] => mult_jan:auto_generated.datab[3]
datab[4] => mult_jan:auto_generated.datab[4]
datab[5] => mult_jan:auto_generated.datab[5]
datab[6] => mult_jan:auto_generated.datab[6]
datab[7] => mult_jan:auto_generated.datab[7]
datab[8] => mult_jan:auto_generated.datab[8]
datab[9] => mult_jan:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_jan:auto_generated.result[0]
result[1] <= mult_jan:auto_generated.result[1]
result[2] <= mult_jan:auto_generated.result[2]
result[3] <= mult_jan:auto_generated.result[3]
result[4] <= mult_jan:auto_generated.result[4]
result[5] <= mult_jan:auto_generated.result[5]
result[6] <= mult_jan:auto_generated.result[6]
result[7] <= mult_jan:auto_generated.result[7]
result[8] <= mult_jan:auto_generated.result[8]
result[9] <= mult_jan:auto_generated.result[9]
result[10] <= mult_jan:auto_generated.result[10]
result[11] <= mult_jan:auto_generated.result[11]
result[12] <= mult_jan:auto_generated.result[12]
result[13] <= mult_jan:auto_generated.result[13]
result[14] <= mult_jan:auto_generated.result[14]
result[15] <= mult_jan:auto_generated.result[15]
result[16] <= mult_jan:auto_generated.result[16]
result[17] <= mult_jan:auto_generated.result[17]
result[18] <= mult_jan:auto_generated.result[18]
result[19] <= mult_jan:auto_generated.result[19]


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0|mult:mult_crcb|lpm_mult:lpm_mult_component|mult_jan:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0|coeff_1:coeff_1_inp
datain[0] => ~NO_FANOUT~
datain[1] => ~NO_FANOUT~
datain[2] => ~NO_FANOUT~
datain[3] => ~NO_FANOUT~
datain[4] => ~NO_FANOUT~
datain[5] => ~NO_FANOUT~
datain[6] => ~NO_FANOUT~
datain[7] => ~NO_FANOUT~
datain[8] => ~NO_FANOUT~
datain[9] => Add0.IN22
datain[10] => Add0.IN21
datain[11] => Add0.IN20
datain[12] => Add0.IN19
datain[13] => Add0.IN17
datain[13] => Add0.IN18
datain[14] => Add0.IN15
datain[14] => Add0.IN16
datain[14] => Add1.IN24
datain[15] => Add0.IN13
datain[15] => Add0.IN14
datain[15] => Add1.IN23
datain[15] => Add2.IN26
datain[16] => Add0.IN11
datain[16] => Add0.IN12
datain[16] => Add1.IN22
datain[16] => Add2.IN25
datain[17] => Add0.IN9
datain[17] => Add0.IN10
datain[17] => Add1.IN21
datain[17] => Add2.IN24
datain[17] => Add3.IN28
datain[18] => Add0.IN7
datain[18] => Add0.IN8
datain[18] => Add1.IN20
datain[18] => Add2.IN23
datain[18] => Add3.IN27
datain[19] => Add0.IN5
datain[19] => Add0.IN6
datain[19] => Add1.IN19
datain[19] => Add2.IN22
datain[19] => Add3.IN26
datain[19] => Add4.IN30
dataout[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= <GND>
dataout[17] <= <GND>
dataout[18] <= <GND>
dataout[19] <= <GND>


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0|coeff_2:coeff_2_inp
datain[0] => ~NO_FANOUT~
datain[1] => ~NO_FANOUT~
datain[2] => ~NO_FANOUT~
datain[3] => ~NO_FANOUT~
datain[4] => ~NO_FANOUT~
datain[5] => ~NO_FANOUT~
datain[6] => ~NO_FANOUT~
datain[7] => ~NO_FANOUT~
datain[8] => ~NO_FANOUT~
datain[9] => Add0.IN22
datain[10] => Add0.IN20
datain[10] => Add0.IN21
datain[11] => Add0.IN18
datain[11] => Add0.IN19
datain[12] => Add0.IN16
datain[12] => Add0.IN17
datain[12] => Add1.IN24
datain[13] => Add0.IN14
datain[13] => Add0.IN15
datain[13] => Add1.IN23
datain[14] => Add0.IN12
datain[14] => Add0.IN13
datain[14] => Add1.IN22
datain[14] => Add2.IN26
datain[15] => Add0.IN10
datain[15] => Add0.IN11
datain[15] => Add1.IN21
datain[15] => Add2.IN25
datain[16] => Add0.IN8
datain[16] => Add0.IN9
datain[16] => Add1.IN20
datain[16] => Add2.IN24
datain[16] => Add3.IN28
datain[17] => Add0.IN6
datain[17] => Add0.IN7
datain[17] => Add1.IN19
datain[17] => Add2.IN23
datain[17] => Add3.IN27
datain[17] => Add4.IN30
datain[18] => Add0.IN4
datain[18] => Add0.IN5
datain[18] => Add1.IN18
datain[18] => Add2.IN22
datain[18] => Add3.IN26
datain[18] => Add4.IN29
datain[18] => Add5.IN32
datain[19] => Add0.IN2
datain[19] => Add0.IN3
datain[19] => Add1.IN17
datain[19] => Add2.IN21
datain[19] => Add3.IN25
datain[19] => Add4.IN28
datain[19] => Add5.IN31
dataout[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= <GND>
dataout[18] <= <GND>
dataout[19] <= <GND>


|DE2_D5M|sobel_top:sobel_top0|gaussian_function:gaussian_function0|coeff_3:coeff_3_inp
datain[0] => ~NO_FANOUT~
datain[1] => ~NO_FANOUT~
datain[2] => ~NO_FANOUT~
datain[3] => ~NO_FANOUT~
datain[4] => ~NO_FANOUT~
datain[5] => ~NO_FANOUT~
datain[6] => ~NO_FANOUT~
datain[7] => ~NO_FANOUT~
datain[8] => ~NO_FANOUT~
datain[9] => ~NO_FANOUT~
datain[10] => Add0.IN20
datain[11] => Add0.IN19
datain[12] => Add0.IN17
datain[12] => Add0.IN18
datain[13] => Add0.IN15
datain[13] => Add0.IN16
datain[13] => Add1.IN22
datain[14] => Add0.IN13
datain[14] => Add0.IN14
datain[14] => Add1.IN21
datain[14] => Add2.IN24
datain[15] => Add0.IN11
datain[15] => Add0.IN12
datain[15] => Add1.IN20
datain[15] => Add2.IN23
datain[16] => Add0.IN9
datain[16] => Add0.IN10
datain[16] => Add1.IN19
datain[16] => Add2.IN22
datain[17] => Add0.IN7
datain[17] => Add0.IN8
datain[17] => Add1.IN18
datain[17] => Add2.IN21
datain[17] => Add3.IN26
datain[18] => Add0.IN5
datain[18] => Add0.IN6
datain[18] => Add1.IN17
datain[18] => Add2.IN20
datain[18] => Add3.IN25
datain[18] => Add4.IN28
datain[19] => Add0.IN3
datain[19] => Add0.IN4
datain[19] => Add1.IN16
datain[19] => Add2.IN19
datain[19] => Add3.IN24
datain[19] => Add4.IN27
dataout[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= <GND>
dataout[16] <= <GND>
dataout[17] <= <GND>
dataout[18] <= <GND>
dataout[19] <= <GND>


|DE2_D5M|sobel_top:sobel_top0|delay:delay0
clk => clk.IN1
rst_n => delay_6x[0]~reg0.ACLR
rst_n => delay_6x[1]~reg0.ACLR
rst_n => delay_6x[2]~reg0.ACLR
rst_n => delay_6x[3]~reg0.ACLR
rst_n => delay_6x[4]~reg0.ACLR
rst_n => delay_6x[5]~reg0.ACLR
rst_n => delay_6x[6]~reg0.ACLR
rst_n => delay_6x[7]~reg0.ACLR
rst_n => delay_6x[8]~reg0.ACLR
rst_n => delay_6x[9]~reg0.ACLR
rst_n => per_clken_r[0].ACLR
rst_n => per_clken_r[1].ACLR
rst_n => per_clken_r[2].ACLR
rst_n => per_clken_r[3].ACLR
rst_n => per_clken_r[4].ACLR
rst_n => per_clken_r[5].ACLR
rst_n => delay_1x[0].ACLR
rst_n => delay_1x[1].ACLR
rst_n => delay_1x[2].ACLR
rst_n => delay_1x[3].ACLR
rst_n => delay_1x[4].ACLR
rst_n => delay_1x[5].ACLR
rst_n => delay_1x[6].ACLR
rst_n => delay_1x[7].ACLR
rst_n => delay_1x[8].ACLR
rst_n => delay_1x[9].ACLR
rst_n => delay_2x[0].ACLR
rst_n => delay_2x[1].ACLR
rst_n => delay_2x[2].ACLR
rst_n => delay_2x[3].ACLR
rst_n => delay_2x[4].ACLR
rst_n => delay_2x[5].ACLR
rst_n => delay_2x[6].ACLR
rst_n => delay_2x[7].ACLR
rst_n => delay_2x[8].ACLR
rst_n => delay_2x[9].ACLR
rst_n => delay_3x[0].ACLR
rst_n => delay_3x[1].ACLR
rst_n => delay_3x[2].ACLR
rst_n => delay_3x[3].ACLR
rst_n => delay_3x[4].ACLR
rst_n => delay_3x[5].ACLR
rst_n => delay_3x[6].ACLR
rst_n => delay_3x[7].ACLR
rst_n => delay_3x[8].ACLR
rst_n => delay_3x[9].ACLR
rst_n => delay_4x[0].ACLR
rst_n => delay_4x[1].ACLR
rst_n => delay_4x[2].ACLR
rst_n => delay_4x[3].ACLR
rst_n => delay_4x[4].ACLR
rst_n => delay_4x[5].ACLR
rst_n => delay_4x[6].ACLR
rst_n => delay_4x[7].ACLR
rst_n => delay_4x[8].ACLR
rst_n => delay_4x[9].ACLR
rst_n => delay_5x[0].ACLR
rst_n => delay_5x[1].ACLR
rst_n => delay_5x[2].ACLR
rst_n => delay_5x[3].ACLR
rst_n => delay_5x[4].ACLR
rst_n => delay_5x[5].ACLR
rst_n => delay_5x[6].ACLR
rst_n => delay_5x[7].ACLR
rst_n => delay_5x[8].ACLR
rst_n => delay_5x[9].ACLR
ien => ien.IN1
oen <= per_clken_r[5].DB_MAX_OUTPUT_PORT_TYPE
aclr => aclr.IN1
gauss_A_in[0] => gauss_A_in[0].IN1
gauss_A_in[1] => gauss_A_in[1].IN1
gauss_A_in[2] => gauss_A_in[2].IN1
gauss_A_in[3] => gauss_A_in[3].IN1
gauss_A_in[4] => gauss_A_in[4].IN1
gauss_A_in[5] => gauss_A_in[5].IN1
gauss_A_in[6] => gauss_A_in[6].IN1
gauss_A_in[7] => gauss_A_in[7].IN1
gauss_A_in[8] => gauss_A_in[8].IN1
gauss_A_in[9] => gauss_A_in[9].IN1
delay_6x[0] <= delay_6x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_6x[1] <= delay_6x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_6x[2] <= delay_6x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_6x[3] <= delay_6x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_6x[4] <= delay_6x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_6x[5] <= delay_6x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_6x[6] <= delay_6x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_6x[7] <= delay_6x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_6x[8] <= delay_6x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_6x[9] <= delay_6x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|delay:delay0|linebuffer_self:linebuffer0
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|DE2_D5M|sobel_top:sobel_top0|delay:delay0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_4101:auto_generated.shiftin[0]
shiftin[1] => shift_taps_4101:auto_generated.shiftin[1]
shiftin[2] => shift_taps_4101:auto_generated.shiftin[2]
shiftin[3] => shift_taps_4101:auto_generated.shiftin[3]
shiftin[4] => shift_taps_4101:auto_generated.shiftin[4]
shiftin[5] => shift_taps_4101:auto_generated.shiftin[5]
shiftin[6] => shift_taps_4101:auto_generated.shiftin[6]
shiftin[7] => shift_taps_4101:auto_generated.shiftin[7]
shiftin[8] => shift_taps_4101:auto_generated.shiftin[8]
shiftin[9] => shift_taps_4101:auto_generated.shiftin[9]
clock => shift_taps_4101:auto_generated.clock
clken => shift_taps_4101:auto_generated.clken
shiftout[0] <= shift_taps_4101:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_4101:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_4101:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_4101:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_4101:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_4101:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_4101:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_4101:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_4101:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_4101:auto_generated.shiftout[9]
taps[0] <= shift_taps_4101:auto_generated.taps[0]
taps[1] <= shift_taps_4101:auto_generated.taps[1]
taps[2] <= shift_taps_4101:auto_generated.taps[2]
taps[3] <= shift_taps_4101:auto_generated.taps[3]
taps[4] <= shift_taps_4101:auto_generated.taps[4]
taps[5] <= shift_taps_4101:auto_generated.taps[5]
taps[6] <= shift_taps_4101:auto_generated.taps[6]
taps[7] <= shift_taps_4101:auto_generated.taps[7]
taps[8] <= shift_taps_4101:auto_generated.taps[8]
taps[9] <= shift_taps_4101:auto_generated.taps[9]
taps[10] <= shift_taps_4101:auto_generated.taps[10]
taps[11] <= shift_taps_4101:auto_generated.taps[11]
taps[12] <= shift_taps_4101:auto_generated.taps[12]
taps[13] <= shift_taps_4101:auto_generated.taps[13]
taps[14] <= shift_taps_4101:auto_generated.taps[14]
taps[15] <= shift_taps_4101:auto_generated.taps[15]
taps[16] <= shift_taps_4101:auto_generated.taps[16]
taps[17] <= shift_taps_4101:auto_generated.taps[17]
taps[18] <= shift_taps_4101:auto_generated.taps[18]
taps[19] <= shift_taps_4101:auto_generated.taps[19]
aclr => shift_taps_4101:auto_generated.aclr


|DE2_D5M|sobel_top:sobel_top0|delay:delay0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated
aclr => dffe4.IN0
aclr => cntr_79h:cntr3.aset
clken => altsyncram_m2d1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clken => cntr_79h:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_m2d1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
clock => cntr_79h:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_m2d1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_m2d1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_m2d1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_m2d1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_m2d1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_m2d1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_m2d1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_m2d1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_m2d1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_m2d1:altsyncram2.data_a[9]
shiftout[0] <= altsyncram_m2d1:altsyncram2.q_b[10]
shiftout[1] <= altsyncram_m2d1:altsyncram2.q_b[11]
shiftout[2] <= altsyncram_m2d1:altsyncram2.q_b[12]
shiftout[3] <= altsyncram_m2d1:altsyncram2.q_b[13]
shiftout[4] <= altsyncram_m2d1:altsyncram2.q_b[14]
shiftout[5] <= altsyncram_m2d1:altsyncram2.q_b[15]
shiftout[6] <= altsyncram_m2d1:altsyncram2.q_b[16]
shiftout[7] <= altsyncram_m2d1:altsyncram2.q_b[17]
shiftout[8] <= altsyncram_m2d1:altsyncram2.q_b[18]
shiftout[9] <= altsyncram_m2d1:altsyncram2.q_b[19]
taps[0] <= altsyncram_m2d1:altsyncram2.q_b[0]
taps[1] <= altsyncram_m2d1:altsyncram2.q_b[1]
taps[2] <= altsyncram_m2d1:altsyncram2.q_b[2]
taps[3] <= altsyncram_m2d1:altsyncram2.q_b[3]
taps[4] <= altsyncram_m2d1:altsyncram2.q_b[4]
taps[5] <= altsyncram_m2d1:altsyncram2.q_b[5]
taps[6] <= altsyncram_m2d1:altsyncram2.q_b[6]
taps[7] <= altsyncram_m2d1:altsyncram2.q_b[7]
taps[8] <= altsyncram_m2d1:altsyncram2.q_b[8]
taps[9] <= altsyncram_m2d1:altsyncram2.q_b[9]
taps[10] <= altsyncram_m2d1:altsyncram2.q_b[10]
taps[11] <= altsyncram_m2d1:altsyncram2.q_b[11]
taps[12] <= altsyncram_m2d1:altsyncram2.q_b[12]
taps[13] <= altsyncram_m2d1:altsyncram2.q_b[13]
taps[14] <= altsyncram_m2d1:altsyncram2.q_b[14]
taps[15] <= altsyncram_m2d1:altsyncram2.q_b[15]
taps[16] <= altsyncram_m2d1:altsyncram2.q_b[16]
taps[17] <= altsyncram_m2d1:altsyncram2.q_b[17]
taps[18] <= altsyncram_m2d1:altsyncram2.q_b[18]
taps[19] <= altsyncram_m2d1:altsyncram2.q_b[19]


|DE2_D5M|sobel_top:sobel_top0|delay:delay0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|altsyncram_m2d1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[8] => ram_block5a16.PORTAADDR8
address_a[8] => ram_block5a17.PORTAADDR8
address_a[8] => ram_block5a18.PORTAADDR8
address_a[8] => ram_block5a19.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[9] => ram_block5a16.PORTAADDR9
address_a[9] => ram_block5a17.PORTAADDR9
address_a[9] => ram_block5a18.PORTAADDR9
address_a[9] => ram_block5a19.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[8] => ram_block5a16.PORTBADDR8
address_b[8] => ram_block5a17.PORTBADDR8
address_b[8] => ram_block5a18.PORTBADDR8
address_b[8] => ram_block5a19.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[9] => ram_block5a16.PORTBADDR9
address_b[9] => ram_block5a17.PORTBADDR9
address_b[9] => ram_block5a18.PORTBADDR9
address_b[9] => ram_block5a19.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE


|DE2_D5M|sobel_top:sobel_top0|delay:delay0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit6a[9].IN0
clock => counter_reg_bit6a[9].CLK
clock => counter_reg_bit6a[8].CLK
clock => counter_reg_bit6a[7].CLK
clock => counter_reg_bit6a[6].CLK
clock => counter_reg_bit6a[5].CLK
clock => counter_reg_bit6a[4].CLK
clock => counter_reg_bit6a[3].CLK
clock => counter_reg_bit6a[2].CLK
clock => counter_reg_bit6a[1].CLK
clock => counter_reg_bit6a[0].CLK
q[0] <= counter_reg_bit6a[0].REGOUT
q[1] <= counter_reg_bit6a[1].REGOUT
q[2] <= counter_reg_bit6a[2].REGOUT
q[3] <= counter_reg_bit6a[3].REGOUT
q[4] <= counter_reg_bit6a[4].REGOUT
q[5] <= counter_reg_bit6a[5].REGOUT
q[6] <= counter_reg_bit6a[6].REGOUT
q[7] <= counter_reg_bit6a[7].REGOUT
q[8] <= counter_reg_bit6a[8].REGOUT
q[9] <= counter_reg_bit6a[9].REGOUT


|DE2_D5M|sobel_top:sobel_top0|delay:delay0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_D5M|sobel_top:sobel_top0|delay:delay0|linebuffer_self:linebuffer0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_79h:cntr3
aset => counter_reg_bit8a[9].ACLR
aset => counter_reg_bit8a[8].ACLR
aset => counter_reg_bit8a[7].ACLR
aset => counter_reg_bit8a[6].ACLR
aset => counter_reg_bit8a[5].ACLR
aset => counter_reg_bit8a[4].ACLR
aset => counter_reg_bit8a[3].ACLR
aset => counter_reg_bit8a[2].ACLR
aset => counter_reg_bit8a[1].ACLR
aset => counter_reg_bit8a[0].ACLR
clk_en => counter_reg_bit8a[9].IN0
clock => counter_reg_bit8a[9].CLK
clock => counter_reg_bit8a[8].CLK
clock => counter_reg_bit8a[7].CLK
clock => counter_reg_bit8a[6].CLK
clock => counter_reg_bit8a[5].CLK
clock => counter_reg_bit8a[4].CLK
clock => counter_reg_bit8a[3].CLK
clock => counter_reg_bit8a[2].CLK
clock => counter_reg_bit8a[1].CLK
clock => counter_reg_bit8a[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0
clk => clk.IN1
rst_n => rst_n.IN1
per_clken => per_clken.IN1
aclr => ~NO_FANOUT~
image[0] => image[0].IN1
image[1] => image[1].IN1
image[2] => image[2].IN1
image[3] => image[3].IN1
image[4] => image[4].IN1
image[5] => image[5].IN1
image[6] => image[6].IN1
image[7] => image[7].IN1
image[8] => image[8].IN1
image[9] => image[9].IN1
gauss[0] => gauss[0].IN1
gauss[1] => gauss[1].IN1
gauss[2] => gauss[2].IN1
gauss[3] => gauss[3].IN1
gauss[4] => gauss[4].IN1
gauss[5] => gauss[5].IN1
gauss[6] => gauss[6].IN1
gauss[7] => gauss[7].IN1
gauss[8] => gauss[8].IN1
gauss[9] => gauss[9].IN1
finaloutcome[0] <= finaloutcome.DB_MAX_OUTPUT_PORT_TYPE
finaloutcome[1] <= finaloutcome.DB_MAX_OUTPUT_PORT_TYPE
finaloutcome[2] <= finaloutcome.DB_MAX_OUTPUT_PORT_TYPE
finaloutcome[3] <= finaloutcome.DB_MAX_OUTPUT_PORT_TYPE
finaloutcome[4] <= finaloutcome.DB_MAX_OUTPUT_PORT_TYPE
finaloutcome[5] <= finaloutcome.DB_MAX_OUTPUT_PORT_TYPE
finaloutcome[6] <= finaloutcome.DB_MAX_OUTPUT_PORT_TYPE
finaloutcome[7] <= finaloutcome.DB_MAX_OUTPUT_PORT_TYPE
finaloutcome[8] <= finaloutcome.DB_MAX_OUTPUT_PORT_TYPE
finaloutcome[9] <= finaloutcome.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1
clk => clk.IN2
rst_n => image_p33[0]~reg0.ACLR
rst_n => image_p33[1]~reg0.ACLR
rst_n => image_p33[2]~reg0.ACLR
rst_n => image_p33[3]~reg0.ACLR
rst_n => image_p33[4]~reg0.ACLR
rst_n => image_p33[5]~reg0.ACLR
rst_n => image_p33[6]~reg0.ACLR
rst_n => image_p33[7]~reg0.ACLR
rst_n => image_p33[8]~reg0.ACLR
rst_n => image_p33[9]~reg0.ACLR
rst_n => image_p32[0]~reg0.ACLR
rst_n => image_p32[1]~reg0.ACLR
rst_n => image_p32[2]~reg0.ACLR
rst_n => image_p32[3]~reg0.ACLR
rst_n => image_p32[4]~reg0.ACLR
rst_n => image_p32[5]~reg0.ACLR
rst_n => image_p32[6]~reg0.ACLR
rst_n => image_p32[7]~reg0.ACLR
rst_n => image_p32[8]~reg0.ACLR
rst_n => image_p32[9]~reg0.ACLR
rst_n => image_p31[0]~reg0.ACLR
rst_n => image_p31[1]~reg0.ACLR
rst_n => image_p31[2]~reg0.ACLR
rst_n => image_p31[3]~reg0.ACLR
rst_n => image_p31[4]~reg0.ACLR
rst_n => image_p31[5]~reg0.ACLR
rst_n => image_p31[6]~reg0.ACLR
rst_n => image_p31[7]~reg0.ACLR
rst_n => image_p31[8]~reg0.ACLR
rst_n => image_p31[9]~reg0.ACLR
rst_n => image_p23[0]~reg0.ACLR
rst_n => image_p23[1]~reg0.ACLR
rst_n => image_p23[2]~reg0.ACLR
rst_n => image_p23[3]~reg0.ACLR
rst_n => image_p23[4]~reg0.ACLR
rst_n => image_p23[5]~reg0.ACLR
rst_n => image_p23[6]~reg0.ACLR
rst_n => image_p23[7]~reg0.ACLR
rst_n => image_p23[8]~reg0.ACLR
rst_n => image_p23[9]~reg0.ACLR
rst_n => image_p22[0]~reg0.ACLR
rst_n => image_p22[1]~reg0.ACLR
rst_n => image_p22[2]~reg0.ACLR
rst_n => image_p22[3]~reg0.ACLR
rst_n => image_p22[4]~reg0.ACLR
rst_n => image_p22[5]~reg0.ACLR
rst_n => image_p22[6]~reg0.ACLR
rst_n => image_p22[7]~reg0.ACLR
rst_n => image_p22[8]~reg0.ACLR
rst_n => image_p22[9]~reg0.ACLR
rst_n => image_p21[0]~reg0.ACLR
rst_n => image_p21[1]~reg0.ACLR
rst_n => image_p21[2]~reg0.ACLR
rst_n => image_p21[3]~reg0.ACLR
rst_n => image_p21[4]~reg0.ACLR
rst_n => image_p21[5]~reg0.ACLR
rst_n => image_p21[6]~reg0.ACLR
rst_n => image_p21[7]~reg0.ACLR
rst_n => image_p21[8]~reg0.ACLR
rst_n => image_p21[9]~reg0.ACLR
rst_n => image_p13[0]~reg0.ACLR
rst_n => image_p13[1]~reg0.ACLR
rst_n => image_p13[2]~reg0.ACLR
rst_n => image_p13[3]~reg0.ACLR
rst_n => image_p13[4]~reg0.ACLR
rst_n => image_p13[5]~reg0.ACLR
rst_n => image_p13[6]~reg0.ACLR
rst_n => image_p13[7]~reg0.ACLR
rst_n => image_p13[8]~reg0.ACLR
rst_n => image_p13[9]~reg0.ACLR
rst_n => image_p12[0]~reg0.ACLR
rst_n => image_p12[1]~reg0.ACLR
rst_n => image_p12[2]~reg0.ACLR
rst_n => image_p12[3]~reg0.ACLR
rst_n => image_p12[4]~reg0.ACLR
rst_n => image_p12[5]~reg0.ACLR
rst_n => image_p12[6]~reg0.ACLR
rst_n => image_p12[7]~reg0.ACLR
rst_n => image_p12[8]~reg0.ACLR
rst_n => image_p12[9]~reg0.ACLR
rst_n => image_p11[0]~reg0.ACLR
rst_n => image_p11[1]~reg0.ACLR
rst_n => image_p11[2]~reg0.ACLR
rst_n => image_p11[3]~reg0.ACLR
rst_n => image_p11[4]~reg0.ACLR
rst_n => image_p11[5]~reg0.ACLR
rst_n => image_p11[6]~reg0.ACLR
rst_n => image_p11[7]~reg0.ACLR
rst_n => image_p11[8]~reg0.ACLR
rst_n => image_p11[9]~reg0.ACLR
rst_n => per_clken_r[0].ACLR
rst_n => per_clken_r[1].ACLR
rst_n => per_clken_r[2].ACLR
rst_n => per_clken_r[3].ACLR
rst_n => gauss_p33[0]~reg0.ACLR
rst_n => gauss_p33[1]~reg0.ACLR
rst_n => gauss_p33[2]~reg0.ACLR
rst_n => gauss_p33[3]~reg0.ACLR
rst_n => gauss_p33[4]~reg0.ACLR
rst_n => gauss_p33[5]~reg0.ACLR
rst_n => gauss_p33[6]~reg0.ACLR
rst_n => gauss_p33[7]~reg0.ACLR
rst_n => gauss_p33[8]~reg0.ACLR
rst_n => gauss_p33[9]~reg0.ACLR
rst_n => gauss_p32[0]~reg0.ACLR
rst_n => gauss_p32[1]~reg0.ACLR
rst_n => gauss_p32[2]~reg0.ACLR
rst_n => gauss_p32[3]~reg0.ACLR
rst_n => gauss_p32[4]~reg0.ACLR
rst_n => gauss_p32[5]~reg0.ACLR
rst_n => gauss_p32[6]~reg0.ACLR
rst_n => gauss_p32[7]~reg0.ACLR
rst_n => gauss_p32[8]~reg0.ACLR
rst_n => gauss_p32[9]~reg0.ACLR
rst_n => gauss_p31[0]~reg0.ACLR
rst_n => gauss_p31[1]~reg0.ACLR
rst_n => gauss_p31[2]~reg0.ACLR
rst_n => gauss_p31[3]~reg0.ACLR
rst_n => gauss_p31[4]~reg0.ACLR
rst_n => gauss_p31[5]~reg0.ACLR
rst_n => gauss_p31[6]~reg0.ACLR
rst_n => gauss_p31[7]~reg0.ACLR
rst_n => gauss_p31[8]~reg0.ACLR
rst_n => gauss_p31[9]~reg0.ACLR
rst_n => gauss_p23[0]~reg0.ACLR
rst_n => gauss_p23[1]~reg0.ACLR
rst_n => gauss_p23[2]~reg0.ACLR
rst_n => gauss_p23[3]~reg0.ACLR
rst_n => gauss_p23[4]~reg0.ACLR
rst_n => gauss_p23[5]~reg0.ACLR
rst_n => gauss_p23[6]~reg0.ACLR
rst_n => gauss_p23[7]~reg0.ACLR
rst_n => gauss_p23[8]~reg0.ACLR
rst_n => gauss_p23[9]~reg0.ACLR
rst_n => gauss_p22[0]~reg0.ACLR
rst_n => gauss_p22[1]~reg0.ACLR
rst_n => gauss_p22[2]~reg0.ACLR
rst_n => gauss_p22[3]~reg0.ACLR
rst_n => gauss_p22[4]~reg0.ACLR
rst_n => gauss_p22[5]~reg0.ACLR
rst_n => gauss_p22[6]~reg0.ACLR
rst_n => gauss_p22[7]~reg0.ACLR
rst_n => gauss_p22[8]~reg0.ACLR
rst_n => gauss_p22[9]~reg0.ACLR
rst_n => gauss_p21[0]~reg0.ACLR
rst_n => gauss_p21[1]~reg0.ACLR
rst_n => gauss_p21[2]~reg0.ACLR
rst_n => gauss_p21[3]~reg0.ACLR
rst_n => gauss_p21[4]~reg0.ACLR
rst_n => gauss_p21[5]~reg0.ACLR
rst_n => gauss_p21[6]~reg0.ACLR
rst_n => gauss_p21[7]~reg0.ACLR
rst_n => gauss_p21[8]~reg0.ACLR
rst_n => gauss_p21[9]~reg0.ACLR
rst_n => gauss_p13[0]~reg0.ACLR
rst_n => gauss_p13[1]~reg0.ACLR
rst_n => gauss_p13[2]~reg0.ACLR
rst_n => gauss_p13[3]~reg0.ACLR
rst_n => gauss_p13[4]~reg0.ACLR
rst_n => gauss_p13[5]~reg0.ACLR
rst_n => gauss_p13[6]~reg0.ACLR
rst_n => gauss_p13[7]~reg0.ACLR
rst_n => gauss_p13[8]~reg0.ACLR
rst_n => gauss_p13[9]~reg0.ACLR
rst_n => gauss_p12[0]~reg0.ACLR
rst_n => gauss_p12[1]~reg0.ACLR
rst_n => gauss_p12[2]~reg0.ACLR
rst_n => gauss_p12[3]~reg0.ACLR
rst_n => gauss_p12[4]~reg0.ACLR
rst_n => gauss_p12[5]~reg0.ACLR
rst_n => gauss_p12[6]~reg0.ACLR
rst_n => gauss_p12[7]~reg0.ACLR
rst_n => gauss_p12[8]~reg0.ACLR
rst_n => gauss_p12[9]~reg0.ACLR
rst_n => gauss_p11[0]~reg0.ACLR
rst_n => gauss_p11[1]~reg0.ACLR
rst_n => gauss_p11[2]~reg0.ACLR
rst_n => gauss_p11[3]~reg0.ACLR
rst_n => gauss_p11[4]~reg0.ACLR
rst_n => gauss_p11[5]~reg0.ACLR
rst_n => gauss_p11[6]~reg0.ACLR
rst_n => gauss_p11[7]~reg0.ACLR
rst_n => gauss_p11[8]~reg0.ACLR
rst_n => gauss_p11[9]~reg0.ACLR
per_clken => per_clken.IN2
image[0] => image[0].IN1
image[1] => image[1].IN1
image[2] => image[2].IN1
image[3] => image[3].IN1
image[4] => image[4].IN1
image[5] => image[5].IN1
image[6] => image[6].IN1
image[7] => image[7].IN1
image[8] => image[8].IN1
image[9] => image[9].IN1
gauss[0] => gauss[0].IN1
gauss[1] => gauss[1].IN1
gauss[2] => gauss[2].IN1
gauss[3] => gauss[3].IN1
gauss[4] => gauss[4].IN1
gauss[5] => gauss[5].IN1
gauss[6] => gauss[6].IN1
gauss[7] => gauss[7].IN1
gauss[8] => gauss[8].IN1
gauss[9] => gauss[9].IN1
aclr => aclr.IN2
matrix_clken <= per_clken_r[3].DB_MAX_OUTPUT_PORT_TYPE
image_p11[0] <= image_p11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p11[1] <= image_p11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p11[2] <= image_p11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p11[3] <= image_p11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p11[4] <= image_p11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p11[5] <= image_p11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p11[6] <= image_p11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p11[7] <= image_p11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p11[8] <= image_p11[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p11[9] <= image_p11[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p12[0] <= image_p12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p12[1] <= image_p12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p12[2] <= image_p12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p12[3] <= image_p12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p12[4] <= image_p12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p12[5] <= image_p12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p12[6] <= image_p12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p12[7] <= image_p12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p12[8] <= image_p12[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p12[9] <= image_p12[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p13[0] <= image_p13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p13[1] <= image_p13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p13[2] <= image_p13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p13[3] <= image_p13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p13[4] <= image_p13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p13[5] <= image_p13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p13[6] <= image_p13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p13[7] <= image_p13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p13[8] <= image_p13[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p13[9] <= image_p13[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p21[0] <= image_p21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p21[1] <= image_p21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p21[2] <= image_p21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p21[3] <= image_p21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p21[4] <= image_p21[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p21[5] <= image_p21[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p21[6] <= image_p21[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p21[7] <= image_p21[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p21[8] <= image_p21[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p21[9] <= image_p21[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p22[0] <= image_p22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p22[1] <= image_p22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p22[2] <= image_p22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p22[3] <= image_p22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p22[4] <= image_p22[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p22[5] <= image_p22[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p22[6] <= image_p22[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p22[7] <= image_p22[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p22[8] <= image_p22[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p22[9] <= image_p22[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p23[0] <= image_p23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p23[1] <= image_p23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p23[2] <= image_p23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p23[3] <= image_p23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p23[4] <= image_p23[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p23[5] <= image_p23[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p23[6] <= image_p23[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p23[7] <= image_p23[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p23[8] <= image_p23[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p23[9] <= image_p23[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p31[0] <= image_p31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p31[1] <= image_p31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p31[2] <= image_p31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p31[3] <= image_p31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p31[4] <= image_p31[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p31[5] <= image_p31[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p31[6] <= image_p31[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p31[7] <= image_p31[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p31[8] <= image_p31[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p31[9] <= image_p31[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p32[0] <= image_p32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p32[1] <= image_p32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p32[2] <= image_p32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p32[3] <= image_p32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p32[4] <= image_p32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p32[5] <= image_p32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p32[6] <= image_p32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p32[7] <= image_p32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p32[8] <= image_p32[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p32[9] <= image_p32[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p33[0] <= image_p33[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p33[1] <= image_p33[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p33[2] <= image_p33[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p33[3] <= image_p33[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p33[4] <= image_p33[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p33[5] <= image_p33[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p33[6] <= image_p33[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p33[7] <= image_p33[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p33[8] <= image_p33[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
image_p33[9] <= image_p33[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p11[0] <= gauss_p11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p11[1] <= gauss_p11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p11[2] <= gauss_p11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p11[3] <= gauss_p11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p11[4] <= gauss_p11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p11[5] <= gauss_p11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p11[6] <= gauss_p11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p11[7] <= gauss_p11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p11[8] <= gauss_p11[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p11[9] <= gauss_p11[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p12[0] <= gauss_p12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p12[1] <= gauss_p12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p12[2] <= gauss_p12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p12[3] <= gauss_p12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p12[4] <= gauss_p12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p12[5] <= gauss_p12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p12[6] <= gauss_p12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p12[7] <= gauss_p12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p12[8] <= gauss_p12[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p12[9] <= gauss_p12[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p13[0] <= gauss_p13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p13[1] <= gauss_p13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p13[2] <= gauss_p13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p13[3] <= gauss_p13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p13[4] <= gauss_p13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p13[5] <= gauss_p13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p13[6] <= gauss_p13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p13[7] <= gauss_p13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p13[8] <= gauss_p13[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p13[9] <= gauss_p13[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p21[0] <= gauss_p21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p21[1] <= gauss_p21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p21[2] <= gauss_p21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p21[3] <= gauss_p21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p21[4] <= gauss_p21[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p21[5] <= gauss_p21[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p21[6] <= gauss_p21[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p21[7] <= gauss_p21[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p21[8] <= gauss_p21[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p21[9] <= gauss_p21[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p22[0] <= gauss_p22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p22[1] <= gauss_p22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p22[2] <= gauss_p22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p22[3] <= gauss_p22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p22[4] <= gauss_p22[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p22[5] <= gauss_p22[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p22[6] <= gauss_p22[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p22[7] <= gauss_p22[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p22[8] <= gauss_p22[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p22[9] <= gauss_p22[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p23[0] <= gauss_p23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p23[1] <= gauss_p23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p23[2] <= gauss_p23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p23[3] <= gauss_p23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p23[4] <= gauss_p23[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p23[5] <= gauss_p23[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p23[6] <= gauss_p23[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p23[7] <= gauss_p23[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p23[8] <= gauss_p23[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p23[9] <= gauss_p23[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p31[0] <= gauss_p31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p31[1] <= gauss_p31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p31[2] <= gauss_p31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p31[3] <= gauss_p31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p31[4] <= gauss_p31[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p31[5] <= gauss_p31[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p31[6] <= gauss_p31[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p31[7] <= gauss_p31[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p31[8] <= gauss_p31[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p31[9] <= gauss_p31[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p32[0] <= gauss_p32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p32[1] <= gauss_p32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p32[2] <= gauss_p32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p32[3] <= gauss_p32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p32[4] <= gauss_p32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p32[5] <= gauss_p32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p32[6] <= gauss_p32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p32[7] <= gauss_p32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p32[8] <= gauss_p32[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p32[9] <= gauss_p32[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p33[0] <= gauss_p33[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p33[1] <= gauss_p33[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p33[2] <= gauss_p33[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p33[3] <= gauss_p33[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p33[4] <= gauss_p33[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p33[5] <= gauss_p33[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p33[6] <= gauss_p33[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p33[7] <= gauss_p33[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p33[8] <= gauss_p33[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gauss_p33[9] <= gauss_p33[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_image
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_image|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_4101:auto_generated.shiftin[0]
shiftin[1] => shift_taps_4101:auto_generated.shiftin[1]
shiftin[2] => shift_taps_4101:auto_generated.shiftin[2]
shiftin[3] => shift_taps_4101:auto_generated.shiftin[3]
shiftin[4] => shift_taps_4101:auto_generated.shiftin[4]
shiftin[5] => shift_taps_4101:auto_generated.shiftin[5]
shiftin[6] => shift_taps_4101:auto_generated.shiftin[6]
shiftin[7] => shift_taps_4101:auto_generated.shiftin[7]
shiftin[8] => shift_taps_4101:auto_generated.shiftin[8]
shiftin[9] => shift_taps_4101:auto_generated.shiftin[9]
clock => shift_taps_4101:auto_generated.clock
clken => shift_taps_4101:auto_generated.clken
shiftout[0] <= shift_taps_4101:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_4101:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_4101:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_4101:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_4101:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_4101:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_4101:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_4101:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_4101:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_4101:auto_generated.shiftout[9]
taps[0] <= shift_taps_4101:auto_generated.taps[0]
taps[1] <= shift_taps_4101:auto_generated.taps[1]
taps[2] <= shift_taps_4101:auto_generated.taps[2]
taps[3] <= shift_taps_4101:auto_generated.taps[3]
taps[4] <= shift_taps_4101:auto_generated.taps[4]
taps[5] <= shift_taps_4101:auto_generated.taps[5]
taps[6] <= shift_taps_4101:auto_generated.taps[6]
taps[7] <= shift_taps_4101:auto_generated.taps[7]
taps[8] <= shift_taps_4101:auto_generated.taps[8]
taps[9] <= shift_taps_4101:auto_generated.taps[9]
taps[10] <= shift_taps_4101:auto_generated.taps[10]
taps[11] <= shift_taps_4101:auto_generated.taps[11]
taps[12] <= shift_taps_4101:auto_generated.taps[12]
taps[13] <= shift_taps_4101:auto_generated.taps[13]
taps[14] <= shift_taps_4101:auto_generated.taps[14]
taps[15] <= shift_taps_4101:auto_generated.taps[15]
taps[16] <= shift_taps_4101:auto_generated.taps[16]
taps[17] <= shift_taps_4101:auto_generated.taps[17]
taps[18] <= shift_taps_4101:auto_generated.taps[18]
taps[19] <= shift_taps_4101:auto_generated.taps[19]
aclr => shift_taps_4101:auto_generated.aclr


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_image|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated
aclr => dffe4.IN0
aclr => cntr_79h:cntr3.aset
clken => altsyncram_m2d1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clken => cntr_79h:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_m2d1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
clock => cntr_79h:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_m2d1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_m2d1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_m2d1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_m2d1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_m2d1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_m2d1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_m2d1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_m2d1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_m2d1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_m2d1:altsyncram2.data_a[9]
shiftout[0] <= altsyncram_m2d1:altsyncram2.q_b[10]
shiftout[1] <= altsyncram_m2d1:altsyncram2.q_b[11]
shiftout[2] <= altsyncram_m2d1:altsyncram2.q_b[12]
shiftout[3] <= altsyncram_m2d1:altsyncram2.q_b[13]
shiftout[4] <= altsyncram_m2d1:altsyncram2.q_b[14]
shiftout[5] <= altsyncram_m2d1:altsyncram2.q_b[15]
shiftout[6] <= altsyncram_m2d1:altsyncram2.q_b[16]
shiftout[7] <= altsyncram_m2d1:altsyncram2.q_b[17]
shiftout[8] <= altsyncram_m2d1:altsyncram2.q_b[18]
shiftout[9] <= altsyncram_m2d1:altsyncram2.q_b[19]
taps[0] <= altsyncram_m2d1:altsyncram2.q_b[0]
taps[1] <= altsyncram_m2d1:altsyncram2.q_b[1]
taps[2] <= altsyncram_m2d1:altsyncram2.q_b[2]
taps[3] <= altsyncram_m2d1:altsyncram2.q_b[3]
taps[4] <= altsyncram_m2d1:altsyncram2.q_b[4]
taps[5] <= altsyncram_m2d1:altsyncram2.q_b[5]
taps[6] <= altsyncram_m2d1:altsyncram2.q_b[6]
taps[7] <= altsyncram_m2d1:altsyncram2.q_b[7]
taps[8] <= altsyncram_m2d1:altsyncram2.q_b[8]
taps[9] <= altsyncram_m2d1:altsyncram2.q_b[9]
taps[10] <= altsyncram_m2d1:altsyncram2.q_b[10]
taps[11] <= altsyncram_m2d1:altsyncram2.q_b[11]
taps[12] <= altsyncram_m2d1:altsyncram2.q_b[12]
taps[13] <= altsyncram_m2d1:altsyncram2.q_b[13]
taps[14] <= altsyncram_m2d1:altsyncram2.q_b[14]
taps[15] <= altsyncram_m2d1:altsyncram2.q_b[15]
taps[16] <= altsyncram_m2d1:altsyncram2.q_b[16]
taps[17] <= altsyncram_m2d1:altsyncram2.q_b[17]
taps[18] <= altsyncram_m2d1:altsyncram2.q_b[18]
taps[19] <= altsyncram_m2d1:altsyncram2.q_b[19]


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_image|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|altsyncram_m2d1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[8] => ram_block5a16.PORTAADDR8
address_a[8] => ram_block5a17.PORTAADDR8
address_a[8] => ram_block5a18.PORTAADDR8
address_a[8] => ram_block5a19.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[9] => ram_block5a16.PORTAADDR9
address_a[9] => ram_block5a17.PORTAADDR9
address_a[9] => ram_block5a18.PORTAADDR9
address_a[9] => ram_block5a19.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[8] => ram_block5a16.PORTBADDR8
address_b[8] => ram_block5a17.PORTBADDR8
address_b[8] => ram_block5a18.PORTBADDR8
address_b[8] => ram_block5a19.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[9] => ram_block5a16.PORTBADDR9
address_b[9] => ram_block5a17.PORTBADDR9
address_b[9] => ram_block5a18.PORTBADDR9
address_b[9] => ram_block5a19.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_image|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit6a[9].IN0
clock => counter_reg_bit6a[9].CLK
clock => counter_reg_bit6a[8].CLK
clock => counter_reg_bit6a[7].CLK
clock => counter_reg_bit6a[6].CLK
clock => counter_reg_bit6a[5].CLK
clock => counter_reg_bit6a[4].CLK
clock => counter_reg_bit6a[3].CLK
clock => counter_reg_bit6a[2].CLK
clock => counter_reg_bit6a[1].CLK
clock => counter_reg_bit6a[0].CLK
q[0] <= counter_reg_bit6a[0].REGOUT
q[1] <= counter_reg_bit6a[1].REGOUT
q[2] <= counter_reg_bit6a[2].REGOUT
q[3] <= counter_reg_bit6a[3].REGOUT
q[4] <= counter_reg_bit6a[4].REGOUT
q[5] <= counter_reg_bit6a[5].REGOUT
q[6] <= counter_reg_bit6a[6].REGOUT
q[7] <= counter_reg_bit6a[7].REGOUT
q[8] <= counter_reg_bit6a[8].REGOUT
q[9] <= counter_reg_bit6a[9].REGOUT


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_image|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_image|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_79h:cntr3
aset => counter_reg_bit8a[9].ACLR
aset => counter_reg_bit8a[8].ACLR
aset => counter_reg_bit8a[7].ACLR
aset => counter_reg_bit8a[6].ACLR
aset => counter_reg_bit8a[5].ACLR
aset => counter_reg_bit8a[4].ACLR
aset => counter_reg_bit8a[3].ACLR
aset => counter_reg_bit8a[2].ACLR
aset => counter_reg_bit8a[1].ACLR
aset => counter_reg_bit8a[0].ACLR
clk_en => counter_reg_bit8a[9].IN0
clock => counter_reg_bit8a[9].CLK
clock => counter_reg_bit8a[8].CLK
clock => counter_reg_bit8a[7].CLK
clock => counter_reg_bit8a[6].CLK
clock => counter_reg_bit8a[5].CLK
clock => counter_reg_bit8a[4].CLK
clock => counter_reg_bit8a[3].CLK
clock => counter_reg_bit8a[2].CLK
clock => counter_reg_bit8a[1].CLK
clock => counter_reg_bit8a[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_gauss
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_gauss|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_4101:auto_generated.shiftin[0]
shiftin[1] => shift_taps_4101:auto_generated.shiftin[1]
shiftin[2] => shift_taps_4101:auto_generated.shiftin[2]
shiftin[3] => shift_taps_4101:auto_generated.shiftin[3]
shiftin[4] => shift_taps_4101:auto_generated.shiftin[4]
shiftin[5] => shift_taps_4101:auto_generated.shiftin[5]
shiftin[6] => shift_taps_4101:auto_generated.shiftin[6]
shiftin[7] => shift_taps_4101:auto_generated.shiftin[7]
shiftin[8] => shift_taps_4101:auto_generated.shiftin[8]
shiftin[9] => shift_taps_4101:auto_generated.shiftin[9]
clock => shift_taps_4101:auto_generated.clock
clken => shift_taps_4101:auto_generated.clken
shiftout[0] <= shift_taps_4101:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_4101:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_4101:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_4101:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_4101:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_4101:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_4101:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_4101:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_4101:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_4101:auto_generated.shiftout[9]
taps[0] <= shift_taps_4101:auto_generated.taps[0]
taps[1] <= shift_taps_4101:auto_generated.taps[1]
taps[2] <= shift_taps_4101:auto_generated.taps[2]
taps[3] <= shift_taps_4101:auto_generated.taps[3]
taps[4] <= shift_taps_4101:auto_generated.taps[4]
taps[5] <= shift_taps_4101:auto_generated.taps[5]
taps[6] <= shift_taps_4101:auto_generated.taps[6]
taps[7] <= shift_taps_4101:auto_generated.taps[7]
taps[8] <= shift_taps_4101:auto_generated.taps[8]
taps[9] <= shift_taps_4101:auto_generated.taps[9]
taps[10] <= shift_taps_4101:auto_generated.taps[10]
taps[11] <= shift_taps_4101:auto_generated.taps[11]
taps[12] <= shift_taps_4101:auto_generated.taps[12]
taps[13] <= shift_taps_4101:auto_generated.taps[13]
taps[14] <= shift_taps_4101:auto_generated.taps[14]
taps[15] <= shift_taps_4101:auto_generated.taps[15]
taps[16] <= shift_taps_4101:auto_generated.taps[16]
taps[17] <= shift_taps_4101:auto_generated.taps[17]
taps[18] <= shift_taps_4101:auto_generated.taps[18]
taps[19] <= shift_taps_4101:auto_generated.taps[19]
aclr => shift_taps_4101:auto_generated.aclr


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_gauss|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated
aclr => dffe4.IN0
aclr => cntr_79h:cntr3.aset
clken => altsyncram_m2d1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clken => cntr_79h:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_m2d1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
clock => cntr_79h:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_m2d1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_m2d1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_m2d1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_m2d1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_m2d1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_m2d1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_m2d1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_m2d1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_m2d1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_m2d1:altsyncram2.data_a[9]
shiftout[0] <= altsyncram_m2d1:altsyncram2.q_b[10]
shiftout[1] <= altsyncram_m2d1:altsyncram2.q_b[11]
shiftout[2] <= altsyncram_m2d1:altsyncram2.q_b[12]
shiftout[3] <= altsyncram_m2d1:altsyncram2.q_b[13]
shiftout[4] <= altsyncram_m2d1:altsyncram2.q_b[14]
shiftout[5] <= altsyncram_m2d1:altsyncram2.q_b[15]
shiftout[6] <= altsyncram_m2d1:altsyncram2.q_b[16]
shiftout[7] <= altsyncram_m2d1:altsyncram2.q_b[17]
shiftout[8] <= altsyncram_m2d1:altsyncram2.q_b[18]
shiftout[9] <= altsyncram_m2d1:altsyncram2.q_b[19]
taps[0] <= altsyncram_m2d1:altsyncram2.q_b[0]
taps[1] <= altsyncram_m2d1:altsyncram2.q_b[1]
taps[2] <= altsyncram_m2d1:altsyncram2.q_b[2]
taps[3] <= altsyncram_m2d1:altsyncram2.q_b[3]
taps[4] <= altsyncram_m2d1:altsyncram2.q_b[4]
taps[5] <= altsyncram_m2d1:altsyncram2.q_b[5]
taps[6] <= altsyncram_m2d1:altsyncram2.q_b[6]
taps[7] <= altsyncram_m2d1:altsyncram2.q_b[7]
taps[8] <= altsyncram_m2d1:altsyncram2.q_b[8]
taps[9] <= altsyncram_m2d1:altsyncram2.q_b[9]
taps[10] <= altsyncram_m2d1:altsyncram2.q_b[10]
taps[11] <= altsyncram_m2d1:altsyncram2.q_b[11]
taps[12] <= altsyncram_m2d1:altsyncram2.q_b[12]
taps[13] <= altsyncram_m2d1:altsyncram2.q_b[13]
taps[14] <= altsyncram_m2d1:altsyncram2.q_b[14]
taps[15] <= altsyncram_m2d1:altsyncram2.q_b[15]
taps[16] <= altsyncram_m2d1:altsyncram2.q_b[16]
taps[17] <= altsyncram_m2d1:altsyncram2.q_b[17]
taps[18] <= altsyncram_m2d1:altsyncram2.q_b[18]
taps[19] <= altsyncram_m2d1:altsyncram2.q_b[19]


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_gauss|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|altsyncram_m2d1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[8] => ram_block5a16.PORTAADDR8
address_a[8] => ram_block5a17.PORTAADDR8
address_a[8] => ram_block5a18.PORTAADDR8
address_a[8] => ram_block5a19.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[9] => ram_block5a16.PORTAADDR9
address_a[9] => ram_block5a17.PORTAADDR9
address_a[9] => ram_block5a18.PORTAADDR9
address_a[9] => ram_block5a19.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[8] => ram_block5a16.PORTBADDR8
address_b[8] => ram_block5a17.PORTBADDR8
address_b[8] => ram_block5a18.PORTBADDR8
address_b[8] => ram_block5a19.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[9] => ram_block5a16.PORTBADDR9
address_b[9] => ram_block5a17.PORTBADDR9
address_b[9] => ram_block5a18.PORTBADDR9
address_b[9] => ram_block5a19.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_gauss|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit6a[9].IN0
clock => counter_reg_bit6a[9].CLK
clock => counter_reg_bit6a[8].CLK
clock => counter_reg_bit6a[7].CLK
clock => counter_reg_bit6a[6].CLK
clock => counter_reg_bit6a[5].CLK
clock => counter_reg_bit6a[4].CLK
clock => counter_reg_bit6a[3].CLK
clock => counter_reg_bit6a[2].CLK
clock => counter_reg_bit6a[1].CLK
clock => counter_reg_bit6a[0].CLK
q[0] <= counter_reg_bit6a[0].REGOUT
q[1] <= counter_reg_bit6a[1].REGOUT
q[2] <= counter_reg_bit6a[2].REGOUT
q[3] <= counter_reg_bit6a[3].REGOUT
q[4] <= counter_reg_bit6a[4].REGOUT
q[5] <= counter_reg_bit6a[5].REGOUT
q[6] <= counter_reg_bit6a[6].REGOUT
q[7] <= counter_reg_bit6a[7].REGOUT
q[8] <= counter_reg_bit6a[8].REGOUT
q[9] <= counter_reg_bit6a[9].REGOUT


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_gauss|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|buffer_final:bufferr1|linebuffer_self:linebuffer_gauss|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4101:auto_generated|cntr_79h:cntr3
aset => counter_reg_bit8a[9].ACLR
aset => counter_reg_bit8a[8].ACLR
aset => counter_reg_bit8a[7].ACLR
aset => counter_reg_bit8a[6].ACLR
aset => counter_reg_bit8a[5].ACLR
aset => counter_reg_bit8a[4].ACLR
aset => counter_reg_bit8a[3].ACLR
aset => counter_reg_bit8a[2].ACLR
aset => counter_reg_bit8a[1].ACLR
aset => counter_reg_bit8a[0].ACLR
clk_en => counter_reg_bit8a[9].IN0
clock => counter_reg_bit8a[9].CLK
clock => counter_reg_bit8a[8].CLK
clock => counter_reg_bit8a[7].CLK
clock => counter_reg_bit8a[6].CLK
clock => counter_reg_bit8a[5].CLK
clock => counter_reg_bit8a[4].CLK
clock => counter_reg_bit8a[3].CLK
clock => counter_reg_bit8a[2].CLK
clock => counter_reg_bit8a[1].CLK
clock => counter_reg_bit8a[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|exp_LUT:exp_11
datain[0] => Equal0.IN31
datain[0] => Equal1.IN0
datain[0] => Equal2.IN31
datain[0] => Equal3.IN1
datain[0] => Equal4.IN31
datain[0] => Equal5.IN1
datain[0] => Equal6.IN31
datain[1] => Equal0.IN30
datain[1] => Equal1.IN31
datain[1] => Equal2.IN0
datain[1] => Equal3.IN0
datain[1] => Equal4.IN30
datain[1] => Equal5.IN31
datain[1] => Equal6.IN1
datain[2] => Equal0.IN29
datain[2] => Equal1.IN30
datain[2] => Equal2.IN30
datain[2] => Equal3.IN31
datain[2] => Equal4.IN0
datain[2] => Equal5.IN0
datain[2] => Equal6.IN0
datain[3] => Equal0.IN28
datain[3] => Equal1.IN29
datain[3] => Equal2.IN29
datain[3] => Equal3.IN30
datain[3] => Equal4.IN29
datain[3] => Equal5.IN30
datain[3] => Equal6.IN30
datain[4] => Equal0.IN27
datain[4] => Equal1.IN28
datain[4] => Equal2.IN28
datain[4] => Equal3.IN29
datain[4] => Equal4.IN28
datain[4] => Equal5.IN29
datain[4] => Equal6.IN29
datain[5] => Equal0.IN26
datain[5] => Equal1.IN27
datain[5] => Equal2.IN27
datain[5] => Equal3.IN28
datain[5] => Equal4.IN27
datain[5] => Equal5.IN28
datain[5] => Equal6.IN28
datain[6] => Equal0.IN25
datain[6] => Equal1.IN26
datain[6] => Equal2.IN26
datain[6] => Equal3.IN27
datain[6] => Equal4.IN26
datain[6] => Equal5.IN27
datain[6] => Equal6.IN27
datain[7] => Equal0.IN24
datain[7] => Equal1.IN25
datain[7] => Equal2.IN25
datain[7] => Equal3.IN26
datain[7] => Equal4.IN25
datain[7] => Equal5.IN26
datain[7] => Equal6.IN26
datain[8] => Equal0.IN23
datain[8] => Equal1.IN24
datain[8] => Equal2.IN24
datain[8] => Equal3.IN25
datain[8] => Equal4.IN24
datain[8] => Equal5.IN25
datain[8] => Equal6.IN25
datain[9] => Equal0.IN22
datain[9] => Equal1.IN23
datain[9] => Equal2.IN23
datain[9] => Equal3.IN24
datain[9] => Equal4.IN23
datain[9] => Equal5.IN24
datain[9] => Equal6.IN24
image_data[0] => dataout.DATAB
image_data[1] => Add0.IN18
image_data[1] => dataout.DATAB
image_data[2] => Add0.IN17
image_data[2] => Add4.IN16
image_data[2] => dataout.DATAB
image_data[3] => Add0.IN15
image_data[3] => Add0.IN16
image_data[3] => Add4.IN15
image_data[3] => dataout.DATAB
image_data[4] => Add0.IN13
image_data[4] => Add0.IN14
image_data[4] => Add1.IN20
image_data[4] => Add4.IN14
image_data[4] => Add6.IN12
image_data[4] => dataout.DATAB
image_data[5] => Add0.IN11
image_data[5] => Add0.IN12
image_data[5] => Add1.IN19
image_data[5] => Add2.IN20
image_data[5] => Add4.IN13
image_data[5] => Add6.IN10
image_data[5] => Add6.IN11
image_data[5] => Add8.IN10
image_data[5] => dataout.DATAB
image_data[6] => Add0.IN9
image_data[6] => Add0.IN10
image_data[6] => Add1.IN18
image_data[6] => Add2.IN19
image_data[6] => Add3.IN20
image_data[6] => Add4.IN11
image_data[6] => Add4.IN12
image_data[6] => Add6.IN8
image_data[6] => Add6.IN9
image_data[6] => Add8.IN9
image_data[6] => dataout.DATAB
image_data[7] => Add0.IN7
image_data[7] => Add0.IN8
image_data[7] => Add1.IN17
image_data[7] => Add2.IN18
image_data[7] => Add3.IN19
image_data[7] => Add4.IN9
image_data[7] => Add4.IN10
image_data[7] => Add6.IN6
image_data[7] => Add6.IN7
image_data[7] => Add8.IN8
image_data[7] => Add9.IN6
image_data[7] => dataout.DATAB
image_data[8] => Add0.IN5
image_data[8] => Add0.IN6
image_data[8] => Add1.IN16
image_data[8] => Add2.IN17
image_data[8] => Add3.IN18
image_data[8] => Add4.IN7
image_data[8] => Add4.IN8
image_data[8] => Add5.IN18
image_data[8] => Add6.IN4
image_data[8] => Add6.IN5
image_data[8] => Add7.IN14
image_data[8] => Add8.IN7
image_data[8] => Add9.IN4
image_data[8] => Add9.IN5
image_data[8] => dataout.DATAB
image_data[8] => dataout.DATAB
image_data[9] => Add0.IN3
image_data[9] => Add0.IN4
image_data[9] => Add1.IN15
image_data[9] => Add2.IN16
image_data[9] => Add3.IN17
image_data[9] => Add4.IN5
image_data[9] => Add4.IN6
image_data[9] => Add5.IN17
image_data[9] => Add6.IN2
image_data[9] => Add6.IN3
image_data[9] => Add7.IN13
image_data[9] => Add8.IN5
image_data[9] => Add8.IN6
image_data[9] => Add9.IN2
image_data[9] => Add9.IN3
image_data[9] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|exp_LUT:exp_12
datain[0] => Equal0.IN31
datain[0] => Equal1.IN0
datain[0] => Equal2.IN31
datain[0] => Equal3.IN1
datain[0] => Equal4.IN31
datain[0] => Equal5.IN1
datain[0] => Equal6.IN31
datain[1] => Equal0.IN30
datain[1] => Equal1.IN31
datain[1] => Equal2.IN0
datain[1] => Equal3.IN0
datain[1] => Equal4.IN30
datain[1] => Equal5.IN31
datain[1] => Equal6.IN1
datain[2] => Equal0.IN29
datain[2] => Equal1.IN30
datain[2] => Equal2.IN30
datain[2] => Equal3.IN31
datain[2] => Equal4.IN0
datain[2] => Equal5.IN0
datain[2] => Equal6.IN0
datain[3] => Equal0.IN28
datain[3] => Equal1.IN29
datain[3] => Equal2.IN29
datain[3] => Equal3.IN30
datain[3] => Equal4.IN29
datain[3] => Equal5.IN30
datain[3] => Equal6.IN30
datain[4] => Equal0.IN27
datain[4] => Equal1.IN28
datain[4] => Equal2.IN28
datain[4] => Equal3.IN29
datain[4] => Equal4.IN28
datain[4] => Equal5.IN29
datain[4] => Equal6.IN29
datain[5] => Equal0.IN26
datain[5] => Equal1.IN27
datain[5] => Equal2.IN27
datain[5] => Equal3.IN28
datain[5] => Equal4.IN27
datain[5] => Equal5.IN28
datain[5] => Equal6.IN28
datain[6] => Equal0.IN25
datain[6] => Equal1.IN26
datain[6] => Equal2.IN26
datain[6] => Equal3.IN27
datain[6] => Equal4.IN26
datain[6] => Equal5.IN27
datain[6] => Equal6.IN27
datain[7] => Equal0.IN24
datain[7] => Equal1.IN25
datain[7] => Equal2.IN25
datain[7] => Equal3.IN26
datain[7] => Equal4.IN25
datain[7] => Equal5.IN26
datain[7] => Equal6.IN26
datain[8] => Equal0.IN23
datain[8] => Equal1.IN24
datain[8] => Equal2.IN24
datain[8] => Equal3.IN25
datain[8] => Equal4.IN24
datain[8] => Equal5.IN25
datain[8] => Equal6.IN25
datain[9] => Equal0.IN22
datain[9] => Equal1.IN23
datain[9] => Equal2.IN23
datain[9] => Equal3.IN24
datain[9] => Equal4.IN23
datain[9] => Equal5.IN24
datain[9] => Equal6.IN24
image_data[0] => dataout.DATAB
image_data[1] => Add0.IN18
image_data[1] => dataout.DATAB
image_data[2] => Add0.IN17
image_data[2] => Add4.IN16
image_data[2] => dataout.DATAB
image_data[3] => Add0.IN15
image_data[3] => Add0.IN16
image_data[3] => Add4.IN15
image_data[3] => dataout.DATAB
image_data[4] => Add0.IN13
image_data[4] => Add0.IN14
image_data[4] => Add1.IN20
image_data[4] => Add4.IN14
image_data[4] => Add6.IN12
image_data[4] => dataout.DATAB
image_data[5] => Add0.IN11
image_data[5] => Add0.IN12
image_data[5] => Add1.IN19
image_data[5] => Add2.IN20
image_data[5] => Add4.IN13
image_data[5] => Add6.IN10
image_data[5] => Add6.IN11
image_data[5] => Add8.IN10
image_data[5] => dataout.DATAB
image_data[6] => Add0.IN9
image_data[6] => Add0.IN10
image_data[6] => Add1.IN18
image_data[6] => Add2.IN19
image_data[6] => Add3.IN20
image_data[6] => Add4.IN11
image_data[6] => Add4.IN12
image_data[6] => Add6.IN8
image_data[6] => Add6.IN9
image_data[6] => Add8.IN9
image_data[6] => dataout.DATAB
image_data[7] => Add0.IN7
image_data[7] => Add0.IN8
image_data[7] => Add1.IN17
image_data[7] => Add2.IN18
image_data[7] => Add3.IN19
image_data[7] => Add4.IN9
image_data[7] => Add4.IN10
image_data[7] => Add6.IN6
image_data[7] => Add6.IN7
image_data[7] => Add8.IN8
image_data[7] => Add9.IN6
image_data[7] => dataout.DATAB
image_data[8] => Add0.IN5
image_data[8] => Add0.IN6
image_data[8] => Add1.IN16
image_data[8] => Add2.IN17
image_data[8] => Add3.IN18
image_data[8] => Add4.IN7
image_data[8] => Add4.IN8
image_data[8] => Add5.IN18
image_data[8] => Add6.IN4
image_data[8] => Add6.IN5
image_data[8] => Add7.IN14
image_data[8] => Add8.IN7
image_data[8] => Add9.IN4
image_data[8] => Add9.IN5
image_data[8] => dataout.DATAB
image_data[8] => dataout.DATAB
image_data[9] => Add0.IN3
image_data[9] => Add0.IN4
image_data[9] => Add1.IN15
image_data[9] => Add2.IN16
image_data[9] => Add3.IN17
image_data[9] => Add4.IN5
image_data[9] => Add4.IN6
image_data[9] => Add5.IN17
image_data[9] => Add6.IN2
image_data[9] => Add6.IN3
image_data[9] => Add7.IN13
image_data[9] => Add8.IN5
image_data[9] => Add8.IN6
image_data[9] => Add9.IN2
image_data[9] => Add9.IN3
image_data[9] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|exp_LUT:exp_13
datain[0] => Equal0.IN31
datain[0] => Equal1.IN0
datain[0] => Equal2.IN31
datain[0] => Equal3.IN1
datain[0] => Equal4.IN31
datain[0] => Equal5.IN1
datain[0] => Equal6.IN31
datain[1] => Equal0.IN30
datain[1] => Equal1.IN31
datain[1] => Equal2.IN0
datain[1] => Equal3.IN0
datain[1] => Equal4.IN30
datain[1] => Equal5.IN31
datain[1] => Equal6.IN1
datain[2] => Equal0.IN29
datain[2] => Equal1.IN30
datain[2] => Equal2.IN30
datain[2] => Equal3.IN31
datain[2] => Equal4.IN0
datain[2] => Equal5.IN0
datain[2] => Equal6.IN0
datain[3] => Equal0.IN28
datain[3] => Equal1.IN29
datain[3] => Equal2.IN29
datain[3] => Equal3.IN30
datain[3] => Equal4.IN29
datain[3] => Equal5.IN30
datain[3] => Equal6.IN30
datain[4] => Equal0.IN27
datain[4] => Equal1.IN28
datain[4] => Equal2.IN28
datain[4] => Equal3.IN29
datain[4] => Equal4.IN28
datain[4] => Equal5.IN29
datain[4] => Equal6.IN29
datain[5] => Equal0.IN26
datain[5] => Equal1.IN27
datain[5] => Equal2.IN27
datain[5] => Equal3.IN28
datain[5] => Equal4.IN27
datain[5] => Equal5.IN28
datain[5] => Equal6.IN28
datain[6] => Equal0.IN25
datain[6] => Equal1.IN26
datain[6] => Equal2.IN26
datain[6] => Equal3.IN27
datain[6] => Equal4.IN26
datain[6] => Equal5.IN27
datain[6] => Equal6.IN27
datain[7] => Equal0.IN24
datain[7] => Equal1.IN25
datain[7] => Equal2.IN25
datain[7] => Equal3.IN26
datain[7] => Equal4.IN25
datain[7] => Equal5.IN26
datain[7] => Equal6.IN26
datain[8] => Equal0.IN23
datain[8] => Equal1.IN24
datain[8] => Equal2.IN24
datain[8] => Equal3.IN25
datain[8] => Equal4.IN24
datain[8] => Equal5.IN25
datain[8] => Equal6.IN25
datain[9] => Equal0.IN22
datain[9] => Equal1.IN23
datain[9] => Equal2.IN23
datain[9] => Equal3.IN24
datain[9] => Equal4.IN23
datain[9] => Equal5.IN24
datain[9] => Equal6.IN24
image_data[0] => dataout.DATAB
image_data[1] => Add0.IN18
image_data[1] => dataout.DATAB
image_data[2] => Add0.IN17
image_data[2] => Add4.IN16
image_data[2] => dataout.DATAB
image_data[3] => Add0.IN15
image_data[3] => Add0.IN16
image_data[3] => Add4.IN15
image_data[3] => dataout.DATAB
image_data[4] => Add0.IN13
image_data[4] => Add0.IN14
image_data[4] => Add1.IN20
image_data[4] => Add4.IN14
image_data[4] => Add6.IN12
image_data[4] => dataout.DATAB
image_data[5] => Add0.IN11
image_data[5] => Add0.IN12
image_data[5] => Add1.IN19
image_data[5] => Add2.IN20
image_data[5] => Add4.IN13
image_data[5] => Add6.IN10
image_data[5] => Add6.IN11
image_data[5] => Add8.IN10
image_data[5] => dataout.DATAB
image_data[6] => Add0.IN9
image_data[6] => Add0.IN10
image_data[6] => Add1.IN18
image_data[6] => Add2.IN19
image_data[6] => Add3.IN20
image_data[6] => Add4.IN11
image_data[6] => Add4.IN12
image_data[6] => Add6.IN8
image_data[6] => Add6.IN9
image_data[6] => Add8.IN9
image_data[6] => dataout.DATAB
image_data[7] => Add0.IN7
image_data[7] => Add0.IN8
image_data[7] => Add1.IN17
image_data[7] => Add2.IN18
image_data[7] => Add3.IN19
image_data[7] => Add4.IN9
image_data[7] => Add4.IN10
image_data[7] => Add6.IN6
image_data[7] => Add6.IN7
image_data[7] => Add8.IN8
image_data[7] => Add9.IN6
image_data[7] => dataout.DATAB
image_data[8] => Add0.IN5
image_data[8] => Add0.IN6
image_data[8] => Add1.IN16
image_data[8] => Add2.IN17
image_data[8] => Add3.IN18
image_data[8] => Add4.IN7
image_data[8] => Add4.IN8
image_data[8] => Add5.IN18
image_data[8] => Add6.IN4
image_data[8] => Add6.IN5
image_data[8] => Add7.IN14
image_data[8] => Add8.IN7
image_data[8] => Add9.IN4
image_data[8] => Add9.IN5
image_data[8] => dataout.DATAB
image_data[8] => dataout.DATAB
image_data[9] => Add0.IN3
image_data[9] => Add0.IN4
image_data[9] => Add1.IN15
image_data[9] => Add2.IN16
image_data[9] => Add3.IN17
image_data[9] => Add4.IN5
image_data[9] => Add4.IN6
image_data[9] => Add5.IN17
image_data[9] => Add6.IN2
image_data[9] => Add6.IN3
image_data[9] => Add7.IN13
image_data[9] => Add8.IN5
image_data[9] => Add8.IN6
image_data[9] => Add9.IN2
image_data[9] => Add9.IN3
image_data[9] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|exp_LUT:exp_21
datain[0] => Equal0.IN31
datain[0] => Equal1.IN0
datain[0] => Equal2.IN31
datain[0] => Equal3.IN1
datain[0] => Equal4.IN31
datain[0] => Equal5.IN1
datain[0] => Equal6.IN31
datain[1] => Equal0.IN30
datain[1] => Equal1.IN31
datain[1] => Equal2.IN0
datain[1] => Equal3.IN0
datain[1] => Equal4.IN30
datain[1] => Equal5.IN31
datain[1] => Equal6.IN1
datain[2] => Equal0.IN29
datain[2] => Equal1.IN30
datain[2] => Equal2.IN30
datain[2] => Equal3.IN31
datain[2] => Equal4.IN0
datain[2] => Equal5.IN0
datain[2] => Equal6.IN0
datain[3] => Equal0.IN28
datain[3] => Equal1.IN29
datain[3] => Equal2.IN29
datain[3] => Equal3.IN30
datain[3] => Equal4.IN29
datain[3] => Equal5.IN30
datain[3] => Equal6.IN30
datain[4] => Equal0.IN27
datain[4] => Equal1.IN28
datain[4] => Equal2.IN28
datain[4] => Equal3.IN29
datain[4] => Equal4.IN28
datain[4] => Equal5.IN29
datain[4] => Equal6.IN29
datain[5] => Equal0.IN26
datain[5] => Equal1.IN27
datain[5] => Equal2.IN27
datain[5] => Equal3.IN28
datain[5] => Equal4.IN27
datain[5] => Equal5.IN28
datain[5] => Equal6.IN28
datain[6] => Equal0.IN25
datain[6] => Equal1.IN26
datain[6] => Equal2.IN26
datain[6] => Equal3.IN27
datain[6] => Equal4.IN26
datain[6] => Equal5.IN27
datain[6] => Equal6.IN27
datain[7] => Equal0.IN24
datain[7] => Equal1.IN25
datain[7] => Equal2.IN25
datain[7] => Equal3.IN26
datain[7] => Equal4.IN25
datain[7] => Equal5.IN26
datain[7] => Equal6.IN26
datain[8] => Equal0.IN23
datain[8] => Equal1.IN24
datain[8] => Equal2.IN24
datain[8] => Equal3.IN25
datain[8] => Equal4.IN24
datain[8] => Equal5.IN25
datain[8] => Equal6.IN25
datain[9] => Equal0.IN22
datain[9] => Equal1.IN23
datain[9] => Equal2.IN23
datain[9] => Equal3.IN24
datain[9] => Equal4.IN23
datain[9] => Equal5.IN24
datain[9] => Equal6.IN24
image_data[0] => dataout.DATAB
image_data[1] => Add0.IN18
image_data[1] => dataout.DATAB
image_data[2] => Add0.IN17
image_data[2] => Add4.IN16
image_data[2] => dataout.DATAB
image_data[3] => Add0.IN15
image_data[3] => Add0.IN16
image_data[3] => Add4.IN15
image_data[3] => dataout.DATAB
image_data[4] => Add0.IN13
image_data[4] => Add0.IN14
image_data[4] => Add1.IN20
image_data[4] => Add4.IN14
image_data[4] => Add6.IN12
image_data[4] => dataout.DATAB
image_data[5] => Add0.IN11
image_data[5] => Add0.IN12
image_data[5] => Add1.IN19
image_data[5] => Add2.IN20
image_data[5] => Add4.IN13
image_data[5] => Add6.IN10
image_data[5] => Add6.IN11
image_data[5] => Add8.IN10
image_data[5] => dataout.DATAB
image_data[6] => Add0.IN9
image_data[6] => Add0.IN10
image_data[6] => Add1.IN18
image_data[6] => Add2.IN19
image_data[6] => Add3.IN20
image_data[6] => Add4.IN11
image_data[6] => Add4.IN12
image_data[6] => Add6.IN8
image_data[6] => Add6.IN9
image_data[6] => Add8.IN9
image_data[6] => dataout.DATAB
image_data[7] => Add0.IN7
image_data[7] => Add0.IN8
image_data[7] => Add1.IN17
image_data[7] => Add2.IN18
image_data[7] => Add3.IN19
image_data[7] => Add4.IN9
image_data[7] => Add4.IN10
image_data[7] => Add6.IN6
image_data[7] => Add6.IN7
image_data[7] => Add8.IN8
image_data[7] => Add9.IN6
image_data[7] => dataout.DATAB
image_data[8] => Add0.IN5
image_data[8] => Add0.IN6
image_data[8] => Add1.IN16
image_data[8] => Add2.IN17
image_data[8] => Add3.IN18
image_data[8] => Add4.IN7
image_data[8] => Add4.IN8
image_data[8] => Add5.IN18
image_data[8] => Add6.IN4
image_data[8] => Add6.IN5
image_data[8] => Add7.IN14
image_data[8] => Add8.IN7
image_data[8] => Add9.IN4
image_data[8] => Add9.IN5
image_data[8] => dataout.DATAB
image_data[8] => dataout.DATAB
image_data[9] => Add0.IN3
image_data[9] => Add0.IN4
image_data[9] => Add1.IN15
image_data[9] => Add2.IN16
image_data[9] => Add3.IN17
image_data[9] => Add4.IN5
image_data[9] => Add4.IN6
image_data[9] => Add5.IN17
image_data[9] => Add6.IN2
image_data[9] => Add6.IN3
image_data[9] => Add7.IN13
image_data[9] => Add8.IN5
image_data[9] => Add8.IN6
image_data[9] => Add9.IN2
image_data[9] => Add9.IN3
image_data[9] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|exp_LUT:exp_22
datain[0] => Equal0.IN31
datain[0] => Equal1.IN0
datain[0] => Equal2.IN31
datain[0] => Equal3.IN1
datain[0] => Equal4.IN31
datain[0] => Equal5.IN1
datain[0] => Equal6.IN31
datain[1] => Equal0.IN30
datain[1] => Equal1.IN31
datain[1] => Equal2.IN0
datain[1] => Equal3.IN0
datain[1] => Equal4.IN30
datain[1] => Equal5.IN31
datain[1] => Equal6.IN1
datain[2] => Equal0.IN29
datain[2] => Equal1.IN30
datain[2] => Equal2.IN30
datain[2] => Equal3.IN31
datain[2] => Equal4.IN0
datain[2] => Equal5.IN0
datain[2] => Equal6.IN0
datain[3] => Equal0.IN28
datain[3] => Equal1.IN29
datain[3] => Equal2.IN29
datain[3] => Equal3.IN30
datain[3] => Equal4.IN29
datain[3] => Equal5.IN30
datain[3] => Equal6.IN30
datain[4] => Equal0.IN27
datain[4] => Equal1.IN28
datain[4] => Equal2.IN28
datain[4] => Equal3.IN29
datain[4] => Equal4.IN28
datain[4] => Equal5.IN29
datain[4] => Equal6.IN29
datain[5] => Equal0.IN26
datain[5] => Equal1.IN27
datain[5] => Equal2.IN27
datain[5] => Equal3.IN28
datain[5] => Equal4.IN27
datain[5] => Equal5.IN28
datain[5] => Equal6.IN28
datain[6] => Equal0.IN25
datain[6] => Equal1.IN26
datain[6] => Equal2.IN26
datain[6] => Equal3.IN27
datain[6] => Equal4.IN26
datain[6] => Equal5.IN27
datain[6] => Equal6.IN27
datain[7] => Equal0.IN24
datain[7] => Equal1.IN25
datain[7] => Equal2.IN25
datain[7] => Equal3.IN26
datain[7] => Equal4.IN25
datain[7] => Equal5.IN26
datain[7] => Equal6.IN26
datain[8] => Equal0.IN23
datain[8] => Equal1.IN24
datain[8] => Equal2.IN24
datain[8] => Equal3.IN25
datain[8] => Equal4.IN24
datain[8] => Equal5.IN25
datain[8] => Equal6.IN25
datain[9] => Equal0.IN22
datain[9] => Equal1.IN23
datain[9] => Equal2.IN23
datain[9] => Equal3.IN24
datain[9] => Equal4.IN23
datain[9] => Equal5.IN24
datain[9] => Equal6.IN24
image_data[0] => dataout.DATAB
image_data[1] => Add0.IN18
image_data[1] => dataout.DATAB
image_data[2] => Add0.IN17
image_data[2] => Add4.IN16
image_data[2] => dataout.DATAB
image_data[3] => Add0.IN15
image_data[3] => Add0.IN16
image_data[3] => Add4.IN15
image_data[3] => dataout.DATAB
image_data[4] => Add0.IN13
image_data[4] => Add0.IN14
image_data[4] => Add1.IN20
image_data[4] => Add4.IN14
image_data[4] => Add6.IN12
image_data[4] => dataout.DATAB
image_data[5] => Add0.IN11
image_data[5] => Add0.IN12
image_data[5] => Add1.IN19
image_data[5] => Add2.IN20
image_data[5] => Add4.IN13
image_data[5] => Add6.IN10
image_data[5] => Add6.IN11
image_data[5] => Add8.IN10
image_data[5] => dataout.DATAB
image_data[6] => Add0.IN9
image_data[6] => Add0.IN10
image_data[6] => Add1.IN18
image_data[6] => Add2.IN19
image_data[6] => Add3.IN20
image_data[6] => Add4.IN11
image_data[6] => Add4.IN12
image_data[6] => Add6.IN8
image_data[6] => Add6.IN9
image_data[6] => Add8.IN9
image_data[6] => dataout.DATAB
image_data[7] => Add0.IN7
image_data[7] => Add0.IN8
image_data[7] => Add1.IN17
image_data[7] => Add2.IN18
image_data[7] => Add3.IN19
image_data[7] => Add4.IN9
image_data[7] => Add4.IN10
image_data[7] => Add6.IN6
image_data[7] => Add6.IN7
image_data[7] => Add8.IN8
image_data[7] => Add9.IN6
image_data[7] => dataout.DATAB
image_data[8] => Add0.IN5
image_data[8] => Add0.IN6
image_data[8] => Add1.IN16
image_data[8] => Add2.IN17
image_data[8] => Add3.IN18
image_data[8] => Add4.IN7
image_data[8] => Add4.IN8
image_data[8] => Add5.IN18
image_data[8] => Add6.IN4
image_data[8] => Add6.IN5
image_data[8] => Add7.IN14
image_data[8] => Add8.IN7
image_data[8] => Add9.IN4
image_data[8] => Add9.IN5
image_data[8] => dataout.DATAB
image_data[8] => dataout.DATAB
image_data[9] => Add0.IN3
image_data[9] => Add0.IN4
image_data[9] => Add1.IN15
image_data[9] => Add2.IN16
image_data[9] => Add3.IN17
image_data[9] => Add4.IN5
image_data[9] => Add4.IN6
image_data[9] => Add5.IN17
image_data[9] => Add6.IN2
image_data[9] => Add6.IN3
image_data[9] => Add7.IN13
image_data[9] => Add8.IN5
image_data[9] => Add8.IN6
image_data[9] => Add9.IN2
image_data[9] => Add9.IN3
image_data[9] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|exp_LUT:exp_23
datain[0] => Equal0.IN31
datain[0] => Equal1.IN0
datain[0] => Equal2.IN31
datain[0] => Equal3.IN1
datain[0] => Equal4.IN31
datain[0] => Equal5.IN1
datain[0] => Equal6.IN31
datain[1] => Equal0.IN30
datain[1] => Equal1.IN31
datain[1] => Equal2.IN0
datain[1] => Equal3.IN0
datain[1] => Equal4.IN30
datain[1] => Equal5.IN31
datain[1] => Equal6.IN1
datain[2] => Equal0.IN29
datain[2] => Equal1.IN30
datain[2] => Equal2.IN30
datain[2] => Equal3.IN31
datain[2] => Equal4.IN0
datain[2] => Equal5.IN0
datain[2] => Equal6.IN0
datain[3] => Equal0.IN28
datain[3] => Equal1.IN29
datain[3] => Equal2.IN29
datain[3] => Equal3.IN30
datain[3] => Equal4.IN29
datain[3] => Equal5.IN30
datain[3] => Equal6.IN30
datain[4] => Equal0.IN27
datain[4] => Equal1.IN28
datain[4] => Equal2.IN28
datain[4] => Equal3.IN29
datain[4] => Equal4.IN28
datain[4] => Equal5.IN29
datain[4] => Equal6.IN29
datain[5] => Equal0.IN26
datain[5] => Equal1.IN27
datain[5] => Equal2.IN27
datain[5] => Equal3.IN28
datain[5] => Equal4.IN27
datain[5] => Equal5.IN28
datain[5] => Equal6.IN28
datain[6] => Equal0.IN25
datain[6] => Equal1.IN26
datain[6] => Equal2.IN26
datain[6] => Equal3.IN27
datain[6] => Equal4.IN26
datain[6] => Equal5.IN27
datain[6] => Equal6.IN27
datain[7] => Equal0.IN24
datain[7] => Equal1.IN25
datain[7] => Equal2.IN25
datain[7] => Equal3.IN26
datain[7] => Equal4.IN25
datain[7] => Equal5.IN26
datain[7] => Equal6.IN26
datain[8] => Equal0.IN23
datain[8] => Equal1.IN24
datain[8] => Equal2.IN24
datain[8] => Equal3.IN25
datain[8] => Equal4.IN24
datain[8] => Equal5.IN25
datain[8] => Equal6.IN25
datain[9] => Equal0.IN22
datain[9] => Equal1.IN23
datain[9] => Equal2.IN23
datain[9] => Equal3.IN24
datain[9] => Equal4.IN23
datain[9] => Equal5.IN24
datain[9] => Equal6.IN24
image_data[0] => dataout.DATAB
image_data[1] => Add0.IN18
image_data[1] => dataout.DATAB
image_data[2] => Add0.IN17
image_data[2] => Add4.IN16
image_data[2] => dataout.DATAB
image_data[3] => Add0.IN15
image_data[3] => Add0.IN16
image_data[3] => Add4.IN15
image_data[3] => dataout.DATAB
image_data[4] => Add0.IN13
image_data[4] => Add0.IN14
image_data[4] => Add1.IN20
image_data[4] => Add4.IN14
image_data[4] => Add6.IN12
image_data[4] => dataout.DATAB
image_data[5] => Add0.IN11
image_data[5] => Add0.IN12
image_data[5] => Add1.IN19
image_data[5] => Add2.IN20
image_data[5] => Add4.IN13
image_data[5] => Add6.IN10
image_data[5] => Add6.IN11
image_data[5] => Add8.IN10
image_data[5] => dataout.DATAB
image_data[6] => Add0.IN9
image_data[6] => Add0.IN10
image_data[6] => Add1.IN18
image_data[6] => Add2.IN19
image_data[6] => Add3.IN20
image_data[6] => Add4.IN11
image_data[6] => Add4.IN12
image_data[6] => Add6.IN8
image_data[6] => Add6.IN9
image_data[6] => Add8.IN9
image_data[6] => dataout.DATAB
image_data[7] => Add0.IN7
image_data[7] => Add0.IN8
image_data[7] => Add1.IN17
image_data[7] => Add2.IN18
image_data[7] => Add3.IN19
image_data[7] => Add4.IN9
image_data[7] => Add4.IN10
image_data[7] => Add6.IN6
image_data[7] => Add6.IN7
image_data[7] => Add8.IN8
image_data[7] => Add9.IN6
image_data[7] => dataout.DATAB
image_data[8] => Add0.IN5
image_data[8] => Add0.IN6
image_data[8] => Add1.IN16
image_data[8] => Add2.IN17
image_data[8] => Add3.IN18
image_data[8] => Add4.IN7
image_data[8] => Add4.IN8
image_data[8] => Add5.IN18
image_data[8] => Add6.IN4
image_data[8] => Add6.IN5
image_data[8] => Add7.IN14
image_data[8] => Add8.IN7
image_data[8] => Add9.IN4
image_data[8] => Add9.IN5
image_data[8] => dataout.DATAB
image_data[8] => dataout.DATAB
image_data[9] => Add0.IN3
image_data[9] => Add0.IN4
image_data[9] => Add1.IN15
image_data[9] => Add2.IN16
image_data[9] => Add3.IN17
image_data[9] => Add4.IN5
image_data[9] => Add4.IN6
image_data[9] => Add5.IN17
image_data[9] => Add6.IN2
image_data[9] => Add6.IN3
image_data[9] => Add7.IN13
image_data[9] => Add8.IN5
image_data[9] => Add8.IN6
image_data[9] => Add9.IN2
image_data[9] => Add9.IN3
image_data[9] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|exp_LUT:exp_31
datain[0] => Equal0.IN31
datain[0] => Equal1.IN0
datain[0] => Equal2.IN31
datain[0] => Equal3.IN1
datain[0] => Equal4.IN31
datain[0] => Equal5.IN1
datain[0] => Equal6.IN31
datain[1] => Equal0.IN30
datain[1] => Equal1.IN31
datain[1] => Equal2.IN0
datain[1] => Equal3.IN0
datain[1] => Equal4.IN30
datain[1] => Equal5.IN31
datain[1] => Equal6.IN1
datain[2] => Equal0.IN29
datain[2] => Equal1.IN30
datain[2] => Equal2.IN30
datain[2] => Equal3.IN31
datain[2] => Equal4.IN0
datain[2] => Equal5.IN0
datain[2] => Equal6.IN0
datain[3] => Equal0.IN28
datain[3] => Equal1.IN29
datain[3] => Equal2.IN29
datain[3] => Equal3.IN30
datain[3] => Equal4.IN29
datain[3] => Equal5.IN30
datain[3] => Equal6.IN30
datain[4] => Equal0.IN27
datain[4] => Equal1.IN28
datain[4] => Equal2.IN28
datain[4] => Equal3.IN29
datain[4] => Equal4.IN28
datain[4] => Equal5.IN29
datain[4] => Equal6.IN29
datain[5] => Equal0.IN26
datain[5] => Equal1.IN27
datain[5] => Equal2.IN27
datain[5] => Equal3.IN28
datain[5] => Equal4.IN27
datain[5] => Equal5.IN28
datain[5] => Equal6.IN28
datain[6] => Equal0.IN25
datain[6] => Equal1.IN26
datain[6] => Equal2.IN26
datain[6] => Equal3.IN27
datain[6] => Equal4.IN26
datain[6] => Equal5.IN27
datain[6] => Equal6.IN27
datain[7] => Equal0.IN24
datain[7] => Equal1.IN25
datain[7] => Equal2.IN25
datain[7] => Equal3.IN26
datain[7] => Equal4.IN25
datain[7] => Equal5.IN26
datain[7] => Equal6.IN26
datain[8] => Equal0.IN23
datain[8] => Equal1.IN24
datain[8] => Equal2.IN24
datain[8] => Equal3.IN25
datain[8] => Equal4.IN24
datain[8] => Equal5.IN25
datain[8] => Equal6.IN25
datain[9] => Equal0.IN22
datain[9] => Equal1.IN23
datain[9] => Equal2.IN23
datain[9] => Equal3.IN24
datain[9] => Equal4.IN23
datain[9] => Equal5.IN24
datain[9] => Equal6.IN24
image_data[0] => dataout.DATAB
image_data[1] => Add0.IN18
image_data[1] => dataout.DATAB
image_data[2] => Add0.IN17
image_data[2] => Add4.IN16
image_data[2] => dataout.DATAB
image_data[3] => Add0.IN15
image_data[3] => Add0.IN16
image_data[3] => Add4.IN15
image_data[3] => dataout.DATAB
image_data[4] => Add0.IN13
image_data[4] => Add0.IN14
image_data[4] => Add1.IN20
image_data[4] => Add4.IN14
image_data[4] => Add6.IN12
image_data[4] => dataout.DATAB
image_data[5] => Add0.IN11
image_data[5] => Add0.IN12
image_data[5] => Add1.IN19
image_data[5] => Add2.IN20
image_data[5] => Add4.IN13
image_data[5] => Add6.IN10
image_data[5] => Add6.IN11
image_data[5] => Add8.IN10
image_data[5] => dataout.DATAB
image_data[6] => Add0.IN9
image_data[6] => Add0.IN10
image_data[6] => Add1.IN18
image_data[6] => Add2.IN19
image_data[6] => Add3.IN20
image_data[6] => Add4.IN11
image_data[6] => Add4.IN12
image_data[6] => Add6.IN8
image_data[6] => Add6.IN9
image_data[6] => Add8.IN9
image_data[6] => dataout.DATAB
image_data[7] => Add0.IN7
image_data[7] => Add0.IN8
image_data[7] => Add1.IN17
image_data[7] => Add2.IN18
image_data[7] => Add3.IN19
image_data[7] => Add4.IN9
image_data[7] => Add4.IN10
image_data[7] => Add6.IN6
image_data[7] => Add6.IN7
image_data[7] => Add8.IN8
image_data[7] => Add9.IN6
image_data[7] => dataout.DATAB
image_data[8] => Add0.IN5
image_data[8] => Add0.IN6
image_data[8] => Add1.IN16
image_data[8] => Add2.IN17
image_data[8] => Add3.IN18
image_data[8] => Add4.IN7
image_data[8] => Add4.IN8
image_data[8] => Add5.IN18
image_data[8] => Add6.IN4
image_data[8] => Add6.IN5
image_data[8] => Add7.IN14
image_data[8] => Add8.IN7
image_data[8] => Add9.IN4
image_data[8] => Add9.IN5
image_data[8] => dataout.DATAB
image_data[8] => dataout.DATAB
image_data[9] => Add0.IN3
image_data[9] => Add0.IN4
image_data[9] => Add1.IN15
image_data[9] => Add2.IN16
image_data[9] => Add3.IN17
image_data[9] => Add4.IN5
image_data[9] => Add4.IN6
image_data[9] => Add5.IN17
image_data[9] => Add6.IN2
image_data[9] => Add6.IN3
image_data[9] => Add7.IN13
image_data[9] => Add8.IN5
image_data[9] => Add8.IN6
image_data[9] => Add9.IN2
image_data[9] => Add9.IN3
image_data[9] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|exp_LUT:exp_32
datain[0] => Equal0.IN31
datain[0] => Equal1.IN0
datain[0] => Equal2.IN31
datain[0] => Equal3.IN1
datain[0] => Equal4.IN31
datain[0] => Equal5.IN1
datain[0] => Equal6.IN31
datain[1] => Equal0.IN30
datain[1] => Equal1.IN31
datain[1] => Equal2.IN0
datain[1] => Equal3.IN0
datain[1] => Equal4.IN30
datain[1] => Equal5.IN31
datain[1] => Equal6.IN1
datain[2] => Equal0.IN29
datain[2] => Equal1.IN30
datain[2] => Equal2.IN30
datain[2] => Equal3.IN31
datain[2] => Equal4.IN0
datain[2] => Equal5.IN0
datain[2] => Equal6.IN0
datain[3] => Equal0.IN28
datain[3] => Equal1.IN29
datain[3] => Equal2.IN29
datain[3] => Equal3.IN30
datain[3] => Equal4.IN29
datain[3] => Equal5.IN30
datain[3] => Equal6.IN30
datain[4] => Equal0.IN27
datain[4] => Equal1.IN28
datain[4] => Equal2.IN28
datain[4] => Equal3.IN29
datain[4] => Equal4.IN28
datain[4] => Equal5.IN29
datain[4] => Equal6.IN29
datain[5] => Equal0.IN26
datain[5] => Equal1.IN27
datain[5] => Equal2.IN27
datain[5] => Equal3.IN28
datain[5] => Equal4.IN27
datain[5] => Equal5.IN28
datain[5] => Equal6.IN28
datain[6] => Equal0.IN25
datain[6] => Equal1.IN26
datain[6] => Equal2.IN26
datain[6] => Equal3.IN27
datain[6] => Equal4.IN26
datain[6] => Equal5.IN27
datain[6] => Equal6.IN27
datain[7] => Equal0.IN24
datain[7] => Equal1.IN25
datain[7] => Equal2.IN25
datain[7] => Equal3.IN26
datain[7] => Equal4.IN25
datain[7] => Equal5.IN26
datain[7] => Equal6.IN26
datain[8] => Equal0.IN23
datain[8] => Equal1.IN24
datain[8] => Equal2.IN24
datain[8] => Equal3.IN25
datain[8] => Equal4.IN24
datain[8] => Equal5.IN25
datain[8] => Equal6.IN25
datain[9] => Equal0.IN22
datain[9] => Equal1.IN23
datain[9] => Equal2.IN23
datain[9] => Equal3.IN24
datain[9] => Equal4.IN23
datain[9] => Equal5.IN24
datain[9] => Equal6.IN24
image_data[0] => dataout.DATAB
image_data[1] => Add0.IN18
image_data[1] => dataout.DATAB
image_data[2] => Add0.IN17
image_data[2] => Add4.IN16
image_data[2] => dataout.DATAB
image_data[3] => Add0.IN15
image_data[3] => Add0.IN16
image_data[3] => Add4.IN15
image_data[3] => dataout.DATAB
image_data[4] => Add0.IN13
image_data[4] => Add0.IN14
image_data[4] => Add1.IN20
image_data[4] => Add4.IN14
image_data[4] => Add6.IN12
image_data[4] => dataout.DATAB
image_data[5] => Add0.IN11
image_data[5] => Add0.IN12
image_data[5] => Add1.IN19
image_data[5] => Add2.IN20
image_data[5] => Add4.IN13
image_data[5] => Add6.IN10
image_data[5] => Add6.IN11
image_data[5] => Add8.IN10
image_data[5] => dataout.DATAB
image_data[6] => Add0.IN9
image_data[6] => Add0.IN10
image_data[6] => Add1.IN18
image_data[6] => Add2.IN19
image_data[6] => Add3.IN20
image_data[6] => Add4.IN11
image_data[6] => Add4.IN12
image_data[6] => Add6.IN8
image_data[6] => Add6.IN9
image_data[6] => Add8.IN9
image_data[6] => dataout.DATAB
image_data[7] => Add0.IN7
image_data[7] => Add0.IN8
image_data[7] => Add1.IN17
image_data[7] => Add2.IN18
image_data[7] => Add3.IN19
image_data[7] => Add4.IN9
image_data[7] => Add4.IN10
image_data[7] => Add6.IN6
image_data[7] => Add6.IN7
image_data[7] => Add8.IN8
image_data[7] => Add9.IN6
image_data[7] => dataout.DATAB
image_data[8] => Add0.IN5
image_data[8] => Add0.IN6
image_data[8] => Add1.IN16
image_data[8] => Add2.IN17
image_data[8] => Add3.IN18
image_data[8] => Add4.IN7
image_data[8] => Add4.IN8
image_data[8] => Add5.IN18
image_data[8] => Add6.IN4
image_data[8] => Add6.IN5
image_data[8] => Add7.IN14
image_data[8] => Add8.IN7
image_data[8] => Add9.IN4
image_data[8] => Add9.IN5
image_data[8] => dataout.DATAB
image_data[8] => dataout.DATAB
image_data[9] => Add0.IN3
image_data[9] => Add0.IN4
image_data[9] => Add1.IN15
image_data[9] => Add2.IN16
image_data[9] => Add3.IN17
image_data[9] => Add4.IN5
image_data[9] => Add4.IN6
image_data[9] => Add5.IN17
image_data[9] => Add6.IN2
image_data[9] => Add6.IN3
image_data[9] => Add7.IN13
image_data[9] => Add8.IN5
image_data[9] => Add8.IN6
image_data[9] => Add9.IN2
image_data[9] => Add9.IN3
image_data[9] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|sobel_top:sobel_top0|algorithm:algorithm0|exp_LUT:exp_33
datain[0] => Equal0.IN31
datain[0] => Equal1.IN0
datain[0] => Equal2.IN31
datain[0] => Equal3.IN1
datain[0] => Equal4.IN31
datain[0] => Equal5.IN1
datain[0] => Equal6.IN31
datain[1] => Equal0.IN30
datain[1] => Equal1.IN31
datain[1] => Equal2.IN0
datain[1] => Equal3.IN0
datain[1] => Equal4.IN30
datain[1] => Equal5.IN31
datain[1] => Equal6.IN1
datain[2] => Equal0.IN29
datain[2] => Equal1.IN30
datain[2] => Equal2.IN30
datain[2] => Equal3.IN31
datain[2] => Equal4.IN0
datain[2] => Equal5.IN0
datain[2] => Equal6.IN0
datain[3] => Equal0.IN28
datain[3] => Equal1.IN29
datain[3] => Equal2.IN29
datain[3] => Equal3.IN30
datain[3] => Equal4.IN29
datain[3] => Equal5.IN30
datain[3] => Equal6.IN30
datain[4] => Equal0.IN27
datain[4] => Equal1.IN28
datain[4] => Equal2.IN28
datain[4] => Equal3.IN29
datain[4] => Equal4.IN28
datain[4] => Equal5.IN29
datain[4] => Equal6.IN29
datain[5] => Equal0.IN26
datain[5] => Equal1.IN27
datain[5] => Equal2.IN27
datain[5] => Equal3.IN28
datain[5] => Equal4.IN27
datain[5] => Equal5.IN28
datain[5] => Equal6.IN28
datain[6] => Equal0.IN25
datain[6] => Equal1.IN26
datain[6] => Equal2.IN26
datain[6] => Equal3.IN27
datain[6] => Equal4.IN26
datain[6] => Equal5.IN27
datain[6] => Equal6.IN27
datain[7] => Equal0.IN24
datain[7] => Equal1.IN25
datain[7] => Equal2.IN25
datain[7] => Equal3.IN26
datain[7] => Equal4.IN25
datain[7] => Equal5.IN26
datain[7] => Equal6.IN26
datain[8] => Equal0.IN23
datain[8] => Equal1.IN24
datain[8] => Equal2.IN24
datain[8] => Equal3.IN25
datain[8] => Equal4.IN24
datain[8] => Equal5.IN25
datain[8] => Equal6.IN25
datain[9] => Equal0.IN22
datain[9] => Equal1.IN23
datain[9] => Equal2.IN23
datain[9] => Equal3.IN24
datain[9] => Equal4.IN23
datain[9] => Equal5.IN24
datain[9] => Equal6.IN24
image_data[0] => dataout.DATAB
image_data[1] => Add0.IN18
image_data[1] => dataout.DATAB
image_data[2] => Add0.IN17
image_data[2] => Add4.IN16
image_data[2] => dataout.DATAB
image_data[3] => Add0.IN15
image_data[3] => Add0.IN16
image_data[3] => Add4.IN15
image_data[3] => dataout.DATAB
image_data[4] => Add0.IN13
image_data[4] => Add0.IN14
image_data[4] => Add1.IN20
image_data[4] => Add4.IN14
image_data[4] => Add6.IN12
image_data[4] => dataout.DATAB
image_data[5] => Add0.IN11
image_data[5] => Add0.IN12
image_data[5] => Add1.IN19
image_data[5] => Add2.IN20
image_data[5] => Add4.IN13
image_data[5] => Add6.IN10
image_data[5] => Add6.IN11
image_data[5] => Add8.IN10
image_data[5] => dataout.DATAB
image_data[6] => Add0.IN9
image_data[6] => Add0.IN10
image_data[6] => Add1.IN18
image_data[6] => Add2.IN19
image_data[6] => Add3.IN20
image_data[6] => Add4.IN11
image_data[6] => Add4.IN12
image_data[6] => Add6.IN8
image_data[6] => Add6.IN9
image_data[6] => Add8.IN9
image_data[6] => dataout.DATAB
image_data[7] => Add0.IN7
image_data[7] => Add0.IN8
image_data[7] => Add1.IN17
image_data[7] => Add2.IN18
image_data[7] => Add3.IN19
image_data[7] => Add4.IN9
image_data[7] => Add4.IN10
image_data[7] => Add6.IN6
image_data[7] => Add6.IN7
image_data[7] => Add8.IN8
image_data[7] => Add9.IN6
image_data[7] => dataout.DATAB
image_data[8] => Add0.IN5
image_data[8] => Add0.IN6
image_data[8] => Add1.IN16
image_data[8] => Add2.IN17
image_data[8] => Add3.IN18
image_data[8] => Add4.IN7
image_data[8] => Add4.IN8
image_data[8] => Add5.IN18
image_data[8] => Add6.IN4
image_data[8] => Add6.IN5
image_data[8] => Add7.IN14
image_data[8] => Add8.IN7
image_data[8] => Add9.IN4
image_data[8] => Add9.IN5
image_data[8] => dataout.DATAB
image_data[8] => dataout.DATAB
image_data[9] => Add0.IN3
image_data[9] => Add0.IN4
image_data[9] => Add1.IN15
image_data[9] => Add2.IN16
image_data[9] => Add3.IN17
image_data[9] => Add4.IN5
image_data[9] => Add4.IN6
image_data[9] => Add5.IN17
image_data[9] => Add6.IN2
image_data[9] => Add6.IN3
image_data[9] => Add7.IN13
image_data[9] => Add8.IN5
image_data[9] => Add8.IN6
image_data[9] => Add9.IN2
image_data[9] => Add9.IN3
image_data[9] => dataout.DATAB
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Reset_Delay:u2
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= mCCD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= mCCD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[11] <= X_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[12] <= X_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[13] <= X_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[14] <= X_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[15] <= X_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[13] <= Y_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[14] <= Y_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[15] <= Y_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA.DATAB
iDATA[1] => mCCD_DATA.DATAB
iDATA[2] => mCCD_DATA.DATAB
iDATA[3] => mCCD_DATA.DATAB
iDATA[4] => mCCD_DATA.DATAB
iDATA[5] => mCCD_DATA.DATAB
iDATA[6] => mCCD_DATA.DATAB
iDATA[7] => mCCD_DATA.DATAB
iDATA[8] => mCCD_DATA.DATAB
iDATA[9] => mCCD_DATA.DATAB
iDATA[10] => mCCD_DATA.DATAB
iDATA[11] => mCCD_DATA.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal1.IN0
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_LVAL.DATAIN
iSTART => mSTART.OUTPUTSELECT
iEND => mSTART.OUTPUTSELECT
iCLK => mCCD_DATA[0].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_DATA[10].CLK
iCLK => mCCD_DATA[11].CLK
iCLK => Frame_Cont[0].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Y_Cont[0].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[10].CLK
iCLK => Y_Cont[11].CLK
iCLK => Y_Cont[12].CLK
iCLK => Y_Cont[13].CLK
iCLK => Y_Cont[14].CLK
iCLK => Y_Cont[15].CLK
iCLK => X_Cont[0].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[11].CLK
iCLK => X_Cont[12].CLK
iCLK => X_Cont[13].CLK
iCLK => X_Cont[14].CLK
iCLK => X_Cont[15].CLK
iCLK => mCCD_LVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => Pre_FVAL.CLK
iCLK => mSTART.CLK
iRST => Y_Cont[0].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[10].ACLR
iRST => Y_Cont[11].ACLR
iRST => Y_Cont[12].ACLR
iRST => Y_Cont[13].ACLR
iRST => Y_Cont[14].ACLR
iRST => Y_Cont[15].ACLR
iRST => X_Cont[0].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[10].ACLR
iRST => X_Cont[11].ACLR
iRST => X_Cont[12].ACLR
iRST => X_Cont[13].ACLR
iRST => X_Cont[14].ACLR
iRST => X_Cont[15].ACLR
iRST => mCCD_LVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_DATA[10].ACLR
iRST => mCCD_DATA[11].ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => mSTART.ACLR


|DE2_D5M|RAW2RGB:u4
oRed[0] <= mCCD_R[0].DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= mCCD_R[1].DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= mCCD_R[2].DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= mCCD_R[3].DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= mCCD_R[4].DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= mCCD_R[5].DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= mCCD_R[6].DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= mCCD_R[7].DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= mCCD_R[8].DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= mCCD_R[9].DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= mCCD_R[10].DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= mCCD_R[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= mCCD_G[1].DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= mCCD_G[2].DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= mCCD_G[3].DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= mCCD_G[4].DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= mCCD_G[5].DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= mCCD_G[6].DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= mCCD_G[7].DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= mCCD_G[8].DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= mCCD_G[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= mCCD_G[10].DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= mCCD_G[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= mCCD_G[12].DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= mCCD_B[0].DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= mCCD_B[1].DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= mCCD_B[2].DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= mCCD_B[3].DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= mCCD_B[4].DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= mCCD_B[5].DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= mCCD_B[6].DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= mCCD_B[7].DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= mCCD_B[8].DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= mCCD_B[9].DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= mCCD_B[10].DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= mCCD_B[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= mDVAL.DB_MAX_OUTPUT_PORT_TYPE
iX_Cont[0] => mDVAL.IN0
iX_Cont[0] => Equal0.IN1
iX_Cont[0] => Equal1.IN1
iX_Cont[0] => Equal2.IN1
iX_Cont[0] => Equal3.IN0
iX_Cont[1] => ~NO_FANOUT~
iX_Cont[2] => ~NO_FANOUT~
iX_Cont[3] => ~NO_FANOUT~
iX_Cont[4] => ~NO_FANOUT~
iX_Cont[5] => ~NO_FANOUT~
iX_Cont[6] => ~NO_FANOUT~
iX_Cont[7] => ~NO_FANOUT~
iX_Cont[8] => ~NO_FANOUT~
iX_Cont[9] => ~NO_FANOUT~
iX_Cont[10] => ~NO_FANOUT~
iY_Cont[0] => mDVAL.IN1
iY_Cont[0] => Equal0.IN0
iY_Cont[0] => Equal1.IN0
iY_Cont[0] => Equal2.IN0
iY_Cont[0] => Equal3.IN1
iY_Cont[1] => ~NO_FANOUT~
iY_Cont[2] => ~NO_FANOUT~
iY_Cont[3] => ~NO_FANOUT~
iY_Cont[4] => ~NO_FANOUT~
iY_Cont[5] => ~NO_FANOUT~
iY_Cont[6] => ~NO_FANOUT~
iY_Cont[7] => ~NO_FANOUT~
iY_Cont[8] => ~NO_FANOUT~
iY_Cont[9] => ~NO_FANOUT~
iY_Cont[10] => ~NO_FANOUT~
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iDVAL => iDVAL.IN1
iCLK => iCLK.IN1
iRST => mDVAL.ACLR
iRST => mDATAd_1[0].ACLR
iRST => mDATAd_1[1].ACLR
iRST => mDATAd_1[2].ACLR
iRST => mDATAd_1[3].ACLR
iRST => mDATAd_1[4].ACLR
iRST => mDATAd_1[5].ACLR
iRST => mDATAd_1[6].ACLR
iRST => mDATAd_1[7].ACLR
iRST => mDATAd_1[8].ACLR
iRST => mDATAd_1[9].ACLR
iRST => mDATAd_1[10].ACLR
iRST => mDATAd_1[11].ACLR
iRST => mDATAd_0[0].ACLR
iRST => mDATAd_0[1].ACLR
iRST => mDATAd_0[2].ACLR
iRST => mDATAd_0[3].ACLR
iRST => mDATAd_0[4].ACLR
iRST => mDATAd_0[5].ACLR
iRST => mDATAd_0[6].ACLR
iRST => mDATAd_0[7].ACLR
iRST => mDATAd_0[8].ACLR
iRST => mDATAd_0[9].ACLR
iRST => mDATAd_0[10].ACLR
iRST => mDATAd_0[11].ACLR
iRST => mCCD_B[0].ACLR
iRST => mCCD_B[1].ACLR
iRST => mCCD_B[2].ACLR
iRST => mCCD_B[3].ACLR
iRST => mCCD_B[4].ACLR
iRST => mCCD_B[5].ACLR
iRST => mCCD_B[6].ACLR
iRST => mCCD_B[7].ACLR
iRST => mCCD_B[8].ACLR
iRST => mCCD_B[9].ACLR
iRST => mCCD_B[10].ACLR
iRST => mCCD_B[11].ACLR
iRST => mCCD_G[1].ACLR
iRST => mCCD_G[2].ACLR
iRST => mCCD_G[3].ACLR
iRST => mCCD_G[4].ACLR
iRST => mCCD_G[5].ACLR
iRST => mCCD_G[6].ACLR
iRST => mCCD_G[7].ACLR
iRST => mCCD_G[8].ACLR
iRST => mCCD_G[9].ACLR
iRST => mCCD_G[10].ACLR
iRST => mCCD_G[11].ACLR
iRST => mCCD_G[12].ACLR
iRST => mCCD_R[0].ACLR
iRST => mCCD_R[1].ACLR
iRST => mCCD_R[2].ACLR
iRST => mCCD_R[3].ACLR
iRST => mCCD_R[4].ACLR
iRST => mCCD_R[5].ACLR
iRST => mCCD_R[6].ACLR
iRST => mCCD_R[7].ACLR
iRST => mCCD_R[8].ACLR
iRST => mCCD_R[9].ACLR
iRST => mCCD_R[10].ACLR
iRST => mCCD_R[11].ACLR


|DE2_D5M|RAW2RGB:u4|Line_Buffer:u0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout
shiftout[10] <= altshift_taps:altshift_taps_component.shiftout
shiftout[11] <= altshift_taps:altshift_taps_component.shiftout
taps0x[0] <= altshift_taps:altshift_taps_component.taps
taps0x[1] <= altshift_taps:altshift_taps_component.taps
taps0x[2] <= altshift_taps:altshift_taps_component.taps
taps0x[3] <= altshift_taps:altshift_taps_component.taps
taps0x[4] <= altshift_taps:altshift_taps_component.taps
taps0x[5] <= altshift_taps:altshift_taps_component.taps
taps0x[6] <= altshift_taps:altshift_taps_component.taps
taps0x[7] <= altshift_taps:altshift_taps_component.taps
taps0x[8] <= altshift_taps:altshift_taps_component.taps
taps0x[9] <= altshift_taps:altshift_taps_component.taps
taps0x[10] <= altshift_taps:altshift_taps_component.taps
taps0x[11] <= altshift_taps:altshift_taps_component.taps
taps1x[0] <= altshift_taps:altshift_taps_component.taps
taps1x[1] <= altshift_taps:altshift_taps_component.taps
taps1x[2] <= altshift_taps:altshift_taps_component.taps
taps1x[3] <= altshift_taps:altshift_taps_component.taps
taps1x[4] <= altshift_taps:altshift_taps_component.taps
taps1x[5] <= altshift_taps:altshift_taps_component.taps
taps1x[6] <= altshift_taps:altshift_taps_component.taps
taps1x[7] <= altshift_taps:altshift_taps_component.taps
taps1x[8] <= altshift_taps:altshift_taps_component.taps
taps1x[9] <= altshift_taps:altshift_taps_component.taps
taps1x[10] <= altshift_taps:altshift_taps_component.taps
taps1x[11] <= altshift_taps:altshift_taps_component.taps


|DE2_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_ikn:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ikn:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ikn:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ikn:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ikn:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ikn:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ikn:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ikn:auto_generated.shiftin[7]
shiftin[8] => shift_taps_ikn:auto_generated.shiftin[8]
shiftin[9] => shift_taps_ikn:auto_generated.shiftin[9]
shiftin[10] => shift_taps_ikn:auto_generated.shiftin[10]
shiftin[11] => shift_taps_ikn:auto_generated.shiftin[11]
clock => shift_taps_ikn:auto_generated.clock
clken => shift_taps_ikn:auto_generated.clken
shiftout[0] <= shift_taps_ikn:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ikn:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ikn:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ikn:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ikn:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ikn:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ikn:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ikn:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_ikn:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_ikn:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_ikn:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_ikn:auto_generated.shiftout[11]
taps[0] <= shift_taps_ikn:auto_generated.taps[0]
taps[1] <= shift_taps_ikn:auto_generated.taps[1]
taps[2] <= shift_taps_ikn:auto_generated.taps[2]
taps[3] <= shift_taps_ikn:auto_generated.taps[3]
taps[4] <= shift_taps_ikn:auto_generated.taps[4]
taps[5] <= shift_taps_ikn:auto_generated.taps[5]
taps[6] <= shift_taps_ikn:auto_generated.taps[6]
taps[7] <= shift_taps_ikn:auto_generated.taps[7]
taps[8] <= shift_taps_ikn:auto_generated.taps[8]
taps[9] <= shift_taps_ikn:auto_generated.taps[9]
taps[10] <= shift_taps_ikn:auto_generated.taps[10]
taps[11] <= shift_taps_ikn:auto_generated.taps[11]
taps[12] <= shift_taps_ikn:auto_generated.taps[12]
taps[13] <= shift_taps_ikn:auto_generated.taps[13]
taps[14] <= shift_taps_ikn:auto_generated.taps[14]
taps[15] <= shift_taps_ikn:auto_generated.taps[15]
taps[16] <= shift_taps_ikn:auto_generated.taps[16]
taps[17] <= shift_taps_ikn:auto_generated.taps[17]
taps[18] <= shift_taps_ikn:auto_generated.taps[18]
taps[19] <= shift_taps_ikn:auto_generated.taps[19]
taps[20] <= shift_taps_ikn:auto_generated.taps[20]
taps[21] <= shift_taps_ikn:auto_generated.taps[21]
taps[22] <= shift_taps_ikn:auto_generated.taps[22]
taps[23] <= shift_taps_ikn:auto_generated.taps[23]
aclr => ~NO_FANOUT~


|DE2_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated
clken => altsyncram_cm81:altsyncram2.clocken0
clken => cntr_3rf:cntr1.clk_en
clock => altsyncram_cm81:altsyncram2.clock0
clock => cntr_3rf:cntr1.clock
shiftin[0] => altsyncram_cm81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_cm81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_cm81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_cm81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_cm81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_cm81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_cm81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_cm81:altsyncram2.data_a[7]
shiftin[8] => altsyncram_cm81:altsyncram2.data_a[8]
shiftin[9] => altsyncram_cm81:altsyncram2.data_a[9]
shiftin[10] => altsyncram_cm81:altsyncram2.data_a[10]
shiftin[11] => altsyncram_cm81:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_cm81:altsyncram2.q_b[12]
shiftout[1] <= altsyncram_cm81:altsyncram2.q_b[13]
shiftout[2] <= altsyncram_cm81:altsyncram2.q_b[14]
shiftout[3] <= altsyncram_cm81:altsyncram2.q_b[15]
shiftout[4] <= altsyncram_cm81:altsyncram2.q_b[16]
shiftout[5] <= altsyncram_cm81:altsyncram2.q_b[17]
shiftout[6] <= altsyncram_cm81:altsyncram2.q_b[18]
shiftout[7] <= altsyncram_cm81:altsyncram2.q_b[19]
shiftout[8] <= altsyncram_cm81:altsyncram2.q_b[20]
shiftout[9] <= altsyncram_cm81:altsyncram2.q_b[21]
shiftout[10] <= altsyncram_cm81:altsyncram2.q_b[22]
shiftout[11] <= altsyncram_cm81:altsyncram2.q_b[23]
taps[0] <= altsyncram_cm81:altsyncram2.q_b[0]
taps[1] <= altsyncram_cm81:altsyncram2.q_b[1]
taps[2] <= altsyncram_cm81:altsyncram2.q_b[2]
taps[3] <= altsyncram_cm81:altsyncram2.q_b[3]
taps[4] <= altsyncram_cm81:altsyncram2.q_b[4]
taps[5] <= altsyncram_cm81:altsyncram2.q_b[5]
taps[6] <= altsyncram_cm81:altsyncram2.q_b[6]
taps[7] <= altsyncram_cm81:altsyncram2.q_b[7]
taps[8] <= altsyncram_cm81:altsyncram2.q_b[8]
taps[9] <= altsyncram_cm81:altsyncram2.q_b[9]
taps[10] <= altsyncram_cm81:altsyncram2.q_b[10]
taps[11] <= altsyncram_cm81:altsyncram2.q_b[11]
taps[12] <= altsyncram_cm81:altsyncram2.q_b[12]
taps[13] <= altsyncram_cm81:altsyncram2.q_b[13]
taps[14] <= altsyncram_cm81:altsyncram2.q_b[14]
taps[15] <= altsyncram_cm81:altsyncram2.q_b[15]
taps[16] <= altsyncram_cm81:altsyncram2.q_b[16]
taps[17] <= altsyncram_cm81:altsyncram2.q_b[17]
taps[18] <= altsyncram_cm81:altsyncram2.q_b[18]
taps[19] <= altsyncram_cm81:altsyncram2.q_b[19]
taps[20] <= altsyncram_cm81:altsyncram2.q_b[20]
taps[21] <= altsyncram_cm81:altsyncram2.q_b[21]
taps[22] <= altsyncram_cm81:altsyncram2.q_b[22]
taps[23] <= altsyncram_cm81:altsyncram2.q_b[23]


|DE2_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE


|DE2_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1
clk_en => counter_reg_bit4a[10].IN0
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT


|DE2_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|DE2_D5M|SEG7_LUT_8:u5
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
oSEG6[0] <= SEG7_LUT:u6.port0
oSEG6[1] <= SEG7_LUT:u6.port0
oSEG6[2] <= SEG7_LUT:u6.port0
oSEG6[3] <= SEG7_LUT:u6.port0
oSEG6[4] <= SEG7_LUT:u6.port0
oSEG6[5] <= SEG7_LUT:u6.port0
oSEG6[6] <= SEG7_LUT:u6.port0
oSEG7[0] <= SEG7_LUT:u7.port0
oSEG7[1] <= SEG7_LUT:u7.port0
oSEG7[2] <= SEG7_LUT:u7.port0
oSEG7[3] <= SEG7_LUT:u7.port0
oSEG7[4] <= SEG7_LUT:u7.port0
oSEG7[5] <= SEG7_LUT:u7.port0
oSEG7[6] <= SEG7_LUT:u7.port0
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1
iDIG[16] => iDIG[16].IN1
iDIG[17] => iDIG[17].IN1
iDIG[18] => iDIG[18].IN1
iDIG[19] => iDIG[19].IN1
iDIG[20] => iDIG[20].IN1
iDIG[21] => iDIG[21].IN1
iDIG[22] => iDIG[22].IN1
iDIG[23] => iDIG[23].IN1
iDIG[24] => iDIG[24].IN1
iDIG[25] => iDIG[25].IN1
iDIG[26] => iDIG[26].IN1
iDIG[27] => iDIG[27].IN1
iDIG[28] => iDIG[28].IN1
iDIG[29] => iDIG[29].IN1
iDIG[30] => iDIG[30].IN1
iDIG[31] => iDIG[31].IN1


|DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_D5M|sdram_pll:u6
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|DE2_D5M|sdram_pll:u6|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_D5M|Sdram_Control_4Port:u7
REF_CLK => ~NO_FANOUT~
RESET_N => RESET_N.IN3
CLK => CLK.IN7
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR.DATAB
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR.DATAB
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR.DATAB
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR.DATAB
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR.DATAB
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR.DATAB
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR.DATAB
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR.DATAB
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR.DATAB
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR.DATAB
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR.DATAB
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR.DATAB
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR.DATAB
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR.DATAB
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR.DATAB
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR.DATAB
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR.DATAB
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR.DATAB
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR.DATAB
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR.DATAB
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR.DATAB
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR.DATAB
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR.DATAB
WR1_MAX_ADDR[0] => ~NO_FANOUT~
WR1_MAX_ADDR[1] => ~NO_FANOUT~
WR1_MAX_ADDR[2] => ~NO_FANOUT~
WR1_MAX_ADDR[3] => ~NO_FANOUT~
WR1_MAX_ADDR[4] => ~NO_FANOUT~
WR1_MAX_ADDR[5] => ~NO_FANOUT~
WR1_MAX_ADDR[6] => ~NO_FANOUT~
WR1_MAX_ADDR[7] => ~NO_FANOUT~
WR1_MAX_ADDR[8] => ~NO_FANOUT~
WR1_MAX_ADDR[9] => ~NO_FANOUT~
WR1_MAX_ADDR[10] => ~NO_FANOUT~
WR1_MAX_ADDR[11] => ~NO_FANOUT~
WR1_MAX_ADDR[12] => ~NO_FANOUT~
WR1_MAX_ADDR[13] => ~NO_FANOUT~
WR1_MAX_ADDR[14] => ~NO_FANOUT~
WR1_MAX_ADDR[15] => ~NO_FANOUT~
WR1_MAX_ADDR[16] => ~NO_FANOUT~
WR1_MAX_ADDR[17] => ~NO_FANOUT~
WR1_MAX_ADDR[18] => ~NO_FANOUT~
WR1_MAX_ADDR[19] => ~NO_FANOUT~
WR1_MAX_ADDR[20] => ~NO_FANOUT~
WR1_MAX_ADDR[21] => ~NO_FANOUT~
WR1_MAX_ADDR[22] => ~NO_FANOUT~
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR1_FULL <= Sdram_FIFO:write_fifo1.wrfull
WR1_USE[0] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[1] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[2] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[3] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[4] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[5] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[6] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[7] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[8] <= Sdram_FIFO:write_fifo1.wrusedw
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR.DATAB
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR.DATAB
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR.DATAB
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR.DATAB
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR.DATAB
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR.DATAB
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR.DATAB
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR.DATAB
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR.DATAB
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR.DATAB
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR.DATAB
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR.DATAB
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR.DATAB
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR.DATAB
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR.DATAB
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR.DATAB
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR.DATAB
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR.DATAB
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR.DATAB
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR.DATAB
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR.DATAB
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR.DATAB
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR.DATAB
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LENGTH[8] => rWR2_LENGTH[8].DATAIN
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
WR2_FULL <= Sdram_FIFO:write_fifo2.wrfull
WR2_USE[0] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[1] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[2] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[3] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[4] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[5] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[6] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[7] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[8] <= Sdram_FIFO:write_fifo2.wrusedw
RD1_DATA[0] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_FIFO:read_fifo1.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR.DATAB
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR.DATAB
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR.DATAB
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR.DATAB
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR.DATAB
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR.DATAB
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR.DATAB
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR.DATAB
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR.DATAB
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR.DATAB
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR.DATAB
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR.DATAB
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR.DATAB
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR.DATAB
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR.DATAB
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR.DATAB
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR.DATAB
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR.DATAB
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR.DATAB
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR.DATAB
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR.DATAB
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR.DATAB
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR.DATAB
RD1_MAX_ADDR[0] => ~NO_FANOUT~
RD1_MAX_ADDR[1] => ~NO_FANOUT~
RD1_MAX_ADDR[2] => ~NO_FANOUT~
RD1_MAX_ADDR[3] => ~NO_FANOUT~
RD1_MAX_ADDR[4] => ~NO_FANOUT~
RD1_MAX_ADDR[5] => ~NO_FANOUT~
RD1_MAX_ADDR[6] => ~NO_FANOUT~
RD1_MAX_ADDR[7] => ~NO_FANOUT~
RD1_MAX_ADDR[8] => ~NO_FANOUT~
RD1_MAX_ADDR[9] => ~NO_FANOUT~
RD1_MAX_ADDR[10] => ~NO_FANOUT~
RD1_MAX_ADDR[11] => ~NO_FANOUT~
RD1_MAX_ADDR[12] => ~NO_FANOUT~
RD1_MAX_ADDR[13] => ~NO_FANOUT~
RD1_MAX_ADDR[14] => ~NO_FANOUT~
RD1_MAX_ADDR[15] => ~NO_FANOUT~
RD1_MAX_ADDR[16] => ~NO_FANOUT~
RD1_MAX_ADDR[17] => ~NO_FANOUT~
RD1_MAX_ADDR[18] => ~NO_FANOUT~
RD1_MAX_ADDR[19] => ~NO_FANOUT~
RD1_MAX_ADDR[20] => ~NO_FANOUT~
RD1_MAX_ADDR[21] => ~NO_FANOUT~
RD1_MAX_ADDR[22] => ~NO_FANOUT~
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD1_EMPTY <= Sdram_FIFO:read_fifo1.rdempty
RD1_USE[0] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[1] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[2] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[3] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[4] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[5] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[6] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[7] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[8] <= Sdram_FIFO:read_fifo1.rdusedw
RD2_DATA[0] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_FIFO:read_fifo2.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR.DATAB
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR.DATAB
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR.DATAB
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR.DATAB
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR.DATAB
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR.DATAB
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR.DATAB
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR.DATAB
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR.DATAB
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR.DATAB
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR.DATAB
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR.DATAB
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR.DATAB
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR.DATAB
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR.DATAB
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR.DATAB
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR.DATAB
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR.DATAB
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR.DATAB
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR.DATAB
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR.DATAB
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR.DATAB
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR.DATAB
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LENGTH[8] => rRD2_LENGTH[8].DATAIN
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
RD2_EMPTY <= Sdram_FIFO:read_fifo2.rdempty
RD2_USE[0] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[1] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[2] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[3] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[4] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[5] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[6] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[7] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[8] <= Sdram_FIFO:read_fifo2.rdusedw
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]
q[0] <= dffpipe_qe9:dffpipe22.q[0]
q[1] <= dffpipe_qe9:dffpipe22.q[1]
q[2] <= dffpipe_qe9:dffpipe22.q[2]
q[3] <= dffpipe_qe9:dffpipe22.q[3]
q[4] <= dffpipe_qe9:dffpipe22.q[4]
q[5] <= dffpipe_qe9:dffpipe22.q[5]
q[6] <= dffpipe_qe9:dffpipe22.q[6]
q[7] <= dffpipe_qe9:dffpipe22.q[7]
q[8] <= dffpipe_qe9:dffpipe22.q[8]
q[9] <= dffpipe_qe9:dffpipe22.q[9]


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]
q[0] <= dffpipe_qe9:dffpipe22.q[0]
q[1] <= dffpipe_qe9:dffpipe22.q[1]
q[2] <= dffpipe_qe9:dffpipe22.q[2]
q[3] <= dffpipe_qe9:dffpipe22.q[3]
q[4] <= dffpipe_qe9:dffpipe22.q[4]
q[5] <= dffpipe_qe9:dffpipe22.q[5]
q[6] <= dffpipe_qe9:dffpipe22.q[6]
q[7] <= dffpipe_qe9:dffpipe22.q[7]
q[8] <= dffpipe_qe9:dffpipe22.q[8]
q[9] <= dffpipe_qe9:dffpipe22.q[9]


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]
q[0] <= dffpipe_qe9:dffpipe22.q[0]
q[1] <= dffpipe_qe9:dffpipe22.q[1]
q[2] <= dffpipe_qe9:dffpipe22.q[2]
q[3] <= dffpipe_qe9:dffpipe22.q[3]
q[4] <= dffpipe_qe9:dffpipe22.q[4]
q[5] <= dffpipe_qe9:dffpipe22.q[5]
q[6] <= dffpipe_qe9:dffpipe22.q[6]
q[7] <= dffpipe_qe9:dffpipe22.q[7]
q[8] <= dffpipe_qe9:dffpipe22.q[8]
q[9] <= dffpipe_qe9:dffpipe22.q[9]


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]
q[0] <= dffpipe_qe9:dffpipe22.q[0]
q[1] <= dffpipe_qe9:dffpipe22.q[1]
q[2] <= dffpipe_qe9:dffpipe22.q[2]
q[3] <= dffpipe_qe9:dffpipe22.q[3]
q[4] <= dffpipe_qe9:dffpipe22.q[4]
q[5] <= dffpipe_qe9:dffpipe22.q[5]
q[6] <= dffpipe_qe9:dffpipe22.q[6]
q[7] <= dffpipe_qe9:dffpipe22.q[7]
q[8] <= dffpipe_qe9:dffpipe22.q[8]
q[9] <= dffpipe_qe9:dffpipe22.q[9]


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_D5M|I2C_CCD_Config:u8
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iCLK => combo_cnt[0].CLK
iCLK => combo_cnt[1].CLK
iCLK => combo_cnt[2].CLK
iCLK => combo_cnt[3].CLK
iCLK => combo_cnt[4].CLK
iCLK => combo_cnt[5].CLK
iCLK => combo_cnt[6].CLK
iCLK => combo_cnt[7].CLK
iCLK => combo_cnt[8].CLK
iCLK => combo_cnt[9].CLK
iCLK => combo_cnt[10].CLK
iCLK => combo_cnt[11].CLK
iCLK => combo_cnt[12].CLK
iCLK => combo_cnt[13].CLK
iCLK => combo_cnt[14].CLK
iCLK => combo_cnt[15].CLK
iCLK => combo_cnt[16].CLK
iCLK => combo_cnt[17].CLK
iCLK => combo_cnt[18].CLK
iCLK => combo_cnt[19].CLK
iCLK => combo_cnt[20].CLK
iCLK => combo_cnt[21].CLK
iCLK => combo_cnt[22].CLK
iCLK => combo_cnt[23].CLK
iCLK => combo_cnt[24].CLK
iCLK => senosr_exposure[0].CLK
iCLK => senosr_exposure[1].CLK
iCLK => senosr_exposure[2].CLK
iCLK => senosr_exposure[3].CLK
iCLK => senosr_exposure[4].CLK
iCLK => senosr_exposure[5].CLK
iCLK => senosr_exposure[6].CLK
iCLK => senosr_exposure[7].CLK
iCLK => senosr_exposure[8].CLK
iCLK => senosr_exposure[9].CLK
iCLK => senosr_exposure[10].CLK
iCLK => senosr_exposure[11].CLK
iCLK => senosr_exposure[12].CLK
iCLK => senosr_exposure[13].CLK
iCLK => senosr_exposure[14].CLK
iCLK => senosr_exposure[15].CLK
iCLK => iexposure_adj_delay[0].CLK
iCLK => iexposure_adj_delay[1].CLK
iCLK => iexposure_adj_delay[2].CLK
iCLK => iexposure_adj_delay[3].CLK
iRST_N => i2c_reset.IN1
iRST_N => combo_cnt[0].ACLR
iRST_N => combo_cnt[1].ACLR
iRST_N => combo_cnt[2].ACLR
iRST_N => combo_cnt[3].ACLR
iRST_N => combo_cnt[4].ACLR
iRST_N => combo_cnt[5].ACLR
iRST_N => combo_cnt[6].ACLR
iRST_N => combo_cnt[7].ACLR
iRST_N => combo_cnt[8].ACLR
iRST_N => combo_cnt[9].ACLR
iRST_N => combo_cnt[10].ACLR
iRST_N => combo_cnt[11].ACLR
iRST_N => combo_cnt[12].ACLR
iRST_N => combo_cnt[13].ACLR
iRST_N => combo_cnt[14].ACLR
iRST_N => combo_cnt[15].ACLR
iRST_N => combo_cnt[16].ACLR
iRST_N => combo_cnt[17].ACLR
iRST_N => combo_cnt[18].ACLR
iRST_N => combo_cnt[19].ACLR
iRST_N => combo_cnt[20].ACLR
iRST_N => combo_cnt[21].ACLR
iRST_N => combo_cnt[22].ACLR
iRST_N => combo_cnt[23].ACLR
iRST_N => combo_cnt[24].ACLR
iRST_N => senosr_exposure[0].ACLR
iRST_N => senosr_exposure[1].ACLR
iRST_N => senosr_exposure[2].ACLR
iRST_N => senosr_exposure[3].ACLR
iRST_N => senosr_exposure[4].ACLR
iRST_N => senosr_exposure[5].ACLR
iRST_N => senosr_exposure[6].PRESET
iRST_N => senosr_exposure[7].PRESET
iRST_N => senosr_exposure[8].PRESET
iRST_N => senosr_exposure[9].PRESET
iRST_N => senosr_exposure[10].PRESET
iRST_N => senosr_exposure[11].ACLR
iRST_N => senosr_exposure[12].ACLR
iRST_N => senosr_exposure[13].ACLR
iRST_N => senosr_exposure[14].ACLR
iRST_N => senosr_exposure[15].ACLR
iRST_N => iexposure_adj_delay[0].ACLR
iRST_N => iexposure_adj_delay[1].ACLR
iRST_N => iexposure_adj_delay[2].ACLR
iRST_N => iexposure_adj_delay[3].ACLR
iUART_CTRL => ~NO_FANOUT~
iZOOM_MODE_SW => Mux18.IN69
iZOOM_MODE_SW => Mux19.IN66
iZOOM_MODE_SW => Mux21.IN69
iZOOM_MODE_SW => Mux22.IN69
iZOOM_MODE_SW => Mux19.IN67
iZOOM_MODE_SW => Mux13.IN68
iZOOM_MODE_SW => Mux16.IN69
iZOOM_MODE_SW => Mux17.IN69
iZOOM_MODE_SW => Mux12.IN69
iZOOM_MODE_SW => Mux13.IN69
iZOOM_MODE_SW => Mux15.IN69
iZOOM_MODE_SW => Mux19.IN68
iZOOM_MODE_SW => Mux23.IN68
iZOOM_MODE_SW => Mux19.IN69
iZOOM_MODE_SW => Mux23.IN69
iEXPOSURE_ADJ => iexposure_adj_delay[0].DATAIN
iEXPOSURE_ADJ => Equal0.IN0
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE2_D5M|I2C_CCD_Config:u8|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => SD[24].CLK
CLOCK => SD[25].CLK
CLOCK => SD[26].CLK
CLOCK => SD[27].CLK
CLOCK => SD[28].CLK
CLOCK => SD[29].CLK
CLOCK => SD[30].CLK
CLOCK => SD[31].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK4.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[6].CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
I2C_DATA[24] => SD.DATAB
I2C_DATA[25] => SD.DATAB
I2C_DATA[26] => SD.DATAB
I2C_DATA[27] => SD.DATAB
I2C_DATA[28] => SD.DATAB
I2C_DATA[29] => SD.DATAB
I2C_DATA[30] => SD.DATAB
I2C_DATA[31] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK4.ACLR
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


