{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713381998585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713381998601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 16:26:38 2024 " "Processing started: Wed Apr 17 16:26:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713381998601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713381998601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv02 -c atv02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv02 -c atv02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713381998601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713381998790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713381998790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/ULA.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005214 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/ULA.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema-behavior " "Found design unit 1: Sistema-behavior" {  } { { "Sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Sistema.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005214 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Sistema.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocooperacional.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file blocooperacional.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocoOperacional-behavior " "Found design unit 1: blocoOperacional-behavior" {  } { { "blocoOperacional.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/blocoOperacional.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005214 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocoOperacional " "Found entity 1: blocoOperacional" {  } { { "blocoOperacional.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/blocoOperacional.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-behavior " "Found design unit 1: arquitetura-behavior" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005224 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-behavior " "Found design unit 1: Somador-behavior" {  } { { "Somador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Somador.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005224 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Somador.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine_controlunit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file statemachine_controlunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine_ControlUnit-behavior " "Found design unit 1: StateMachine_ControlUnit-behavior" {  } { { "StateMachine_ControlUnit.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/StateMachine_ControlUnit.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005224 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine_ControlUnit " "Found entity 1: StateMachine_ControlUnit" {  } { { "StateMachine_ControlUnit.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/StateMachine_ControlUnit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentsdecoder_5bitstodec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentsdecoder_5bitstodec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentsDecoder_5bitsToDec-behavior " "Found design unit 1: SevenSegmentsDecoder_5bitsToDec-behavior" {  } { { "SevenSegmentsDecoder_5bitsToDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_5bitsToDec.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005224 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentsDecoder_5bitsToDec " "Found entity 1: SevenSegmentsDecoder_5bitsToDec" {  } { { "SevenSegmentsDecoder_5bitsToDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_5bitsToDec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentsdecoder_4bitstodec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentsdecoder_4bitstodec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentsDecoder_4bitsToDec-behavior " "Found design unit 1: SevenSegmentsDecoder_4bitsToDec-behavior" {  } { { "SevenSegmentsDecoder_4bitsToDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_4bitsToDec.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005224 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentsDecoder_4bitsToDec " "Found entity 1: SevenSegmentsDecoder_4bitsToDec" {  } { { "SevenSegmentsDecoder_4bitsToDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_4bitsToDec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-behavior " "Found design unit 1: saida-behavior" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/saida.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005224 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/saida.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-behavior " "Found design unit 1: registrador-behavior" {  } { { "registrador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/registrador.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005229 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/registrador.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador-behavior " "Found design unit 1: multiplexador-behavior" {  } { { "multiplexador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/multiplexador.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005229 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/multiplexador.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod8counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mod8counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mod8Counter-behavior " "Found design unit 1: Mod8Counter-behavior" {  } { { "Mod8Counter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Mod8Counter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005229 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mod8Counter " "Found entity 1: Mod8Counter" {  } { { "Mod8Counter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Mod8Counter.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-behavior " "Found design unit 1: entrada-behavior" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/entrada.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005229 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/entrada.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-behavior " "Found design unit 1: ClockDivider-behavior" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/clockdivider.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005229 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/clockdivider.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsomador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testsomador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testSomador " "Found entity 1: testSomador" {  } { { "testSomador.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT39A/pratica02/testSomador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382005229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005229 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wr registrador.vhdl(19) " "VHDL error at registrador.vhdl(19): object \"wr\" is used but not declared" {  } { { "registrador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/registrador.vhdl" 19 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1713382005229 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713382005308 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 17 16:26:45 2024 " "Processing ended: Wed Apr 17 16:26:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713382005308 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713382005308 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713382005308 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005308 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382005932 ""}
