{
   commentid: "",
   guistr: "# # String gsaved with Nlview 6.6.8  2016-12-21 bk=1.3817 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port I2S_FSYNC_IN -pg 1 -y 80 -defaultsOSRD
preplace port DDR -pg 1 -y 470 -defaultsOSRD
preplace port MEMS_INTn -pg 1 -y 260 -defaultsOSRD
preplace port HDMI_INTn -pg 1 -y 340 -defaultsOSRD
preplace port IIC_0 -pg 1 -y 710 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 490 -defaultsOSRD
preplace portBus IO_B35_LP -pg 1 -y 1970 -defaultsOSRD
preplace portBus IO_B34_LN -pg 1 -y 2030 -defaultsOSRD
preplace portBus IO_B34_LP -pg 1 -y 2010 -defaultsOSRD
preplace portBus IO_B13_LN -pg 1 -y 2070 -defaultsOSRD
preplace portBus IO_B13_LP -pg 1 -y 2050 -defaultsOSRD
preplace portBus IO_B35_LN -pg 1 -y 1990 -defaultsOSRD
preplace inst ultrasonicAXItoPWM_0 -pg 1 -lvl 7 -y 2090 -defaultsOSRD
preplace inst ultrasonicShiftControl_0 -pg 1 -lvl 9 -y 2010 -defaultsOSRD
preplace inst z_turn_ps_7_axi_periph_0 -pg 1 -lvl 9 -y 360 -defaultsOSRD
preplace inst ps7 -pg 1 -lvl 6 -y 940 -defaultsOSRD
preplace inst z_turn_ps_7_axi_periph_1 -pg 1 -lvl 9 -y 802 -defaultsOSRD -resize 200 196
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -y 420 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 8 -y 230 -defaultsOSRD -resize 280 140
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 450 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 3 -y 510 -defaultsOSRD -resize 140 60
preplace inst proc_sys_reset_1 -pg 1 -lvl 8 -y 440 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 1 -y 510 -defaultsOSRD -resize 160 205
preplace inst util_vector_logic_2 -pg 1 -lvl 3 -y 610 -defaultsOSRD -resize 140 60
preplace inst proc_sys_reset_2 -pg 1 -lvl 8 -y 760 -defaultsOSRD -resize 280 140
preplace inst xlconcat_2 -pg 1 -lvl 1 -y 980 -defaultsOSRD -resize 160 205
preplace inst xlconcat -pg 1 -lvl 5 -y 580 -defaultsOSRD
preplace inst axi_i2s_adi_0 -pg 1 -lvl 6 -y 1660 -defaultsOSRD
preplace inst proc_sys_reset_3 -pg 1 -lvl 8 -y 990 -defaultsOSRD -resize 280 140
preplace inst clk_wiz_0 -pg 1 -lvl 5 -y 1980 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 5 -y 1590 -defaultsOSRD
preplace netloc ps_7_FIXED_IO 1 6 4 2570 540 NJ 540 NJ 540 3950J
preplace netloc ultrasonicShiftControl_0_OUT_B13_LP 1 9 1 N
preplace netloc z_turn_ps_7_axi_periph_0_M00_AXI 1 6 4 2650 1160 NJ 1160 NJ 1160 3930
preplace netloc MEMS_INTn_1 1 0 3 NJ 260 NJ 260 940J
preplace netloc ps_7_FCLK_CLK0 1 5 4 2000 1200 2620 400 3100 350 3520
preplace netloc axi_i2s_adi_0_DMA_TX_REQ 1 5 2 2020 1220 2530J
preplace netloc ultrasonicAXItoPWM_0_output_enable 1 7 2 3100 1940 NJ
preplace netloc ultrasonicShiftControl_0_OUT_B34_LN 1 9 1 N
preplace netloc ultrasonicAXItoPWM_0_power 1 7 2 3130 2060 3570J
preplace netloc ps_7_FCLK_CLK1 1 5 3 2010 1170 2600 190 NJ
preplace netloc proc_sys_reset2_peripheral_aresetn 1 8 1 3510
preplace netloc proc_sys_reset2_interconnect_aresetn 1 8 1 3550
preplace netloc ps_7_FCLK_RESET1_N 1 6 2 2590 420 NJ
preplace netloc ultrasonicAXItoPWM_0_output_signal 1 7 2 3110 1960 NJ
preplace netloc xlconcat_1_dout 1 1 1 660
preplace netloc util_vector_logic_0_Res 1 3 2 N 420 1670
preplace netloc ps_7_FCLK_RESET0_N 1 6 2 2560 210 NJ
preplace netloc ps_7_FCLK_CLK2 1 4 5 1670 1160 1990 1160 2640 720 3100 670 3560
preplace netloc ultrasonicShiftControl_0_OUT_B34_LP 1 9 1 N
preplace netloc ps_7_FCLK_CLK3 1 6 2 2610 950 NJ
preplace netloc HDMI_INTn_1 1 0 3 NJ 340 NJ 340 950J
preplace netloc ps7_DMA0_ACK 1 5 2 2050 1210 2530J
preplace netloc ps_7_M_AXI_GP0 1 6 3 2540J 140 NJ 140 3500J
preplace netloc ultrasonicShiftControl_0_OUT_B35_LN 1 9 1 N
preplace netloc ps_7_FCLK_RESET3_N 1 6 2 2650 970 NJ
preplace netloc ps_7_FCLK_RESET2_N 1 6 2 2630 740 NJ
preplace netloc rst_ps_7_166M_peripheral_aresetn 1 5 4 2050 2130 2590 2180 3140 2100 3540
preplace netloc xlconcat_0_dout 1 5 1 1980
preplace netloc z_turn_ps_7_axi_periph_0_M01_AXI 1 5 5 2040 1190 NJ 1190 NJ 1190 NJ 1190 3920
preplace netloc axi_i2s_adi_0_LRCLK_O 1 6 3 NJ 1650 NJ 1650 3510
preplace netloc clk_wiz_0_clk_out1 1 5 4 NJ 1970 NJ 1970 NJ 1970 3500J
preplace netloc clk_wiz_1_clk_out1 1 5 1 1970
preplace netloc ps_7_DDR 1 6 4 2550 530 NJ 530 3530J 520 3940J
preplace netloc ultrasonicShiftControl_0_OUT_B35_LP 1 9 1 N
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 5 4 2030 1180 NJ 1180 N 1180 3500
preplace netloc ps7_IIC_0 1 6 4 2580 660 NJ 660 NJ 660 3950J
preplace netloc z_turn_ps_7_axi_periph_0_M02_AXI 1 8 2 3570 200 3910
preplace netloc util_vector_logic_2_Res 1 3 2 1550 490 N
preplace netloc util_vector_logic_1_Res 1 3 2 1540 470 N
preplace netloc io2axis_M00_AXI 1 5 5 2050J 1150 NJ 1150 NJ 1150 NJ 1150 3910
preplace netloc ultrasonicShiftControl_0_OUT_B13_LN 1 9 1 N
preplace netloc ultrasonicAXItoPWM_0_data_rdy 1 7 2 3120 2000 NJ
preplace netloc xlconcat_2_dout 1 1 1 670
preplace netloc axi_i2s_adi_0_PARDATA_O 1 6 1 2550
preplace netloc ultrasonicShiftControl_0_latch 1 6 4 2660 1870 NJ 1870 NJ 1870 3910
preplace netloc xlconcat_0_dout1 1 2 5 930J 560 NJ 560 1670J 780 1970J 730 2530
preplace netloc rst_ps_7_166M_interconnect_aresetn 1 8 1 3510
levelinfo -pg 1 120 560 820 1390 1650 1860 2290 2930 3320 3740 3970 -top -600 -bot 2190
",
}
{
   da_axi4_cnt: "21",
   da_board_cnt: "1",
   da_clkrst_cnt: "7",
}
