
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035732                       # Number of seconds simulated
sim_ticks                                 35731736706                       # Number of ticks simulated
final_tick                               565296116643                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154977                       # Simulator instruction rate (inst/s)
host_op_rate                                   203618                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2610804                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891636                       # Number of bytes of host memory used
host_seconds                                 13686.11                       # Real time elapsed on the host
sim_insts                                  2121037053                       # Number of instructions simulated
sim_ops                                    2786735853                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2854272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2434432                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5292032                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       965376                       # Number of bytes written to this memory
system.physmem.bytes_written::total            965376                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        22299                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19019                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 41344                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7542                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7542                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     79880584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     68130805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               148104528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39405                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53734                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              93138                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27017327                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27017327                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27017327                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     79880584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     68130805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              175121855                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85687619                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30996566                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25426202                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017144                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13056335                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087360                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156824                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87211                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32024059                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170312399                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30996566                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15244184                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36592949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10809681                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6824050                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15666036                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807726                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84201257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.485582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47608308     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3656615      4.34%     60.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195081      3.79%     64.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438024      4.08%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3002975      3.57%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1572045      1.87%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025966      1.22%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717570      3.23%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17984673     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84201257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361739                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.987596                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33684385                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6406343                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34812985                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543781                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8753754                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077486                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6520                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201991797                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50994                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8753754                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35357965                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2860326                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       852206                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33650394                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2726604                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195129628                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12381                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1702055                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748259                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           66                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271051615                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909886203                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909886203                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102792351                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33861                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17839                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7255577                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19228627                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10022736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240475                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3176748                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183947576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33847                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147807291                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281469                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61028656                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186472249                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1803                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84201257                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.755405                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909411                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29992527     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17851489     21.20%     56.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11959397     14.20%     71.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7628032      9.06%     80.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7547838      8.96%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4426630      5.26%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3393748      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746846      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654750      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84201257                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083933     70.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203593     13.15%     83.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260950     16.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121594066     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017958      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15742223     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8437022      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147807291                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.724955                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548515                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010477                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381645819                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245011143                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143661539                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149355806                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262497                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7016498                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          459                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1088                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2281063                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8753754                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2089417                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160229                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183981423                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       313005                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19228627                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10022736                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17825                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7092                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1088                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1233989                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2362597                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145229268                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14795472                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578019                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22990837                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585088                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8195365                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.694869                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143808573                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143661539                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93722594                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261795545                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.676573                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357999                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61563062                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042291                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75447503                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170880                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30140668     39.95%     39.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20449692     27.10%     67.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8374456     11.10%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292243      5.69%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3686017      4.89%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1813008      2.40%     91.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1992097      2.64%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009679      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3689643      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75447503                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3689643                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255742842                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376731896                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42875                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1486362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856876                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856876                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167030                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167030                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655722758                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197069326                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189435458                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85687619                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31098100                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27194748                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1964053                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15568727                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14961681                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2232422                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62047                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36665876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173068046                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31098100                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17194103                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35626040                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9650825                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4325023                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18075096                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       779246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84292528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.362965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48666488     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1763702      2.09%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3234806      3.84%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3022935      3.59%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5000743      5.93%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5191768      6.16%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1228147      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          923990      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15259949     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84292528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362924                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019756                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37828874                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4177057                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34479602                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137085                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7669909                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3377524                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5664                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193595821                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7669909                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39420623                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1496900                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       465448                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33013247                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2226400                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188503045                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        753368                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       911500                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250182786                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857983688                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857983688                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163083328                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87099433                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22225                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10861                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5934319                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29050644                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6303247                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103891                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1935251                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178458471                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21701                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150722152                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200690                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53339496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146531511                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84292528                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.788084                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840853                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29153604     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15797574     18.74%     53.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13641022     16.18%     69.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8397790      9.96%     79.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8810577     10.45%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5187036      6.15%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2281606      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604512      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418807      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84292528                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590517     66.19%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190498     21.35%     87.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111110     12.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118178644     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1186192      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10842      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25982220     17.24%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5364254      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150722152                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.758972                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             892125                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005919                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386829645                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231820140                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145826794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151614277                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368942                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8264488                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          853                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          473                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1541948                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7669909                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         820249                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        67315                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178480176                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208808                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29050644                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6303247                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10861                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          239                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          473                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1046715                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1157760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2204475                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147920235                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24980718                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2801915                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30212308                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22364051                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5231590                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.726273                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145989246                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145826794                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89586254                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218496361                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701842                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410013                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109603175                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124477696                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54003162                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1969267                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76622619                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.624555                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321685                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35237071     45.99%     45.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16239115     21.19%     67.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9094257     11.87%     79.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3076936      4.02%     83.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2944522      3.84%     86.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1221973      1.59%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3291869      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954916      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4561960      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76622619                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109603175                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124477696                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25547449                       # Number of memory references committed
system.switch_cpus1.commit.loads             20786150                       # Number of loads committed
system.switch_cpus1.commit.membars              10840                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19496009                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108652891                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1680029                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4561960                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250541517                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364637966                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1395091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109603175                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124477696                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109603175                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.781799                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.781799                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.279102                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.279102                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684361646                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191068361                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199660887                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21680                       # number of misc regfile writes
system.l2.replacements                          41346                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           503215                       # Total number of references to valid blocks.
system.l2.sampled_refs                          49538                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.158161                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            69.086018                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.068028                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3433.939049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.276127                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2875.637243                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1107.163593                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            701.829941                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008433                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000252                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.419182                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.351030                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.135152                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.085673                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        73306                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35031                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  108337                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            24111                       # number of Writeback hits
system.l2.Writeback_hits::total                 24111                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        73306                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35031                       # number of demand (read+write) hits
system.l2.demand_hits::total                   108337                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        73306                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35031                       # number of overall hits
system.l2.overall_hits::total                  108337                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        22299                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        19019                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 41344                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        22299                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        19019                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41344                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        22299                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        19019                       # number of overall misses
system.l2.overall_misses::total                 41344                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       466694                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1235033963                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       770110                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1024656417                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2260927184                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       466694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1235033963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       770110                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1024656417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2260927184                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       466694                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1235033963                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       770110                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1024656417                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2260927184                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54050                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              149681                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        24111                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             24111                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95605                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54050                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               149681                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95605                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54050                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              149681                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.233241                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.351878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.276214                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.233241                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.351878                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.276214                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.233241                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.351878                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.276214                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42426.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55385.172564                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51340.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53875.409696                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54685.738777                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42426.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55385.172564                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51340.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53875.409696                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54685.738777                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42426.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55385.172564                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51340.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53875.409696                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54685.738777                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7542                       # number of writebacks
system.l2.writebacks::total                      7542                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        22299                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        19019                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            41344                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        22299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        19019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             41344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        22299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        19019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41344                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       404541                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1107208169                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       684251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    914443053                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2022740014                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       404541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1107208169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       684251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    914443053                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2022740014                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       404541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1107208169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       684251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    914443053                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2022740014                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.233241                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.351878                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.276214                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.233241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.351878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.276214                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.233241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.351878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.276214                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36776.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49652.817122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45616.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48080.501236                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48924.632692                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36776.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49652.817122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45616.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48080.501236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48924.632692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36776.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49652.817122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45616.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48080.501236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48924.632692                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996618                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015673685                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843327.921960                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996618                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15666024                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15666024                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15666024                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15666024                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15666024                       # number of overall hits
system.cpu0.icache.overall_hits::total       15666024                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       557123                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       557123                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       557123                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       557123                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       557123                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       557123                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15666036                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15666036                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15666036                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15666036                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15666036                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15666036                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46426.916667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46426.916667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46426.916667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46426.916667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46426.916667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46426.916667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       479034                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       479034                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       479034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       479034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       479034                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       479034                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43548.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43548.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43548.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43548.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43548.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43548.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95605                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191896178                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95861                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.816985                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.492515                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.507485                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915986                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084014                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11631836                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11631836                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709485                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17013                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17013                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19341321                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19341321                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19341321                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19341321                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356873                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356873                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           40                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356913                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356913                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356913                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356913                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11186598405                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11186598405                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1414088                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1414088                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11188012493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11188012493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11188012493                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11188012493                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11988709                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11988709                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19698234                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19698234                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19698234                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19698234                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029767                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029767                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018119                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018119                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018119                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018119                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31346.160693                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31346.160693                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35352.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35352.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31346.609658                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31346.609658                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31346.609658                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31346.609658                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15212                       # number of writebacks
system.cpu0.dcache.writebacks::total            15212                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261268                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261268                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261308                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261308                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261308                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261308                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95605                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95605                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95605                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95605                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95605                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1866477385                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1866477385                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1866477385                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1866477385                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1866477385                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1866477385                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007975                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007975                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19522.800952                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19522.800952                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19522.800952                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19522.800952                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19522.800952                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19522.800952                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993943                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929541070                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715020.424354                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993943                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18075080                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18075080                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18075080                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18075080                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18075080                       # number of overall hits
system.cpu1.icache.overall_hits::total       18075080                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       883846                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       883846                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       883846                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       883846                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       883846                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       883846                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18075096                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18075096                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18075096                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18075096                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18075096                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18075096                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55240.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55240.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55240.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55240.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55240.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55240.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       812144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       812144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       812144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       812144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       812144                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       812144                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54142.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54142.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54142.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54142.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54142.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54142.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54050                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232406669                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54306                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4279.576271                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.970043                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.029957                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828008                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171992                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22676166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22676166                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4739599                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4739599                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10860                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10860                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10840                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10840                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27415765                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27415765                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27415765                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27415765                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182104                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182104                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182104                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182104                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182104                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182104                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8012036768                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8012036768                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8012036768                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8012036768                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8012036768                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8012036768                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22858270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22858270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4739599                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4739599                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27597869                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27597869                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27597869                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27597869                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007967                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007967                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006598                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006598                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006598                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006598                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43997.038879                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43997.038879                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 43997.038879                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43997.038879                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 43997.038879                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43997.038879                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8899                       # number of writebacks
system.cpu1.dcache.writebacks::total             8899                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       128054                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       128054                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       128054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       128054                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128054                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54050                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54050                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54050                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54050                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54050                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54050                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1320807531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1320807531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1320807531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1320807531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1320807531                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1320807531                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24436.772081                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24436.772081                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24436.772081                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24436.772081                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24436.772081                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24436.772081                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
