.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_cy_psoc4_sar_1 */
.set ADC_cy_psoc4_sar_1__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sar_1__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT_NEWVALUE, CYREG_SAR_CHAN_RESULT_NEWVALUE
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT_UPDATED, CYREG_SAR_CHAN_RESULT_UPDATED
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK_NEWVALUE, CYREG_SAR_CHAN_WORK_NEWVALUE
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK_UPDATED, CYREG_SAR_CHAN_WORK_UPDATED
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sar_1__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sar_1__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar_1__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_cy_psoc4_sar_1__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar_1__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar_1__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar_1__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar_1__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar_1__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sar_1__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sar_1__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar_1__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_cy_psoc4_sar_1__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar_1__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar_1__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar_1__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar_1__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar_1__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar_1__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sar_1__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_cy_psoc4_sar_1__SAR_WOUNDING, CYREG_SAR_WOUNDING

/* ADC_cy_psoc4_sarmux_1 */
.set ADC_cy_psoc4_sarmux_1__CH_0_MINUS_PIN, 5
.set ADC_cy_psoc4_sarmux_1__CH_0_MINUS_PORT, 0
.set ADC_cy_psoc4_sarmux_1__CH_0_PIN, 7
.set ADC_cy_psoc4_sarmux_1__CH_0_PORT, 0
.set ADC_cy_psoc4_sarmux_1__CH_1_MINUS_PIN, 6
.set ADC_cy_psoc4_sarmux_1__CH_1_MINUS_PORT, 0
.set ADC_cy_psoc4_sarmux_1__CH_1_PIN, 5
.set ADC_cy_psoc4_sarmux_1__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_NEWVALUE, CYREG_SAR_CHAN_RESULT_NEWVALUE
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_UPDATED, CYREG_SAR_CHAN_RESULT_UPDATED
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK_NEWVALUE, CYREG_SAR_CHAN_WORK_NEWVALUE
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK_UPDATED, CYREG_SAR_CHAN_WORK_UPDATED
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sarmux_1__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_1__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_1__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sarmux_1__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sarmux_1__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sarmux_1__VNEG0, 0

/* ADC_intSarClock */
.set ADC_intSarClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set ADC_intSarClock__DIV_ID, 0x00000042
.set ADC_intSarClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set ADC_intSarClock__PA_DIV_ID, 0x000000FF

/* ADC_intUabClock */
.set ADC_intUabClock__DIV_ID, 0x00000040
.set ADC_intUabClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set ADC_intUabClock__PA_DIV_ID, 0x000000FF

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set ADC_IRQ__INTC_MASK, 0x8000
.set ADC_IRQ__INTC_NUMBER, 15
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* UART_rx */
.set UART_rx__0__DR, CYREG_GPIO_PRT0_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x000F0000
.set UART_rx__0__HSIOM_SHIFT, 16
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT0_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART_rx__0__MASK, 0x10
.set UART_rx__0__PC, CYREG_GPIO_PRT0_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT0_PC2
.set UART_rx__0__PORT, 0
.set UART_rx__0__PS, CYREG_GPIO_PRT0_PS
.set UART_rx__0__SHIFT, 4
.set UART_rx__DR, CYREG_GPIO_PRT0_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT0_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART_rx__MASK, 0x10
.set UART_rx__PC, CYREG_GPIO_PRT0_PC
.set UART_rx__PC2, CYREG_GPIO_PRT0_PC2
.set UART_rx__PORT, 0
.set UART_rx__PS, CYREG_GPIO_PRT0_PS
.set UART_rx__SHIFT, 4

/* UART_SCB */
.set UART_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* UART_SCB_IRQ */
.set UART_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set UART_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set UART_SCB_IRQ__INTC_MASK, 0x200
.set UART_SCB_IRQ__INTC_NUMBER, 9
.set UART_SCB_IRQ__INTC_PRIOR_MASK, 0xC000
.set UART_SCB_IRQ__INTC_PRIOR_NUM, 3
.set UART_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR2
.set UART_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set UART_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* UART_SCBCLK */
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
.set UART_SCBCLK__DIV_ID, 0x00000043
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF

/* UART_tx */
.set UART_tx__0__DR, CYREG_GPIO_PRT0_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x00F00000
.set UART_tx__0__HSIOM_SHIFT, 20
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT0_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART_tx__0__MASK, 0x20
.set UART_tx__0__PC, CYREG_GPIO_PRT0_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT0_PC2
.set UART_tx__0__PORT, 0
.set UART_tx__0__PS, CYREG_GPIO_PRT0_PS
.set UART_tx__0__SHIFT, 5
.set UART_tx__DR, CYREG_GPIO_PRT0_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT0_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART_tx__MASK, 0x20
.set UART_tx__PC, CYREG_GPIO_PRT0_PC
.set UART_tx__PC2, CYREG_GPIO_PRT0_PC2
.set UART_tx__PORT, 0
.set UART_tx__PS, CYREG_GPIO_PRT0_PS
.set UART_tx__SHIFT, 5

/* PVref_cy_psoc4_pref */
.set PVref_cy_psoc4_pref_PRB_REF, CYREG_PASS_PRB_REF1

/* Pin_Vhi */
.set Pin_Vhi__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_Vhi__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Vhi__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Vhi__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Vhi__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_Vhi__0__HSIOM_MASK, 0xF0000000
.set Pin_Vhi__0__HSIOM_SHIFT, 28
.set Pin_Vhi__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Vhi__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Vhi__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Vhi__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Vhi__0__MASK, 0x80
.set Pin_Vhi__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_Vhi__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Vhi__0__PORT, 3
.set Pin_Vhi__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_Vhi__0__SHIFT, 7
.set Pin_Vhi__DR, CYREG_GPIO_PRT3_DR
.set Pin_Vhi__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Vhi__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Vhi__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Vhi__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Vhi__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Vhi__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Vhi__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Vhi__MASK, 0x80
.set Pin_Vhi__PC, CYREG_GPIO_PRT3_PC
.set Pin_Vhi__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Vhi__PORT, 3
.set Pin_Vhi__PS, CYREG_GPIO_PRT3_PS
.set Pin_Vhi__SHIFT, 7

/* CapSense_Cmod */
.set CapSense_Cmod__0__DR, CYREG_GPIO_PRT5_DR
.set CapSense_Cmod__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set CapSense_Cmod__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set CapSense_Cmod__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set CapSense_Cmod__0__HSIOM_MASK, 0x0000000F
.set CapSense_Cmod__0__HSIOM_SHIFT, 0
.set CapSense_Cmod__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_Cmod__0__INTR, CYREG_GPIO_PRT5_INTR
.set CapSense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_Cmod__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set CapSense_Cmod__0__MASK, 0x01
.set CapSense_Cmod__0__PC, CYREG_GPIO_PRT5_PC
.set CapSense_Cmod__0__PC2, CYREG_GPIO_PRT5_PC2
.set CapSense_Cmod__0__PORT, 5
.set CapSense_Cmod__0__PS, CYREG_GPIO_PRT5_PS
.set CapSense_Cmod__0__SHIFT, 0
.set CapSense_Cmod__Cmod__DR, CYREG_GPIO_PRT5_DR
.set CapSense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set CapSense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set CapSense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set CapSense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_Cmod__Cmod__INTR, CYREG_GPIO_PRT5_INTR
.set CapSense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT5_INTR
.set CapSense_Cmod__Cmod__MASK, 0x01
.set CapSense_Cmod__Cmod__PC, CYREG_GPIO_PRT5_PC
.set CapSense_Cmod__Cmod__PC2, CYREG_GPIO_PRT5_PC2
.set CapSense_Cmod__Cmod__PORT, 5
.set CapSense_Cmod__Cmod__PS, CYREG_GPIO_PRT5_PS
.set CapSense_Cmod__Cmod__SHIFT, 0
.set CapSense_Cmod__DR, CYREG_GPIO_PRT5_DR
.set CapSense_Cmod__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set CapSense_Cmod__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set CapSense_Cmod__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set CapSense_Cmod__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_Cmod__INTR, CYREG_GPIO_PRT5_INTR
.set CapSense_Cmod__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set CapSense_Cmod__INTSTAT, CYREG_GPIO_PRT5_INTR
.set CapSense_Cmod__MASK, 0x01
.set CapSense_Cmod__PC, CYREG_GPIO_PRT5_PC
.set CapSense_Cmod__PC2, CYREG_GPIO_PRT5_PC2
.set CapSense_Cmod__PORT, 5
.set CapSense_Cmod__PS, CYREG_GPIO_PRT5_PS
.set CapSense_Cmod__SHIFT, 0

/* CapSense_CSD */
.set CapSense_CSD__ADC_CTL, CYREG_CSD_ADC_CTL
.set CapSense_CSD__CMOD_PAD, 1
.set CapSense_CSD__CSD_CONFIG, CYREG_CSD_CONFIG
.set CapSense_CSD__CSD_INTR, CYREG_CSD_INTR
.set CapSense_CSD__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set CapSense_CSD__CSD_NUMBER, 0
.set CapSense_CSD__CSD_STATUS, CYREG_CSD_STATUS
.set CapSense_CSD__CSDCMP, CYREG_CSD_CSDCMP
.set CapSense_CSD__CSH_TANK_PAD, 2
.set CapSense_CSD__CSHIELD_PAD, 4
.set CapSense_CSD__DEDICATED_IO, CapSense_CSD__CSHIELD_PAD
.set CapSense_CSD__HSCMP, CYREG_CSD_HSCMP
.set CapSense_CSD__INTR_MASK, CYREG_CSD_INTR_MASK
.set CapSense_CSD__REFGEN, CYREG_CSD_REFGEN
.set CapSense_CSD__RESULT_VAL1, CYREG_CSD_RESULT_VAL1
.set CapSense_CSD__RESULT_VAL2, CYREG_CSD_RESULT_VAL2
.set CapSense_CSD__SENSE_DUTY, CYREG_CSD_SENSE_DUTY
.set CapSense_CSD__SENSE_PERIOD, CYREG_CSD_SENSE_PERIOD
.set CapSense_CSD__SEQ_INIT_CNT, CYREG_CSD_SEQ_INIT_CNT
.set CapSense_CSD__SEQ_NORM_CNT, CYREG_CSD_SEQ_NORM_CNT
.set CapSense_CSD__SEQ_START, CYREG_CSD_SEQ_START
.set CapSense_CSD__SEQ_TIME, CYREG_CSD_SEQ_TIME
.set CapSense_CSD__SW_AMUXBUF_SEL, CYREG_CSD_SW_AMUXBUF_SEL
.set CapSense_CSD__SW_BYP_SEL, CYREG_CSD_SW_BYP_SEL
.set CapSense_CSD__SW_CMP_N_SEL, CYREG_CSD_SW_CMP_N_SEL
.set CapSense_CSD__SW_CMP_P_SEL, CYREG_CSD_SW_CMP_P_SEL
.set CapSense_CSD__SW_DSI_SEL, CYREG_CSD_SW_DSI_SEL
.set CapSense_CSD__SW_FW_MOD_SEL, CYREG_CSD_SW_FW_MOD_SEL
.set CapSense_CSD__SW_FW_TANK_SEL, CYREG_CSD_SW_FW_TANK_SEL
.set CapSense_CSD__SW_HS_N_SEL, CYREG_CSD_SW_HS_N_SEL
.set CapSense_CSD__SW_HS_P_SEL, CYREG_CSD_SW_HS_P_SEL
.set CapSense_CSD__SW_REFGEN_SEL, CYREG_CSD_SW_REFGEN_SEL
.set CapSense_CSD__SW_RES, CYREG_CSD_SW_RES
.set CapSense_CSD__SW_SHIELD_SEL, CYREG_CSD_SW_SHIELD_SEL

/* CapSense_IDACComp */
.set CapSense_IDACComp__CONFIG, CYREG_CSD_CONFIG
.set CapSense_IDACComp__IDAC, CYREG_CSD_IDACB
.set CapSense_IDACComp__POSITION, 1

/* CapSense_IDACMod */
.set CapSense_IDACMod__CONFIG, CYREG_CSD_CONFIG
.set CapSense_IDACMod__IDAC, CYREG_CSD_IDACA
.set CapSense_IDACMod__POSITION, 0

/* CapSense_ISR */
.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set CapSense_ISR__INTC_MASK, 0x4000
.set CapSense_ISR__INTC_NUMBER, 14
.set CapSense_ISR__INTC_PRIOR_MASK, 0xC00000
.set CapSense_ISR__INTC_PRIOR_NUM, 3
.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0P_IPR3
.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* CapSense_ModClk */
.set CapSense_ModClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set CapSense_ModClk__DIV_ID, 0x00000041
.set CapSense_ModClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set CapSense_ModClk__PA_DIV_ID, 0x000000FF

/* CapSense_Sns */
.set CapSense_Sns__0__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__0__HSIOM_MASK, 0x0000F000
.set CapSense_Sns__0__HSIOM_SHIFT, 12
.set CapSense_Sns__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__0__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__0__MASK, 0x08
.set CapSense_Sns__0__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__0__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__0__PORT, 0
.set CapSense_Sns__0__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__0__SHIFT, 3
.set CapSense_Sns__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__MASK, 0x08
.set CapSense_Sns__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__PORT, 0
.set CapSense_Sns__Proximity0_Sns0__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Proximity0_Sns0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Proximity0_Sns0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Proximity0_Sns0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Proximity0_Sns0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Proximity0_Sns0__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Proximity0_Sns0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Proximity0_Sns0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Proximity0_Sns0__MASK, 0x08
.set CapSense_Sns__Proximity0_Sns0__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Proximity0_Sns0__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Proximity0_Sns0__PORT, 0
.set CapSense_Sns__Proximity0_Sns0__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Proximity0_Sns0__SHIFT, 3
.set CapSense_Sns__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__SHIFT, 3

/* Pin_Vlow */
.set Pin_Vlow__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_Vlow__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Vlow__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Vlow__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Vlow__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_Vlow__0__HSIOM_MASK, 0x0F000000
.set Pin_Vlow__0__HSIOM_SHIFT, 24
.set Pin_Vlow__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Vlow__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Vlow__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Vlow__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Vlow__0__MASK, 0x40
.set Pin_Vlow__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_Vlow__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Vlow__0__PORT, 3
.set Pin_Vlow__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_Vlow__0__SHIFT, 6
.set Pin_Vlow__DR, CYREG_GPIO_PRT3_DR
.set Pin_Vlow__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Vlow__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Vlow__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Vlow__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Vlow__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Vlow__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Vlow__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Vlow__MASK, 0x40
.set Pin_Vlow__PC, CYREG_GPIO_PRT3_PC
.set Pin_Vlow__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Vlow__PORT, 3
.set Pin_Vlow__PS, CYREG_GPIO_PRT3_PS
.set Pin_Vlow__SHIFT, 6

/* Pin_Vref */
.set Pin_Vref__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_Vref__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Vref__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Vref__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Vref__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Vref__0__HSIOM_MASK, 0x0000F000
.set Pin_Vref__0__HSIOM_SHIFT, 12
.set Pin_Vref__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Vref__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Vref__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Vref__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Vref__0__MASK, 0x08
.set Pin_Vref__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_Vref__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Vref__0__PORT, 1
.set Pin_Vref__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_Vref__0__SHIFT, 3
.set Pin_Vref__DR, CYREG_GPIO_PRT1_DR
.set Pin_Vref__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Vref__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Vref__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Vref__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Vref__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Vref__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Vref__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Vref__MASK, 0x08
.set Pin_Vref__PC, CYREG_GPIO_PRT1_PC
.set Pin_Vref__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Vref__PORT, 1
.set Pin_Vref__PS, CYREG_GPIO_PRT1_PS
.set Pin_Vref__SHIFT, 3

/* DMA_Synth */
.set DMA_Synth__CH_CTL, CYREG_DMAC_CH_CTL0
.set DMA_Synth__CHANNEL_NUMBER, 0
.set DMA_Synth__DESCR_PING_CTL, CYREG_DMAC_DESCR0_PING_CTL
.set DMA_Synth__DESCR_PING_DST, CYREG_DMAC_DESCR0_PING_DST
.set DMA_Synth__DESCR_PING_SRC, CYREG_DMAC_DESCR0_PING_SRC
.set DMA_Synth__DESCR_PING_STATUS, CYREG_DMAC_DESCR0_PING_STATUS
.set DMA_Synth__DESCR_PONG_CTL, CYREG_DMAC_DESCR0_PONG_CTL
.set DMA_Synth__DESCR_PONG_DST, CYREG_DMAC_DESCR0_PONG_DST
.set DMA_Synth__DESCR_PONG_SRC, CYREG_DMAC_DESCR0_PONG_SRC
.set DMA_Synth__DESCR_PONG_STATUS, CYREG_DMAC_DESCR0_PONG_STATUS
.set DMA_Synth__PRIORITY, 2
.set DMA_Synth__TR_GROUP, 0
.set DMA_Synth__TR_OUTPUT, 0

/* isr_Synth */
.set isr_Synth__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set isr_Synth__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set isr_Synth__INTC_MASK, 0x20000
.set isr_Synth__INTC_NUMBER, 17
.set isr_Synth__INTC_PRIOR_MASK, 0xC000
.set isr_Synth__INTC_PRIOR_NUM, 2
.set isr_Synth__INTC_PRIOR_REG, CYREG_CM0P_IPR4
.set isr_Synth__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set isr_Synth__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* Pin_Vtherm */
.set Pin_Vtherm__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_Vtherm__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Vtherm__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Vtherm__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Vtherm__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_Vtherm__0__HSIOM_MASK, 0x00F00000
.set Pin_Vtherm__0__HSIOM_SHIFT, 20
.set Pin_Vtherm__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Vtherm__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Vtherm__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Vtherm__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Vtherm__0__MASK, 0x20
.set Pin_Vtherm__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_Vtherm__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Vtherm__0__PORT, 3
.set Pin_Vtherm__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_Vtherm__0__SHIFT, 5
.set Pin_Vtherm__DR, CYREG_GPIO_PRT3_DR
.set Pin_Vtherm__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Vtherm__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Vtherm__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Vtherm__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Vtherm__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Vtherm__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Vtherm__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Vtherm__MASK, 0x20
.set Pin_Vtherm__PC, CYREG_GPIO_PRT3_PC
.set Pin_Vtherm__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Vtherm__PORT, 3
.set Pin_Vtherm__PS, CYREG_GPIO_PRT3_PS
.set Pin_Vtherm__SHIFT, 5

/* VDAC_Synth_internalClock */
.set VDAC_Synth_internalClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL14
.set VDAC_Synth_internalClock__DIV_ID, 0x00000045
.set VDAC_Synth_internalClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL5
.set VDAC_Synth_internalClock__PA_DIV_ID, 0x000000FF

/* VDAC_Synth_OUTBUFFER_cy_psoc4_abuf */
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__COMP_STAT, CYREG_CTB0_COMP_STAT
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__CTB_CTB_CTRL, CYREG_CTB0_CTB_CTRL
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR, CYREG_CTB0_INTR
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_MASK, CYREG_CTB0_INTR_MASK
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED, CYREG_CTB0_INTR_MASKED
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_SET, CYREG_CTB0_INTR_SET
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_SHIFT, 0
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTB0_OA0_COMP_TRIM
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_NUMBER, 0
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTB0_OA0_OFFSET_TRIM
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTB0_OA_RES0_CTRL
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_SW, CYREG_CTB0_OA0_SW
.set VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTB0_OA0_SW_CLEAR

/* VDAC_Synth_UAB_halfuab */
.set VDAC_Synth_UAB_halfuab__AGND_TIED, CYREG_UAB0_OA0_CTRL
.set VDAC_Synth_UAB_halfuab__AGND_TIED_SHIFT, 24
.set VDAC_Synth_UAB_halfuab__CAP_AB_VAL_NXT, CYREG_UAB0_CAP_AB1_VAL_NXT
.set VDAC_Synth_UAB_halfuab__CAP_ABCF_VAL, CYREG_UAB0_CAP_ABCF1_VAL
.set VDAC_Synth_UAB_halfuab__CAP_CF_VAL_NXT, CYREG_UAB0_CAP_CF1_VAL_NXT
.set VDAC_Synth_UAB_halfuab__CAP_CTRL, CYREG_UAB0_CAP_CTRL1
.set VDAC_Synth_UAB_halfuab__HALF_UAB_NUMBER, 1
.set VDAC_Synth_UAB_halfuab__INTR, CYREG_UAB0_INTR
.set VDAC_Synth_UAB_halfuab__INTR_COMP_MASK_SHIFT, 16
.set VDAC_Synth_UAB_halfuab__INTR_COMP_MASKED_SHIFT, 16
.set VDAC_Synth_UAB_halfuab__INTR_COMP_SET_SHIFT, 16
.set VDAC_Synth_UAB_halfuab__INTR_COMP_SHIFT, 16
.set VDAC_Synth_UAB_halfuab__INTR_MASK, CYREG_UAB0_INTR_MASK
.set VDAC_Synth_UAB_halfuab__INTR_MASKED, CYREG_UAB0_INTR_MASKED
.set VDAC_Synth_UAB_halfuab__INTR_SET, CYREG_UAB0_INTR_SET
.set VDAC_Synth_UAB_halfuab__INTR_VDAC_EMPTY_MASK_SHIFT, 17
.set VDAC_Synth_UAB_halfuab__INTR_VDAC_EMPTY_MASKED_SHIFT, 17
.set VDAC_Synth_UAB_halfuab__INTR_VDAC_EMPTY_SET_SHIFT, 17
.set VDAC_Synth_UAB_halfuab__INTR_VDAC_EMPTY_SHIFT, 17
.set VDAC_Synth_UAB_halfuab__ISPAIRED, 0
.set VDAC_Synth_UAB_halfuab__MODBIT0_SEL, -1
.set VDAC_Synth_UAB_halfuab__MODBIT1_SEL, -1
.set VDAC_Synth_UAB_halfuab__OA_CTRL, CYREG_UAB0_OA1_CTRL
.set VDAC_Synth_UAB_halfuab__OA_TRIM, CYREG_UAB0_OA_TRIM1
.set VDAC_Synth_UAB_halfuab__POSITION, 1
.set VDAC_Synth_UAB_halfuab__REF_TIED, CYREG_UAB0_OA1_CTRL
.set VDAC_Synth_UAB_halfuab__REF_TIED_SHIFT, 24
.set VDAC_Synth_UAB_halfuab__SRAM_CTRL, CYREG_UAB0_SRAM1_CTRL
.set VDAC_Synth_UAB_halfuab__SRAM0, CYREG_UAB0_SRAM10
.set VDAC_Synth_UAB_halfuab__SRAM1, CYREG_UAB0_SRAM11
.set VDAC_Synth_UAB_halfuab__SRAM10, CYREG_UAB0_SRAM110
.set VDAC_Synth_UAB_halfuab__SRAM11, CYREG_UAB0_SRAM111
.set VDAC_Synth_UAB_halfuab__SRAM12, CYREG_UAB0_SRAM112
.set VDAC_Synth_UAB_halfuab__SRAM13, CYREG_UAB0_SRAM113
.set VDAC_Synth_UAB_halfuab__SRAM14, CYREG_UAB0_SRAM114
.set VDAC_Synth_UAB_halfuab__SRAM15, CYREG_UAB0_SRAM115
.set VDAC_Synth_UAB_halfuab__SRAM2, CYREG_UAB0_SRAM12
.set VDAC_Synth_UAB_halfuab__SRAM3, CYREG_UAB0_SRAM13
.set VDAC_Synth_UAB_halfuab__SRAM4, CYREG_UAB0_SRAM14
.set VDAC_Synth_UAB_halfuab__SRAM5, CYREG_UAB0_SRAM15
.set VDAC_Synth_UAB_halfuab__SRAM6, CYREG_UAB0_SRAM16
.set VDAC_Synth_UAB_halfuab__SRAM7, CYREG_UAB0_SRAM17
.set VDAC_Synth_UAB_halfuab__SRAM8, CYREG_UAB0_SRAM18
.set VDAC_Synth_UAB_halfuab__SRAM9, CYREG_UAB0_SRAM19
.set VDAC_Synth_UAB_halfuab__SRC_AGNDBUF, 5
.set VDAC_Synth_UAB_halfuab__SRC_REFBUF, 4
.set VDAC_Synth_UAB_halfuab__SRC_VIN0, 0
.set VDAC_Synth_UAB_halfuab__SRC_VIN1, 1
.set VDAC_Synth_UAB_halfuab__SRC_VIN2, 2
.set VDAC_Synth_UAB_halfuab__SRC_VIN3, 3
.set VDAC_Synth_UAB_halfuab__STARTUP_DELAY, CYREG_UAB0_STARTUP_DELAY1
.set VDAC_Synth_UAB_halfuab__STAT, CYREG_UAB0_STAT1
.set VDAC_Synth_UAB_halfuab__STRB_RST_SEL, -1
.set VDAC_Synth_UAB_halfuab__SUBSAMPLE_CTRL, CYREG_UAB0_SUBSAMPLE_CTRL1
.set VDAC_Synth_UAB_halfuab__SW_AA, CYREG_UAB0_SW_CA0_IN1
.set VDAC_Synth_UAB_halfuab__SW_AA_SHIFT, 0
.set VDAC_Synth_UAB_halfuab__SW_BB, CYREG_UAB0_SW_CB0_IN1
.set VDAC_Synth_UAB_halfuab__SW_BB_SHIFT, 0
.set VDAC_Synth_UAB_halfuab__SW_BOOST_CTRL, CYREG_UAB0_SW_BOOST_CTRL1
.set VDAC_Synth_UAB_halfuab__SW_CA_IN0, CYREG_UAB0_SW_CA1_IN0
.set VDAC_Synth_UAB_halfuab__SW_CA_IN1, CYREG_UAB0_SW_CA1_IN1
.set VDAC_Synth_UAB_halfuab__SW_CA_TOP, CYREG_UAB0_SW_CA1_TOP
.set VDAC_Synth_UAB_halfuab__SW_CB_IN0, CYREG_UAB0_SW_CB1_IN0
.set VDAC_Synth_UAB_halfuab__SW_CB_IN1, CYREG_UAB0_SW_CB1_IN1
.set VDAC_Synth_UAB_halfuab__SW_CB_TOP, CYREG_UAB0_SW_CB1_TOP
.set VDAC_Synth_UAB_halfuab__SW_CC, CYREG_UAB0_SW_CC0_IN1
.set VDAC_Synth_UAB_halfuab__SW_CC_IN0, CYREG_UAB0_SW_CC1_IN0
.set VDAC_Synth_UAB_halfuab__SW_CC_IN1, CYREG_UAB0_SW_CC1_IN1
.set VDAC_Synth_UAB_halfuab__SW_CC_SHIFT, 0
.set VDAC_Synth_UAB_halfuab__SW_CC_TOP, CYREG_UAB0_SW_CC1_TOP
.set VDAC_Synth_UAB_halfuab__SW_CF_BOT, CYREG_UAB0_SW_CF1_BOT
.set VDAC_Synth_UAB_halfuab__SW_MODBIT_SRC, CYREG_UAB0_SW_MODBIT_SRC1
.set VDAC_Synth_UAB_halfuab__SW_OTHER, CYREG_UAB0_SW_OTHER1
.set VDAC_Synth_UAB_halfuab__SW_STATIC, CYREG_UAB0_SW_STATIC1
.set VDAC_Synth_UAB_halfuab__TRIG_SEL, -1
.set VDAC_Synth_UAB_halfuab__UAB_CTRL, CYREG_UAB0_UAB_CTRL
.set VDAC_Synth_UAB_halfuab__UAB_NUMBER, 0
.set VDAC_Synth_UAB_halfuab__VAGND_SRC, VDAC_Synth_UAB_halfuab__SRC_AGNDBUF
.set VDAC_Synth_UAB_halfuab__VREF_SRC, VDAC_Synth_UAB_halfuab__SRC_REFBUF
.set VDAC_Synth_UAB_halfuab__X0, -1
.set VDAC_Synth_UAB_halfuab__X1, -1
.set VDAC_Synth_UAB_halfuab__X2, -1
.set VDAC_Synth_UAB_halfuab__X3, -1

/* VrefBuffer_cy_psoc4_abuf */
.set VrefBuffer_cy_psoc4_abuf__COMP_STAT, CYREG_CTB1_COMP_STAT
.set VrefBuffer_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set VrefBuffer_cy_psoc4_abuf__CTB_CTB_CTRL, CYREG_CTB1_CTB_CTRL
.set VrefBuffer_cy_psoc4_abuf__INTR, CYREG_CTB1_INTR
.set VrefBuffer_cy_psoc4_abuf__INTR_MASK, CYREG_CTB1_INTR_MASK
.set VrefBuffer_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set VrefBuffer_cy_psoc4_abuf__INTR_MASKED, CYREG_CTB1_INTR_MASKED
.set VrefBuffer_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set VrefBuffer_cy_psoc4_abuf__INTR_SET, CYREG_CTB1_INTR_SET
.set VrefBuffer_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set VrefBuffer_cy_psoc4_abuf__INTR_SHIFT, 1
.set VrefBuffer_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTB1_OA1_COMP_TRIM
.set VrefBuffer_cy_psoc4_abuf__OA_NUMBER, 1
.set VrefBuffer_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTB1_OA1_OFFSET_TRIM
.set VrefBuffer_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTB1_OA_RES1_CTRL
.set VrefBuffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM
.set VrefBuffer_cy_psoc4_abuf__OA_SW, CYREG_CTB1_OA1_SW
.set VrefBuffer_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTB1_OA1_SW_CLEAR

/* Clock_Synth */
.set Clock_Synth__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set Clock_Synth__DIV_ID, 0x00000044
.set Clock_Synth__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set Clock_Synth__PA_DIV_ID, 0x000000FF

/* Timer_Synth_cy_m0s8_tcpwm_1 */
.set Timer_Synth_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Timer_Synth_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Timer_Synth_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Timer_Synth_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Timer_Synth_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Timer_Synth_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Timer_Synth_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Timer_Synth_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Timer_Synth_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Timer_Synth_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Timer_Synth_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Timer_Synth_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Timer_Synth_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Timer_Synth_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Pin_Synth_Out */
.set Pin_Synth_Out__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_Synth_Out__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_Synth_Out__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_Synth_Out__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_Synth_Out__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_Synth_Out__0__HSIOM_MASK, 0x00000F00
.set Pin_Synth_Out__0__HSIOM_SHIFT, 8
.set Pin_Synth_Out__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_Synth_Out__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_Synth_Out__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_Synth_Out__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_Synth_Out__0__MASK, 0x04
.set Pin_Synth_Out__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_Synth_Out__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_Synth_Out__0__PORT, 2
.set Pin_Synth_Out__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_Synth_Out__0__SHIFT, 2
.set Pin_Synth_Out__DR, CYREG_GPIO_PRT2_DR
.set Pin_Synth_Out__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_Synth_Out__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_Synth_Out__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_Synth_Out__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_Synth_Out__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_Synth_Out__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_Synth_Out__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_Synth_Out__MASK, 0x04
.set Pin_Synth_Out__PC, CYREG_GPIO_PRT2_PC
.set Pin_Synth_Out__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_Synth_Out__PORT, 2
.set Pin_Synth_Out__PS, CYREG_GPIO_PRT2_PS
.set Pin_Synth_Out__SHIFT, 2

/* Miscellaneous */
.set CyDesignWideVoltageReference_PRB_REF, CYREG_PASS_PRB_REF0
.set CYDEV_BANDGAP_REF_GAIN, 1
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1C0011AC
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4I
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4I_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 12
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PRB_VDDA_SLEEP, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_RTC_SOURCE_DIV, 40000
.set CYDEV_RTC_SOURCE_WDT, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_SYSTEM_PRB_SOURCE, 0
.set CYDEV_SYSTEM_PRB_VALUE, 15
.set CYDEV_TIMER0_DIV, 40000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
.set CYIPBLOCK_m0s8csdv2_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8pass4b_VERSION, 1
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
