Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Tue Nov 03 19:12:16 2015
| Host         : JJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GameTop_control_sets_placed.rpt
| Design       : GameTop
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    31 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           10 |
| Yes          | No                    | No                     |              20 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+----------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                            |                            |                2 |              2 |
|  slowClk_BUFG  |                            |                            |                2 |              3 |
|  slowClk_BUFG  |                            | veegeeay/Hcount[9]_i_1_n_0 |                3 |             10 |
|  slowClk_BUFG  | veegeeay/Hcount[9]_i_1_n_0 | veegeeay/Vcount[9]_i_1_n_0 |                2 |             10 |
|  slowClk_BUFG  | veegeeay/Xcoord[9]_i_1_n_0 |                            |                7 |             20 |
|  clk_IBUF_BUFG |                            | div/clear                  |                7 |             28 |
+----------------+----------------------------+----------------------------+------------------+----------------+


