{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717647611861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717647611861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 01:20:11 2024 " "Processing started: Thu Jun  6 01:20:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717647611861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717647611861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717647611861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717647612039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717647612039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "src/vga.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717647617466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717647617466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tela.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tela.v" { { "Info" "ISGN_ENTITY_NAME" "1 tela " "Found entity 1: tela" {  } { { "src/tela.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/tela.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717647617467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717647617467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/projeto.v 1 1 " "Found 1 design units, including 1 entities, in source file src/projeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "src/projeto.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/projeto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717647617467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717647617467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "src/memoria.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717647617467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717647617467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keys.v 1 1 " "Found 1 design units, including 1 entities, in source file src/keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 keys " "Found entity 1: keys" {  } { { "src/keys.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/keys.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717647617468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717647617468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bola.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bola.v" { { "Info" "ISGN_ENTITY_NAME" "1 bola " "Found entity 1: bola" {  } { { "src/bola.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/bola.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717647617468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717647617468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BolaNaveX projeto.v(65) " "Verilog HDL Implicit Net warning at projeto.v(65): created implicit net for \"BolaNaveX\"" {  } { { "src/projeto.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/projeto.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717647617468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BolaNaveY projeto.v(66) " "Verilog HDL Implicit Net warning at projeto.v(66): created implicit net for \"BolaNaveY\"" {  } { { "src/projeto.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/projeto.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717647617468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "telaBolaNaveRaio projeto.v(67) " "Verilog HDL Implicit Net warning at projeto.v(67): created implicit net for \"telaBolaNaveRaio\"" {  } { { "src/projeto.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/projeto.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717647617468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetBola bola.v(22) " "Verilog HDL Implicit Net warning at bola.v(22): created implicit net for \"resetBola\"" {  } { { "src/bola.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/bola.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717647617468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717647617491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 projeto.v(51) " "Verilog HDL assignment warning at projeto.v(51): truncated value with size 32 to match size of target (19)" {  } { { "src/projeto.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/projeto.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717647617492 "|projeto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keys keys:keysInstancia " "Elaborating entity \"keys\" for hierarchy \"keys:keysInstancia\"" {  } { { "src/projeto.v" "keysInstancia" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/projeto.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717647617492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bola bola:bolaNave " "Elaborating entity \"bola\" for hierarchy \"bola:bolaNave\"" {  } { { "src/projeto.v" "bolaNave" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/projeto.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717647617493 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetBola bola.v(22) " "Verilog HDL or VHDL warning at bola.v(22): object \"resetBola\" assigned a value but never read" {  } { { "src/bola.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/bola.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717647617493 "|projeto|bola:bolaNave"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "divisorCLK bola.v(25) " "Verilog HDL warning at bola.v(25): object divisorCLK used but never assigned" {  } { { "src/bola.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/bola.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717647617493 "|projeto|bola:bolaNave"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "atingiuInimigo bola.v(18) " "Output port \"atingiuInimigo\" at bola.v(18) has no driver" {  } { { "src/bola.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/bola.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717647617493 "|projeto|bola:bolaNave"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "atingiuNave bola.v(20) " "Output port \"atingiuNave\" at bola.v(20) has no driver" {  } { { "src/bola.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/bola.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717647617493 "|projeto|bola:bolaNave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tela tela:telaInstancia " "Elaborating entity \"tela\" for hierarchy \"tela:telaInstancia\"" {  } { { "src/projeto.v" "telaInstancia" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/projeto.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717647617494 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xTela tela.v(40) " "Verilog HDL or VHDL warning at tela.v(40): object \"xTela\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/tela.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717647617494 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yTela tela.v(41) " "Verilog HDL or VHDL warning at tela.v(41): object \"yTela\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/tela.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717647617494 "|projeto|tela:telaInstancia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga tela:telaInstancia\|vga:v " "Elaborating entity \"vga\" for hierarchy \"tela:telaInstancia\|vga:v\"" {  } { { "src/tela.v" "v" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/tela.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717647617494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(24) " "Verilog HDL assignment warning at vga.v(24): truncated value with size 32 to match size of target (10)" {  } { { "src/vga.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/vga.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717647617494 "|projeto|tela:telaInstancia|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(27) " "Verilog HDL assignment warning at vga.v(27): truncated value with size 32 to match size of target (10)" {  } { { "src/vga.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/vga.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717647617494 "|projeto|tela:telaInstancia|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(34) " "Verilog HDL assignment warning at vga.v(34): truncated value with size 32 to match size of target (1)" {  } { { "src/vga.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/vga.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717647617494 "|projeto|tela:telaInstancia|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(35) " "Verilog HDL assignment warning at vga.v(35): truncated value with size 32 to match size of target (1)" {  } { { "src/vga.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/vga.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717647617494 "|projeto|tela:telaInstancia|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(38) " "Verilog HDL assignment warning at vga.v(38): truncated value with size 32 to match size of target (1)" {  } { { "src/vga.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/vga.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717647617494 "|projeto|tela:telaInstancia|vga:v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:memoriaInstancia " "Elaborating entity \"memoria\" for hierarchy \"memoria:memoriaInstancia\"" {  } { { "src/projeto.v" "memoriaInstancia" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/projeto.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717647617495 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R memoria.v(26) " "Verilog HDL or VHDL warning at memoria.v(26): object \"R\" assigned a value but never read" {  } { { "src/memoria.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/memoria.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717647617913 "|projeto|memoria:memoriaInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G memoria.v(27) " "Verilog HDL or VHDL warning at memoria.v(27): object \"G\" assigned a value but never read" {  } { { "src/memoria.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/memoria.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717647618406 "|projeto|memoria:memoriaInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B memoria.v(28) " "Verilog HDL or VHDL warning at memoria.v(28): object \"B\" assigned a value but never read" {  } { { "src/memoria.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/memoria.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717647618845 "|projeto|memoria:memoriaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memoria.v(35) " "Verilog HDL assignment warning at memoria.v(35): truncated value with size 32 to match size of target (10)" {  } { { "src/memoria.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/memoria.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717647618926 "|projeto|memoria:memoriaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memoria.v(38) " "Verilog HDL assignment warning at memoria.v(38): truncated value with size 32 to match size of target (10)" {  } { { "src/memoria.v" "" { Text "/home/henrique/Documents/unicamp/mc613/2024s1-mc613-projeto-circuitos-hatsune-miku/src/memoria.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717647618926 "|projeto|memoria:memoriaInstancia"}
