INFO: [VRFC 10-2263] Analyzing Verilog file "/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.sim/sim_1/synth/func/xsim/tb_test_hardware_server_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_hardware_server
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.srcs/sim_1/new/tb_test_hardware_server.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_hardware_server
