INFO: [VRFC 10-163] Analyzing VHDL file "/home2/shivang/github/vivado_ex/build/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home2/shivang/github/vivado_ex/build/project_1/project_1.srcs/sim_1/new/tb1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb1'
