<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v</a>
defines: 
time_elapsed: 0.820s
ram usage: 36976 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpkl442lse/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:27</a>: No timescale set for &#34;fpu_cnt_lead0_lvl3&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:27</a>: Compile module &#34;work@fpu_cnt_lead0_lvl3&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:27</a>: Top level module &#34;work@fpu_cnt_lead0_lvl3&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpkl442lse/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_fpu_cnt_lead0_lvl3
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpkl442lse/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpkl442lse/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@fpu_cnt_lead0_lvl3)
 |vpiName:work@fpu_cnt_lead0_lvl3
 |uhdmallPackages:
 \_package: builtin, parent:work@fpu_cnt_lead0_lvl3
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@fpu_cnt_lead0_lvl3, file:<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v</a>, line:27, parent:work@fpu_cnt_lead0_lvl3
   |vpiDefName:work@fpu_cnt_lead0_lvl3
   |vpiFullName:work@fpu_cnt_lead0_lvl3
   |vpiPort:
   \_port: (din_15_8_eq_0), line:28
     |vpiName:din_15_8_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_15_8_eq_0), line:28
         |vpiName:din_15_8_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_8_eq_0
   |vpiPort:
   \_port: (din_15_12_eq_0), line:29
     |vpiName:din_15_12_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_15_12_eq_0), line:29
         |vpiName:din_15_12_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_12_eq_0
   |vpiPort:
   \_port: (lead0_8b_1_hi), line:30
     |vpiName:lead0_8b_1_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_8b_1_hi), line:30
         |vpiName:lead0_8b_1_hi
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_8b_1_hi
   |vpiPort:
   \_port: (lead0_8b_0_hi), line:31
     |vpiName:lead0_8b_0_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_8b_0_hi), line:31
         |vpiName:lead0_8b_0_hi
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_8b_0_hi
   |vpiPort:
   \_port: (din_7_0_eq_0), line:32
     |vpiName:din_7_0_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_7_0_eq_0), line:32
         |vpiName:din_7_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.din_7_0_eq_0
   |vpiPort:
   \_port: (din_7_4_eq_0), line:33
     |vpiName:din_7_4_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_7_4_eq_0), line:33
         |vpiName:din_7_4_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.din_7_4_eq_0
   |vpiPort:
   \_port: (lead0_8b_1_lo), line:34
     |vpiName:lead0_8b_1_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_8b_1_lo), line:34
         |vpiName:lead0_8b_1_lo
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_8b_1_lo
   |vpiPort:
   \_port: (lead0_8b_0_lo), line:35
     |vpiName:lead0_8b_0_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_8b_0_lo), line:35
         |vpiName:lead0_8b_0_lo
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_8b_0_lo
   |vpiPort:
   \_port: (din_15_0_eq_0), line:37
     |vpiName:din_15_0_eq_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_15_0_eq_0), line:59
         |vpiName:din_15_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_0_eq_0
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_16b_2), line:38
     |vpiName:lead0_16b_2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_2), line:60
         |vpiName:lead0_16b_2
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_16b_2
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_16b_1), line:39
     |vpiName:lead0_16b_1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_1), line:61
         |vpiName:lead0_16b_1
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_16b_1
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_16b_0), line:40
     |vpiName:lead0_16b_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_0), line:62
         |vpiName:lead0_16b_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_16b_0
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:65
     |vpiRhs:
     \_operation: , line:65
       |vpiOpType:26
       |vpiOperand:
       \_ref_obj: (din_7_0_eq_0), line:65
         |vpiName:din_7_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.din_7_0_eq_0
       |vpiOperand:
       \_ref_obj: (din_15_8_eq_0), line:65
         |vpiName:din_15_8_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_8_eq_0
     |vpiLhs:
     \_ref_obj: (din_15_0_eq_0), line:65
       |vpiName:din_15_0_eq_0
       |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_0_eq_0
       |vpiActual:
       \_logic_net: (din_15_0_eq_0), line:59
   |vpiContAssign:
   \_cont_assign: , line:67
     |vpiRhs:
     \_operation: , line:67
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:67
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:67
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (din_15_8_eq_0), line:67
             |vpiName:din_15_8_eq_0
             |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_8_eq_0
         |vpiOperand:
         \_ref_obj: (din_15_12_eq_0), line:67
           |vpiName:din_15_12_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_12_eq_0
       |vpiOperand:
       \_operation: , line:68
         |vpiOpType:26
         |vpiOperand:
         \_ref_obj: (din_15_8_eq_0), line:68
           |vpiName:din_15_8_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_8_eq_0
         |vpiOperand:
         \_ref_obj: (din_7_4_eq_0), line:68
           |vpiName:din_7_4_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl3.din_7_4_eq_0
     |vpiLhs:
     \_ref_obj: (lead0_16b_2), line:67
       |vpiName:lead0_16b_2
       |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_16b_2
       |vpiActual:
       \_logic_net: (lead0_16b_2), line:60
   |vpiContAssign:
   \_cont_assign: , line:70
     |vpiRhs:
     \_operation: , line:70
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:70
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:70
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (din_15_8_eq_0), line:70
             |vpiName:din_15_8_eq_0
             |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_8_eq_0
         |vpiOperand:
         \_ref_obj: (lead0_8b_1_hi), line:70
           |vpiName:lead0_8b_1_hi
           |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_8b_1_hi
       |vpiOperand:
       \_operation: , line:71
         |vpiOpType:26
         |vpiOperand:
         \_ref_obj: (din_15_8_eq_0), line:71
           |vpiName:din_15_8_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_8_eq_0
         |vpiOperand:
         \_ref_obj: (lead0_8b_1_lo), line:71
           |vpiName:lead0_8b_1_lo
           |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_8b_1_lo
     |vpiLhs:
     \_ref_obj: (lead0_16b_1), line:70
       |vpiName:lead0_16b_1
       |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_16b_1
       |vpiActual:
       \_logic_net: (lead0_16b_1), line:61
   |vpiContAssign:
   \_cont_assign: , line:73
     |vpiRhs:
     \_operation: , line:73
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:73
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:73
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (din_15_8_eq_0), line:73
             |vpiName:din_15_8_eq_0
             |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_8_eq_0
         |vpiOperand:
         \_ref_obj: (lead0_8b_0_hi), line:73
           |vpiName:lead0_8b_0_hi
           |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_8b_0_hi
       |vpiOperand:
       \_operation: , line:74
         |vpiOpType:26
         |vpiOperand:
         \_ref_obj: (din_15_8_eq_0), line:74
           |vpiName:din_15_8_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_8_eq_0
         |vpiOperand:
         \_ref_obj: (lead0_8b_0_lo), line:74
           |vpiName:lead0_8b_0_lo
           |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_8b_0_lo
     |vpiLhs:
     \_ref_obj: (lead0_16b_0), line:73
       |vpiName:lead0_16b_0
       |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_16b_0
       |vpiActual:
       \_logic_net: (lead0_16b_0), line:62
   |vpiNet:
   \_logic_net: (din_15_0_eq_0), line:59
   |vpiNet:
   \_logic_net: (lead0_16b_2), line:60
   |vpiNet:
   \_logic_net: (lead0_16b_1), line:61
   |vpiNet:
   \_logic_net: (lead0_16b_0), line:62
   |vpiNet:
   \_logic_net: (din_15_8_eq_0), line:28
   |vpiNet:
   \_logic_net: (din_15_12_eq_0), line:29
   |vpiNet:
   \_logic_net: (lead0_8b_1_hi), line:30
   |vpiNet:
   \_logic_net: (lead0_8b_0_hi), line:31
   |vpiNet:
   \_logic_net: (din_7_0_eq_0), line:32
   |vpiNet:
   \_logic_net: (din_7_4_eq_0), line:33
   |vpiNet:
   \_logic_net: (lead0_8b_1_lo), line:34
   |vpiNet:
   \_logic_net: (lead0_8b_0_lo), line:35
 |uhdmtopModules:
 \_module: work@fpu_cnt_lead0_lvl3 (work@fpu_cnt_lead0_lvl3), file:<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v</a>, line:27
   |vpiDefName:work@fpu_cnt_lead0_lvl3
   |vpiName:work@fpu_cnt_lead0_lvl3
   |vpiPort:
   \_port: (din_15_8_eq_0), line:28, parent:work@fpu_cnt_lead0_lvl3
     |vpiName:din_15_8_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_15_8_eq_0), line:28, parent:work@fpu_cnt_lead0_lvl3
         |vpiName:din_15_8_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_8_eq_0
   |vpiPort:
   \_port: (din_15_12_eq_0), line:29, parent:work@fpu_cnt_lead0_lvl3
     |vpiName:din_15_12_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_15_12_eq_0), line:29, parent:work@fpu_cnt_lead0_lvl3
         |vpiName:din_15_12_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_12_eq_0
   |vpiPort:
   \_port: (lead0_8b_1_hi), line:30, parent:work@fpu_cnt_lead0_lvl3
     |vpiName:lead0_8b_1_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_8b_1_hi), line:30, parent:work@fpu_cnt_lead0_lvl3
         |vpiName:lead0_8b_1_hi
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_8b_1_hi
   |vpiPort:
   \_port: (lead0_8b_0_hi), line:31, parent:work@fpu_cnt_lead0_lvl3
     |vpiName:lead0_8b_0_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_8b_0_hi), line:31, parent:work@fpu_cnt_lead0_lvl3
         |vpiName:lead0_8b_0_hi
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_8b_0_hi
   |vpiPort:
   \_port: (din_7_0_eq_0), line:32, parent:work@fpu_cnt_lead0_lvl3
     |vpiName:din_7_0_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_7_0_eq_0), line:32, parent:work@fpu_cnt_lead0_lvl3
         |vpiName:din_7_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.din_7_0_eq_0
   |vpiPort:
   \_port: (din_7_4_eq_0), line:33, parent:work@fpu_cnt_lead0_lvl3
     |vpiName:din_7_4_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_7_4_eq_0), line:33, parent:work@fpu_cnt_lead0_lvl3
         |vpiName:din_7_4_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.din_7_4_eq_0
   |vpiPort:
   \_port: (lead0_8b_1_lo), line:34, parent:work@fpu_cnt_lead0_lvl3
     |vpiName:lead0_8b_1_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_8b_1_lo), line:34, parent:work@fpu_cnt_lead0_lvl3
         |vpiName:lead0_8b_1_lo
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_8b_1_lo
   |vpiPort:
   \_port: (lead0_8b_0_lo), line:35, parent:work@fpu_cnt_lead0_lvl3
     |vpiName:lead0_8b_0_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_8b_0_lo), line:35, parent:work@fpu_cnt_lead0_lvl3
         |vpiName:lead0_8b_0_lo
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_8b_0_lo
   |vpiPort:
   \_port: (din_15_0_eq_0), line:37, parent:work@fpu_cnt_lead0_lvl3
     |vpiName:din_15_0_eq_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_15_0_eq_0), line:59, parent:work@fpu_cnt_lead0_lvl3
         |vpiName:din_15_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.din_15_0_eq_0
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_16b_2), line:38, parent:work@fpu_cnt_lead0_lvl3
     |vpiName:lead0_16b_2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_2), line:60, parent:work@fpu_cnt_lead0_lvl3
         |vpiName:lead0_16b_2
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_16b_2
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_16b_1), line:39, parent:work@fpu_cnt_lead0_lvl3
     |vpiName:lead0_16b_1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_1), line:61, parent:work@fpu_cnt_lead0_lvl3
         |vpiName:lead0_16b_1
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_16b_1
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_16b_0), line:40, parent:work@fpu_cnt_lead0_lvl3
     |vpiName:lead0_16b_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_0), line:62, parent:work@fpu_cnt_lead0_lvl3
         |vpiName:lead0_16b_0
         |vpiFullName:work@fpu_cnt_lead0_lvl3.lead0_16b_0
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (din_15_0_eq_0), line:59, parent:work@fpu_cnt_lead0_lvl3
   |vpiNet:
   \_logic_net: (lead0_16b_2), line:60, parent:work@fpu_cnt_lead0_lvl3
   |vpiNet:
   \_logic_net: (lead0_16b_1), line:61, parent:work@fpu_cnt_lead0_lvl3
   |vpiNet:
   \_logic_net: (lead0_16b_0), line:62, parent:work@fpu_cnt_lead0_lvl3
   |vpiNet:
   \_logic_net: (din_15_8_eq_0), line:28, parent:work@fpu_cnt_lead0_lvl3
   |vpiNet:
   \_logic_net: (din_15_12_eq_0), line:29, parent:work@fpu_cnt_lead0_lvl3
   |vpiNet:
   \_logic_net: (lead0_8b_1_hi), line:30, parent:work@fpu_cnt_lead0_lvl3
   |vpiNet:
   \_logic_net: (lead0_8b_0_hi), line:31, parent:work@fpu_cnt_lead0_lvl3
   |vpiNet:
   \_logic_net: (din_7_0_eq_0), line:32, parent:work@fpu_cnt_lead0_lvl3
   |vpiNet:
   \_logic_net: (din_7_4_eq_0), line:33, parent:work@fpu_cnt_lead0_lvl3
   |vpiNet:
   \_logic_net: (lead0_8b_1_lo), line:34, parent:work@fpu_cnt_lead0_lvl3
   |vpiNet:
   \_logic_net: (lead0_8b_0_lo), line:35, parent:work@fpu_cnt_lead0_lvl3
Object: \work_fpu_cnt_lead0_lvl3 of type 3000
Object: \work_fpu_cnt_lead0_lvl3 of type 32
Object: \din_15_8_eq_0 of type 44
Object: \din_15_12_eq_0 of type 44
Object: \lead0_8b_1_hi of type 44
Object: \lead0_8b_0_hi of type 44
Object: \din_7_0_eq_0 of type 44
Object: \din_7_4_eq_0 of type 44
Object: \lead0_8b_1_lo of type 44
Object: \lead0_8b_0_lo of type 44
Object: \din_15_0_eq_0 of type 44
Object: \lead0_16b_2 of type 44
Object: \lead0_16b_1 of type 44
Object: \lead0_16b_0 of type 44
Object: \din_15_0_eq_0 of type 36
Object: \lead0_16b_2 of type 36
Object: \lead0_16b_1 of type 36
Object: \lead0_16b_0 of type 36
Object: \din_15_8_eq_0 of type 36
Object: \din_15_12_eq_0 of type 36
Object: \lead0_8b_1_hi of type 36
Object: \lead0_8b_0_hi of type 36
Object: \din_7_0_eq_0 of type 36
Object: \din_7_4_eq_0 of type 36
Object: \lead0_8b_1_lo of type 36
Object: \lead0_8b_0_lo of type 36
Object: \work_fpu_cnt_lead0_lvl3 of type 32
Object:  of type 8
Object: \din_15_0_eq_0 of type 608
Object: \din_15_0_eq_0 of type 36
Object:  of type 39
Object: \din_7_0_eq_0 of type 608
Object: \din_15_8_eq_0 of type 608
Object:  of type 8
Object: \lead0_16b_2 of type 608
Object: \lead0_16b_2 of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din_15_8_eq_0 of type 608
Object: \din_15_12_eq_0 of type 608
Object:  of type 39
Object: \din_15_8_eq_0 of type 608
Object: \din_7_4_eq_0 of type 608
Object:  of type 8
Object: \lead0_16b_1 of type 608
Object: \lead0_16b_1 of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din_15_8_eq_0 of type 608
Object: \lead0_8b_1_hi of type 608
Object:  of type 39
Object: \din_15_8_eq_0 of type 608
Object: \lead0_8b_1_lo of type 608
Object:  of type 8
Object: \lead0_16b_0 of type 608
Object: \lead0_16b_0 of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din_15_8_eq_0 of type 608
Object: \lead0_8b_0_hi of type 608
Object:  of type 39
Object: \din_15_8_eq_0 of type 608
Object: \lead0_8b_0_lo of type 608
Object: \din_15_0_eq_0 of type 36
Object: \lead0_16b_2 of type 36
Object: \lead0_16b_1 of type 36
Object: \lead0_16b_0 of type 36
Object: \din_15_8_eq_0 of type 36
Object: \din_15_12_eq_0 of type 36
Object: \lead0_8b_1_hi of type 36
Object: \lead0_8b_0_hi of type 36
Object: \din_7_0_eq_0 of type 36
Object: \din_7_4_eq_0 of type 36
Object: \lead0_8b_1_lo of type 36
Object: \lead0_8b_0_lo of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_fpu_cnt_lead0_lvl3&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a1fbd0] str=&#39;\work_fpu_cnt_lead0_lvl3&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:28</a>.0-28.0&gt; [0x2a1fe60] str=&#39;\din_15_8_eq_0&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:29</a>.0-29.0&gt; [0x2a20270] str=&#39;\din_15_12_eq_0&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:30</a>.0-30.0&gt; [0x2a20450] str=&#39;\lead0_8b_1_hi&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:31</a>.0-31.0&gt; [0x2a20610] str=&#39;\lead0_8b_0_hi&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:32</a>.0-32.0&gt; [0x2a207b0] str=&#39;\din_7_0_eq_0&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:33</a>.0-33.0&gt; [0x2a20970] str=&#39;\din_7_4_eq_0&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-34" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:34</a>.0-34.0&gt; [0x2a20b30] str=&#39;\lead0_8b_1_lo&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:35</a>.0-35.0&gt; [0x2a20cf0] str=&#39;\lead0_8b_0_lo&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-37" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:37</a>.0-37.0&gt; [0x2a20eb0] str=&#39;\din_15_0_eq_0&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-38" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:38</a>.0-38.0&gt; [0x2a21100] str=&#39;\lead0_16b_2&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-39" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:39</a>.0-39.0&gt; [0x2a212c0] str=&#39;\lead0_16b_1&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-40" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:40</a>.0-40.0&gt; [0x2a21480] str=&#39;\lead0_16b_0&#39; output reg port=12
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&gt; [0x2a217e0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&gt; [0x2a21920] str=&#39;\din_15_0_eq_0&#39;
        AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&gt; [0x2a21ce0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&gt; [0x2a21e20] str=&#39;\din_7_0_eq_0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&gt; [0x2a22020] str=&#39;\din_15_8_eq_0&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a221c0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a222e0] str=&#39;\lead0_16b_2&#39;
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a22640]
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a22760]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a22940]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a22d20]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a22b20] str=&#39;\din_15_8_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a22e60] str=&#39;\din_15_12_eq_0&#39;
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:68</a>.0-68.0&gt; [0x2a22fe0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:68</a>.0-68.0&gt; [0x2a23100] str=&#39;\din_15_8_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:68</a>.0-68.0&gt; [0x2a232e0] str=&#39;\din_7_4_eq_0&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a23480]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a235a0] str=&#39;\lead0_16b_1&#39;
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a24630]
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a24750]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a248d0]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a24c90]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a24a90] str=&#39;\din_15_8_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a24dd0] str=&#39;\lead0_8b_1_hi&#39;
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-71" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:71</a>.0-71.0&gt; [0x2a24f50]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-71" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:71</a>.0-71.0&gt; [0x2a25070] str=&#39;\din_15_8_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-71" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:71</a>.0-71.0&gt; [0x2a25250] str=&#39;\lead0_8b_1_lo&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a253f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a25510] str=&#39;\lead0_16b_0&#39;
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a25870]
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a25990]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a25b10]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a25ef0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a25cf0] str=&#39;\din_15_8_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a26030] str=&#39;\lead0_8b_0_hi&#39;
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:74</a>.0-74.0&gt; [0x2a261b0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:74</a>.0-74.0&gt; [0x2a262d0] str=&#39;\din_15_8_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:74</a>.0-74.0&gt; [0x2a264b0] str=&#39;\lead0_8b_0_lo&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\din_15_0_eq_0&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0.
Warning: reg &#39;\lead0_16b_2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0.
Warning: reg &#39;\lead0_16b_1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0.
Warning: reg &#39;\lead0_16b_0&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a1fbd0] str=&#39;\work_fpu_cnt_lead0_lvl3&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:28</a>.0-28.0&gt; [0x2a1fe60] str=&#39;\din_15_8_eq_0&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:29</a>.0-29.0&gt; [0x2a20270] str=&#39;\din_15_12_eq_0&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:30</a>.0-30.0&gt; [0x2a20450] str=&#39;\lead0_8b_1_hi&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:31</a>.0-31.0&gt; [0x2a20610] str=&#39;\lead0_8b_0_hi&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:32</a>.0-32.0&gt; [0x2a207b0] str=&#39;\din_7_0_eq_0&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:33</a>.0-33.0&gt; [0x2a20970] str=&#39;\din_7_4_eq_0&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-34" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:34</a>.0-34.0&gt; [0x2a20b30] str=&#39;\lead0_8b_1_lo&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:35</a>.0-35.0&gt; [0x2a20cf0] str=&#39;\lead0_8b_0_lo&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-37" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:37</a>.0-37.0&gt; [0x2a20eb0] str=&#39;\din_15_0_eq_0&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-38" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:38</a>.0-38.0&gt; [0x2a21100] str=&#39;\lead0_16b_2&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-39" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:39</a>.0-39.0&gt; [0x2a212c0] str=&#39;\lead0_16b_1&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-40" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:40</a>.0-40.0&gt; [0x2a21480] str=&#39;\lead0_16b_0&#39; output reg basic_prep port=12 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&gt; [0x2a217e0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&gt; [0x2a21920 -&gt; 0x2a20eb0] str=&#39;\din_15_0_eq_0&#39; basic_prep
        AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&gt; [0x2a21ce0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&gt; [0x2a21e20 -&gt; 0x2a207b0] str=&#39;\din_7_0_eq_0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&gt; [0x2a22020 -&gt; 0x2a1fe60] str=&#39;\din_15_8_eq_0&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a221c0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a222e0 -&gt; 0x2a21100] str=&#39;\lead0_16b_2&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a22640] basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a22760] basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a22940] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a22d20] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a22b20 -&gt; 0x2a1fe60] str=&#39;\din_15_8_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&gt; [0x2a22e60 -&gt; 0x2a20270] str=&#39;\din_15_12_eq_0&#39; basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:68</a>.0-68.0&gt; [0x2a22fe0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:68</a>.0-68.0&gt; [0x2a23100 -&gt; 0x2a1fe60] str=&#39;\din_15_8_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:68</a>.0-68.0&gt; [0x2a232e0 -&gt; 0x2a20970] str=&#39;\din_7_4_eq_0&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a23480] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a235a0 -&gt; 0x2a212c0] str=&#39;\lead0_16b_1&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a24630] basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a24750] basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a248d0] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a24c90] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a24a90 -&gt; 0x2a1fe60] str=&#39;\din_15_8_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&gt; [0x2a24dd0 -&gt; 0x2a20450] str=&#39;\lead0_8b_1_hi&#39; basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-71" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:71</a>.0-71.0&gt; [0x2a24f50] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-71" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:71</a>.0-71.0&gt; [0x2a25070 -&gt; 0x2a1fe60] str=&#39;\din_15_8_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-71" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:71</a>.0-71.0&gt; [0x2a25250 -&gt; 0x2a20b30] str=&#39;\lead0_8b_1_lo&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a253f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a25510 -&gt; 0x2a21480] str=&#39;\lead0_16b_0&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a25870] basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a25990] basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a25b10] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a25ef0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a25cf0 -&gt; 0x2a1fe60] str=&#39;\din_15_8_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&gt; [0x2a26030 -&gt; 0x2a20610] str=&#39;\lead0_8b_0_hi&#39; basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:74</a>.0-74.0&gt; [0x2a261b0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:74</a>.0-74.0&gt; [0x2a262d0 -&gt; 0x2a1fe60] str=&#39;\din_15_8_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:74</a>.0-74.0&gt; [0x2a264b0 -&gt; 0x2a20cf0] str=&#39;\lead0_8b_0_lo&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_fpu_cnt_lead0_lvl3

2.2. Analyzing design hierarchy..
Top module:  \work_fpu_cnt_lead0_lvl3
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_fpu_cnt_lead0_lvl3..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_fpu_cnt_lead0_lvl3 ===

   Number of wires:                 25
   Number of wire bits:             25
   Number of public wires:          12
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $logic_and                      7
     $logic_not                      3
     $logic_or                       3

8. Executing CHECK pass (checking for obvious problems).
checking module work_fpu_cnt_lead0_lvl3..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_fpu_cnt_lead0_lvl3&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;din_15_8_eq_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;din_15_12_eq_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;lead0_8b_1_hi&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;lead0_8b_0_hi&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;din_7_0_eq_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;din_7_4_eq_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;lead0_8b_1_lo&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;lead0_8b_0_lo&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;din_15_0_eq_0&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;lead0_16b_2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;lead0_16b_1&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 12 ]
        },
        &#34;lead0_16b_0&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 13 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;B&#34;: [ 2 ],
            &#34;Y&#34;: [ 10 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 14 ],
            &#34;B&#34;: [ 3 ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:68</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:68</a>.0-68.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 7 ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 17 ],
            &#34;B&#34;: [ 4 ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-71" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:71</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-71" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:71</a>.0-71.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 8 ],
            &#34;Y&#34;: [ 19 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 20 ],
            &#34;B&#34;: [ 5 ],
            &#34;Y&#34;: [ 21 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:74</a>$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:74</a>.0-74.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 9 ],
            &#34;Y&#34;: [ 22 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 20 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 15 ],
            &#34;B&#34;: [ 16 ],
            &#34;Y&#34;: [ 11 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 18 ],
            &#34;B&#34;: [ 19 ],
            &#34;Y&#34;: [ 12 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 21 ],
            &#34;B&#34;: [ 22 ],
            &#34;Y&#34;: [ 13 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:68</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:68</a>.0-68.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-71" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:71</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-71" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:71</a>.0-71.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:74</a>$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:74</a>.0-74.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>$13_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&#34;
          }
        },
        &#34;din_15_0_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-37" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:37</a>.0-37.0&#34;
          }
        },
        &#34;din_15_12_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:29</a>.0-29.0&#34;
          }
        },
        &#34;din_15_8_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:28</a>.0-28.0&#34;
          }
        },
        &#34;din_7_0_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:32</a>.0-32.0&#34;
          }
        },
        &#34;din_7_4_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:33</a>.0-33.0&#34;
          }
        },
        &#34;lead0_16b_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-40" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:40</a>.0-40.0&#34;
          }
        },
        &#34;lead0_16b_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-39" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:39</a>.0-39.0&#34;
          }
        },
        &#34;lead0_16b_2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-38" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:38</a>.0-38.0&#34;
          }
        },
        &#34;lead0_8b_0_hi&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:31</a>.0-31.0&#34;
          }
        },
        &#34;lead0_8b_0_lo&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:35</a>.0-35.0&#34;
          }
        },
        &#34;lead0_8b_1_hi&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:30</a>.0-30.0&#34;
          }
        },
        &#34;lead0_8b_1_lo&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-34" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:34</a>.0-34.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_fpu_cnt_lead0_lvl3&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_fpu_cnt_lead0_lvl3(din_15_8_eq_0, din_15_12_eq_0, lead0_8b_1_hi, lead0_8b_0_hi, din_7_0_eq_0, din_7_4_eq_0, lead0_8b_1_lo, lead0_8b_0_lo, din_15_0_eq_0, lead0_16b_2, lead0_16b_1, lead0_16b_0);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:68</a>.0-68.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-71" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:71</a>.0-71.0&#34; *)
  wire _04_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:74</a>.0-74.0&#34; *)
  wire _06_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _07_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _08_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&#34; *)
  wire _10_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&#34; *)
  wire _11_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&#34; *)
  wire _12_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-37" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:37</a>.0-37.0&#34; *)
  output din_15_0_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:29</a>.0-29.0&#34; *)
  input din_15_12_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:28</a>.0-28.0&#34; *)
  input din_15_8_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:32</a>.0-32.0&#34; *)
  input din_7_0_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:33</a>.0-33.0&#34; *)
  input din_7_4_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-40" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:40</a>.0-40.0&#34; *)
  output lead0_16b_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-39" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:39</a>.0-39.0&#34; *)
  output lead0_16b_1;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-38" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:38</a>.0-38.0&#34; *)
  output lead0_16b_2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:31</a>.0-31.0&#34; *)
  input lead0_8b_0_hi;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:35</a>.0-35.0&#34; *)
  input lead0_8b_0_lo;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:30</a>.0-30.0&#34; *)
  input lead0_8b_1_hi;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-34" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:34</a>.0-34.0&#34; *)
  input lead0_8b_1_lo;
  assign _00_ = din_7_0_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:65</a>.0-65.0&#34; *) din_15_8_eq_0;
  assign _01_ = _08_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&#34; *) din_15_12_eq_0;
  assign _02_ = din_15_8_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:68</a>.0-68.0&#34; *) din_7_4_eq_0;
  assign _03_ = _09_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&#34; *) lead0_8b_1_hi;
  assign _04_ = din_15_8_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-71" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:71</a>.0-71.0&#34; *) lead0_8b_1_lo;
  assign _05_ = _07_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&#34; *) lead0_8b_0_hi;
  assign _06_ = din_15_8_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:74</a>.0-74.0&#34; *) lead0_8b_0_lo;
  assign _07_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din_15_8_eq_0;
  assign _08_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din_15_8_eq_0;
  assign _09_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din_15_8_eq_0;
  assign _10_ = _01_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:67</a>.0-67.0&#34; *) _02_;
  assign _11_ = _03_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-70" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:70</a>.0-70.0&#34; *) _04_;
  assign _12_ = _05_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html#l-73" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v:73</a>.0-73.0&#34; *) _06_;
  assign din_15_0_eq_0 = _00_;
  assign lead0_16b_2 = _10_;
  assign lead0_16b_1 = _11_;
  assign lead0_16b_0 = _12_;
endmodule

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 3fe7288ed1, CPU: user 0.02s system 0.00s, MEM: 14.46 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 24% 2x write_verilog (0 sec), ...

</pre>
</body>