ARM GAS  /tmp/ccF6sdiM.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_dma.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.dma_deinit,"ax",%progbits
  20              		.align	1
  21              		.global	dma_deinit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	dma_deinit:
  27              	.LVL0:
  28              	.LFB116:
  29              		.file 1 "Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c"
   1:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
   2:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \file    gd32f4xx_dma.c
   3:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief   DMA driver
   4:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   5:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   6:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   7:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   8:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
   9:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
  10:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*
  11:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  12:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
  13:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     Redistribution and use in source and binary forms, with or without modification,
  14:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** are permitted provided that the following conditions are met:
  15:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
  16:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this
  17:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****        list of conditions and the following disclaimer.
  18:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  19:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****        this list of conditions and the following disclaimer in the documentation
  20:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****        and/or other materials provided with the distribution.
  21:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  22:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****        may be used to endorse or promote products derived from this software without
  23:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****        specific prior written permission.
  24:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
  25:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  26:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  28:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  29:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /tmp/ccF6sdiM.s 			page 2


  30:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  31:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  32:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  34:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** OF SUCH DAMAGE.
  35:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
  36:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
  37:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** #include "gd32f4xx_dma.h"
  38:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
  39:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*  DMA register bit offset */
  40:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** #define CHXCTL_PERIEN_OFFSET            ((uint32_t)25U)
  41:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
  42:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
  43:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    deinitialize DMA a channel registers
  44:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  45:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
  46:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  47:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
  48:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
  50:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
  51:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)
  52:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
  30              		.loc 1 52 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  53:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* disable DMA a channel */
  54:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
  35              		.loc 1 54 5 view .LVU1
  36              		.loc 1 54 37 is_stmt 0 view .LVU2
  37 0000 01EB4103 		add	r3, r1, r1, lsl #1
  38 0004 00EBC303 		add	r3, r0, r3, lsl #3
  39 0008 1A69     		ldr	r2, [r3, #16]
  40 000a 22F00102 		bic	r2, r2, #1
  41 000e 1A61     		str	r2, [r3, #16]
  55:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* reset DMA channel registers */
  56:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = DMA_CHCTL_RESET_VALUE;
  42              		.loc 1 56 5 is_stmt 1 view .LVU3
  43              		.loc 1 56 37 is_stmt 0 view .LVU4
  44 0010 0022     		movs	r2, #0
  45 0012 1A61     		str	r2, [r3, #16]
  57:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  46              		.loc 1 57 5 is_stmt 1 view .LVU5
  47              		.loc 1 57 37 is_stmt 0 view .LVU6
  48 0014 5A61     		str	r2, [r3, #20]
  58:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  49              		.loc 1 58 5 is_stmt 1 view .LVU7
  50              		.loc 1 58 39 is_stmt 0 view .LVU8
  51 0016 9A61     		str	r2, [r3, #24]
  59:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  52              		.loc 1 59 5 is_stmt 1 view .LVU9
  53              		.loc 1 59 40 is_stmt 0 view .LVU10
  54 0018 DA61     		str	r2, [r3, #28]
  60:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHM1ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  55              		.loc 1 60 5 is_stmt 1 view .LVU11
ARM GAS  /tmp/ccF6sdiM.s 			page 3


  56              		.loc 1 60 40 is_stmt 0 view .LVU12
  57 001a 1A62     		str	r2, [r3, #32]
  61:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) = DMA_CHFCTL_RESET_VALUE;
  58              		.loc 1 61 5 is_stmt 1 view .LVU13
  59              		.loc 1 61 38 is_stmt 0 view .LVU14
  60 001c 5A62     		str	r2, [r3, #36]
  62:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
  61              		.loc 1 62 5 is_stmt 1 view .LVU15
  62              		.loc 1 62 7 is_stmt 0 view .LVU16
  63 001e 0329     		cmp	r1, #3
  64 0020 0DD8     		bhi	.L2
  63:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_INTC0(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  65              		.loc 1 63 9 is_stmt 1 view .LVU17
  66              		.loc 1 63 31 is_stmt 0 view .LVU18
  67 0022 8368     		ldr	r3, [r0, #8]
  68              		.loc 1 63 34 view .LVU19
  69 0024 01EB4102 		add	r2, r1, r1, lsl #1
  70 0028 C1F34001 		ubfx	r1, r1, #1, #1
  71              	.LVL1:
  72              		.loc 1 63 34 view .LVU20
  73 002c 8900     		lsls	r1, r1, #2
  74 002e 01EB4201 		add	r1, r1, r2, lsl #1
  75 0032 3D22     		movs	r2, #61
  76 0034 02FA01F1 		lsl	r1, r2, r1
  77              		.loc 1 63 31 view .LVU21
  78 0038 1943     		orrs	r1, r1, r3
  79 003a 8160     		str	r1, [r0, #8]
  80 003c 7047     		bx	lr
  81              	.LVL2:
  82              	.L2:
  64:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
  65:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
  83              		.loc 1 65 9 is_stmt 1 view .LVU22
  84              		.loc 1 65 18 is_stmt 0 view .LVU23
  85 003e 0439     		subs	r1, r1, #4
  86              	.LVL3:
  87              		.loc 1 65 18 view .LVU24
  88 0040 C9B2     		uxtb	r1, r1
  89              	.LVL4:
  66:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  90              		.loc 1 66 9 is_stmt 1 view .LVU25
  91              		.loc 1 66 31 is_stmt 0 view .LVU26
  92 0042 C368     		ldr	r3, [r0, #12]
  93              		.loc 1 66 34 view .LVU27
  94 0044 01EB4102 		add	r2, r1, r1, lsl #1
  95 0048 C1F34001 		ubfx	r1, r1, #1, #1
  96              	.LVL5:
  97              		.loc 1 66 34 view .LVU28
  98 004c 8900     		lsls	r1, r1, #2
  99 004e 01EB4201 		add	r1, r1, r2, lsl #1
 100 0052 3D22     		movs	r2, #61
 101 0054 02FA01F1 		lsl	r1, r2, r1
 102              		.loc 1 66 31 view .LVU29
 103 0058 1943     		orrs	r1, r1, r3
 104 005a C160     		str	r1, [r0, #12]
  67:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
  68:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
ARM GAS  /tmp/ccF6sdiM.s 			page 4


 105              		.loc 1 68 1 view .LVU30
 106 005c 7047     		bx	lr
 107              		.cfi_endproc
 108              	.LFE116:
 110              		.section	.text.dma_single_data_para_struct_init,"ax",%progbits
 111              		.align	1
 112              		.global	dma_single_data_para_struct_init
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 117              	dma_single_data_para_struct_init:
 118              	.LVL6:
 119              	.LFB117:
  69:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
  70:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
  71:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    initialize the DMA single data mode parameters struct with the default values
  72:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  73:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
  74:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
  75:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
  76:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_single_data_para_struct_init(dma_single_data_parameter_struct *init_struct)
  77:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 120              		.loc 1 77 1 is_stmt 1 view -0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              		@ link register save eliminated.
  78:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* set the DMA struct with the default values */
  79:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->periph_addr         = 0U;
 125              		.loc 1 79 5 view .LVU32
 126              		.loc 1 79 38 is_stmt 0 view .LVU33
 127 0000 0023     		movs	r3, #0
 128 0002 0360     		str	r3, [r0]
  80:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->periph_inc          = DMA_PERIPH_INCREASE_DISABLE;
 129              		.loc 1 80 5 is_stmt 1 view .LVU34
 130              		.loc 1 80 38 is_stmt 0 view .LVU35
 131 0004 0122     		movs	r2, #1
 132 0006 4260     		str	r2, [r0, #4]
  81:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->memory0_addr        = 0U;
 133              		.loc 1 81 5 is_stmt 1 view .LVU36
 134              		.loc 1 81 38 is_stmt 0 view .LVU37
 135 0008 8360     		str	r3, [r0, #8]
  82:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->memory_inc          = DMA_MEMORY_INCREASE_DISABLE;
 136              		.loc 1 82 5 is_stmt 1 view .LVU38
 137              		.loc 1 82 38 is_stmt 0 view .LVU39
 138 000a C260     		str	r2, [r0, #12]
  83:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->periph_memory_width = 0U;
 139              		.loc 1 83 5 is_stmt 1 view .LVU40
 140              		.loc 1 83 38 is_stmt 0 view .LVU41
 141 000c 0361     		str	r3, [r0, #16]
  84:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->circular_mode       = DMA_CIRCULAR_MODE_DISABLE;
 142              		.loc 1 84 5 is_stmt 1 view .LVU42
 143              		.loc 1 84 38 is_stmt 0 view .LVU43
 144 000e 4261     		str	r2, [r0, #20]
  85:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->direction           = DMA_PERIPH_TO_MEMORY;
 145              		.loc 1 85 5 is_stmt 1 view .LVU44
 146              		.loc 1 85 38 is_stmt 0 view .LVU45
ARM GAS  /tmp/ccF6sdiM.s 			page 5


 147 0010 8361     		str	r3, [r0, #24]
  86:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->number              = 0U;
 148              		.loc 1 86 5 is_stmt 1 view .LVU46
 149              		.loc 1 86 38 is_stmt 0 view .LVU47
 150 0012 C361     		str	r3, [r0, #28]
  87:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->priority            = DMA_PRIORITY_LOW;
 151              		.loc 1 87 5 is_stmt 1 view .LVU48
 152              		.loc 1 87 38 is_stmt 0 view .LVU49
 153 0014 0362     		str	r3, [r0, #32]
  88:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 154              		.loc 1 88 1 view .LVU50
 155 0016 7047     		bx	lr
 156              		.cfi_endproc
 157              	.LFE117:
 159              		.section	.text.dma_multi_data_para_struct_init,"ax",%progbits
 160              		.align	1
 161              		.global	dma_multi_data_para_struct_init
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 166              	dma_multi_data_para_struct_init:
 167              	.LVL7:
 168              	.LFB118:
  89:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
  90:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
  91:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    initialize the DMA multi data mode parameters struct with the default values
  92:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  93:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
  94:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
  95:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
  96:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_multi_data_para_struct_init(dma_multi_data_parameter_struct *init_struct)
  97:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 169              		.loc 1 97 1 is_stmt 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
  98:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* set the DMA struct with the default values */
  99:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->periph_addr         = 0U;
 174              		.loc 1 99 5 view .LVU52
 175              		.loc 1 99 38 is_stmt 0 view .LVU53
 176 0000 0023     		movs	r3, #0
 177 0002 0360     		str	r3, [r0]
 100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->periph_width        = 0U;
 178              		.loc 1 100 5 is_stmt 1 view .LVU54
 179              		.loc 1 100 38 is_stmt 0 view .LVU55
 180 0004 4360     		str	r3, [r0, #4]
 101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->periph_inc          = DMA_PERIPH_INCREASE_DISABLE;
 181              		.loc 1 101 5 is_stmt 1 view .LVU56
 182              		.loc 1 101 38 is_stmt 0 view .LVU57
 183 0006 0122     		movs	r2, #1
 184 0008 8260     		str	r2, [r0, #8]
 102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->memory0_addr        = 0U;
 185              		.loc 1 102 5 is_stmt 1 view .LVU58
 186              		.loc 1 102 38 is_stmt 0 view .LVU59
 187 000a C360     		str	r3, [r0, #12]
 103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->memory_width        = 0U;
ARM GAS  /tmp/ccF6sdiM.s 			page 6


 188              		.loc 1 103 5 is_stmt 1 view .LVU60
 189              		.loc 1 103 38 is_stmt 0 view .LVU61
 190 000c 0361     		str	r3, [r0, #16]
 104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->memory_inc          = DMA_MEMORY_INCREASE_DISABLE;
 191              		.loc 1 104 5 is_stmt 1 view .LVU62
 192              		.loc 1 104 38 is_stmt 0 view .LVU63
 193 000e 4261     		str	r2, [r0, #20]
 105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->memory_burst_width  = 0U;
 194              		.loc 1 105 5 is_stmt 1 view .LVU64
 195              		.loc 1 105 38 is_stmt 0 view .LVU65
 196 0010 8361     		str	r3, [r0, #24]
 106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->periph_burst_width  = 0U;
 197              		.loc 1 106 5 is_stmt 1 view .LVU66
 198              		.loc 1 106 38 is_stmt 0 view .LVU67
 199 0012 C361     		str	r3, [r0, #28]
 107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->circular_mode       = DMA_CIRCULAR_MODE_DISABLE;
 200              		.loc 1 107 5 is_stmt 1 view .LVU68
 201              		.loc 1 107 38 is_stmt 0 view .LVU69
 202 0014 4262     		str	r2, [r0, #36]
 108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->direction           = DMA_PERIPH_TO_MEMORY;
 203              		.loc 1 108 5 is_stmt 1 view .LVU70
 204              		.loc 1 108 38 is_stmt 0 view .LVU71
 205 0016 8362     		str	r3, [r0, #40]
 109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->number              = 0U;
 206              		.loc 1 109 5 is_stmt 1 view .LVU72
 207              		.loc 1 109 38 is_stmt 0 view .LVU73
 208 0018 C362     		str	r3, [r0, #44]
 110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     init_struct->priority            = DMA_PRIORITY_LOW;
 209              		.loc 1 110 5 is_stmt 1 view .LVU74
 210              		.loc 1 110 38 is_stmt 0 view .LVU75
 211 001a 0363     		str	r3, [r0, #48]
 111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 212              		.loc 1 111 1 view .LVU76
 213 001c 7047     		bx	lr
 214              		.cfi_endproc
 215              	.LFE118:
 217              		.section	.text.dma_single_data_mode_init,"ax",%progbits
 218              		.align	1
 219              		.global	dma_single_data_mode_init
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 224              	dma_single_data_mode_init:
 225              	.LVL8:
 226              	.LFB119:
 112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    initialize DMA single data mode
 115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
 118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA single data mode
 120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   periph_addr: peripheral base address
 121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE,DMA_PERIPH_INCREASE_DISABLE,DMA_PERIPH_INC
 122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   memory0_addr: memory base address
 123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE,DMA_MEMORY_INCREASE_DISABLE
ARM GAS  /tmp/ccF6sdiM.s 			page 7


 124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   periph_memory_width: DMA_PERIPH_WIDTH_8BIT,DMA_PERIPH_WIDTH_16BIT,DMA_PERIPH_WIDT
 125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   circular_mode: DMA_CIRCULAR_MODE_ENABLE,DMA_CIRCULAR_MODE_DISABLE
 126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   direction: DMA_PERIPH_TO_MEMORY,DMA_MEMORY_TO_PERIPH,DMA_MEMORY_TO_MEMORY
 127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   priority: DMA_PRIORITY_LOW,DMA_PRIORITY_MEDIUM,DMA_PRIORITY_HIGH,DMA_PRIORITY_ULT
 129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_single_data_mode_init(uint32_t dma_periph, dma_channel_enum channelx, dma_single_data_para
 133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 227              		.loc 1 133 1 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 232              		.loc 1 133 1 is_stmt 0 view .LVU78
 233 0000 10B4     		push	{r4}
 234              	.LCFI0:
 235              		.cfi_def_cfa_offset 4
 236              		.cfi_offset 4, -4
 134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 237              		.loc 1 134 5 is_stmt 1 view .LVU79
 135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* select single data mode */
 137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) &= ~DMA_CHXFCTL_MDMEN;
 238              		.loc 1 137 5 view .LVU80
 239              		.loc 1 137 38 is_stmt 0 view .LVU81
 240 0002 01EB4101 		add	r1, r1, r1, lsl #1
 241              	.LVL9:
 242              		.loc 1 137 38 view .LVU82
 243 0006 00EBC100 		add	r0, r0, r1, lsl #3
 244              	.LVL10:
 245              		.loc 1 137 38 view .LVU83
 246 000a 436A     		ldr	r3, [r0, #36]
 247 000c 23F00403 		bic	r3, r3, #4
 248 0010 4362     		str	r3, [r0, #36]
 138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure peripheral base address */
 140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 249              		.loc 1 140 5 is_stmt 1 view .LVU84
 250              		.loc 1 140 52 is_stmt 0 view .LVU85
 251 0012 1368     		ldr	r3, [r2]
 252              		.loc 1 140 39 view .LVU86
 253 0014 8361     		str	r3, [r0, #24]
 141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure memory base address */
 143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = init_struct->memory0_addr;
 254              		.loc 1 143 5 is_stmt 1 view .LVU87
 255              		.loc 1 143 53 is_stmt 0 view .LVU88
 256 0016 9368     		ldr	r3, [r2, #8]
 257              		.loc 1 143 40 view .LVU89
 258 0018 C361     		str	r3, [r0, #28]
 144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure the number of remaining data to be transferred */
 146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = init_struct->number;
 259              		.loc 1 146 5 is_stmt 1 view .LVU90
 260              		.loc 1 146 50 is_stmt 0 view .LVU91
ARM GAS  /tmp/ccF6sdiM.s 			page 8


 261 001a D369     		ldr	r3, [r2, #28]
 262              		.loc 1 146 37 view .LVU92
 263 001c 4361     		str	r3, [r0, #20]
 147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure peripheral and memory transfer width,channel priotity,transfer mode */
 149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 264              		.loc 1 149 5 is_stmt 1 view .LVU93
 265              		.loc 1 149 9 is_stmt 0 view .LVU94
 266 001e 0169     		ldr	r1, [r0, #16]
 267              	.LVL11:
 150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM);
 268              		.loc 1 150 5 is_stmt 1 view .LVU95
 269              		.loc 1 150 9 is_stmt 0 view .LVU96
 270 0020 21F45E31 		bic	r1, r1, #227328
 271              	.LVL12:
 272              		.loc 1 150 9 view .LVU97
 273 0024 21F0C001 		bic	r1, r1, #192
 274              	.LVL13:
 151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl |= (init_struct->periph_memory_width | (init_struct->periph_memory_width << 2) | init_struc
 275              		.loc 1 151 5 is_stmt 1 view .LVU98
 276              		.loc 1 151 24 is_stmt 0 view .LVU99
 277 0028 1369     		ldr	r3, [r2, #16]
 278              		.loc 1 151 46 view .LVU100
 279 002a 43EA8303 		orr	r3, r3, r3, lsl #2
 280              		.loc 1 151 88 view .LVU101
 281 002e 146A     		ldr	r4, [r2, #32]
 282 0030 2343     		orrs	r3, r3, r4
 283              		.loc 1 151 112 view .LVU102
 284 0032 9469     		ldr	r4, [r2, #24]
 285 0034 2343     		orrs	r3, r3, r4
 286              		.loc 1 151 9 view .LVU103
 287 0036 0B43     		orrs	r3, r3, r1
 288              	.LVL14:
 152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 289              		.loc 1 152 5 is_stmt 1 view .LVU104
 290              		.loc 1 152 37 is_stmt 0 view .LVU105
 291 0038 0361     		str	r3, [r0, #16]
 153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure peripheral increasing mode */
 155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc) {
 292              		.loc 1 155 5 is_stmt 1 view .LVU106
 293              		.loc 1 155 49 is_stmt 0 view .LVU107
 294 003a 5368     		ldr	r3, [r2, #4]
 295              	.LVL15:
 296              		.loc 1 155 7 view .LVU108
 297 003c 93B9     		cbnz	r3, .L7
 156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 298              		.loc 1 156 9 is_stmt 1 view .LVU109
 299              		.loc 1 156 41 is_stmt 0 view .LVU110
 300 003e 0369     		ldr	r3, [r0, #16]
 301 0040 43F40073 		orr	r3, r3, #512
 302 0044 0361     		str	r3, [r0, #16]
 303              	.LVL16:
 304              	.L8:
 157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == init_struct->periph_inc) {
 158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
ARM GAS  /tmp/ccF6sdiM.s 			page 9


 160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure memory increasing mode */
 164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc) {
 305              		.loc 1 164 5 is_stmt 1 view .LVU111
 306              		.loc 1 164 49 is_stmt 0 view .LVU112
 307 0046 D368     		ldr	r3, [r2, #12]
 308              		.loc 1 164 7 view .LVU113
 309 0048 C3B9     		cbnz	r3, .L10
 165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 310              		.loc 1 165 9 is_stmt 1 view .LVU114
 311              		.loc 1 165 41 is_stmt 0 view .LVU115
 312 004a 0369     		ldr	r3, [r0, #16]
 313 004c 43F48063 		orr	r3, r3, #1024
 314 0050 0361     		str	r3, [r0, #16]
 315              	.L11:
 166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure DMA circular mode */
 171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(DMA_CIRCULAR_MODE_ENABLE == init_struct->circular_mode) {
 316              		.loc 1 171 5 is_stmt 1 view .LVU116
 317              		.loc 1 171 47 is_stmt 0 view .LVU117
 318 0052 5369     		ldr	r3, [r2, #20]
 319              		.loc 1 171 7 view .LVU118
 320 0054 BBB9     		cbnz	r3, .L12
 172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 321              		.loc 1 172 9 is_stmt 1 view .LVU119
 322              		.loc 1 172 41 is_stmt 0 view .LVU120
 323 0056 0369     		ldr	r3, [r0, #16]
 324 0058 43F48073 		orr	r3, r3, #256
 325 005c 0361     		str	r3, [r0, #16]
 326              	.L6:
 173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 327              		.loc 1 176 1 view .LVU121
 328 005e 5DF8044B 		ldr	r4, [sp], #4
 329              	.LCFI1:
 330              		.cfi_remember_state
 331              		.cfi_restore 4
 332              		.cfi_def_cfa_offset 0
 333 0062 7047     		bx	lr
 334              	.LVL17:
 335              	.L7:
 336              	.LCFI2:
 337              		.cfi_restore_state
 157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 338              		.loc 1 157 12 is_stmt 1 view .LVU122
 157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 339              		.loc 1 157 14 is_stmt 0 view .LVU123
 340 0064 012B     		cmp	r3, #1
 341 0066 04D0     		beq	.L15
 160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
ARM GAS  /tmp/ccF6sdiM.s 			page 10


 342              		.loc 1 160 9 is_stmt 1 view .LVU124
 160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 343              		.loc 1 160 41 is_stmt 0 view .LVU125
 344 0068 0369     		ldr	r3, [r0, #16]
 345 006a 43F40043 		orr	r3, r3, #32768
 346 006e 0361     		str	r3, [r0, #16]
 347              	.LVL18:
 160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 348              		.loc 1 160 41 view .LVU126
 349 0070 E9E7     		b	.L8
 350              	.LVL19:
 351              	.L15:
 158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 352              		.loc 1 158 9 is_stmt 1 view .LVU127
 158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 353              		.loc 1 158 41 is_stmt 0 view .LVU128
 354 0072 0369     		ldr	r3, [r0, #16]
 355 0074 23F40073 		bic	r3, r3, #512
 356 0078 0361     		str	r3, [r0, #16]
 357              	.LVL20:
 158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 358              		.loc 1 158 41 view .LVU129
 359 007a E4E7     		b	.L8
 360              	.L10:
 167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 361              		.loc 1 167 9 is_stmt 1 view .LVU130
 167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 362              		.loc 1 167 41 is_stmt 0 view .LVU131
 363 007c 0369     		ldr	r3, [r0, #16]
 364 007e 23F48063 		bic	r3, r3, #1024
 365 0082 0361     		str	r3, [r0, #16]
 366 0084 E5E7     		b	.L11
 367              	.L12:
 174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 368              		.loc 1 174 9 is_stmt 1 view .LVU132
 174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 369              		.loc 1 174 41 is_stmt 0 view .LVU133
 370 0086 0369     		ldr	r3, [r0, #16]
 371 0088 23F48073 		bic	r3, r3, #256
 372 008c 0361     		str	r3, [r0, #16]
 373              		.loc 1 176 1 view .LVU134
 374 008e E6E7     		b	.L6
 375              		.cfi_endproc
 376              	.LFE119:
 378              		.section	.text.dma_multi_data_mode_init,"ax",%progbits
 379              		.align	1
 380              		.global	dma_multi_data_mode_init
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 385              	dma_multi_data_mode_init:
 386              	.LVL21:
 387              	.LFB120:
 177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    initialize DMA multi data mode
 180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
ARM GAS  /tmp/ccF6sdiM.s 			page 11


 181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
 183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_multi_data_parameter_struct: the data needed to initialize DMA multi data mode
 185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   periph_addr: peripheral base address
 186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   periph_width: DMA_PERIPH_WIDTH_8BIT,DMA_PERIPH_WIDTH_16BIT,DMA_PERIPH_WIDTH_32BIT
 187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE,DMA_PERIPH_INCREASE_DISABLE,DMA_PERIPH_INC
 188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   memory0_addr: memory0 base address
 189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT,DMA_MEMORY_WIDTH_16BIT,DMA_MEMORY_WIDTH_32BIT
 190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE,DMA_MEMORY_INCREASE_DISABLE
 191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   memory_burst_width: DMA_MEMORY_BURST_SINGLE,DMA_MEMORY_BURST_4_BEAT,DMA_MEMORY_BU
 192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   periph_burst_width: DMA_PERIPH_BURST_SINGLE,DMA_PERIPH_BURST_4_BEAT,DMA_PERIPH_BU
 193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   critical_value: DMA_FIFO_1_WORD,DMA_FIFO_2_WORD,DMA_FIFO_3_WORD,DMA_FIFO_4_WORD
 194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   circular_mode: DMA_CIRCULAR_MODE_ENABLE,DMA_CIRCULAR_MODE_DISABLE
 195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   direction: DMA_PERIPH_TO_MEMORY,DMA_MEMORY_TO_PERIPH,DMA_MEMORY_TO_MEMORY
 196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                   priority: DMA_PRIORITY_LOW,DMA_PRIORITY_MEDIUM,DMA_PRIORITY_HIGH,DMA_PRIORITY_ULT
 198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_multi_data_mode_init(uint32_t dma_periph, dma_channel_enum channelx, dma_multi_data_parame
 202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 388              		.loc 1 202 1 is_stmt 1 view -0
 389              		.cfi_startproc
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
 392              		@ link register save eliminated.
 393              		.loc 1 202 1 is_stmt 0 view .LVU136
 394 0000 10B4     		push	{r4}
 395              	.LCFI3:
 396              		.cfi_def_cfa_offset 4
 397              		.cfi_offset 4, -4
 203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 398              		.loc 1 203 5 is_stmt 1 view .LVU137
 204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* select multi data mode and configure FIFO critical value */
 206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) |= (DMA_CHXFCTL_MDMEN | init_struct->critical_value);
 399              		.loc 1 206 5 view .LVU138
 400              		.loc 1 206 38 is_stmt 0 view .LVU139
 401 0002 01EB4101 		add	r1, r1, r1, lsl #1
 402              	.LVL22:
 403              		.loc 1 206 38 view .LVU140
 404 0006 00EBC100 		add	r0, r0, r1, lsl #3
 405              	.LVL23:
 406              		.loc 1 206 38 view .LVU141
 407 000a 436A     		ldr	r3, [r0, #36]
 408              		.loc 1 206 73 view .LVU142
 409 000c 116A     		ldr	r1, [r2, #32]
 410              		.loc 1 206 38 view .LVU143
 411 000e 0B43     		orrs	r3, r3, r1
 412 0010 43F00403 		orr	r3, r3, #4
 413 0014 4362     		str	r3, [r0, #36]
 207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 208:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure peripheral base address */
 209:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 414              		.loc 1 209 5 is_stmt 1 view .LVU144
 415              		.loc 1 209 52 is_stmt 0 view .LVU145
ARM GAS  /tmp/ccF6sdiM.s 			page 12


 416 0016 1368     		ldr	r3, [r2]
 417              		.loc 1 209 39 view .LVU146
 418 0018 8361     		str	r3, [r0, #24]
 210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 211:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure memory base address */
 212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = init_struct->memory0_addr;
 419              		.loc 1 212 5 is_stmt 1 view .LVU147
 420              		.loc 1 212 53 is_stmt 0 view .LVU148
 421 001a D368     		ldr	r3, [r2, #12]
 422              		.loc 1 212 40 view .LVU149
 423 001c C361     		str	r3, [r0, #28]
 213:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 214:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure the number of remaining data to be transferred */
 215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = init_struct->number;
 424              		.loc 1 215 5 is_stmt 1 view .LVU150
 425              		.loc 1 215 50 is_stmt 0 view .LVU151
 426 001e D36A     		ldr	r3, [r2, #44]
 427              		.loc 1 215 37 view .LVU152
 428 0020 4361     		str	r3, [r0, #20]
 216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure peripheral and memory transfer width,channel priotity,transfer mode,peripheral and
 218:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 429              		.loc 1 218 5 is_stmt 1 view .LVU153
 430              		.loc 1 218 9 is_stmt 0 view .LVU154
 431 0022 0369     		ldr	r3, [r0, #16]
 432              	.LVL24:
 219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM | DMA_CHXCTL_P
 433              		.loc 1 219 5 is_stmt 1 view .LVU155
 434              		.loc 1 219 9 is_stmt 0 view .LVU156
 435 0024 1C49     		ldr	r1, .L26
 436 0026 1940     		ands	r1, r1, r3
 437              	.LVL25:
 220:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl |= (init_struct->periph_width | (init_struct->memory_width) | init_struct->priority | init_
 438              		.loc 1 220 5 is_stmt 1 view .LVU157
 439              		.loc 1 220 24 is_stmt 0 view .LVU158
 440 0028 5368     		ldr	r3, [r2, #4]
 441              		.loc 1 220 39 view .LVU159
 442 002a 1469     		ldr	r4, [r2, #16]
 443 002c 2343     		orrs	r3, r3, r4
 444              		.loc 1 220 69 view .LVU160
 445 002e 146B     		ldr	r4, [r2, #48]
 446 0030 2343     		orrs	r3, r3, r4
 447              		.loc 1 220 93 view .LVU161
 448 0032 946A     		ldr	r4, [r2, #40]
 449 0034 2343     		orrs	r3, r3, r4
 450              		.loc 1 220 118 view .LVU162
 451 0036 9469     		ldr	r4, [r2, #24]
 452 0038 2343     		orrs	r3, r3, r4
 453              		.loc 1 220 152 view .LVU163
 454 003a D469     		ldr	r4, [r2, #28]
 455 003c 2343     		orrs	r3, r3, r4
 456              		.loc 1 220 9 view .LVU164
 457 003e 0B43     		orrs	r3, r3, r1
 458              	.LVL26:
 221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             init_struct->periph_burst_width);
 222:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 459              		.loc 1 222 5 is_stmt 1 view .LVU165
ARM GAS  /tmp/ccF6sdiM.s 			page 13


 460              		.loc 1 222 37 is_stmt 0 view .LVU166
 461 0040 0361     		str	r3, [r0, #16]
 223:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure peripheral increasing mode */
 225:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc) {
 462              		.loc 1 225 5 is_stmt 1 view .LVU167
 463              		.loc 1 225 49 is_stmt 0 view .LVU168
 464 0042 9368     		ldr	r3, [r2, #8]
 465              	.LVL27:
 466              		.loc 1 225 7 view .LVU169
 467 0044 93B9     		cbnz	r3, .L17
 226:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 468              		.loc 1 226 9 is_stmt 1 view .LVU170
 469              		.loc 1 226 41 is_stmt 0 view .LVU171
 470 0046 0369     		ldr	r3, [r0, #16]
 471 0048 43F40073 		orr	r3, r3, #512
 472 004c 0361     		str	r3, [r0, #16]
 473              	.LVL28:
 474              	.L18:
 227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == init_struct->periph_inc) {
 228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 229:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 231:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure memory increasing mode */
 234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc) {
 475              		.loc 1 234 5 is_stmt 1 view .LVU172
 476              		.loc 1 234 49 is_stmt 0 view .LVU173
 477 004e 5369     		ldr	r3, [r2, #20]
 478              		.loc 1 234 7 view .LVU174
 479 0050 C3B9     		cbnz	r3, .L20
 235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 480              		.loc 1 235 9 is_stmt 1 view .LVU175
 481              		.loc 1 235 41 is_stmt 0 view .LVU176
 482 0052 0369     		ldr	r3, [r0, #16]
 483 0054 43F48063 		orr	r3, r3, #1024
 484 0058 0361     		str	r3, [r0, #16]
 485              	.L21:
 236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure DMA circular mode */
 241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(DMA_CIRCULAR_MODE_ENABLE == init_struct->circular_mode) {
 486              		.loc 1 241 5 is_stmt 1 view .LVU177
 487              		.loc 1 241 47 is_stmt 0 view .LVU178
 488 005a 536A     		ldr	r3, [r2, #36]
 489              		.loc 1 241 7 view .LVU179
 490 005c BBB9     		cbnz	r3, .L22
 242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 491              		.loc 1 242 9 is_stmt 1 view .LVU180
 492              		.loc 1 242 41 is_stmt 0 view .LVU181
 493 005e 0369     		ldr	r3, [r0, #16]
 494 0060 43F48073 		orr	r3, r3, #256
 495 0064 0361     		str	r3, [r0, #16]
 496              	.L16:
ARM GAS  /tmp/ccF6sdiM.s 			page 14


 243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 497              		.loc 1 246 1 view .LVU182
 498 0066 5DF8044B 		ldr	r4, [sp], #4
 499              	.LCFI4:
 500              		.cfi_remember_state
 501              		.cfi_restore 4
 502              		.cfi_def_cfa_offset 0
 503 006a 7047     		bx	lr
 504              	.LVL29:
 505              	.L17:
 506              	.LCFI5:
 507              		.cfi_restore_state
 227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 508              		.loc 1 227 12 is_stmt 1 view .LVU183
 227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 509              		.loc 1 227 14 is_stmt 0 view .LVU184
 510 006c 012B     		cmp	r3, #1
 511 006e 04D0     		beq	.L25
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 512              		.loc 1 230 9 is_stmt 1 view .LVU185
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 513              		.loc 1 230 41 is_stmt 0 view .LVU186
 514 0070 0369     		ldr	r3, [r0, #16]
 515 0072 43F40043 		orr	r3, r3, #32768
 516 0076 0361     		str	r3, [r0, #16]
 517              	.LVL30:
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 518              		.loc 1 230 41 view .LVU187
 519 0078 E9E7     		b	.L18
 520              	.LVL31:
 521              	.L25:
 228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 522              		.loc 1 228 9 is_stmt 1 view .LVU188
 228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 523              		.loc 1 228 41 is_stmt 0 view .LVU189
 524 007a 0369     		ldr	r3, [r0, #16]
 525 007c 23F40073 		bic	r3, r3, #512
 526 0080 0361     		str	r3, [r0, #16]
 527              	.LVL32:
 228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 528              		.loc 1 228 41 view .LVU190
 529 0082 E4E7     		b	.L18
 530              	.L20:
 237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 531              		.loc 1 237 9 is_stmt 1 view .LVU191
 237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 532              		.loc 1 237 41 is_stmt 0 view .LVU192
 533 0084 0369     		ldr	r3, [r0, #16]
 534 0086 23F48063 		bic	r3, r3, #1024
 535 008a 0361     		str	r3, [r0, #16]
 536 008c E5E7     		b	.L21
 537              	.L22:
 244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 538              		.loc 1 244 9 is_stmt 1 view .LVU193
ARM GAS  /tmp/ccF6sdiM.s 			page 15


 244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 539              		.loc 1 244 41 is_stmt 0 view .LVU194
 540 008e 0369     		ldr	r3, [r0, #16]
 541 0090 23F48073 		bic	r3, r3, #256
 542 0094 0361     		str	r3, [r0, #16]
 543              		.loc 1 246 1 view .LVU195
 544 0096 E6E7     		b	.L16
 545              	.L27:
 546              		.align	2
 547              	.L26:
 548 0098 3F871CFE 		.word	-31684801
 549              		.cfi_endproc
 550              	.LFE120:
 552              		.section	.text.dma_periph_address_config,"ax",%progbits
 553              		.align	1
 554              		.global	dma_periph_address_config
 555              		.syntax unified
 556              		.thumb
 557              		.thumb_func
 559              	dma_periph_address_config:
 560              	.LVL33:
 561              	.LFB121:
 247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    set DMA peripheral base address
 250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address
 253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  address: peripheral base address
 255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 562              		.loc 1 259 1 is_stmt 1 view -0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566              		@ link register save eliminated.
 260:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = address;
 567              		.loc 1 260 5 view .LVU197
 568 0000 01EB4101 		add	r1, r1, r1, lsl #1
 569              	.LVL34:
 570              		.loc 1 260 5 is_stmt 0 view .LVU198
 571 0004 00EBC101 		add	r1, r0, r1, lsl #3
 572              		.loc 1 260 39 view .LVU199
 573 0008 8A61     		str	r2, [r1, #24]
 261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 574              		.loc 1 261 1 view .LVU200
 575 000a 7047     		bx	lr
 576              		.cfi_endproc
 577              	.LFE121:
 579              		.section	.text.dma_memory_address_config,"ax",%progbits
 580              		.align	1
 581              		.global	dma_memory_address_config
 582              		.syntax unified
ARM GAS  /tmp/ccF6sdiM.s 			page 16


 583              		.thumb
 584              		.thumb_func
 586              	dma_memory_address_config:
 587              	.LVL35:
 588              	.LFB122:
 262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    set DMA Memory0 base address
 265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 266:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set Memory base address
 268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  memory_flag: DMA_MEMORY_x(x=0,1)
 270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  address: Memory base address
 271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 272:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t memory_flag,
 275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 589              		.loc 1 275 1 is_stmt 1 view -0
 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 0
 592              		@ frame_needed = 0, uses_anonymous_args = 0
 593              		@ link register save eliminated.
 276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(memory_flag) {
 594              		.loc 1 276 5 view .LVU202
 595              		.loc 1 276 7 is_stmt 0 view .LVU203
 596 0000 2AB1     		cbz	r2, .L30
 277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHM1ADDR(dma_periph, channelx) = address;
 597              		.loc 1 277 9 is_stmt 1 view .LVU204
 598 0002 01EB4101 		add	r1, r1, r1, lsl #1
 599              	.LVL36:
 600              		.loc 1 277 9 is_stmt 0 view .LVU205
 601 0006 00EBC101 		add	r1, r0, r1, lsl #3
 602              		.loc 1 277 44 view .LVU206
 603 000a 0B62     		str	r3, [r1, #32]
 604 000c 7047     		bx	lr
 605              	.LVL37:
 606              	.L30:
 278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHM0ADDR(dma_periph, channelx) = address;
 607              		.loc 1 279 9 is_stmt 1 view .LVU207
 608 000e 01EB4101 		add	r1, r1, r1, lsl #1
 609              	.LVL38:
 610              		.loc 1 279 9 is_stmt 0 view .LVU208
 611 0012 00EBC101 		add	r1, r0, r1, lsl #3
 612              		.loc 1 279 44 view .LVU209
 613 0016 CB61     		str	r3, [r1, #28]
 280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 614              		.loc 1 281 1 view .LVU210
 615 0018 7047     		bx	lr
 616              		.cfi_endproc
 617              	.LFE122:
 619              		.section	.text.dma_transfer_number_config,"ax",%progbits
 620              		.align	1
 621              		.global	dma_transfer_number_config
ARM GAS  /tmp/ccF6sdiM.s 			page 17


 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 626              	dma_transfer_number_config:
 627              	.LVL39:
 628              	.LFB123:
 282:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    set the number of remaining data to be transferred by the DMA
 285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 286:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 290:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)
 294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 629              		.loc 1 294 1 is_stmt 1 view -0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 295:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = number;
 634              		.loc 1 295 5 view .LVU212
 635 0000 01EB4101 		add	r1, r1, r1, lsl #1
 636              	.LVL40:
 637              		.loc 1 295 5 is_stmt 0 view .LVU213
 638 0004 00EBC101 		add	r1, r0, r1, lsl #3
 639              		.loc 1 295 37 view .LVU214
 640 0008 4A61     		str	r2, [r1, #20]
 296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 641              		.loc 1 296 1 view .LVU215
 642 000a 7047     		bx	lr
 643              		.cfi_endproc
 644              	.LFE123:
 646              		.section	.text.dma_transfer_number_get,"ax",%progbits
 647              		.align	1
 648              		.global	dma_transfer_number_get
 649              		.syntax unified
 650              		.thumb
 651              		.thumb_func
 653              	dma_transfer_number_get:
 654              	.LVL41:
 655              	.LFB124:
 297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    get the number of remaining data to be transferred by the DMA
 300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 302:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     uint32_t: the number of remaining data to be transferred by the DMA
 306:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)
ARM GAS  /tmp/ccF6sdiM.s 			page 18


 308:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 656              		.loc 1 308 1 is_stmt 1 view -0
 657              		.cfi_startproc
 658              		@ args = 0, pretend = 0, frame = 0
 659              		@ frame_needed = 0, uses_anonymous_args = 0
 660              		@ link register save eliminated.
 309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     return (uint32_t)DMA_CHCNT(dma_periph, channelx);
 661              		.loc 1 309 5 view .LVU217
 662              		.loc 1 309 22 is_stmt 0 view .LVU218
 663 0000 01EB4101 		add	r1, r1, r1, lsl #1
 664              	.LVL42:
 665              		.loc 1 309 22 view .LVU219
 666 0004 00EBC101 		add	r1, r0, r1, lsl #3
 667              		.loc 1 309 12 view .LVU220
 668 0008 4869     		ldr	r0, [r1, #20]
 669              	.LVL43:
 310:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 670              		.loc 1 310 1 view .LVU221
 671 000a 7047     		bx	lr
 672              		.cfi_endproc
 673              	.LFE124:
 675              		.section	.text.dma_priority_config,"ax",%progbits
 676              		.align	1
 677              		.global	dma_priority_config
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 682              	dma_priority_config:
 683              	.LVL44:
 684              	.LFB125:
 311:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    configure priority level of DMA channel
 314:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 315:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  priority: priority Level of this channel
 319:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 322:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 323:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 325:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 326:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 327:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)
 328:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 685              		.loc 1 328 1 is_stmt 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 689              		@ link register save eliminated.
 329:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 690              		.loc 1 329 5 view .LVU223
 330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
ARM GAS  /tmp/ccF6sdiM.s 			page 19


 691              		.loc 1 331 5 view .LVU224
 692              		.loc 1 331 11 is_stmt 0 view .LVU225
 693 0000 01EB4101 		add	r1, r1, r1, lsl #1
 694              	.LVL45:
 695              		.loc 1 331 11 view .LVU226
 696 0004 00EBC100 		add	r0, r0, r1, lsl #3
 697              	.LVL46:
 698              		.loc 1 331 9 view .LVU227
 699 0008 0369     		ldr	r3, [r0, #16]
 700              	.LVL47:
 332:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* assign regiser */
 333:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 701              		.loc 1 333 5 is_stmt 1 view .LVU228
 702              		.loc 1 333 9 is_stmt 0 view .LVU229
 703 000a 23F44033 		bic	r3, r3, #196608
 704              	.LVL48:
 334:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl |= priority;
 705              		.loc 1 334 5 is_stmt 1 view .LVU230
 706              		.loc 1 334 9 is_stmt 0 view .LVU231
 707 000e 1343     		orrs	r3, r3, r2
 708              	.LVL49:
 335:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 709              		.loc 1 335 5 is_stmt 1 view .LVU232
 710              		.loc 1 335 37 is_stmt 0 view .LVU233
 711 0010 0361     		str	r3, [r0, #16]
 336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 712              		.loc 1 336 1 view .LVU234
 713 0012 7047     		bx	lr
 714              		.cfi_endproc
 715              	.LFE125:
 717              		.section	.text.dma_memory_burst_beats_config,"ax",%progbits
 718              		.align	1
 719              		.global	dma_memory_burst_beats_config
 720              		.syntax unified
 721              		.thumb
 722              		.thumb_func
 724              	dma_memory_burst_beats_config:
 725              	.LVL50:
 726              	.LFB126:
 337:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 338:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 339:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    configure transfer burst beats of memory
 340:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 344:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  mbeat: transfer burst beats
 345:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_SINGLE: memory transfer single burst
 346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_4_BEAT: memory transfer 4-beat burst
 347:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_8_BEAT: memory transfer 8-beat burst
 348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_16_BEAT: memory transfer 16-beat burst
 349:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 350:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 351:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 352:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_memory_burst_beats_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mbeat)
 353:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 727              		.loc 1 353 1 is_stmt 1 view -0
ARM GAS  /tmp/ccF6sdiM.s 			page 20


 728              		.cfi_startproc
 729              		@ args = 0, pretend = 0, frame = 0
 730              		@ frame_needed = 0, uses_anonymous_args = 0
 731              		@ link register save eliminated.
 354:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 732              		.loc 1 354 5 view .LVU236
 355:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 733              		.loc 1 356 5 view .LVU237
 734              		.loc 1 356 11 is_stmt 0 view .LVU238
 735 0000 01EB4101 		add	r1, r1, r1, lsl #1
 736              	.LVL51:
 737              		.loc 1 356 11 view .LVU239
 738 0004 00EBC100 		add	r0, r0, r1, lsl #3
 739              	.LVL52:
 740              		.loc 1 356 9 view .LVU240
 741 0008 0369     		ldr	r3, [r0, #16]
 742              	.LVL53:
 357:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* assign regiser */
 358:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_MBURST;
 743              		.loc 1 358 5 is_stmt 1 view .LVU241
 744              		.loc 1 358 9 is_stmt 0 view .LVU242
 745 000a 23F0C073 		bic	r3, r3, #25165824
 746              	.LVL54:
 359:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl |= mbeat;
 747              		.loc 1 359 5 is_stmt 1 view .LVU243
 748              		.loc 1 359 9 is_stmt 0 view .LVU244
 749 000e 1343     		orrs	r3, r3, r2
 750              	.LVL55:
 360:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 751              		.loc 1 360 5 is_stmt 1 view .LVU245
 752              		.loc 1 360 37 is_stmt 0 view .LVU246
 753 0010 0361     		str	r3, [r0, #16]
 361:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 754              		.loc 1 361 1 view .LVU247
 755 0012 7047     		bx	lr
 756              		.cfi_endproc
 757              	.LFE126:
 759              		.section	.text.dma_periph_burst_beats_config,"ax",%progbits
 760              		.align	1
 761              		.global	dma_periph_burst_beats_config
 762              		.syntax unified
 763              		.thumb
 764              		.thumb_func
 766              	dma_periph_burst_beats_config:
 767              	.LVL56:
 768              	.LFB127:
 362:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 363:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    configure transfer burst beats of peripheral
 365:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  pbeat: transfer burst beats
 370:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 371:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_SINGLE: peripheral transfer single burst
ARM GAS  /tmp/ccF6sdiM.s 			page 21


 372:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_4_BEAT: peripheral transfer 4-beat burst
 373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_8_BEAT: peripheral transfer 8-beat burst
 374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_16_BEAT: peripheral transfer 16-beat burst
 375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 376:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 377:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 378:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_periph_burst_beats_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t pbeat)
 379:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 769              		.loc 1 379 1 is_stmt 1 view -0
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 0
 772              		@ frame_needed = 0, uses_anonymous_args = 0
 773              		@ link register save eliminated.
 380:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 774              		.loc 1 380 5 view .LVU249
 381:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 382:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 775              		.loc 1 382 5 view .LVU250
 776              		.loc 1 382 11 is_stmt 0 view .LVU251
 777 0000 01EB4101 		add	r1, r1, r1, lsl #1
 778              	.LVL57:
 779              		.loc 1 382 11 view .LVU252
 780 0004 00EBC100 		add	r0, r0, r1, lsl #3
 781              	.LVL58:
 782              		.loc 1 382 9 view .LVU253
 783 0008 0369     		ldr	r3, [r0, #16]
 784              	.LVL59:
 383:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* assign regiser */
 384:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PBURST;
 785              		.loc 1 384 5 is_stmt 1 view .LVU254
 786              		.loc 1 384 9 is_stmt 0 view .LVU255
 787 000a 23F4C003 		bic	r3, r3, #6291456
 788              	.LVL60:
 385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl |= pbeat;
 789              		.loc 1 385 5 is_stmt 1 view .LVU256
 790              		.loc 1 385 9 is_stmt 0 view .LVU257
 791 000e 1343     		orrs	r3, r3, r2
 792              	.LVL61:
 386:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 793              		.loc 1 386 5 is_stmt 1 view .LVU258
 794              		.loc 1 386 37 is_stmt 0 view .LVU259
 795 0010 0361     		str	r3, [r0, #16]
 387:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 796              		.loc 1 387 1 view .LVU260
 797 0012 7047     		bx	lr
 798              		.cfi_endproc
 799              	.LFE127:
 801              		.section	.text.dma_memory_width_config,"ax",%progbits
 802              		.align	1
 803              		.global	dma_memory_width_config
 804              		.syntax unified
 805              		.thumb
 806              		.thumb_func
 808              	dma_memory_width_config:
 809              	.LVL62:
 810              	.LFB128:
 388:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
ARM GAS  /tmp/ccF6sdiM.s 			page 22


 389:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 390:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    configure transfer data size of memory
 391:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 392:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 393:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 394:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 395:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  msize: transfer data size of memory
 396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 397:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data size of memory is 8-bit
 398:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data size of memory is 16-bit
 399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data size of memory is 32-bit
 400:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 401:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 403:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t msize)
 404:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 811              		.loc 1 404 1 is_stmt 1 view -0
 812              		.cfi_startproc
 813              		@ args = 0, pretend = 0, frame = 0
 814              		@ frame_needed = 0, uses_anonymous_args = 0
 815              		@ link register save eliminated.
 405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 816              		.loc 1 405 5 view .LVU262
 406:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 407:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 817              		.loc 1 407 5 view .LVU263
 818              		.loc 1 407 11 is_stmt 0 view .LVU264
 819 0000 01EB4101 		add	r1, r1, r1, lsl #1
 820              	.LVL63:
 821              		.loc 1 407 11 view .LVU265
 822 0004 00EBC100 		add	r0, r0, r1, lsl #3
 823              	.LVL64:
 824              		.loc 1 407 9 view .LVU266
 825 0008 0369     		ldr	r3, [r0, #16]
 826              	.LVL65:
 408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* assign regiser */
 409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 827              		.loc 1 409 5 is_stmt 1 view .LVU267
 828              		.loc 1 409 9 is_stmt 0 view .LVU268
 829 000a 23F4C043 		bic	r3, r3, #24576
 830              	.LVL66:
 410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl |= msize;
 831              		.loc 1 410 5 is_stmt 1 view .LVU269
 832              		.loc 1 410 9 is_stmt 0 view .LVU270
 833 000e 1343     		orrs	r3, r3, r2
 834              	.LVL67:
 411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 835              		.loc 1 411 5 is_stmt 1 view .LVU271
 836              		.loc 1 411 37 is_stmt 0 view .LVU272
 837 0010 0361     		str	r3, [r0, #16]
 412:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 838              		.loc 1 412 1 view .LVU273
 839 0012 7047     		bx	lr
 840              		.cfi_endproc
 841              	.LFE128:
 843              		.section	.text.dma_periph_width_config,"ax",%progbits
 844              		.align	1
ARM GAS  /tmp/ccF6sdiM.s 			page 23


 845              		.global	dma_periph_width_config
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 850              	dma_periph_width_config:
 851              	.LVL68:
 852              	.LFB129:
 413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 414:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 415:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    configure transfer data size of peripheral
 416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 417:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 418:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 420:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  msize: transfer data size of peripheral
 421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data size of peripheral is 8-bit
 423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data size of peripheral is 16-bit
 424:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data size of peripheral is 32-bit
 425:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 426:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 428:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_periph_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t psize)
 429:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 853              		.loc 1 429 1 is_stmt 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		@ link register save eliminated.
 430:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 858              		.loc 1 430 5 view .LVU275
 431:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 432:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 859              		.loc 1 432 5 view .LVU276
 860              		.loc 1 432 11 is_stmt 0 view .LVU277
 861 0000 01EB4101 		add	r1, r1, r1, lsl #1
 862              	.LVL69:
 863              		.loc 1 432 11 view .LVU278
 864 0004 00EBC100 		add	r0, r0, r1, lsl #3
 865              	.LVL70:
 866              		.loc 1 432 9 view .LVU279
 867 0008 0369     		ldr	r3, [r0, #16]
 868              	.LVL71:
 433:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* assign regiser */
 434:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 869              		.loc 1 434 5 is_stmt 1 view .LVU280
 870              		.loc 1 434 9 is_stmt 0 view .LVU281
 871 000a 23F4C053 		bic	r3, r3, #6144
 872              	.LVL72:
 435:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl |= psize;
 873              		.loc 1 435 5 is_stmt 1 view .LVU282
 874              		.loc 1 435 9 is_stmt 0 view .LVU283
 875 000e 1343     		orrs	r3, r3, r2
 876              	.LVL73:
 436:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 877              		.loc 1 436 5 is_stmt 1 view .LVU284
 878              		.loc 1 436 37 is_stmt 0 view .LVU285
ARM GAS  /tmp/ccF6sdiM.s 			page 24


 879 0010 0361     		str	r3, [r0, #16]
 437:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 880              		.loc 1 437 1 view .LVU286
 881 0012 7047     		bx	lr
 882              		.cfi_endproc
 883              	.LFE129:
 885              		.section	.text.dma_memory_address_generation_config,"ax",%progbits
 886              		.align	1
 887              		.global	dma_memory_address_generation_config
 888              		.syntax unified
 889              		.thumb
 890              		.thumb_func
 892              	dma_memory_address_generation_config:
 893              	.LVL74:
 894              	.LFB130:
 438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 439:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 440:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    configure memory address generation generation_algorithm
 441:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 444:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 445:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  generation_algorithm: the address generation algorithm
 446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 447:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_INCREASE_ENABLE: next address of memory is increasing address mode
 448:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_INCREASE_DISABLE: next address of memory is fixed address mode
 449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 450:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 451:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 452:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_memory_address_generation_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t g
 453:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 895              		.loc 1 453 1 is_stmt 1 view -0
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 454:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == generation_algorithm) {
 900              		.loc 1 454 5 view .LVU288
 901              		.loc 1 454 7 is_stmt 0 view .LVU289
 902 0000 42B9     		cbnz	r2, .L40
 455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 903              		.loc 1 455 9 is_stmt 1 view .LVU290
 904              		.loc 1 455 41 is_stmt 0 view .LVU291
 905 0002 01EB4101 		add	r1, r1, r1, lsl #1
 906              	.LVL75:
 907              		.loc 1 455 41 view .LVU292
 908 0006 00EBC100 		add	r0, r0, r1, lsl #3
 909              	.LVL76:
 910              		.loc 1 455 41 view .LVU293
 911 000a 0369     		ldr	r3, [r0, #16]
 912 000c 43F48063 		orr	r3, r3, #1024
 913 0010 0361     		str	r3, [r0, #16]
 914 0012 7047     		bx	lr
 915              	.LVL77:
 916              	.L40:
 456:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 457:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
ARM GAS  /tmp/ccF6sdiM.s 			page 25


 917              		.loc 1 457 9 is_stmt 1 view .LVU294
 918              		.loc 1 457 41 is_stmt 0 view .LVU295
 919 0014 01EB4101 		add	r1, r1, r1, lsl #1
 920              	.LVL78:
 921              		.loc 1 457 41 view .LVU296
 922 0018 00EBC100 		add	r0, r0, r1, lsl #3
 923              	.LVL79:
 924              		.loc 1 457 41 view .LVU297
 925 001c 0369     		ldr	r3, [r0, #16]
 926 001e 23F48063 		bic	r3, r3, #1024
 927 0022 0361     		str	r3, [r0, #16]
 458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 459:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 928              		.loc 1 459 1 view .LVU298
 929 0024 7047     		bx	lr
 930              		.cfi_endproc
 931              	.LFE130:
 933              		.section	.text.dma_peripheral_address_generation_config,"ax",%progbits
 934              		.align	1
 935              		.global	dma_peripheral_address_generation_config
 936              		.syntax unified
 937              		.thumb
 938              		.thumb_func
 940              	dma_peripheral_address_generation_config:
 941              	.LVL80:
 942              	.LFB131:
 460:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 461:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 462:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    configure peripheral address generation_algorithm
 463:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 464:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 465:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 466:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 467:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  generation_algorithm: the address generation algorithm
 468:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 469:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_INCREASE_ENABLE: next address of peripheral is increasing address mode
 470:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_INCREASE_DISABLE: next address of peripheral is fixed address mode
 471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_INCREASE_FIX: increasing steps of peripheral address is fixed
 472:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 473:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_peripheral_address_generation_config(uint32_t dma_periph, dma_channel_enum channelx, uint8
 476:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 943              		.loc 1 476 1 is_stmt 1 view -0
 944              		.cfi_startproc
 945              		@ args = 0, pretend = 0, frame = 0
 946              		@ frame_needed = 0, uses_anonymous_args = 0
 947              		@ link register save eliminated.
 477:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == generation_algorithm) {
 948              		.loc 1 477 5 view .LVU300
 949              		.loc 1 477 7 is_stmt 0 view .LVU301
 950 0000 42B9     		cbnz	r2, .L43
 478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 951              		.loc 1 478 9 is_stmt 1 view .LVU302
 952              		.loc 1 478 41 is_stmt 0 view .LVU303
 953 0002 01EB4101 		add	r1, r1, r1, lsl #1
 954              	.LVL81:
ARM GAS  /tmp/ccF6sdiM.s 			page 26


 955              		.loc 1 478 41 view .LVU304
 956 0006 00EBC100 		add	r0, r0, r1, lsl #3
 957              	.LVL82:
 958              		.loc 1 478 41 view .LVU305
 959 000a 0369     		ldr	r3, [r0, #16]
 960 000c 43F40073 		orr	r3, r3, #512
 961 0010 0361     		str	r3, [r0, #16]
 962 0012 7047     		bx	lr
 963              	.LVL83:
 964              	.L43:
 479:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == generation_algorithm) {
 965              		.loc 1 479 12 is_stmt 1 view .LVU306
 966              		.loc 1 479 14 is_stmt 0 view .LVU307
 967 0014 012A     		cmp	r2, #1
 968 0016 0CD0     		beq	.L46
 480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 969              		.loc 1 482 9 is_stmt 1 view .LVU308
 970              		.loc 1 482 41 is_stmt 0 view .LVU309
 971 0018 01EB4101 		add	r1, r1, r1, lsl #1
 972              	.LVL84:
 973              		.loc 1 482 41 view .LVU310
 974 001c 00EBC100 		add	r0, r0, r1, lsl #3
 975              	.LVL85:
 976              		.loc 1 482 41 view .LVU311
 977 0020 0369     		ldr	r3, [r0, #16]
 978 0022 43F40073 		orr	r3, r3, #512
 979 0026 0361     		str	r3, [r0, #16]
 483:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 980              		.loc 1 483 9 is_stmt 1 view .LVU312
 981              		.loc 1 483 41 is_stmt 0 view .LVU313
 982 0028 0369     		ldr	r3, [r0, #16]
 983 002a 43F40043 		orr	r3, r3, #32768
 984 002e 0361     		str	r3, [r0, #16]
 484:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 485:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 985              		.loc 1 485 1 view .LVU314
 986 0030 7047     		bx	lr
 987              	.LVL86:
 988              	.L46:
 480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 989              		.loc 1 480 9 is_stmt 1 view .LVU315
 480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 990              		.loc 1 480 41 is_stmt 0 view .LVU316
 991 0032 01EB4101 		add	r1, r1, r1, lsl #1
 992              	.LVL87:
 480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 993              		.loc 1 480 41 view .LVU317
 994 0036 00EBC100 		add	r0, r0, r1, lsl #3
 995              	.LVL88:
 480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 996              		.loc 1 480 41 view .LVU318
 997 003a 0369     		ldr	r3, [r0, #16]
 998 003c 23F40073 		bic	r3, r3, #512
 999 0040 0361     		str	r3, [r0, #16]
 1000 0042 7047     		bx	lr
ARM GAS  /tmp/ccF6sdiM.s 			page 27


 1001              		.cfi_endproc
 1002              	.LFE131:
 1004              		.section	.text.dma_circulation_enable,"ax",%progbits
 1005              		.align	1
 1006              		.global	dma_circulation_enable
 1007              		.syntax unified
 1008              		.thumb
 1009              		.thumb_func
 1011              	dma_circulation_enable:
 1012              	.LVL89:
 1013              	.LFB132:
 486:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 487:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 488:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    enable DMA circulation mode
 489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 490:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 491:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 493:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 494:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 495:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)
 497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1014              		.loc 1 497 1 is_stmt 1 view -0
 1015              		.cfi_startproc
 1016              		@ args = 0, pretend = 0, frame = 0
 1017              		@ frame_needed = 0, uses_anonymous_args = 0
 1018              		@ link register save eliminated.
 498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 1019              		.loc 1 498 5 view .LVU320
 1020              		.loc 1 498 37 is_stmt 0 view .LVU321
 1021 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1022              	.LVL90:
 1023              		.loc 1 498 37 view .LVU322
 1024 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1025              	.LVL91:
 1026              		.loc 1 498 37 view .LVU323
 1027 0008 0369     		ldr	r3, [r0, #16]
 1028 000a 43F48073 		orr	r3, r3, #256
 1029 000e 0361     		str	r3, [r0, #16]
 499:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1030              		.loc 1 499 1 view .LVU324
 1031 0010 7047     		bx	lr
 1032              		.cfi_endproc
 1033              	.LFE132:
 1035              		.section	.text.dma_circulation_disable,"ax",%progbits
 1036              		.align	1
 1037              		.global	dma_circulation_disable
 1038              		.syntax unified
 1039              		.thumb
 1040              		.thumb_func
 1042              	dma_circulation_disable:
 1043              	.LVL92:
 1044              	.LFB133:
 500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 501:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    disable DMA circulation mode
ARM GAS  /tmp/ccF6sdiM.s 			page 28


 503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 505:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 506:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 509:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 510:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)
 511:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1045              		.loc 1 511 1 is_stmt 1 view -0
 1046              		.cfi_startproc
 1047              		@ args = 0, pretend = 0, frame = 0
 1048              		@ frame_needed = 0, uses_anonymous_args = 0
 1049              		@ link register save eliminated.
 512:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 1050              		.loc 1 512 5 view .LVU326
 1051              		.loc 1 512 37 is_stmt 0 view .LVU327
 1052 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1053              	.LVL93:
 1054              		.loc 1 512 37 view .LVU328
 1055 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1056              	.LVL94:
 1057              		.loc 1 512 37 view .LVU329
 1058 0008 0369     		ldr	r3, [r0, #16]
 1059 000a 23F48073 		bic	r3, r3, #256
 1060 000e 0361     		str	r3, [r0, #16]
 513:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1061              		.loc 1 513 1 view .LVU330
 1062 0010 7047     		bx	lr
 1063              		.cfi_endproc
 1064              	.LFE133:
 1066              		.section	.text.dma_channel_enable,"ax",%progbits
 1067              		.align	1
 1068              		.global	dma_channel_enable
 1069              		.syntax unified
 1070              		.thumb
 1071              		.thumb_func
 1073              	dma_channel_enable:
 1074              	.LVL95:
 1075              	.LFB134:
 514:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 516:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    enable DMA channel
 517:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 518:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 520:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 521:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 522:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 524:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)
 525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1076              		.loc 1 525 1 is_stmt 1 view -0
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 0
 1079              		@ frame_needed = 0, uses_anonymous_args = 0
 1080              		@ link register save eliminated.
ARM GAS  /tmp/ccF6sdiM.s 			page 29


 526:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CHEN;
 1081              		.loc 1 526 5 view .LVU332
 1082              		.loc 1 526 37 is_stmt 0 view .LVU333
 1083 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1084              	.LVL96:
 1085              		.loc 1 526 37 view .LVU334
 1086 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1087              	.LVL97:
 1088              		.loc 1 526 37 view .LVU335
 1089 0008 0369     		ldr	r3, [r0, #16]
 1090 000a 43F00103 		orr	r3, r3, #1
 1091 000e 0361     		str	r3, [r0, #16]
 527:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1092              		.loc 1 527 1 view .LVU336
 1093 0010 7047     		bx	lr
 1094              		.cfi_endproc
 1095              	.LFE134:
 1097              		.section	.text.dma_channel_disable,"ax",%progbits
 1098              		.align	1
 1099              		.global	dma_channel_disable
 1100              		.syntax unified
 1101              		.thumb
 1102              		.thumb_func
 1104              	dma_channel_disable:
 1105              	.LVL98:
 1106              	.LFB135:
 528:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 529:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 530:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    disable DMA channel
 531:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 532:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 533:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 535:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 536:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 537:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 538:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)
 539:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1107              		.loc 1 539 1 is_stmt 1 view -0
 1108              		.cfi_startproc
 1109              		@ args = 0, pretend = 0, frame = 0
 1110              		@ frame_needed = 0, uses_anonymous_args = 0
 1111              		@ link register save eliminated.
 540:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
 1112              		.loc 1 540 5 view .LVU338
 1113              		.loc 1 540 37 is_stmt 0 view .LVU339
 1114 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1115              	.LVL99:
 1116              		.loc 1 540 37 view .LVU340
 1117 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1118              	.LVL100:
 1119              		.loc 1 540 37 view .LVU341
 1120 0008 0369     		ldr	r3, [r0, #16]
 1121 000a 23F00103 		bic	r3, r3, #1
 1122 000e 0361     		str	r3, [r0, #16]
 541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1123              		.loc 1 541 1 view .LVU342
ARM GAS  /tmp/ccF6sdiM.s 			page 30


 1124 0010 7047     		bx	lr
 1125              		.cfi_endproc
 1126              	.LFE135:
 1128              		.section	.text.dma_transfer_direction_config,"ax",%progbits
 1129              		.align	1
 1130              		.global	dma_transfer_direction_config
 1131              		.syntax unified
 1132              		.thumb
 1133              		.thumb_func
 1135              	dma_transfer_direction_config:
 1136              	.LVL101:
 1137              	.LFB136:
 542:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 543:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 544:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    configure the direction of  data transfer on the channel
 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 547:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 549:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  direction: specify the direction of  data transfer
 550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_TO_MEMORY: read from peripheral and write to memory
 552:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_TO_PERIPH: read from memory and write to peripheral
 553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_TO_MEMORY: read from memory and write to memory
 554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 555:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t directio
 558:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1138              		.loc 1 558 1 is_stmt 1 view -0
 1139              		.cfi_startproc
 1140              		@ args = 0, pretend = 0, frame = 0
 1141              		@ frame_needed = 0, uses_anonymous_args = 0
 1142              		@ link register save eliminated.
 559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 1143              		.loc 1 559 5 view .LVU344
 560:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 561:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 1144              		.loc 1 561 5 view .LVU345
 1145              		.loc 1 561 11 is_stmt 0 view .LVU346
 1146 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1147              	.LVL102:
 1148              		.loc 1 561 11 view .LVU347
 1149 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1150              	.LVL103:
 1151              		.loc 1 561 9 view .LVU348
 1152 0008 0369     		ldr	r3, [r0, #16]
 1153              	.LVL104:
 562:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* assign regiser */
 563:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_TM;
 1154              		.loc 1 563 5 is_stmt 1 view .LVU349
 1155              		.loc 1 563 9 is_stmt 0 view .LVU350
 1156 000a 23F0C003 		bic	r3, r3, #192
 1157              	.LVL105:
 564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl |= direction;
 1158              		.loc 1 564 5 is_stmt 1 view .LVU351
 1159              		.loc 1 564 9 is_stmt 0 view .LVU352
ARM GAS  /tmp/ccF6sdiM.s 			page 31


 1160 000e 1A43     		orrs	r2, r2, r3
 1161              	.LVL106:
 565:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 566:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1162              		.loc 1 566 5 is_stmt 1 view .LVU353
 1163              		.loc 1 566 37 is_stmt 0 view .LVU354
 1164 0010 0261     		str	r2, [r0, #16]
 567:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1165              		.loc 1 567 1 view .LVU355
 1166 0012 7047     		bx	lr
 1167              		.cfi_endproc
 1168              	.LFE136:
 1170              		.section	.text.dma_switch_buffer_mode_config,"ax",%progbits
 1171              		.align	1
 1172              		.global	dma_switch_buffer_mode_config
 1173              		.syntax unified
 1174              		.thumb
 1175              		.thumb_func
 1177              	dma_switch_buffer_mode_config:
 1178              	.LVL107:
 1179              	.LFB137:
 568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 570:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    DMA switch buffer mode config
 571:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 572:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 573:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 574:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 575:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  memory1_addr: memory1 base address
 576:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  memory_select: DMA_MEMORY_0 or DMA_MEMORY_1
 577:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 578:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 579:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 580:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_switch_buffer_mode_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t memory1
 581:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1180              		.loc 1 581 1 is_stmt 1 view -0
 1181              		.cfi_startproc
 1182              		@ args = 0, pretend = 0, frame = 0
 1183              		@ frame_needed = 0, uses_anonymous_args = 0
 1184              		@ link register save eliminated.
 582:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* configure memory1 base address */
 583:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHM1ADDR(dma_periph, channelx) = memory1_addr;
 1185              		.loc 1 583 5 view .LVU357
 1186 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1187              	.LVL108:
 1188              		.loc 1 583 5 is_stmt 0 view .LVU358
 1189 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1190              	.LVL109:
 1191              		.loc 1 583 40 view .LVU359
 1192 0008 0262     		str	r2, [r0, #32]
 584:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 585:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_0 == memory_select) {
 1193              		.loc 1 585 5 is_stmt 1 view .LVU360
 1194              		.loc 1 585 7 is_stmt 0 view .LVU361
 1195 000a 23B9     		cbnz	r3, .L53
 586:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MBS;
 1196              		.loc 1 586 9 is_stmt 1 view .LVU362
ARM GAS  /tmp/ccF6sdiM.s 			page 32


 1197              		.loc 1 586 41 is_stmt 0 view .LVU363
 1198 000c 0369     		ldr	r3, [r0, #16]
 1199              	.LVL110:
 1200              		.loc 1 586 41 view .LVU364
 1201 000e 23F40023 		bic	r3, r3, #524288
 1202 0012 0361     		str	r3, [r0, #16]
 1203 0014 7047     		bx	lr
 1204              	.LVL111:
 1205              	.L53:
 587:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 588:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MBS;
 1206              		.loc 1 588 9 is_stmt 1 view .LVU365
 1207              		.loc 1 588 41 is_stmt 0 view .LVU366
 1208 0016 0369     		ldr	r3, [r0, #16]
 1209              	.LVL112:
 1210              		.loc 1 588 41 view .LVU367
 1211 0018 43F40023 		orr	r3, r3, #524288
 1212 001c 0361     		str	r3, [r0, #16]
 589:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 590:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1213              		.loc 1 590 1 view .LVU368
 1214 001e 7047     		bx	lr
 1215              		.cfi_endproc
 1216              	.LFE137:
 1218              		.section	.text.dma_using_memory_get,"ax",%progbits
 1219              		.align	1
 1220              		.global	dma_using_memory_get
 1221              		.syntax unified
 1222              		.thumb
 1223              		.thumb_func
 1225              	dma_using_memory_get:
 1226              	.LVL113:
 1227              	.LFB138:
 591:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 592:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    DMA using memory get
 594:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 595:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 596:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 597:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 599:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     the using memory
 600:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 601:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** uint32_t dma_using_memory_get(uint32_t dma_periph, dma_channel_enum channelx)
 602:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1228              		.loc 1 602 1 is_stmt 1 view -0
 1229              		.cfi_startproc
 1230              		@ args = 0, pretend = 0, frame = 0
 1231              		@ frame_needed = 0, uses_anonymous_args = 0
 1232              		@ link register save eliminated.
 603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if((DMA_CHCTL(dma_periph, channelx)) & DMA_CHXCTL_MBS) {
 1233              		.loc 1 603 5 view .LVU370
 1234              		.loc 1 603 9 is_stmt 0 view .LVU371
 1235 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1236              	.LVL114:
 1237              		.loc 1 603 9 view .LVU372
 1238 0004 00EBC101 		add	r1, r0, r1, lsl #3
ARM GAS  /tmp/ccF6sdiM.s 			page 33


 1239 0008 0869     		ldr	r0, [r1, #16]
 1240              	.LVL115:
 1241              		.loc 1 603 7 view .LVU373
 1242 000a 10F40020 		ands	r0, r0, #524288
 1243 000e 00D0     		beq	.L55
 604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         return DMA_MEMORY_1;
 1244              		.loc 1 604 16 view .LVU374
 1245 0010 0120     		movs	r0, #1
 1246              	.L55:
 605:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 606:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         return DMA_MEMORY_0;
 607:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 608:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1247              		.loc 1 608 1 view .LVU375
 1248 0012 7047     		bx	lr
 1249              		.cfi_endproc
 1250              	.LFE138:
 1252              		.section	.text.dma_channel_subperipheral_select,"ax",%progbits
 1253              		.align	1
 1254              		.global	dma_channel_subperipheral_select
 1255              		.syntax unified
 1256              		.thumb
 1257              		.thumb_func
 1259              	dma_channel_subperipheral_select:
 1260              	.LVL116:
 1261              	.LFB139:
 609:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 610:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 611:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    DMA channel peripheral select
 612:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 613:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 615:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  sub_periph: specify DMA channel peripheral
 617:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_SUBPERIx(x=0..7)
 618:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 619:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 620:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 621:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_channel_subperipheral_select(uint32_t dma_periph, dma_channel_enum channelx, dma_subperiph
 622:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1262              		.loc 1 622 1 is_stmt 1 view -0
 1263              		.cfi_startproc
 1264              		@ args = 0, pretend = 0, frame = 0
 1265              		@ frame_needed = 0, uses_anonymous_args = 0
 1266              		@ link register save eliminated.
 623:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 1267              		.loc 1 623 5 view .LVU377
 624:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 625:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 1268              		.loc 1 625 5 view .LVU378
 1269              		.loc 1 625 11 is_stmt 0 view .LVU379
 1270 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1271              	.LVL117:
 1272              		.loc 1 625 11 view .LVU380
 1273 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1274              	.LVL118:
 1275              		.loc 1 625 9 view .LVU381
ARM GAS  /tmp/ccF6sdiM.s 			page 34


 1276 0008 0369     		ldr	r3, [r0, #16]
 1277              	.LVL119:
 626:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     /* assign regiser */
 627:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PERIEN;
 1278              		.loc 1 627 5 is_stmt 1 view .LVU382
 1279              		.loc 1 627 9 is_stmt 0 view .LVU383
 1280 000a 23F06063 		bic	r3, r3, #234881024
 1281              	.LVL120:
 628:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     ctl |= ((uint32_t)sub_periph << CHXCTL_PERIEN_OFFSET);
 1282              		.loc 1 628 5 is_stmt 1 view .LVU384
 1283              		.loc 1 628 9 is_stmt 0 view .LVU385
 1284 000e 43EA4263 		orr	r3, r3, r2, lsl #25
 1285              	.LVL121:
 629:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 630:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1286              		.loc 1 630 5 is_stmt 1 view .LVU386
 1287              		.loc 1 630 37 is_stmt 0 view .LVU387
 1288 0012 0361     		str	r3, [r0, #16]
 631:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1289              		.loc 1 631 1 view .LVU388
 1290 0014 7047     		bx	lr
 1291              		.cfi_endproc
 1292              	.LFE139:
 1294              		.section	.text.dma_flow_controller_config,"ax",%progbits
 1295              		.align	1
 1296              		.global	dma_flow_controller_config
 1297              		.syntax unified
 1298              		.thumb
 1299              		.thumb_func
 1301              	dma_flow_controller_config:
 1302              	.LVL122:
 1303              	.LFB140:
 632:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 633:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 634:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    DMA flow controller configure
 635:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 636:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 637:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 638:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 639:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  controller: specify DMA flow controler
 640:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 641:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_FLOW_CONTROLLER_DMA: DMA is the flow controller
 642:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_FLOW_CONTROLLER_PERI: peripheral is the flow controller
 643:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 644:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 645:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 646:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_flow_controller_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t controller
 647:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1304              		.loc 1 647 1 is_stmt 1 view -0
 1305              		.cfi_startproc
 1306              		@ args = 0, pretend = 0, frame = 0
 1307              		@ frame_needed = 0, uses_anonymous_args = 0
 1308              		@ link register save eliminated.
 648:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(DMA_FLOW_CONTROLLER_DMA == controller) {
 1309              		.loc 1 648 5 view .LVU390
 1310              		.loc 1 648 7 is_stmt 0 view .LVU391
 1311 0000 42B9     		cbnz	r2, .L59
ARM GAS  /tmp/ccF6sdiM.s 			page 35


 649:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_TFCS;
 1312              		.loc 1 649 9 is_stmt 1 view .LVU392
 1313              		.loc 1 649 41 is_stmt 0 view .LVU393
 1314 0002 01EB4101 		add	r1, r1, r1, lsl #1
 1315              	.LVL123:
 1316              		.loc 1 649 41 view .LVU394
 1317 0006 00EBC100 		add	r0, r0, r1, lsl #3
 1318              	.LVL124:
 1319              		.loc 1 649 41 view .LVU395
 1320 000a 0369     		ldr	r3, [r0, #16]
 1321 000c 23F02003 		bic	r3, r3, #32
 1322 0010 0361     		str	r3, [r0, #16]
 1323 0012 7047     		bx	lr
 1324              	.LVL125:
 1325              	.L59:
 650:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 651:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_TFCS;
 1326              		.loc 1 651 9 is_stmt 1 view .LVU396
 1327              		.loc 1 651 41 is_stmt 0 view .LVU397
 1328 0014 01EB4101 		add	r1, r1, r1, lsl #1
 1329              	.LVL126:
 1330              		.loc 1 651 41 view .LVU398
 1331 0018 00EBC100 		add	r0, r0, r1, lsl #3
 1332              	.LVL127:
 1333              		.loc 1 651 41 view .LVU399
 1334 001c 0369     		ldr	r3, [r0, #16]
 1335 001e 43F02003 		orr	r3, r3, #32
 1336 0022 0361     		str	r3, [r0, #16]
 652:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 653:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1337              		.loc 1 653 1 view .LVU400
 1338 0024 7047     		bx	lr
 1339              		.cfi_endproc
 1340              	.LFE140:
 1342              		.section	.text.dma_switch_buffer_mode_enable,"ax",%progbits
 1343              		.align	1
 1344              		.global	dma_switch_buffer_mode_enable
 1345              		.syntax unified
 1346              		.thumb
 1347              		.thumb_func
 1349              	dma_switch_buffer_mode_enable:
 1350              	.LVL128:
 1351              	.LFB141:
 654:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 655:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 656:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    DMA switch buffer mode enable
 657:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 658:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 659:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 660:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 661:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  newvalue: ENABLE or DISABLE
 662:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 663:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 664:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 665:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_switch_buffer_mode_enable(uint32_t dma_periph, dma_channel_enum channelx, ControlStatus ne
 666:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1352              		.loc 1 666 1 is_stmt 1 view -0
ARM GAS  /tmp/ccF6sdiM.s 			page 36


 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 0
 1355              		@ frame_needed = 0, uses_anonymous_args = 0
 1356              		@ link register save eliminated.
 667:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(ENABLE == newvalue) {
 1357              		.loc 1 667 5 view .LVU402
 1358              		.loc 1 667 7 is_stmt 0 view .LVU403
 1359 0000 012A     		cmp	r2, #1
 1360 0002 08D0     		beq	.L64
 668:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         /* switch buffer mode enable */
 669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_SBMEN;
 670:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 671:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         /* switch buffer mode disable */
 672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_SBMEN;
 1361              		.loc 1 672 9 is_stmt 1 view .LVU404
 1362              		.loc 1 672 41 is_stmt 0 view .LVU405
 1363 0004 01EB4101 		add	r1, r1, r1, lsl #1
 1364              	.LVL129:
 1365              		.loc 1 672 41 view .LVU406
 1366 0008 00EBC100 		add	r0, r0, r1, lsl #3
 1367              	.LVL130:
 1368              		.loc 1 672 41 view .LVU407
 1369 000c 0369     		ldr	r3, [r0, #16]
 1370 000e 23F48023 		bic	r3, r3, #262144
 1371 0012 0361     		str	r3, [r0, #16]
 673:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 674:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1372              		.loc 1 674 1 view .LVU408
 1373 0014 7047     		bx	lr
 1374              	.LVL131:
 1375              	.L64:
 669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 1376              		.loc 1 669 9 is_stmt 1 view .LVU409
 669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 1377              		.loc 1 669 41 is_stmt 0 view .LVU410
 1378 0016 01EB4101 		add	r1, r1, r1, lsl #1
 1379              	.LVL132:
 669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 1380              		.loc 1 669 41 view .LVU411
 1381 001a 00EBC100 		add	r0, r0, r1, lsl #3
 1382              	.LVL133:
 669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 1383              		.loc 1 669 41 view .LVU412
 1384 001e 0369     		ldr	r3, [r0, #16]
 1385 0020 43F48023 		orr	r3, r3, #262144
 1386 0024 0361     		str	r3, [r0, #16]
 1387 0026 7047     		bx	lr
 1388              		.cfi_endproc
 1389              	.LFE141:
 1391              		.section	.text.dma_fifo_status_get,"ax",%progbits
 1392              		.align	1
 1393              		.global	dma_fifo_status_get
 1394              		.syntax unified
 1395              		.thumb
 1396              		.thumb_func
 1398              	dma_fifo_status_get:
 1399              	.LVL134:
ARM GAS  /tmp/ccF6sdiM.s 			page 37


 1400              	.LFB142:
 675:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 676:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 677:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    DMA FIFO status get
 678:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 679:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 680:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 681:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 682:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 683:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     the using memory
 684:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 685:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** uint32_t dma_fifo_status_get(uint32_t dma_periph, dma_channel_enum channelx)
 686:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1401              		.loc 1 686 1 is_stmt 1 view -0
 1402              		.cfi_startproc
 1403              		@ args = 0, pretend = 0, frame = 0
 1404              		@ frame_needed = 0, uses_anonymous_args = 0
 1405              		@ link register save eliminated.
 687:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     return (DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FCNT);
 1406              		.loc 1 687 5 view .LVU414
 1407              		.loc 1 687 13 is_stmt 0 view .LVU415
 1408 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1409              	.LVL135:
 1410              		.loc 1 687 13 view .LVU416
 1411 0004 00EBC101 		add	r1, r0, r1, lsl #3
 1412              		.loc 1 687 46 view .LVU417
 1413 0008 486A     		ldr	r0, [r1, #36]
 1414              	.LVL136:
 688:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1415              		.loc 1 688 1 view .LVU418
 1416 000a 00F03800 		and	r0, r0, #56
 1417 000e 7047     		bx	lr
 1418              		.cfi_endproc
 1419              	.LFE142:
 1421              		.section	.text.dma_flag_get,"ax",%progbits
 1422              		.align	1
 1423              		.global	dma_flag_get
 1424              		.syntax unified
 1425              		.thumb
 1426              		.thumb_func
 1428              	dma_flag_get:
 1429              	.LVL137:
 1430              	.LFB143:
 689:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 690:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    get DMA flag is set or not
 692:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 693:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 694:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 695:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  flag: specify get which flag
 697:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 698:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FEE: FIFO error and exception flag
 699:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_SDE: single data mode exception flag
 700:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_TAE: transfer access error flag
 701:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag
 702:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FTF: full transger finish flag
ARM GAS  /tmp/ccF6sdiM.s 			page 38


 703:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 704:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     FlagStatus: SET or RESET
 705:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 706:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 707:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1431              		.loc 1 707 1 is_stmt 1 view -0
 1432              		.cfi_startproc
 1433              		@ args = 0, pretend = 0, frame = 0
 1434              		@ frame_needed = 0, uses_anonymous_args = 0
 1435              		@ link register save eliminated.
 708:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1436              		.loc 1 708 5 view .LVU420
 1437              		.loc 1 708 7 is_stmt 0 view .LVU421
 1438 0000 0329     		cmp	r1, #3
 1439 0002 0CD8     		bhi	.L67
 709:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         if(DMA_INTF0(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1440              		.loc 1 709 9 is_stmt 1 view .LVU422
 1441              		.loc 1 709 12 is_stmt 0 view .LVU423
 1442 0004 0368     		ldr	r3, [r0]
 1443              		.loc 1 709 36 view .LVU424
 1444 0006 01EB4100 		add	r0, r1, r1, lsl #1
 1445              	.LVL138:
 1446              		.loc 1 709 36 view .LVU425
 1447 000a C1F34001 		ubfx	r1, r1, #1, #1
 1448              	.LVL139:
 1449              		.loc 1 709 36 view .LVU426
 1450 000e 8900     		lsls	r1, r1, #2
 1451 0010 01EB4001 		add	r1, r1, r0, lsl #1
 1452 0014 8A40     		lsls	r2, r2, r1
 1453              	.LVL140:
 1454              		.loc 1 709 11 view .LVU427
 1455 0016 1342     		tst	r3, r2
 1456 0018 10D0     		beq	.L69
 710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             return SET;
 1457              		.loc 1 710 20 view .LVU428
 1458 001a 0120     		movs	r0, #1
 1459 001c 7047     		bx	lr
 1460              	.LVL141:
 1461              	.L67:
 711:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         } else {
 712:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             return RESET;
 713:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         }
 714:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 715:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
 1462              		.loc 1 715 9 is_stmt 1 view .LVU429
 1463              		.loc 1 715 18 is_stmt 0 view .LVU430
 1464 001e 0439     		subs	r1, r1, #4
 1465              	.LVL142:
 1466              		.loc 1 715 18 view .LVU431
 1467 0020 C9B2     		uxtb	r1, r1
 1468              	.LVL143:
 716:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         if(DMA_INTF1(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1469              		.loc 1 716 9 is_stmt 1 view .LVU432
 1470              		.loc 1 716 12 is_stmt 0 view .LVU433
 1471 0022 4368     		ldr	r3, [r0, #4]
 1472              		.loc 1 716 36 view .LVU434
 1473 0024 01EB4100 		add	r0, r1, r1, lsl #1
ARM GAS  /tmp/ccF6sdiM.s 			page 39


 1474              	.LVL144:
 1475              		.loc 1 716 36 view .LVU435
 1476 0028 C1F34001 		ubfx	r1, r1, #1, #1
 1477              	.LVL145:
 1478              		.loc 1 716 36 view .LVU436
 1479 002c 8900     		lsls	r1, r1, #2
 1480 002e 01EB4001 		add	r1, r1, r0, lsl #1
 1481 0032 8A40     		lsls	r2, r2, r1
 1482              	.LVL146:
 1483              		.loc 1 716 11 view .LVU437
 1484 0034 1342     		tst	r3, r2
 1485 0036 03D0     		beq	.L70
 717:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             return SET;
 1486              		.loc 1 717 20 view .LVU438
 1487 0038 0120     		movs	r0, #1
 1488 003a 7047     		bx	lr
 1489              	.LVL147:
 1490              	.L69:
 712:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         }
 1491              		.loc 1 712 20 view .LVU439
 1492 003c 0020     		movs	r0, #0
 1493 003e 7047     		bx	lr
 1494              	.LVL148:
 1495              	.L70:
 718:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         } else {
 719:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             return RESET;
 1496              		.loc 1 719 20 view .LVU440
 1497 0040 0020     		movs	r0, #0
 720:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         }
 721:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 722:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1498              		.loc 1 722 1 view .LVU441
 1499 0042 7047     		bx	lr
 1500              		.cfi_endproc
 1501              	.LFE143:
 1503              		.section	.text.dma_flag_clear,"ax",%progbits
 1504              		.align	1
 1505              		.global	dma_flag_clear
 1506              		.syntax unified
 1507              		.thumb
 1508              		.thumb_func
 1510              	dma_flag_clear:
 1511              	.LVL149:
 1512              	.LFB144:
 723:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 724:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    clear DMA a channel flag
 726:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 727:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 728:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 729:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 730:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  flag: specify get which flag
 731:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 732:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FEE: FIFO error and exception flag
 733:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_SDE: single data mode exception flag
 734:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_TAE: transfer access error flag
 735:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag
ARM GAS  /tmp/ccF6sdiM.s 			page 40


 736:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FTF: full transger finish flag
 737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 738:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 739:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 740:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 741:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1513              		.loc 1 741 1 is_stmt 1 view -0
 1514              		.cfi_startproc
 1515              		@ args = 0, pretend = 0, frame = 0
 1516              		@ frame_needed = 0, uses_anonymous_args = 0
 1517              		@ link register save eliminated.
 742:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1518              		.loc 1 742 5 view .LVU443
 1519              		.loc 1 742 7 is_stmt 0 view .LVU444
 1520 0000 0329     		cmp	r1, #3
 1521 0002 0BD8     		bhi	.L72
 743:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_INTC0(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1522              		.loc 1 743 9 is_stmt 1 view .LVU445
 1523              		.loc 1 743 31 is_stmt 0 view .LVU446
 1524 0004 8368     		ldr	r3, [r0, #8]
 1525              		.loc 1 743 34 view .LVU447
 1526 0006 01EB410C 		add	ip, r1, r1, lsl #1
 1527 000a C1F34001 		ubfx	r1, r1, #1, #1
 1528              	.LVL150:
 1529              		.loc 1 743 34 view .LVU448
 1530 000e 8900     		lsls	r1, r1, #2
 1531 0010 01EB4C01 		add	r1, r1, ip, lsl #1
 1532 0014 8A40     		lsls	r2, r2, r1
 1533              	.LVL151:
 1534              		.loc 1 743 31 view .LVU449
 1535 0016 1A43     		orrs	r2, r2, r3
 1536 0018 8260     		str	r2, [r0, #8]
 1537 001a 7047     		bx	lr
 1538              	.LVL152:
 1539              	.L72:
 744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 745:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
 1540              		.loc 1 745 9 is_stmt 1 view .LVU450
 1541              		.loc 1 745 18 is_stmt 0 view .LVU451
 1542 001c 0439     		subs	r1, r1, #4
 1543              	.LVL153:
 1544              		.loc 1 745 18 view .LVU452
 1545 001e C9B2     		uxtb	r1, r1
 1546              	.LVL154:
 746:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1547              		.loc 1 746 9 is_stmt 1 view .LVU453
 1548              		.loc 1 746 31 is_stmt 0 view .LVU454
 1549 0020 C368     		ldr	r3, [r0, #12]
 1550              		.loc 1 746 34 view .LVU455
 1551 0022 01EB410C 		add	ip, r1, r1, lsl #1
 1552 0026 C1F34001 		ubfx	r1, r1, #1, #1
 1553              	.LVL155:
 1554              		.loc 1 746 34 view .LVU456
 1555 002a 8900     		lsls	r1, r1, #2
 1556 002c 01EB4C01 		add	r1, r1, ip, lsl #1
 1557 0030 8A40     		lsls	r2, r2, r1
 1558              	.LVL156:
ARM GAS  /tmp/ccF6sdiM.s 			page 41


 1559              		.loc 1 746 31 view .LVU457
 1560 0032 1A43     		orrs	r2, r2, r3
 1561 0034 C260     		str	r2, [r0, #12]
 747:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 748:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1562              		.loc 1 748 1 view .LVU458
 1563 0036 7047     		bx	lr
 1564              		.cfi_endproc
 1565              	.LFE144:
 1567              		.section	.text.dma_interrupt_enable,"ax",%progbits
 1568              		.align	1
 1569              		.global	dma_interrupt_enable
 1570              		.syntax unified
 1571              		.thumb
 1572              		.thumb_func
 1574              	dma_interrupt_enable:
 1575              	.LVL157:
 1576              	.LFB145:
 749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 751:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    enable DMA interrupt
 752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 753:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 754:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 755:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 756:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  source: specify which interrupt to enbale
 757:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameters can be selected which are shown as below:
 758:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_SDEIE: single data mode exception interrupt enable
 759:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_TAEIE: tranfer access error interrupt enable
 760:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_HTFIE: half transfer finish interrupt enable
 761:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_FTFIE: full transfer finish interrupt enable
 762:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXFCTL_FEEIE: FIFO exception interrupt enable
 763:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 764:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 765:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 766:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 767:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1577              		.loc 1 767 1 is_stmt 1 view -0
 1578              		.cfi_startproc
 1579              		@ args = 0, pretend = 0, frame = 0
 1580              		@ frame_needed = 0, uses_anonymous_args = 0
 1581              		@ link register save eliminated.
 768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1582              		.loc 1 768 5 view .LVU460
 1583              		.loc 1 768 7 is_stmt 0 view .LVU461
 1584 0000 802A     		cmp	r2, #128
 1585 0002 07D0     		beq	.L75
 769:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= source;
 1586              		.loc 1 769 9 is_stmt 1 view .LVU462
 1587              		.loc 1 769 41 is_stmt 0 view .LVU463
 1588 0004 01EB4101 		add	r1, r1, r1, lsl #1
 1589              	.LVL158:
 1590              		.loc 1 769 41 view .LVU464
 1591 0008 00EBC100 		add	r0, r0, r1, lsl #3
 1592              	.LVL159:
 1593              		.loc 1 769 41 view .LVU465
 1594 000c 0369     		ldr	r3, [r0, #16]
ARM GAS  /tmp/ccF6sdiM.s 			page 42


 1595 000e 1A43     		orrs	r2, r2, r3
 1596              	.LVL160:
 1597              		.loc 1 769 41 view .LVU466
 1598 0010 0261     		str	r2, [r0, #16]
 1599 0012 7047     		bx	lr
 1600              	.LVL161:
 1601              	.L75:
 770:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 771:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHFCTL(dma_periph, channelx) |= source;
 1602              		.loc 1 771 9 is_stmt 1 view .LVU467
 1603              		.loc 1 771 42 is_stmt 0 view .LVU468
 1604 0014 01EB4101 		add	r1, r1, r1, lsl #1
 1605              	.LVL162:
 1606              		.loc 1 771 42 view .LVU469
 1607 0018 00EBC100 		add	r0, r0, r1, lsl #3
 1608              	.LVL163:
 1609              		.loc 1 771 42 view .LVU470
 1610 001c 436A     		ldr	r3, [r0, #36]
 1611 001e 1A43     		orrs	r2, r2, r3
 1612              	.LVL164:
 1613              		.loc 1 771 42 view .LVU471
 1614 0020 4262     		str	r2, [r0, #36]
 772:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 773:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1615              		.loc 1 773 1 view .LVU472
 1616 0022 7047     		bx	lr
 1617              		.cfi_endproc
 1618              	.LFE145:
 1620              		.section	.text.dma_interrupt_disable,"ax",%progbits
 1621              		.align	1
 1622              		.global	dma_interrupt_disable
 1623              		.syntax unified
 1624              		.thumb
 1625              		.thumb_func
 1627              	dma_interrupt_disable:
 1628              	.LVL165:
 1629              	.LFB146:
 774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 776:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    disable DMA interrupt
 777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 778:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 779:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 780:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 781:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  source: specify which interrupt to disbale
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameters can be selected which are shown as below:
 783:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_SDEIE: single data mode exception interrupt enable
 784:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_TAEIE: tranfer access error interrupt enable
 785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_HTFIE: half transfer finish interrupt enable
 786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_FTFIE: full transfer finish interrupt enable
 787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXFCTL_FEEIE: FIFO exception interrupt enable
 788:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 789:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 790:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 792:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1630              		.loc 1 792 1 is_stmt 1 view -0
ARM GAS  /tmp/ccF6sdiM.s 			page 43


 1631              		.cfi_startproc
 1632              		@ args = 0, pretend = 0, frame = 0
 1633              		@ frame_needed = 0, uses_anonymous_args = 0
 1634              		@ link register save eliminated.
 793:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1635              		.loc 1 793 5 view .LVU474
 1636              		.loc 1 793 7 is_stmt 0 view .LVU475
 1637 0000 802A     		cmp	r2, #128
 1638 0002 08D0     		beq	.L78
 794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~source;
 1639              		.loc 1 794 9 is_stmt 1 view .LVU476
 1640              		.loc 1 794 41 is_stmt 0 view .LVU477
 1641 0004 01EB4101 		add	r1, r1, r1, lsl #1
 1642              	.LVL166:
 1643              		.loc 1 794 41 view .LVU478
 1644 0008 00EBC100 		add	r0, r0, r1, lsl #3
 1645              	.LVL167:
 1646              		.loc 1 794 41 view .LVU479
 1647 000c 0369     		ldr	r3, [r0, #16]
 1648 000e 23EA0202 		bic	r2, r3, r2
 1649              	.LVL168:
 1650              		.loc 1 794 41 view .LVU480
 1651 0012 0261     		str	r2, [r0, #16]
 1652 0014 7047     		bx	lr
 1653              	.LVL169:
 1654              	.L78:
 795:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 796:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_CHFCTL(dma_periph, channelx) &= ~source;
 1655              		.loc 1 796 9 is_stmt 1 view .LVU481
 1656              		.loc 1 796 42 is_stmt 0 view .LVU482
 1657 0016 01EB4101 		add	r1, r1, r1, lsl #1
 1658              	.LVL170:
 1659              		.loc 1 796 42 view .LVU483
 1660 001a 00EBC100 		add	r0, r0, r1, lsl #3
 1661              	.LVL171:
 1662              		.loc 1 796 42 view .LVU484
 1663 001e 436A     		ldr	r3, [r0, #36]
 1664 0020 23EA0202 		bic	r2, r3, r2
 1665              	.LVL172:
 1666              		.loc 1 796 42 view .LVU485
 1667 0024 4262     		str	r2, [r0, #36]
 797:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 798:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 1668              		.loc 1 798 1 view .LVU486
 1669 0026 7047     		bx	lr
 1670              		.cfi_endproc
 1671              	.LFE146:
 1673              		.section	.text.dma_interrupt_flag_get,"ax",%progbits
 1674              		.align	1
 1675              		.global	dma_interrupt_flag_get
 1676              		.syntax unified
 1677              		.thumb
 1678              		.thumb_func
 1680              	dma_interrupt_flag_get:
 1681              	.LVL173:
 1682              	.LFB147:
 799:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
ARM GAS  /tmp/ccF6sdiM.s 			page 44


 800:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 801:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    get DMA interrupt flag is set or not
 802:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 804:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to get interrupt flag
 805:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 806:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  interrupt: specify get which flag
 807:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FEE: FIFO error and exception flag
 809:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_SDE: single data mode exception flag
 810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_TAE: transfer access error flag
 811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag
 812:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transger finish flag
 813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     FlagStatus: SET or RESET
 815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 816:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t interrup
 817:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
 1683              		.loc 1 817 1 is_stmt 1 view -0
 1684              		.cfi_startproc
 1685              		@ args = 0, pretend = 0, frame = 0
 1686              		@ frame_needed = 0, uses_anonymous_args = 0
 1687              		@ link register save eliminated.
 1688              		.loc 1 817 1 is_stmt 0 view .LVU488
 1689 0000 10B4     		push	{r4}
 1690              	.LCFI6:
 1691              		.cfi_def_cfa_offset 4
 1692              		.cfi_offset 4, -4
 818:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1693              		.loc 1 818 5 is_stmt 1 view .LVU489
 1694              	.LVL174:
 819:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     dma_channel_enum channel_flag_offset = channelx;
 1695              		.loc 1 819 5 view .LVU490
 820:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1696              		.loc 1 820 5 view .LVU491
 1697              		.loc 1 820 7 is_stmt 0 view .LVU492
 1698 0002 0329     		cmp	r1, #3
 1699 0004 6CD8     		bhi	.L81
 821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1700              		.loc 1 821 9 is_stmt 1 view .LVU493
 1701 0006 531E     		subs	r3, r2, #1
 1702 0008 1F2B     		cmp	r3, #31
 1703 000a 00F2DC80 		bhi	.L96
 1704 000e DFE803F0 		tbb	[pc, r3]
 1705              	.L84:
 1706 0012 10       		.byte	(.L88-.L84)/2
 1707 0013 DA       		.byte	(.L96-.L84)/2
 1708 0014 DA       		.byte	(.L96-.L84)/2
 1709 0015 27       		.byte	(.L87-.L84)/2
 1710 0016 DA       		.byte	(.L96-.L84)/2
 1711 0017 DA       		.byte	(.L96-.L84)/2
 1712 0018 DA       		.byte	(.L96-.L84)/2
 1713 0019 37       		.byte	(.L86-.L84)/2
 1714 001a DA       		.byte	(.L96-.L84)/2
 1715 001b DA       		.byte	(.L96-.L84)/2
 1716 001c DA       		.byte	(.L96-.L84)/2
 1717 001d DA       		.byte	(.L96-.L84)/2
ARM GAS  /tmp/ccF6sdiM.s 			page 45


 1718 001e DA       		.byte	(.L96-.L84)/2
 1719 001f DA       		.byte	(.L96-.L84)/2
 1720 0020 DA       		.byte	(.L96-.L84)/2
 1721 0021 47       		.byte	(.L85-.L84)/2
 1722 0022 DA       		.byte	(.L96-.L84)/2
 1723 0023 DA       		.byte	(.L96-.L84)/2
 1724 0024 DA       		.byte	(.L96-.L84)/2
 1725 0025 DA       		.byte	(.L96-.L84)/2
 1726 0026 DA       		.byte	(.L96-.L84)/2
 1727 0027 DA       		.byte	(.L96-.L84)/2
 1728 0028 DA       		.byte	(.L96-.L84)/2
 1729 0029 DA       		.byte	(.L96-.L84)/2
 1730 002a DA       		.byte	(.L96-.L84)/2
 1731 002b DA       		.byte	(.L96-.L84)/2
 1732 002c DA       		.byte	(.L96-.L84)/2
 1733 002d DA       		.byte	(.L96-.L84)/2
 1734 002e DA       		.byte	(.L96-.L84)/2
 1735 002f DA       		.byte	(.L96-.L84)/2
 1736 0030 DA       		.byte	(.L96-.L84)/2
 1737 0031 57       		.byte	(.L83-.L84)/2
 1738              		.p2align 1
 1739              	.L88:
 822:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 823:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 1740              		.loc 1 823 13 view .LVU494
 1741              		.loc 1 823 30 is_stmt 0 view .LVU495
 1742 0032 0468     		ldr	r4, [r0]
 1743              		.loc 1 823 54 view .LVU496
 1744 0034 01EB410C 		add	ip, r1, r1, lsl #1
 1745 0038 C1F34003 		ubfx	r3, r1, #1, #1
 1746 003c 9B00     		lsls	r3, r3, #2
 1747 003e 03EB4C03 		add	r3, r3, ip, lsl #1
 1748 0042 9A40     		lsls	r2, r2, r3
 1749              	.LVL175:
 1750              		.loc 1 823 28 view .LVU497
 1751 0044 2240     		ands	r2, r2, r4
 1752              	.LVL176:
 824:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1753              		.loc 1 824 13 is_stmt 1 view .LVU498
 1754              		.loc 1 824 32 is_stmt 0 view .LVU499
 1755 0046 00EBCC01 		add	r1, r0, ip, lsl #3
 1756              	.LVL177:
 1757              		.loc 1 824 32 view .LVU500
 1758 004a 4B6A     		ldr	r3, [r1, #36]
 1759              		.loc 1 824 30 view .LVU501
 1760 004c 03F08003 		and	r3, r3, #128
 1761              	.LVL178:
 825:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1762              		.loc 1 825 13 is_stmt 1 view .LVU502
 1763              	.L89:
 826:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 829:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 830:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
ARM GAS  /tmp/ccF6sdiM.s 			page 46


 833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 836:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 837:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 838:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_flag = (DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx));
 840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 841:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         default:
 843:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 844:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         }
 845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         channel_flag_offset -= (dma_channel_enum)4;
 847:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 848:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 852:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 855:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 860:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 864:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 866:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 867:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 868:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         default:
 869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 870:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         }
 871:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 872:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(interrupt_flag && interrupt_enable) {
 1764              		.loc 1 873 5 view .LVU503
 1765              		.loc 1 873 7 is_stmt 0 view .LVU504
 1766 0050 002A     		cmp	r2, #0
 1767 0052 00F0BE80 		beq	.L98
 1768              		.loc 1 873 23 discriminator 1 view .LVU505
 1769 0056 002B     		cmp	r3, #0
 1770 0058 40F0BD80 		bne	.L99
 874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         return SET;
 875:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         return RESET;
 1771              		.loc 1 876 16 view .LVU506
 1772 005c 0020     		movs	r0, #0
 1773              	.LVL179:
 1774              		.loc 1 876 16 view .LVU507
 1775 005e B3E0     		b	.L82
 1776              	.LVL180:
ARM GAS  /tmp/ccF6sdiM.s 			page 47


 1777              	.L87:
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1778              		.loc 1 827 13 is_stmt 1 view .LVU508
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1779              		.loc 1 827 30 is_stmt 0 view .LVU509
 1780 0060 0468     		ldr	r4, [r0]
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1781              		.loc 1 827 54 view .LVU510
 1782 0062 01EB410C 		add	ip, r1, r1, lsl #1
 1783 0066 C1F34003 		ubfx	r3, r1, #1, #1
 1784 006a 9B00     		lsls	r3, r3, #2
 1785 006c 03EB4C03 		add	r3, r3, ip, lsl #1
 1786 0070 9A40     		lsls	r2, r2, r3
 1787              	.LVL181:
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1788              		.loc 1 827 28 view .LVU511
 1789 0072 2240     		ands	r2, r2, r4
 1790              	.LVL182:
 828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1791              		.loc 1 828 13 is_stmt 1 view .LVU512
 828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1792              		.loc 1 828 32 is_stmt 0 view .LVU513
 1793 0074 00EBCC01 		add	r1, r0, ip, lsl #3
 1794              	.LVL183:
 828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1795              		.loc 1 828 32 view .LVU514
 1796 0078 0B69     		ldr	r3, [r1, #16]
 828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1797              		.loc 1 828 30 view .LVU515
 1798 007a 03F00203 		and	r3, r3, #2
 1799              	.LVL184:
 829:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 1800              		.loc 1 829 13 is_stmt 1 view .LVU516
 1801 007e E7E7     		b	.L89
 1802              	.LVL185:
 1803              	.L86:
 831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1804              		.loc 1 831 13 view .LVU517
 831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1805              		.loc 1 831 30 is_stmt 0 view .LVU518
 1806 0080 0468     		ldr	r4, [r0]
 831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1807              		.loc 1 831 54 view .LVU519
 1808 0082 01EB410C 		add	ip, r1, r1, lsl #1
 1809 0086 C1F34003 		ubfx	r3, r1, #1, #1
 1810 008a 9B00     		lsls	r3, r3, #2
 1811 008c 03EB4C03 		add	r3, r3, ip, lsl #1
 1812 0090 9A40     		lsls	r2, r2, r3
 1813              	.LVL186:
 831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1814              		.loc 1 831 28 view .LVU520
 1815 0092 2240     		ands	r2, r2, r4
 1816              	.LVL187:
 832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1817              		.loc 1 832 13 is_stmt 1 view .LVU521
 832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1818              		.loc 1 832 32 is_stmt 0 view .LVU522
ARM GAS  /tmp/ccF6sdiM.s 			page 48


 1819 0094 00EBCC01 		add	r1, r0, ip, lsl #3
 1820              	.LVL188:
 832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1821              		.loc 1 832 32 view .LVU523
 1822 0098 0B69     		ldr	r3, [r1, #16]
 832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1823              		.loc 1 832 30 view .LVU524
 1824 009a 03F00403 		and	r3, r3, #4
 1825              	.LVL189:
 833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 1826              		.loc 1 833 13 is_stmt 1 view .LVU525
 1827 009e D7E7     		b	.L89
 1828              	.LVL190:
 1829              	.L85:
 835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1830              		.loc 1 835 13 view .LVU526
 835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1831              		.loc 1 835 30 is_stmt 0 view .LVU527
 1832 00a0 0468     		ldr	r4, [r0]
 835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1833              		.loc 1 835 54 view .LVU528
 1834 00a2 01EB410C 		add	ip, r1, r1, lsl #1
 1835 00a6 C1F34003 		ubfx	r3, r1, #1, #1
 1836 00aa 9B00     		lsls	r3, r3, #2
 1837 00ac 03EB4C03 		add	r3, r3, ip, lsl #1
 1838 00b0 9A40     		lsls	r2, r2, r3
 1839              	.LVL191:
 835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1840              		.loc 1 835 28 view .LVU529
 1841 00b2 2240     		ands	r2, r2, r4
 1842              	.LVL192:
 836:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1843              		.loc 1 836 13 is_stmt 1 view .LVU530
 836:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1844              		.loc 1 836 32 is_stmt 0 view .LVU531
 1845 00b4 00EBCC01 		add	r1, r0, ip, lsl #3
 1846              	.LVL193:
 836:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1847              		.loc 1 836 32 view .LVU532
 1848 00b8 0B69     		ldr	r3, [r1, #16]
 836:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1849              		.loc 1 836 30 view .LVU533
 1850 00ba 03F00803 		and	r3, r3, #8
 1851              	.LVL194:
 837:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 1852              		.loc 1 837 13 is_stmt 1 view .LVU534
 1853 00be C7E7     		b	.L89
 1854              	.LVL195:
 1855              	.L83:
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1856              		.loc 1 839 13 view .LVU535
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1857              		.loc 1 839 31 is_stmt 0 view .LVU536
 1858 00c0 0468     		ldr	r4, [r0]
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1859              		.loc 1 839 55 view .LVU537
 1860 00c2 01EB410C 		add	ip, r1, r1, lsl #1
ARM GAS  /tmp/ccF6sdiM.s 			page 49


 1861 00c6 C1F34003 		ubfx	r3, r1, #1, #1
 1862 00ca 9B00     		lsls	r3, r3, #2
 1863 00cc 03EB4C03 		add	r3, r3, ip, lsl #1
 1864 00d0 9A40     		lsls	r2, r2, r3
 1865              	.LVL196:
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1866              		.loc 1 839 28 view .LVU538
 1867 00d2 2240     		ands	r2, r2, r4
 1868              	.LVL197:
 840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1869              		.loc 1 840 13 is_stmt 1 view .LVU539
 840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1870              		.loc 1 840 33 is_stmt 0 view .LVU540
 1871 00d4 00EBCC01 		add	r1, r0, ip, lsl #3
 1872              	.LVL198:
 840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1873              		.loc 1 840 33 view .LVU541
 1874 00d8 0B69     		ldr	r3, [r1, #16]
 840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1875              		.loc 1 840 30 view .LVU542
 1876 00da 03F01003 		and	r3, r3, #16
 1877              	.LVL199:
 841:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         default:
 1878              		.loc 1 841 13 is_stmt 1 view .LVU543
 1879 00de B7E7     		b	.L89
 1880              	.LVL200:
 1881              	.L81:
 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1882              		.loc 1 846 9 view .LVU544
 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1883              		.loc 1 846 29 is_stmt 0 view .LVU545
 1884 00e0 0B1F     		subs	r3, r1, #4
 1885 00e2 DBB2     		uxtb	r3, r3
 1886              	.LVL201:
 847:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 1887              		.loc 1 847 9 is_stmt 1 view .LVU546
 1888 00e4 02F1FF3C 		add	ip, r2, #-1
 1889 00e8 BCF11F0F 		cmp	ip, #31
 1890 00ec 6FD8     		bhi	.L97
 1891 00ee DFE80CF0 		tbb	[pc, ip]
 1892              	.L91:
 1893 00f2 10       		.byte	(.L95-.L91)/2
 1894 00f3 6E       		.byte	(.L97-.L91)/2
 1895 00f4 6E       		.byte	(.L97-.L91)/2
 1896 00f5 22       		.byte	(.L94-.L91)/2
 1897 00f6 6E       		.byte	(.L97-.L91)/2
 1898 00f7 6E       		.byte	(.L97-.L91)/2
 1899 00f8 6E       		.byte	(.L97-.L91)/2
 1900 00f9 34       		.byte	(.L93-.L91)/2
 1901 00fa 6E       		.byte	(.L97-.L91)/2
 1902 00fb 6E       		.byte	(.L97-.L91)/2
 1903 00fc 6E       		.byte	(.L97-.L91)/2
 1904 00fd 6E       		.byte	(.L97-.L91)/2
 1905 00fe 6E       		.byte	(.L97-.L91)/2
 1906 00ff 6E       		.byte	(.L97-.L91)/2
 1907 0100 6E       		.byte	(.L97-.L91)/2
 1908 0101 46       		.byte	(.L92-.L91)/2
ARM GAS  /tmp/ccF6sdiM.s 			page 50


 1909 0102 6E       		.byte	(.L97-.L91)/2
 1910 0103 6E       		.byte	(.L97-.L91)/2
 1911 0104 6E       		.byte	(.L97-.L91)/2
 1912 0105 6E       		.byte	(.L97-.L91)/2
 1913 0106 6E       		.byte	(.L97-.L91)/2
 1914 0107 6E       		.byte	(.L97-.L91)/2
 1915 0108 6E       		.byte	(.L97-.L91)/2
 1916 0109 6E       		.byte	(.L97-.L91)/2
 1917 010a 6E       		.byte	(.L97-.L91)/2
 1918 010b 6E       		.byte	(.L97-.L91)/2
 1919 010c 6E       		.byte	(.L97-.L91)/2
 1920 010d 6E       		.byte	(.L97-.L91)/2
 1921 010e 6E       		.byte	(.L97-.L91)/2
 1922 010f 6E       		.byte	(.L97-.L91)/2
 1923 0110 6E       		.byte	(.L97-.L91)/2
 1924 0111 58       		.byte	(.L90-.L91)/2
 1925              		.p2align 1
 1926              	.L95:
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1927              		.loc 1 849 13 view .LVU547
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1928              		.loc 1 849 30 is_stmt 0 view .LVU548
 1929 0112 4468     		ldr	r4, [r0, #4]
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1930              		.loc 1 849 54 view .LVU549
 1931 0114 03EB430C 		add	ip, r3, r3, lsl #1
 1932 0118 C3F34003 		ubfx	r3, r3, #1, #1
 1933              	.LVL202:
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1934              		.loc 1 849 54 view .LVU550
 1935 011c 9B00     		lsls	r3, r3, #2
 1936 011e 03EB4C03 		add	r3, r3, ip, lsl #1
 1937 0122 9A40     		lsls	r2, r2, r3
 1938              	.LVL203:
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1939              		.loc 1 849 28 view .LVU551
 1940 0124 2240     		ands	r2, r2, r4
 1941              	.LVL204:
 850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1942              		.loc 1 850 13 is_stmt 1 view .LVU552
 850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1943              		.loc 1 850 32 is_stmt 0 view .LVU553
 1944 0126 01EB4101 		add	r1, r1, r1, lsl #1
 1945              	.LVL205:
 850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1946              		.loc 1 850 32 view .LVU554
 1947 012a 00EBC101 		add	r1, r0, r1, lsl #3
 1948 012e 4B6A     		ldr	r3, [r1, #36]
 850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1949              		.loc 1 850 30 view .LVU555
 1950 0130 03F08003 		and	r3, r3, #128
 1951              	.LVL206:
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 1952              		.loc 1 851 13 is_stmt 1 view .LVU556
 1953 0134 8CE7     		b	.L89
 1954              	.LVL207:
 1955              	.L94:
ARM GAS  /tmp/ccF6sdiM.s 			page 51


 853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1956              		.loc 1 853 13 view .LVU557
 853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1957              		.loc 1 853 30 is_stmt 0 view .LVU558
 1958 0136 4468     		ldr	r4, [r0, #4]
 853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1959              		.loc 1 853 54 view .LVU559
 1960 0138 03EB430C 		add	ip, r3, r3, lsl #1
 1961 013c C3F34003 		ubfx	r3, r3, #1, #1
 1962              	.LVL208:
 853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1963              		.loc 1 853 54 view .LVU560
 1964 0140 9B00     		lsls	r3, r3, #2
 1965 0142 03EB4C03 		add	r3, r3, ip, lsl #1
 1966 0146 9A40     		lsls	r2, r2, r3
 1967              	.LVL209:
 853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1968              		.loc 1 853 28 view .LVU561
 1969 0148 2240     		ands	r2, r2, r4
 1970              	.LVL210:
 854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1971              		.loc 1 854 13 is_stmt 1 view .LVU562
 854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1972              		.loc 1 854 32 is_stmt 0 view .LVU563
 1973 014a 01EB4101 		add	r1, r1, r1, lsl #1
 1974              	.LVL211:
 854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1975              		.loc 1 854 32 view .LVU564
 1976 014e 00EBC101 		add	r1, r0, r1, lsl #3
 1977 0152 0B69     		ldr	r3, [r1, #16]
 854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 1978              		.loc 1 854 30 view .LVU565
 1979 0154 03F00203 		and	r3, r3, #2
 1980              	.LVL212:
 855:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 1981              		.loc 1 855 13 is_stmt 1 view .LVU566
 1982 0158 7AE7     		b	.L89
 1983              	.LVL213:
 1984              	.L93:
 857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1985              		.loc 1 857 13 view .LVU567
 857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1986              		.loc 1 857 30 is_stmt 0 view .LVU568
 1987 015a 4468     		ldr	r4, [r0, #4]
 857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1988              		.loc 1 857 54 view .LVU569
 1989 015c 03EB430C 		add	ip, r3, r3, lsl #1
 1990 0160 C3F34003 		ubfx	r3, r3, #1, #1
 1991              	.LVL214:
 857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1992              		.loc 1 857 54 view .LVU570
 1993 0164 9B00     		lsls	r3, r3, #2
 1994 0166 03EB4C03 		add	r3, r3, ip, lsl #1
 1995 016a 9A40     		lsls	r2, r2, r3
 1996              	.LVL215:
 857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1997              		.loc 1 857 28 view .LVU571
ARM GAS  /tmp/ccF6sdiM.s 			page 52


 1998 016c 2240     		ands	r2, r2, r4
 1999              	.LVL216:
 858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 2000              		.loc 1 858 13 is_stmt 1 view .LVU572
 858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 2001              		.loc 1 858 32 is_stmt 0 view .LVU573
 2002 016e 01EB4101 		add	r1, r1, r1, lsl #1
 2003              	.LVL217:
 858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 2004              		.loc 1 858 32 view .LVU574
 2005 0172 00EBC101 		add	r1, r0, r1, lsl #3
 2006 0176 0B69     		ldr	r3, [r1, #16]
 858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 2007              		.loc 1 858 30 view .LVU575
 2008 0178 03F00403 		and	r3, r3, #4
 2009              	.LVL218:
 859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 2010              		.loc 1 859 13 is_stmt 1 view .LVU576
 2011 017c 68E7     		b	.L89
 2012              	.LVL219:
 2013              	.L92:
 861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 2014              		.loc 1 861 13 view .LVU577
 861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 2015              		.loc 1 861 30 is_stmt 0 view .LVU578
 2016 017e 4468     		ldr	r4, [r0, #4]
 861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 2017              		.loc 1 861 54 view .LVU579
 2018 0180 03EB430C 		add	ip, r3, r3, lsl #1
 2019 0184 C3F34003 		ubfx	r3, r3, #1, #1
 2020              	.LVL220:
 861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 2021              		.loc 1 861 54 view .LVU580
 2022 0188 9B00     		lsls	r3, r3, #2
 2023 018a 03EB4C03 		add	r3, r3, ip, lsl #1
 2024 018e 9A40     		lsls	r2, r2, r3
 2025              	.LVL221:
 861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 2026              		.loc 1 861 28 view .LVU581
 2027 0190 2240     		ands	r2, r2, r4
 2028              	.LVL222:
 862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 2029              		.loc 1 862 13 is_stmt 1 view .LVU582
 862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 2030              		.loc 1 862 32 is_stmt 0 view .LVU583
 2031 0192 01EB4101 		add	r1, r1, r1, lsl #1
 2032              	.LVL223:
 862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 2033              		.loc 1 862 32 view .LVU584
 2034 0196 00EBC101 		add	r1, r0, r1, lsl #3
 2035 019a 0B69     		ldr	r3, [r1, #16]
 862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 2036              		.loc 1 862 30 view .LVU585
 2037 019c 03F00803 		and	r3, r3, #8
 2038              	.LVL224:
 863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 2039              		.loc 1 863 13 is_stmt 1 view .LVU586
ARM GAS  /tmp/ccF6sdiM.s 			page 53


 2040 01a0 56E7     		b	.L89
 2041              	.LVL225:
 2042              	.L90:
 865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2043              		.loc 1 865 13 view .LVU587
 865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2044              		.loc 1 865 30 is_stmt 0 view .LVU588
 2045 01a2 4468     		ldr	r4, [r0, #4]
 865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2046              		.loc 1 865 54 view .LVU589
 2047 01a4 03EB430C 		add	ip, r3, r3, lsl #1
 2048 01a8 C3F34003 		ubfx	r3, r3, #1, #1
 2049              	.LVL226:
 865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2050              		.loc 1 865 54 view .LVU590
 2051 01ac 9B00     		lsls	r3, r3, #2
 2052 01ae 03EB4C03 		add	r3, r3, ip, lsl #1
 2053 01b2 9A40     		lsls	r2, r2, r3
 2054              	.LVL227:
 865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2055              		.loc 1 865 28 view .LVU591
 2056 01b4 2240     		ands	r2, r2, r4
 2057              	.LVL228:
 866:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 2058              		.loc 1 866 13 is_stmt 1 view .LVU592
 866:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 2059              		.loc 1 866 32 is_stmt 0 view .LVU593
 2060 01b6 01EB4101 		add	r1, r1, r1, lsl #1
 2061              	.LVL229:
 866:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 2062              		.loc 1 866 32 view .LVU594
 2063 01ba 00EBC101 		add	r1, r0, r1, lsl #3
 2064 01be 0B69     		ldr	r3, [r1, #16]
 866:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****             break;
 2065              		.loc 1 866 30 view .LVU595
 2066 01c0 03F01003 		and	r3, r3, #16
 2067              	.LVL230:
 867:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         default:
 2068              		.loc 1 867 13 is_stmt 1 view .LVU596
 2069 01c4 44E7     		b	.L89
 2070              	.LVL231:
 2071              	.L96:
 2072              		.loc 1 876 16 is_stmt 0 view .LVU597
 2073 01c6 0020     		movs	r0, #0
 2074              	.LVL232:
 2075              	.L82:
 877:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 878:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 2076              		.loc 1 878 1 view .LVU598
 2077 01c8 5DF8044B 		ldr	r4, [sp], #4
 2078              	.LCFI7:
 2079              		.cfi_remember_state
 2080              		.cfi_restore 4
 2081              		.cfi_def_cfa_offset 0
 2082 01cc 7047     		bx	lr
 2083              	.LVL233:
 2084              	.L97:
ARM GAS  /tmp/ccF6sdiM.s 			page 54


 2085              	.LCFI8:
 2086              		.cfi_restore_state
 876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 2087              		.loc 1 876 16 view .LVU599
 2088 01ce 0020     		movs	r0, #0
 2089              	.LVL234:
 876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 2090              		.loc 1 876 16 view .LVU600
 2091 01d0 FAE7     		b	.L82
 2092              	.LVL235:
 2093              	.L98:
 876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 2094              		.loc 1 876 16 view .LVU601
 2095 01d2 0020     		movs	r0, #0
 2096              	.LVL236:
 876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 2097              		.loc 1 876 16 view .LVU602
 2098 01d4 F8E7     		b	.L82
 2099              	.LVL237:
 2100              	.L99:
 874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 2101              		.loc 1 874 16 view .LVU603
 2102 01d6 0120     		movs	r0, #1
 2103              	.LVL238:
 874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 2104              		.loc 1 874 16 view .LVU604
 2105 01d8 F6E7     		b	.L82
 2106              		.cfi_endproc
 2107              	.LFE147:
 2109              		.section	.text.dma_interrupt_flag_clear,"ax",%progbits
 2110              		.align	1
 2111              		.global	dma_interrupt_flag_clear
 2112              		.syntax unified
 2113              		.thumb
 2114              		.thumb_func
 2116              	dma_interrupt_flag_clear:
 2117              	.LVL239:
 2118              	.LFB148:
 879:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** 
 880:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** /*!
 881:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \brief    clear DMA a channel interrupt flag
 882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 884:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to clear interrupt flag
 885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 886:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[in]  interrupt: specify get which flag
 887:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 888:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FEE: FIFO error and exception flag
 889:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_SDE: single data mode exception flag
 890:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_TAE: transfer access error flag
 891:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag
 892:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transger finish flag
 893:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \param[out] none
 894:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     \retval     none
 895:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** */
 896:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** void dma_interrupt_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t interrupt)
 897:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** {
ARM GAS  /tmp/ccF6sdiM.s 			page 55


 2119              		.loc 1 897 1 is_stmt 1 view -0
 2120              		.cfi_startproc
 2121              		@ args = 0, pretend = 0, frame = 0
 2122              		@ frame_needed = 0, uses_anonymous_args = 0
 2123              		@ link register save eliminated.
 898:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 2124              		.loc 1 898 5 view .LVU606
 2125              		.loc 1 898 7 is_stmt 0 view .LVU607
 2126 0000 0329     		cmp	r1, #3
 2127 0002 0BD8     		bhi	.L102
 899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_INTC0(dma_periph) |= DMA_FLAG_ADD(interrupt, channelx);
 2128              		.loc 1 899 9 is_stmt 1 view .LVU608
 2129              		.loc 1 899 31 is_stmt 0 view .LVU609
 2130 0004 8368     		ldr	r3, [r0, #8]
 2131              		.loc 1 899 34 view .LVU610
 2132 0006 01EB410C 		add	ip, r1, r1, lsl #1
 2133 000a C1F34001 		ubfx	r1, r1, #1, #1
 2134              	.LVL240:
 2135              		.loc 1 899 34 view .LVU611
 2136 000e 8900     		lsls	r1, r1, #2
 2137 0010 01EB4C01 		add	r1, r1, ip, lsl #1
 2138 0014 8A40     		lsls	r2, r2, r1
 2139              	.LVL241:
 2140              		.loc 1 899 31 view .LVU612
 2141 0016 1A43     		orrs	r2, r2, r3
 2142 0018 8260     		str	r2, [r0, #8]
 2143 001a 7047     		bx	lr
 2144              	.LVL242:
 2145              	.L102:
 900:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     } else {
 901:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
 2146              		.loc 1 901 9 is_stmt 1 view .LVU613
 2147              		.loc 1 901 18 is_stmt 0 view .LVU614
 2148 001c 0439     		subs	r1, r1, #4
 2149              	.LVL243:
 2150              		.loc 1 901 18 view .LVU615
 2151 001e C9B2     		uxtb	r1, r1
 2152              	.LVL244:
 902:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(interrupt, channelx);
 2153              		.loc 1 902 9 is_stmt 1 view .LVU616
 2154              		.loc 1 902 31 is_stmt 0 view .LVU617
 2155 0020 C368     		ldr	r3, [r0, #12]
 2156              		.loc 1 902 34 view .LVU618
 2157 0022 01EB410C 		add	ip, r1, r1, lsl #1
 2158 0026 C1F34001 		ubfx	r1, r1, #1, #1
 2159              	.LVL245:
 2160              		.loc 1 902 34 view .LVU619
 2161 002a 8900     		lsls	r1, r1, #2
 2162 002c 01EB4C01 		add	r1, r1, ip, lsl #1
 2163 0030 8A40     		lsls	r2, r2, r1
 2164              	.LVL246:
 2165              		.loc 1 902 31 view .LVU620
 2166 0032 1A43     		orrs	r2, r2, r3
 2167 0034 C260     		str	r2, [r0, #12]
 903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c ****     }
 904:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_dma.c **** }
 2168              		.loc 1 904 1 view .LVU621
ARM GAS  /tmp/ccF6sdiM.s 			page 56


 2169 0036 7047     		bx	lr
 2170              		.cfi_endproc
 2171              	.LFE148:
 2173              		.text
 2174              	.Letext0:
 2175              		.file 2 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_defau
 2176              		.file 3 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 2177              		.file 4 "Core/Inc/gd32f4xx.h"
 2178              		.file 5 "Drivers/GD32_F470_STD_Driver/Include/gd32f4xx_dma.h"
ARM GAS  /tmp/ccF6sdiM.s 			page 57


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_dma.c
     /tmp/ccF6sdiM.s:20     .text.dma_deinit:0000000000000000 $t
     /tmp/ccF6sdiM.s:26     .text.dma_deinit:0000000000000000 dma_deinit
     /tmp/ccF6sdiM.s:111    .text.dma_single_data_para_struct_init:0000000000000000 $t
     /tmp/ccF6sdiM.s:117    .text.dma_single_data_para_struct_init:0000000000000000 dma_single_data_para_struct_init
     /tmp/ccF6sdiM.s:160    .text.dma_multi_data_para_struct_init:0000000000000000 $t
     /tmp/ccF6sdiM.s:166    .text.dma_multi_data_para_struct_init:0000000000000000 dma_multi_data_para_struct_init
     /tmp/ccF6sdiM.s:218    .text.dma_single_data_mode_init:0000000000000000 $t
     /tmp/ccF6sdiM.s:224    .text.dma_single_data_mode_init:0000000000000000 dma_single_data_mode_init
     /tmp/ccF6sdiM.s:379    .text.dma_multi_data_mode_init:0000000000000000 $t
     /tmp/ccF6sdiM.s:385    .text.dma_multi_data_mode_init:0000000000000000 dma_multi_data_mode_init
     /tmp/ccF6sdiM.s:548    .text.dma_multi_data_mode_init:0000000000000098 $d
     /tmp/ccF6sdiM.s:553    .text.dma_periph_address_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:559    .text.dma_periph_address_config:0000000000000000 dma_periph_address_config
     /tmp/ccF6sdiM.s:580    .text.dma_memory_address_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:586    .text.dma_memory_address_config:0000000000000000 dma_memory_address_config
     /tmp/ccF6sdiM.s:620    .text.dma_transfer_number_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:626    .text.dma_transfer_number_config:0000000000000000 dma_transfer_number_config
     /tmp/ccF6sdiM.s:647    .text.dma_transfer_number_get:0000000000000000 $t
     /tmp/ccF6sdiM.s:653    .text.dma_transfer_number_get:0000000000000000 dma_transfer_number_get
     /tmp/ccF6sdiM.s:676    .text.dma_priority_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:682    .text.dma_priority_config:0000000000000000 dma_priority_config
     /tmp/ccF6sdiM.s:718    .text.dma_memory_burst_beats_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:724    .text.dma_memory_burst_beats_config:0000000000000000 dma_memory_burst_beats_config
     /tmp/ccF6sdiM.s:760    .text.dma_periph_burst_beats_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:766    .text.dma_periph_burst_beats_config:0000000000000000 dma_periph_burst_beats_config
     /tmp/ccF6sdiM.s:802    .text.dma_memory_width_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:808    .text.dma_memory_width_config:0000000000000000 dma_memory_width_config
     /tmp/ccF6sdiM.s:844    .text.dma_periph_width_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:850    .text.dma_periph_width_config:0000000000000000 dma_periph_width_config
     /tmp/ccF6sdiM.s:886    .text.dma_memory_address_generation_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:892    .text.dma_memory_address_generation_config:0000000000000000 dma_memory_address_generation_config
     /tmp/ccF6sdiM.s:934    .text.dma_peripheral_address_generation_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:940    .text.dma_peripheral_address_generation_config:0000000000000000 dma_peripheral_address_generation_config
     /tmp/ccF6sdiM.s:1005   .text.dma_circulation_enable:0000000000000000 $t
     /tmp/ccF6sdiM.s:1011   .text.dma_circulation_enable:0000000000000000 dma_circulation_enable
     /tmp/ccF6sdiM.s:1036   .text.dma_circulation_disable:0000000000000000 $t
     /tmp/ccF6sdiM.s:1042   .text.dma_circulation_disable:0000000000000000 dma_circulation_disable
     /tmp/ccF6sdiM.s:1067   .text.dma_channel_enable:0000000000000000 $t
     /tmp/ccF6sdiM.s:1073   .text.dma_channel_enable:0000000000000000 dma_channel_enable
     /tmp/ccF6sdiM.s:1098   .text.dma_channel_disable:0000000000000000 $t
     /tmp/ccF6sdiM.s:1104   .text.dma_channel_disable:0000000000000000 dma_channel_disable
     /tmp/ccF6sdiM.s:1129   .text.dma_transfer_direction_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:1135   .text.dma_transfer_direction_config:0000000000000000 dma_transfer_direction_config
     /tmp/ccF6sdiM.s:1171   .text.dma_switch_buffer_mode_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:1177   .text.dma_switch_buffer_mode_config:0000000000000000 dma_switch_buffer_mode_config
     /tmp/ccF6sdiM.s:1219   .text.dma_using_memory_get:0000000000000000 $t
     /tmp/ccF6sdiM.s:1225   .text.dma_using_memory_get:0000000000000000 dma_using_memory_get
     /tmp/ccF6sdiM.s:1253   .text.dma_channel_subperipheral_select:0000000000000000 $t
     /tmp/ccF6sdiM.s:1259   .text.dma_channel_subperipheral_select:0000000000000000 dma_channel_subperipheral_select
     /tmp/ccF6sdiM.s:1295   .text.dma_flow_controller_config:0000000000000000 $t
     /tmp/ccF6sdiM.s:1301   .text.dma_flow_controller_config:0000000000000000 dma_flow_controller_config
     /tmp/ccF6sdiM.s:1343   .text.dma_switch_buffer_mode_enable:0000000000000000 $t
     /tmp/ccF6sdiM.s:1349   .text.dma_switch_buffer_mode_enable:0000000000000000 dma_switch_buffer_mode_enable
     /tmp/ccF6sdiM.s:1392   .text.dma_fifo_status_get:0000000000000000 $t
     /tmp/ccF6sdiM.s:1398   .text.dma_fifo_status_get:0000000000000000 dma_fifo_status_get
ARM GAS  /tmp/ccF6sdiM.s 			page 58


     /tmp/ccF6sdiM.s:1422   .text.dma_flag_get:0000000000000000 $t
     /tmp/ccF6sdiM.s:1428   .text.dma_flag_get:0000000000000000 dma_flag_get
     /tmp/ccF6sdiM.s:1504   .text.dma_flag_clear:0000000000000000 $t
     /tmp/ccF6sdiM.s:1510   .text.dma_flag_clear:0000000000000000 dma_flag_clear
     /tmp/ccF6sdiM.s:1568   .text.dma_interrupt_enable:0000000000000000 $t
     /tmp/ccF6sdiM.s:1574   .text.dma_interrupt_enable:0000000000000000 dma_interrupt_enable
     /tmp/ccF6sdiM.s:1621   .text.dma_interrupt_disable:0000000000000000 $t
     /tmp/ccF6sdiM.s:1627   .text.dma_interrupt_disable:0000000000000000 dma_interrupt_disable
     /tmp/ccF6sdiM.s:1674   .text.dma_interrupt_flag_get:0000000000000000 $t
     /tmp/ccF6sdiM.s:1680   .text.dma_interrupt_flag_get:0000000000000000 dma_interrupt_flag_get
     /tmp/ccF6sdiM.s:1706   .text.dma_interrupt_flag_get:0000000000000012 $d
     /tmp/ccF6sdiM.s:1738   .text.dma_interrupt_flag_get:0000000000000032 $t
     /tmp/ccF6sdiM.s:1893   .text.dma_interrupt_flag_get:00000000000000f2 $d
     /tmp/ccF6sdiM.s:1925   .text.dma_interrupt_flag_get:0000000000000112 $t
     /tmp/ccF6sdiM.s:2110   .text.dma_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccF6sdiM.s:2116   .text.dma_interrupt_flag_clear:0000000000000000 dma_interrupt_flag_clear

NO UNDEFINED SYMBOLS
