<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p348" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_348{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_348{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_348{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_348{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t5_348{left:528px;bottom:979px;letter-spacing:-0.13px;}
#t6_348{left:189px;bottom:955px;letter-spacing:-0.17px;}
#t7_348{left:435px;bottom:955px;letter-spacing:-0.13px;}
#t8_348{left:528px;bottom:955px;letter-spacing:-0.13px;}
#t9_348{left:528px;bottom:933px;letter-spacing:-0.11px;}
#ta_348{left:189px;bottom:909px;letter-spacing:-0.14px;}
#tb_348{left:528px;bottom:909px;letter-spacing:-0.14px;}
#tc_348{left:189px;bottom:885px;letter-spacing:-0.13px;}
#td_348{left:435px;bottom:885px;letter-spacing:-0.13px;}
#te_348{left:528px;bottom:885px;letter-spacing:-0.12px;}
#tf_348{left:528px;bottom:863px;letter-spacing:-0.11px;}
#tg_348{left:189px;bottom:839px;letter-spacing:-0.17px;}
#th_348{left:435px;bottom:839px;letter-spacing:-0.13px;}
#ti_348{left:528px;bottom:839px;letter-spacing:-0.12px;}
#tj_348{left:528px;bottom:817px;letter-spacing:-0.11px;}
#tk_348{left:189px;bottom:793px;letter-spacing:-0.13px;}
#tl_348{left:435px;bottom:793px;letter-spacing:-0.13px;}
#tm_348{left:528px;bottom:793px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tn_348{left:528px;bottom:771px;letter-spacing:-0.11px;}
#to_348{left:189px;bottom:747px;letter-spacing:-0.14px;}
#tp_348{left:528px;bottom:747px;letter-spacing:-0.14px;}
#tq_348{left:189px;bottom:723px;letter-spacing:-0.14px;}
#tr_348{left:435px;bottom:723px;letter-spacing:-0.14px;}
#ts_348{left:528px;bottom:723px;letter-spacing:-0.11px;}
#tt_348{left:528px;bottom:701px;letter-spacing:-0.11px;}
#tu_348{left:189px;bottom:677px;letter-spacing:-0.14px;}
#tv_348{left:528px;bottom:677px;letter-spacing:-0.14px;}
#tw_348{left:85px;bottom:652px;letter-spacing:-0.17px;}
#tx_348{left:142px;bottom:652px;letter-spacing:-0.17px;}
#ty_348{left:189px;bottom:652px;letter-spacing:-0.14px;}
#tz_348{left:435px;bottom:652px;letter-spacing:-0.14px;}
#t10_348{left:528px;bottom:652px;letter-spacing:-0.11px;}
#t11_348{left:528px;bottom:631px;letter-spacing:-0.11px;}
#t12_348{left:528px;bottom:614px;letter-spacing:-0.12px;}
#t13_348{left:528px;bottom:597px;letter-spacing:-0.12px;}
#t14_348{left:528px;bottom:576px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t15_348{left:189px;bottom:551px;letter-spacing:-0.1px;}
#t16_348{left:528px;bottom:551px;letter-spacing:-0.12px;}
#t17_348{left:528px;bottom:530px;letter-spacing:-0.11px;}
#t18_348{left:528px;bottom:513px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t19_348{left:528px;bottom:496px;letter-spacing:-0.11px;}
#t1a_348{left:528px;bottom:480px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1b_348{left:528px;bottom:458px;letter-spacing:-0.12px;}
#t1c_348{left:528px;bottom:441px;letter-spacing:-0.12px;}
#t1d_348{left:528px;bottom:420px;letter-spacing:-0.12px;}
#t1e_348{left:528px;bottom:399px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_348{left:528px;bottom:377px;letter-spacing:-0.12px;}
#t1g_348{left:528px;bottom:356px;letter-spacing:-0.11px;}
#t1h_348{left:528px;bottom:334px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t1i_348{left:528px;bottom:318px;letter-spacing:-0.11px;}
#t1j_348{left:189px;bottom:293px;letter-spacing:-0.12px;}
#t1k_348{left:528px;bottom:293px;letter-spacing:-0.14px;}
#t1l_348{left:189px;bottom:269px;letter-spacing:-0.17px;}
#t1m_348{left:528px;bottom:269px;letter-spacing:-0.12px;}
#t1n_348{left:189px;bottom:244px;letter-spacing:-0.14px;}
#t1o_348{left:528px;bottom:244px;letter-spacing:-0.14px;}
#t1p_348{left:189px;bottom:220px;letter-spacing:-0.14px;}
#t1q_348{left:528px;bottom:220px;letter-spacing:-0.12px;}
#t1r_348{left:189px;bottom:195px;letter-spacing:-0.14px;}
#t1s_348{left:528px;bottom:195px;letter-spacing:-0.12px;}
#t1t_348{left:528px;bottom:174px;letter-spacing:-0.12px;}
#t1u_348{left:528px;bottom:157px;letter-spacing:-0.13px;}
#t1v_348{left:189px;bottom:133px;letter-spacing:-0.14px;}
#t1w_348{left:528px;bottom:133px;letter-spacing:-0.14px;}
#t1x_348{left:122px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1y_348{left:207px;bottom:1086px;letter-spacing:0.13px;}
#t1z_348{left:271px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t20_348{left:595px;bottom:1068px;letter-spacing:0.12px;}
#t21_348{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t22_348{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t23_348{left:225px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t24_348{left:244px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t25_348{left:457px;bottom:1028px;letter-spacing:-0.16px;}
#t26_348{left:641px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t27_348{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t28_348{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_348{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_348{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_348{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_348{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_348{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts348" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg348Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg348" style="-webkit-user-select: none;"><object width="935" height="1210" data="348/348.svg" type="image/svg+xml" id="pdf348" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_348" class="t s1_348">2-332 </span><span id="t2_348" class="t s1_348">Vol. 4 </span>
<span id="t3_348" class="t s2_348">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_348" class="t s3_348">22:16 </span><span id="t5_348" class="t s3_348">Reserved. </span>
<span id="t6_348" class="t s3_348">23 </span><span id="t7_348" class="t s3_348">Package </span><span id="t8_348" class="t s3_348">PPIN_CAP (R/O) </span>
<span id="t9_348" class="t s3_348">See Table 2-26. </span>
<span id="ta_348" class="t s3_348">27:24 </span><span id="tb_348" class="t s3_348">Reserved </span>
<span id="tc_348" class="t s3_348">28 </span><span id="td_348" class="t s3_348">Package </span><span id="te_348" class="t s3_348">Programmable Ratio Limit for Turbo Mode (R/O) </span>
<span id="tf_348" class="t s3_348">See Table 2-26. </span>
<span id="tg_348" class="t s3_348">29 </span><span id="th_348" class="t s3_348">Package </span><span id="ti_348" class="t s3_348">Programmable TDP Limit for Turbo Mode (R/O) </span>
<span id="tj_348" class="t s3_348">See Table 2-26. </span>
<span id="tk_348" class="t s3_348">30 </span><span id="tl_348" class="t s3_348">Package </span><span id="tm_348" class="t s3_348">Programmable TJ OFFSET (R/O) </span>
<span id="tn_348" class="t s3_348">See Table 2-26. </span>
<span id="to_348" class="t s3_348">39:31 </span><span id="tp_348" class="t s3_348">Reserved </span>
<span id="tq_348" class="t s3_348">47:40 </span><span id="tr_348" class="t s3_348">Package </span><span id="ts_348" class="t s3_348">Maximum Efficiency Ratio (R/O) </span>
<span id="tt_348" class="t s3_348">See Table 2-26. </span>
<span id="tu_348" class="t s3_348">63:48 </span><span id="tv_348" class="t s3_348">Reserved </span>
<span id="tw_348" class="t s3_348">E2H </span><span id="tx_348" class="t s3_348">226 </span><span id="ty_348" class="t s3_348">MSR_PKG_CST_CONFIG_CONTROL </span><span id="tz_348" class="t s3_348">Core </span><span id="t10_348" class="t s3_348">C-State Configuration Control (R/W) </span>
<span id="t11_348" class="t s3_348">Note: C-state values are processor specific C-state </span>
<span id="t12_348" class="t s3_348">code names, unrelated to MWAIT extension C-state </span>
<span id="t13_348" class="t s3_348">parameters or ACPI C-states. </span>
<span id="t14_348" class="t s3_348">See http://biosbits.org. </span>
<span id="t15_348" class="t s3_348">2:0 </span><span id="t16_348" class="t s3_348">Package C-State Limit (R/W) </span>
<span id="t17_348" class="t s3_348">Specifies the lowest processor-specific C-state code </span>
<span id="t18_348" class="t s3_348">name (consuming the least power) for the package. </span>
<span id="t19_348" class="t s3_348">The default is set as factory-configured package C- </span>
<span id="t1a_348" class="t s3_348">state limit. </span>
<span id="t1b_348" class="t s3_348">The following C-state code name encodings are </span>
<span id="t1c_348" class="t s3_348">supported: </span>
<span id="t1d_348" class="t s3_348">000b: C0/C1 (no package C-state support) </span>
<span id="t1e_348" class="t s3_348">001b: C2 </span>
<span id="t1f_348" class="t s3_348">010b: C6 (non-retention) </span>
<span id="t1g_348" class="t s3_348">011b: C6 (retention) </span>
<span id="t1h_348" class="t s3_348">111b: No Package C state limits. All C states supported </span>
<span id="t1i_348" class="t s3_348">by the processor are available. </span>
<span id="t1j_348" class="t s3_348">9:3 </span><span id="t1k_348" class="t s3_348">Reserved </span>
<span id="t1l_348" class="t s3_348">10 </span><span id="t1m_348" class="t s3_348">I/O MWAIT Redirection Enable (R/W) </span>
<span id="t1n_348" class="t s3_348">14:11 </span><span id="t1o_348" class="t s3_348">Reserved </span>
<span id="t1p_348" class="t s3_348">15 </span><span id="t1q_348" class="t s3_348">CFG Lock (R/WO) </span>
<span id="t1r_348" class="t s3_348">16 </span><span id="t1s_348" class="t s3_348">Automatic C-State Conversion Enable (R/W) </span>
<span id="t1t_348" class="t s3_348">If 1, the processor will convert HALT or MWAT(C1) to </span>
<span id="t1u_348" class="t s3_348">MWAIT(C6). </span>
<span id="t1v_348" class="t s3_348">24:17 </span><span id="t1w_348" class="t s3_348">Reserved </span>
<span id="t1x_348" class="t s4_348">Table 2-50. </span><span id="t1y_348" class="t s4_348">MSRs Supported by the Intel® Xeon® Scalable Processor Family with a CPUID Signature </span>
<span id="t1z_348" class="t s4_348">DisplayFamily_DisplayModel Value of 06_55H </span><span id="t20_348" class="t s4_348">(Contd.) </span>
<span id="t21_348" class="t s5_348">Register </span>
<span id="t22_348" class="t s5_348">Address </span><span id="t23_348" class="t s5_348">Register Name / Bit Fields </span>
<span id="t24_348" class="t s5_348">(Former MSR Name) </span>
<span id="t25_348" class="t s5_348">Scope </span><span id="t26_348" class="t s5_348">Bit Description </span>
<span id="t27_348" class="t s5_348">Hex </span><span id="t28_348" class="t s5_348">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
