CMOSFETs, using Al2O3 gate dielectric with a small 
equivalent oxide-thickness (EOT) of 1.7 nm. Compared 
to control metal-gate/high-κ Al2O3/Si CMOS, the 
Al2O3/GeOI CMOS devices show similar low gate leakage 
current for the same EOT, much higher drive current, 
2.5 times higher hole mobility, and 2.0 times higher 
peak electron mobility. However, the low process 
temperature of Ge CMOS is a challenge for backend 
device integration, especially for the 
Metal/Insulato/Metal (MIM) capacitors used for 
analog/RF functions and embedded DRAM. In this 
report, we have also investigated the low temperature 
processed MIM capacitor. The Ir/TiO2/TaN MIM 
capacitors, processed at only 300oC, showed a high 
capacitance density of 28 fF/μm2 and a leakage 
current of 3E-8 (25oC) or 6E-7 (125oC) A/cm2 at -1 V. 
This excellent performance is due to the combined 
effects of 300oC nano-crystallized high-κ TiO2, a 
high conduction band offset and high work-function 
upper electrode that is comparable with the MIM 
capacitors process at higher temperatures. This 
technology ensures the integration of backend 
analog/RF-DRAM MIM capacitor with frontend Ge CMOS 
that can form a Ge based logic CMOS and MIM 
capacitor. 
英文關鍵詞： MOSFET, high-k, Al2O3, Ge, Si wafer, mobility, EOT 
 
 2 
下一世代鍺基板電子元件 
Next Generation Ge-based Electronic Devices 
計畫編號：NSC 98-2221-E-009-163-MY3 
執行期間：98 年 08 月 01 日至 101 年 07 月 31 日 
主持人：荊鳳德 交通大學電子工程系教授 
 
一、 中文摘要 
未來「金屬-氧化物-半導體」「場效電晶體」
需要使用先進的「鍺」來取代「矽」，因純鍺通
道的場效電晶體具有數倍的電子與電動移動
率，因而提升電晶體更快的速度。然而直接成
長「鍺」於「矽」晶圓上，卻因不同的晶格大
小，而產生大量的缺陷。本研究案已成功的研
發使用晶片接合技術，成功的研發出高品質和
「無缺陷鍺」於「矽晶圓」上，(Ge-on-Insulator)。
此外，本研究案並製作出以「高介電質」「氧化
鋁」當做閘極介電質的「金氧半」「場效電晶
體」。較同型之「氧化鋁」/「矽」「場效電晶體」
相比，「氧化鋁」/「絕緣層覆鍺」電晶體在相
同的「等效氧化層厚度」下，具有大幅改善的
漏電流，2倍大的驅動電流，高達 2.5倍大的「電
洞移動率」，以及 2 倍的「電子移動率」。此
外，「氧化鋁」/「絕緣層覆鍺」「金氧半」「場
效電晶體」較傳統/「二氧化矽」/「矽」元件，
「電洞遷移率」有高達 1.3倍的增加，於「等效
電場」1 百萬伏/公分下。然而「鍺」所需的低
溫製程，卻造成積體電路後段的電容元件，製
程上的挑戰，因此而此電容元件製作於 400 度
以上的較高溫度。然而此「金屬/絕緣層/金屬」
電容，卻廣泛的應用於「類比/高頻積體電路」
及「動態動態隨機存取記憶體」。為了與「鍺」
「場效電晶體」技術相容，本計畫亦報導了製
作「金屬/絕緣層/金屬」電容於較目標更低的
300 度溫度，並具有極佳的元件特性，有非常高
電容密度及很低的漏電流。此乃利用特殊的氧
化鈦「數絕緣層」及高「工函數」電極，前者
只需經過 300度的低溫，即可形成「奈米晶體」
並提高「介電係數」，因而提高電容的密度;而
後者高「工函數」電極，可降低的電容漏電流。
此新技術將確保「金屬-絕緣層-金屬」電容可
與鍺電晶體，形成積體電路。 
二、 英文摘要 
The Ge has shown higher both electron and 
hole mobility than those of Si that is an ideal 
candidate for new-channel CMOS application. 
However, one basic challenge is the integration on 
Si: high dislocation density >10
6
 cm
-2
 is obtained 
by direct growth of Ge on Si that is 1 million 
times higher than the required <1 cm
-2
 dislocation 
density used for Si IC manufacture. In this project, 
we demonstrate high quality defect-dislocation 
free Ge-on-insulator (GeOI) for the first time. In 
addition, we also fabricated high performance 
metal-gate/high-κ/GeOI CMOSFETs, using Al2O3 
gate dielectric with a small equivalent 
oxide-thickness (EOT) of 1.7 nm. Compared to 
control metal-gate/high-κ Al2O3/Si CMOS, the 
Al2O3/GeOI CMOS devices show similar low gate 
leakage current for the same EOT, much higher 
drive current, 2.5 times higher hole mobility, and 
2.0 times higher peak electron mobility. However, 
the low process temperature of Ge CMOS is a 
challenge for backend device integration, 
especially for the Metal/Insulato/Metal (MIM) 
capacitors used for analog/RF functions and 
embedded DRAM. In this report, we have also 
investigated the low temperature processed MIM 
capacitor. The Ir/TiO2/TaN MIM capacitors, 
processed at only 300
o
C, showed a high 
capacitance density of 28 fF/μm2 and a leakage 
current of 310-8 (25oC) or 610-7 (125oC) A/cm2 
at -1 V. This excellent performance is due to the 
combined effects of 300
o
C nano-crystallized 
high-κ TiO2, a high conduction band offset and 
high work-function upper electrode that is 
comparable with the MIM capacitors process at 
higher temperatures. This technology ensures the 
integration of backend analog/RF-DRAM MIM 
capacitor with frontend Ge CMOS that can form a 
Ge based logic CMOS and MIM capacitor. 
 4 
B. GeOI characterization 
Fig. 1 shows the cross-sectional transmission 
electron microscopy (TEM) image of the 
fabricated GeOI wafer. The different photo 
contrast between top and bottom layers is due to 
the different electron scattering of Ge and Si 
atoms and small crystal orientation misalignment. 
No defect can be observed on top Ge. To our 
knowledge, this is the first demonstration of defect 
free GeOI structure directly on Si. It is important 
to notice that a white very thin interfacial layer at 
the bonding interface was found at the middle of 
SiO2, which is due to the effect of O2 plasma 
treatment. Such plasma treatment is the enable 
technology to achieve good bonding at low 
temperature without degrading the Ge surface. 
This is because of the much lower melting 
temperature of Ge (936
o
C) than Si. Very smooth 
Ge/SiO2 interface, comparable SOI, is achieved, 
and is essential for ultra-thin body GeOI MOSFET. 
Besides, the berried oxide can be thinned to 
improve the thermal conductivity of GeOI, similar 
to SOI case.  
 
50nm
Ge
Si
SiO2
 
 
Fig. 1. Cross-sectional TEM of GeOI. The different contrast 
between the top Ge and bottom Si substrate is due the 
different atomic scattering of electron beams and small 
crystal orientation misalignment.  
 
The GeOI structure was further characterized 
by Energy Dispersive Spectroscopy (EDS), an 
analytical tool inside the TEM equipment. As 
shown in Fig. 2, the Ge signals were measured on 
top layer of GeOI. The C signal at low energy is 
due to the organic contamination (glue) on the 
surface. The Si signal from bottom substrate was 
also measured that confirms the formed GeOI 
structure on SiO2/Si. 
0 4 8 12 16 20
Ge
GeGe
Top Germanium Layer
Bottom Silicon Layer
Ge
C
Si
 
 
In
te
n
s
it
y
 (
a
.u
.)
Energy (keV)
 
Fig. 2. The measured Energy Dispersive Spectroscopy from 
top and bottom layers, which confirms the GeOI structure 
shown in Fig. 1. The Carbon signal is from the glue. 
C. Al2O3/GeOI capacitor and reliability 
Figs. 3 and 4 present the respective 
current-density-voltage (J-V) and capacitance- 
voltage (C-V) characteristics of Al2O3 capacitors 
on GeOI, Si0.3Ge0.7/Si, and Si substrates. 
Comparable leakage current is observed for these 
devices with similar EOT of 1.7 nm from C-V 
measurement, indicating high quality of gate 
dielectric on GeOI. A gate leakage current of 
1.5×10
-3
 A/cm
2
 is measured at 1V for Al2O3/GeOI 
with EOT of 1.7 nm, which is 3 orders of 
magnitude lower than that in SiO2/Si.  
Good reliability for Al2O3/GeOI gate 
dielectric is required for 10-year long time 
continuous operation, which is evidenced from the 
high time to breakdown (tBD), as shown in Fig. 5, 
and is comparable to Al2O3/Si devices. An 
extrapolated max operating voltage of 2.5 V is 
obtained for 10 years lifetime that is high enough 
even for 0.25 μm CMOSFETs.  
0.0 0.5 1.0 1.5 2.0 2.5
10
-6
10
-5
10
-4
10
-3
10
-2
10
-1
10
0
 Al
2
O
3
/GOI
 Al
2
O
3
/Si
0.3
Ge
0.7
/Si
 Al
2
O
3
/Si
Gate Voltage (V)
C
u
rr
e
n
t 
D
e
n
s
it
y
 (
A
/c
m
2
)
 
 
 
Fig. 3. The measured J-V curves of Al2O3 gate dielectric on 
GeOI, Si0.3Ge0.7/Si and Si. The comparable gate leakage 
current indicates high quality Al2O3 gate dielectric on GeOI. 
 6 
(IEDM). Further lowering the off-state current can 
be improved by thinning down the top Ge layer in 
a GeOI structure [5] and similar to SOI case. Such 
low off-state current is vital for low power Green 
Transistors. 
  
0.0 -0.5 -1.0 -1.5 -2.0
10
-9
10
-8
10
-7
10
-6
10
-5
10
-4
 
Gate Length = 10m
Gate Voltage (V)
D
ra
in
 C
u
rr
e
n
t 
(A
)
 
 
 Al
2
O
3
/GOI
 Al
2
O
3
/Si
0.3
Ge
0.7
/Si
 Al
2
O
3
/Si
 
Fig. 8. The Id-Vg characteristics of Al2O3/GeOI, 
Al2O3/Si0.3Ge0.7/Si and Al2O3/Si p-MOSFETs. At the same 
10mm gate length, the Id from Al2O3/GeOI device is the 
highest than others that is due to the highest Ge%.  
 
The effective mobilities of Al2O3/GeOI, 
Al2O3/Si0.3Ge0.7/Si and Al2O3/Si p-MOSFETs are 
plotted in Fig. 9, which were directly obtained 
from the Id-Vg characteristics. As can be seen 
clearly, the hole mobility increases with increasing 
Ge content, where the mobility for 
Al2O3/Si0.3Ge0.7/Si and Al2O3/GeOI are 1.7  and 
2.5 times, respectively, higher than Al2O3/Si 
control device at high effective field (Eeff) of 1.0 
MV/cm. The hole mobility is also 1.3 times higher 
than the published universal mobility data from 
thermal SiO2/Si at 1 MV/cm Eeff. 
0.0 0.2 0.4 0.6 0.8 1.0
0
30
60
90
120
150
180
 Universal SiO
2
 Al
2
O
3
/GOI
 Al
2
O
3
/Si
0.3
Ge
0.7
/Si
 Al
2
O
3
/Si

e
ff
(c
m
2
/V
-s
e
c
)
 
 
E
eff
 (MV/cm)
 
Fig. 9. The hole mobility of Al2O3/GeOI, Al2O3/Si0.3Ge0.7/Si 
and Al2O3/Si p-MOSFETs. The hole mobility increases with 
increasing Ge% and higher than universal SiO2/Si mobility. 
E. Al2O3/GeOI n-MOSFET and electron mobility 
Figure 10 plots the C-V characteristics of 
Al2O3/n-Si and Al2O3/n-GeOI capacitors with 
fully silicided NiSi, fully germanided NiGe and 
control Al gates. That the capacitances measured 
under accumulation are the same suggests that the 
NiSi and NiGe gates are fully silicided or 
germanided, free from poly gate depletion. A  
value of 9 and an EOT of 1.7 nm are obtained 
from the C-V characteristics, and the large shifts 
in the C-V curves is due to the different flat band 
voltages. 
-2 -1 0 1 2 3
0.0
0.4
0.8
1.2
1.6
2.0
 
 
C
a
p
a
c
it
a
n
c
e
 (

F
/c
m
2
)
 Al/Al
2
O
3
/Si
 NiSi/Al
2
O
3
/Si
 NiGe/Al
2
O
3
/Si
 NiSi/Al
2
O
3
/GOI
Gate Voltage (V)
 
Fig. 10. The C-V characteristics of Al2O3 gate dielectric 
n-MOSFETs on Si and GeOI with fully NiSi, NiGe and Al 
gates.  
 
Figure 11 shows the gate dielectric leakage 
currents of Al2O3/Si and Al2O3/GeOI nMOS 
capacitors with fully NiSi and NiGe gates. The 
higher leakage current than expected from the JG 
vs. VG-VT plot may be related to slight Ni 
diffusion into the 1.7 nm EOT Al2O3 gate oxide. 
Similar findings are also observed for fully NiSi 
and NiGe gates on 1.9-nm-SiO2/Si MOSFETs, 
although these leakage currents are lower than 
those of the Al control devices obtained from the 
JG vs. VG plot. Further improvement may be 
obtained by adding N into the gate dielectric to 
form an oxynitride. For the same EOT of 1.7 nm, 
the leakage current at VG=1 V is three to four 
orders of magnitude lower than that of SiO2, 
because of the thicker high- material. A 
high-quality Al2O3 gate dielectric can also be 
formed on GeOI at 1.7 nm EOT, based on the 
measured comparable leakage current. 
Additionally, robust high-Al2O3 is ideal for 
GeOI MOSFET with low interface reaction. 
 8 
-2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0
20
22
24
26
28
30
32
34
36
38
40
w/o O
2
 plasma treatment
 C~28 fF/m
2
 500kHz
 1MHz
Ir/TiO
2
/TaN
Voltage (V)
C
H
 (
fF
/u
m
2
)
 
 
PDA 300
o
C 
with O
2
 plasma treatment
 
Fig. 14. C-V characteristics of Ir/TiO2/TaN devices at 25 
o
C 
with both NH3
+
-treated bottom TaN and 300 
o
C PDA. The 
2
nd
 O2
+
 treatment to TaN was applied to some devices for 
comparison.  
 
Figures 15 shows the J-V characteristics of 
Ir/TiO2/TaN capacitors processed at 300 
o
C. A low 
leakage current of 310-8 A/cm2 is obtained at -1 
V with a high capacitance density of 28 fF/m2. 
Since the work-function of Ni electrode is only 
slightly lower than Ir, such better leakage in 
Ir/TiO2/TaN device than that of Ni/SrTiO3/TaN is 
due to the significant larger conduction band 
offset (EC) of TiO2 to SrTiO3. Here the SrTiO3 
even has a -0.1 eV EC to Si and much lower than 
the 1.0 eV of TiO2. Such larger EC to metal 
electrode is especially important to high 
temperature leakage current at 125
o
C- a required 
specification of MIM capacitors. A low 125
o
C 
leakage current of 610-7 A/cm2 was measured at 
-1 V; to our best knowledge, this is the lowest 
leakage current at high capacitance density of 28 
fF/m2.  
-3 -2 -1 0 1 2 3
10
-9
10
-7
10
-5
10
-3
10
-1
10
1
10
3
125
o
C
25
o
C
 w/o O
2
 plasma treatment
 with O
2
 plasma treament
 C~28 fF/m
2
 
C
ur
re
nt
 d
en
si
ty
 
(A
/c
m
2
)
Voltage (V)
Gate injection Bottom injection
 
 
PDA 300
o
C 
 
Fig. 15. C-V characteristics of Ir/TiO2/TaN devices at 25 
o
C 
with both NH3
+
-treated bottom TaN and 300 
o
C PDA.  
 
To understand such excellent device 
performance, we have examined the 
300
o
C-processed TiO2 structure by cross-sectional 
TEM. As shown in Fig. 16, the 
nano-crystallization of a TiO2 is observed even at 
300
o
C. This is quite different from the strong 
crystallization of TiO2 processed at higher thermal 
budget of 400
o
C for 40 min, which can cause 
excessive leakage via grain boundaries.  
 
 
Fig. 16. The cross-sectional TEM picture for a TiO2 after 
300
o
C processing. 
 
This nano-crystallization effect also gives a 
high  value of ~65 for the TiO2 dielectric. The 
very high  value also explains the better leakage 
current than previous TiTaO, TiLaO and SrTiO3 
MIM capacitors; here even has a higher 
capacitance density in this work. The reason why 
the similar TiO-based ternary high-κ dielectric has 
relatively inferior performance than binary TiO2 
processed at lower temperature is due to the 
crystallization effect. This very high-κ value in 
combination of large EC and high work-function 
Ir electrode also explains the excellent 125
o
C 
leakage current. 
To study the thermal stability, the fabricated 
Ir/TiO2/TaN capacitor was further annealed at 
350
o
C for 20 min under N2 ambient. Figures 17(a) 
and 17(b) show the C-V and J-V characteristics 
before and after the thermal cycle, respectively. 
From both small changes of C-V and J-V 
characteristics after thermal cycle, good thermal 
stability of both top Ir electrode and higher κ TiO2 
are achieved at the same time. Note that good 
thermal stability was reported for Ir/HfAlON 
pMOS even at RTA temperatures up to 900
o
C.  
 10 
五、結論與討論 
We have demonstrated for the first time a 
defect-dislocation free GeOI structure and a high 
performance Ge MOSFET with Al2O3 gate 
dielectric at an EOT of 1.7 nm. Results show that 
Al2O3/GeOI p-MOSFET has low gate leakage 
current of 1.5×10
-3
 A/cm
2
 at 1 V and 2.5X 
enhancement in hole mobility over control 
Al2O3/Si devices. In addition, the Al2O3/GeOI 
devices exhibit 1.3 times enhancement of hole 
mobility over the SiO2/Si universal mobility at Eeff 
of 1MV/cm. For GeOI n-MOSFET, the 
fully-NiSi/Al2O3/GOI devices show ~2.0X higher 
peak electron than Al2O3/Si with special 
advantage of NiSi compatible to current VLSI 
process line. The dislocation-free and low off-state 
current are the important advantages for this 
metal-gate/high-κ GeOI technology.  
Owing to the low temperature process of Ge 
or III-V MOSFET, the backend integration of 
MIM capacitor needs a lower process temperature. 
To address this challenge, the TiO2 dielectric and 
high work-function Ir electrode are especially 
chosen due to the better crystallization at lower 
temperature. A high capacitance density of 28 
fF/m2 and a low leakage current of 310-8 A/cm2 
at -1 V have been achieved in Ir/TiO2/TaN MIM 
capacitors. The device processing temperature of 
300
o
C would be the enable technology to integrate 
MIM capacitor into VLSI backend with advanced 
low- isolation dielectric and future frontend 
GeOI and IIIVOI. 
 
六、Published papers 
1. D. R. Islamov, V. A. Gritsenko, C. H. Cheng, 
and Albert Chin, “Bipolar conductivity in 
nanocrystallized TiO2,” Appl. Phys. Lett., vol. 
101, p. 032101 (3 pages), 2012. 
2. A. V. Shaposhnikov, T. V. Perevalov, V. A. 
Gritsenko, C. H. Cheng, and Albert Chin, 
“Mechanism of GeO2 resistive switching 
based on the multi-phonon assisted tunneling 
between traps,” Appl. Phys. Lett., vol. 100, p. 
243506 (3 pages), June 2012. 
3. C. Y. Tsai, and Albert Chin, “High 
Performance Charge-Trapping Flash Memory 
with Ultra-Thin 2.5-nm Equivalent-Si3N4 
-Thickness Trapping Layer,” IEEE Trans. 
Electron Device, vol. 59, pp. 252-254, Jan. 
2012. 
4. C. H. Cheng, P. C. Chen, Y. H. Wu, F. S. 
Yeh, and Albert Chin, “Long Endurance 
Nano-Crystal TiO2 Resistive Memory Using 
TaON Buffer Layer,” IEEE Electron Device 
Lett., vol. 32, pp. 1749-1751, Dec. 2011.  
5. D. R. Islamov, V. A. Gritsenko, A. V. 
Rzhanov, C. H. Cheng, and Albert Chin, 
“Bipolar Conductivity in Amorphous HfO2,” 
Appl. Phys. Lett., vol. 99, p. 072109 (3 
pages), Aug. 2011.  
6. C. H. Cheng, F. S. Yeh and Albert Chin, 
“Low-Power High-Performance Non- 
Volatile Memory on Flexible Substrate with 
Excellent Endurance,” Adv. Mater., vol. 23, 
Issue 7, pp. 902-905, Feb. 15, 2011.  
(Impact Factor = 10.857) 
7. W. B. Chen, B. S. Shie and Albert Chin, 
“Higher Gate Capacitance Ge n-MOSFETs 
Using Laser Annealing,” IEEE Electron 
Device Lett., vol. 32, pp. 449-451, April 
2011. 
8. C. Y. Tsai, T. H. Lee, and Albert Chin, 
“Arsenic-Implanted HfON Charge-Trapping 
Flash Memory with Large Memory Window 
and Good Retention,” IEEE Electron Device 
Lett., vol. 32, pp. 381-383, March 2011. 
9. C. H. Cheng, Albert Chin and F. S. Yeh, 
“Ultra-Low Switching Energy Ni/GeOx/ 
HfON/TaN RRAM,” IEEE Electron Device 
Lett., vol. 32, pp. 366-368, March 2011. 
10. C. H. Cheng, Albert Chin and F. S. Yeh, 
“Novel Stacked GeO/SrTiOx Resistive 
Memory with Ultra-Low Resistance 
Currents,” Appl. Phys. Lett., vol. 98, p. 
052905, Feb. 2011. 
11. W. B. Chen, C. H. Cheng, and Albert Chin, 
“High Performance Gate-First Epitaxial Ge 
n-MOSFETs on Si with LaAlO3 Gate 
Dielectrics,” IEEE Trans. Electron Devices, 
vol. 57, pp. 3525-3530, Dec. 2010.  
12. C. Y. Tsai, T. H. Lee, C. H. Cheng, Albert 
Chin, and Hong Wang, “Highly scaled 
charge-trapping layer of ZrON nonvolatile 
memory device with good retention,” Appl. 
Phys. Lett., vol. 97, p. 213504, Nov. 2010. 
 12 
29. C. Y. Tsai, T. H. Lee, Hong Wang, and Albert 
Chin, “Highly-Scaled 3.6-nm ENT Trapping 
Layer MONOS Device with Good Retention 
and Endurance,” in International Electron 
Devices Meeting (IEDM) Tech. Dig. (IEEE), 
pp. 110-113, San Francisco, Dec. 2010. 
30. C. H. Cheng, Albert Chin, and F. S. Yeh, 
“High Performance Ultra-Low Energy 
RRAM with Good Retention and 
Endurance,” in International Electron 
Devices Meeting (IEDM) Tech. Dig. (IEEE), 
pp. 448-451, San Francisco, Dec. 2010. 
31. C. H. Cheng, Albert Chin, and F. S. Yeh, 
“Very High Performance Non-Volatile 
Memory on Flexible Plastic Substrate,” in 
International Electron Devices Meeting 
(IEDM) Tech. Dig. (IEEE), pp. 512-515, San 
Francisco, Dec. 2010. 
 
七、References 
[1] M. Kobabyashi, J. Mitard1, T. Irisawa, T.-Y. 
Hoffmann, M. Meuris, K. Saraswat, Y. Nishi and M. 
Heyns, “Experimental demonstration of high source 
velocity and its enhancement by uniaxial stress in Ge 
PFETs,” Symp. on VLSI Dig., 2010, 215-216. 
[2] C.-H. Jan, M. Agostinelli, M. Buehler, Z.-P. Chen, S.-J. 
Choi, G. Curello, H. Deshpande, S. Gannavaram, W. 
Hafez, U. Jalan, M. Kang, P. Kolar, K. Komeyli, B. 
Landau, A. Lake, N. Lazo, S.-H. Lee, T. Leo, J. Lin, N. 
Lindert, S. Ma, L. McGill, C. Meining, A. Paliwal, J. 
Park, K. Phoa, I. Post, N. Pradhan, M. Prince, A. 
Rahman, J. Rizk, L. Rockford, G. Sacks, A. Schmitz, H. 
Tashiro, C. Tsai, P. Vandervoorn, J. Xu, L. Yang, J.-Y. 
Yeh, J. Yip, K. Zhang, Y. Zhang, and P. Bai, “A 32nm 
SoC platform technology with 2nd generation 
high-k/metal gate transistors optimized for ultra low 
power, high performance, and high density product 
applications,” in IEDM Tech. Dig., 2009, pp. 647-650. 
[3] S. Datta, G. Dewey, M. Doczy, B.S. Doyle, B. Jin, J. 
Kavalieros, R. Kotlyar, M. Metz, N. Zelick and R. 
Chau “High mobility Si/SiGe strained channel MOS 
transistors with HfO2/TiN gate stack” in IEDM Tech. 
Dig., 2003, pp. 653–656. 
[4] Tony Low, M. F. Li, W. J. Fan, N. S. Tyam, Y.-C. Yeo, 
C. Zhu, A. Chin, L. Chan, D. L. Kwong, “Impact of 
surface roughness on silicon & germanium 
ultra-thin-body MOSFETs,” in IEDM Tech. Dig., 2004, 
pp. 151-154.  
[5] A. Chin, H. L. Kao, Y. Y. Tseng, D. S. Yu, C. C. Chen, 
S. P. McAlister, C. C. Chi, “Physics and modeling of 
Ge-on-Insulator MOSFETs,” in European Solid State 
Device Research Conf, (ESSDERC) Tech. Dig., 2005, 
pp. 285-288. 
[6] Q. Zhang, J. Huang, N. Wu, G. Chen, M. Hong, L. K. 
Bera, and C. Zhu, “Drive-current enhancement in Ge 
n-channel MOSFET using laser annealing for 
source/drain activation,” IEEE Electron Device Lett., 
vol. 27, pp. 728-730, Sept. 2006. 
[7] W. B. Chen and Albert Chin, “Interfacial layer 
dependence on device property of high-κ TiLaO Ge/Si 
n-type metal-oxide-semiconductor capacitors at small 
equivalent-oxide thickness,” Appl. Phys. Lett., vol. 95, 
p. 212105, Nov. 2009. 
[8] W. B. Chen and Albert Chin, “High performance of Ge 
n-MOSFETs using SiO2 interfacial layer and TiLaO 
gate dielectric,” IEEE Electron Device Lett., vol. 31, 
pp. 80-82, Jan. 2010. 
[9] D. Kuzum, T. Krishnamohan, A. Nainani, Y. Sun, P. A. 
Pianetta, H. S-. P. Wong, and K. C. Saraswat, 
“Experimental demonstration of high mobility Ge 
NMOS,” IEDM Tech. Dig., 2009, pp. 453-456. 
[10] C. H. Lee, T. Nishimura, N. Saido, K. Nagashio, K. 
Kita and A. Toriumi, “Record-high electron mobility in 
Ge n-MOSFETs exceeding Si universality,” IEDM 
Tech. Dig., 2009, pp. 457-460. 
[11] K. Morii, T. Iwasaki, R. Nakane, M. Takenaka, and S. 
Takagi, “High performance GeO2/Ge nMOSFETs with 
source/drain junctions formed by gas phase doping,” 
IEDM Tech. Dig., 2009, pp. 681-684. 
[12] H. Y. Yu, M. Kobayashi, W. S. Jung, A. K. Okyay, Y. 
Nishi, K. C. Saraswat,, “High performance 
n-MOSFETs with novel source/drain on selectively 
grown Ge on Si for monolithic integration,” IEDM 
Tech. Dig., 2009, pp. 685-688.  
[13] Y. H. Wu, M. Y. Yang, Albert Chin, and W. J. Chen, 
“Electrical characteristics of high quality La2O3 
dielectric with equivalent oxide thickness of 5Å,” 
IEEE Electron Device Lett., vol. 21, pp. 341-343, July 
2000. 
[14] C. F. Cheng, C. H. Wu, N. C. Su, S. J. Wang, S. P. 
McAlister and Albert Chin, “Very low Vt 
[Ir-Hf]/HfLaO CMOS using novel self-aligned low 
temperature shallow junctions,” in IEDM Tech. Dig., 
2007, pp. 333-336. 
[15] S. B. Chen, J. H. Lai, A. Chin, J. C. Hsieh and J. Liu, 
“High density MIM capacitors using Al2O3 and AlTiOx 
dielectrics,” IEEE Electron Device Lett. vol. 23, pp. 
185-188, April 2002. 
[16] S. B. Chen, J. H. Lai, K. T. Chan, A. Chin, J. C. Hsieh 
and J. Liu, “Frequency-dependent capacitance 
reduction in high-k AlTiOx and Al2O3 gate dielectrics 
from IF to RF frequency range,” IEEE Electron Device 
Lett., vol. 23, pp. 203-205, April 2002. 
[17] X. Yu, C. Zhu, H. Hu, A.Chin, M. F. Li, B. J. Cho, 
D.-L. Kwong, P. D. Foo and M. B. Yu,” A 
high-density MIM capacitor (13fF/μm2) using ALD 
HfO2 dielectrics,” IEEE Electron Device Lett., vol. 24, 
pp. 63-65, Feb. 2003. 
[18] H. Hu, S. J. Ding, H. F. Lim, C. Zhu, M.F. Li, S.J. Kim, 
X. F. Yu, J. H. Chen, Y. F. Yong, B. J. Cho,
 
D.S.H. 
Chan, S. C. Rustagi, M. B. Yu, C. H. Tung, A. Du, D. 
My, P. D. Fu, A. Chin and D. L. Kwong, “High 
performance HfO2-Al2O3 laminate MIM capacitors by 
ALD for RF and mixed signal IC applications,” in 
 14 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                  日期：101年 06月 11日 
                                 
一、參加會議經過 
「國際矽鍺技術與元件會議」（Intl. SiGe Technology & Device Meeting, ISTDM） 為每年 IEEE 所支
持的國際會議，而此國際會議亦於歐美亞洲輪流。此次會議於美國加州 Berkeley 舉辦，而會議主辦人
為「加州柏克萊大學」副院長，Tsu-Jae King Liu，會議所在的 Hotel Shattuck 即為「柏克萊大學」附近
的旅館，會議時間為 6月 4日至 6日共兩天。 
由於我們在「鍺電晶體」為世界的先趨，因此大會邀請我前往報告，而此領域的另外一位受邀學
者為日本「東京大學」的教授 Toriumi，可見我們在此的領域已達世界級。由於會議由 6 月 4 日(星期
一)早上 8:15 開始，而此時間沒有早上到的飛機，因此我提早至 6 月 3 日晚上 7:50 分，搭長榮航空的
班機赴美國舊金山，到達舊金山國際機場的時間共 11 小時，而到達時已下午 4 點了。經海關入境後，
我搭乘 Bay Area Rapid Transit「彎區快捷」捷運至「柏克萊」站，加上轉車的時間，此段行程正好一個
小時。在走到旅館放下行李，則已 6點了。略經休息後，即赴大會「招待會」reception，並進行註冊等
活動，而「招待會」於晚上 8 時結束，所幸「柏克萊地區」治安良好，沒有碰到甚麼問題。 
計畫編號 NSC 98－2221－E－009－163－MY3 
計畫名稱 下一世代鍺基板電子元件 
出國人員
姓名 
荊鳳德 
服務機構
及職稱 
國立交通大學電子工程研究所 
會議時間 
101年 06月 03日
至 
101年 06月 07日 
會議地點 美國加州柏克萊市 
會議名稱 
(中文)2012年第六屆國際矽鍺技術暨元件研討會 
(英文)International SiGe Technology and Device Meeting. ISTDM 2012 
發表論文
題目 
(中文)高介電質鍺 CMOS記憶體及相關設備 
(英文)High-k Gate Dielectrics for Ge CMOS and Related Memory 
Devices 
 16 
五、攜回資料名稱及內容 
本次到舊金山「柏克萊」參加「國際的鍺技術與元件會議」，由星期日晚上 7:50 坐飛機出發至星
期四早上 5:10 回台灣，行程十分緊湊勞累，然得知重大消息 IMEC 的 Ⅲ-Ⅴ InGeAs 電晶體的失敗，完
全值回所付出的勞累，完全物超所值。此行並帶回 Conference Proceedings，有興趣者可與我聯絡。 
六、其他 
 
 
 
 
 
 
二、與會心得 
次日星期一早上為重要的 Plenary Session「全體出席」的會議，此次 Plenary Session 包含 2位演
講者，其主題為 Scaling FETs to (beyond?) 10 nm、One & Two Electron Spin States in Si/SiGe Quantum 
Dots，其演講的內容為從量子模擬來探討 10 奈米及更小的電晶體技術，以及 Electron Spin 所形成之
「量子電腦」Quantum Computing。由於大多數參與人士為電子及材料方面，因此對「量子電腦」方
面的興趣並不大，而主要對 10 奈米電晶體卻廣為興趣。然而 10奈米電晶體所使用的材料，依量子模
擬的結果來看，III-V InGaAs 並未較 Ge 有更佳的電晶體特性，因為電晶體的電流與材料的「速度」
及「電荷密度」成正比，III-V InGaAs雖有較高的「速度」，然其「電荷密度」較 Ge為差。 
在 Plenary Session 後，第一篇 Invited Papper 為歐洲共同半導體研發中心 IMEC 的論文：Integration 
of III-Ⅴ on Si for High-Mobility CMOS。由於 IMEC的研發為 Intel，TSMC 等公司共同支持，因此本
技術廣受大家所關注。然而報導出來的電晶體數據卻十分失望，其中非常高的漏電流造成了此技術目
前完全失敗，且預計在 2017 年未來 5 年中導入生產的機會十分小。然而此失敗造成了 Ge 電晶體的
重要機會，而此領域亦是本會議所重視的。第一天下午的主題主要在材料方面，於下午 3點結束後則
接下來是 Poster Session，晚上晚餐過後則為 Panel Discussion，探討的主題為Will III-Vs replace Si/SiGe 
for CMOS high-mobility channel? 大會經熱烈討論後認為 III-V的機會不大，而 Ge則具有優勢，討論
至晚上 10點結束，回到旅館已 10:30 分了。  
第二天的主題為電晶體及下午的 Metal-Gate/High-k/Ge先進的電晶體。我們與「東京大學」Toriumi
教授分別報導了目前最先進的技術，在我們的 Invited Paper 後的另一 Session，則為我主持的
Source/Drain and Contact Technologies，而此項目為先進 Ge電晶體的另一重大挑戰，主要的論文來至
Stanford University「史丹佛」大學。而目前全球先進 Ge電晶體的研發亦主要來自我們與「東京大學」
Toriumi 教授，及「史丹佛大學」的研究團隊。此 Session 於下午 4:30分結束後，而另一場 Poster Session
到下午 6:30 分。 
由於星期四須至國科會報告我們團隊所執行的「奈米國家型計劃」，因此無法參加第三天的會議。
我由星期三凌晨搭乘長榮航空於 1 點起飛的班機，經 13 小時抵達台灣桃園機場，到達的時間為星期
四早上 5:10，再至台北略為休息，參加了下午的「奈米國家型計劃」報告。 
三、考察參觀活動(無是項活動者略) 
四、建議 
國科會補助計畫衍生研發成果推廣資料表
日期:2012/07/24
國科會補助計畫
計畫名稱: 下一世代鍺基板電子元件
計畫主持人: 荊鳳德
計畫編號: 98-2221-E-009-163-MY3 學門領域: 固態電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
本實驗室過去研發之 high-κ gate dielectric CMOS，已於 2010 年成功應用
於美、歐、亞洲 12 吋晶圓廠量產(IBM alliance, IBM, Global Foundries, 
Samsung, Toshiba, ST Microelectronics etc)！ 
 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
