# Creating-designs-by-openlane
This repository contains various circuit designs created using the open-source OpenLane tool, which automates the process of converting Register-Transfer Level (RTL) descriptions of digital circuits into GDSII layout files. These designs have been developed using the SKY130 Process Design Kit (PDK), a technology library provided by SkyWater Technology Foundry specifically designed for the 130nm process node.

To execute these circuit designs within a Google Colab environment, you will first need to download the 'requirements-dev.txt' file and upload it into your Colab workspace. Afterward, you should restart the runtime and proceed to run each cell in the notebook sequentially.

The repository hosts a collection of different circuit designs, showcasing the capabilities of OpenLane and the SKY130 PDK in creating integrated circuits for various applications.

Here are all the designs made in this repo:

**1. 4x1 Multiplexer**

   ![4x1_multiplexer](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/3aa81fbd-6a9a-4f79-aafc-860353b4eaa9)

**2. 4 Bit Ripple Carry Adder**

   ![4-bit-ripple-carry-adder](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/80ffa316-9cf3-4e2e-95f8-c340fdb2b420)

**3. Half Adder**

   ![half_adder](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/c6a7955e-d620-4ec8-8468-569760032f29)

**4. SR Latch**

   ![sr_latch](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/46a0832e-f1ea-412a-afd7-fe4d8e5ed09f)

**5. Half Subtractor**

   ![half_subtractor](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/6efc7d87-a0d0-489c-b8cc-a0a191edd613)

**6. Full Subtractor**

   ![full_subtractor](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/2566e6da-fa3d-469d-9e78-6377caf46c40)

**7. AND Gate**

   ![and_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/71aac39a-d086-4422-8af4-dfb08b54e307)

**8. OR Gate**

   ![or_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/aa2e9a86-2850-47a0-ab21-bba361186d83)

**9. NOT Gate**

   ![not_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/cc2b0294-628a-4806-bf41-3f0bceba94df)


**10. NAND Gate**

![nand_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/5c8e2c74-9e50-4009-a321-a1793a19107e)


**11. XOR Gate**

![xor_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/f51969d6-e389-4fc9-a9a8-8150300ae6f3)


**12. JK Flip Flop**

   ![jkflipflop](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/20a3662d-9cc8-42fd-a417-159a9f3190de)
