INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/my_files/SSC_CS145/project_files/projects/lab04/lab04.srcs/sources_1/new/Signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/my_files/SSC_CS145/project_files/projects/lab04/lab04.srcs/sim_1/new/Signext_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signext_tb
