

Implementation tool: Xilinx Vivado v.2020.2
Project:             relu
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Wed Jan 27 03:06:52 +0800 2021

#=== Post-Implementation Resource usage ===
SLICE:          600
LUT:           1240
FF:            2214
DSP:              0
BRAM:             2
SRL:             88
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.099
CP achieved post-implementation:    7.807
Timing met
