
Autonomous_Car_With_ESP32.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001ba0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000002  00800060  00001ba0  00001c34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000029  00800062  00800062  00001c36  2**0
                  ALLOC
  3 .stab         000023dc  00000000  00000000  00001c38  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000768  00000000  00000000  00004014  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002c0  00000000  00000000  00004780  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000229b  00000000  00000000  00004a40  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000af9  00000000  00000000  00006cdb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000015c1  00000000  00000000  000077d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000009b8  00000000  00000000  00008d98  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c8e  00000000  00000000  00009750  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001847  00000000  00000000  0000a3de  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__ctors_end>
       4:	0c 94 68 08 	jmp	0x10d0	; 0x10d0 <__vector_1>
       8:	0c 94 42 04 	jmp	0x884	; 0x884 <__vector_2>
       c:	0c 94 91 08 	jmp	0x1122	; 0x1122 <__vector_3>
      10:	0c 94 59 0a 	jmp	0x14b2	; 0x14b2 <__vector_4>
      14:	0c 94 1d 0a 	jmp	0x143a	; 0x143a <__vector_5>
      18:	0c 94 90 00 	jmp	0x120	; 0x120 <__bad_interrupt>
      1c:	0c 94 90 00 	jmp	0x120	; 0x120 <__bad_interrupt>
      20:	0c 94 90 00 	jmp	0x120	; 0x120 <__bad_interrupt>
      24:	0c 94 90 00 	jmp	0x120	; 0x120 <__bad_interrupt>
      28:	0c 94 08 09 	jmp	0x1210	; 0x1210 <__vector_10>
      2c:	0c 94 bc 04 	jmp	0x978	; 0x978 <__vector_11>
      30:	0c 94 90 00 	jmp	0x120	; 0x120 <__bad_interrupt>
      34:	0c 94 d5 0a 	jmp	0x15aa	; 0x15aa <__vector_13>
      38:	0c 94 fe 0a 	jmp	0x15fc	; 0x15fc <__vector_14>
      3c:	0c 94 27 0b 	jmp	0x164e	; 0x164e <__vector_15>
      40:	0c 94 90 00 	jmp	0x120	; 0x120 <__bad_interrupt>
      44:	0c 94 90 00 	jmp	0x120	; 0x120 <__bad_interrupt>
      48:	0c 94 90 00 	jmp	0x120	; 0x120 <__bad_interrupt>
      4c:	0c 94 90 00 	jmp	0x120	; 0x120 <__bad_interrupt>
      50:	0c 94 90 00 	jmp	0x120	; 0x120 <__bad_interrupt>
      54:	d0 00       	.word	0x00d0	; ????
      56:	99 00       	.word	0x0099	; ????
      58:	99 00       	.word	0x0099	; ????
      5a:	99 00       	.word	0x0099	; ????
      5c:	99 00       	.word	0x0099	; ????
      5e:	99 00       	.word	0x0099	; ????
      60:	99 00       	.word	0x0099	; ????
      62:	99 00       	.word	0x0099	; ????
      64:	99 00       	.word	0x0099	; ????
      66:	99 00       	.word	0x0099	; ????
      68:	99 00       	.word	0x0099	; ????
      6a:	99 00       	.word	0x0099	; ????
      6c:	99 00       	.word	0x0099	; ????
      6e:	99 00       	.word	0x0099	; ????
      70:	99 00       	.word	0x0099	; ????
      72:	99 00       	.word	0x0099	; ????
      74:	99 00       	.word	0x0099	; ????
      76:	99 00       	.word	0x0099	; ????
      78:	af 00       	.word	0x00af	; ????
      7a:	f7 00       	.word	0x00f7	; ????
      7c:	99 00       	.word	0x0099	; ????
      7e:	99 00       	.word	0x0099	; ????
      80:	ac 00       	.word	0x00ac	; ????
      82:	b8 00       	.word	0x00b8	; ????
      84:	be 00       	.word	0x00be	; ????
      86:	99 00       	.word	0x0099	; ????
      88:	99 00       	.word	0x0099	; ????
      8a:	99 00       	.word	0x0099	; ????
      8c:	99 00       	.word	0x0099	; ????
      8e:	99 00       	.word	0x0099	; ????
      90:	99 00       	.word	0x0099	; ????
      92:	99 00       	.word	0x0099	; ????
      94:	99 00       	.word	0x0099	; ????
      96:	99 00       	.word	0x0099	; ????
      98:	99 00       	.word	0x0099	; ????
      9a:	b2 00       	.word	0x00b2	; ????
      9c:	99 00       	.word	0x0099	; ????
      9e:	e3 00       	.word	0x00e3	; ????
      a0:	1b 01       	movw	r2, r22
      a2:	ed 00       	.word	0x00ed	; ????
      a4:	09 01       	movw	r0, r18
      a6:	99 00       	.word	0x0099	; ????
      a8:	99 00       	.word	0x0099	; ????
      aa:	99 00       	.word	0x0099	; ????
      ac:	99 00       	.word	0x0099	; ????
      ae:	99 00       	.word	0x0099	; ????
      b0:	99 00       	.word	0x0099	; ????
      b2:	99 00       	.word	0x0099	; ????
      b4:	99 00       	.word	0x0099	; ????
      b6:	99 00       	.word	0x0099	; ????
      b8:	99 00       	.word	0x0099	; ????
      ba:	00 01       	movw	r0, r0
      bc:	99 00       	.word	0x0099	; ????
      be:	99 00       	.word	0x0099	; ????
      c0:	99 00       	.word	0x0099	; ????
      c2:	99 00       	.word	0x0099	; ????
      c4:	99 00       	.word	0x0099	; ????
      c6:	b5 00       	.word	0x00b5	; ????
      c8:	bb 00       	.word	0x00bb	; ????
      ca:	99 00       	.word	0x0099	; ????
      cc:	99 00       	.word	0x0099	; ????
      ce:	99 00       	.word	0x0099	; ????
      d0:	99 00       	.word	0x0099	; ????
      d2:	99 00       	.word	0x0099	; ????
      d4:	99 00       	.word	0x0099	; ????
      d6:	c1 00       	.word	0x00c1	; ????
      d8:	99 00       	.word	0x0099	; ????
      da:	99 00       	.word	0x0099	; ????
      dc:	99 00       	.word	0x0099	; ????
      de:	e8 00       	.word	0x00e8	; ????
      e0:	20 01       	movw	r4, r0
      e2:	f2 00       	.word	0x00f2	; ????
      e4:	12 01       	movw	r2, r4

000000e6 <__ctors_end>:
      e6:	11 24       	eor	r1, r1
      e8:	1f be       	out	0x3f, r1	; 63
      ea:	cf e5       	ldi	r28, 0x5F	; 95
      ec:	d8 e0       	ldi	r29, 0x08	; 8
      ee:	de bf       	out	0x3e, r29	; 62
      f0:	cd bf       	out	0x3d, r28	; 61

000000f2 <__do_copy_data>:
      f2:	10 e0       	ldi	r17, 0x00	; 0
      f4:	a0 e6       	ldi	r26, 0x60	; 96
      f6:	b0 e0       	ldi	r27, 0x00	; 0
      f8:	e0 ea       	ldi	r30, 0xA0	; 160
      fa:	fb e1       	ldi	r31, 0x1B	; 27
      fc:	02 c0       	rjmp	.+4      	; 0x102 <__do_copy_data+0x10>
      fe:	05 90       	lpm	r0, Z+
     100:	0d 92       	st	X+, r0
     102:	a2 36       	cpi	r26, 0x62	; 98
     104:	b1 07       	cpc	r27, r17
     106:	d9 f7       	brne	.-10     	; 0xfe <__do_copy_data+0xc>

00000108 <__do_clear_bss>:
     108:	10 e0       	ldi	r17, 0x00	; 0
     10a:	a2 e6       	ldi	r26, 0x62	; 98
     10c:	b0 e0       	ldi	r27, 0x00	; 0
     10e:	01 c0       	rjmp	.+2      	; 0x112 <.do_clear_bss_start>

00000110 <.do_clear_bss_loop>:
     110:	1d 92       	st	X+, r1

00000112 <.do_clear_bss_start>:
     112:	ab 38       	cpi	r26, 0x8B	; 139
     114:	b1 07       	cpc	r27, r17
     116:	e1 f7       	brne	.-8      	; 0x110 <.do_clear_bss_loop>
     118:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <main>
     11c:	0c 94 ce 0d 	jmp	0x1b9c	; 0x1b9c <_exit>

00000120 <__bad_interrupt>:
     120:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000124 <WiFiMode_SuperLoop>:
	}	
	
}

void WiFiMode_SuperLoop()
{
     124:	cf 93       	push	r28
     126:	df 93       	push	r29
     128:	0f 92       	push	r0
     12a:	cd b7       	in	r28, 0x3d	; 61
     12c:	de b7       	in	r29, 0x3e	; 62
	WHEEL_Stop ();
     12e:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <WHEEL_Stop>
	u8 WiFiValue;
	while(1)
	{	
		ESP32_ReceiveChar(&WiFiValue);
     132:	ce 01       	movw	r24, r28
     134:	01 96       	adiw	r24, 0x01	; 1
     136:	0e 94 71 02 	call	0x4e2	; 0x4e2 <ESP32_ReceiveChar>
		switch(WiFiValue)
     13a:	89 81       	ldd	r24, Y+1	; 0x01
     13c:	90 e0       	ldi	r25, 0x00	; 0
     13e:	c0 97       	sbiw	r24, 0x30	; 48
     140:	89 34       	cpi	r24, 0x49	; 73
     142:	91 05       	cpc	r25, r1
     144:	b0 f7       	brcc	.-20     	; 0x132 <WiFiMode_SuperLoop+0xe>
     146:	86 5d       	subi	r24, 0xD6	; 214
     148:	9f 4f       	sbci	r25, 0xFF	; 255
     14a:	fc 01       	movw	r30, r24
     14c:	ee 0f       	add	r30, r30
     14e:	ff 1f       	adc	r31, r31
     150:	05 90       	lpm	r0, Z+
     152:	f4 91       	lpm	r31, Z
     154:	e0 2d       	mov	r30, r0
     156:	09 94       	ijmp
		{
			case 'F' :
			WHEEL_MoveForward();
     158:	0e 94 c7 02 	call	0x58e	; 0x58e <WHEEL_MoveForward>
			break;
     15c:	ea cf       	rjmp	.-44     	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'B' :
			WHEEL_MoveBackward ();
     15e:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <WHEEL_MoveBackward>
			break;
     162:	e7 cf       	rjmp	.-50     	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'S' :
			WHEEL_Stop ();
     164:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <WHEEL_Stop>
			break;
     168:	e4 cf       	rjmp	.-56     	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'i' :
			WHEEL_MoveForwardRight ();
     16a:	0e 94 15 03 	call	0x62a	; 0x62a <WHEEL_MoveForwardRight>
			break;
     16e:	e1 cf       	rjmp	.-62     	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'G' :
			WHEEL_MoveForwardleft ();
     170:	0e 94 2f 03 	call	0x65e	; 0x65e <WHEEL_MoveForwardleft>
			break;
     174:	de cf       	rjmp	.-68     	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'j' :
			WHEEL_MoveBackwardRight ();
     176:	0e 94 63 03 	call	0x6c6	; 0x6c6 <WHEEL_MoveBackwardRight>
			break;
     17a:	db cf       	rjmp	.-74     	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'H' :
			WHEEL_MoveBackwardleft ();
     17c:	0e 94 49 03 	call	0x692	; 0x692 <WHEEL_MoveBackwardleft>
			break;
     180:	d8 cf       	rjmp	.-80     	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'q' :
			if(Speed<MAX_SPEED)
     182:	80 91 60 00 	lds	r24, 0x0060
     186:	90 91 61 00 	lds	r25, 0x0061
     18a:	84 36       	cpi	r24, 0x64	; 100
     18c:	91 05       	cpc	r25, r1
     18e:	88 f6       	brcc	.-94     	; 0x132 <WiFiMode_SuperLoop+0xe>
			{
				Speed+=1;
     190:	01 96       	adiw	r24, 0x01	; 1
     192:	90 93 61 00 	sts	0x0061, r25
     196:	80 93 60 00 	sts	0x0060, r24
				WHEEL_SendDutyCycleAndStart(Speed);
     19a:	0e 94 7e 03 	call	0x6fc	; 0x6fc <WHEEL_SendDutyCycleAndStart>
     19e:	c9 cf       	rjmp	.-110    	; 0x132 <WiFiMode_SuperLoop+0xe>
				//Do NoThing
			}
			break;
			
			case '0' :
			if (Speed>MIN_SPEED)
     1a0:	80 91 60 00 	lds	r24, 0x0060
     1a4:	90 91 61 00 	lds	r25, 0x0061
     1a8:	00 97       	sbiw	r24, 0x00	; 0
     1aa:	19 f2       	breq	.-122    	; 0x132 <WiFiMode_SuperLoop+0xe>
			{
				Speed-=1;
     1ac:	01 97       	sbiw	r24, 0x01	; 1
     1ae:	90 93 61 00 	sts	0x0061, r25
     1b2:	80 93 60 00 	sts	0x0060, r24
				Speed == MIN_SPEED? (WHEEL_Stop()) : (WHEEL_SendDutyCycleAndStart(Speed)) ;
     1b6:	00 97       	sbiw	r24, 0x00	; 0
     1b8:	19 f4       	brne	.+6      	; 0x1c0 <WiFiMode_SuperLoop+0x9c>
     1ba:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <WHEEL_Stop>
     1be:	b9 cf       	rjmp	.-142    	; 0x132 <WiFiMode_SuperLoop+0xe>
     1c0:	0e 94 7e 03 	call	0x6fc	; 0x6fc <WHEEL_SendDutyCycleAndStart>
     1c4:	b6 cf       	rjmp	.-148    	; 0x132 <WiFiMode_SuperLoop+0xe>
				//Do NoThing
			}
			break;
			
			case 'U' :         //BACK LIGHT ON
			LED_TurnON(LED_BACK_PORT,LED_BACK_PIN);
     1c6:	80 e0       	ldi	r24, 0x00	; 0
     1c8:	62 e0       	ldi	r22, 0x02	; 2
     1ca:	0e 94 82 02 	call	0x504	; 0x504 <LED_TurnON>
			break;
     1ce:	b1 cf       	rjmp	.-158    	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'u' :         //BACK LIGHT OFF
			LED_TurnOFF(LED_BACK_PORT,LED_BACK_PIN);
     1d0:	80 e0       	ldi	r24, 0x00	; 0
     1d2:	62 e0       	ldi	r22, 0x02	; 2
     1d4:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
			break;
     1d8:	ac cf       	rjmp	.-168    	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'W' :         //Flash  ON
			LED_TurnON(LED_FLASH_PORT,LED_FLASH_PIN);
     1da:	80 e0       	ldi	r24, 0x00	; 0
     1dc:	61 e0       	ldi	r22, 0x01	; 1
     1de:	0e 94 82 02 	call	0x504	; 0x504 <LED_TurnON>
			break;
     1e2:	a7 cf       	rjmp	.-178    	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'w' :         //Flash  OFF
			LED_TurnOFF(LED_FLASH_PORT,LED_FLASH_PIN);
     1e4:	80 e0       	ldi	r24, 0x00	; 0
     1e6:	61 e0       	ldi	r22, 0x01	; 1
     1e8:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
			break;
     1ec:	a2 cf       	rjmp	.-188    	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'C' :         //FR  ON
			LED_TurnON(LED_FORWARD_RIGHT_PORT,LED_FORWARD_RIGHT_PIN);
     1ee:	80 e0       	ldi	r24, 0x00	; 0
     1f0:	64 e0       	ldi	r22, 0x04	; 4
     1f2:	0e 94 82 02 	call	0x504	; 0x504 <LED_TurnON>
			LED_TurnOFF(LED_FORWARD_LEFT_PORT,LED_FORWARD_LEFT_PIN);
     1f6:	80 e0       	ldi	r24, 0x00	; 0
     1f8:	63 e0       	ldi	r22, 0x03	; 3
     1fa:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
			break;
     1fe:	99 cf       	rjmp	.-206    	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'c' :         //FR  OFF
			LED_TurnOFF(LED_FORWARD_RIGHT_PORT,LED_FORWARD_RIGHT_PIN);
     200:	80 e0       	ldi	r24, 0x00	; 0
     202:	64 e0       	ldi	r22, 0x04	; 4
     204:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
			LED_TurnOFF(LED_FORWARD_LEFT_PORT,LED_FORWARD_LEFT_PIN);
     208:	80 e0       	ldi	r24, 0x00	; 0
     20a:	63 e0       	ldi	r22, 0x03	; 3
     20c:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
			break;
     210:	90 cf       	rjmp	.-224    	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'X' :         //FL  ON
			LED_TurnOFF(LED_FORWARD_RIGHT_PORT,LED_FORWARD_RIGHT_PIN);
     212:	80 e0       	ldi	r24, 0x00	; 0
     214:	64 e0       	ldi	r22, 0x04	; 4
     216:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
			LED_TurnON(LED_FORWARD_LEFT_PORT,LED_FORWARD_LEFT_PIN);
     21a:	80 e0       	ldi	r24, 0x00	; 0
     21c:	63 e0       	ldi	r22, 0x03	; 3
     21e:	0e 94 82 02 	call	0x504	; 0x504 <LED_TurnON>
			break;
     222:	87 cf       	rjmp	.-242    	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'x' :         //FL  OFF
			LED_TurnOFF(LED_FORWARD_RIGHT_PORT,LED_FORWARD_RIGHT_PIN);
     224:	80 e0       	ldi	r24, 0x00	; 0
     226:	64 e0       	ldi	r22, 0x04	; 4
     228:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
			LED_TurnOFF(LED_FORWARD_LEFT_PORT,LED_FORWARD_LEFT_PIN);
     22c:	80 e0       	ldi	r24, 0x00	; 0
     22e:	63 e0       	ldi	r22, 0x03	; 3
     230:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
			break;
     234:	7e cf       	rjmp	.-260    	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			
			case 'V' :         //Horn  ON
			BUZZER_TurnOn(BUZZER_PORT,BUZZER_PIN);
     236:	80 e0       	ldi	r24, 0x00	; 0
     238:	65 e0       	ldi	r22, 0x05	; 5
     23a:	0e 94 57 02 	call	0x4ae	; 0x4ae <BUZZER_TurnOn>
			break;
     23e:	79 cf       	rjmp	.-270    	; 0x132 <WiFiMode_SuperLoop+0xe>
			
			case 'v' :         //Horn  OFF
			BUZZER_TurnOff(BUZZER_PORT,BUZZER_PIN);
     240:	80 e0       	ldi	r24, 0x00	; 0
     242:	65 e0       	ldi	r22, 0x05	; 5
     244:	0e 94 5f 02 	call	0x4be	; 0x4be <BUZZER_TurnOff>
			break;
     248:	74 cf       	rjmp	.-280    	; 0x132 <WiFiMode_SuperLoop+0xe>

0000024a <UltraSonicMode_SuperLoop>:
	}
}


void UltraSonicMode_SuperLoop()
{
     24a:	cf 93       	push	r28
     24c:	df 93       	push	r29
     24e:	cd b7       	in	r28, 0x3d	; 61
     250:	de b7       	in	r29, 0x3e	; 62
     252:	2c 97       	sbiw	r28, 0x0c	; 12
     254:	0f b6       	in	r0, 0x3f	; 63
     256:	f8 94       	cli
     258:	de bf       	out	0x3e, r29	; 62
     25a:	0f be       	out	0x3f, r0	; 63
     25c:	cd bf       	out	0x3d, r28	; 61
	 f64 UltraSonic_LeftValue;
	 
	 
	while(1)
	{
		Ultrasonic_ReadDistance(&UltraSonic_ForwardValue);
     25e:	ce 01       	movw	r24, r28
     260:	01 96       	adiw	r24, 0x01	; 1
     262:	0e 94 1c 04 	call	0x838	; 0x838 <Ultrasonic_ReadDistance>
		
		if ( UltraSonic_ForwardValue>30.00)
     266:	69 81       	ldd	r22, Y+1	; 0x01
     268:	7a 81       	ldd	r23, Y+2	; 0x02
     26a:	8b 81       	ldd	r24, Y+3	; 0x03
     26c:	9c 81       	ldd	r25, Y+4	; 0x04
     26e:	20 e0       	ldi	r18, 0x00	; 0
     270:	30 e0       	ldi	r19, 0x00	; 0
     272:	40 ef       	ldi	r20, 0xF0	; 240
     274:	51 e4       	ldi	r21, 0x41	; 65
     276:	0e 94 ff 0c 	call	0x19fe	; 0x19fe <__gesf2>
     27a:	18 16       	cp	r1, r24
     27c:	1c f4       	brge	.+6      	; 0x284 <UltraSonicMode_SuperLoop+0x3a>
		{
			WHEEL_MoveForward();
     27e:	0e 94 c7 02 	call	0x58e	; 0x58e <WHEEL_MoveForward>
     282:	97 c0       	rjmp	.+302    	; 0x3b2 <UltraSonicMode_SuperLoop+0x168>
		}
		else
		{
			//	MOVE A Little Backward
			LED_TurnON(LED_BACK_PORT,LED_BACK_PIN);
     284:	80 e0       	ldi	r24, 0x00	; 0
     286:	62 e0       	ldi	r22, 0x02	; 2
     288:	0e 94 82 02 	call	0x504	; 0x504 <LED_TurnON>
			BUZZER_TurnOn(BUZZER_PORT,BUZZER_PIN);
     28c:	80 e0       	ldi	r24, 0x00	; 0
     28e:	65 e0       	ldi	r22, 0x05	; 5
     290:	0e 94 57 02 	call	0x4ae	; 0x4ae <BUZZER_TurnOn>
			WHEEL_MoveBackward();
     294:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <WHEEL_MoveBackward>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     298:	8f ef       	ldi	r24, 0xFF	; 255
     29a:	99 e6       	ldi	r25, 0x69	; 105
     29c:	a8 e1       	ldi	r26, 0x18	; 24
     29e:	81 50       	subi	r24, 0x01	; 1
     2a0:	90 40       	sbci	r25, 0x00	; 0
     2a2:	a0 40       	sbci	r26, 0x00	; 0
     2a4:	e1 f7       	brne	.-8      	; 0x29e <UltraSonicMode_SuperLoop+0x54>
     2a6:	00 c0       	rjmp	.+0      	; 0x2a8 <UltraSonicMode_SuperLoop+0x5e>
     2a8:	00 00       	nop
			_delay_ms(500);
			LED_TurnOFF(LED_BACK_PORT,LED_BACK_PIN);
     2aa:	80 e0       	ldi	r24, 0x00	; 0
     2ac:	62 e0       	ldi	r22, 0x02	; 2
     2ae:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
			BUZZER_TurnOff(BUZZER_PORT,BUZZER_PIN);
     2b2:	80 e0       	ldi	r24, 0x00	; 0
     2b4:	65 e0       	ldi	r22, 0x05	; 5
     2b6:	0e 94 5f 02 	call	0x4be	; 0x4be <BUZZER_TurnOff>
			WHEEL_Stop();
     2ba:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <WHEEL_Stop>
			
			// Measure Distance At Right
			SERVO_TurnON(RIGHT_Angle);
     2be:	60 e0       	ldi	r22, 0x00	; 0
     2c0:	70 e0       	ldi	r23, 0x00	; 0
     2c2:	cb 01       	movw	r24, r22
     2c4:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <SERVO_TurnON>
			
			Ultrasonic_ReadDistance(&UltraSonic_RightValue);
     2c8:	ce 01       	movw	r24, r28
     2ca:	05 96       	adiw	r24, 0x05	; 5
     2cc:	0e 94 1c 04 	call	0x838	; 0x838 <Ultrasonic_ReadDistance>
     2d0:	8f ef       	ldi	r24, 0xFF	; 255
     2d2:	99 e6       	ldi	r25, 0x69	; 105
     2d4:	a8 e1       	ldi	r26, 0x18	; 24
     2d6:	81 50       	subi	r24, 0x01	; 1
     2d8:	90 40       	sbci	r25, 0x00	; 0
     2da:	a0 40       	sbci	r26, 0x00	; 0
     2dc:	e1 f7       	brne	.-8      	; 0x2d6 <UltraSonicMode_SuperLoop+0x8c>
     2de:	00 c0       	rjmp	.+0      	; 0x2e0 <UltraSonicMode_SuperLoop+0x96>
     2e0:	00 00       	nop
			

			_delay_ms(500);
			// Measure Distance At Left
			SERVO_TurnON(LEFT_Angle);
     2e2:	60 e0       	ldi	r22, 0x00	; 0
     2e4:	70 e0       	ldi	r23, 0x00	; 0
     2e6:	84 e3       	ldi	r24, 0x34	; 52
     2e8:	93 e4       	ldi	r25, 0x43	; 67
     2ea:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <SERVO_TurnON>
		
			Ultrasonic_ReadDistance(&UltraSonic_LeftValue);
     2ee:	ce 01       	movw	r24, r28
     2f0:	09 96       	adiw	r24, 0x09	; 9
     2f2:	0e 94 1c 04 	call	0x838	; 0x838 <Ultrasonic_ReadDistance>
     2f6:	8f ef       	ldi	r24, 0xFF	; 255
     2f8:	99 e6       	ldi	r25, 0x69	; 105
     2fa:	a8 e1       	ldi	r26, 0x18	; 24
     2fc:	81 50       	subi	r24, 0x01	; 1
     2fe:	90 40       	sbci	r25, 0x00	; 0
     300:	a0 40       	sbci	r26, 0x00	; 0
     302:	e1 f7       	brne	.-8      	; 0x2fc <UltraSonicMode_SuperLoop+0xb2>
     304:	00 c0       	rjmp	.+0      	; 0x306 <UltraSonicMode_SuperLoop+0xbc>
     306:	00 00       	nop
		
			_delay_ms(500);
			if (UltraSonic_RightValue > UltraSonic_LeftValue)
     308:	6d 81       	ldd	r22, Y+5	; 0x05
     30a:	7e 81       	ldd	r23, Y+6	; 0x06
     30c:	8f 81       	ldd	r24, Y+7	; 0x07
     30e:	98 85       	ldd	r25, Y+8	; 0x08
     310:	29 85       	ldd	r18, Y+9	; 0x09
     312:	3a 85       	ldd	r19, Y+10	; 0x0a
     314:	4b 85       	ldd	r20, Y+11	; 0x0b
     316:	5c 85       	ldd	r21, Y+12	; 0x0c
     318:	0e 94 ff 0c 	call	0x19fe	; 0x19fe <__gesf2>
     31c:	18 16       	cp	r1, r24
     31e:	2c f5       	brge	.+74     	; 0x36a <UltraSonicMode_SuperLoop+0x120>
			{
				//MOVE Right
				SERVO_TurnON(FORWARD_Angle);
     320:	60 e0       	ldi	r22, 0x00	; 0
     322:	70 e0       	ldi	r23, 0x00	; 0
     324:	84 eb       	ldi	r24, 0xB4	; 180
     326:	92 e4       	ldi	r25, 0x42	; 66
     328:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <SERVO_TurnON>
     32c:	8f ef       	ldi	r24, 0xFF	; 255
     32e:	91 ee       	ldi	r25, 0xE1	; 225
     330:	a4 e0       	ldi	r26, 0x04	; 4
     332:	81 50       	subi	r24, 0x01	; 1
     334:	90 40       	sbci	r25, 0x00	; 0
     336:	a0 40       	sbci	r26, 0x00	; 0
     338:	e1 f7       	brne	.-8      	; 0x332 <UltraSonicMode_SuperLoop+0xe8>
     33a:	00 c0       	rjmp	.+0      	; 0x33c <UltraSonicMode_SuperLoop+0xf2>
     33c:	00 00       	nop
				_delay_ms(100);
				WHEEL_MoveForwardRight();
     33e:	0e 94 15 03 	call	0x62a	; 0x62a <WHEEL_MoveForwardRight>

				LED_TurnON(LED_FORWARD_RIGHT_PORT,LED_FORWARD_RIGHT_PIN);
     342:	80 e0       	ldi	r24, 0x00	; 0
     344:	64 e0       	ldi	r22, 0x04	; 4
     346:	0e 94 82 02 	call	0x504	; 0x504 <LED_TurnON>
     34a:	8f ef       	ldi	r24, 0xFF	; 255
     34c:	99 e6       	ldi	r25, 0x69	; 105
     34e:	a8 e1       	ldi	r26, 0x18	; 24
     350:	81 50       	subi	r24, 0x01	; 1
     352:	90 40       	sbci	r25, 0x00	; 0
     354:	a0 40       	sbci	r26, 0x00	; 0
     356:	e1 f7       	brne	.-8      	; 0x350 <UltraSonicMode_SuperLoop+0x106>
     358:	00 c0       	rjmp	.+0      	; 0x35a <UltraSonicMode_SuperLoop+0x110>
     35a:	00 00       	nop
				_delay_ms(500);
				LED_TurnOFF(LED_FORWARD_RIGHT_PORT,LED_FORWARD_RIGHT_PIN);
     35c:	80 e0       	ldi	r24, 0x00	; 0
     35e:	64 e0       	ldi	r22, 0x04	; 4
     360:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
				WHEEL_Stop();
     364:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <WHEEL_Stop>
     368:	24 c0       	rjmp	.+72     	; 0x3b2 <UltraSonicMode_SuperLoop+0x168>
				
			}
			else
			{
				//MOVE Left 
				SERVO_TurnON(FORWARD_Angle);
     36a:	60 e0       	ldi	r22, 0x00	; 0
     36c:	70 e0       	ldi	r23, 0x00	; 0
     36e:	84 eb       	ldi	r24, 0xB4	; 180
     370:	92 e4       	ldi	r25, 0x42	; 66
     372:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <SERVO_TurnON>
     376:	8f ef       	ldi	r24, 0xFF	; 255
     378:	91 ee       	ldi	r25, 0xE1	; 225
     37a:	a4 e0       	ldi	r26, 0x04	; 4
     37c:	81 50       	subi	r24, 0x01	; 1
     37e:	90 40       	sbci	r25, 0x00	; 0
     380:	a0 40       	sbci	r26, 0x00	; 0
     382:	e1 f7       	brne	.-8      	; 0x37c <UltraSonicMode_SuperLoop+0x132>
     384:	00 c0       	rjmp	.+0      	; 0x386 <UltraSonicMode_SuperLoop+0x13c>
     386:	00 00       	nop
				_delay_ms(100);
				WHEEL_MoveForwardleft();
     388:	0e 94 2f 03 	call	0x65e	; 0x65e <WHEEL_MoveForwardleft>
				
				LED_TurnON(LED_FORWARD_LEFT_PORT,LED_FORWARD_LEFT_PIN);
     38c:	80 e0       	ldi	r24, 0x00	; 0
     38e:	63 e0       	ldi	r22, 0x03	; 3
     390:	0e 94 82 02 	call	0x504	; 0x504 <LED_TurnON>
     394:	8f ef       	ldi	r24, 0xFF	; 255
     396:	99 e6       	ldi	r25, 0x69	; 105
     398:	a8 e1       	ldi	r26, 0x18	; 24
     39a:	81 50       	subi	r24, 0x01	; 1
     39c:	90 40       	sbci	r25, 0x00	; 0
     39e:	a0 40       	sbci	r26, 0x00	; 0
     3a0:	e1 f7       	brne	.-8      	; 0x39a <UltraSonicMode_SuperLoop+0x150>
     3a2:	00 c0       	rjmp	.+0      	; 0x3a4 <UltraSonicMode_SuperLoop+0x15a>
     3a4:	00 00       	nop
				
				_delay_ms(500);
				LED_TurnOFF(LED_FORWARD_LEFT_PORT,LED_FORWARD_LEFT_PIN);
     3a6:	80 e0       	ldi	r24, 0x00	; 0
     3a8:	63 e0       	ldi	r22, 0x03	; 3
     3aa:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
			
				WHEEL_Stop();
     3ae:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <WHEEL_Stop>
     3b2:	8f ef       	ldi	r24, 0xFF	; 255
     3b4:	99 e6       	ldi	r25, 0x69	; 105
     3b6:	a8 e1       	ldi	r26, 0x18	; 24
     3b8:	81 50       	subi	r24, 0x01	; 1
     3ba:	90 40       	sbci	r25, 0x00	; 0
     3bc:	a0 40       	sbci	r26, 0x00	; 0
     3be:	e1 f7       	brne	.-8      	; 0x3b8 <UltraSonicMode_SuperLoop+0x16e>
     3c0:	00 c0       	rjmp	.+0      	; 0x3c2 <UltraSonicMode_SuperLoop+0x178>
     3c2:	00 00       	nop
     3c4:	4c cf       	rjmp	.-360    	; 0x25e <UltraSonicMode_SuperLoop+0x14>

000003c6 <main>:
#define MAX_SPEED                    100
#define MIN_SPEED                    0


int main(void)
{
     3c6:	cf 93       	push	r28
     3c8:	df 93       	push	r29
     3ca:	0f 92       	push	r0
     3cc:	cd b7       	in	r28, 0x3d	; 61
     3ce:	de b7       	in	r29, 0x3e	; 62
	u8 ModeValue ;
	
	GLBI_Enable();
     3d0:	0e 94 ba 08 	call	0x1174	; 0x1174 <GLBI_Enable>
	
	BUTTON_init(BUTTON_MODE_PORT,BUTTON_MODE_PIN);
     3d4:	83 e0       	ldi	r24, 0x03	; 3
     3d6:	62 e0       	ldi	r22, 0x02	; 2
     3d8:	0e 94 39 02 	call	0x472	; 0x472 <BUTTON_init>
	BUTTON_ReadValue(BUTTON_MODE_PORT,BUTTON_MODE_PIN,&ModeValue,BUTTON_PullDown);
     3dc:	83 e0       	ldi	r24, 0x03	; 3
     3de:	62 e0       	ldi	r22, 0x02	; 2
     3e0:	ae 01       	movw	r20, r28
     3e2:	4f 5f       	subi	r20, 0xFF	; 255
     3e4:	5f 4f       	sbci	r21, 0xFF	; 255
     3e6:	20 e0       	ldi	r18, 0x00	; 0
     3e8:	0e 94 48 02 	call	0x490	; 0x490 <BUTTON_ReadValue>
	
	WHEEL_Init();
     3ec:	0e 94 99 02 	call	0x532	; 0x532 <WHEEL_Init>
	WHEEL_MoveForward();
     3f0:	0e 94 c7 02 	call	0x58e	; 0x58e <WHEEL_MoveForward>
	WHEEL_SendDutyCycleAndStart(Speed);
     3f4:	80 91 60 00 	lds	r24, 0x0060
     3f8:	0e 94 7e 03 	call	0x6fc	; 0x6fc <WHEEL_SendDutyCycleAndStart>
	
	SERVO_init();
     3fc:	0e 94 e4 03 	call	0x7c8	; 0x7c8 <SERVO_init>
	SERVO_TurnON(FORWARD_Angle);
     400:	60 e0       	ldi	r22, 0x00	; 0
     402:	70 e0       	ldi	r23, 0x00	; 0
     404:	84 eb       	ldi	r24, 0xB4	; 180
     406:	92 e4       	ldi	r25, 0x42	; 66
     408:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <SERVO_TurnON>
	
	
	LED_init(LED_BACK_PORT,LED_BACK_PIN);
     40c:	80 e0       	ldi	r24, 0x00	; 0
     40e:	62 e0       	ldi	r22, 0x02	; 2
     410:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <LED_init>
	LED_init(LED_FORWARD_RIGHT_PORT,LED_FORWARD_RIGHT_PIN);
     414:	80 e0       	ldi	r24, 0x00	; 0
     416:	64 e0       	ldi	r22, 0x04	; 4
     418:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <LED_init>
	LED_init(LED_FORWARD_LEFT_PORT,LED_FORWARD_LEFT_PIN);
     41c:	80 e0       	ldi	r24, 0x00	; 0
     41e:	63 e0       	ldi	r22, 0x03	; 3
     420:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <LED_init>
	LED_init(LED_FLASH_PORT,LED_FLASH_PIN);
     424:	80 e0       	ldi	r24, 0x00	; 0
     426:	61 e0       	ldi	r22, 0x01	; 1
     428:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <LED_init>
	BUZZER_init(BUZZER_PORT,BUZZER_PIN);
     42c:	80 e0       	ldi	r24, 0x00	; 0
     42e:	65 e0       	ldi	r22, 0x05	; 5
     430:	0e 94 4f 02 	call	0x49e	; 0x49e <BUZZER_init>
	
	LED_TurnOFF(LED_FORWARD_RIGHT_PORT,LED_FORWARD_RIGHT_PIN);
     434:	80 e0       	ldi	r24, 0x00	; 0
     436:	64 e0       	ldi	r22, 0x04	; 4
     438:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
	LED_TurnOFF(LED_FORWARD_LEFT_PORT,LED_FORWARD_LEFT_PIN);
     43c:	80 e0       	ldi	r24, 0x00	; 0
     43e:	63 e0       	ldi	r22, 0x03	; 3
     440:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
	LED_TurnOFF(LED_BACK_PORT,LED_BACK_PIN);
     444:	80 e0       	ldi	r24, 0x00	; 0
     446:	62 e0       	ldi	r22, 0x02	; 2
     448:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
	LED_TurnOFF(LED_FLASH_PORT,LED_FLASH_PIN);
     44c:	80 e0       	ldi	r24, 0x00	; 0
     44e:	61 e0       	ldi	r22, 0x01	; 1
     450:	0e 94 8a 02 	call	0x514	; 0x514 <LED_TurnOFF>
	BUZZER_TurnOff(BUZZER_PORT,BUZZER_PIN);
     454:	80 e0       	ldi	r24, 0x00	; 0
     456:	65 e0       	ldi	r22, 0x05	; 5
     458:	0e 94 5f 02 	call	0x4be	; 0x4be <BUZZER_TurnOff>
	
	
	
	if (ULTRASONIC_MODE == ModeValue)
     45c:	89 81       	ldd	r24, Y+1	; 0x01
     45e:	88 23       	and	r24, r24
     460:	21 f4       	brne	.+8      	; 0x46a <main+0xa4>
	{
		
		Ultrasonic_init();
     462:	0e 94 04 04 	call	0x808	; 0x808 <Ultrasonic_init>
		UltraSonicMode_SuperLoop();
     466:	0e 94 25 01 	call	0x24a	; 0x24a <UltraSonicMode_SuperLoop>
	}
	else
	{
		ESP32_init();
     46a:	0e 94 6e 02 	call	0x4dc	; 0x4dc <ESP32_init>
		WiFiMode_SuperLoop();
     46e:	0e 94 92 00 	call	0x124	; 0x124 <WiFiMode_SuperLoop>

00000472 <BUTTON_init>:
     472:	84 30       	cpi	r24, 0x04	; 4
     474:	28 f4       	brcc	.+10     	; 0x480 <BUTTON_init+0xe>
     476:	68 30       	cpi	r22, 0x08	; 8
     478:	18 f4       	brcc	.+6      	; 0x480 <BUTTON_init+0xe>
     47a:	40 e0       	ldi	r20, 0x00	; 0
     47c:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <DIO_SetPinDirection>
     480:	08 95       	ret

00000482 <BUTTON_ActivePullUp>:
     482:	84 30       	cpi	r24, 0x04	; 4
     484:	20 f4       	brcc	.+8      	; 0x48e <BUTTON_ActivePullUp+0xc>
     486:	68 30       	cpi	r22, 0x08	; 8
     488:	10 f4       	brcc	.+4      	; 0x48e <BUTTON_ActivePullUp+0xc>
     48a:	0e 94 c6 06 	call	0xd8c	; 0xd8c <DIO_activePinInPullUpResistance>
     48e:	08 95       	ret

00000490 <BUTTON_ReadValue>:
     490:	84 30       	cpi	r24, 0x04	; 4
     492:	20 f4       	brcc	.+8      	; 0x49c <BUTTON_ReadValue+0xc>
     494:	68 30       	cpi	r22, 0x08	; 8
     496:	10 f4       	brcc	.+4      	; 0x49c <BUTTON_ReadValue+0xc>
     498:	0e 94 72 06 	call	0xce4	; 0xce4 <DIO_ReadValue>
     49c:	08 95       	ret

0000049e <BUZZER_init>:
     49e:	84 30       	cpi	r24, 0x04	; 4
     4a0:	28 f4       	brcc	.+10     	; 0x4ac <BUZZER_init+0xe>
     4a2:	68 30       	cpi	r22, 0x08	; 8
     4a4:	18 f4       	brcc	.+6      	; 0x4ac <BUZZER_init+0xe>
     4a6:	41 e0       	ldi	r20, 0x01	; 1
     4a8:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <DIO_SetPinDirection>
     4ac:	08 95       	ret

000004ae <BUZZER_TurnOn>:
     4ae:	84 30       	cpi	r24, 0x04	; 4
     4b0:	28 f4       	brcc	.+10     	; 0x4bc <BUZZER_TurnOn+0xe>
     4b2:	68 30       	cpi	r22, 0x08	; 8
     4b4:	18 f4       	brcc	.+6      	; 0x4bc <BUZZER_TurnOn+0xe>
     4b6:	41 e0       	ldi	r20, 0x01	; 1
     4b8:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     4bc:	08 95       	ret

000004be <BUZZER_TurnOff>:
     4be:	84 30       	cpi	r24, 0x04	; 4
     4c0:	28 f4       	brcc	.+10     	; 0x4cc <BUZZER_TurnOff+0xe>
     4c2:	68 30       	cpi	r22, 0x08	; 8
     4c4:	18 f4       	brcc	.+6      	; 0x4cc <BUZZER_TurnOff+0xe>
     4c6:	40 e0       	ldi	r20, 0x00	; 0
     4c8:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     4cc:	08 95       	ret

000004ce <BUZZER_Toggle>:
     4ce:	84 30       	cpi	r24, 0x04	; 4
     4d0:	20 f4       	brcc	.+8      	; 0x4da <BUZZER_Toggle+0xc>
     4d2:	68 30       	cpi	r22, 0x08	; 8
     4d4:	10 f4       	brcc	.+4      	; 0x4da <BUZZER_Toggle+0xc>
     4d6:	0e 94 24 06 	call	0xc48	; 0xc48 <DIO_TogglePinValue>
     4da:	08 95       	ret

000004dc <ESP32_init>:
     4dc:	0e 94 96 0a 	call	0x152c	; 0x152c <UART_init>
     4e0:	08 95       	ret

000004e2 <ESP32_ReceiveChar>:
     4e2:	0e 94 a3 0a 	call	0x1546	; 0x1546 <UART_ReceiveChar>
     4e6:	08 95       	ret

000004e8 <ESP32_TransimitChar>:
     4e8:	0e 94 ab 0a 	call	0x1556	; 0x1556 <UART_TransmiteChar>
     4ec:	08 95       	ret

000004ee <ESP32_TransimitString>:
     4ee:	0e 94 b0 0a 	call	0x1560	; 0x1560 <UART_TransmiteString>
     4f2:	08 95       	ret

000004f4 <LED_init>:
#include "../include/LED_config.h"


void LED_init(u8 LedPort,u8 LedPin)
{
	if (LedPort <=3 && LedPin<=7)
     4f4:	84 30       	cpi	r24, 0x04	; 4
     4f6:	28 f4       	brcc	.+10     	; 0x502 <LED_init+0xe>
     4f8:	68 30       	cpi	r22, 0x08	; 8
     4fa:	18 f4       	brcc	.+6      	; 0x502 <LED_init+0xe>
	{
		DIO_SetPinDirection(LedPort,LedPin,DIO_PIN_OUTPUT);
     4fc:	41 e0       	ldi	r20, 0x01	; 1
     4fe:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <DIO_SetPinDirection>
     502:	08 95       	ret

00000504 <LED_TurnON>:
}


void LED_TurnON(u8 LedPort,u8 LedPin)
{
	if (LedPort <=3 && LedPin<=7)
     504:	84 30       	cpi	r24, 0x04	; 4
     506:	28 f4       	brcc	.+10     	; 0x512 <LED_TurnON+0xe>
     508:	68 30       	cpi	r22, 0x08	; 8
     50a:	18 f4       	brcc	.+6      	; 0x512 <LED_TurnON+0xe>
	{
		DIO_SetPinValue(LedPort,LedPin,DIO_PIN_HIGH);
     50c:	41 e0       	ldi	r20, 0x01	; 1
     50e:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     512:	08 95       	ret

00000514 <LED_TurnOFF>:
}


void LED_TurnOFF(u8 LedPort,u8 LedPin)
{
	if (LedPort <=3 && LedPin<=7)
     514:	84 30       	cpi	r24, 0x04	; 4
     516:	28 f4       	brcc	.+10     	; 0x522 <LED_TurnOFF+0xe>
     518:	68 30       	cpi	r22, 0x08	; 8
     51a:	18 f4       	brcc	.+6      	; 0x522 <LED_TurnOFF+0xe>
	{
		DIO_SetPinValue(LedPort,LedPin,DIO_PIN_LOW);
     51c:	40 e0       	ldi	r20, 0x00	; 0
     51e:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     522:	08 95       	ret

00000524 <LED_Toggle>:
}


void LED_Toggle(u8 LedPort,u8 LedPin)
{
	 if (LedPort <=3 && LedPin<=7)
     524:	84 30       	cpi	r24, 0x04	; 4
     526:	20 f4       	brcc	.+8      	; 0x530 <LED_Toggle+0xc>
     528:	68 30       	cpi	r22, 0x08	; 8
     52a:	10 f4       	brcc	.+4      	; 0x530 <LED_Toggle+0xc>
	 {
		DIO_TogglePinValue(LedPort,LedPin);
     52c:	0e 94 24 06 	call	0xc48	; 0xc48 <DIO_TogglePinValue>
     530:	08 95       	ret

00000532 <WHEEL_Init>:
     532:	81 e0       	ldi	r24, 0x01	; 1
     534:	64 e0       	ldi	r22, 0x04	; 4
     536:	41 e0       	ldi	r20, 0x01	; 1
     538:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <DIO_SetPinDirection>
     53c:	81 e0       	ldi	r24, 0x01	; 1
     53e:	65 e0       	ldi	r22, 0x05	; 5
     540:	41 e0       	ldi	r20, 0x01	; 1
     542:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <DIO_SetPinDirection>
     546:	81 e0       	ldi	r24, 0x01	; 1
     548:	66 e0       	ldi	r22, 0x06	; 6
     54a:	41 e0       	ldi	r20, 0x01	; 1
     54c:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <DIO_SetPinDirection>
     550:	81 e0       	ldi	r24, 0x01	; 1
     552:	67 e0       	ldi	r22, 0x07	; 7
     554:	41 e0       	ldi	r20, 0x01	; 1
     556:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <DIO_SetPinDirection>
     55a:	83 e0       	ldi	r24, 0x03	; 3
     55c:	67 e0       	ldi	r22, 0x07	; 7
     55e:	41 e0       	ldi	r20, 0x01	; 1
     560:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <DIO_SetPinDirection>
     564:	81 e0       	ldi	r24, 0x01	; 1
     566:	64 e0       	ldi	r22, 0x04	; 4
     568:	40 e0       	ldi	r20, 0x00	; 0
     56a:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     56e:	81 e0       	ldi	r24, 0x01	; 1
     570:	65 e0       	ldi	r22, 0x05	; 5
     572:	40 e0       	ldi	r20, 0x00	; 0
     574:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     578:	81 e0       	ldi	r24, 0x01	; 1
     57a:	66 e0       	ldi	r22, 0x06	; 6
     57c:	40 e0       	ldi	r20, 0x00	; 0
     57e:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	67 e0       	ldi	r22, 0x07	; 7
     586:	40 e0       	ldi	r20, 0x00	; 0
     588:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     58c:	08 95       	ret

0000058e <WHEEL_MoveForward>:
     58e:	83 e0       	ldi	r24, 0x03	; 3
     590:	67 e0       	ldi	r22, 0x07	; 7
     592:	41 e0       	ldi	r20, 0x01	; 1
     594:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     598:	81 e0       	ldi	r24, 0x01	; 1
     59a:	64 e0       	ldi	r22, 0x04	; 4
     59c:	40 e0       	ldi	r20, 0x00	; 0
     59e:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     5a2:	81 e0       	ldi	r24, 0x01	; 1
     5a4:	65 e0       	ldi	r22, 0x05	; 5
     5a6:	41 e0       	ldi	r20, 0x01	; 1
     5a8:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     5ac:	81 e0       	ldi	r24, 0x01	; 1
     5ae:	66 e0       	ldi	r22, 0x06	; 6
     5b0:	40 e0       	ldi	r20, 0x00	; 0
     5b2:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     5b6:	81 e0       	ldi	r24, 0x01	; 1
     5b8:	67 e0       	ldi	r22, 0x07	; 7
     5ba:	41 e0       	ldi	r20, 0x01	; 1
     5bc:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     5c0:	08 95       	ret

000005c2 <WHEEL_MoveBackward>:
     5c2:	83 e0       	ldi	r24, 0x03	; 3
     5c4:	67 e0       	ldi	r22, 0x07	; 7
     5c6:	41 e0       	ldi	r20, 0x01	; 1
     5c8:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     5cc:	81 e0       	ldi	r24, 0x01	; 1
     5ce:	64 e0       	ldi	r22, 0x04	; 4
     5d0:	41 e0       	ldi	r20, 0x01	; 1
     5d2:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     5d6:	81 e0       	ldi	r24, 0x01	; 1
     5d8:	65 e0       	ldi	r22, 0x05	; 5
     5da:	40 e0       	ldi	r20, 0x00	; 0
     5dc:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     5e0:	81 e0       	ldi	r24, 0x01	; 1
     5e2:	66 e0       	ldi	r22, 0x06	; 6
     5e4:	41 e0       	ldi	r20, 0x01	; 1
     5e6:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     5ea:	81 e0       	ldi	r24, 0x01	; 1
     5ec:	67 e0       	ldi	r22, 0x07	; 7
     5ee:	40 e0       	ldi	r20, 0x00	; 0
     5f0:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     5f4:	08 95       	ret

000005f6 <WHEEL_Stop>:
     5f6:	83 e0       	ldi	r24, 0x03	; 3
     5f8:	67 e0       	ldi	r22, 0x07	; 7
     5fa:	41 e0       	ldi	r20, 0x01	; 1
     5fc:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     600:	81 e0       	ldi	r24, 0x01	; 1
     602:	64 e0       	ldi	r22, 0x04	; 4
     604:	40 e0       	ldi	r20, 0x00	; 0
     606:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     60a:	81 e0       	ldi	r24, 0x01	; 1
     60c:	65 e0       	ldi	r22, 0x05	; 5
     60e:	40 e0       	ldi	r20, 0x00	; 0
     610:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     614:	81 e0       	ldi	r24, 0x01	; 1
     616:	66 e0       	ldi	r22, 0x06	; 6
     618:	40 e0       	ldi	r20, 0x00	; 0
     61a:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     61e:	81 e0       	ldi	r24, 0x01	; 1
     620:	67 e0       	ldi	r22, 0x07	; 7
     622:	40 e0       	ldi	r20, 0x00	; 0
     624:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     628:	08 95       	ret

0000062a <WHEEL_MoveForwardRight>:
     62a:	83 e0       	ldi	r24, 0x03	; 3
     62c:	67 e0       	ldi	r22, 0x07	; 7
     62e:	41 e0       	ldi	r20, 0x01	; 1
     630:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     634:	81 e0       	ldi	r24, 0x01	; 1
     636:	64 e0       	ldi	r22, 0x04	; 4
     638:	40 e0       	ldi	r20, 0x00	; 0
     63a:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     63e:	81 e0       	ldi	r24, 0x01	; 1
     640:	65 e0       	ldi	r22, 0x05	; 5
     642:	41 e0       	ldi	r20, 0x01	; 1
     644:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     648:	81 e0       	ldi	r24, 0x01	; 1
     64a:	66 e0       	ldi	r22, 0x06	; 6
     64c:	40 e0       	ldi	r20, 0x00	; 0
     64e:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     652:	81 e0       	ldi	r24, 0x01	; 1
     654:	67 e0       	ldi	r22, 0x07	; 7
     656:	40 e0       	ldi	r20, 0x00	; 0
     658:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     65c:	08 95       	ret

0000065e <WHEEL_MoveForwardleft>:
     65e:	83 e0       	ldi	r24, 0x03	; 3
     660:	67 e0       	ldi	r22, 0x07	; 7
     662:	41 e0       	ldi	r20, 0x01	; 1
     664:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     668:	81 e0       	ldi	r24, 0x01	; 1
     66a:	64 e0       	ldi	r22, 0x04	; 4
     66c:	40 e0       	ldi	r20, 0x00	; 0
     66e:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     672:	81 e0       	ldi	r24, 0x01	; 1
     674:	65 e0       	ldi	r22, 0x05	; 5
     676:	40 e0       	ldi	r20, 0x00	; 0
     678:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     67c:	81 e0       	ldi	r24, 0x01	; 1
     67e:	66 e0       	ldi	r22, 0x06	; 6
     680:	40 e0       	ldi	r20, 0x00	; 0
     682:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     686:	81 e0       	ldi	r24, 0x01	; 1
     688:	67 e0       	ldi	r22, 0x07	; 7
     68a:	41 e0       	ldi	r20, 0x01	; 1
     68c:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     690:	08 95       	ret

00000692 <WHEEL_MoveBackwardleft>:
     692:	83 e0       	ldi	r24, 0x03	; 3
     694:	67 e0       	ldi	r22, 0x07	; 7
     696:	41 e0       	ldi	r20, 0x01	; 1
     698:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     69c:	81 e0       	ldi	r24, 0x01	; 1
     69e:	64 e0       	ldi	r22, 0x04	; 4
     6a0:	40 e0       	ldi	r20, 0x00	; 0
     6a2:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     6a6:	81 e0       	ldi	r24, 0x01	; 1
     6a8:	65 e0       	ldi	r22, 0x05	; 5
     6aa:	40 e0       	ldi	r20, 0x00	; 0
     6ac:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     6b0:	81 e0       	ldi	r24, 0x01	; 1
     6b2:	66 e0       	ldi	r22, 0x06	; 6
     6b4:	41 e0       	ldi	r20, 0x01	; 1
     6b6:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     6ba:	81 e0       	ldi	r24, 0x01	; 1
     6bc:	67 e0       	ldi	r22, 0x07	; 7
     6be:	40 e0       	ldi	r20, 0x00	; 0
     6c0:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     6c4:	08 95       	ret

000006c6 <WHEEL_MoveBackwardRight>:
     6c6:	83 e0       	ldi	r24, 0x03	; 3
     6c8:	67 e0       	ldi	r22, 0x07	; 7
     6ca:	41 e0       	ldi	r20, 0x01	; 1
     6cc:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     6d0:	81 e0       	ldi	r24, 0x01	; 1
     6d2:	64 e0       	ldi	r22, 0x04	; 4
     6d4:	41 e0       	ldi	r20, 0x01	; 1
     6d6:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     6da:	81 e0       	ldi	r24, 0x01	; 1
     6dc:	65 e0       	ldi	r22, 0x05	; 5
     6de:	40 e0       	ldi	r20, 0x00	; 0
     6e0:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     6e4:	81 e0       	ldi	r24, 0x01	; 1
     6e6:	66 e0       	ldi	r22, 0x06	; 6
     6e8:	40 e0       	ldi	r20, 0x00	; 0
     6ea:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     6ee:	81 e0       	ldi	r24, 0x01	; 1
     6f0:	67 e0       	ldi	r22, 0x07	; 7
     6f2:	40 e0       	ldi	r20, 0x00	; 0
     6f4:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
     6f8:	08 95       	ret

000006fa <WHEEL_TurnDirection>:
     6fa:	08 95       	ret

000006fc <WHEEL_SendDutyCycleAndStart>:
     6fc:	cf 93       	push	r28
     6fe:	c8 2f       	mov	r28, r24
     700:	0e 94 b7 09 	call	0x136e	; 0x136e <TMR2_init>
     704:	6c 2f       	mov	r22, r28
     706:	70 e0       	ldi	r23, 0x00	; 0
     708:	80 e0       	ldi	r24, 0x00	; 0
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	0e 94 4d 0c 	call	0x189a	; 0x189a <__floatunsisf>
     710:	0e 94 df 09 	call	0x13be	; 0x13be <TMR2_SetDutyCycleValue_FastPWM>
     714:	0e 94 c4 09 	call	0x1388	; 0x1388 <TMR2_Start>
     718:	cf 91       	pop	r28
     71a:	08 95       	ret

0000071c <WHEEL_AdjustSpeed>:
     71c:	cf 93       	push	r28
     71e:	df 93       	push	r29
     720:	81 e0       	ldi	r24, 0x01	; 1
     722:	64 e0       	ldi	r22, 0x04	; 4
     724:	c0 e0       	ldi	r28, 0x00	; 0
     726:	d0 e0       	ldi	r29, 0x00	; 0
     728:	ae 01       	movw	r20, r28
     72a:	0e 94 72 06 	call	0xce4	; 0xce4 <DIO_ReadValue>
     72e:	88 81       	ld	r24, Y
     730:	81 30       	cpi	r24, 0x01	; 1
     732:	81 f4       	brne	.+32     	; 0x754 <WHEEL_AdjustSpeed+0x38>
     734:	8f ef       	ldi	r24, 0xFF	; 255
     736:	96 e1       	ldi	r25, 0x16	; 22
     738:	a1 e1       	ldi	r26, 0x11	; 17
     73a:	81 50       	subi	r24, 0x01	; 1
     73c:	90 40       	sbci	r25, 0x00	; 0
     73e:	a0 40       	sbci	r26, 0x00	; 0
     740:	e1 f7       	brne	.-8      	; 0x73a <WHEEL_AdjustSpeed+0x1e>
     742:	00 c0       	rjmp	.+0      	; 0x744 <WHEEL_AdjustSpeed+0x28>
     744:	00 00       	nop
     746:	80 91 62 00 	lds	r24, 0x0062
     74a:	8b 35       	cpi	r24, 0x5B	; 91
     74c:	18 f0       	brcs	.+6      	; 0x754 <WHEEL_AdjustSpeed+0x38>
     74e:	86 5f       	subi	r24, 0xF6	; 246
     750:	80 93 62 00 	sts	0x0062, r24
     754:	81 e0       	ldi	r24, 0x01	; 1
     756:	65 e0       	ldi	r22, 0x05	; 5
     758:	c0 e0       	ldi	r28, 0x00	; 0
     75a:	d0 e0       	ldi	r29, 0x00	; 0
     75c:	ae 01       	movw	r20, r28
     75e:	0e 94 72 06 	call	0xce4	; 0xce4 <DIO_ReadValue>
     762:	88 81       	ld	r24, Y
     764:	81 30       	cpi	r24, 0x01	; 1
     766:	81 f4       	brne	.+32     	; 0x788 <WHEEL_AdjustSpeed+0x6c>
     768:	8f ef       	ldi	r24, 0xFF	; 255
     76a:	96 e1       	ldi	r25, 0x16	; 22
     76c:	a1 e1       	ldi	r26, 0x11	; 17
     76e:	81 50       	subi	r24, 0x01	; 1
     770:	90 40       	sbci	r25, 0x00	; 0
     772:	a0 40       	sbci	r26, 0x00	; 0
     774:	e1 f7       	brne	.-8      	; 0x76e <WHEEL_AdjustSpeed+0x52>
     776:	00 c0       	rjmp	.+0      	; 0x778 <WHEEL_AdjustSpeed+0x5c>
     778:	00 00       	nop
     77a:	80 91 62 00 	lds	r24, 0x0062
     77e:	8b 30       	cpi	r24, 0x0B	; 11
     780:	18 f0       	brcs	.+6      	; 0x788 <WHEEL_AdjustSpeed+0x6c>
     782:	8a 50       	subi	r24, 0x0A	; 10
     784:	80 93 62 00 	sts	0x0062, r24
     788:	81 e0       	ldi	r24, 0x01	; 1
     78a:	66 e0       	ldi	r22, 0x06	; 6
     78c:	c0 e0       	ldi	r28, 0x00	; 0
     78e:	d0 e0       	ldi	r29, 0x00	; 0
     790:	ae 01       	movw	r20, r28
     792:	0e 94 72 06 	call	0xce4	; 0xce4 <DIO_ReadValue>
     796:	88 81       	ld	r24, Y
     798:	81 30       	cpi	r24, 0x01	; 1
     79a:	59 f4       	brne	.+22     	; 0x7b2 <WHEEL_AdjustSpeed+0x96>
     79c:	8f ef       	ldi	r24, 0xFF	; 255
     79e:	96 e1       	ldi	r25, 0x16	; 22
     7a0:	a1 e1       	ldi	r26, 0x11	; 17
     7a2:	81 50       	subi	r24, 0x01	; 1
     7a4:	90 40       	sbci	r25, 0x00	; 0
     7a6:	a0 40       	sbci	r26, 0x00	; 0
     7a8:	e1 f7       	brne	.-8      	; 0x7a2 <WHEEL_AdjustSpeed+0x86>
     7aa:	00 c0       	rjmp	.+0      	; 0x7ac <WHEEL_AdjustSpeed+0x90>
     7ac:	00 00       	nop
     7ae:	10 92 62 00 	sts	0x0062, r1
     7b2:	90 91 62 00 	lds	r25, 0x0062
     7b6:	80 e0       	ldi	r24, 0x00	; 0
     7b8:	64 e6       	ldi	r22, 0x64	; 100
     7ba:	70 e0       	ldi	r23, 0x00	; 0
     7bc:	0e 94 85 0d 	call	0x1b0a	; 0x1b0a <__divmodhi4>
     7c0:	63 bd       	out	0x23, r22	; 35
     7c2:	df 91       	pop	r29
     7c4:	cf 91       	pop	r28
     7c6:	08 95       	ret

000007c8 <SERVO_init>:
#include "../include/SERVO_interface.h"
#include "../include/SERVO_private.h"

void SERVO_init(void)
{
	DIO_SetPinDirection(TMR1_OC1A_PORT,TMR1_OC1A_PIN,DIO_PIN_OUTPUT);
     7c8:	83 e0       	ldi	r24, 0x03	; 3
     7ca:	65 e0       	ldi	r22, 0x05	; 5
     7cc:	41 e0       	ldi	r20, 0x01	; 1
     7ce:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <DIO_SetPinDirection>
	TMR1_init();
     7d2:	0e 94 45 09 	call	0x128a	; 0x128a <TMR1_init>
}
     7d6:	08 95       	ret

000007d8 <SERVO_TurnON>:

void SERVO_TurnON(f32 Angle)
{
	f32 DutyCycle;
	DutyCycle=5.0+(Angle/36.0);
     7d8:	20 e0       	ldi	r18, 0x00	; 0
     7da:	30 e0       	ldi	r19, 0x00	; 0
     7dc:	40 e1       	ldi	r20, 0x10	; 16
     7de:	52 e4       	ldi	r21, 0x42	; 66
     7e0:	0e 94 b9 0b 	call	0x1772	; 0x1772 <__divsf3>
     7e4:	20 e0       	ldi	r18, 0x00	; 0
     7e6:	30 e0       	ldi	r19, 0x00	; 0
     7e8:	40 ea       	ldi	r20, 0xA0	; 160
     7ea:	50 e4       	ldi	r21, 0x40	; 64
     7ec:	0e 94 51 0b 	call	0x16a2	; 0x16a2 <__addsf3>
     7f0:	ab 01       	movw	r20, r22
     7f2:	bc 01       	movw	r22, r24
	TMR1_SetDutyCycle_And_Freq_Value(50,DutyCycle);
     7f4:	82 e3       	ldi	r24, 0x32	; 50
     7f6:	90 e0       	ldi	r25, 0x00	; 0
     7f8:	0e 94 72 09 	call	0x12e4	; 0x12e4 <TMR1_SetDutyCycle_And_Freq_Value>
	TMR1_Start();
     7fc:	0e 94 5e 09 	call	0x12bc	; 0x12bc <TMR1_Start>
}
     800:	08 95       	ret

00000802 <SERVO_TurnOFF>:

void SERVO_TurnOFF()
{
	TMR1_Stop();
     802:	0e 94 68 09 	call	0x12d0	; 0x12d0 <TMR1_Stop>
}
     806:	08 95       	ret

00000808 <Ultrasonic_init>:



void Ultrasonic_init(void)
{
	DIO_SetPinDirection(ULTRASONIC_TRIGGER_PORT,ULTRASONIC_TRIGGER_PIN,DIO_PIN_OUTPUT);
     808:	83 e0       	ldi	r24, 0x03	; 3
     80a:	66 e0       	ldi	r22, 0x06	; 6
     80c:	41 e0       	ldi	r20, 0x01	; 1
     80e:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <DIO_SetPinDirection>
	DIO_SetPinDirection(ULTRASONIC_ECHO_PORT,ULTRASONIC_ECHO_PIN,DIO_PIN_INPUT);
     812:	83 e0       	ldi	r24, 0x03	; 3
     814:	63 e0       	ldi	r22, 0x03	; 3
     816:	40 e0       	ldi	r20, 0x00	; 0
     818:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <DIO_SetPinDirection>
	DIO_SetPinValue(ULTRASONIC_ECHO_PORT,ULTRASONIC_ECHO_PIN,DIO_PIN_HIGH);
     81c:	83 e0       	ldi	r24, 0x03	; 3
     81e:	63 e0       	ldi	r22, 0x03	; 3
     820:	41 e0       	ldi	r20, 0x01	; 1
     822:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
	EXTI_Enable(EXTI_INT1,EXTI_ANY_LOGICAL_CHANGE);
     826:	81 e0       	ldi	r24, 0x01	; 1
     828:	63 e0       	ldi	r22, 0x03	; 3
     82a:	0e 94 d8 07 	call	0xfb0	; 0xfb0 <EXTI_Enable>
	TMR0_init();
     82e:	0e 94 be 08 	call	0x117c	; 0x117c <TMR0_init>
	TMR0_Start();
     832:	0e 94 c9 08 	call	0x1192	; 0x1192 <TMR0_Start>
}
     836:	08 95       	ret

00000838 <Ultrasonic_ReadDistance>:

void Ultrasonic_ReadDistance(f64* DistanceValue)
{
     838:	cf 93       	push	r28
     83a:	df 93       	push	r29
     83c:	ec 01       	movw	r28, r24
	if (!sensor_working)
     83e:	80 91 68 00 	lds	r24, 0x0068
     842:	88 23       	and	r24, r24
     844:	81 f4       	brne	.+32     	; 0x866 <__stack+0x7>
	{
		DIO_SetPinValue(ULTRASONIC_TRIGGER_PORT,ULTRASONIC_TRIGGER_PIN,DIO_PIN_HIGH);
     846:	83 e0       	ldi	r24, 0x03	; 3
     848:	66 e0       	ldi	r22, 0x06	; 6
     84a:	41 e0       	ldi	r20, 0x01	; 1
     84c:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     850:	80 e5       	ldi	r24, 0x50	; 80
     852:	8a 95       	dec	r24
     854:	f1 f7       	brne	.-4      	; 0x852 <Ultrasonic_ReadDistance+0x1a>
		_delay_us(15);
		DIO_SetPinValue(ULTRASONIC_TRIGGER_PORT,ULTRASONIC_TRIGGER_PIN,DIO_PIN_LOW);
     856:	83 e0       	ldi	r24, 0x03	; 3
     858:	66 e0       	ldi	r22, 0x06	; 6
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DIO_SetPinValue>
		sensor_working=1;
     860:	81 e0       	ldi	r24, 0x01	; 1
     862:	80 93 68 00 	sts	0x0068, r24

	}		
	*DistanceValue=distance;	
     866:	80 91 87 00 	lds	r24, 0x0087
     86a:	90 91 88 00 	lds	r25, 0x0088
     86e:	a0 91 89 00 	lds	r26, 0x0089
     872:	b0 91 8a 00 	lds	r27, 0x008A
     876:	88 83       	st	Y, r24
     878:	99 83       	std	Y+1, r25	; 0x01
     87a:	aa 83       	std	Y+2, r26	; 0x02
     87c:	bb 83       	std	Y+3, r27	; 0x03
}
     87e:	df 91       	pop	r29
     880:	cf 91       	pop	r28
     882:	08 95       	ret

00000884 <__vector_2>:


void  __vector_2(void) __attribute__((signal));
void  __vector_2(void)
{
     884:	1f 92       	push	r1
     886:	0f 92       	push	r0
     888:	0f b6       	in	r0, 0x3f	; 63
     88a:	0f 92       	push	r0
     88c:	11 24       	eor	r1, r1
     88e:	2f 93       	push	r18
     890:	3f 93       	push	r19
     892:	4f 93       	push	r20
     894:	5f 93       	push	r21
     896:	6f 93       	push	r22
     898:	7f 93       	push	r23
     89a:	8f 93       	push	r24
     89c:	9f 93       	push	r25
     89e:	af 93       	push	r26
     8a0:	bf 93       	push	r27
     8a2:	ef 93       	push	r30
     8a4:	ff 93       	push	r31
	if(sensor_working==1)
     8a6:	80 91 68 00 	lds	r24, 0x0068
     8aa:	81 30       	cpi	r24, 0x01	; 1
     8ac:	09 f0       	breq	.+2      	; 0x8b0 <__vector_2+0x2c>
     8ae:	53 c0       	rjmp	.+166    	; 0x956 <__vector_2+0xd2>
	{
		if (rising_edge==0)
     8b0:	80 91 67 00 	lds	r24, 0x0067
     8b4:	88 23       	and	r24, r24
     8b6:	69 f4       	brne	.+26     	; 0x8d2 <__vector_2+0x4e>
		{
			TCNT0=0X00;
     8b8:	12 be       	out	0x32, r1	; 50
			rising_edge=1;
     8ba:	81 e0       	ldi	r24, 0x01	; 1
     8bc:	80 93 67 00 	sts	0x0067, r24
			timer_counter=0;
     8c0:	10 92 63 00 	sts	0x0063, r1
     8c4:	10 92 64 00 	sts	0x0064, r1
     8c8:	10 92 65 00 	sts	0x0065, r1
     8cc:	10 92 66 00 	sts	0x0066, r1
     8d0:	42 c0       	rjmp	.+132    	; 0x956 <__vector_2+0xd2>
		}
		else
		{
			distance=(343*(timer_counter*256+TCNT0)/320000)+1;
     8d2:	22 b7       	in	r18, 0x32	; 50
     8d4:	80 91 63 00 	lds	r24, 0x0063
     8d8:	90 91 64 00 	lds	r25, 0x0064
     8dc:	a0 91 65 00 	lds	r26, 0x0065
     8e0:	b0 91 66 00 	lds	r27, 0x0066
     8e4:	66 27       	eor	r22, r22
     8e6:	78 2f       	mov	r23, r24
     8e8:	89 2f       	mov	r24, r25
     8ea:	9a 2f       	mov	r25, r26
     8ec:	62 0f       	add	r22, r18
     8ee:	71 1d       	adc	r23, r1
     8f0:	81 1d       	adc	r24, r1
     8f2:	91 1d       	adc	r25, r1
     8f4:	27 e5       	ldi	r18, 0x57	; 87
     8f6:	31 e0       	ldi	r19, 0x01	; 1
     8f8:	40 e0       	ldi	r20, 0x00	; 0
     8fa:	50 e0       	ldi	r21, 0x00	; 0
     8fc:	0e 94 66 0d 	call	0x1acc	; 0x1acc <__mulsi3>
     900:	20 e0       	ldi	r18, 0x00	; 0
     902:	32 ee       	ldi	r19, 0xE2	; 226
     904:	44 e0       	ldi	r20, 0x04	; 4
     906:	50 e0       	ldi	r21, 0x00	; 0
     908:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__udivmodsi4>
     90c:	ca 01       	movw	r24, r20
     90e:	b9 01       	movw	r22, r18
     910:	6f 5f       	subi	r22, 0xFF	; 255
     912:	7f 4f       	sbci	r23, 0xFF	; 255
     914:	8f 4f       	sbci	r24, 0xFF	; 255
     916:	9f 4f       	sbci	r25, 0xFF	; 255
     918:	0e 94 4d 0c 	call	0x189a	; 0x189a <__floatunsisf>
     91c:	dc 01       	movw	r26, r24
     91e:	cb 01       	movw	r24, r22
     920:	80 93 87 00 	sts	0x0087, r24
     924:	90 93 88 00 	sts	0x0088, r25
     928:	a0 93 89 00 	sts	0x0089, r26
     92c:	b0 93 8a 00 	sts	0x008A, r27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     930:	8f ef       	ldi	r24, 0xFF	; 255
     932:	93 ef       	ldi	r25, 0xF3	; 243
     934:	a1 e0       	ldi	r26, 0x01	; 1
     936:	81 50       	subi	r24, 0x01	; 1
     938:	90 40       	sbci	r25, 0x00	; 0
     93a:	a0 40       	sbci	r26, 0x00	; 0
     93c:	e1 f7       	brne	.-8      	; 0x936 <__vector_2+0xb2>
     93e:	00 c0       	rjmp	.+0      	; 0x940 <__vector_2+0xbc>
     940:	00 00       	nop
			_delay_ms(40);
			timer_counter=0;
     942:	10 92 63 00 	sts	0x0063, r1
     946:	10 92 64 00 	sts	0x0064, r1
     94a:	10 92 65 00 	sts	0x0065, r1
     94e:	10 92 66 00 	sts	0x0066, r1
			rising_edge=0;
     952:	10 92 67 00 	sts	0x0067, r1
		}
	}
}
     956:	ff 91       	pop	r31
     958:	ef 91       	pop	r30
     95a:	bf 91       	pop	r27
     95c:	af 91       	pop	r26
     95e:	9f 91       	pop	r25
     960:	8f 91       	pop	r24
     962:	7f 91       	pop	r23
     964:	6f 91       	pop	r22
     966:	5f 91       	pop	r21
     968:	4f 91       	pop	r20
     96a:	3f 91       	pop	r19
     96c:	2f 91       	pop	r18
     96e:	0f 90       	pop	r0
     970:	0f be       	out	0x3f, r0	; 63
     972:	0f 90       	pop	r0
     974:	1f 90       	pop	r1
     976:	18 95       	reti

00000978 <__vector_11>:


void __vector_11(void) __attribute__((signal));
void __vector_11(void)
{
     978:	1f 92       	push	r1
     97a:	0f 92       	push	r0
     97c:	0f b6       	in	r0, 0x3f	; 63
     97e:	0f 92       	push	r0
     980:	11 24       	eor	r1, r1
     982:	2f 93       	push	r18
     984:	8f 93       	push	r24
     986:	9f 93       	push	r25
     988:	af 93       	push	r26
     98a:	bf 93       	push	r27
	timer_counter++;
     98c:	80 91 63 00 	lds	r24, 0x0063
     990:	90 91 64 00 	lds	r25, 0x0064
     994:	a0 91 65 00 	lds	r26, 0x0065
     998:	b0 91 66 00 	lds	r27, 0x0066
     99c:	01 96       	adiw	r24, 0x01	; 1
     99e:	a1 1d       	adc	r26, r1
     9a0:	b1 1d       	adc	r27, r1
     9a2:	80 93 63 00 	sts	0x0063, r24
     9a6:	90 93 64 00 	sts	0x0064, r25
     9aa:	a0 93 65 00 	sts	0x0065, r26
     9ae:	b0 93 66 00 	sts	0x0066, r27
	if( timer_counter >1462)
     9b2:	87 3b       	cpi	r24, 0xB7	; 183
     9b4:	25 e0       	ldi	r18, 0x05	; 5
     9b6:	92 07       	cpc	r25, r18
     9b8:	20 e0       	ldi	r18, 0x00	; 0
     9ba:	a2 07       	cpc	r26, r18
     9bc:	20 e0       	ldi	r18, 0x00	; 0
     9be:	b2 07       	cpc	r27, r18
     9c0:	68 f0       	brcs	.+26     	; 0x9dc <__vector_11+0x64>
	{
		TCNT0 = 0x00;
     9c2:	12 be       	out	0x32, r1	; 50
		sensor_working=0;
     9c4:	10 92 68 00 	sts	0x0068, r1
		rising_edge=0;
     9c8:	10 92 67 00 	sts	0x0067, r1
		timer_counter=0;
     9cc:	10 92 63 00 	sts	0x0063, r1
     9d0:	10 92 64 00 	sts	0x0064, r1
     9d4:	10 92 65 00 	sts	0x0065, r1
     9d8:	10 92 66 00 	sts	0x0066, r1
	}
	
     9dc:	bf 91       	pop	r27
     9de:	af 91       	pop	r26
     9e0:	9f 91       	pop	r25
     9e2:	8f 91       	pop	r24
     9e4:	2f 91       	pop	r18
     9e6:	0f 90       	pop	r0
     9e8:	0f be       	out	0x3f, r0	; 63
     9ea:	0f 90       	pop	r0
     9ec:	1f 90       	pop	r1
     9ee:	18 95       	reti

000009f0 <DIO_SetPinDirection>:
     9f0:	84 30       	cpi	r24, 0x04	; 4
     9f2:	08 f0       	brcs	.+2      	; 0x9f6 <DIO_SetPinDirection+0x6>
     9f4:	8b c0       	rjmp	.+278    	; 0xb0c <DIO_SetPinDirection+0x11c>
     9f6:	68 30       	cpi	r22, 0x08	; 8
     9f8:	08 f0       	brcs	.+2      	; 0x9fc <DIO_SetPinDirection+0xc>
     9fa:	8a c0       	rjmp	.+276    	; 0xb10 <DIO_SetPinDirection+0x120>
     9fc:	42 30       	cpi	r20, 0x02	; 2
     9fe:	08 f0       	brcs	.+2      	; 0xa02 <DIO_SetPinDirection+0x12>
     a00:	89 c0       	rjmp	.+274    	; 0xb14 <DIO_SetPinDirection+0x124>
     a02:	81 30       	cpi	r24, 0x01	; 1
     a04:	41 f1       	breq	.+80     	; 0xa56 <DIO_SetPinDirection+0x66>
     a06:	81 30       	cpi	r24, 0x01	; 1
     a08:	38 f0       	brcs	.+14     	; 0xa18 <DIO_SetPinDirection+0x28>
     a0a:	82 30       	cpi	r24, 0x02	; 2
     a0c:	09 f4       	brne	.+2      	; 0xa10 <DIO_SetPinDirection+0x20>
     a0e:	41 c0       	rjmp	.+130    	; 0xa92 <DIO_SetPinDirection+0xa2>
     a10:	83 30       	cpi	r24, 0x03	; 3
     a12:	09 f0       	breq	.+2      	; 0xa16 <DIO_SetPinDirection+0x26>
     a14:	81 c0       	rjmp	.+258    	; 0xb18 <DIO_SetPinDirection+0x128>
     a16:	5b c0       	rjmp	.+182    	; 0xace <DIO_SetPinDirection+0xde>
     a18:	41 30       	cpi	r20, 0x01	; 1
     a1a:	71 f4       	brne	.+28     	; 0xa38 <DIO_SetPinDirection+0x48>
     a1c:	2a b3       	in	r18, 0x1a	; 26
     a1e:	81 e0       	ldi	r24, 0x01	; 1
     a20:	90 e0       	ldi	r25, 0x00	; 0
     a22:	ac 01       	movw	r20, r24
     a24:	02 c0       	rjmp	.+4      	; 0xa2a <DIO_SetPinDirection+0x3a>
     a26:	44 0f       	add	r20, r20
     a28:	55 1f       	adc	r21, r21
     a2a:	6a 95       	dec	r22
     a2c:	e2 f7       	brpl	.-8      	; 0xa26 <DIO_SetPinDirection+0x36>
     a2e:	ba 01       	movw	r22, r20
     a30:	62 2b       	or	r22, r18
     a32:	6a bb       	out	0x1a, r22	; 26
     a34:	80 e0       	ldi	r24, 0x00	; 0
     a36:	08 95       	ret
     a38:	2a b3       	in	r18, 0x1a	; 26
     a3a:	81 e0       	ldi	r24, 0x01	; 1
     a3c:	90 e0       	ldi	r25, 0x00	; 0
     a3e:	ac 01       	movw	r20, r24
     a40:	02 c0       	rjmp	.+4      	; 0xa46 <DIO_SetPinDirection+0x56>
     a42:	44 0f       	add	r20, r20
     a44:	55 1f       	adc	r21, r21
     a46:	6a 95       	dec	r22
     a48:	e2 f7       	brpl	.-8      	; 0xa42 <DIO_SetPinDirection+0x52>
     a4a:	ba 01       	movw	r22, r20
     a4c:	60 95       	com	r22
     a4e:	62 23       	and	r22, r18
     a50:	6a bb       	out	0x1a, r22	; 26
     a52:	80 e0       	ldi	r24, 0x00	; 0
     a54:	08 95       	ret
     a56:	41 30       	cpi	r20, 0x01	; 1
     a58:	69 f4       	brne	.+26     	; 0xa74 <DIO_SetPinDirection+0x84>
     a5a:	47 b3       	in	r20, 0x17	; 23
     a5c:	21 e0       	ldi	r18, 0x01	; 1
     a5e:	30 e0       	ldi	r19, 0x00	; 0
     a60:	c9 01       	movw	r24, r18
     a62:	02 c0       	rjmp	.+4      	; 0xa68 <DIO_SetPinDirection+0x78>
     a64:	88 0f       	add	r24, r24
     a66:	99 1f       	adc	r25, r25
     a68:	6a 95       	dec	r22
     a6a:	e2 f7       	brpl	.-8      	; 0xa64 <DIO_SetPinDirection+0x74>
     a6c:	84 2b       	or	r24, r20
     a6e:	87 bb       	out	0x17, r24	; 23
     a70:	80 e0       	ldi	r24, 0x00	; 0
     a72:	08 95       	ret
     a74:	27 b3       	in	r18, 0x17	; 23
     a76:	81 e0       	ldi	r24, 0x01	; 1
     a78:	90 e0       	ldi	r25, 0x00	; 0
     a7a:	ac 01       	movw	r20, r24
     a7c:	02 c0       	rjmp	.+4      	; 0xa82 <DIO_SetPinDirection+0x92>
     a7e:	44 0f       	add	r20, r20
     a80:	55 1f       	adc	r21, r21
     a82:	6a 95       	dec	r22
     a84:	e2 f7       	brpl	.-8      	; 0xa7e <DIO_SetPinDirection+0x8e>
     a86:	ba 01       	movw	r22, r20
     a88:	60 95       	com	r22
     a8a:	62 23       	and	r22, r18
     a8c:	67 bb       	out	0x17, r22	; 23
     a8e:	80 e0       	ldi	r24, 0x00	; 0
     a90:	08 95       	ret
     a92:	41 30       	cpi	r20, 0x01	; 1
     a94:	69 f4       	brne	.+26     	; 0xab0 <DIO_SetPinDirection+0xc0>
     a96:	44 b3       	in	r20, 0x14	; 20
     a98:	21 e0       	ldi	r18, 0x01	; 1
     a9a:	30 e0       	ldi	r19, 0x00	; 0
     a9c:	c9 01       	movw	r24, r18
     a9e:	02 c0       	rjmp	.+4      	; 0xaa4 <DIO_SetPinDirection+0xb4>
     aa0:	88 0f       	add	r24, r24
     aa2:	99 1f       	adc	r25, r25
     aa4:	6a 95       	dec	r22
     aa6:	e2 f7       	brpl	.-8      	; 0xaa0 <DIO_SetPinDirection+0xb0>
     aa8:	84 2b       	or	r24, r20
     aaa:	84 bb       	out	0x14, r24	; 20
     aac:	80 e0       	ldi	r24, 0x00	; 0
     aae:	08 95       	ret
     ab0:	24 b3       	in	r18, 0x14	; 20
     ab2:	81 e0       	ldi	r24, 0x01	; 1
     ab4:	90 e0       	ldi	r25, 0x00	; 0
     ab6:	ac 01       	movw	r20, r24
     ab8:	02 c0       	rjmp	.+4      	; 0xabe <DIO_SetPinDirection+0xce>
     aba:	44 0f       	add	r20, r20
     abc:	55 1f       	adc	r21, r21
     abe:	6a 95       	dec	r22
     ac0:	e2 f7       	brpl	.-8      	; 0xaba <DIO_SetPinDirection+0xca>
     ac2:	ba 01       	movw	r22, r20
     ac4:	60 95       	com	r22
     ac6:	62 23       	and	r22, r18
     ac8:	64 bb       	out	0x14, r22	; 20
     aca:	80 e0       	ldi	r24, 0x00	; 0
     acc:	08 95       	ret
     ace:	41 30       	cpi	r20, 0x01	; 1
     ad0:	71 f4       	brne	.+28     	; 0xaee <DIO_SetPinDirection+0xfe>
     ad2:	21 b3       	in	r18, 0x11	; 17
     ad4:	81 e0       	ldi	r24, 0x01	; 1
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	ac 01       	movw	r20, r24
     ada:	02 c0       	rjmp	.+4      	; 0xae0 <DIO_SetPinDirection+0xf0>
     adc:	44 0f       	add	r20, r20
     ade:	55 1f       	adc	r21, r21
     ae0:	6a 95       	dec	r22
     ae2:	e2 f7       	brpl	.-8      	; 0xadc <DIO_SetPinDirection+0xec>
     ae4:	ba 01       	movw	r22, r20
     ae6:	62 2b       	or	r22, r18
     ae8:	61 bb       	out	0x11, r22	; 17
     aea:	80 e0       	ldi	r24, 0x00	; 0
     aec:	08 95       	ret
     aee:	21 b3       	in	r18, 0x11	; 17
     af0:	81 e0       	ldi	r24, 0x01	; 1
     af2:	90 e0       	ldi	r25, 0x00	; 0
     af4:	ac 01       	movw	r20, r24
     af6:	02 c0       	rjmp	.+4      	; 0xafc <DIO_SetPinDirection+0x10c>
     af8:	44 0f       	add	r20, r20
     afa:	55 1f       	adc	r21, r21
     afc:	6a 95       	dec	r22
     afe:	e2 f7       	brpl	.-8      	; 0xaf8 <DIO_SetPinDirection+0x108>
     b00:	ba 01       	movw	r22, r20
     b02:	60 95       	com	r22
     b04:	62 23       	and	r22, r18
     b06:	61 bb       	out	0x11, r22	; 17
     b08:	80 e0       	ldi	r24, 0x00	; 0
     b0a:	08 95       	ret
     b0c:	81 e0       	ldi	r24, 0x01	; 1
     b0e:	08 95       	ret
     b10:	81 e0       	ldi	r24, 0x01	; 1
     b12:	08 95       	ret
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 95       	ret
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	08 95       	ret

00000b1c <DIO_SetPinValue>:
     b1c:	84 30       	cpi	r24, 0x04	; 4
     b1e:	08 f0       	brcs	.+2      	; 0xb22 <DIO_SetPinValue+0x6>
     b20:	8b c0       	rjmp	.+278    	; 0xc38 <DIO_SetPinValue+0x11c>
     b22:	68 30       	cpi	r22, 0x08	; 8
     b24:	08 f0       	brcs	.+2      	; 0xb28 <DIO_SetPinValue+0xc>
     b26:	8a c0       	rjmp	.+276    	; 0xc3c <DIO_SetPinValue+0x120>
     b28:	42 30       	cpi	r20, 0x02	; 2
     b2a:	08 f0       	brcs	.+2      	; 0xb2e <DIO_SetPinValue+0x12>
     b2c:	89 c0       	rjmp	.+274    	; 0xc40 <DIO_SetPinValue+0x124>
     b2e:	81 30       	cpi	r24, 0x01	; 1
     b30:	41 f1       	breq	.+80     	; 0xb82 <DIO_SetPinValue+0x66>
     b32:	81 30       	cpi	r24, 0x01	; 1
     b34:	38 f0       	brcs	.+14     	; 0xb44 <DIO_SetPinValue+0x28>
     b36:	82 30       	cpi	r24, 0x02	; 2
     b38:	09 f4       	brne	.+2      	; 0xb3c <DIO_SetPinValue+0x20>
     b3a:	41 c0       	rjmp	.+130    	; 0xbbe <DIO_SetPinValue+0xa2>
     b3c:	83 30       	cpi	r24, 0x03	; 3
     b3e:	09 f0       	breq	.+2      	; 0xb42 <DIO_SetPinValue+0x26>
     b40:	81 c0       	rjmp	.+258    	; 0xc44 <DIO_SetPinValue+0x128>
     b42:	5b c0       	rjmp	.+182    	; 0xbfa <DIO_SetPinValue+0xde>
     b44:	41 30       	cpi	r20, 0x01	; 1
     b46:	71 f4       	brne	.+28     	; 0xb64 <DIO_SetPinValue+0x48>
     b48:	2b b3       	in	r18, 0x1b	; 27
     b4a:	81 e0       	ldi	r24, 0x01	; 1
     b4c:	90 e0       	ldi	r25, 0x00	; 0
     b4e:	ac 01       	movw	r20, r24
     b50:	02 c0       	rjmp	.+4      	; 0xb56 <DIO_SetPinValue+0x3a>
     b52:	44 0f       	add	r20, r20
     b54:	55 1f       	adc	r21, r21
     b56:	6a 95       	dec	r22
     b58:	e2 f7       	brpl	.-8      	; 0xb52 <DIO_SetPinValue+0x36>
     b5a:	ba 01       	movw	r22, r20
     b5c:	62 2b       	or	r22, r18
     b5e:	6b bb       	out	0x1b, r22	; 27
     b60:	80 e0       	ldi	r24, 0x00	; 0
     b62:	08 95       	ret
     b64:	2b b3       	in	r18, 0x1b	; 27
     b66:	81 e0       	ldi	r24, 0x01	; 1
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	ac 01       	movw	r20, r24
     b6c:	02 c0       	rjmp	.+4      	; 0xb72 <DIO_SetPinValue+0x56>
     b6e:	44 0f       	add	r20, r20
     b70:	55 1f       	adc	r21, r21
     b72:	6a 95       	dec	r22
     b74:	e2 f7       	brpl	.-8      	; 0xb6e <DIO_SetPinValue+0x52>
     b76:	ba 01       	movw	r22, r20
     b78:	60 95       	com	r22
     b7a:	62 23       	and	r22, r18
     b7c:	6b bb       	out	0x1b, r22	; 27
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	08 95       	ret
     b82:	41 30       	cpi	r20, 0x01	; 1
     b84:	69 f4       	brne	.+26     	; 0xba0 <DIO_SetPinValue+0x84>
     b86:	48 b3       	in	r20, 0x18	; 24
     b88:	21 e0       	ldi	r18, 0x01	; 1
     b8a:	30 e0       	ldi	r19, 0x00	; 0
     b8c:	c9 01       	movw	r24, r18
     b8e:	02 c0       	rjmp	.+4      	; 0xb94 <DIO_SetPinValue+0x78>
     b90:	88 0f       	add	r24, r24
     b92:	99 1f       	adc	r25, r25
     b94:	6a 95       	dec	r22
     b96:	e2 f7       	brpl	.-8      	; 0xb90 <DIO_SetPinValue+0x74>
     b98:	84 2b       	or	r24, r20
     b9a:	88 bb       	out	0x18, r24	; 24
     b9c:	80 e0       	ldi	r24, 0x00	; 0
     b9e:	08 95       	ret
     ba0:	28 b3       	in	r18, 0x18	; 24
     ba2:	81 e0       	ldi	r24, 0x01	; 1
     ba4:	90 e0       	ldi	r25, 0x00	; 0
     ba6:	ac 01       	movw	r20, r24
     ba8:	02 c0       	rjmp	.+4      	; 0xbae <DIO_SetPinValue+0x92>
     baa:	44 0f       	add	r20, r20
     bac:	55 1f       	adc	r21, r21
     bae:	6a 95       	dec	r22
     bb0:	e2 f7       	brpl	.-8      	; 0xbaa <DIO_SetPinValue+0x8e>
     bb2:	ba 01       	movw	r22, r20
     bb4:	60 95       	com	r22
     bb6:	62 23       	and	r22, r18
     bb8:	68 bb       	out	0x18, r22	; 24
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	08 95       	ret
     bbe:	41 30       	cpi	r20, 0x01	; 1
     bc0:	69 f4       	brne	.+26     	; 0xbdc <DIO_SetPinValue+0xc0>
     bc2:	45 b3       	in	r20, 0x15	; 21
     bc4:	21 e0       	ldi	r18, 0x01	; 1
     bc6:	30 e0       	ldi	r19, 0x00	; 0
     bc8:	c9 01       	movw	r24, r18
     bca:	02 c0       	rjmp	.+4      	; 0xbd0 <DIO_SetPinValue+0xb4>
     bcc:	88 0f       	add	r24, r24
     bce:	99 1f       	adc	r25, r25
     bd0:	6a 95       	dec	r22
     bd2:	e2 f7       	brpl	.-8      	; 0xbcc <DIO_SetPinValue+0xb0>
     bd4:	84 2b       	or	r24, r20
     bd6:	85 bb       	out	0x15, r24	; 21
     bd8:	80 e0       	ldi	r24, 0x00	; 0
     bda:	08 95       	ret
     bdc:	25 b3       	in	r18, 0x15	; 21
     bde:	81 e0       	ldi	r24, 0x01	; 1
     be0:	90 e0       	ldi	r25, 0x00	; 0
     be2:	ac 01       	movw	r20, r24
     be4:	02 c0       	rjmp	.+4      	; 0xbea <DIO_SetPinValue+0xce>
     be6:	44 0f       	add	r20, r20
     be8:	55 1f       	adc	r21, r21
     bea:	6a 95       	dec	r22
     bec:	e2 f7       	brpl	.-8      	; 0xbe6 <DIO_SetPinValue+0xca>
     bee:	ba 01       	movw	r22, r20
     bf0:	60 95       	com	r22
     bf2:	62 23       	and	r22, r18
     bf4:	65 bb       	out	0x15, r22	; 21
     bf6:	80 e0       	ldi	r24, 0x00	; 0
     bf8:	08 95       	ret
     bfa:	41 30       	cpi	r20, 0x01	; 1
     bfc:	71 f4       	brne	.+28     	; 0xc1a <DIO_SetPinValue+0xfe>
     bfe:	22 b3       	in	r18, 0x12	; 18
     c00:	81 e0       	ldi	r24, 0x01	; 1
     c02:	90 e0       	ldi	r25, 0x00	; 0
     c04:	ac 01       	movw	r20, r24
     c06:	02 c0       	rjmp	.+4      	; 0xc0c <DIO_SetPinValue+0xf0>
     c08:	44 0f       	add	r20, r20
     c0a:	55 1f       	adc	r21, r21
     c0c:	6a 95       	dec	r22
     c0e:	e2 f7       	brpl	.-8      	; 0xc08 <DIO_SetPinValue+0xec>
     c10:	ba 01       	movw	r22, r20
     c12:	62 2b       	or	r22, r18
     c14:	62 bb       	out	0x12, r22	; 18
     c16:	80 e0       	ldi	r24, 0x00	; 0
     c18:	08 95       	ret
     c1a:	22 b3       	in	r18, 0x12	; 18
     c1c:	81 e0       	ldi	r24, 0x01	; 1
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	ac 01       	movw	r20, r24
     c22:	02 c0       	rjmp	.+4      	; 0xc28 <DIO_SetPinValue+0x10c>
     c24:	44 0f       	add	r20, r20
     c26:	55 1f       	adc	r21, r21
     c28:	6a 95       	dec	r22
     c2a:	e2 f7       	brpl	.-8      	; 0xc24 <DIO_SetPinValue+0x108>
     c2c:	ba 01       	movw	r22, r20
     c2e:	60 95       	com	r22
     c30:	62 23       	and	r22, r18
     c32:	62 bb       	out	0x12, r22	; 18
     c34:	80 e0       	ldi	r24, 0x00	; 0
     c36:	08 95       	ret
     c38:	81 e0       	ldi	r24, 0x01	; 1
     c3a:	08 95       	ret
     c3c:	81 e0       	ldi	r24, 0x01	; 1
     c3e:	08 95       	ret
     c40:	81 e0       	ldi	r24, 0x01	; 1
     c42:	08 95       	ret
     c44:	80 e0       	ldi	r24, 0x00	; 0
     c46:	08 95       	ret

00000c48 <DIO_TogglePinValue>:
     c48:	84 30       	cpi	r24, 0x04	; 4
     c4a:	08 f0       	brcs	.+2      	; 0xc4e <DIO_TogglePinValue+0x6>
     c4c:	45 c0       	rjmp	.+138    	; 0xcd8 <DIO_TogglePinValue+0x90>
     c4e:	68 30       	cpi	r22, 0x08	; 8
     c50:	08 f0       	brcs	.+2      	; 0xc54 <DIO_TogglePinValue+0xc>
     c52:	44 c0       	rjmp	.+136    	; 0xcdc <DIO_TogglePinValue+0x94>
     c54:	81 30       	cpi	r24, 0x01	; 1
     c56:	b1 f0       	breq	.+44     	; 0xc84 <DIO_TogglePinValue+0x3c>
     c58:	81 30       	cpi	r24, 0x01	; 1
     c5a:	30 f0       	brcs	.+12     	; 0xc68 <DIO_TogglePinValue+0x20>
     c5c:	82 30       	cpi	r24, 0x02	; 2
     c5e:	01 f1       	breq	.+64     	; 0xca0 <DIO_TogglePinValue+0x58>
     c60:	83 30       	cpi	r24, 0x03	; 3
     c62:	09 f0       	breq	.+2      	; 0xc66 <DIO_TogglePinValue+0x1e>
     c64:	3d c0       	rjmp	.+122    	; 0xce0 <DIO_TogglePinValue+0x98>
     c66:	2a c0       	rjmp	.+84     	; 0xcbc <DIO_TogglePinValue+0x74>
     c68:	2b b3       	in	r18, 0x1b	; 27
     c6a:	81 e0       	ldi	r24, 0x01	; 1
     c6c:	90 e0       	ldi	r25, 0x00	; 0
     c6e:	ac 01       	movw	r20, r24
     c70:	02 c0       	rjmp	.+4      	; 0xc76 <DIO_TogglePinValue+0x2e>
     c72:	44 0f       	add	r20, r20
     c74:	55 1f       	adc	r21, r21
     c76:	6a 95       	dec	r22
     c78:	e2 f7       	brpl	.-8      	; 0xc72 <DIO_TogglePinValue+0x2a>
     c7a:	ba 01       	movw	r22, r20
     c7c:	62 27       	eor	r22, r18
     c7e:	6b bb       	out	0x1b, r22	; 27
     c80:	80 e0       	ldi	r24, 0x00	; 0
     c82:	08 95       	ret
     c84:	28 b3       	in	r18, 0x18	; 24
     c86:	81 e0       	ldi	r24, 0x01	; 1
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	ac 01       	movw	r20, r24
     c8c:	02 c0       	rjmp	.+4      	; 0xc92 <DIO_TogglePinValue+0x4a>
     c8e:	44 0f       	add	r20, r20
     c90:	55 1f       	adc	r21, r21
     c92:	6a 95       	dec	r22
     c94:	e2 f7       	brpl	.-8      	; 0xc8e <DIO_TogglePinValue+0x46>
     c96:	ba 01       	movw	r22, r20
     c98:	62 27       	eor	r22, r18
     c9a:	68 bb       	out	0x18, r22	; 24
     c9c:	80 e0       	ldi	r24, 0x00	; 0
     c9e:	08 95       	ret
     ca0:	25 b3       	in	r18, 0x15	; 21
     ca2:	81 e0       	ldi	r24, 0x01	; 1
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	ac 01       	movw	r20, r24
     ca8:	02 c0       	rjmp	.+4      	; 0xcae <DIO_TogglePinValue+0x66>
     caa:	44 0f       	add	r20, r20
     cac:	55 1f       	adc	r21, r21
     cae:	6a 95       	dec	r22
     cb0:	e2 f7       	brpl	.-8      	; 0xcaa <DIO_TogglePinValue+0x62>
     cb2:	ba 01       	movw	r22, r20
     cb4:	62 27       	eor	r22, r18
     cb6:	65 bb       	out	0x15, r22	; 21
     cb8:	80 e0       	ldi	r24, 0x00	; 0
     cba:	08 95       	ret
     cbc:	22 b3       	in	r18, 0x12	; 18
     cbe:	81 e0       	ldi	r24, 0x01	; 1
     cc0:	90 e0       	ldi	r25, 0x00	; 0
     cc2:	ac 01       	movw	r20, r24
     cc4:	02 c0       	rjmp	.+4      	; 0xcca <DIO_TogglePinValue+0x82>
     cc6:	44 0f       	add	r20, r20
     cc8:	55 1f       	adc	r21, r21
     cca:	6a 95       	dec	r22
     ccc:	e2 f7       	brpl	.-8      	; 0xcc6 <DIO_TogglePinValue+0x7e>
     cce:	ba 01       	movw	r22, r20
     cd0:	62 27       	eor	r22, r18
     cd2:	62 bb       	out	0x12, r22	; 18
     cd4:	80 e0       	ldi	r24, 0x00	; 0
     cd6:	08 95       	ret
     cd8:	81 e0       	ldi	r24, 0x01	; 1
     cda:	08 95       	ret
     cdc:	81 e0       	ldi	r24, 0x01	; 1
     cde:	08 95       	ret
     ce0:	80 e0       	ldi	r24, 0x00	; 0
     ce2:	08 95       	ret

00000ce4 <DIO_ReadValue>:
     ce4:	84 30       	cpi	r24, 0x04	; 4
     ce6:	08 f0       	brcs	.+2      	; 0xcea <DIO_ReadValue+0x6>
     ce8:	49 c0       	rjmp	.+146    	; 0xd7c <DIO_ReadValue+0x98>
     cea:	68 30       	cpi	r22, 0x08	; 8
     cec:	08 f0       	brcs	.+2      	; 0xcf0 <DIO_ReadValue+0xc>
     cee:	48 c0       	rjmp	.+144    	; 0xd80 <DIO_ReadValue+0x9c>
     cf0:	41 15       	cp	r20, r1
     cf2:	51 05       	cpc	r21, r1
     cf4:	09 f4       	brne	.+2      	; 0xcf8 <DIO_ReadValue+0x14>
     cf6:	46 c0       	rjmp	.+140    	; 0xd84 <DIO_ReadValue+0xa0>
     cf8:	81 30       	cpi	r24, 0x01	; 1
     cfa:	b1 f0       	breq	.+44     	; 0xd28 <DIO_ReadValue+0x44>
     cfc:	81 30       	cpi	r24, 0x01	; 1
     cfe:	30 f0       	brcs	.+12     	; 0xd0c <DIO_ReadValue+0x28>
     d00:	82 30       	cpi	r24, 0x02	; 2
     d02:	01 f1       	breq	.+64     	; 0xd44 <DIO_ReadValue+0x60>
     d04:	83 30       	cpi	r24, 0x03	; 3
     d06:	09 f0       	breq	.+2      	; 0xd0a <DIO_ReadValue+0x26>
     d08:	3f c0       	rjmp	.+126    	; 0xd88 <DIO_ReadValue+0xa4>
     d0a:	2a c0       	rjmp	.+84     	; 0xd60 <DIO_ReadValue+0x7c>
     d0c:	89 b3       	in	r24, 0x19	; 25
     d0e:	90 e0       	ldi	r25, 0x00	; 0
     d10:	9c 01       	movw	r18, r24
     d12:	02 c0       	rjmp	.+4      	; 0xd18 <DIO_ReadValue+0x34>
     d14:	35 95       	asr	r19
     d16:	27 95       	ror	r18
     d18:	6a 95       	dec	r22
     d1a:	e2 f7       	brpl	.-8      	; 0xd14 <DIO_ReadValue+0x30>
     d1c:	b9 01       	movw	r22, r18
     d1e:	61 70       	andi	r22, 0x01	; 1
     d20:	fa 01       	movw	r30, r20
     d22:	60 83       	st	Z, r22
     d24:	80 e0       	ldi	r24, 0x00	; 0
     d26:	08 95       	ret
     d28:	86 b3       	in	r24, 0x16	; 22
     d2a:	90 e0       	ldi	r25, 0x00	; 0
     d2c:	9c 01       	movw	r18, r24
     d2e:	02 c0       	rjmp	.+4      	; 0xd34 <DIO_ReadValue+0x50>
     d30:	35 95       	asr	r19
     d32:	27 95       	ror	r18
     d34:	6a 95       	dec	r22
     d36:	e2 f7       	brpl	.-8      	; 0xd30 <DIO_ReadValue+0x4c>
     d38:	b9 01       	movw	r22, r18
     d3a:	61 70       	andi	r22, 0x01	; 1
     d3c:	fa 01       	movw	r30, r20
     d3e:	60 83       	st	Z, r22
     d40:	80 e0       	ldi	r24, 0x00	; 0
     d42:	08 95       	ret
     d44:	83 b3       	in	r24, 0x13	; 19
     d46:	90 e0       	ldi	r25, 0x00	; 0
     d48:	9c 01       	movw	r18, r24
     d4a:	02 c0       	rjmp	.+4      	; 0xd50 <DIO_ReadValue+0x6c>
     d4c:	35 95       	asr	r19
     d4e:	27 95       	ror	r18
     d50:	6a 95       	dec	r22
     d52:	e2 f7       	brpl	.-8      	; 0xd4c <DIO_ReadValue+0x68>
     d54:	b9 01       	movw	r22, r18
     d56:	61 70       	andi	r22, 0x01	; 1
     d58:	fa 01       	movw	r30, r20
     d5a:	60 83       	st	Z, r22
     d5c:	80 e0       	ldi	r24, 0x00	; 0
     d5e:	08 95       	ret
     d60:	80 b3       	in	r24, 0x10	; 16
     d62:	90 e0       	ldi	r25, 0x00	; 0
     d64:	9c 01       	movw	r18, r24
     d66:	02 c0       	rjmp	.+4      	; 0xd6c <DIO_ReadValue+0x88>
     d68:	35 95       	asr	r19
     d6a:	27 95       	ror	r18
     d6c:	6a 95       	dec	r22
     d6e:	e2 f7       	brpl	.-8      	; 0xd68 <DIO_ReadValue+0x84>
     d70:	b9 01       	movw	r22, r18
     d72:	61 70       	andi	r22, 0x01	; 1
     d74:	fa 01       	movw	r30, r20
     d76:	60 83       	st	Z, r22
     d78:	80 e0       	ldi	r24, 0x00	; 0
     d7a:	08 95       	ret
     d7c:	81 e0       	ldi	r24, 0x01	; 1
     d7e:	08 95       	ret
     d80:	81 e0       	ldi	r24, 0x01	; 1
     d82:	08 95       	ret
     d84:	81 e0       	ldi	r24, 0x01	; 1
     d86:	08 95       	ret
     d88:	80 e0       	ldi	r24, 0x00	; 0
     d8a:	08 95       	ret

00000d8c <DIO_activePinInPullUpResistance>:
     d8c:	84 30       	cpi	r24, 0x04	; 4
     d8e:	08 f0       	brcs	.+2      	; 0xd92 <DIO_activePinInPullUpResistance+0x6>
     d90:	45 c0       	rjmp	.+138    	; 0xe1c <DIO_activePinInPullUpResistance+0x90>
     d92:	68 30       	cpi	r22, 0x08	; 8
     d94:	08 f0       	brcs	.+2      	; 0xd98 <DIO_activePinInPullUpResistance+0xc>
     d96:	44 c0       	rjmp	.+136    	; 0xe20 <DIO_activePinInPullUpResistance+0x94>
     d98:	81 30       	cpi	r24, 0x01	; 1
     d9a:	b1 f0       	breq	.+44     	; 0xdc8 <DIO_activePinInPullUpResistance+0x3c>
     d9c:	81 30       	cpi	r24, 0x01	; 1
     d9e:	30 f0       	brcs	.+12     	; 0xdac <DIO_activePinInPullUpResistance+0x20>
     da0:	82 30       	cpi	r24, 0x02	; 2
     da2:	01 f1       	breq	.+64     	; 0xde4 <DIO_activePinInPullUpResistance+0x58>
     da4:	83 30       	cpi	r24, 0x03	; 3
     da6:	09 f0       	breq	.+2      	; 0xdaa <DIO_activePinInPullUpResistance+0x1e>
     da8:	3d c0       	rjmp	.+122    	; 0xe24 <DIO_activePinInPullUpResistance+0x98>
     daa:	2a c0       	rjmp	.+84     	; 0xe00 <DIO_activePinInPullUpResistance+0x74>
     dac:	2b b3       	in	r18, 0x1b	; 27
     dae:	81 e0       	ldi	r24, 0x01	; 1
     db0:	90 e0       	ldi	r25, 0x00	; 0
     db2:	ac 01       	movw	r20, r24
     db4:	02 c0       	rjmp	.+4      	; 0xdba <DIO_activePinInPullUpResistance+0x2e>
     db6:	44 0f       	add	r20, r20
     db8:	55 1f       	adc	r21, r21
     dba:	6a 95       	dec	r22
     dbc:	e2 f7       	brpl	.-8      	; 0xdb6 <DIO_activePinInPullUpResistance+0x2a>
     dbe:	ba 01       	movw	r22, r20
     dc0:	62 2b       	or	r22, r18
     dc2:	6b bb       	out	0x1b, r22	; 27
     dc4:	80 e0       	ldi	r24, 0x00	; 0
     dc6:	08 95       	ret
     dc8:	28 b3       	in	r18, 0x18	; 24
     dca:	81 e0       	ldi	r24, 0x01	; 1
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	ac 01       	movw	r20, r24
     dd0:	02 c0       	rjmp	.+4      	; 0xdd6 <DIO_activePinInPullUpResistance+0x4a>
     dd2:	44 0f       	add	r20, r20
     dd4:	55 1f       	adc	r21, r21
     dd6:	6a 95       	dec	r22
     dd8:	e2 f7       	brpl	.-8      	; 0xdd2 <DIO_activePinInPullUpResistance+0x46>
     dda:	ba 01       	movw	r22, r20
     ddc:	62 2b       	or	r22, r18
     dde:	68 bb       	out	0x18, r22	; 24
     de0:	80 e0       	ldi	r24, 0x00	; 0
     de2:	08 95       	ret
     de4:	25 b3       	in	r18, 0x15	; 21
     de6:	81 e0       	ldi	r24, 0x01	; 1
     de8:	90 e0       	ldi	r25, 0x00	; 0
     dea:	ac 01       	movw	r20, r24
     dec:	02 c0       	rjmp	.+4      	; 0xdf2 <DIO_activePinInPullUpResistance+0x66>
     dee:	44 0f       	add	r20, r20
     df0:	55 1f       	adc	r21, r21
     df2:	6a 95       	dec	r22
     df4:	e2 f7       	brpl	.-8      	; 0xdee <DIO_activePinInPullUpResistance+0x62>
     df6:	ba 01       	movw	r22, r20
     df8:	62 2b       	or	r22, r18
     dfa:	65 bb       	out	0x15, r22	; 21
     dfc:	80 e0       	ldi	r24, 0x00	; 0
     dfe:	08 95       	ret
     e00:	22 b3       	in	r18, 0x12	; 18
     e02:	81 e0       	ldi	r24, 0x01	; 1
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	ac 01       	movw	r20, r24
     e08:	02 c0       	rjmp	.+4      	; 0xe0e <DIO_activePinInPullUpResistance+0x82>
     e0a:	44 0f       	add	r20, r20
     e0c:	55 1f       	adc	r21, r21
     e0e:	6a 95       	dec	r22
     e10:	e2 f7       	brpl	.-8      	; 0xe0a <DIO_activePinInPullUpResistance+0x7e>
     e12:	ba 01       	movw	r22, r20
     e14:	62 2b       	or	r22, r18
     e16:	62 bb       	out	0x12, r22	; 18
     e18:	80 e0       	ldi	r24, 0x00	; 0
     e1a:	08 95       	ret
     e1c:	81 e0       	ldi	r24, 0x01	; 1
     e1e:	08 95       	ret
     e20:	81 e0       	ldi	r24, 0x01	; 1
     e22:	08 95       	ret
     e24:	80 e0       	ldi	r24, 0x00	; 0
     e26:	08 95       	ret

00000e28 <DIO_setPortDirection>:
     e28:	84 30       	cpi	r24, 0x04	; 4
     e2a:	a8 f5       	brcc	.+106    	; 0xe96 <DIO_setPortDirection+0x6e>
     e2c:	81 30       	cpi	r24, 0x01	; 1
     e2e:	91 f0       	breq	.+36     	; 0xe54 <DIO_setPortDirection+0x2c>
     e30:	81 30       	cpi	r24, 0x01	; 1
     e32:	28 f0       	brcs	.+10     	; 0xe3e <DIO_setPortDirection+0x16>
     e34:	82 30       	cpi	r24, 0x02	; 2
     e36:	c9 f0       	breq	.+50     	; 0xe6a <DIO_setPortDirection+0x42>
     e38:	83 30       	cpi	r24, 0x03	; 3
     e3a:	79 f5       	brne	.+94     	; 0xe9a <DIO_setPortDirection+0x72>
     e3c:	21 c0       	rjmp	.+66     	; 0xe80 <DIO_setPortDirection+0x58>
     e3e:	6f 3f       	cpi	r22, 0xFF	; 255
     e40:	29 f4       	brne	.+10     	; 0xe4c <DIO_setPortDirection+0x24>
     e42:	8a b3       	in	r24, 0x1a	; 26
     e44:	8f ef       	ldi	r24, 0xFF	; 255
     e46:	8a bb       	out	0x1a, r24	; 26
     e48:	80 e0       	ldi	r24, 0x00	; 0
     e4a:	08 95       	ret
     e4c:	8a b3       	in	r24, 0x1a	; 26
     e4e:	1a ba       	out	0x1a, r1	; 26
     e50:	80 e0       	ldi	r24, 0x00	; 0
     e52:	08 95       	ret
     e54:	6f 3f       	cpi	r22, 0xFF	; 255
     e56:	29 f4       	brne	.+10     	; 0xe62 <DIO_setPortDirection+0x3a>
     e58:	87 b3       	in	r24, 0x17	; 23
     e5a:	8f ef       	ldi	r24, 0xFF	; 255
     e5c:	87 bb       	out	0x17, r24	; 23
     e5e:	80 e0       	ldi	r24, 0x00	; 0
     e60:	08 95       	ret
     e62:	87 b3       	in	r24, 0x17	; 23
     e64:	17 ba       	out	0x17, r1	; 23
     e66:	80 e0       	ldi	r24, 0x00	; 0
     e68:	08 95       	ret
     e6a:	6f 3f       	cpi	r22, 0xFF	; 255
     e6c:	29 f4       	brne	.+10     	; 0xe78 <DIO_setPortDirection+0x50>
     e6e:	84 b3       	in	r24, 0x14	; 20
     e70:	8f ef       	ldi	r24, 0xFF	; 255
     e72:	84 bb       	out	0x14, r24	; 20
     e74:	80 e0       	ldi	r24, 0x00	; 0
     e76:	08 95       	ret
     e78:	84 b3       	in	r24, 0x14	; 20
     e7a:	14 ba       	out	0x14, r1	; 20
     e7c:	80 e0       	ldi	r24, 0x00	; 0
     e7e:	08 95       	ret
     e80:	6f 3f       	cpi	r22, 0xFF	; 255
     e82:	29 f4       	brne	.+10     	; 0xe8e <DIO_setPortDirection+0x66>
     e84:	81 b3       	in	r24, 0x11	; 17
     e86:	8f ef       	ldi	r24, 0xFF	; 255
     e88:	81 bb       	out	0x11, r24	; 17
     e8a:	80 e0       	ldi	r24, 0x00	; 0
     e8c:	08 95       	ret
     e8e:	81 b3       	in	r24, 0x11	; 17
     e90:	11 ba       	out	0x11, r1	; 17
     e92:	80 e0       	ldi	r24, 0x00	; 0
     e94:	08 95       	ret
     e96:	81 e0       	ldi	r24, 0x01	; 1
     e98:	08 95       	ret
     e9a:	80 e0       	ldi	r24, 0x00	; 0
     e9c:	08 95       	ret

00000e9e <DIO_setPortValue>:
     e9e:	84 30       	cpi	r24, 0x04	; 4
     ea0:	a8 f4       	brcc	.+42     	; 0xecc <DIO_setPortValue+0x2e>
     ea2:	81 30       	cpi	r24, 0x01	; 1
     ea4:	51 f0       	breq	.+20     	; 0xeba <DIO_setPortValue+0x1c>
     ea6:	81 30       	cpi	r24, 0x01	; 1
     ea8:	28 f0       	brcs	.+10     	; 0xeb4 <DIO_setPortValue+0x16>
     eaa:	82 30       	cpi	r24, 0x02	; 2
     eac:	49 f0       	breq	.+18     	; 0xec0 <DIO_setPortValue+0x22>
     eae:	83 30       	cpi	r24, 0x03	; 3
     eb0:	79 f4       	brne	.+30     	; 0xed0 <DIO_setPortValue+0x32>
     eb2:	09 c0       	rjmp	.+18     	; 0xec6 <DIO_setPortValue+0x28>
     eb4:	6b bb       	out	0x1b, r22	; 27
     eb6:	80 e0       	ldi	r24, 0x00	; 0
     eb8:	08 95       	ret
     eba:	68 bb       	out	0x18, r22	; 24
     ebc:	80 e0       	ldi	r24, 0x00	; 0
     ebe:	08 95       	ret
     ec0:	65 bb       	out	0x15, r22	; 21
     ec2:	80 e0       	ldi	r24, 0x00	; 0
     ec4:	08 95       	ret
     ec6:	62 bb       	out	0x12, r22	; 18
     ec8:	80 e0       	ldi	r24, 0x00	; 0
     eca:	08 95       	ret
     ecc:	81 e0       	ldi	r24, 0x01	; 1
     ece:	08 95       	ret
     ed0:	80 e0       	ldi	r24, 0x00	; 0
     ed2:	08 95       	ret

00000ed4 <DIO_getPortValue>:
     ed4:	84 30       	cpi	r24, 0x04	; 4
     ed6:	00 f5       	brcc	.+64     	; 0xf18 <DIO_getPortValue+0x44>
     ed8:	61 15       	cp	r22, r1
     eda:	71 05       	cpc	r23, r1
     edc:	f9 f0       	breq	.+62     	; 0xf1c <DIO_getPortValue+0x48>
     ede:	81 30       	cpi	r24, 0x01	; 1
     ee0:	61 f0       	breq	.+24     	; 0xefa <DIO_getPortValue+0x26>
     ee2:	81 30       	cpi	r24, 0x01	; 1
     ee4:	28 f0       	brcs	.+10     	; 0xef0 <DIO_getPortValue+0x1c>
     ee6:	82 30       	cpi	r24, 0x02	; 2
     ee8:	69 f0       	breq	.+26     	; 0xf04 <DIO_getPortValue+0x30>
     eea:	83 30       	cpi	r24, 0x03	; 3
     eec:	c9 f4       	brne	.+50     	; 0xf20 <DIO_getPortValue+0x4c>
     eee:	0f c0       	rjmp	.+30     	; 0xf0e <DIO_getPortValue+0x3a>
     ef0:	8b b3       	in	r24, 0x1b	; 27
     ef2:	fb 01       	movw	r30, r22
     ef4:	80 83       	st	Z, r24
     ef6:	80 e0       	ldi	r24, 0x00	; 0
     ef8:	08 95       	ret
     efa:	88 b3       	in	r24, 0x18	; 24
     efc:	fb 01       	movw	r30, r22
     efe:	80 83       	st	Z, r24
     f00:	80 e0       	ldi	r24, 0x00	; 0
     f02:	08 95       	ret
     f04:	85 b3       	in	r24, 0x15	; 21
     f06:	fb 01       	movw	r30, r22
     f08:	80 83       	st	Z, r24
     f0a:	80 e0       	ldi	r24, 0x00	; 0
     f0c:	08 95       	ret
     f0e:	82 b3       	in	r24, 0x12	; 18
     f10:	fb 01       	movw	r30, r22
     f12:	80 83       	st	Z, r24
     f14:	80 e0       	ldi	r24, 0x00	; 0
     f16:	08 95       	ret
     f18:	81 e0       	ldi	r24, 0x01	; 1
     f1a:	08 95       	ret
     f1c:	81 e0       	ldi	r24, 0x01	; 1
     f1e:	08 95       	ret
     f20:	80 e0       	ldi	r24, 0x00	; 0
     f22:	08 95       	ret

00000f24 <DIO_togglePortValue>:
     f24:	84 30       	cpi	r24, 0x04	; 4
     f26:	e8 f4       	brcc	.+58     	; 0xf62 <DIO_togglePortValue+0x3e>
     f28:	81 30       	cpi	r24, 0x01	; 1
     f2a:	61 f0       	breq	.+24     	; 0xf44 <DIO_togglePortValue+0x20>
     f2c:	81 30       	cpi	r24, 0x01	; 1
     f2e:	28 f0       	brcs	.+10     	; 0xf3a <DIO_togglePortValue+0x16>
     f30:	82 30       	cpi	r24, 0x02	; 2
     f32:	69 f0       	breq	.+26     	; 0xf4e <DIO_togglePortValue+0x2a>
     f34:	83 30       	cpi	r24, 0x03	; 3
     f36:	b9 f4       	brne	.+46     	; 0xf66 <DIO_togglePortValue+0x42>
     f38:	0f c0       	rjmp	.+30     	; 0xf58 <DIO_togglePortValue+0x34>
     f3a:	8b b3       	in	r24, 0x1b	; 27
     f3c:	80 95       	com	r24
     f3e:	8b bb       	out	0x1b, r24	; 27
     f40:	80 e0       	ldi	r24, 0x00	; 0
     f42:	08 95       	ret
     f44:	88 b3       	in	r24, 0x18	; 24
     f46:	80 95       	com	r24
     f48:	88 bb       	out	0x18, r24	; 24
     f4a:	80 e0       	ldi	r24, 0x00	; 0
     f4c:	08 95       	ret
     f4e:	85 b3       	in	r24, 0x15	; 21
     f50:	80 95       	com	r24
     f52:	85 bb       	out	0x15, r24	; 21
     f54:	80 e0       	ldi	r24, 0x00	; 0
     f56:	08 95       	ret
     f58:	82 b3       	in	r24, 0x12	; 18
     f5a:	80 95       	com	r24
     f5c:	82 bb       	out	0x12, r24	; 18
     f5e:	80 e0       	ldi	r24, 0x00	; 0
     f60:	08 95       	ret
     f62:	81 e0       	ldi	r24, 0x01	; 1
     f64:	08 95       	ret
     f66:	80 e0       	ldi	r24, 0x00	; 0
     f68:	08 95       	ret

00000f6a <DIO_activePortInPullUpResistance>:
     f6a:	84 30       	cpi	r24, 0x04	; 4
     f6c:	e8 f4       	brcc	.+58     	; 0xfa8 <DIO_activePortInPullUpResistance+0x3e>
     f6e:	81 30       	cpi	r24, 0x01	; 1
     f70:	61 f0       	breq	.+24     	; 0xf8a <DIO_activePortInPullUpResistance+0x20>
     f72:	81 30       	cpi	r24, 0x01	; 1
     f74:	28 f0       	brcs	.+10     	; 0xf80 <DIO_activePortInPullUpResistance+0x16>
     f76:	82 30       	cpi	r24, 0x02	; 2
     f78:	69 f0       	breq	.+26     	; 0xf94 <DIO_activePortInPullUpResistance+0x2a>
     f7a:	83 30       	cpi	r24, 0x03	; 3
     f7c:	b9 f4       	brne	.+46     	; 0xfac <DIO_activePortInPullUpResistance+0x42>
     f7e:	0f c0       	rjmp	.+30     	; 0xf9e <DIO_activePortInPullUpResistance+0x34>
     f80:	8b b3       	in	r24, 0x1b	; 27
     f82:	8f ef       	ldi	r24, 0xFF	; 255
     f84:	8b bb       	out	0x1b, r24	; 27
     f86:	80 e0       	ldi	r24, 0x00	; 0
     f88:	08 95       	ret
     f8a:	88 b3       	in	r24, 0x18	; 24
     f8c:	8f ef       	ldi	r24, 0xFF	; 255
     f8e:	88 bb       	out	0x18, r24	; 24
     f90:	80 e0       	ldi	r24, 0x00	; 0
     f92:	08 95       	ret
     f94:	85 b3       	in	r24, 0x15	; 21
     f96:	8f ef       	ldi	r24, 0xFF	; 255
     f98:	85 bb       	out	0x15, r24	; 21
     f9a:	80 e0       	ldi	r24, 0x00	; 0
     f9c:	08 95       	ret
     f9e:	82 b3       	in	r24, 0x12	; 18
     fa0:	8f ef       	ldi	r24, 0xFF	; 255
     fa2:	82 bb       	out	0x12, r24	; 18
     fa4:	80 e0       	ldi	r24, 0x00	; 0
     fa6:	08 95       	ret
     fa8:	81 e0       	ldi	r24, 0x01	; 1
     faa:	08 95       	ret
     fac:	80 e0       	ldi	r24, 0x00	; 0
     fae:	08 95       	ret

00000fb0 <EXTI_Enable>:
     fb0:	81 30       	cpi	r24, 0x01	; 1
     fb2:	71 f1       	breq	.+92     	; 0x1010 <EXTI_Enable+0x60>
     fb4:	81 30       	cpi	r24, 0x01	; 1
     fb6:	20 f0       	brcs	.+8      	; 0xfc0 <EXTI_Enable+0x10>
     fb8:	82 30       	cpi	r24, 0x02	; 2
     fba:	09 f0       	breq	.+2      	; 0xfbe <EXTI_Enable+0xe>
     fbc:	60 c0       	rjmp	.+192    	; 0x107e <EXTI_Enable+0xce>
     fbe:	50 c0       	rjmp	.+160    	; 0x1060 <EXTI_Enable+0xb0>
     fc0:	61 30       	cpi	r22, 0x01	; 1
     fc2:	71 f0       	breq	.+28     	; 0xfe0 <EXTI_Enable+0x30>
     fc4:	61 30       	cpi	r22, 0x01	; 1
     fc6:	28 f0       	brcs	.+10     	; 0xfd2 <EXTI_Enable+0x22>
     fc8:	62 30       	cpi	r22, 0x02	; 2
     fca:	89 f0       	breq	.+34     	; 0xfee <EXTI_Enable+0x3e>
     fcc:	63 30       	cpi	r22, 0x03	; 3
     fce:	e1 f4       	brne	.+56     	; 0x1008 <EXTI_Enable+0x58>
     fd0:	15 c0       	rjmp	.+42     	; 0xffc <EXTI_Enable+0x4c>
     fd2:	85 b7       	in	r24, 0x35	; 53
     fd4:	81 60       	ori	r24, 0x01	; 1
     fd6:	85 bf       	out	0x35, r24	; 53
     fd8:	85 b7       	in	r24, 0x35	; 53
     fda:	82 60       	ori	r24, 0x02	; 2
     fdc:	85 bf       	out	0x35, r24	; 53
     fde:	14 c0       	rjmp	.+40     	; 0x1008 <EXTI_Enable+0x58>
     fe0:	85 b7       	in	r24, 0x35	; 53
     fe2:	8e 7f       	andi	r24, 0xFE	; 254
     fe4:	85 bf       	out	0x35, r24	; 53
     fe6:	85 b7       	in	r24, 0x35	; 53
     fe8:	82 60       	ori	r24, 0x02	; 2
     fea:	85 bf       	out	0x35, r24	; 53
     fec:	0d c0       	rjmp	.+26     	; 0x1008 <EXTI_Enable+0x58>
     fee:	85 b7       	in	r24, 0x35	; 53
     ff0:	8e 7f       	andi	r24, 0xFE	; 254
     ff2:	85 bf       	out	0x35, r24	; 53
     ff4:	85 b7       	in	r24, 0x35	; 53
     ff6:	8d 7f       	andi	r24, 0xFD	; 253
     ff8:	85 bf       	out	0x35, r24	; 53
     ffa:	06 c0       	rjmp	.+12     	; 0x1008 <EXTI_Enable+0x58>
     ffc:	85 b7       	in	r24, 0x35	; 53
     ffe:	81 60       	ori	r24, 0x01	; 1
    1000:	85 bf       	out	0x35, r24	; 53
    1002:	85 b7       	in	r24, 0x35	; 53
    1004:	8d 7f       	andi	r24, 0xFD	; 253
    1006:	85 bf       	out	0x35, r24	; 53
    1008:	8b b7       	in	r24, 0x3b	; 59
    100a:	80 64       	ori	r24, 0x40	; 64
    100c:	8b bf       	out	0x3b, r24	; 59
    100e:	08 95       	ret
    1010:	61 30       	cpi	r22, 0x01	; 1
    1012:	71 f0       	breq	.+28     	; 0x1030 <EXTI_Enable+0x80>
    1014:	61 30       	cpi	r22, 0x01	; 1
    1016:	28 f0       	brcs	.+10     	; 0x1022 <EXTI_Enable+0x72>
    1018:	62 30       	cpi	r22, 0x02	; 2
    101a:	89 f0       	breq	.+34     	; 0x103e <EXTI_Enable+0x8e>
    101c:	63 30       	cpi	r22, 0x03	; 3
    101e:	e1 f4       	brne	.+56     	; 0x1058 <EXTI_Enable+0xa8>
    1020:	15 c0       	rjmp	.+42     	; 0x104c <EXTI_Enable+0x9c>
    1022:	85 b7       	in	r24, 0x35	; 53
    1024:	84 60       	ori	r24, 0x04	; 4
    1026:	85 bf       	out	0x35, r24	; 53
    1028:	85 b7       	in	r24, 0x35	; 53
    102a:	88 60       	ori	r24, 0x08	; 8
    102c:	85 bf       	out	0x35, r24	; 53
    102e:	14 c0       	rjmp	.+40     	; 0x1058 <EXTI_Enable+0xa8>
    1030:	85 b7       	in	r24, 0x35	; 53
    1032:	8b 7f       	andi	r24, 0xFB	; 251
    1034:	85 bf       	out	0x35, r24	; 53
    1036:	85 b7       	in	r24, 0x35	; 53
    1038:	88 60       	ori	r24, 0x08	; 8
    103a:	85 bf       	out	0x35, r24	; 53
    103c:	0d c0       	rjmp	.+26     	; 0x1058 <EXTI_Enable+0xa8>
    103e:	85 b7       	in	r24, 0x35	; 53
    1040:	8b 7f       	andi	r24, 0xFB	; 251
    1042:	85 bf       	out	0x35, r24	; 53
    1044:	85 b7       	in	r24, 0x35	; 53
    1046:	87 7f       	andi	r24, 0xF7	; 247
    1048:	85 bf       	out	0x35, r24	; 53
    104a:	06 c0       	rjmp	.+12     	; 0x1058 <EXTI_Enable+0xa8>
    104c:	85 b7       	in	r24, 0x35	; 53
    104e:	84 60       	ori	r24, 0x04	; 4
    1050:	85 bf       	out	0x35, r24	; 53
    1052:	85 b7       	in	r24, 0x35	; 53
    1054:	87 7f       	andi	r24, 0xF7	; 247
    1056:	85 bf       	out	0x35, r24	; 53
    1058:	8b b7       	in	r24, 0x3b	; 59
    105a:	80 68       	ori	r24, 0x80	; 128
    105c:	8b bf       	out	0x3b, r24	; 59
    105e:	08 95       	ret
    1060:	66 23       	and	r22, r22
    1062:	19 f0       	breq	.+6      	; 0x106a <EXTI_Enable+0xba>
    1064:	61 30       	cpi	r22, 0x01	; 1
    1066:	41 f4       	brne	.+16     	; 0x1078 <EXTI_Enable+0xc8>
    1068:	04 c0       	rjmp	.+8      	; 0x1072 <EXTI_Enable+0xc2>
    106a:	84 b7       	in	r24, 0x34	; 52
    106c:	80 64       	ori	r24, 0x40	; 64
    106e:	84 bf       	out	0x34, r24	; 52
    1070:	03 c0       	rjmp	.+6      	; 0x1078 <EXTI_Enable+0xc8>
    1072:	84 b7       	in	r24, 0x34	; 52
    1074:	8f 7b       	andi	r24, 0xBF	; 191
    1076:	84 bf       	out	0x34, r24	; 52
    1078:	8b b7       	in	r24, 0x3b	; 59
    107a:	80 62       	ori	r24, 0x20	; 32
    107c:	8b bf       	out	0x3b, r24	; 59
    107e:	08 95       	ret

00001080 <EXTI_Disable>:
    1080:	81 30       	cpi	r24, 0x01	; 1
    1082:	49 f0       	breq	.+18     	; 0x1096 <EXTI_Disable+0x16>
    1084:	81 30       	cpi	r24, 0x01	; 1
    1086:	18 f0       	brcs	.+6      	; 0x108e <EXTI_Disable+0xe>
    1088:	82 30       	cpi	r24, 0x02	; 2
    108a:	61 f4       	brne	.+24     	; 0x10a4 <EXTI_Disable+0x24>
    108c:	08 c0       	rjmp	.+16     	; 0x109e <EXTI_Disable+0x1e>
    108e:	8b b7       	in	r24, 0x3b	; 59
    1090:	8f 7b       	andi	r24, 0xBF	; 191
    1092:	8b bf       	out	0x3b, r24	; 59
    1094:	08 95       	ret
    1096:	8b b7       	in	r24, 0x3b	; 59
    1098:	8f 77       	andi	r24, 0x7F	; 127
    109a:	8b bf       	out	0x3b, r24	; 59
    109c:	08 95       	ret
    109e:	8b b7       	in	r24, 0x3b	; 59
    10a0:	8f 7d       	andi	r24, 0xDF	; 223
    10a2:	8b bf       	out	0x3b, r24	; 59
    10a4:	08 95       	ret

000010a6 <EXTI_SetCallBackInt0>:
    10a6:	00 97       	sbiw	r24, 0x00	; 0
    10a8:	21 f0       	breq	.+8      	; 0x10b2 <EXTI_SetCallBackInt0+0xc>
    10aa:	90 93 6a 00 	sts	0x006A, r25
    10ae:	80 93 69 00 	sts	0x0069, r24
    10b2:	08 95       	ret

000010b4 <EXTI_SetCallBackInt1>:
    10b4:	00 97       	sbiw	r24, 0x00	; 0
    10b6:	21 f0       	breq	.+8      	; 0x10c0 <EXTI_SetCallBackInt1+0xc>
    10b8:	90 93 6c 00 	sts	0x006C, r25
    10bc:	80 93 6b 00 	sts	0x006B, r24
    10c0:	08 95       	ret

000010c2 <EXTI_SetCallBackInt2>:
    10c2:	00 97       	sbiw	r24, 0x00	; 0
    10c4:	21 f0       	breq	.+8      	; 0x10ce <EXTI_SetCallBackInt2+0xc>
    10c6:	90 93 6e 00 	sts	0x006E, r25
    10ca:	80 93 6d 00 	sts	0x006D, r24
    10ce:	08 95       	ret

000010d0 <__vector_1>:
    10d0:	1f 92       	push	r1
    10d2:	0f 92       	push	r0
    10d4:	0f b6       	in	r0, 0x3f	; 63
    10d6:	0f 92       	push	r0
    10d8:	11 24       	eor	r1, r1
    10da:	2f 93       	push	r18
    10dc:	3f 93       	push	r19
    10de:	4f 93       	push	r20
    10e0:	5f 93       	push	r21
    10e2:	6f 93       	push	r22
    10e4:	7f 93       	push	r23
    10e6:	8f 93       	push	r24
    10e8:	9f 93       	push	r25
    10ea:	af 93       	push	r26
    10ec:	bf 93       	push	r27
    10ee:	ef 93       	push	r30
    10f0:	ff 93       	push	r31
    10f2:	e0 91 69 00 	lds	r30, 0x0069
    10f6:	f0 91 6a 00 	lds	r31, 0x006A
    10fa:	30 97       	sbiw	r30, 0x00	; 0
    10fc:	09 f0       	breq	.+2      	; 0x1100 <__vector_1+0x30>
    10fe:	09 95       	icall
    1100:	ff 91       	pop	r31
    1102:	ef 91       	pop	r30
    1104:	bf 91       	pop	r27
    1106:	af 91       	pop	r26
    1108:	9f 91       	pop	r25
    110a:	8f 91       	pop	r24
    110c:	7f 91       	pop	r23
    110e:	6f 91       	pop	r22
    1110:	5f 91       	pop	r21
    1112:	4f 91       	pop	r20
    1114:	3f 91       	pop	r19
    1116:	2f 91       	pop	r18
    1118:	0f 90       	pop	r0
    111a:	0f be       	out	0x3f, r0	; 63
    111c:	0f 90       	pop	r0
    111e:	1f 90       	pop	r1
    1120:	18 95       	reti

00001122 <__vector_3>:
    1122:	1f 92       	push	r1
    1124:	0f 92       	push	r0
    1126:	0f b6       	in	r0, 0x3f	; 63
    1128:	0f 92       	push	r0
    112a:	11 24       	eor	r1, r1
    112c:	2f 93       	push	r18
    112e:	3f 93       	push	r19
    1130:	4f 93       	push	r20
    1132:	5f 93       	push	r21
    1134:	6f 93       	push	r22
    1136:	7f 93       	push	r23
    1138:	8f 93       	push	r24
    113a:	9f 93       	push	r25
    113c:	af 93       	push	r26
    113e:	bf 93       	push	r27
    1140:	ef 93       	push	r30
    1142:	ff 93       	push	r31
    1144:	e0 91 6d 00 	lds	r30, 0x006D
    1148:	f0 91 6e 00 	lds	r31, 0x006E
    114c:	30 97       	sbiw	r30, 0x00	; 0
    114e:	09 f0       	breq	.+2      	; 0x1152 <__vector_3+0x30>
    1150:	09 95       	icall
    1152:	ff 91       	pop	r31
    1154:	ef 91       	pop	r30
    1156:	bf 91       	pop	r27
    1158:	af 91       	pop	r26
    115a:	9f 91       	pop	r25
    115c:	8f 91       	pop	r24
    115e:	7f 91       	pop	r23
    1160:	6f 91       	pop	r22
    1162:	5f 91       	pop	r21
    1164:	4f 91       	pop	r20
    1166:	3f 91       	pop	r19
    1168:	2f 91       	pop	r18
    116a:	0f 90       	pop	r0
    116c:	0f be       	out	0x3f, r0	; 63
    116e:	0f 90       	pop	r0
    1170:	1f 90       	pop	r1
    1172:	18 95       	reti

00001174 <GLBI_Enable>:
    1174:	8f b7       	in	r24, 0x3f	; 63
    1176:	80 68       	ori	r24, 0x80	; 128
    1178:	8f bf       	out	0x3f, r24	; 63
    117a:	08 95       	ret

0000117c <TMR0_init>:
    117c:	83 b7       	in	r24, 0x33	; 51
    117e:	8f 7b       	andi	r24, 0xBF	; 191
    1180:	83 bf       	out	0x33, r24	; 51
    1182:	83 b7       	in	r24, 0x33	; 51
    1184:	87 7f       	andi	r24, 0xF7	; 247
    1186:	83 bf       	out	0x33, r24	; 51
    1188:	12 be       	out	0x32, r1	; 50
    118a:	89 b7       	in	r24, 0x39	; 57
    118c:	81 60       	ori	r24, 0x01	; 1
    118e:	89 bf       	out	0x39, r24	; 57
    1190:	08 95       	ret

00001192 <TMR0_Start>:
    1192:	83 b7       	in	r24, 0x33	; 51
    1194:	81 60       	ori	r24, 0x01	; 1
    1196:	83 bf       	out	0x33, r24	; 51
    1198:	83 b7       	in	r24, 0x33	; 51
    119a:	8d 7f       	andi	r24, 0xFD	; 253
    119c:	83 bf       	out	0x33, r24	; 51
    119e:	83 b7       	in	r24, 0x33	; 51
    11a0:	8b 7f       	andi	r24, 0xFB	; 251
    11a2:	83 bf       	out	0x33, r24	; 51
    11a4:	08 95       	ret

000011a6 <TMR0_Stop>:
    11a6:	83 b7       	in	r24, 0x33	; 51
    11a8:	8e 7f       	andi	r24, 0xFE	; 254
    11aa:	83 bf       	out	0x33, r24	; 51
    11ac:	83 b7       	in	r24, 0x33	; 51
    11ae:	8d 7f       	andi	r24, 0xFD	; 253
    11b0:	83 bf       	out	0x33, r24	; 51
    11b2:	83 b7       	in	r24, 0x33	; 51
    11b4:	8b 7f       	andi	r24, 0xFB	; 251
    11b6:	83 bf       	out	0x33, r24	; 51
    11b8:	08 95       	ret

000011ba <TMR0_SetDelay_ms_UsingCTC>:
    11ba:	29 ef       	ldi	r18, 0xF9	; 249
    11bc:	2c bf       	out	0x3c, r18	; 60
    11be:	90 93 70 00 	sts	0x0070, r25
    11c2:	80 93 6f 00 	sts	0x006F, r24
    11c6:	08 95       	ret

000011c8 <TMR0_SetCompareMatchValue_FastPWM_NonInverting>:
    11c8:	20 e0       	ldi	r18, 0x00	; 0
    11ca:	30 e0       	ldi	r19, 0x00	; 0
    11cc:	48 ec       	ldi	r20, 0xC8	; 200
    11ce:	52 e4       	ldi	r21, 0x42	; 66
    11d0:	0e 94 b9 0b 	call	0x1772	; 0x1772 <__divsf3>
    11d4:	20 e0       	ldi	r18, 0x00	; 0
    11d6:	30 e0       	ldi	r19, 0x00	; 0
    11d8:	40 e8       	ldi	r20, 0x80	; 128
    11da:	53 e4       	ldi	r21, 0x43	; 67
    11dc:	0e 94 03 0d 	call	0x1a06	; 0x1a06 <__mulsf3>
    11e0:	20 e0       	ldi	r18, 0x00	; 0
    11e2:	30 e0       	ldi	r19, 0x00	; 0
    11e4:	40 e8       	ldi	r20, 0x80	; 128
    11e6:	5f e3       	ldi	r21, 0x3F	; 63
    11e8:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <__subsf3>
    11ec:	0e 94 21 0c 	call	0x1842	; 0x1842 <__fixunssfsi>
    11f0:	6c bf       	out	0x3c, r22	; 60
    11f2:	08 95       	ret

000011f4 <TMR0_SetCallBackOverFlow>:
    11f4:	00 97       	sbiw	r24, 0x00	; 0
    11f6:	21 f0       	breq	.+8      	; 0x1200 <TMR0_SetCallBackOverFlow+0xc>
    11f8:	90 93 72 00 	sts	0x0072, r25
    11fc:	80 93 71 00 	sts	0x0071, r24
    1200:	08 95       	ret

00001202 <TMR0_SetCallBackCTC>:
    1202:	00 97       	sbiw	r24, 0x00	; 0
    1204:	21 f0       	breq	.+8      	; 0x120e <TMR0_SetCallBackCTC+0xc>
    1206:	90 93 74 00 	sts	0x0074, r25
    120a:	80 93 73 00 	sts	0x0073, r24
    120e:	08 95       	ret

00001210 <__vector_10>:
    1210:	1f 92       	push	r1
    1212:	0f 92       	push	r0
    1214:	0f b6       	in	r0, 0x3f	; 63
    1216:	0f 92       	push	r0
    1218:	11 24       	eor	r1, r1
    121a:	2f 93       	push	r18
    121c:	3f 93       	push	r19
    121e:	4f 93       	push	r20
    1220:	5f 93       	push	r21
    1222:	6f 93       	push	r22
    1224:	7f 93       	push	r23
    1226:	8f 93       	push	r24
    1228:	9f 93       	push	r25
    122a:	af 93       	push	r26
    122c:	bf 93       	push	r27
    122e:	ef 93       	push	r30
    1230:	ff 93       	push	r31
    1232:	80 91 75 00 	lds	r24, 0x0075
    1236:	90 91 76 00 	lds	r25, 0x0076
    123a:	01 96       	adiw	r24, 0x01	; 1
    123c:	90 93 76 00 	sts	0x0076, r25
    1240:	80 93 75 00 	sts	0x0075, r24
    1244:	20 91 6f 00 	lds	r18, 0x006F
    1248:	30 91 70 00 	lds	r19, 0x0070
    124c:	82 17       	cp	r24, r18
    124e:	93 07       	cpc	r25, r19
    1250:	59 f4       	brne	.+22     	; 0x1268 <__vector_10+0x58>
    1252:	10 92 76 00 	sts	0x0076, r1
    1256:	10 92 75 00 	sts	0x0075, r1
    125a:	e0 91 73 00 	lds	r30, 0x0073
    125e:	f0 91 74 00 	lds	r31, 0x0074
    1262:	30 97       	sbiw	r30, 0x00	; 0
    1264:	09 f0       	breq	.+2      	; 0x1268 <__vector_10+0x58>
    1266:	09 95       	icall
    1268:	ff 91       	pop	r31
    126a:	ef 91       	pop	r30
    126c:	bf 91       	pop	r27
    126e:	af 91       	pop	r26
    1270:	9f 91       	pop	r25
    1272:	8f 91       	pop	r24
    1274:	7f 91       	pop	r23
    1276:	6f 91       	pop	r22
    1278:	5f 91       	pop	r21
    127a:	4f 91       	pop	r20
    127c:	3f 91       	pop	r19
    127e:	2f 91       	pop	r18
    1280:	0f 90       	pop	r0
    1282:	0f be       	out	0x3f, r0	; 63
    1284:	0f 90       	pop	r0
    1286:	1f 90       	pop	r1
    1288:	18 95       	reti

0000128a <TMR1_init>:
    128a:	8f b5       	in	r24, 0x2f	; 47
    128c:	8e 7f       	andi	r24, 0xFE	; 254
    128e:	8f bd       	out	0x2f, r24	; 47
    1290:	8f b5       	in	r24, 0x2f	; 47
    1292:	82 60       	ori	r24, 0x02	; 2
    1294:	8f bd       	out	0x2f, r24	; 47
    1296:	8e b5       	in	r24, 0x2e	; 46
    1298:	88 60       	ori	r24, 0x08	; 8
    129a:	8e bd       	out	0x2e, r24	; 46
    129c:	8e b5       	in	r24, 0x2e	; 46
    129e:	80 61       	ori	r24, 0x10	; 16
    12a0:	8e bd       	out	0x2e, r24	; 46
    12a2:	8f b5       	in	r24, 0x2f	; 47
    12a4:	8f 7b       	andi	r24, 0xBF	; 191
    12a6:	8f bd       	out	0x2f, r24	; 47
    12a8:	8f b5       	in	r24, 0x2f	; 47
    12aa:	80 68       	ori	r24, 0x80	; 128
    12ac:	8f bd       	out	0x2f, r24	; 47
    12ae:	8f b5       	in	r24, 0x2f	; 47
    12b0:	8f 7e       	andi	r24, 0xEF	; 239
    12b2:	8f bd       	out	0x2f, r24	; 47
    12b4:	8f b5       	in	r24, 0x2f	; 47
    12b6:	80 62       	ori	r24, 0x20	; 32
    12b8:	8f bd       	out	0x2f, r24	; 47
    12ba:	08 95       	ret

000012bc <TMR1_Start>:
    12bc:	8e b5       	in	r24, 0x2e	; 46
    12be:	81 60       	ori	r24, 0x01	; 1
    12c0:	8e bd       	out	0x2e, r24	; 46
    12c2:	8e b5       	in	r24, 0x2e	; 46
    12c4:	82 60       	ori	r24, 0x02	; 2
    12c6:	8e bd       	out	0x2e, r24	; 46
    12c8:	8e b5       	in	r24, 0x2e	; 46
    12ca:	8b 7f       	andi	r24, 0xFB	; 251
    12cc:	8e bd       	out	0x2e, r24	; 46
    12ce:	08 95       	ret

000012d0 <TMR1_Stop>:
    12d0:	8e b5       	in	r24, 0x2e	; 46
    12d2:	8e 7f       	andi	r24, 0xFE	; 254
    12d4:	8e bd       	out	0x2e, r24	; 46
    12d6:	8e b5       	in	r24, 0x2e	; 46
    12d8:	8d 7f       	andi	r24, 0xFD	; 253
    12da:	8e bd       	out	0x2e, r24	; 46
    12dc:	8e b5       	in	r24, 0x2e	; 46
    12de:	8b 7f       	andi	r24, 0xFB	; 251
    12e0:	8e bd       	out	0x2e, r24	; 46
    12e2:	08 95       	ret

000012e4 <TMR1_SetDutyCycle_And_Freq_Value>:
    12e4:	cf 92       	push	r12
    12e6:	df 92       	push	r13
    12e8:	ef 92       	push	r14
    12ea:	ff 92       	push	r15
    12ec:	cf 93       	push	r28
    12ee:	df 93       	push	r29
    12f0:	ec 01       	movw	r28, r24
    12f2:	6a 01       	movw	r12, r20
    12f4:	7b 01       	movw	r14, r22
    12f6:	cb 01       	movw	r24, r22
    12f8:	ba 01       	movw	r22, r20
    12fa:	20 e0       	ldi	r18, 0x00	; 0
    12fc:	30 e0       	ldi	r19, 0x00	; 0
    12fe:	48 ec       	ldi	r20, 0xC8	; 200
    1300:	52 e4       	ldi	r21, 0x42	; 66
    1302:	0e 94 b5 0b 	call	0x176a	; 0x176a <__cmpsf2>
    1306:	18 16       	cp	r1, r24
    1308:	5c f1       	brlt	.+86     	; 0x1360 <TMR1_SetDutyCycle_And_Freq_Value+0x7c>
    130a:	9e 01       	movw	r18, r28
    130c:	40 e0       	ldi	r20, 0x00	; 0
    130e:	50 e0       	ldi	r21, 0x00	; 0
    1310:	60 e9       	ldi	r22, 0x90	; 144
    1312:	70 ed       	ldi	r23, 0xD0	; 208
    1314:	83 e0       	ldi	r24, 0x03	; 3
    1316:	90 e0       	ldi	r25, 0x00	; 0
    1318:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <__udivmodsi4>
    131c:	21 50       	subi	r18, 0x01	; 1
    131e:	30 40       	sbci	r19, 0x00	; 0
    1320:	37 bd       	out	0x27, r19	; 39
    1322:	26 bd       	out	0x26, r18	; 38
    1324:	66 b5       	in	r22, 0x26	; 38
    1326:	77 b5       	in	r23, 0x27	; 39
    1328:	6f 5f       	subi	r22, 0xFF	; 255
    132a:	7f 4f       	sbci	r23, 0xFF	; 255
    132c:	80 e0       	ldi	r24, 0x00	; 0
    132e:	90 e0       	ldi	r25, 0x00	; 0
    1330:	0e 94 4d 0c 	call	0x189a	; 0x189a <__floatunsisf>
    1334:	a7 01       	movw	r20, r14
    1336:	96 01       	movw	r18, r12
    1338:	0e 94 03 0d 	call	0x1a06	; 0x1a06 <__mulsf3>
    133c:	20 e0       	ldi	r18, 0x00	; 0
    133e:	30 e0       	ldi	r19, 0x00	; 0
    1340:	48 ec       	ldi	r20, 0xC8	; 200
    1342:	52 e4       	ldi	r21, 0x42	; 66
    1344:	0e 94 b9 0b 	call	0x1772	; 0x1772 <__divsf3>
    1348:	20 e0       	ldi	r18, 0x00	; 0
    134a:	30 e0       	ldi	r19, 0x00	; 0
    134c:	40 e8       	ldi	r20, 0x80	; 128
    134e:	5f e3       	ldi	r21, 0x3F	; 63
    1350:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <__subsf3>
    1354:	0e 94 21 0c 	call	0x1842	; 0x1842 <__fixunssfsi>
    1358:	dc 01       	movw	r26, r24
    135a:	cb 01       	movw	r24, r22
    135c:	9b bd       	out	0x2b, r25	; 43
    135e:	8a bd       	out	0x2a, r24	; 42
    1360:	df 91       	pop	r29
    1362:	cf 91       	pop	r28
    1364:	ff 90       	pop	r15
    1366:	ef 90       	pop	r14
    1368:	df 90       	pop	r13
    136a:	cf 90       	pop	r12
    136c:	08 95       	ret

0000136e <TMR2_init>:
    136e:	85 b5       	in	r24, 0x25	; 37
    1370:	80 64       	ori	r24, 0x40	; 64
    1372:	85 bd       	out	0x25, r24	; 37
    1374:	85 b5       	in	r24, 0x25	; 37
    1376:	87 7f       	andi	r24, 0xF7	; 247
    1378:	85 bd       	out	0x25, r24	; 37
    137a:	85 b5       	in	r24, 0x25	; 37
    137c:	80 61       	ori	r24, 0x10	; 16
    137e:	85 bd       	out	0x25, r24	; 37
    1380:	85 b5       	in	r24, 0x25	; 37
    1382:	80 62       	ori	r24, 0x20	; 32
    1384:	85 bd       	out	0x25, r24	; 37
    1386:	08 95       	ret

00001388 <TMR2_Start>:
    1388:	85 b5       	in	r24, 0x25	; 37
    138a:	8e 7f       	andi	r24, 0xFE	; 254
    138c:	85 bd       	out	0x25, r24	; 37
    138e:	85 b5       	in	r24, 0x25	; 37
    1390:	8d 7f       	andi	r24, 0xFD	; 253
    1392:	85 bd       	out	0x25, r24	; 37
    1394:	85 b5       	in	r24, 0x25	; 37
    1396:	84 60       	ori	r24, 0x04	; 4
    1398:	85 bd       	out	0x25, r24	; 37
    139a:	08 95       	ret

0000139c <TMR2_Stop>:
    139c:	85 b5       	in	r24, 0x25	; 37
    139e:	8e 7f       	andi	r24, 0xFE	; 254
    13a0:	85 bd       	out	0x25, r24	; 37
    13a2:	85 b5       	in	r24, 0x25	; 37
    13a4:	8d 7f       	andi	r24, 0xFD	; 253
    13a6:	85 bd       	out	0x25, r24	; 37
    13a8:	85 b5       	in	r24, 0x25	; 37
    13aa:	8b 7f       	andi	r24, 0xFB	; 251
    13ac:	85 bd       	out	0x25, r24	; 37
    13ae:	08 95       	ret

000013b0 <TMR2_SetDelay_ms_UsingCTC>:
    13b0:	29 ef       	ldi	r18, 0xF9	; 249
    13b2:	23 bd       	out	0x23, r18	; 35
    13b4:	90 93 78 00 	sts	0x0078, r25
    13b8:	80 93 77 00 	sts	0x0077, r24
    13bc:	08 95       	ret

000013be <TMR2_SetDutyCycleValue_FastPWM>:
    13be:	20 e0       	ldi	r18, 0x00	; 0
    13c0:	30 e0       	ldi	r19, 0x00	; 0
    13c2:	48 ec       	ldi	r20, 0xC8	; 200
    13c4:	52 e4       	ldi	r21, 0x42	; 66
    13c6:	0e 94 b9 0b 	call	0x1772	; 0x1772 <__divsf3>
    13ca:	20 e0       	ldi	r18, 0x00	; 0
    13cc:	30 e0       	ldi	r19, 0x00	; 0
    13ce:	40 e8       	ldi	r20, 0x80	; 128
    13d0:	53 e4       	ldi	r21, 0x43	; 67
    13d2:	0e 94 03 0d 	call	0x1a06	; 0x1a06 <__mulsf3>
    13d6:	9b 01       	movw	r18, r22
    13d8:	ac 01       	movw	r20, r24
    13da:	60 e0       	ldi	r22, 0x00	; 0
    13dc:	70 e0       	ldi	r23, 0x00	; 0
    13de:	8f e7       	ldi	r24, 0x7F	; 127
    13e0:	93 e4       	ldi	r25, 0x43	; 67
    13e2:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <__subsf3>
    13e6:	0e 94 21 0c 	call	0x1842	; 0x1842 <__fixunssfsi>
    13ea:	63 bd       	out	0x23, r22	; 35
    13ec:	08 95       	ret

000013ee <TMR2_SetDutyCycleValue_PhaseCorrect>:
    13ee:	20 e0       	ldi	r18, 0x00	; 0
    13f0:	30 e0       	ldi	r19, 0x00	; 0
    13f2:	48 ec       	ldi	r20, 0xC8	; 200
    13f4:	52 e4       	ldi	r21, 0x42	; 66
    13f6:	0e 94 b9 0b 	call	0x1772	; 0x1772 <__divsf3>
    13fa:	20 e0       	ldi	r18, 0x00	; 0
    13fc:	30 e0       	ldi	r19, 0x00	; 0
    13fe:	40 e8       	ldi	r20, 0x80	; 128
    1400:	53 e4       	ldi	r21, 0x43	; 67
    1402:	0e 94 03 0d 	call	0x1a06	; 0x1a06 <__mulsf3>
    1406:	9b 01       	movw	r18, r22
    1408:	ac 01       	movw	r20, r24
    140a:	60 e0       	ldi	r22, 0x00	; 0
    140c:	70 e0       	ldi	r23, 0x00	; 0
    140e:	80 e8       	ldi	r24, 0x80	; 128
    1410:	93 e4       	ldi	r25, 0x43	; 67
    1412:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <__subsf3>
    1416:	0e 94 21 0c 	call	0x1842	; 0x1842 <__fixunssfsi>
    141a:	63 bd       	out	0x23, r22	; 35
    141c:	08 95       	ret

0000141e <TMR2_SetCallBackOverFlow>:
    141e:	00 97       	sbiw	r24, 0x00	; 0
    1420:	21 f0       	breq	.+8      	; 0x142a <TMR2_SetCallBackOverFlow+0xc>
    1422:	90 93 7a 00 	sts	0x007A, r25
    1426:	80 93 79 00 	sts	0x0079, r24
    142a:	08 95       	ret

0000142c <TMR2_SetCallBackCTC>:
    142c:	00 97       	sbiw	r24, 0x00	; 0
    142e:	21 f0       	breq	.+8      	; 0x1438 <TMR2_SetCallBackCTC+0xc>
    1430:	90 93 7c 00 	sts	0x007C, r25
    1434:	80 93 7b 00 	sts	0x007B, r24
    1438:	08 95       	ret

0000143a <__vector_5>:
    143a:	1f 92       	push	r1
    143c:	0f 92       	push	r0
    143e:	0f b6       	in	r0, 0x3f	; 63
    1440:	0f 92       	push	r0
    1442:	11 24       	eor	r1, r1
    1444:	2f 93       	push	r18
    1446:	3f 93       	push	r19
    1448:	4f 93       	push	r20
    144a:	5f 93       	push	r21
    144c:	6f 93       	push	r22
    144e:	7f 93       	push	r23
    1450:	8f 93       	push	r24
    1452:	9f 93       	push	r25
    1454:	af 93       	push	r26
    1456:	bf 93       	push	r27
    1458:	ef 93       	push	r30
    145a:	ff 93       	push	r31
    145c:	80 91 7d 00 	lds	r24, 0x007D
    1460:	90 91 7e 00 	lds	r25, 0x007E
    1464:	01 96       	adiw	r24, 0x01	; 1
    1466:	90 93 7e 00 	sts	0x007E, r25
    146a:	80 93 7d 00 	sts	0x007D, r24
    146e:	23 e0       	ldi	r18, 0x03	; 3
    1470:	81 3d       	cpi	r24, 0xD1	; 209
    1472:	92 07       	cpc	r25, r18
    1474:	69 f4       	brne	.+26     	; 0x1490 <__vector_5+0x56>
    1476:	10 92 7e 00 	sts	0x007E, r1
    147a:	10 92 7d 00 	sts	0x007D, r1
    147e:	81 e7       	ldi	r24, 0x71	; 113
    1480:	84 bd       	out	0x24, r24	; 36
    1482:	e0 91 79 00 	lds	r30, 0x0079
    1486:	f0 91 7a 00 	lds	r31, 0x007A
    148a:	30 97       	sbiw	r30, 0x00	; 0
    148c:	09 f0       	breq	.+2      	; 0x1490 <__vector_5+0x56>
    148e:	09 95       	icall
    1490:	ff 91       	pop	r31
    1492:	ef 91       	pop	r30
    1494:	bf 91       	pop	r27
    1496:	af 91       	pop	r26
    1498:	9f 91       	pop	r25
    149a:	8f 91       	pop	r24
    149c:	7f 91       	pop	r23
    149e:	6f 91       	pop	r22
    14a0:	5f 91       	pop	r21
    14a2:	4f 91       	pop	r20
    14a4:	3f 91       	pop	r19
    14a6:	2f 91       	pop	r18
    14a8:	0f 90       	pop	r0
    14aa:	0f be       	out	0x3f, r0	; 63
    14ac:	0f 90       	pop	r0
    14ae:	1f 90       	pop	r1
    14b0:	18 95       	reti

000014b2 <__vector_4>:
    14b2:	1f 92       	push	r1
    14b4:	0f 92       	push	r0
    14b6:	0f b6       	in	r0, 0x3f	; 63
    14b8:	0f 92       	push	r0
    14ba:	11 24       	eor	r1, r1
    14bc:	2f 93       	push	r18
    14be:	3f 93       	push	r19
    14c0:	4f 93       	push	r20
    14c2:	5f 93       	push	r21
    14c4:	6f 93       	push	r22
    14c6:	7f 93       	push	r23
    14c8:	8f 93       	push	r24
    14ca:	9f 93       	push	r25
    14cc:	af 93       	push	r26
    14ce:	bf 93       	push	r27
    14d0:	ef 93       	push	r30
    14d2:	ff 93       	push	r31
    14d4:	80 91 7f 00 	lds	r24, 0x007F
    14d8:	90 91 80 00 	lds	r25, 0x0080
    14dc:	01 96       	adiw	r24, 0x01	; 1
    14de:	90 93 80 00 	sts	0x0080, r25
    14e2:	80 93 7f 00 	sts	0x007F, r24
    14e6:	20 91 77 00 	lds	r18, 0x0077
    14ea:	30 91 78 00 	lds	r19, 0x0078
    14ee:	82 17       	cp	r24, r18
    14f0:	93 07       	cpc	r25, r19
    14f2:	59 f4       	brne	.+22     	; 0x150a <__vector_4+0x58>
    14f4:	10 92 80 00 	sts	0x0080, r1
    14f8:	10 92 7f 00 	sts	0x007F, r1
    14fc:	e0 91 7b 00 	lds	r30, 0x007B
    1500:	f0 91 7c 00 	lds	r31, 0x007C
    1504:	30 97       	sbiw	r30, 0x00	; 0
    1506:	09 f0       	breq	.+2      	; 0x150a <__vector_4+0x58>
    1508:	09 95       	icall
    150a:	ff 91       	pop	r31
    150c:	ef 91       	pop	r30
    150e:	bf 91       	pop	r27
    1510:	af 91       	pop	r26
    1512:	9f 91       	pop	r25
    1514:	8f 91       	pop	r24
    1516:	7f 91       	pop	r23
    1518:	6f 91       	pop	r22
    151a:	5f 91       	pop	r21
    151c:	4f 91       	pop	r20
    151e:	3f 91       	pop	r19
    1520:	2f 91       	pop	r18
    1522:	0f 90       	pop	r0
    1524:	0f be       	out	0x3f, r0	; 63
    1526:	0f 90       	pop	r0
    1528:	1f 90       	pop	r1
    152a:	18 95       	reti

0000152c <UART_init>:
    152c:	52 98       	cbi	0x0a, 2	; 10
    152e:	86 e8       	ldi	r24, 0x86	; 134
    1530:	80 bd       	out	0x20, r24	; 32
    1532:	87 e6       	ldi	r24, 0x67	; 103
    1534:	89 b9       	out	0x09, r24	; 9
    1536:	10 bc       	out	0x20, r1	; 32
    1538:	59 98       	cbi	0x0b, 1	; 11
    153a:	57 9a       	sbi	0x0a, 7	; 10
    153c:	56 9a       	sbi	0x0a, 6	; 10
    153e:	55 9a       	sbi	0x0a, 5	; 10
    1540:	53 9a       	sbi	0x0a, 3	; 10
    1542:	54 9a       	sbi	0x0a, 4	; 10
    1544:	08 95       	ret

00001546 <UART_ReceiveChar>:
    1546:	00 97       	sbiw	r24, 0x00	; 0
    1548:	29 f0       	breq	.+10     	; 0x1554 <UART_ReceiveChar+0xe>
    154a:	5f 9b       	sbis	0x0b, 7	; 11
    154c:	fe cf       	rjmp	.-4      	; 0x154a <UART_ReceiveChar+0x4>
    154e:	2c b1       	in	r18, 0x0c	; 12
    1550:	fc 01       	movw	r30, r24
    1552:	20 83       	st	Z, r18
    1554:	08 95       	ret

00001556 <UART_TransmiteChar>:
    1556:	8c b9       	out	0x0c, r24	; 12
    1558:	8b b1       	in	r24, 0x0b	; 11
    155a:	85 ff       	sbrs	r24, 5
    155c:	fd cf       	rjmp	.-6      	; 0x1558 <UART_TransmiteChar+0x2>
    155e:	08 95       	ret

00001560 <UART_TransmiteString>:
    1560:	0f 93       	push	r16
    1562:	1f 93       	push	r17
    1564:	cf 93       	push	r28
    1566:	8c 01       	movw	r16, r24
    1568:	fc 01       	movw	r30, r24
    156a:	80 81       	ld	r24, Z
    156c:	88 23       	and	r24, r24
    156e:	51 f0       	breq	.+20     	; 0x1584 <UART_TransmiteString+0x24>
    1570:	c0 e0       	ldi	r28, 0x00	; 0
    1572:	0e 94 ab 0a 	call	0x1556	; 0x1556 <UART_TransmiteChar>
    1576:	cf 5f       	subi	r28, 0xFF	; 255
    1578:	f8 01       	movw	r30, r16
    157a:	ec 0f       	add	r30, r28
    157c:	f1 1d       	adc	r31, r1
    157e:	80 81       	ld	r24, Z
    1580:	88 23       	and	r24, r24
    1582:	b9 f7       	brne	.-18     	; 0x1572 <UART_TransmiteString+0x12>
    1584:	cf 91       	pop	r28
    1586:	1f 91       	pop	r17
    1588:	0f 91       	pop	r16
    158a:	08 95       	ret

0000158c <UART_CallBack_RXC>:
    158c:	90 93 82 00 	sts	0x0082, r25
    1590:	80 93 81 00 	sts	0x0081, r24
    1594:	08 95       	ret

00001596 <UART_CallBack_UDRE>:
    1596:	90 93 84 00 	sts	0x0084, r25
    159a:	80 93 83 00 	sts	0x0083, r24
    159e:	08 95       	ret

000015a0 <UART_CallBack_TXC>:
    15a0:	90 93 86 00 	sts	0x0086, r25
    15a4:	80 93 85 00 	sts	0x0085, r24
    15a8:	08 95       	ret

000015aa <__vector_13>:
    15aa:	1f 92       	push	r1
    15ac:	0f 92       	push	r0
    15ae:	0f b6       	in	r0, 0x3f	; 63
    15b0:	0f 92       	push	r0
    15b2:	11 24       	eor	r1, r1
    15b4:	2f 93       	push	r18
    15b6:	3f 93       	push	r19
    15b8:	4f 93       	push	r20
    15ba:	5f 93       	push	r21
    15bc:	6f 93       	push	r22
    15be:	7f 93       	push	r23
    15c0:	8f 93       	push	r24
    15c2:	9f 93       	push	r25
    15c4:	af 93       	push	r26
    15c6:	bf 93       	push	r27
    15c8:	ef 93       	push	r30
    15ca:	ff 93       	push	r31
    15cc:	e0 91 81 00 	lds	r30, 0x0081
    15d0:	f0 91 82 00 	lds	r31, 0x0082
    15d4:	30 97       	sbiw	r30, 0x00	; 0
    15d6:	09 f0       	breq	.+2      	; 0x15da <__vector_13+0x30>
    15d8:	09 95       	icall
    15da:	ff 91       	pop	r31
    15dc:	ef 91       	pop	r30
    15de:	bf 91       	pop	r27
    15e0:	af 91       	pop	r26
    15e2:	9f 91       	pop	r25
    15e4:	8f 91       	pop	r24
    15e6:	7f 91       	pop	r23
    15e8:	6f 91       	pop	r22
    15ea:	5f 91       	pop	r21
    15ec:	4f 91       	pop	r20
    15ee:	3f 91       	pop	r19
    15f0:	2f 91       	pop	r18
    15f2:	0f 90       	pop	r0
    15f4:	0f be       	out	0x3f, r0	; 63
    15f6:	0f 90       	pop	r0
    15f8:	1f 90       	pop	r1
    15fa:	18 95       	reti

000015fc <__vector_14>:
    15fc:	1f 92       	push	r1
    15fe:	0f 92       	push	r0
    1600:	0f b6       	in	r0, 0x3f	; 63
    1602:	0f 92       	push	r0
    1604:	11 24       	eor	r1, r1
    1606:	2f 93       	push	r18
    1608:	3f 93       	push	r19
    160a:	4f 93       	push	r20
    160c:	5f 93       	push	r21
    160e:	6f 93       	push	r22
    1610:	7f 93       	push	r23
    1612:	8f 93       	push	r24
    1614:	9f 93       	push	r25
    1616:	af 93       	push	r26
    1618:	bf 93       	push	r27
    161a:	ef 93       	push	r30
    161c:	ff 93       	push	r31
    161e:	e0 91 83 00 	lds	r30, 0x0083
    1622:	f0 91 84 00 	lds	r31, 0x0084
    1626:	30 97       	sbiw	r30, 0x00	; 0
    1628:	09 f0       	breq	.+2      	; 0x162c <__vector_14+0x30>
    162a:	09 95       	icall
    162c:	ff 91       	pop	r31
    162e:	ef 91       	pop	r30
    1630:	bf 91       	pop	r27
    1632:	af 91       	pop	r26
    1634:	9f 91       	pop	r25
    1636:	8f 91       	pop	r24
    1638:	7f 91       	pop	r23
    163a:	6f 91       	pop	r22
    163c:	5f 91       	pop	r21
    163e:	4f 91       	pop	r20
    1640:	3f 91       	pop	r19
    1642:	2f 91       	pop	r18
    1644:	0f 90       	pop	r0
    1646:	0f be       	out	0x3f, r0	; 63
    1648:	0f 90       	pop	r0
    164a:	1f 90       	pop	r1
    164c:	18 95       	reti

0000164e <__vector_15>:
    164e:	1f 92       	push	r1
    1650:	0f 92       	push	r0
    1652:	0f b6       	in	r0, 0x3f	; 63
    1654:	0f 92       	push	r0
    1656:	11 24       	eor	r1, r1
    1658:	2f 93       	push	r18
    165a:	3f 93       	push	r19
    165c:	4f 93       	push	r20
    165e:	5f 93       	push	r21
    1660:	6f 93       	push	r22
    1662:	7f 93       	push	r23
    1664:	8f 93       	push	r24
    1666:	9f 93       	push	r25
    1668:	af 93       	push	r26
    166a:	bf 93       	push	r27
    166c:	ef 93       	push	r30
    166e:	ff 93       	push	r31
    1670:	e0 91 85 00 	lds	r30, 0x0085
    1674:	f0 91 86 00 	lds	r31, 0x0086
    1678:	30 97       	sbiw	r30, 0x00	; 0
    167a:	09 f0       	breq	.+2      	; 0x167e <__vector_15+0x30>
    167c:	09 95       	icall
    167e:	ff 91       	pop	r31
    1680:	ef 91       	pop	r30
    1682:	bf 91       	pop	r27
    1684:	af 91       	pop	r26
    1686:	9f 91       	pop	r25
    1688:	8f 91       	pop	r24
    168a:	7f 91       	pop	r23
    168c:	6f 91       	pop	r22
    168e:	5f 91       	pop	r21
    1690:	4f 91       	pop	r20
    1692:	3f 91       	pop	r19
    1694:	2f 91       	pop	r18
    1696:	0f 90       	pop	r0
    1698:	0f be       	out	0x3f, r0	; 63
    169a:	0f 90       	pop	r0
    169c:	1f 90       	pop	r1
    169e:	18 95       	reti

000016a0 <__subsf3>:
    16a0:	50 58       	subi	r21, 0x80	; 128

000016a2 <__addsf3>:
    16a2:	bb 27       	eor	r27, r27
    16a4:	aa 27       	eor	r26, r26
    16a6:	0e d0       	rcall	.+28     	; 0x16c4 <__addsf3x>
    16a8:	70 c1       	rjmp	.+736    	; 0x198a <__fp_round>
    16aa:	61 d1       	rcall	.+706    	; 0x196e <__fp_pscA>
    16ac:	30 f0       	brcs	.+12     	; 0x16ba <__addsf3+0x18>
    16ae:	66 d1       	rcall	.+716    	; 0x197c <__fp_pscB>
    16b0:	20 f0       	brcs	.+8      	; 0x16ba <__addsf3+0x18>
    16b2:	31 f4       	brne	.+12     	; 0x16c0 <__addsf3+0x1e>
    16b4:	9f 3f       	cpi	r25, 0xFF	; 255
    16b6:	11 f4       	brne	.+4      	; 0x16bc <__addsf3+0x1a>
    16b8:	1e f4       	brtc	.+6      	; 0x16c0 <__addsf3+0x1e>
    16ba:	56 c1       	rjmp	.+684    	; 0x1968 <__fp_nan>
    16bc:	0e f4       	brtc	.+2      	; 0x16c0 <__addsf3+0x1e>
    16be:	e0 95       	com	r30
    16c0:	e7 fb       	bst	r30, 7
    16c2:	4c c1       	rjmp	.+664    	; 0x195c <__fp_inf>

000016c4 <__addsf3x>:
    16c4:	e9 2f       	mov	r30, r25
    16c6:	72 d1       	rcall	.+740    	; 0x19ac <__fp_split3>
    16c8:	80 f3       	brcs	.-32     	; 0x16aa <__addsf3+0x8>
    16ca:	ba 17       	cp	r27, r26
    16cc:	62 07       	cpc	r22, r18
    16ce:	73 07       	cpc	r23, r19
    16d0:	84 07       	cpc	r24, r20
    16d2:	95 07       	cpc	r25, r21
    16d4:	18 f0       	brcs	.+6      	; 0x16dc <__addsf3x+0x18>
    16d6:	71 f4       	brne	.+28     	; 0x16f4 <__addsf3x+0x30>
    16d8:	9e f5       	brtc	.+102    	; 0x1740 <__addsf3x+0x7c>
    16da:	8a c1       	rjmp	.+788    	; 0x19f0 <__fp_zero>
    16dc:	0e f4       	brtc	.+2      	; 0x16e0 <__addsf3x+0x1c>
    16de:	e0 95       	com	r30
    16e0:	0b 2e       	mov	r0, r27
    16e2:	ba 2f       	mov	r27, r26
    16e4:	a0 2d       	mov	r26, r0
    16e6:	0b 01       	movw	r0, r22
    16e8:	b9 01       	movw	r22, r18
    16ea:	90 01       	movw	r18, r0
    16ec:	0c 01       	movw	r0, r24
    16ee:	ca 01       	movw	r24, r20
    16f0:	a0 01       	movw	r20, r0
    16f2:	11 24       	eor	r1, r1
    16f4:	ff 27       	eor	r31, r31
    16f6:	59 1b       	sub	r21, r25
    16f8:	99 f0       	breq	.+38     	; 0x1720 <__addsf3x+0x5c>
    16fa:	59 3f       	cpi	r21, 0xF9	; 249
    16fc:	50 f4       	brcc	.+20     	; 0x1712 <__addsf3x+0x4e>
    16fe:	50 3e       	cpi	r21, 0xE0	; 224
    1700:	68 f1       	brcs	.+90     	; 0x175c <__addsf3x+0x98>
    1702:	1a 16       	cp	r1, r26
    1704:	f0 40       	sbci	r31, 0x00	; 0
    1706:	a2 2f       	mov	r26, r18
    1708:	23 2f       	mov	r18, r19
    170a:	34 2f       	mov	r19, r20
    170c:	44 27       	eor	r20, r20
    170e:	58 5f       	subi	r21, 0xF8	; 248
    1710:	f3 cf       	rjmp	.-26     	; 0x16f8 <__addsf3x+0x34>
    1712:	46 95       	lsr	r20
    1714:	37 95       	ror	r19
    1716:	27 95       	ror	r18
    1718:	a7 95       	ror	r26
    171a:	f0 40       	sbci	r31, 0x00	; 0
    171c:	53 95       	inc	r21
    171e:	c9 f7       	brne	.-14     	; 0x1712 <__addsf3x+0x4e>
    1720:	7e f4       	brtc	.+30     	; 0x1740 <__addsf3x+0x7c>
    1722:	1f 16       	cp	r1, r31
    1724:	ba 0b       	sbc	r27, r26
    1726:	62 0b       	sbc	r22, r18
    1728:	73 0b       	sbc	r23, r19
    172a:	84 0b       	sbc	r24, r20
    172c:	ba f0       	brmi	.+46     	; 0x175c <__addsf3x+0x98>
    172e:	91 50       	subi	r25, 0x01	; 1
    1730:	a1 f0       	breq	.+40     	; 0x175a <__addsf3x+0x96>
    1732:	ff 0f       	add	r31, r31
    1734:	bb 1f       	adc	r27, r27
    1736:	66 1f       	adc	r22, r22
    1738:	77 1f       	adc	r23, r23
    173a:	88 1f       	adc	r24, r24
    173c:	c2 f7       	brpl	.-16     	; 0x172e <__addsf3x+0x6a>
    173e:	0e c0       	rjmp	.+28     	; 0x175c <__addsf3x+0x98>
    1740:	ba 0f       	add	r27, r26
    1742:	62 1f       	adc	r22, r18
    1744:	73 1f       	adc	r23, r19
    1746:	84 1f       	adc	r24, r20
    1748:	48 f4       	brcc	.+18     	; 0x175c <__addsf3x+0x98>
    174a:	87 95       	ror	r24
    174c:	77 95       	ror	r23
    174e:	67 95       	ror	r22
    1750:	b7 95       	ror	r27
    1752:	f7 95       	ror	r31
    1754:	9e 3f       	cpi	r25, 0xFE	; 254
    1756:	08 f0       	brcs	.+2      	; 0x175a <__addsf3x+0x96>
    1758:	b3 cf       	rjmp	.-154    	; 0x16c0 <__addsf3+0x1e>
    175a:	93 95       	inc	r25
    175c:	88 0f       	add	r24, r24
    175e:	08 f0       	brcs	.+2      	; 0x1762 <__addsf3x+0x9e>
    1760:	99 27       	eor	r25, r25
    1762:	ee 0f       	add	r30, r30
    1764:	97 95       	ror	r25
    1766:	87 95       	ror	r24
    1768:	08 95       	ret

0000176a <__cmpsf2>:
    176a:	d4 d0       	rcall	.+424    	; 0x1914 <__fp_cmp>
    176c:	08 f4       	brcc	.+2      	; 0x1770 <__cmpsf2+0x6>
    176e:	81 e0       	ldi	r24, 0x01	; 1
    1770:	08 95       	ret

00001772 <__divsf3>:
    1772:	0c d0       	rcall	.+24     	; 0x178c <__divsf3x>
    1774:	0a c1       	rjmp	.+532    	; 0x198a <__fp_round>
    1776:	02 d1       	rcall	.+516    	; 0x197c <__fp_pscB>
    1778:	40 f0       	brcs	.+16     	; 0x178a <__divsf3+0x18>
    177a:	f9 d0       	rcall	.+498    	; 0x196e <__fp_pscA>
    177c:	30 f0       	brcs	.+12     	; 0x178a <__divsf3+0x18>
    177e:	21 f4       	brne	.+8      	; 0x1788 <__divsf3+0x16>
    1780:	5f 3f       	cpi	r21, 0xFF	; 255
    1782:	19 f0       	breq	.+6      	; 0x178a <__divsf3+0x18>
    1784:	eb c0       	rjmp	.+470    	; 0x195c <__fp_inf>
    1786:	51 11       	cpse	r21, r1
    1788:	34 c1       	rjmp	.+616    	; 0x19f2 <__fp_szero>
    178a:	ee c0       	rjmp	.+476    	; 0x1968 <__fp_nan>

0000178c <__divsf3x>:
    178c:	0f d1       	rcall	.+542    	; 0x19ac <__fp_split3>
    178e:	98 f3       	brcs	.-26     	; 0x1776 <__divsf3+0x4>

00001790 <__divsf3_pse>:
    1790:	99 23       	and	r25, r25
    1792:	c9 f3       	breq	.-14     	; 0x1786 <__divsf3+0x14>
    1794:	55 23       	and	r21, r21
    1796:	b1 f3       	breq	.-20     	; 0x1784 <__divsf3+0x12>
    1798:	95 1b       	sub	r25, r21
    179a:	55 0b       	sbc	r21, r21
    179c:	bb 27       	eor	r27, r27
    179e:	aa 27       	eor	r26, r26
    17a0:	62 17       	cp	r22, r18
    17a2:	73 07       	cpc	r23, r19
    17a4:	84 07       	cpc	r24, r20
    17a6:	38 f0       	brcs	.+14     	; 0x17b6 <__divsf3_pse+0x26>
    17a8:	9f 5f       	subi	r25, 0xFF	; 255
    17aa:	5f 4f       	sbci	r21, 0xFF	; 255
    17ac:	22 0f       	add	r18, r18
    17ae:	33 1f       	adc	r19, r19
    17b0:	44 1f       	adc	r20, r20
    17b2:	aa 1f       	adc	r26, r26
    17b4:	a9 f3       	breq	.-22     	; 0x17a0 <__divsf3_pse+0x10>
    17b6:	33 d0       	rcall	.+102    	; 0x181e <__divsf3_pse+0x8e>
    17b8:	0e 2e       	mov	r0, r30
    17ba:	3a f0       	brmi	.+14     	; 0x17ca <__divsf3_pse+0x3a>
    17bc:	e0 e8       	ldi	r30, 0x80	; 128
    17be:	30 d0       	rcall	.+96     	; 0x1820 <__divsf3_pse+0x90>
    17c0:	91 50       	subi	r25, 0x01	; 1
    17c2:	50 40       	sbci	r21, 0x00	; 0
    17c4:	e6 95       	lsr	r30
    17c6:	00 1c       	adc	r0, r0
    17c8:	ca f7       	brpl	.-14     	; 0x17bc <__divsf3_pse+0x2c>
    17ca:	29 d0       	rcall	.+82     	; 0x181e <__divsf3_pse+0x8e>
    17cc:	fe 2f       	mov	r31, r30
    17ce:	27 d0       	rcall	.+78     	; 0x181e <__divsf3_pse+0x8e>
    17d0:	66 0f       	add	r22, r22
    17d2:	77 1f       	adc	r23, r23
    17d4:	88 1f       	adc	r24, r24
    17d6:	bb 1f       	adc	r27, r27
    17d8:	26 17       	cp	r18, r22
    17da:	37 07       	cpc	r19, r23
    17dc:	48 07       	cpc	r20, r24
    17de:	ab 07       	cpc	r26, r27
    17e0:	b0 e8       	ldi	r27, 0x80	; 128
    17e2:	09 f0       	breq	.+2      	; 0x17e6 <__divsf3_pse+0x56>
    17e4:	bb 0b       	sbc	r27, r27
    17e6:	80 2d       	mov	r24, r0
    17e8:	bf 01       	movw	r22, r30
    17ea:	ff 27       	eor	r31, r31
    17ec:	93 58       	subi	r25, 0x83	; 131
    17ee:	5f 4f       	sbci	r21, 0xFF	; 255
    17f0:	2a f0       	brmi	.+10     	; 0x17fc <__divsf3_pse+0x6c>
    17f2:	9e 3f       	cpi	r25, 0xFE	; 254
    17f4:	51 05       	cpc	r21, r1
    17f6:	68 f0       	brcs	.+26     	; 0x1812 <__divsf3_pse+0x82>
    17f8:	b1 c0       	rjmp	.+354    	; 0x195c <__fp_inf>
    17fa:	fb c0       	rjmp	.+502    	; 0x19f2 <__fp_szero>
    17fc:	5f 3f       	cpi	r21, 0xFF	; 255
    17fe:	ec f3       	brlt	.-6      	; 0x17fa <__divsf3_pse+0x6a>
    1800:	98 3e       	cpi	r25, 0xE8	; 232
    1802:	dc f3       	brlt	.-10     	; 0x17fa <__divsf3_pse+0x6a>
    1804:	86 95       	lsr	r24
    1806:	77 95       	ror	r23
    1808:	67 95       	ror	r22
    180a:	b7 95       	ror	r27
    180c:	f7 95       	ror	r31
    180e:	9f 5f       	subi	r25, 0xFF	; 255
    1810:	c9 f7       	brne	.-14     	; 0x1804 <__divsf3_pse+0x74>
    1812:	88 0f       	add	r24, r24
    1814:	91 1d       	adc	r25, r1
    1816:	96 95       	lsr	r25
    1818:	87 95       	ror	r24
    181a:	97 f9       	bld	r25, 7
    181c:	08 95       	ret
    181e:	e1 e0       	ldi	r30, 0x01	; 1
    1820:	66 0f       	add	r22, r22
    1822:	77 1f       	adc	r23, r23
    1824:	88 1f       	adc	r24, r24
    1826:	bb 1f       	adc	r27, r27
    1828:	62 17       	cp	r22, r18
    182a:	73 07       	cpc	r23, r19
    182c:	84 07       	cpc	r24, r20
    182e:	ba 07       	cpc	r27, r26
    1830:	20 f0       	brcs	.+8      	; 0x183a <__divsf3_pse+0xaa>
    1832:	62 1b       	sub	r22, r18
    1834:	73 0b       	sbc	r23, r19
    1836:	84 0b       	sbc	r24, r20
    1838:	ba 0b       	sbc	r27, r26
    183a:	ee 1f       	adc	r30, r30
    183c:	88 f7       	brcc	.-30     	; 0x1820 <__divsf3_pse+0x90>
    183e:	e0 95       	com	r30
    1840:	08 95       	ret

00001842 <__fixunssfsi>:
    1842:	bc d0       	rcall	.+376    	; 0x19bc <__fp_splitA>
    1844:	88 f0       	brcs	.+34     	; 0x1868 <__fixunssfsi+0x26>
    1846:	9f 57       	subi	r25, 0x7F	; 127
    1848:	90 f0       	brcs	.+36     	; 0x186e <__fixunssfsi+0x2c>
    184a:	b9 2f       	mov	r27, r25
    184c:	99 27       	eor	r25, r25
    184e:	b7 51       	subi	r27, 0x17	; 23
    1850:	a0 f0       	brcs	.+40     	; 0x187a <__fixunssfsi+0x38>
    1852:	d1 f0       	breq	.+52     	; 0x1888 <__fixunssfsi+0x46>
    1854:	66 0f       	add	r22, r22
    1856:	77 1f       	adc	r23, r23
    1858:	88 1f       	adc	r24, r24
    185a:	99 1f       	adc	r25, r25
    185c:	1a f0       	brmi	.+6      	; 0x1864 <__fixunssfsi+0x22>
    185e:	ba 95       	dec	r27
    1860:	c9 f7       	brne	.-14     	; 0x1854 <__fixunssfsi+0x12>
    1862:	12 c0       	rjmp	.+36     	; 0x1888 <__fixunssfsi+0x46>
    1864:	b1 30       	cpi	r27, 0x01	; 1
    1866:	81 f0       	breq	.+32     	; 0x1888 <__fixunssfsi+0x46>
    1868:	c3 d0       	rcall	.+390    	; 0x19f0 <__fp_zero>
    186a:	b1 e0       	ldi	r27, 0x01	; 1
    186c:	08 95       	ret
    186e:	c0 c0       	rjmp	.+384    	; 0x19f0 <__fp_zero>
    1870:	67 2f       	mov	r22, r23
    1872:	78 2f       	mov	r23, r24
    1874:	88 27       	eor	r24, r24
    1876:	b8 5f       	subi	r27, 0xF8	; 248
    1878:	39 f0       	breq	.+14     	; 0x1888 <__fixunssfsi+0x46>
    187a:	b9 3f       	cpi	r27, 0xF9	; 249
    187c:	cc f3       	brlt	.-14     	; 0x1870 <__fixunssfsi+0x2e>
    187e:	86 95       	lsr	r24
    1880:	77 95       	ror	r23
    1882:	67 95       	ror	r22
    1884:	b3 95       	inc	r27
    1886:	d9 f7       	brne	.-10     	; 0x187e <__fixunssfsi+0x3c>
    1888:	3e f4       	brtc	.+14     	; 0x1898 <__fixunssfsi+0x56>
    188a:	90 95       	com	r25
    188c:	80 95       	com	r24
    188e:	70 95       	com	r23
    1890:	61 95       	neg	r22
    1892:	7f 4f       	sbci	r23, 0xFF	; 255
    1894:	8f 4f       	sbci	r24, 0xFF	; 255
    1896:	9f 4f       	sbci	r25, 0xFF	; 255
    1898:	08 95       	ret

0000189a <__floatunsisf>:
    189a:	e8 94       	clt
    189c:	09 c0       	rjmp	.+18     	; 0x18b0 <__floatsisf+0x12>

0000189e <__floatsisf>:
    189e:	97 fb       	bst	r25, 7
    18a0:	3e f4       	brtc	.+14     	; 0x18b0 <__floatsisf+0x12>
    18a2:	90 95       	com	r25
    18a4:	80 95       	com	r24
    18a6:	70 95       	com	r23
    18a8:	61 95       	neg	r22
    18aa:	7f 4f       	sbci	r23, 0xFF	; 255
    18ac:	8f 4f       	sbci	r24, 0xFF	; 255
    18ae:	9f 4f       	sbci	r25, 0xFF	; 255
    18b0:	99 23       	and	r25, r25
    18b2:	a9 f0       	breq	.+42     	; 0x18de <__floatsisf+0x40>
    18b4:	f9 2f       	mov	r31, r25
    18b6:	96 e9       	ldi	r25, 0x96	; 150
    18b8:	bb 27       	eor	r27, r27
    18ba:	93 95       	inc	r25
    18bc:	f6 95       	lsr	r31
    18be:	87 95       	ror	r24
    18c0:	77 95       	ror	r23
    18c2:	67 95       	ror	r22
    18c4:	b7 95       	ror	r27
    18c6:	f1 11       	cpse	r31, r1
    18c8:	f8 cf       	rjmp	.-16     	; 0x18ba <__floatsisf+0x1c>
    18ca:	fa f4       	brpl	.+62     	; 0x190a <__floatsisf+0x6c>
    18cc:	bb 0f       	add	r27, r27
    18ce:	11 f4       	brne	.+4      	; 0x18d4 <__floatsisf+0x36>
    18d0:	60 ff       	sbrs	r22, 0
    18d2:	1b c0       	rjmp	.+54     	; 0x190a <__floatsisf+0x6c>
    18d4:	6f 5f       	subi	r22, 0xFF	; 255
    18d6:	7f 4f       	sbci	r23, 0xFF	; 255
    18d8:	8f 4f       	sbci	r24, 0xFF	; 255
    18da:	9f 4f       	sbci	r25, 0xFF	; 255
    18dc:	16 c0       	rjmp	.+44     	; 0x190a <__floatsisf+0x6c>
    18de:	88 23       	and	r24, r24
    18e0:	11 f0       	breq	.+4      	; 0x18e6 <__floatsisf+0x48>
    18e2:	96 e9       	ldi	r25, 0x96	; 150
    18e4:	11 c0       	rjmp	.+34     	; 0x1908 <__floatsisf+0x6a>
    18e6:	77 23       	and	r23, r23
    18e8:	21 f0       	breq	.+8      	; 0x18f2 <__floatsisf+0x54>
    18ea:	9e e8       	ldi	r25, 0x8E	; 142
    18ec:	87 2f       	mov	r24, r23
    18ee:	76 2f       	mov	r23, r22
    18f0:	05 c0       	rjmp	.+10     	; 0x18fc <__floatsisf+0x5e>
    18f2:	66 23       	and	r22, r22
    18f4:	71 f0       	breq	.+28     	; 0x1912 <__floatsisf+0x74>
    18f6:	96 e8       	ldi	r25, 0x86	; 134
    18f8:	86 2f       	mov	r24, r22
    18fa:	70 e0       	ldi	r23, 0x00	; 0
    18fc:	60 e0       	ldi	r22, 0x00	; 0
    18fe:	2a f0       	brmi	.+10     	; 0x190a <__floatsisf+0x6c>
    1900:	9a 95       	dec	r25
    1902:	66 0f       	add	r22, r22
    1904:	77 1f       	adc	r23, r23
    1906:	88 1f       	adc	r24, r24
    1908:	da f7       	brpl	.-10     	; 0x1900 <__floatsisf+0x62>
    190a:	88 0f       	add	r24, r24
    190c:	96 95       	lsr	r25
    190e:	87 95       	ror	r24
    1910:	97 f9       	bld	r25, 7
    1912:	08 95       	ret

00001914 <__fp_cmp>:
    1914:	99 0f       	add	r25, r25
    1916:	00 08       	sbc	r0, r0
    1918:	55 0f       	add	r21, r21
    191a:	aa 0b       	sbc	r26, r26
    191c:	e0 e8       	ldi	r30, 0x80	; 128
    191e:	fe ef       	ldi	r31, 0xFE	; 254
    1920:	16 16       	cp	r1, r22
    1922:	17 06       	cpc	r1, r23
    1924:	e8 07       	cpc	r30, r24
    1926:	f9 07       	cpc	r31, r25
    1928:	c0 f0       	brcs	.+48     	; 0x195a <__fp_cmp+0x46>
    192a:	12 16       	cp	r1, r18
    192c:	13 06       	cpc	r1, r19
    192e:	e4 07       	cpc	r30, r20
    1930:	f5 07       	cpc	r31, r21
    1932:	98 f0       	brcs	.+38     	; 0x195a <__fp_cmp+0x46>
    1934:	62 1b       	sub	r22, r18
    1936:	73 0b       	sbc	r23, r19
    1938:	84 0b       	sbc	r24, r20
    193a:	95 0b       	sbc	r25, r21
    193c:	39 f4       	brne	.+14     	; 0x194c <__fp_cmp+0x38>
    193e:	0a 26       	eor	r0, r26
    1940:	61 f0       	breq	.+24     	; 0x195a <__fp_cmp+0x46>
    1942:	23 2b       	or	r18, r19
    1944:	24 2b       	or	r18, r20
    1946:	25 2b       	or	r18, r21
    1948:	21 f4       	brne	.+8      	; 0x1952 <__fp_cmp+0x3e>
    194a:	08 95       	ret
    194c:	0a 26       	eor	r0, r26
    194e:	09 f4       	brne	.+2      	; 0x1952 <__fp_cmp+0x3e>
    1950:	a1 40       	sbci	r26, 0x01	; 1
    1952:	a6 95       	lsr	r26
    1954:	8f ef       	ldi	r24, 0xFF	; 255
    1956:	81 1d       	adc	r24, r1
    1958:	81 1d       	adc	r24, r1
    195a:	08 95       	ret

0000195c <__fp_inf>:
    195c:	97 f9       	bld	r25, 7
    195e:	9f 67       	ori	r25, 0x7F	; 127
    1960:	80 e8       	ldi	r24, 0x80	; 128
    1962:	70 e0       	ldi	r23, 0x00	; 0
    1964:	60 e0       	ldi	r22, 0x00	; 0
    1966:	08 95       	ret

00001968 <__fp_nan>:
    1968:	9f ef       	ldi	r25, 0xFF	; 255
    196a:	80 ec       	ldi	r24, 0xC0	; 192
    196c:	08 95       	ret

0000196e <__fp_pscA>:
    196e:	00 24       	eor	r0, r0
    1970:	0a 94       	dec	r0
    1972:	16 16       	cp	r1, r22
    1974:	17 06       	cpc	r1, r23
    1976:	18 06       	cpc	r1, r24
    1978:	09 06       	cpc	r0, r25
    197a:	08 95       	ret

0000197c <__fp_pscB>:
    197c:	00 24       	eor	r0, r0
    197e:	0a 94       	dec	r0
    1980:	12 16       	cp	r1, r18
    1982:	13 06       	cpc	r1, r19
    1984:	14 06       	cpc	r1, r20
    1986:	05 06       	cpc	r0, r21
    1988:	08 95       	ret

0000198a <__fp_round>:
    198a:	09 2e       	mov	r0, r25
    198c:	03 94       	inc	r0
    198e:	00 0c       	add	r0, r0
    1990:	11 f4       	brne	.+4      	; 0x1996 <__fp_round+0xc>
    1992:	88 23       	and	r24, r24
    1994:	52 f0       	brmi	.+20     	; 0x19aa <__fp_round+0x20>
    1996:	bb 0f       	add	r27, r27
    1998:	40 f4       	brcc	.+16     	; 0x19aa <__fp_round+0x20>
    199a:	bf 2b       	or	r27, r31
    199c:	11 f4       	brne	.+4      	; 0x19a2 <__fp_round+0x18>
    199e:	60 ff       	sbrs	r22, 0
    19a0:	04 c0       	rjmp	.+8      	; 0x19aa <__fp_round+0x20>
    19a2:	6f 5f       	subi	r22, 0xFF	; 255
    19a4:	7f 4f       	sbci	r23, 0xFF	; 255
    19a6:	8f 4f       	sbci	r24, 0xFF	; 255
    19a8:	9f 4f       	sbci	r25, 0xFF	; 255
    19aa:	08 95       	ret

000019ac <__fp_split3>:
    19ac:	57 fd       	sbrc	r21, 7
    19ae:	90 58       	subi	r25, 0x80	; 128
    19b0:	44 0f       	add	r20, r20
    19b2:	55 1f       	adc	r21, r21
    19b4:	59 f0       	breq	.+22     	; 0x19cc <__fp_splitA+0x10>
    19b6:	5f 3f       	cpi	r21, 0xFF	; 255
    19b8:	71 f0       	breq	.+28     	; 0x19d6 <__fp_splitA+0x1a>
    19ba:	47 95       	ror	r20

000019bc <__fp_splitA>:
    19bc:	88 0f       	add	r24, r24
    19be:	97 fb       	bst	r25, 7
    19c0:	99 1f       	adc	r25, r25
    19c2:	61 f0       	breq	.+24     	; 0x19dc <__fp_splitA+0x20>
    19c4:	9f 3f       	cpi	r25, 0xFF	; 255
    19c6:	79 f0       	breq	.+30     	; 0x19e6 <__fp_splitA+0x2a>
    19c8:	87 95       	ror	r24
    19ca:	08 95       	ret
    19cc:	12 16       	cp	r1, r18
    19ce:	13 06       	cpc	r1, r19
    19d0:	14 06       	cpc	r1, r20
    19d2:	55 1f       	adc	r21, r21
    19d4:	f2 cf       	rjmp	.-28     	; 0x19ba <__fp_split3+0xe>
    19d6:	46 95       	lsr	r20
    19d8:	f1 df       	rcall	.-30     	; 0x19bc <__fp_splitA>
    19da:	08 c0       	rjmp	.+16     	; 0x19ec <__fp_splitA+0x30>
    19dc:	16 16       	cp	r1, r22
    19de:	17 06       	cpc	r1, r23
    19e0:	18 06       	cpc	r1, r24
    19e2:	99 1f       	adc	r25, r25
    19e4:	f1 cf       	rjmp	.-30     	; 0x19c8 <__fp_splitA+0xc>
    19e6:	86 95       	lsr	r24
    19e8:	71 05       	cpc	r23, r1
    19ea:	61 05       	cpc	r22, r1
    19ec:	08 94       	sec
    19ee:	08 95       	ret

000019f0 <__fp_zero>:
    19f0:	e8 94       	clt

000019f2 <__fp_szero>:
    19f2:	bb 27       	eor	r27, r27
    19f4:	66 27       	eor	r22, r22
    19f6:	77 27       	eor	r23, r23
    19f8:	cb 01       	movw	r24, r22
    19fa:	97 f9       	bld	r25, 7
    19fc:	08 95       	ret

000019fe <__gesf2>:
    19fe:	8a df       	rcall	.-236    	; 0x1914 <__fp_cmp>
    1a00:	08 f4       	brcc	.+2      	; 0x1a04 <__gesf2+0x6>
    1a02:	8f ef       	ldi	r24, 0xFF	; 255
    1a04:	08 95       	ret

00001a06 <__mulsf3>:
    1a06:	0b d0       	rcall	.+22     	; 0x1a1e <__mulsf3x>
    1a08:	c0 cf       	rjmp	.-128    	; 0x198a <__fp_round>
    1a0a:	b1 df       	rcall	.-158    	; 0x196e <__fp_pscA>
    1a0c:	28 f0       	brcs	.+10     	; 0x1a18 <__mulsf3+0x12>
    1a0e:	b6 df       	rcall	.-148    	; 0x197c <__fp_pscB>
    1a10:	18 f0       	brcs	.+6      	; 0x1a18 <__mulsf3+0x12>
    1a12:	95 23       	and	r25, r21
    1a14:	09 f0       	breq	.+2      	; 0x1a18 <__mulsf3+0x12>
    1a16:	a2 cf       	rjmp	.-188    	; 0x195c <__fp_inf>
    1a18:	a7 cf       	rjmp	.-178    	; 0x1968 <__fp_nan>
    1a1a:	11 24       	eor	r1, r1
    1a1c:	ea cf       	rjmp	.-44     	; 0x19f2 <__fp_szero>

00001a1e <__mulsf3x>:
    1a1e:	c6 df       	rcall	.-116    	; 0x19ac <__fp_split3>
    1a20:	a0 f3       	brcs	.-24     	; 0x1a0a <__mulsf3+0x4>

00001a22 <__mulsf3_pse>:
    1a22:	95 9f       	mul	r25, r21
    1a24:	d1 f3       	breq	.-12     	; 0x1a1a <__mulsf3+0x14>
    1a26:	95 0f       	add	r25, r21
    1a28:	50 e0       	ldi	r21, 0x00	; 0
    1a2a:	55 1f       	adc	r21, r21
    1a2c:	62 9f       	mul	r22, r18
    1a2e:	f0 01       	movw	r30, r0
    1a30:	72 9f       	mul	r23, r18
    1a32:	bb 27       	eor	r27, r27
    1a34:	f0 0d       	add	r31, r0
    1a36:	b1 1d       	adc	r27, r1
    1a38:	63 9f       	mul	r22, r19
    1a3a:	aa 27       	eor	r26, r26
    1a3c:	f0 0d       	add	r31, r0
    1a3e:	b1 1d       	adc	r27, r1
    1a40:	aa 1f       	adc	r26, r26
    1a42:	64 9f       	mul	r22, r20
    1a44:	66 27       	eor	r22, r22
    1a46:	b0 0d       	add	r27, r0
    1a48:	a1 1d       	adc	r26, r1
    1a4a:	66 1f       	adc	r22, r22
    1a4c:	82 9f       	mul	r24, r18
    1a4e:	22 27       	eor	r18, r18
    1a50:	b0 0d       	add	r27, r0
    1a52:	a1 1d       	adc	r26, r1
    1a54:	62 1f       	adc	r22, r18
    1a56:	73 9f       	mul	r23, r19
    1a58:	b0 0d       	add	r27, r0
    1a5a:	a1 1d       	adc	r26, r1
    1a5c:	62 1f       	adc	r22, r18
    1a5e:	83 9f       	mul	r24, r19
    1a60:	a0 0d       	add	r26, r0
    1a62:	61 1d       	adc	r22, r1
    1a64:	22 1f       	adc	r18, r18
    1a66:	74 9f       	mul	r23, r20
    1a68:	33 27       	eor	r19, r19
    1a6a:	a0 0d       	add	r26, r0
    1a6c:	61 1d       	adc	r22, r1
    1a6e:	23 1f       	adc	r18, r19
    1a70:	84 9f       	mul	r24, r20
    1a72:	60 0d       	add	r22, r0
    1a74:	21 1d       	adc	r18, r1
    1a76:	82 2f       	mov	r24, r18
    1a78:	76 2f       	mov	r23, r22
    1a7a:	6a 2f       	mov	r22, r26
    1a7c:	11 24       	eor	r1, r1
    1a7e:	9f 57       	subi	r25, 0x7F	; 127
    1a80:	50 40       	sbci	r21, 0x00	; 0
    1a82:	8a f0       	brmi	.+34     	; 0x1aa6 <__mulsf3_pse+0x84>
    1a84:	e1 f0       	breq	.+56     	; 0x1abe <__mulsf3_pse+0x9c>
    1a86:	88 23       	and	r24, r24
    1a88:	4a f0       	brmi	.+18     	; 0x1a9c <__mulsf3_pse+0x7a>
    1a8a:	ee 0f       	add	r30, r30
    1a8c:	ff 1f       	adc	r31, r31
    1a8e:	bb 1f       	adc	r27, r27
    1a90:	66 1f       	adc	r22, r22
    1a92:	77 1f       	adc	r23, r23
    1a94:	88 1f       	adc	r24, r24
    1a96:	91 50       	subi	r25, 0x01	; 1
    1a98:	50 40       	sbci	r21, 0x00	; 0
    1a9a:	a9 f7       	brne	.-22     	; 0x1a86 <__mulsf3_pse+0x64>
    1a9c:	9e 3f       	cpi	r25, 0xFE	; 254
    1a9e:	51 05       	cpc	r21, r1
    1aa0:	70 f0       	brcs	.+28     	; 0x1abe <__mulsf3_pse+0x9c>
    1aa2:	5c cf       	rjmp	.-328    	; 0x195c <__fp_inf>
    1aa4:	a6 cf       	rjmp	.-180    	; 0x19f2 <__fp_szero>
    1aa6:	5f 3f       	cpi	r21, 0xFF	; 255
    1aa8:	ec f3       	brlt	.-6      	; 0x1aa4 <__mulsf3_pse+0x82>
    1aaa:	98 3e       	cpi	r25, 0xE8	; 232
    1aac:	dc f3       	brlt	.-10     	; 0x1aa4 <__mulsf3_pse+0x82>
    1aae:	86 95       	lsr	r24
    1ab0:	77 95       	ror	r23
    1ab2:	67 95       	ror	r22
    1ab4:	b7 95       	ror	r27
    1ab6:	f7 95       	ror	r31
    1ab8:	e7 95       	ror	r30
    1aba:	9f 5f       	subi	r25, 0xFF	; 255
    1abc:	c1 f7       	brne	.-16     	; 0x1aae <__mulsf3_pse+0x8c>
    1abe:	fe 2b       	or	r31, r30
    1ac0:	88 0f       	add	r24, r24
    1ac2:	91 1d       	adc	r25, r1
    1ac4:	96 95       	lsr	r25
    1ac6:	87 95       	ror	r24
    1ac8:	97 f9       	bld	r25, 7
    1aca:	08 95       	ret

00001acc <__mulsi3>:
    1acc:	62 9f       	mul	r22, r18
    1ace:	d0 01       	movw	r26, r0
    1ad0:	73 9f       	mul	r23, r19
    1ad2:	f0 01       	movw	r30, r0
    1ad4:	82 9f       	mul	r24, r18
    1ad6:	e0 0d       	add	r30, r0
    1ad8:	f1 1d       	adc	r31, r1
    1ada:	64 9f       	mul	r22, r20
    1adc:	e0 0d       	add	r30, r0
    1ade:	f1 1d       	adc	r31, r1
    1ae0:	92 9f       	mul	r25, r18
    1ae2:	f0 0d       	add	r31, r0
    1ae4:	83 9f       	mul	r24, r19
    1ae6:	f0 0d       	add	r31, r0
    1ae8:	74 9f       	mul	r23, r20
    1aea:	f0 0d       	add	r31, r0
    1aec:	65 9f       	mul	r22, r21
    1aee:	f0 0d       	add	r31, r0
    1af0:	99 27       	eor	r25, r25
    1af2:	72 9f       	mul	r23, r18
    1af4:	b0 0d       	add	r27, r0
    1af6:	e1 1d       	adc	r30, r1
    1af8:	f9 1f       	adc	r31, r25
    1afa:	63 9f       	mul	r22, r19
    1afc:	b0 0d       	add	r27, r0
    1afe:	e1 1d       	adc	r30, r1
    1b00:	f9 1f       	adc	r31, r25
    1b02:	bd 01       	movw	r22, r26
    1b04:	cf 01       	movw	r24, r30
    1b06:	11 24       	eor	r1, r1
    1b08:	08 95       	ret

00001b0a <__divmodhi4>:
    1b0a:	97 fb       	bst	r25, 7
    1b0c:	09 2e       	mov	r0, r25
    1b0e:	07 26       	eor	r0, r23
    1b10:	0a d0       	rcall	.+20     	; 0x1b26 <__divmodhi4_neg1>
    1b12:	77 fd       	sbrc	r23, 7
    1b14:	04 d0       	rcall	.+8      	; 0x1b1e <__divmodhi4_neg2>
    1b16:	2e d0       	rcall	.+92     	; 0x1b74 <__udivmodhi4>
    1b18:	06 d0       	rcall	.+12     	; 0x1b26 <__divmodhi4_neg1>
    1b1a:	00 20       	and	r0, r0
    1b1c:	1a f4       	brpl	.+6      	; 0x1b24 <__divmodhi4_exit>

00001b1e <__divmodhi4_neg2>:
    1b1e:	70 95       	com	r23
    1b20:	61 95       	neg	r22
    1b22:	7f 4f       	sbci	r23, 0xFF	; 255

00001b24 <__divmodhi4_exit>:
    1b24:	08 95       	ret

00001b26 <__divmodhi4_neg1>:
    1b26:	f6 f7       	brtc	.-4      	; 0x1b24 <__divmodhi4_exit>
    1b28:	90 95       	com	r25
    1b2a:	81 95       	neg	r24
    1b2c:	9f 4f       	sbci	r25, 0xFF	; 255
    1b2e:	08 95       	ret

00001b30 <__udivmodsi4>:
    1b30:	a1 e2       	ldi	r26, 0x21	; 33
    1b32:	1a 2e       	mov	r1, r26
    1b34:	aa 1b       	sub	r26, r26
    1b36:	bb 1b       	sub	r27, r27
    1b38:	fd 01       	movw	r30, r26
    1b3a:	0d c0       	rjmp	.+26     	; 0x1b56 <__udivmodsi4_ep>

00001b3c <__udivmodsi4_loop>:
    1b3c:	aa 1f       	adc	r26, r26
    1b3e:	bb 1f       	adc	r27, r27
    1b40:	ee 1f       	adc	r30, r30
    1b42:	ff 1f       	adc	r31, r31
    1b44:	a2 17       	cp	r26, r18
    1b46:	b3 07       	cpc	r27, r19
    1b48:	e4 07       	cpc	r30, r20
    1b4a:	f5 07       	cpc	r31, r21
    1b4c:	20 f0       	brcs	.+8      	; 0x1b56 <__udivmodsi4_ep>
    1b4e:	a2 1b       	sub	r26, r18
    1b50:	b3 0b       	sbc	r27, r19
    1b52:	e4 0b       	sbc	r30, r20
    1b54:	f5 0b       	sbc	r31, r21

00001b56 <__udivmodsi4_ep>:
    1b56:	66 1f       	adc	r22, r22
    1b58:	77 1f       	adc	r23, r23
    1b5a:	88 1f       	adc	r24, r24
    1b5c:	99 1f       	adc	r25, r25
    1b5e:	1a 94       	dec	r1
    1b60:	69 f7       	brne	.-38     	; 0x1b3c <__udivmodsi4_loop>
    1b62:	60 95       	com	r22
    1b64:	70 95       	com	r23
    1b66:	80 95       	com	r24
    1b68:	90 95       	com	r25
    1b6a:	9b 01       	movw	r18, r22
    1b6c:	ac 01       	movw	r20, r24
    1b6e:	bd 01       	movw	r22, r26
    1b70:	cf 01       	movw	r24, r30
    1b72:	08 95       	ret

00001b74 <__udivmodhi4>:
    1b74:	aa 1b       	sub	r26, r26
    1b76:	bb 1b       	sub	r27, r27
    1b78:	51 e1       	ldi	r21, 0x11	; 17
    1b7a:	07 c0       	rjmp	.+14     	; 0x1b8a <__udivmodhi4_ep>

00001b7c <__udivmodhi4_loop>:
    1b7c:	aa 1f       	adc	r26, r26
    1b7e:	bb 1f       	adc	r27, r27
    1b80:	a6 17       	cp	r26, r22
    1b82:	b7 07       	cpc	r27, r23
    1b84:	10 f0       	brcs	.+4      	; 0x1b8a <__udivmodhi4_ep>
    1b86:	a6 1b       	sub	r26, r22
    1b88:	b7 0b       	sbc	r27, r23

00001b8a <__udivmodhi4_ep>:
    1b8a:	88 1f       	adc	r24, r24
    1b8c:	99 1f       	adc	r25, r25
    1b8e:	5a 95       	dec	r21
    1b90:	a9 f7       	brne	.-22     	; 0x1b7c <__udivmodhi4_loop>
    1b92:	80 95       	com	r24
    1b94:	90 95       	com	r25
    1b96:	bc 01       	movw	r22, r24
    1b98:	cd 01       	movw	r24, r26
    1b9a:	08 95       	ret

00001b9c <_exit>:
    1b9c:	f8 94       	cli

00001b9e <__stop_program>:
    1b9e:	ff cf       	rjmp	.-2      	; 0x1b9e <__stop_program>
