Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sat Jan 25 12:51:13 2020
| Host         : home-debian-1 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.829     -274.083                     50                  130        0.106        0.000                      0                  130        3.000        0.000                       0                    71  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
CLK_8192KHz/inst/sys_clk_in  {0.000 5.000}        10.000          100.000         
  clk_8192KHz_clk_wiz_0      {0.000 61.035}       122.070         8.192           
  clkfbout_clk_wiz_0         {0.000 40.000}       80.000          12.500          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_8192KHz/inst/sys_clk_in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_8192KHz_clk_wiz_0           56.740        0.000                      0                   62        0.252        0.000                      0                   62       60.535        0.000                       0                    32  
  clkfbout_clk_wiz_0                                                                                                                                                          20.000        0.000                       0                     2  
sys_clk_pin                        5.751        0.000                      0                   68        0.209        0.000                      0                   68        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin            clk_8192KHz_clk_wiz_0       -7.829     -131.202                     17                   17        0.175        0.000                      0                   17  
clk_8192KHz_clk_wiz_0  sys_clk_pin                 -4.444     -142.880                     33                   33        0.106        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_8192KHz/inst/sys_clk_in
  To Clock:  CLK_8192KHz/inst/sys_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_8192KHz/inst/sys_clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_8192KHz/inst/sys_clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_8192KHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_8192KHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_8192KHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_8192KHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_8192KHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_8192KHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_8192KHz_clk_wiz_0
  To Clock:  clk_8192KHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       56.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       60.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.740ns  (required time - arrival time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            counter_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.035ns  (clk_8192KHz_clk_wiz_0 fall@61.035ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.580ns (16.502%)  route 2.935ns (83.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 65.672 - 61.035 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     1.577    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.540     4.963    ck_io_OBUF[0]
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  divider_reg[12]/Q
                         net (fo=20, routed)          1.656     7.075    ck_io_OBUF[1]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.199 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.278     8.478    counter
    SLICE_X29Y76         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                     61.035    61.035 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.035 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    62.496    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    62.579 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    64.160    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    64.251 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.422    65.672    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.286    65.958    
                         clock uncertainty           -0.314    65.644    
    SLICE_X29Y76         FDRE (Setup_fdre_C_R)       -0.426    65.218    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         65.218    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                 56.740    

Slack (MET) :             56.740ns  (required time - arrival time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            counter_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.035ns  (clk_8192KHz_clk_wiz_0 fall@61.035ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.580ns (16.502%)  route 2.935ns (83.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 65.672 - 61.035 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     1.577    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.540     4.963    ck_io_OBUF[0]
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  divider_reg[12]/Q
                         net (fo=20, routed)          1.656     7.075    ck_io_OBUF[1]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.199 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.278     8.478    counter
    SLICE_X29Y76         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                     61.035    61.035 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.035 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    62.496    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    62.579 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    64.160    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    64.251 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.422    65.672    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.286    65.958    
                         clock uncertainty           -0.314    65.644    
    SLICE_X29Y76         FDRE (Setup_fdre_C_R)       -0.426    65.218    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         65.218    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                 56.740    

Slack (MET) :             56.740ns  (required time - arrival time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            counter_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.035ns  (clk_8192KHz_clk_wiz_0 fall@61.035ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.580ns (16.502%)  route 2.935ns (83.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 65.672 - 61.035 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     1.577    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.540     4.963    ck_io_OBUF[0]
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  divider_reg[12]/Q
                         net (fo=20, routed)          1.656     7.075    ck_io_OBUF[1]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.199 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.278     8.478    counter
    SLICE_X29Y76         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                     61.035    61.035 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.035 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    62.496    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    62.579 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    64.160    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    64.251 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.422    65.672    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.286    65.958    
                         clock uncertainty           -0.314    65.644    
    SLICE_X29Y76         FDRE (Setup_fdre_C_R)       -0.426    65.218    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         65.218    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                 56.740    

Slack (MET) :             56.740ns  (required time - arrival time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            counter_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.035ns  (clk_8192KHz_clk_wiz_0 fall@61.035ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.580ns (16.502%)  route 2.935ns (83.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 65.672 - 61.035 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     1.577    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.540     4.963    ck_io_OBUF[0]
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  divider_reg[12]/Q
                         net (fo=20, routed)          1.656     7.075    ck_io_OBUF[1]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.199 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.278     8.478    counter
    SLICE_X29Y76         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                     61.035    61.035 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.035 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    62.496    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    62.579 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    64.160    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    64.251 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.422    65.672    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.286    65.958    
                         clock uncertainty           -0.314    65.644    
    SLICE_X29Y76         FDRE (Setup_fdre_C_R)       -0.426    65.218    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         65.218    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                 56.740    

Slack (MET) :             56.758ns  (required time - arrival time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.035ns  (clk_8192KHz_clk_wiz_0 fall@61.035ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.580ns (16.531%)  route 2.929ns (83.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 65.670 - 61.035 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     1.577    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.540     4.963    ck_io_OBUF[0]
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  divider_reg[12]/Q
                         net (fo=20, routed)          1.656     7.075    ck_io_OBUF[1]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.199 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.272     8.471    counter
    SLICE_X29Y74         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                     61.035    61.035 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.035 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    62.496    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    62.579 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    64.160    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    64.251 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.420    65.670    ck_io_OBUF[0]
    SLICE_X29Y74         FDRE                                         r  counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.300    65.970    
                         clock uncertainty           -0.314    65.656    
    SLICE_X29Y74         FDRE (Setup_fdre_C_R)       -0.426    65.230    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         65.230    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                 56.758    

Slack (MET) :             56.758ns  (required time - arrival time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            counter_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.035ns  (clk_8192KHz_clk_wiz_0 fall@61.035ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.580ns (16.531%)  route 2.929ns (83.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 65.670 - 61.035 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     1.577    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.540     4.963    ck_io_OBUF[0]
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  divider_reg[12]/Q
                         net (fo=20, routed)          1.656     7.075    ck_io_OBUF[1]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.199 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.272     8.471    counter
    SLICE_X29Y74         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                     61.035    61.035 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.035 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    62.496    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    62.579 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    64.160    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    64.251 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.420    65.670    ck_io_OBUF[0]
    SLICE_X29Y74         FDRE                                         r  counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.300    65.970    
                         clock uncertainty           -0.314    65.656    
    SLICE_X29Y74         FDRE (Setup_fdre_C_R)       -0.426    65.230    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         65.230    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                 56.758    

Slack (MET) :             56.758ns  (required time - arrival time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            counter_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.035ns  (clk_8192KHz_clk_wiz_0 fall@61.035ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.580ns (16.531%)  route 2.929ns (83.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 65.670 - 61.035 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     1.577    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.540     4.963    ck_io_OBUF[0]
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  divider_reg[12]/Q
                         net (fo=20, routed)          1.656     7.075    ck_io_OBUF[1]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.199 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.272     8.471    counter
    SLICE_X29Y74         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                     61.035    61.035 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.035 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    62.496    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    62.579 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    64.160    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    64.251 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.420    65.670    ck_io_OBUF[0]
    SLICE_X29Y74         FDRE                                         r  counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.300    65.970    
                         clock uncertainty           -0.314    65.656    
    SLICE_X29Y74         FDRE (Setup_fdre_C_R)       -0.426    65.230    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         65.230    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                 56.758    

Slack (MET) :             56.758ns  (required time - arrival time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            counter_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.035ns  (clk_8192KHz_clk_wiz_0 fall@61.035ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.580ns (16.531%)  route 2.929ns (83.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 65.670 - 61.035 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     1.577    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.540     4.963    ck_io_OBUF[0]
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  divider_reg[12]/Q
                         net (fo=20, routed)          1.656     7.075    ck_io_OBUF[1]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.199 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.272     8.471    counter
    SLICE_X29Y74         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                     61.035    61.035 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.035 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    62.496    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    62.579 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    64.160    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    64.251 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.420    65.670    ck_io_OBUF[0]
    SLICE_X29Y74         FDRE                                         r  counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.300    65.970    
                         clock uncertainty           -0.314    65.656    
    SLICE_X29Y74         FDRE (Setup_fdre_C_R)       -0.426    65.230    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         65.230    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                 56.758    

Slack (MET) :             56.781ns  (required time - arrival time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.035ns  (clk_8192KHz_clk_wiz_0 fall@61.035ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.580ns (16.631%)  route 2.907ns (83.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 65.672 - 61.035 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     1.577    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.540     4.963    ck_io_OBUF[0]
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  divider_reg[12]/Q
                         net (fo=20, routed)          1.656     7.075    ck_io_OBUF[1]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.199 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.251     8.450    counter
    SLICE_X29Y73         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                     61.035    61.035 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.035 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    62.496    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    62.579 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    64.160    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    64.251 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.422    65.672    ck_io_OBUF[0]
    SLICE_X29Y73         FDRE                                         r  counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.300    65.972    
                         clock uncertainty           -0.314    65.658    
    SLICE_X29Y73         FDRE (Setup_fdre_C_R)       -0.426    65.232    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         65.232    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                 56.781    

Slack (MET) :             56.781ns  (required time - arrival time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.035ns  (clk_8192KHz_clk_wiz_0 fall@61.035ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.580ns (16.631%)  route 2.907ns (83.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 65.672 - 61.035 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     1.577    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.665 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.327    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.423 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.540     4.963    ck_io_OBUF[0]
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  divider_reg[12]/Q
                         net (fo=20, routed)          1.656     7.075    ck_io_OBUF[1]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.199 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.251     8.450    counter
    SLICE_X29Y73         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                     61.035    61.035 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.035 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    62.496    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    62.579 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    64.160    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    64.251 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.422    65.672    ck_io_OBUF[0]
    SLICE_X29Y73         FDRE                                         r  counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.300    65.972    
                         clock uncertainty           -0.314    65.658    
    SLICE_X29Y73         FDRE (Setup_fdre_C_R)       -0.426    65.232    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         65.232    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                 56.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_8192KHz_clk_wiz_0 rise@0.000ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     0.551    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.554     1.666    ck_io_OBUF[0]
    SLICE_X29Y68         FDRE                                         r  divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_reg[3]/Q
                         net (fo=1, routed)           0.108     1.915    divider_reg_n_0_[3]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.023 r  divider_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    divider_reg[0]_i_1_n_4
    SLICE_X29Y68         FDRE                                         r  divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     0.819    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.822     2.252    ck_io_OBUF[0]
    SLICE_X29Y68         FDRE                                         r  divider_reg[3]/C
                         clock pessimism             -0.586     1.666    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.105     1.771    divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_8192KHz_clk_wiz_0 rise@0.000ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     0.551    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.553     1.665    ck_io_OBUF[0]
    SLICE_X29Y69         FDRE                                         r  divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  divider_reg[7]/Q
                         net (fo=1, routed)           0.108     1.914    divider_reg_n_0_[7]
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.022 r  divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.022    divider_reg[4]_i_1_n_4
    SLICE_X29Y69         FDRE                                         r  divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     0.819    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.821     2.251    ck_io_OBUF[0]
    SLICE_X29Y69         FDRE                                         r  divider_reg[7]/C
                         clock pessimism             -0.586     1.665    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.105     1.770    divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divider_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_8192KHz_clk_wiz_0 rise@0.000ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     0.551    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.552     1.664    ck_io_OBUF[0]
    SLICE_X29Y70         FDRE                                         r  divider_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  divider_reg[11]/Q
                         net (fo=1, routed)           0.108     1.913    divider_reg_n_0_[11]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.021 r  divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.021    divider_reg[8]_i_1_n_4
    SLICE_X29Y70         FDRE                                         r  divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     0.819    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.820     2.250    ck_io_OBUF[0]
    SLICE_X29Y70         FDRE                                         r  divider_reg[11]/C
                         clock pessimism             -0.586     1.664    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.105     1.769    divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_8192KHz_clk_wiz_0 rise@0.000ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     0.551    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.553     1.665    ck_io_OBUF[0]
    SLICE_X29Y69         FDRE                                         r  divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  divider_reg[4]/Q
                         net (fo=1, routed)           0.105     1.911    divider_reg_n_0_[4]
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.026 r  divider_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    divider_reg[4]_i_1_n_7
    SLICE_X29Y69         FDRE                                         r  divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     0.819    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.821     2.251    ck_io_OBUF[0]
    SLICE_X29Y69         FDRE                                         r  divider_reg[4]/C
                         clock pessimism             -0.586     1.665    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.105     1.770    divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_8192KHz_clk_wiz_0 rise@0.000ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     0.551    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.552     1.664    ck_io_OBUF[0]
    SLICE_X29Y70         FDRE                                         r  divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  divider_reg[8]/Q
                         net (fo=1, routed)           0.105     1.910    divider_reg_n_0_[8]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.025 r  divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    divider_reg[8]_i_1_n_7
    SLICE_X29Y70         FDRE                                         r  divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     0.819    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.820     2.250    ck_io_OBUF[0]
    SLICE_X29Y70         FDRE                                         r  divider_reg[8]/C
                         clock pessimism             -0.586     1.664    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.105     1.769    divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_8192KHz_clk_wiz_0 rise@0.000ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     0.551    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.554     1.666    ck_io_OBUF[0]
    SLICE_X29Y68         FDRE                                         r  divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_reg[2]/Q
                         net (fo=1, routed)           0.109     1.917    divider_reg_n_0_[2]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.028 r  divider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.028    divider_reg[0]_i_1_n_5
    SLICE_X29Y68         FDRE                                         r  divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     0.819    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.822     2.252    ck_io_OBUF[0]
    SLICE_X29Y68         FDRE                                         r  divider_reg[2]/C
                         clock pessimism             -0.586     1.666    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.105     1.771    divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_8192KHz_clk_wiz_0 rise@0.000ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     0.551    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.553     1.665    ck_io_OBUF[0]
    SLICE_X29Y69         FDRE                                         r  divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  divider_reg[6]/Q
                         net (fo=1, routed)           0.109     1.916    divider_reg_n_0_[6]
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.027 r  divider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.027    divider_reg[4]_i_1_n_5
    SLICE_X29Y69         FDRE                                         r  divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     0.819    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.821     2.251    ck_io_OBUF[0]
    SLICE_X29Y69         FDRE                                         r  divider_reg[6]/C
                         clock pessimism             -0.586     1.665    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.105     1.770    divider_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_8192KHz_clk_wiz_0 rise@0.000ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     0.551    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.552     1.664    ck_io_OBUF[0]
    SLICE_X29Y70         FDRE                                         r  divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  divider_reg[10]/Q
                         net (fo=1, routed)           0.109     1.915    divider_reg_n_0_[10]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.026 r  divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.026    divider_reg[8]_i_1_n_5
    SLICE_X29Y70         FDRE                                         r  divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     0.819    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.820     2.250    ck_io_OBUF[0]
    SLICE_X29Y70         FDRE                                         r  divider_reg[10]/C
                         clock pessimism             -0.586     1.664    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.105     1.769    divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            counter_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_8192KHz_clk_wiz_0 fall@61.035ns - clk_8192KHz_clk_wiz_0 fall@61.035ns)
  Data Path Delay:        0.387ns  (logic 0.261ns (67.382%)  route 0.126ns (32.618%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 63.281 - 61.035 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 62.696 - 61.035 ) 
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                     61.035    61.035 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.035 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551    61.586    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    61.636 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    62.122    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    62.148 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.549    62.696    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.146    62.842 r  counter_reg[12]/Q
                         net (fo=5, routed)           0.126    62.969    counter_reg[12]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    63.084 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    63.084    counter_reg[12]_i_1_n_7
    SLICE_X29Y76         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                     61.035    61.035 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.035 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819    61.854    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    61.907 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    62.436    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    62.465 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.816    63.281    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.585    62.696    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.112    62.808    counter_reg[12]
  -------------------------------------------------------------------
                         required time                        -62.808    
                         arrival time                          63.084    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_8192KHz_clk_wiz_0 rise@0.000ns - clk_8192KHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.256ns (64.762%)  route 0.139ns (35.238%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     0.551    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.086    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.551     1.663    ck_io_OBUF[0]
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     1.804 r  divider_reg[12]/Q
                         net (fo=20, routed)          0.139     1.943    ck_io_OBUF[1]
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.058 r  divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.058    divider_reg[12]_i_1_n_7
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     0.819    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.872 r  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.401    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.430 r  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.819     2.249    ck_io_OBUF[0]
    SLICE_X29Y71         FDRE                                         r  divider_reg[12]/C
                         clock pessimism             -0.586     1.663    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.105     1.768    divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_8192KHz_clk_wiz_0
Waveform(ns):       { 0.000 61.035 }
Period(ns):         122.070
Sources:            { CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         122.070     119.915    BUFGCTRL_X0Y0    CLK_8192KHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         122.070     120.821    MMCME2_ADV_X1Y0  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         122.070     121.070    SLICE_X29Y73     counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         122.070     121.070    SLICE_X29Y75     counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         122.070     121.070    SLICE_X29Y75     counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         122.070     121.070    SLICE_X29Y76     counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         122.070     121.070    SLICE_X29Y76     counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         122.070     121.070    SLICE_X29Y76     counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         122.070     121.070    SLICE_X29Y76     counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         122.070     121.070    SLICE_X29Y73     counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       122.070     91.290     MMCME2_ADV_X1Y0  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y75     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y75     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y74     counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y74     counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y74     counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y74     counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y75     counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y75     counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y68     divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y71     divider_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y75     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y75     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y74     counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y74     counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y74     counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y74     counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y75     counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y75     counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y70     divider_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         61.035      60.535     SLICE_X29Y70     divider_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { CLK_8192KHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  CLK_8192KHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  CLK_8192KHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  CLK_8192KHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  CLK_8192KHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.328ns (33.407%)  route 2.647ns (66.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           1.206     7.493    ready
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     7.617 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.441     9.059    highDuration[15]_i_1_n_0
    SLICE_X28Y72         FDRE                                         r  highDuration_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.420    14.791    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y72         FDRE                                         r  highDuration_reg[4]/C
                         clock pessimism              0.259    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X28Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.810    highDuration_reg[4]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowDuration_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.328ns (33.176%)  route 2.675ns (66.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           1.145     7.433    ready
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.557 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          1.530     9.086    lowDuration[15]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[3]/C
                         clock pessimism              0.259    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169    14.843    lowDuration_reg[3]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowDuration_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.328ns (33.176%)  route 2.675ns (66.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           1.145     7.433    ready
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.557 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          1.530     9.086    lowDuration[15]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/C
                         clock pessimism              0.259    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169    14.843    lowDuration_reg[9]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.328ns (33.649%)  route 2.619ns (66.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           1.206     7.493    ready
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     7.617 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413     9.030    highDuration[15]_i_1_n_0
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[14]/C
                         clock pessimism              0.259    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.805    highDuration_reg[14]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.328ns (33.649%)  route 2.619ns (66.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           1.206     7.493    ready
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     7.617 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413     9.030    highDuration[15]_i_1_n_0
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[15]/C
                         clock pessimism              0.259    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.805    highDuration_reg[15]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.328ns (33.649%)  route 2.619ns (66.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           1.206     7.493    ready
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     7.617 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413     9.030    highDuration[15]_i_1_n_0
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[8]/C
                         clock pessimism              0.259    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.805    highDuration_reg[8]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.328ns (33.649%)  route 2.619ns (66.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           1.206     7.493    ready
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     7.617 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413     9.030    highDuration[15]_i_1_n_0
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[9]/C
                         clock pessimism              0.259    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.805    highDuration_reg[9]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.328ns (33.648%)  route 2.619ns (66.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           1.206     7.493    ready
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     7.617 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413     9.030    highDuration[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[10]/C
                         clock pessimism              0.259    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X28Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.807    highDuration_reg[10]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.328ns (33.648%)  route 2.619ns (66.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           1.206     7.493    ready
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     7.617 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413     9.030    highDuration[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[11]/C
                         clock pessimism              0.259    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X28Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.807    highDuration_reg[11]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.328ns (33.648%)  route 2.619ns (66.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.532     5.083    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.287 r  xadc/inst/DRDY
                         net (fo=4, routed)           1.206     7.493    ready
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     7.617 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413     9.030    highDuration[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.417    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/C
                         clock pessimism              0.259    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X28Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.807    highDuration_reg[13]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 _ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Address_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.936%)  route 0.147ns (44.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546     1.459    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  _ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  _ready_reg/Q
                         net (fo=1, routed)           0.147     1.747    _ready
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.792 r  Address_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    Address_in[0]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  Address_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  Address_in_reg[0]/C
                         clock pessimism             -0.478     1.491    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.092     1.583    Address_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowDuration_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.429%)  route 0.168ns (39.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256     1.715 r  xadc/inst/DO[7]
                         net (fo=2, routed)           0.168     1.883    data[7]
    SLICE_X28Y76         FDRE                                         r  lowDuration_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.814     1.972    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  lowDuration_reg[7]/C
                         clock pessimism             -0.498     1.473    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.070     1.543    lowDuration_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowDuration_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.256ns (59.756%)  route 0.172ns (40.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      0.256     1.715 r  xadc/inst/DO[6]
                         net (fo=2, routed)           0.172     1.888    data[6]
    SLICE_X28Y75         FDRE                                         r  lowDuration_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.813     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  lowDuration_reg[6]/C
                         clock pessimism             -0.498     1.472    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.072     1.544    lowDuration_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.256ns (55.904%)  route 0.202ns (44.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256     1.715 r  xadc/inst/DO[10]
                         net (fo=2, routed)           0.202     1.917    data[10]
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.813     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[10]/C
                         clock pessimism             -0.478     1.492    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070     1.562    highDuration_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowDuration_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.256ns (51.661%)  route 0.240ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      0.256     1.715 r  xadc/inst/DO[0]
                         net (fo=2, routed)           0.240     1.955    data[0]
    SLICE_X31Y76         FDRE                                         r  lowDuration_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.812     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  lowDuration_reg[0]/C
                         clock pessimism             -0.478     1.492    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.070     1.562    lowDuration_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowDuration_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.256ns (51.218%)  route 0.244ns (48.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     1.715 r  xadc/inst/DO[13]
                         net (fo=2, routed)           0.244     1.959    data[13]
    SLICE_X31Y77         FDRE                                         r  lowDuration_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.814     1.973    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  lowDuration_reg[13]/C
                         clock pessimism             -0.478     1.494    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.072     1.566    lowDuration_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowDuration_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.256ns (51.664%)  route 0.240ns (48.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256     1.715 r  xadc/inst/DO[11]
                         net (fo=2, routed)           0.240     1.955    data[11]
    SLICE_X31Y76         FDRE                                         r  lowDuration_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.812     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  lowDuration_reg[11]/C
                         clock pessimism             -0.478     1.492    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.066     1.558    lowDuration_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowDuration_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.256ns (53.340%)  route 0.224ns (46.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256     1.715 r  xadc/inst/DO[4]
                         net (fo=2, routed)           0.224     1.939    data[4]
    SLICE_X28Y76         FDRE                                         r  lowDuration_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.814     1.972    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  lowDuration_reg[4]/C
                         clock pessimism             -0.498     1.473    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.066     1.539    lowDuration_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowDuration_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.256ns (52.666%)  route 0.230ns (47.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.715 r  xadc/inst/DO[14]
                         net (fo=2, routed)           0.230     1.946    data[14]
    SLICE_X28Y76         FDRE                                         r  lowDuration_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.814     1.972    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  lowDuration_reg[14]/C
                         clock pessimism             -0.498     1.473    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.072     1.545    lowDuration_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highDuration_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.256ns (50.353%)  route 0.252ns (49.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546     1.459    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256     1.715 r  xadc/inst/DO[5]
                         net (fo=2, routed)           0.252     1.968    data[5]
    SLICE_X31Y73         FDRE                                         r  highDuration_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.812     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  highDuration_reg[5]/C
                         clock pessimism             -0.478     1.492    
    SLICE_X31Y73         FDRE (Hold_fdre_C_D)         0.072     1.564    highDuration_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       xadc/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y74    Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y75    _ready_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y73    highDuration_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y74    highDuration_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y74    highDuration_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y74    highDuration_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y74    highDuration_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X31Y74    highDuration_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y74    Address_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y75    _ready_reg/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y73    highDuration_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74    highDuration_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74    highDuration_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y74    highDuration_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74    highDuration_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y74    highDuration_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y74    highDuration_reg[15]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74    highDuration_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y73    highDuration_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74    highDuration_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74    highDuration_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74    highDuration_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74    highDuration_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y73    highDuration_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y73    highDuration_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y72    highDuration_reg[4]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y73    highDuration_reg[5]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y73    highDuration_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_8192KHz_clk_wiz_0

Setup :           17  Failing Endpoints,  Worst Slack       -7.829ns,  Total Violation     -131.202ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.829ns  (required time - arrival time)
  Source:                 lowDuration_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_8192KHz_clk_wiz_0 fall@1770.021ns - sys_clk_pin rise@1770.000ns)
  Data Path Delay:        6.044ns  (logic 1.298ns (21.477%)  route 4.746ns (78.523%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 1774.658 - 1770.021 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 1775.084 - 1770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1771.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1773.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1773.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.533  1775.084    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518  1775.602 r  lowDuration_reg[9]/Q
                         net (fo=2, routed)           1.956  1777.558    lowDuration[9]
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.124  1777.682 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000  1777.682    counter[0]_i_23_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1778.214 r  counter_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.512  1779.726    counter1
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124  1779.850 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.278  1781.128    counter
    SLICE_X29Y76         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  1771.481    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1771.564 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1773.145    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1773.236 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.422  1774.658    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000  1774.658    
                         clock uncertainty           -0.932  1773.726    
    SLICE_X29Y76         FDRE (Setup_fdre_C_R)       -0.426  1773.300    counter_reg[12]
  -------------------------------------------------------------------
                         required time                       1773.300    
                         arrival time                       -1781.128    
  -------------------------------------------------------------------
                         slack                                 -7.829    

Slack (VIOLATED) :        -7.829ns  (required time - arrival time)
  Source:                 lowDuration_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_8192KHz_clk_wiz_0 fall@1770.021ns - sys_clk_pin rise@1770.000ns)
  Data Path Delay:        6.044ns  (logic 1.298ns (21.477%)  route 4.746ns (78.523%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 1774.658 - 1770.021 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 1775.084 - 1770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1771.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1773.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1773.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.533  1775.084    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518  1775.602 r  lowDuration_reg[9]/Q
                         net (fo=2, routed)           1.956  1777.558    lowDuration[9]
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.124  1777.682 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000  1777.682    counter[0]_i_23_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1778.214 r  counter_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.512  1779.726    counter1
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124  1779.850 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.278  1781.128    counter
    SLICE_X29Y76         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  1771.481    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1771.564 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1773.145    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1773.236 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.422  1774.658    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000  1774.658    
                         clock uncertainty           -0.932  1773.726    
    SLICE_X29Y76         FDRE (Setup_fdre_C_R)       -0.426  1773.300    counter_reg[13]
  -------------------------------------------------------------------
                         required time                       1773.300    
                         arrival time                       -1781.128    
  -------------------------------------------------------------------
                         slack                                 -7.829    

Slack (VIOLATED) :        -7.829ns  (required time - arrival time)
  Source:                 lowDuration_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_8192KHz_clk_wiz_0 fall@1770.021ns - sys_clk_pin rise@1770.000ns)
  Data Path Delay:        6.044ns  (logic 1.298ns (21.477%)  route 4.746ns (78.523%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 1774.658 - 1770.021 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 1775.084 - 1770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1771.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1773.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1773.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.533  1775.084    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518  1775.602 r  lowDuration_reg[9]/Q
                         net (fo=2, routed)           1.956  1777.558    lowDuration[9]
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.124  1777.682 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000  1777.682    counter[0]_i_23_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1778.214 r  counter_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.512  1779.726    counter1
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124  1779.850 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.278  1781.128    counter
    SLICE_X29Y76         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  1771.481    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1771.564 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1773.145    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1773.236 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.422  1774.658    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000  1774.658    
                         clock uncertainty           -0.932  1773.726    
    SLICE_X29Y76         FDRE (Setup_fdre_C_R)       -0.426  1773.300    counter_reg[14]
  -------------------------------------------------------------------
                         required time                       1773.300    
                         arrival time                       -1781.128    
  -------------------------------------------------------------------
                         slack                                 -7.829    

Slack (VIOLATED) :        -7.829ns  (required time - arrival time)
  Source:                 lowDuration_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_8192KHz_clk_wiz_0 fall@1770.021ns - sys_clk_pin rise@1770.000ns)
  Data Path Delay:        6.044ns  (logic 1.298ns (21.477%)  route 4.746ns (78.523%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 1774.658 - 1770.021 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 1775.084 - 1770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1771.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1773.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1773.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.533  1775.084    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518  1775.602 r  lowDuration_reg[9]/Q
                         net (fo=2, routed)           1.956  1777.558    lowDuration[9]
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.124  1777.682 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000  1777.682    counter[0]_i_23_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1778.214 r  counter_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.512  1779.726    counter1
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124  1779.850 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.278  1781.128    counter
    SLICE_X29Y76         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  1771.481    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1771.564 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1773.145    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1773.236 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.422  1774.658    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000  1774.658    
                         clock uncertainty           -0.932  1773.726    
    SLICE_X29Y76         FDRE (Setup_fdre_C_R)       -0.426  1773.300    counter_reg[15]
  -------------------------------------------------------------------
                         required time                       1773.300    
                         arrival time                       -1781.128    
  -------------------------------------------------------------------
                         slack                                 -7.829    

Slack (VIOLATED) :        -7.824ns  (required time - arrival time)
  Source:                 lowDuration_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_8192KHz_clk_wiz_0 fall@1770.021ns - sys_clk_pin rise@1770.000ns)
  Data Path Delay:        6.038ns  (logic 1.298ns (21.499%)  route 4.740ns (78.501%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 1774.656 - 1770.021 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 1775.084 - 1770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1771.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1773.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1773.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.533  1775.084    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518  1775.602 r  lowDuration_reg[9]/Q
                         net (fo=2, routed)           1.956  1777.558    lowDuration[9]
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.124  1777.682 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000  1777.682    counter[0]_i_23_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1778.214 r  counter_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.512  1779.726    counter1
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124  1779.850 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.272  1781.122    counter
    SLICE_X29Y74         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  1771.481    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1771.564 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1773.145    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1773.236 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.420  1774.656    ck_io_OBUF[0]
    SLICE_X29Y74         FDRE                                         r  counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1774.656    
                         clock uncertainty           -0.932  1773.724    
    SLICE_X29Y74         FDRE (Setup_fdre_C_R)       -0.426  1773.297    counter_reg[4]
  -------------------------------------------------------------------
                         required time                       1773.297    
                         arrival time                       -1781.122    
  -------------------------------------------------------------------
                         slack                                 -7.824    

Slack (VIOLATED) :        -7.824ns  (required time - arrival time)
  Source:                 lowDuration_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_8192KHz_clk_wiz_0 fall@1770.021ns - sys_clk_pin rise@1770.000ns)
  Data Path Delay:        6.038ns  (logic 1.298ns (21.499%)  route 4.740ns (78.501%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 1774.656 - 1770.021 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 1775.084 - 1770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1771.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1773.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1773.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.533  1775.084    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518  1775.602 r  lowDuration_reg[9]/Q
                         net (fo=2, routed)           1.956  1777.558    lowDuration[9]
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.124  1777.682 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000  1777.682    counter[0]_i_23_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1778.214 r  counter_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.512  1779.726    counter1
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124  1779.850 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.272  1781.122    counter
    SLICE_X29Y74         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  1771.481    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1771.564 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1773.145    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1773.236 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.420  1774.656    ck_io_OBUF[0]
    SLICE_X29Y74         FDRE                                         r  counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1774.656    
                         clock uncertainty           -0.932  1773.724    
    SLICE_X29Y74         FDRE (Setup_fdre_C_R)       -0.426  1773.297    counter_reg[5]
  -------------------------------------------------------------------
                         required time                       1773.297    
                         arrival time                       -1781.122    
  -------------------------------------------------------------------
                         slack                                 -7.824    

Slack (VIOLATED) :        -7.824ns  (required time - arrival time)
  Source:                 lowDuration_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_8192KHz_clk_wiz_0 fall@1770.021ns - sys_clk_pin rise@1770.000ns)
  Data Path Delay:        6.038ns  (logic 1.298ns (21.499%)  route 4.740ns (78.501%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 1774.656 - 1770.021 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 1775.084 - 1770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1771.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1773.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1773.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.533  1775.084    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518  1775.602 r  lowDuration_reg[9]/Q
                         net (fo=2, routed)           1.956  1777.558    lowDuration[9]
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.124  1777.682 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000  1777.682    counter[0]_i_23_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1778.214 r  counter_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.512  1779.726    counter1
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124  1779.850 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.272  1781.122    counter
    SLICE_X29Y74         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  1771.481    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1771.564 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1773.145    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1773.236 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.420  1774.656    ck_io_OBUF[0]
    SLICE_X29Y74         FDRE                                         r  counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1774.656    
                         clock uncertainty           -0.932  1773.724    
    SLICE_X29Y74         FDRE (Setup_fdre_C_R)       -0.426  1773.297    counter_reg[6]
  -------------------------------------------------------------------
                         required time                       1773.297    
                         arrival time                       -1781.122    
  -------------------------------------------------------------------
                         slack                                 -7.824    

Slack (VIOLATED) :        -7.824ns  (required time - arrival time)
  Source:                 lowDuration_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_8192KHz_clk_wiz_0 fall@1770.021ns - sys_clk_pin rise@1770.000ns)
  Data Path Delay:        6.038ns  (logic 1.298ns (21.499%)  route 4.740ns (78.501%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 1774.656 - 1770.021 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 1775.084 - 1770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1771.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1773.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1773.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.533  1775.084    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518  1775.602 r  lowDuration_reg[9]/Q
                         net (fo=2, routed)           1.956  1777.558    lowDuration[9]
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.124  1777.682 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000  1777.682    counter[0]_i_23_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1778.214 r  counter_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.512  1779.726    counter1
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124  1779.850 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.272  1781.122    counter
    SLICE_X29Y74         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  1771.481    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1771.564 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1773.145    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1773.236 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.420  1774.656    ck_io_OBUF[0]
    SLICE_X29Y74         FDRE                                         r  counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1774.656    
                         clock uncertainty           -0.932  1773.724    
    SLICE_X29Y74         FDRE (Setup_fdre_C_R)       -0.426  1773.297    counter_reg[7]
  -------------------------------------------------------------------
                         required time                       1773.297    
                         arrival time                       -1781.122    
  -------------------------------------------------------------------
                         slack                                 -7.824    

Slack (VIOLATED) :        -7.801ns  (required time - arrival time)
  Source:                 lowDuration_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_8192KHz_clk_wiz_0 fall@1770.021ns - sys_clk_pin rise@1770.000ns)
  Data Path Delay:        6.016ns  (logic 1.298ns (21.574%)  route 4.718ns (78.426%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 1774.658 - 1770.021 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 1775.084 - 1770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1771.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1773.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1773.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.533  1775.084    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518  1775.602 r  lowDuration_reg[9]/Q
                         net (fo=2, routed)           1.956  1777.558    lowDuration[9]
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.124  1777.682 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000  1777.682    counter[0]_i_23_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1778.214 r  counter_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.512  1779.726    counter1
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124  1779.850 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.251  1781.101    counter
    SLICE_X29Y73         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  1771.481    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1771.564 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1773.145    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1773.236 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.422  1774.658    ck_io_OBUF[0]
    SLICE_X29Y73         FDRE                                         r  counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  1774.658    
                         clock uncertainty           -0.932  1773.726    
    SLICE_X29Y73         FDRE (Setup_fdre_C_R)       -0.426  1773.300    counter_reg[0]
  -------------------------------------------------------------------
                         required time                       1773.300    
                         arrival time                       -1781.101    
  -------------------------------------------------------------------
                         slack                                 -7.801    

Slack (VIOLATED) :        -7.801ns  (required time - arrival time)
  Source:                 lowDuration_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_8192KHz_clk_wiz_0 fall@1770.021ns - sys_clk_pin rise@1770.000ns)
  Data Path Delay:        6.016ns  (logic 1.298ns (21.574%)  route 4.718ns (78.426%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 1774.658 - 1770.021 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 1775.084 - 1770.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1771.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1773.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1773.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.533  1775.084    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518  1775.602 r  lowDuration_reg[9]/Q
                         net (fo=2, routed)           1.956  1777.558    lowDuration[9]
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.124  1777.682 r  counter[0]_i_23/O
                         net (fo=1, routed)           0.000  1777.682    counter[0]_i_23_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1778.214 r  counter_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.512  1779.726    counter1
    SLICE_X30Y75         LUT4 (Prop_lut4_I3_O)        0.124  1779.850 r  counter[0]_i_1/O
                         net (fo=16, routed)          1.251  1781.101    counter
    SLICE_X29Y73         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  1771.481    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1771.564 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1773.145    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1773.236 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.422  1774.658    ck_io_OBUF[0]
    SLICE_X29Y73         FDRE                                         r  counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1774.658    
                         clock uncertainty           -0.932  1773.726    
    SLICE_X29Y73         FDRE (Setup_fdre_C_R)       -0.426  1773.300    counter_reg[1]
  -------------------------------------------------------------------
                         required time                       1773.300    
                         arrival time                       -1781.101    
  -------------------------------------------------------------------
                         slack                                 -7.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 highDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outputReg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.249ns  (clk_8192KHz_clk_wiz_0 fall@8239.751ns - sys_clk_pin rise@8240.000ns)
  Data Path Delay:        1.766ns  (logic 0.324ns (18.350%)  route 1.442ns (81.650%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 8241.995 - 8239.751 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 8241.460 - 8240.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  8240.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  8240.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  8240.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546  8241.460    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141  8241.601 f  highDuration_reg[13]/Q
                         net (fo=2, routed)           0.654  8242.255    highDuration[13]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.044  8242.299 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000  8242.299    counter[0]_i_8_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094  8242.393 f  counter_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.788  8243.181    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.045  8243.226 r  outputReg[0]_i_1/O
                         net (fo=1, routed)           0.000  8243.226    outputReg[0]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819  8240.569    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053  8240.622 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  8241.151    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  8241.181 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.813  8241.994    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  8241.994    
                         clock uncertainty            0.932  8242.927    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.124  8243.051    outputReg_reg[0]
  -------------------------------------------------------------------
                         required time                      -8243.051    
                         arrival time                        8243.226    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 highDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.249ns  (clk_8192KHz_clk_wiz_0 fall@8239.751ns - sys_clk_pin rise@8240.000ns)
  Data Path Delay:        2.058ns  (logic 0.324ns (15.745%)  route 1.734ns (84.255%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 8241.997 - 8239.751 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 8241.460 - 8240.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  8240.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  8240.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  8240.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546  8241.460    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141  8241.601 f  highDuration_reg[13]/Q
                         net (fo=2, routed)           0.654  8242.255    highDuration[13]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.044  8242.299 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000  8242.299    counter[0]_i_8_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094  8242.393 r  counter_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.602  8242.995    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.045  8243.040 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.477  8243.518    counter
    SLICE_X29Y76         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819  8240.569    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053  8240.622 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  8241.151    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  8241.181 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.816  8241.996    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000  8241.996    
                         clock uncertainty            0.932  8242.929    
    SLICE_X29Y76         FDRE (Hold_fdre_C_R)        -0.011  8242.918    counter_reg[12]
  -------------------------------------------------------------------
                         required time                      -8242.918    
                         arrival time                        8243.518    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 highDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.249ns  (clk_8192KHz_clk_wiz_0 fall@8239.751ns - sys_clk_pin rise@8240.000ns)
  Data Path Delay:        2.058ns  (logic 0.324ns (15.745%)  route 1.734ns (84.255%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 8241.997 - 8239.751 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 8241.460 - 8240.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  8240.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  8240.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  8240.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546  8241.460    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141  8241.601 f  highDuration_reg[13]/Q
                         net (fo=2, routed)           0.654  8242.255    highDuration[13]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.044  8242.299 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000  8242.299    counter[0]_i_8_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094  8242.393 r  counter_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.602  8242.995    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.045  8243.040 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.477  8243.518    counter
    SLICE_X29Y76         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819  8240.569    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053  8240.622 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  8241.151    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  8241.181 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.816  8241.996    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000  8241.996    
                         clock uncertainty            0.932  8242.929    
    SLICE_X29Y76         FDRE (Hold_fdre_C_R)        -0.011  8242.918    counter_reg[13]
  -------------------------------------------------------------------
                         required time                      -8242.918    
                         arrival time                        8243.518    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 highDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.249ns  (clk_8192KHz_clk_wiz_0 fall@8239.751ns - sys_clk_pin rise@8240.000ns)
  Data Path Delay:        2.058ns  (logic 0.324ns (15.745%)  route 1.734ns (84.255%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 8241.997 - 8239.751 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 8241.460 - 8240.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  8240.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  8240.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  8240.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546  8241.460    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141  8241.601 f  highDuration_reg[13]/Q
                         net (fo=2, routed)           0.654  8242.255    highDuration[13]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.044  8242.299 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000  8242.299    counter[0]_i_8_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094  8242.393 r  counter_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.602  8242.995    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.045  8243.040 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.477  8243.518    counter
    SLICE_X29Y76         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819  8240.569    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053  8240.622 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  8241.151    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  8241.181 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.816  8241.996    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000  8241.996    
                         clock uncertainty            0.932  8242.929    
    SLICE_X29Y76         FDRE (Hold_fdre_C_R)        -0.011  8242.918    counter_reg[14]
  -------------------------------------------------------------------
                         required time                      -8242.918    
                         arrival time                        8243.518    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 highDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.249ns  (clk_8192KHz_clk_wiz_0 fall@8239.751ns - sys_clk_pin rise@8240.000ns)
  Data Path Delay:        2.058ns  (logic 0.324ns (15.745%)  route 1.734ns (84.255%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 8241.997 - 8239.751 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 8241.460 - 8240.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  8240.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  8240.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  8240.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546  8241.460    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141  8241.601 f  highDuration_reg[13]/Q
                         net (fo=2, routed)           0.654  8242.255    highDuration[13]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.044  8242.299 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000  8242.299    counter[0]_i_8_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094  8242.393 r  counter_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.602  8242.995    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.045  8243.040 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.477  8243.518    counter
    SLICE_X29Y76         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819  8240.569    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053  8240.622 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  8241.151    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  8241.181 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.816  8241.996    ck_io_OBUF[0]
    SLICE_X29Y76         FDRE                                         r  counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000  8241.996    
                         clock uncertainty            0.932  8242.929    
    SLICE_X29Y76         FDRE (Hold_fdre_C_R)        -0.011  8242.918    counter_reg[15]
  -------------------------------------------------------------------
                         required time                      -8242.918    
                         arrival time                        8243.518    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 highDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.249ns  (clk_8192KHz_clk_wiz_0 fall@8239.751ns - sys_clk_pin rise@8240.000ns)
  Data Path Delay:        2.060ns  (logic 0.324ns (15.725%)  route 1.736ns (84.275%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 8241.996 - 8239.751 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 8241.460 - 8240.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  8240.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  8240.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  8240.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546  8241.460    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141  8241.601 f  highDuration_reg[13]/Q
                         net (fo=2, routed)           0.654  8242.255    highDuration[13]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.044  8242.299 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000  8242.299    counter[0]_i_8_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094  8242.393 r  counter_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.602  8242.995    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.045  8243.040 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.480  8243.521    counter
    SLICE_X29Y75         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819  8240.569    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053  8240.622 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  8241.151    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  8241.181 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.815  8241.995    ck_io_OBUF[0]
    SLICE_X29Y75         FDRE                                         r  counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000  8241.995    
                         clock uncertainty            0.932  8242.928    
    SLICE_X29Y75         FDRE (Hold_fdre_C_R)        -0.011  8242.917    counter_reg[10]
  -------------------------------------------------------------------
                         required time                      -8242.917    
                         arrival time                        8243.520    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 highDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.249ns  (clk_8192KHz_clk_wiz_0 fall@8239.751ns - sys_clk_pin rise@8240.000ns)
  Data Path Delay:        2.060ns  (logic 0.324ns (15.725%)  route 1.736ns (84.275%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 8241.996 - 8239.751 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 8241.460 - 8240.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  8240.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  8240.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  8240.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546  8241.460    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141  8241.601 f  highDuration_reg[13]/Q
                         net (fo=2, routed)           0.654  8242.255    highDuration[13]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.044  8242.299 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000  8242.299    counter[0]_i_8_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094  8242.393 r  counter_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.602  8242.995    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.045  8243.040 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.480  8243.521    counter
    SLICE_X29Y75         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819  8240.569    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053  8240.622 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  8241.151    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  8241.181 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.815  8241.995    ck_io_OBUF[0]
    SLICE_X29Y75         FDRE                                         r  counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000  8241.995    
                         clock uncertainty            0.932  8242.928    
    SLICE_X29Y75         FDRE (Hold_fdre_C_R)        -0.011  8242.917    counter_reg[11]
  -------------------------------------------------------------------
                         required time                      -8242.917    
                         arrival time                        8243.520    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 highDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.249ns  (clk_8192KHz_clk_wiz_0 fall@8239.751ns - sys_clk_pin rise@8240.000ns)
  Data Path Delay:        2.060ns  (logic 0.324ns (15.725%)  route 1.736ns (84.275%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 8241.996 - 8239.751 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 8241.460 - 8240.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  8240.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  8240.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  8240.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546  8241.460    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141  8241.601 f  highDuration_reg[13]/Q
                         net (fo=2, routed)           0.654  8242.255    highDuration[13]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.044  8242.299 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000  8242.299    counter[0]_i_8_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094  8242.393 r  counter_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.602  8242.995    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.045  8243.040 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.480  8243.521    counter
    SLICE_X29Y75         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819  8240.569    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053  8240.622 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  8241.151    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  8241.181 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.815  8241.995    ck_io_OBUF[0]
    SLICE_X29Y75         FDRE                                         r  counter_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000  8241.995    
                         clock uncertainty            0.932  8242.928    
    SLICE_X29Y75         FDRE (Hold_fdre_C_R)        -0.011  8242.917    counter_reg[8]
  -------------------------------------------------------------------
                         required time                      -8242.917    
                         arrival time                        8243.520    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 highDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.249ns  (clk_8192KHz_clk_wiz_0 fall@8239.751ns - sys_clk_pin rise@8240.000ns)
  Data Path Delay:        2.060ns  (logic 0.324ns (15.725%)  route 1.736ns (84.275%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 8241.996 - 8239.751 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 8241.460 - 8240.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  8240.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  8240.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  8240.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546  8241.460    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141  8241.601 f  highDuration_reg[13]/Q
                         net (fo=2, routed)           0.654  8242.255    highDuration[13]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.044  8242.299 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000  8242.299    counter[0]_i_8_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094  8242.393 r  counter_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.602  8242.995    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.045  8243.040 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.480  8243.521    counter
    SLICE_X29Y75         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819  8240.569    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053  8240.622 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  8241.151    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  8241.181 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.815  8241.995    ck_io_OBUF[0]
    SLICE_X29Y75         FDRE                                         r  counter_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000  8241.995    
                         clock uncertainty            0.932  8242.928    
    SLICE_X29Y75         FDRE (Hold_fdre_C_R)        -0.011  8242.917    counter_reg[9]
  -------------------------------------------------------------------
                         required time                      -8242.917    
                         arrival time                        8243.520    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 highDuration_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Path Group:             clk_8192KHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.249ns  (clk_8192KHz_clk_wiz_0 fall@8239.751ns - sys_clk_pin rise@8240.000ns)
  Data Path Delay:        2.075ns  (logic 0.324ns (15.618%)  route 1.751ns (84.382%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 8241.997 - 8239.751 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 8241.460 - 8240.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  8240.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  8240.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  8240.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.546  8241.460    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141  8241.601 f  highDuration_reg[13]/Q
                         net (fo=2, routed)           0.654  8242.255    highDuration[13]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.044  8242.299 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000  8242.299    counter[0]_i_8_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094  8242.393 r  counter_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.602  8242.995    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.045  8243.040 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.494  8243.534    counter
    SLICE_X29Y73         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819  8240.569    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053  8240.622 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530  8241.151    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  8241.181 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.816  8241.996    ck_io_OBUF[0]
    SLICE_X29Y73         FDRE                                         r  counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  8241.996    
                         clock uncertainty            0.932  8242.929    
    SLICE_X29Y73         FDRE (Hold_fdre_C_R)        -0.011  8242.918    counter_reg[0]
  -------------------------------------------------------------------
                         required time                      -8242.918    
                         arrival time                        8243.534    
  -------------------------------------------------------------------
                         slack                                  0.616    





---------------------------------------------------------------------------------------------------
From Clock:  clk_8192KHz_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack       -4.444ns,  Total Violation     -142.880ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.444ns  (required time - arrival time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            lowDuration_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.249ns  (sys_clk_pin rise@8240.000ns - clk_8192KHz_clk_wiz_0 fall@8239.751ns)
  Data Path Delay:        3.424ns  (logic 0.648ns (18.923%)  route 2.776ns (81.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 8244.788 - 8240.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 8244.707 - 8239.751 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577  8241.328    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  8241.416 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  8243.077    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8243.173 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.533  8244.706    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.524  8245.230 f  outputReg_reg[0]/Q
                         net (fo=6, routed)           1.247  8246.478    ck_io_OBUF[2]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.124  8246.602 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          1.530  8248.131    lowDuration[15]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  8241.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  8243.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8243.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.417  8244.788    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[3]/C
                         clock pessimism              0.000  8244.788    
                         clock uncertainty           -0.932  8243.855    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169  8243.687    lowDuration_reg[3]
  -------------------------------------------------------------------
                         required time                       8243.688    
                         arrival time                       -8248.131    
  -------------------------------------------------------------------
                         slack                                 -4.444    

Slack (VIOLATED) :        -4.444ns  (required time - arrival time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            lowDuration_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.249ns  (sys_clk_pin rise@8240.000ns - clk_8192KHz_clk_wiz_0 fall@8239.751ns)
  Data Path Delay:        3.424ns  (logic 0.648ns (18.923%)  route 2.776ns (81.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 8244.788 - 8240.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 8244.707 - 8239.751 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577  8241.328    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  8241.416 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  8243.077    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8243.173 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.533  8244.706    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.524  8245.230 f  outputReg_reg[0]/Q
                         net (fo=6, routed)           1.247  8246.478    ck_io_OBUF[2]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.124  8246.602 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          1.530  8248.131    lowDuration[15]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  8241.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  8243.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8243.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.417  8244.788    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[9]/C
                         clock pessimism              0.000  8244.788    
                         clock uncertainty           -0.932  8243.855    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169  8243.687    lowDuration_reg[9]
  -------------------------------------------------------------------
                         required time                       8243.688    
                         arrival time                       -8248.131    
  -------------------------------------------------------------------
                         slack                                 -4.444    

Slack (VIOLATED) :        -4.379ns  (required time - arrival time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            highDuration_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.249ns  (sys_clk_pin rise@8240.000ns - clk_8192KHz_clk_wiz_0 fall@8239.751ns)
  Data Path Delay:        3.326ns  (logic 0.648ns (19.482%)  route 2.678ns (80.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 8244.791 - 8240.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 8244.707 - 8239.751 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577  8241.328    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  8241.416 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  8243.077    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8243.173 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.533  8244.706    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.524  8245.230 r  outputReg_reg[0]/Q
                         net (fo=6, routed)           1.237  8246.467    ck_io_OBUF[2]
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124  8246.591 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.441  8248.032    highDuration[15]_i_1_n_0
    SLICE_X28Y72         FDRE                                         r  highDuration_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  8241.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  8243.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8243.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.420  8244.791    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y72         FDRE                                         r  highDuration_reg[4]/C
                         clock pessimism              0.000  8244.791    
                         clock uncertainty           -0.932  8243.858    
    SLICE_X28Y72         FDRE (Setup_fdre_C_CE)      -0.205  8243.653    highDuration_reg[4]
  -------------------------------------------------------------------
                         required time                       8243.653    
                         arrival time                       -8248.033    
  -------------------------------------------------------------------
                         slack                                 -4.379    

Slack (VIOLATED) :        -4.355ns  (required time - arrival time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            highDuration_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.249ns  (sys_clk_pin rise@8240.000ns - clk_8192KHz_clk_wiz_0 fall@8239.751ns)
  Data Path Delay:        3.297ns  (logic 0.648ns (19.651%)  route 2.649ns (80.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 8244.786 - 8240.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 8244.707 - 8239.751 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577  8241.328    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  8241.416 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  8243.077    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8243.173 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.533  8244.706    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.524  8245.230 r  outputReg_reg[0]/Q
                         net (fo=6, routed)           1.237  8246.467    ck_io_OBUF[2]
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124  8246.591 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413  8248.004    highDuration[15]_i_1_n_0
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  8241.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  8243.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8243.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.415  8244.786    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[14]/C
                         clock pessimism              0.000  8244.786    
                         clock uncertainty           -0.932  8243.854    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205  8243.648    highDuration_reg[14]
  -------------------------------------------------------------------
                         required time                       8243.649    
                         arrival time                       -8248.004    
  -------------------------------------------------------------------
                         slack                                 -4.355    

Slack (VIOLATED) :        -4.355ns  (required time - arrival time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            highDuration_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.249ns  (sys_clk_pin rise@8240.000ns - clk_8192KHz_clk_wiz_0 fall@8239.751ns)
  Data Path Delay:        3.297ns  (logic 0.648ns (19.651%)  route 2.649ns (80.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 8244.786 - 8240.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 8244.707 - 8239.751 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577  8241.328    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  8241.416 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  8243.077    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8243.173 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.533  8244.706    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.524  8245.230 r  outputReg_reg[0]/Q
                         net (fo=6, routed)           1.237  8246.467    ck_io_OBUF[2]
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124  8246.591 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413  8248.004    highDuration[15]_i_1_n_0
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  8241.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  8243.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8243.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.415  8244.786    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[15]/C
                         clock pessimism              0.000  8244.786    
                         clock uncertainty           -0.932  8243.854    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205  8243.648    highDuration_reg[15]
  -------------------------------------------------------------------
                         required time                       8243.649    
                         arrival time                       -8248.004    
  -------------------------------------------------------------------
                         slack                                 -4.355    

Slack (VIOLATED) :        -4.355ns  (required time - arrival time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            highDuration_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.249ns  (sys_clk_pin rise@8240.000ns - clk_8192KHz_clk_wiz_0 fall@8239.751ns)
  Data Path Delay:        3.297ns  (logic 0.648ns (19.651%)  route 2.649ns (80.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 8244.786 - 8240.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 8244.707 - 8239.751 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577  8241.328    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  8241.416 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  8243.077    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8243.173 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.533  8244.706    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.524  8245.230 r  outputReg_reg[0]/Q
                         net (fo=6, routed)           1.237  8246.467    ck_io_OBUF[2]
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124  8246.591 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413  8248.004    highDuration[15]_i_1_n_0
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  8241.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  8243.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8243.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.415  8244.786    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[8]/C
                         clock pessimism              0.000  8244.786    
                         clock uncertainty           -0.932  8243.854    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205  8243.648    highDuration_reg[8]
  -------------------------------------------------------------------
                         required time                       8243.649    
                         arrival time                       -8248.004    
  -------------------------------------------------------------------
                         slack                                 -4.355    

Slack (VIOLATED) :        -4.355ns  (required time - arrival time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            highDuration_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.249ns  (sys_clk_pin rise@8240.000ns - clk_8192KHz_clk_wiz_0 fall@8239.751ns)
  Data Path Delay:        3.297ns  (logic 0.648ns (19.651%)  route 2.649ns (80.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 8244.786 - 8240.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 8244.707 - 8239.751 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577  8241.328    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  8241.416 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  8243.077    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8243.173 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.533  8244.706    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.524  8245.230 r  outputReg_reg[0]/Q
                         net (fo=6, routed)           1.237  8246.467    ck_io_OBUF[2]
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124  8246.591 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413  8248.004    highDuration[15]_i_1_n_0
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  8241.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  8243.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8243.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.415  8244.786    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  highDuration_reg[9]/C
                         clock pessimism              0.000  8244.786    
                         clock uncertainty           -0.932  8243.854    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205  8243.648    highDuration_reg[9]
  -------------------------------------------------------------------
                         required time                       8243.649    
                         arrival time                       -8248.004    
  -------------------------------------------------------------------
                         slack                                 -4.355    

Slack (VIOLATED) :        -4.353ns  (required time - arrival time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            highDuration_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.249ns  (sys_clk_pin rise@8240.000ns - clk_8192KHz_clk_wiz_0 fall@8239.751ns)
  Data Path Delay:        3.298ns  (logic 0.648ns (19.650%)  route 2.650ns (80.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 8244.788 - 8240.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 8244.707 - 8239.751 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577  8241.328    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  8241.416 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  8243.077    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8243.173 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.533  8244.706    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.524  8245.230 r  outputReg_reg[0]/Q
                         net (fo=6, routed)           1.237  8246.467    ck_io_OBUF[2]
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124  8246.591 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413  8248.004    highDuration[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  8241.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  8243.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8243.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.417  8244.788    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[10]/C
                         clock pessimism              0.000  8244.788    
                         clock uncertainty           -0.932  8243.855    
    SLICE_X28Y74         FDRE (Setup_fdre_C_CE)      -0.205  8243.650    highDuration_reg[10]
  -------------------------------------------------------------------
                         required time                       8243.651    
                         arrival time                       -8248.005    
  -------------------------------------------------------------------
                         slack                                 -4.353    

Slack (VIOLATED) :        -4.353ns  (required time - arrival time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            highDuration_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.249ns  (sys_clk_pin rise@8240.000ns - clk_8192KHz_clk_wiz_0 fall@8239.751ns)
  Data Path Delay:        3.298ns  (logic 0.648ns (19.650%)  route 2.650ns (80.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 8244.788 - 8240.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 8244.707 - 8239.751 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577  8241.328    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  8241.416 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  8243.077    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8243.173 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.533  8244.706    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.524  8245.230 r  outputReg_reg[0]/Q
                         net (fo=6, routed)           1.237  8246.467    ck_io_OBUF[2]
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124  8246.591 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413  8248.004    highDuration[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  8241.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  8243.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8243.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.417  8244.788    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[11]/C
                         clock pessimism              0.000  8244.788    
                         clock uncertainty           -0.932  8243.855    
    SLICE_X28Y74         FDRE (Setup_fdre_C_CE)      -0.205  8243.650    highDuration_reg[11]
  -------------------------------------------------------------------
                         required time                       8243.651    
                         arrival time                       -8248.005    
  -------------------------------------------------------------------
                         slack                                 -4.353    

Slack (VIOLATED) :        -4.353ns  (required time - arrival time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            highDuration_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.249ns  (sys_clk_pin rise@8240.000ns - clk_8192KHz_clk_wiz_0 fall@8239.751ns)
  Data Path Delay:        3.298ns  (logic 0.648ns (19.650%)  route 2.650ns (80.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 8244.788 - 8240.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 8244.707 - 8239.751 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   8239.751  8239.751 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  8239.751 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577  8241.328    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  8241.416 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  8243.077    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8243.173 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.533  8244.706    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.524  8245.230 r  outputReg_reg[0]/Q
                         net (fo=6, routed)           1.237  8246.467    ck_io_OBUF[2]
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.124  8246.591 r  highDuration[15]_i_1/O
                         net (fo=16, routed)          1.413  8248.004    highDuration[15]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   8240.000  8240.000 r  
    E3                                                0.000  8240.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  8240.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  8241.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  8243.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  8243.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.417  8244.788    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  highDuration_reg[13]/C
                         clock pessimism              0.000  8244.788    
                         clock uncertainty           -0.932  8243.855    
    SLICE_X28Y74         FDRE (Setup_fdre_C_CE)      -0.205  8243.650    highDuration_reg[13]
  -------------------------------------------------------------------
                         required time                       8243.651    
                         arrival time                       -8248.005    
  -------------------------------------------------------------------
                         slack                                 -4.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            Address_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.021ns  (sys_clk_pin rise@1770.000ns - clk_8192KHz_clk_wiz_0 fall@1770.021ns)
  Data Path Delay:        1.420ns  (logic 0.212ns (14.934%)  route 1.208ns (85.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns = ( 1771.970 - 1770.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 1771.681 - 1770.021 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551  1770.571    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050  1770.621 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486  1771.107    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1771.133 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.548  1771.681    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.167  1771.848 f  outputReg_reg[0]/Q
                         net (fo=6, routed)           1.208  1773.056    ck_io_OBUF[2]
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.045  1773.101 r  Address_in[0]_i_1/O
                         net (fo=1, routed)           0.000  1773.101    Address_in[0]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  Address_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1770.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1771.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1771.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.811  1771.970    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  Address_in_reg[0]/C
                         clock pessimism              0.000  1771.970    
                         clock uncertainty            0.932  1772.902    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.092  1772.994    Address_in_reg[0]
  -------------------------------------------------------------------
                         required time                      -1772.994    
                         arrival time                        1773.100    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            lowDuration_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.021ns  (sys_clk_pin rise@1770.000ns - clk_8192KHz_clk_wiz_0 fall@1770.021ns)
  Data Path Delay:        1.290ns  (logic 0.212ns (16.429%)  route 1.078ns (83.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 1771.971 - 1770.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 1771.681 - 1770.021 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551  1770.571    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050  1770.621 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486  1771.107    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1771.133 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.548  1771.681    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.167  1771.848 f  outputReg_reg[0]/Q
                         net (fo=6, routed)           0.546  1772.394    ck_io_OBUF[2]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.045  1772.439 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.533  1772.971    lowDuration[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  lowDuration_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1770.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1771.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1771.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.813  1771.971    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  lowDuration_reg[1]/C
                         clock pessimism              0.000  1771.971    
                         clock uncertainty            0.932  1772.903    
    SLICE_X28Y75         FDRE (Hold_fdre_C_CE)       -0.039  1772.864    lowDuration_reg[1]
  -------------------------------------------------------------------
                         required time                      -1772.864    
                         arrival time                        1772.971    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            lowDuration_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.021ns  (sys_clk_pin rise@1770.000ns - clk_8192KHz_clk_wiz_0 fall@1770.021ns)
  Data Path Delay:        1.290ns  (logic 0.212ns (16.429%)  route 1.078ns (83.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 1771.971 - 1770.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 1771.681 - 1770.021 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551  1770.571    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050  1770.621 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486  1771.107    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1771.133 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.548  1771.681    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.167  1771.848 f  outputReg_reg[0]/Q
                         net (fo=6, routed)           0.546  1772.394    ck_io_OBUF[2]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.045  1772.439 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.533  1772.971    lowDuration[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  lowDuration_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1770.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1771.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1771.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.813  1771.971    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  lowDuration_reg[2]/C
                         clock pessimism              0.000  1771.971    
                         clock uncertainty            0.932  1772.903    
    SLICE_X28Y75         FDRE (Hold_fdre_C_CE)       -0.039  1772.864    lowDuration_reg[2]
  -------------------------------------------------------------------
                         required time                      -1772.864    
                         arrival time                        1772.971    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            lowDuration_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.021ns  (sys_clk_pin rise@1770.000ns - clk_8192KHz_clk_wiz_0 fall@1770.021ns)
  Data Path Delay:        1.290ns  (logic 0.212ns (16.429%)  route 1.078ns (83.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 1771.971 - 1770.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 1771.681 - 1770.021 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551  1770.571    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050  1770.621 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486  1771.107    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1771.133 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.548  1771.681    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.167  1771.848 f  outputReg_reg[0]/Q
                         net (fo=6, routed)           0.546  1772.394    ck_io_OBUF[2]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.045  1772.439 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.533  1772.971    lowDuration[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  lowDuration_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1770.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1771.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1771.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.813  1771.971    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  lowDuration_reg[6]/C
                         clock pessimism              0.000  1771.971    
                         clock uncertainty            0.932  1772.903    
    SLICE_X28Y75         FDRE (Hold_fdre_C_CE)       -0.039  1772.864    lowDuration_reg[6]
  -------------------------------------------------------------------
                         required time                      -1772.864    
                         arrival time                        1772.971    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            lowDuration_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.021ns  (sys_clk_pin rise@1770.000ns - clk_8192KHz_clk_wiz_0 fall@1770.021ns)
  Data Path Delay:        1.290ns  (logic 0.212ns (16.429%)  route 1.078ns (83.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 1771.971 - 1770.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 1771.681 - 1770.021 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551  1770.571    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050  1770.621 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486  1771.107    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1771.133 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.548  1771.681    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.167  1771.848 f  outputReg_reg[0]/Q
                         net (fo=6, routed)           0.546  1772.394    ck_io_OBUF[2]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.045  1772.439 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.533  1772.971    lowDuration[15]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  lowDuration_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1770.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1771.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1771.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.813  1771.971    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  lowDuration_reg[8]/C
                         clock pessimism              0.000  1771.971    
                         clock uncertainty            0.932  1772.903    
    SLICE_X28Y75         FDRE (Hold_fdre_C_CE)       -0.039  1772.864    lowDuration_reg[8]
  -------------------------------------------------------------------
                         required time                      -1772.864    
                         arrival time                        1772.971    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            lowDuration_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.021ns  (sys_clk_pin rise@1770.000ns - clk_8192KHz_clk_wiz_0 fall@1770.021ns)
  Data Path Delay:        1.331ns  (logic 0.212ns (15.934%)  route 1.119ns (84.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 1771.971 - 1770.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 1771.681 - 1770.021 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551  1770.571    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050  1770.621 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486  1771.107    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1771.133 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.548  1771.681    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.167  1771.848 f  outputReg_reg[0]/Q
                         net (fo=6, routed)           0.546  1772.394    ck_io_OBUF[2]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.045  1772.439 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.573  1773.011    lowDuration[15]_i_1_n_0
    SLICE_X31Y76         FDRE                                         r  lowDuration_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1770.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1771.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1771.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.812  1771.971    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  lowDuration_reg[0]/C
                         clock pessimism              0.000  1771.971    
                         clock uncertainty            0.932  1772.903    
    SLICE_X31Y76         FDRE (Hold_fdre_C_CE)       -0.039  1772.864    lowDuration_reg[0]
  -------------------------------------------------------------------
                         required time                      -1772.864    
                         arrival time                        1773.011    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            lowDuration_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.021ns  (sys_clk_pin rise@1770.000ns - clk_8192KHz_clk_wiz_0 fall@1770.021ns)
  Data Path Delay:        1.331ns  (logic 0.212ns (15.934%)  route 1.119ns (84.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 1771.971 - 1770.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 1771.681 - 1770.021 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551  1770.571    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050  1770.621 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486  1771.107    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1771.133 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.548  1771.681    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.167  1771.848 f  outputReg_reg[0]/Q
                         net (fo=6, routed)           0.546  1772.394    ck_io_OBUF[2]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.045  1772.439 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.573  1773.011    lowDuration[15]_i_1_n_0
    SLICE_X31Y76         FDRE                                         r  lowDuration_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1770.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1771.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1771.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.812  1771.971    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  lowDuration_reg[11]/C
                         clock pessimism              0.000  1771.971    
                         clock uncertainty            0.932  1772.903    
    SLICE_X31Y76         FDRE (Hold_fdre_C_CE)       -0.039  1772.864    lowDuration_reg[11]
  -------------------------------------------------------------------
                         required time                      -1772.864    
                         arrival time                        1773.011    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            lowDuration_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.021ns  (sys_clk_pin rise@1770.000ns - clk_8192KHz_clk_wiz_0 fall@1770.021ns)
  Data Path Delay:        1.331ns  (logic 0.212ns (15.934%)  route 1.119ns (84.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 1771.971 - 1770.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 1771.681 - 1770.021 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551  1770.571    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050  1770.621 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486  1771.107    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1771.133 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.548  1771.681    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.167  1771.848 f  outputReg_reg[0]/Q
                         net (fo=6, routed)           0.546  1772.394    ck_io_OBUF[2]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.045  1772.439 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.573  1773.011    lowDuration[15]_i_1_n_0
    SLICE_X31Y76         FDRE                                         r  lowDuration_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1770.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1771.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1771.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.812  1771.971    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  lowDuration_reg[5]/C
                         clock pessimism              0.000  1771.971    
                         clock uncertainty            0.932  1772.903    
    SLICE_X31Y76         FDRE (Hold_fdre_C_CE)       -0.039  1772.864    lowDuration_reg[5]
  -------------------------------------------------------------------
                         required time                      -1772.864    
                         arrival time                        1773.011    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            lowDuration_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.021ns  (sys_clk_pin rise@1770.000ns - clk_8192KHz_clk_wiz_0 fall@1770.021ns)
  Data Path Delay:        1.334ns  (logic 0.212ns (15.889%)  route 1.122ns (84.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 1771.972 - 1770.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 1771.681 - 1770.021 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551  1770.571    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050  1770.621 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486  1771.107    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1771.133 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.548  1771.681    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.167  1771.848 f  outputReg_reg[0]/Q
                         net (fo=6, routed)           0.546  1772.394    ck_io_OBUF[2]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.045  1772.439 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.577  1773.015    lowDuration[15]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  lowDuration_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1770.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1771.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1771.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.814  1771.972    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  lowDuration_reg[10]/C
                         clock pessimism              0.000  1771.972    
                         clock uncertainty            0.932  1772.904    
    SLICE_X28Y76         FDRE (Hold_fdre_C_CE)       -0.039  1772.865    lowDuration_reg[10]
  -------------------------------------------------------------------
                         required time                      -1772.865    
                         arrival time                        1773.015    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 outputReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_8192KHz_clk_wiz_0  {rise@0.000ns fall@61.035ns period=122.070ns})
  Destination:            lowDuration_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.021ns  (sys_clk_pin rise@1770.000ns - clk_8192KHz_clk_wiz_0 fall@1770.021ns)
  Data Path Delay:        1.334ns  (logic 0.212ns (15.889%)  route 1.122ns (84.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 1771.972 - 1770.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 1771.681 - 1770.021 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.932ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.618ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8192KHz_clk_wiz_0 fall edge)
                                                   1770.021  1770.021 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1770.021 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551  1770.571    CLK_8192KHz/inst/sys_clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050  1770.621 f  CLK_8192KHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486  1771.107    CLK_8192KHz/inst/clk_8192KHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1771.133 f  CLK_8192KHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.548  1771.681    ck_io_OBUF[0]
    SLICE_X30Y75         FDRE                                         r  outputReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.167  1771.848 f  outputReg_reg[0]/Q
                         net (fo=6, routed)           0.546  1772.394    ck_io_OBUF[2]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.045  1772.439 r  lowDuration[15]_i_1/O
                         net (fo=16, routed)          0.577  1773.015    lowDuration[15]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  lowDuration_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1770.000  1770.000 r  
    E3                                                0.000  1770.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1770.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1770.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1771.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1771.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.814  1771.972    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  lowDuration_reg[14]/C
                         clock pessimism              0.000  1771.972    
                         clock uncertainty            0.932  1772.904    
    SLICE_X28Y76         FDRE (Hold_fdre_C_CE)       -0.039  1772.865    lowDuration_reg[14]
  -------------------------------------------------------------------
                         required time                      -1772.865    
                         arrival time                        1773.015    
  -------------------------------------------------------------------
                         slack                                  0.150    





