
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011b50  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000908  08011ce0  08011ce0  00012ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080125e8  080125e8  00014080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080125e8  080125e8  000135e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080125f0  080125f0  00014080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080125f0  080125f0  000135f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080125f4  080125f4  000135f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  080125f8  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004fb4  20000080  08012678  00014080  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20005034  08012678  00015034  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000238e6  00000000  00000000  000140b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006002  00000000  00000000  00037996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002080  00000000  00000000  0003d998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018ab  00000000  00000000  0003fa18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af33  00000000  00000000  000412c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002bbee  00000000  00000000  0006c1f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb67f  00000000  00000000  00097de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00193463  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008dcc  00000000  00000000  001934a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0019c274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011cc8 	.word	0x08011cc8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08011cc8 	.word	0x08011cc8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	4611      	mov	r1, r2
 8000648:	461a      	mov	r2, r3
 800064a:	460b      	mov	r3, r1
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	4613      	mov	r3, r2
 8000650:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d011      	beq.n	800067c <has_header_tail+0x40>
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d90e      	bls.n	800067c <has_header_tail+0x40>
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	79fa      	ldrb	r2, [r7, #7]
 8000664:	429a      	cmp	r2, r3
 8000666:	d109      	bne.n	800067c <has_header_tail+0x40>
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	3b01      	subs	r3, #1
 800066c:	68fa      	ldr	r2, [r7, #12]
 800066e:	4413      	add	r3, r2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	79ba      	ldrb	r2, [r7, #6]
 8000674:	429a      	cmp	r2, r3
 8000676:	d101      	bne.n	800067c <has_header_tail+0x40>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <has_header_tail+0x42>
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	3714      	adds	r7, #20
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr

0800068a <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 800068a:	b580      	push	{r7, lr}
 800068c:	b084      	sub	sp, #16
 800068e:	af00      	add	r7, sp, #0
 8000690:	60f8      	str	r0, [r7, #12]
 8000692:	60b9      	str	r1, [r7, #8]
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	4613      	mov	r3, r2
 8000698:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d003      	beq.n	80006a8 <frame_expect_req+0x1e>
 80006a0:	68ba      	ldr	r2, [r7, #8]
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d202      	bcs.n	80006ae <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80006a8:	f04f 33ff 	mov.w	r3, #4294967295
 80006ac:	e012      	b.n	80006d4 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80006ae:	2355      	movs	r3, #85	@ 0x55
 80006b0:	22aa      	movs	r2, #170	@ 0xaa
 80006b2:	68b9      	ldr	r1, [r7, #8]
 80006b4:	68f8      	ldr	r0, [r7, #12]
 80006b6:	f7ff ffc1 	bl	800063c <has_header_tail>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d005      	beq.n	80006cc <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	3301      	adds	r3, #1
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	79fa      	ldrb	r2, [r7, #7]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d002      	beq.n	80006d2 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80006cc:	f06f 0301 	mvn.w	r3, #1
 80006d0:	e000      	b.n	80006d4 <frame_expect_req+0x4a>
	return PROTO_OK;
 80006d2:	2300      	movs	r3, #0
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <encoder_status_req_decoder>:
#include "Protocol/Requests/encoder_status_request.h"

int encoder_status_req_decoder(const uint8_t *raw, uint32_t len, encoder_status_req_t *out) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d002      	beq.n	80006f4 <encoder_status_req_decoder+0x18>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d102      	bne.n	80006fa <encoder_status_req_decoder+0x1e>
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	e011      	b.n	800071e <encoder_status_req_decoder+0x42>
    int st = frame_expect_req(raw, len, REQ_ENCODER_STATUS, 4);
 80006fa:	2304      	movs	r3, #4
 80006fc:	2225      	movs	r2, #37	@ 0x25
 80006fe:	68b9      	ldr	r1, [r7, #8]
 8000700:	68f8      	ldr	r0, [r7, #12]
 8000702:	f7ff ffc2 	bl	800068a <frame_expect_req>
 8000706:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <encoder_status_req_decoder+0x36>
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	e005      	b.n	800071e <encoder_status_req_decoder+0x42>
    out->frameId = raw[2];
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	3302      	adds	r3, #2
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	701a      	strb	r2, [r3, #0]
    return PROTO_OK;
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3718      	adds	r7, #24
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000726:	b480      	push	{r7}
 8000728:	b085      	sub	sp, #20
 800072a:	af00      	add	r7, sp, #0
 800072c:	60f8      	str	r0, [r7, #12]
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	4611      	mov	r1, r2
 8000732:	461a      	mov	r2, r3
 8000734:	460b      	mov	r3, r1
 8000736:	71fb      	strb	r3, [r7, #7]
 8000738:	4613      	mov	r3, r2
 800073a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d011      	beq.n	8000766 <has_header_tail+0x40>
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d90e      	bls.n	8000766 <has_header_tail+0x40>
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	79fa      	ldrb	r2, [r7, #7]
 800074e:	429a      	cmp	r2, r3
 8000750:	d109      	bne.n	8000766 <has_header_tail+0x40>
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	3b01      	subs	r3, #1
 8000756:	68fa      	ldr	r2, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	79ba      	ldrb	r2, [r7, #6]
 800075e:	429a      	cmp	r2, r3
 8000760:	d101      	bne.n	8000766 <has_header_tail+0x40>
 8000762:	2301      	movs	r3, #1
 8000764:	e000      	b.n	8000768 <has_header_tail+0x42>
 8000766:	2300      	movs	r3, #0
}
 8000768:	4618      	mov	r0, r3
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b21b      	sxth	r3, r3
 8000782:	021b      	lsls	r3, r3, #8
 8000784:	b21a      	sxth	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	3301      	adds	r3, #1
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b21b      	sxth	r3, r3
 800078e:	4313      	orrs	r3, r2
 8000790:	b21b      	sxth	r3, r3
 8000792:	b29b      	uxth	r3, r3
}
 8000794:	4618      	mov	r0, r3
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	4613      	mov	r3, r2
 80007ae:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <frame_expect_req+0x1e>
 80007b6:	68ba      	ldr	r2, [r7, #8]
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d202      	bcs.n	80007c4 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80007be:	f04f 33ff 	mov.w	r3, #4294967295
 80007c2:	e012      	b.n	80007ea <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80007c4:	2355      	movs	r3, #85	@ 0x55
 80007c6:	22aa      	movs	r2, #170	@ 0xaa
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	68f8      	ldr	r0, [r7, #12]
 80007cc:	f7ff ffab 	bl	8000726 <has_header_tail>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d005      	beq.n	80007e2 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	3301      	adds	r3, #1
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	79fa      	ldrb	r2, [r7, #7]
 80007de:	429a      	cmp	r2, r3
 80007e0:	d002      	beq.n	80007e8 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80007e2:	f06f 0301 	mvn.w	r3, #1
 80007e6:	e000      	b.n	80007ea <frame_expect_req+0x4a>
	return PROTO_OK;
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	60b9      	str	r1, [r7, #8]
 80007fc:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d002      	beq.n	800080a <led_ctrl_req_decoder+0x18>
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d102      	bne.n	8000810 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
 800080e:	e02a      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	2b2a      	cmp	r3, #42	@ 0x2a
 8000814:	d902      	bls.n	800081c <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 8000816:	f06f 0303 	mvn.w	r3, #3
 800081a:	e024      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 800081c:	2309      	movs	r3, #9
 800081e:	2207      	movs	r2, #7
 8000820:	68b9      	ldr	r1, [r7, #8]
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f7ff ffbc 	bl	80007a0 <frame_expect_req>
 8000828:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <led_ctrl_req_decoder+0x42>
        return st;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	e018      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3302      	adds	r3, #2
 8000838:	781a      	ldrb	r2, [r3, #0]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	3303      	adds	r3, #3
 8000842:	781a      	ldrb	r2, [r3, #0]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	3304      	adds	r3, #4
 800084c:	781a      	ldrb	r2, [r3, #0]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	3305      	adds	r3, #5
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ff8c 	bl	8000774 <be16_read>
 800085c:	4603      	mov	r3, r0
 800085e:	461a      	mov	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 8000864:	2300      	movs	r3, #0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800086e:	b480      	push	{r7}
 8000870:	b085      	sub	sp, #20
 8000872:	af00      	add	r7, sp, #0
 8000874:	60f8      	str	r0, [r7, #12]
 8000876:	60b9      	str	r1, [r7, #8]
 8000878:	4611      	mov	r1, r2
 800087a:	461a      	mov	r2, r3
 800087c:	460b      	mov	r3, r1
 800087e:	71fb      	strb	r3, [r7, #7]
 8000880:	4613      	mov	r3, r2
 8000882:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d011      	beq.n	80008ae <has_header_tail+0x40>
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d90e      	bls.n	80008ae <has_header_tail+0x40>
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	79fa      	ldrb	r2, [r7, #7]
 8000896:	429a      	cmp	r2, r3
 8000898:	d109      	bne.n	80008ae <has_header_tail+0x40>
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	3b01      	subs	r3, #1
 800089e:	68fa      	ldr	r2, [r7, #12]
 80008a0:	4413      	add	r3, r2
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	79ba      	ldrb	r2, [r7, #6]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d101      	bne.n	80008ae <has_header_tail+0x40>
 80008aa:	2301      	movs	r3, #1
 80008ac:	e000      	b.n	80008b0 <has_header_tail+0x42>
 80008ae:	2300      	movs	r3, #0
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3714      	adds	r7, #20
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	603b      	str	r3, [r7, #0]
 80008c8:	4613      	mov	r3, r2
 80008ca:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d003      	beq.n	80008da <frame_expect_req+0x1e>
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d202      	bcs.n	80008e0 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80008da:	f04f 33ff 	mov.w	r3, #4294967295
 80008de:	e012      	b.n	8000906 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80008e0:	2355      	movs	r3, #85	@ 0x55
 80008e2:	22aa      	movs	r2, #170	@ 0xaa
 80008e4:	68b9      	ldr	r1, [r7, #8]
 80008e6:	68f8      	ldr	r0, [r7, #12]
 80008e8:	f7ff ffc1 	bl	800086e <has_header_tail>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d005      	beq.n	80008fe <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	3301      	adds	r3, #1
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	79fa      	ldrb	r2, [r7, #7]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d002      	beq.n	8000904 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80008fe:	f06f 0301 	mvn.w	r3, #1
 8000902:	e000      	b.n	8000906 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000904:	2300      	movs	r3, #0
}
 8000906:	4618      	mov	r0, r3
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <move_end_req_decoder>:
#include "Protocol/Requests/move_end_request.h"

int move_end_req_decoder(const uint8_t *raw, uint32_t len, move_end_req_t *out) {
 800090e:	b580      	push	{r7, lr}
 8000910:	b086      	sub	sp, #24
 8000912:	af00      	add	r7, sp, #0
 8000914:	60f8      	str	r0, [r7, #12]
 8000916:	60b9      	str	r1, [r7, #8]
 8000918:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d002      	beq.n	8000926 <move_end_req_decoder+0x18>
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d102      	bne.n	800092c <move_end_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000926:	f04f 33ff 	mov.w	r3, #4294967295
 800092a:	e011      	b.n	8000950 <move_end_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_END, 4);
 800092c:	2304      	movs	r3, #4
 800092e:	2206      	movs	r2, #6
 8000930:	68b9      	ldr	r1, [r7, #8]
 8000932:	68f8      	ldr	r0, [r7, #12]
 8000934:	f7ff ffc2 	bl	80008bc <frame_expect_req>
 8000938:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <move_end_req_decoder+0x36>
		return st;
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	e005      	b.n	8000950 <move_end_req_decoder+0x42>
	out->frameId = raw[2];
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	3302      	adds	r3, #2
 8000948:	781a      	ldrb	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 800094e:	2300      	movs	r3, #0
}
 8000950:	4618      	mov	r0, r3
 8000952:	3718      	adds	r7, #24
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	4611      	mov	r1, r2
 8000964:	461a      	mov	r2, r3
 8000966:	460b      	mov	r3, r1
 8000968:	71fb      	strb	r3, [r7, #7]
 800096a:	4613      	mov	r3, r2
 800096c:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d011      	beq.n	8000998 <has_header_tail+0x40>
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	2b01      	cmp	r3, #1
 8000978:	d90e      	bls.n	8000998 <has_header_tail+0x40>
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	79fa      	ldrb	r2, [r7, #7]
 8000980:	429a      	cmp	r2, r3
 8000982:	d109      	bne.n	8000998 <has_header_tail+0x40>
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	3b01      	subs	r3, #1
 8000988:	68fa      	ldr	r2, [r7, #12]
 800098a:	4413      	add	r3, r2
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	79ba      	ldrb	r2, [r7, #6]
 8000990:	429a      	cmp	r2, r3
 8000992:	d101      	bne.n	8000998 <has_header_tail+0x40>
 8000994:	2301      	movs	r3, #1
 8000996:	e000      	b.n	800099a <has_header_tail+0x42>
 8000998:	2300      	movs	r3, #0
}
 800099a:	4618      	mov	r0, r3
 800099c:	3714      	adds	r7, #20
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr

080009a6 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 80009a6:	b480      	push	{r7}
 80009a8:	b083      	sub	sp, #12
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b21b      	sxth	r3, r3
 80009b4:	021b      	lsls	r3, r3, #8
 80009b6:	b21a      	sxth	r2, r3
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	3301      	adds	r3, #1
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	b21b      	sxth	r3, r3
 80009c0:	4313      	orrs	r3, r2
 80009c2:	b21b      	sxth	r3, r3
 80009c4:	b29b      	uxth	r3, r3
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	370c      	adds	r7, #12
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr

080009d2 <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 80009d2:	b480      	push	{r7}
 80009d4:	b083      	sub	sp, #12
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	061a      	lsls	r2, r3, #24
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3301      	adds	r3, #1
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	041b      	lsls	r3, r3, #16
 80009e8:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3302      	adds	r3, #2
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	021b      	lsls	r3, r3, #8
 80009f2:	4313      	orrs	r3, r2
 80009f4:	687a      	ldr	r2, [r7, #4]
 80009f6:	3203      	adds	r2, #3
 80009f8:	7812      	ldrb	r2, [r2, #0]
 80009fa:	4313      	orrs	r3, r2
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	603b      	str	r3, [r7, #0]
 8000a14:	4613      	mov	r3, r2
 8000a16:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d003      	beq.n	8000a26 <frame_expect_req+0x1e>
 8000a1e:	68ba      	ldr	r2, [r7, #8]
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	429a      	cmp	r2, r3
 8000a24:	d202      	bcs.n	8000a2c <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295
 8000a2a:	e012      	b.n	8000a52 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000a2c:	2355      	movs	r3, #85	@ 0x55
 8000a2e:	22aa      	movs	r2, #170	@ 0xaa
 8000a30:	68b9      	ldr	r1, [r7, #8]
 8000a32:	68f8      	ldr	r0, [r7, #12]
 8000a34:	f7ff ff90 	bl	8000958 <has_header_tail>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d005      	beq.n	8000a4a <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	3301      	adds	r3, #1
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	79fa      	ldrb	r2, [r7, #7]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	d002      	beq.n	8000a50 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000a4a:	f06f 0301 	mvn.w	r3, #1
 8000a4e:	e000      	b.n	8000a52 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3710      	adds	r7, #16
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <move_queue_add_req_decoder>:
#include "Protocol/Requests/move_queue_add_request.h"

int move_queue_add_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_add_req_t *out) {
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b086      	sub	sp, #24
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	60f8      	str	r0, [r7, #12]
 8000a62:	60b9      	str	r1, [r7, #8]
 8000a64:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d002      	beq.n	8000a72 <move_queue_add_req_decoder+0x18>
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d102      	bne.n	8000a78 <move_queue_add_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000a72:	f04f 33ff 	mov.w	r3, #4294967295
 8000a76:	e09a      	b.n	8000bae <move_queue_add_req_decoder+0x154>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_ADD, 42);
 8000a78:	232a      	movs	r3, #42	@ 0x2a
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	68b9      	ldr	r1, [r7, #8]
 8000a7e:	68f8      	ldr	r0, [r7, #12]
 8000a80:	f7ff ffc2 	bl	8000a08 <frame_expect_req>
 8000a84:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <move_queue_add_req_decoder+0x36>
		return st;
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	e08e      	b.n	8000bae <move_queue_add_req_decoder+0x154>
	out->frameId = raw[2];
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	3302      	adds	r3, #2
 8000a94:	781a      	ldrb	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	701a      	strb	r2, [r3, #0]
	out->dirMask = raw[3];
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3303      	adds	r3, #3
 8000a9e:	781a      	ldrb	r2, [r3, #0]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	705a      	strb	r2, [r3, #1]
	out->vx = be16_read(&raw[4]);
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	3304      	adds	r3, #4
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff7c 	bl	80009a6 <be16_read>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	805a      	strh	r2, [r3, #2]
	out->sx = be32_read(&raw[6]);
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	3306      	adds	r3, #6
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff ff89 	bl	80009d2 <be32_read>
 8000ac0:	4602      	mov	r2, r0
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	605a      	str	r2, [r3, #4]
	out->vy = be16_read(&raw[10]);
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	330a      	adds	r3, #10
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff ff6b 	bl	80009a6 <be16_read>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	811a      	strh	r2, [r3, #8]
	out->sy = be32_read(&raw[12]);
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	330c      	adds	r3, #12
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff ff78 	bl	80009d2 <be32_read>
 8000ae2:	4602      	mov	r2, r0
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	60da      	str	r2, [r3, #12]
	out->vz = be16_read(&raw[16]);
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	3310      	adds	r3, #16
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff ff5a 	bl	80009a6 <be16_read>
 8000af2:	4603      	mov	r3, r0
 8000af4:	461a      	mov	r2, r3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	821a      	strh	r2, [r3, #16]
	out->sz = be32_read(&raw[18]);
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	3312      	adds	r3, #18
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff ff67 	bl	80009d2 <be32_read>
 8000b04:	4602      	mov	r2, r0
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	615a      	str	r2, [r3, #20]
	out->kp_x = be16_read(&raw[22]);
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	3316      	adds	r3, #22
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff ff49 	bl	80009a6 <be16_read>
 8000b14:	4603      	mov	r3, r0
 8000b16:	461a      	mov	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	831a      	strh	r2, [r3, #24]
	out->ki_x = be16_read(&raw[24]);
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	3318      	adds	r3, #24
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff ff40 	bl	80009a6 <be16_read>
 8000b26:	4603      	mov	r3, r0
 8000b28:	461a      	mov	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	835a      	strh	r2, [r3, #26]
	out->kd_x = be16_read(&raw[26]);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	331a      	adds	r3, #26
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff ff37 	bl	80009a6 <be16_read>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	839a      	strh	r2, [r3, #28]
	out->kp_y = be16_read(&raw[28]);
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	331c      	adds	r3, #28
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff ff2e 	bl	80009a6 <be16_read>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	83da      	strh	r2, [r3, #30]
	out->ki_y = be16_read(&raw[30]);
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	331e      	adds	r3, #30
 8000b56:	4618      	mov	r0, r3
 8000b58:	f7ff ff25 	bl	80009a6 <be16_read>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	461a      	mov	r2, r3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	841a      	strh	r2, [r3, #32]
	out->kd_y = be16_read(&raw[32]);
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	3320      	adds	r3, #32
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff ff1c 	bl	80009a6 <be16_read>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	461a      	mov	r2, r3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	845a      	strh	r2, [r3, #34]	@ 0x22
	out->kp_z = be16_read(&raw[34]);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	3322      	adds	r3, #34	@ 0x22
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff ff13 	bl	80009a6 <be16_read>
 8000b80:	4603      	mov	r3, r0
 8000b82:	461a      	mov	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	849a      	strh	r2, [r3, #36]	@ 0x24
	out->ki_z = be16_read(&raw[36]);
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	3324      	adds	r3, #36	@ 0x24
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f7ff ff0a 	bl	80009a6 <be16_read>
 8000b92:	4603      	mov	r3, r0
 8000b94:	461a      	mov	r2, r3
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	84da      	strh	r2, [r3, #38]	@ 0x26
	out->kd_z = be16_read(&raw[38]);
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	3326      	adds	r3, #38	@ 0x26
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff ff01 	bl	80009a6 <be16_read>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	851a      	strh	r2, [r3, #40]	@ 0x28
	return PROTO_OK;
 8000bac:	2300      	movs	r3, #0
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3718      	adds	r7, #24
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000bb6:	b480      	push	{r7}
 8000bb8:	b085      	sub	sp, #20
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	4611      	mov	r1, r2
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	71fb      	strb	r3, [r7, #7]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d011      	beq.n	8000bf6 <has_header_tail+0x40>
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d90e      	bls.n	8000bf6 <has_header_tail+0x40>
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	79fa      	ldrb	r2, [r7, #7]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d109      	bne.n	8000bf6 <has_header_tail+0x40>
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	3b01      	subs	r3, #1
 8000be6:	68fa      	ldr	r2, [r7, #12]
 8000be8:	4413      	add	r3, r2
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	79ba      	ldrb	r2, [r7, #6]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d101      	bne.n	8000bf6 <has_header_tail+0x40>
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	e000      	b.n	8000bf8 <has_header_tail+0x42>
 8000bf6:	2300      	movs	r3, #0
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3714      	adds	r7, #20
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr

08000c04 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	4613      	mov	r3, r2
 8000c12:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d003      	beq.n	8000c22 <frame_expect_req+0x1e>
 8000c1a:	68ba      	ldr	r2, [r7, #8]
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d202      	bcs.n	8000c28 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295
 8000c26:	e012      	b.n	8000c4e <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000c28:	2355      	movs	r3, #85	@ 0x55
 8000c2a:	22aa      	movs	r2, #170	@ 0xaa
 8000c2c:	68b9      	ldr	r1, [r7, #8]
 8000c2e:	68f8      	ldr	r0, [r7, #12]
 8000c30:	f7ff ffc1 	bl	8000bb6 <has_header_tail>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d005      	beq.n	8000c46 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	79fa      	ldrb	r2, [r7, #7]
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d002      	beq.n	8000c4c <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000c46:	f06f 0301 	mvn.w	r3, #1
 8000c4a:	e000      	b.n	8000c4e <frame_expect_req+0x4a>
	return PROTO_OK;
 8000c4c:	2300      	movs	r3, #0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <move_queue_status_req_decoder>:
#include "Protocol/Requests/move_queue_status_request.h"

int move_queue_status_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_status_req_t *out) {
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b086      	sub	sp, #24
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	60f8      	str	r0, [r7, #12]
 8000c5e:	60b9      	str	r1, [r7, #8]
 8000c60:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d002      	beq.n	8000c6e <move_queue_status_req_decoder+0x18>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d102      	bne.n	8000c74 <move_queue_status_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c72:	e011      	b.n	8000c98 <move_queue_status_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_STATUS, 4);
 8000c74:	2304      	movs	r3, #4
 8000c76:	2202      	movs	r2, #2
 8000c78:	68b9      	ldr	r1, [r7, #8]
 8000c7a:	68f8      	ldr	r0, [r7, #12]
 8000c7c:	f7ff ffc2 	bl	8000c04 <frame_expect_req>
 8000c80:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <move_queue_status_req_decoder+0x36>
		return st;
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	e005      	b.n	8000c98 <move_queue_status_req_decoder+0x42>
	out->frameId = raw[2];
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	3302      	adds	r3, #2
 8000c90:	781a      	ldrb	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000c96:	2300      	movs	r3, #0
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	4611      	mov	r1, r2
 8000cac:	461a      	mov	r2, r3
 8000cae:	460b      	mov	r3, r1
 8000cb0:	71fb      	strb	r3, [r7, #7]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d011      	beq.n	8000ce0 <has_header_tail+0x40>
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d90e      	bls.n	8000ce0 <has_header_tail+0x40>
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	79fa      	ldrb	r2, [r7, #7]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d109      	bne.n	8000ce0 <has_header_tail+0x40>
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	68fa      	ldr	r2, [r7, #12]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	79ba      	ldrb	r2, [r7, #6]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d101      	bne.n	8000ce0 <has_header_tail+0x40>
 8000cdc:	2301      	movs	r3, #1
 8000cde:	e000      	b.n	8000ce2 <has_header_tail+0x42>
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b084      	sub	sp, #16
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	60f8      	str	r0, [r7, #12]
 8000cf6:	60b9      	str	r1, [r7, #8]
 8000cf8:	603b      	str	r3, [r7, #0]
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d003      	beq.n	8000d0c <frame_expect_req+0x1e>
 8000d04:	68ba      	ldr	r2, [r7, #8]
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d202      	bcs.n	8000d12 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d10:	e012      	b.n	8000d38 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000d12:	2355      	movs	r3, #85	@ 0x55
 8000d14:	22aa      	movs	r2, #170	@ 0xaa
 8000d16:	68b9      	ldr	r1, [r7, #8]
 8000d18:	68f8      	ldr	r0, [r7, #12]
 8000d1a:	f7ff ffc1 	bl	8000ca0 <has_header_tail>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d005      	beq.n	8000d30 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	3301      	adds	r3, #1
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	79fa      	ldrb	r2, [r7, #7]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d002      	beq.n	8000d36 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000d30:	f06f 0301 	mvn.w	r3, #1
 8000d34:	e000      	b.n	8000d38 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000d36:	2300      	movs	r3, #0
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <set_microsteps_axes_req_decoder>:
#include "Protocol/Requests/set_microsteps_axes_request.h"

int set_microsteps_axes_req_decoder(const uint8_t *raw, uint32_t len,
                                    set_microsteps_axes_req_t *out) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d002      	beq.n	8000d58 <set_microsteps_axes_req_decoder+0x18>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d102      	bne.n	8000d5e <set_microsteps_axes_req_decoder+0x1e>
 8000d58:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5c:	e020      	b.n	8000da0 <set_microsteps_axes_req_decoder+0x60>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS_AX, 7);
 8000d5e:	2307      	movs	r3, #7
 8000d60:	2227      	movs	r2, #39	@ 0x27
 8000d62:	68b9      	ldr	r1, [r7, #8]
 8000d64:	68f8      	ldr	r0, [r7, #12]
 8000d66:	f7ff ffc2 	bl	8000cee <frame_expect_req>
 8000d6a:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <set_microsteps_axes_req_decoder+0x36>
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	e014      	b.n	8000da0 <set_microsteps_axes_req_decoder+0x60>
    out->frameId = raw[2];
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	3302      	adds	r3, #2
 8000d7a:	781a      	ldrb	r2, [r3, #0]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	701a      	strb	r2, [r3, #0]
    out->ms_x = raw[3];
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	3303      	adds	r3, #3
 8000d84:	781a      	ldrb	r2, [r3, #0]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	705a      	strb	r2, [r3, #1]
    out->ms_y = raw[4];
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	3304      	adds	r3, #4
 8000d8e:	781a      	ldrb	r2, [r3, #0]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	709a      	strb	r2, [r3, #2]
    out->ms_z = raw[5];
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	3305      	adds	r3, #5
 8000d98:	781a      	ldrb	r2, [r3, #0]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	70da      	strb	r2, [r3, #3]
    return PROTO_OK;
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3718      	adds	r7, #24
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000da8:	b480      	push	{r7}
 8000daa:	b085      	sub	sp, #20
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	4611      	mov	r1, r2
 8000db4:	461a      	mov	r2, r3
 8000db6:	460b      	mov	r3, r1
 8000db8:	71fb      	strb	r3, [r7, #7]
 8000dba:	4613      	mov	r3, r2
 8000dbc:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d011      	beq.n	8000de8 <has_header_tail+0x40>
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d90e      	bls.n	8000de8 <has_header_tail+0x40>
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	79fa      	ldrb	r2, [r7, #7]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d109      	bne.n	8000de8 <has_header_tail+0x40>
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	3b01      	subs	r3, #1
 8000dd8:	68fa      	ldr	r2, [r7, #12]
 8000dda:	4413      	add	r3, r2
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	79ba      	ldrb	r2, [r7, #6]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d101      	bne.n	8000de8 <has_header_tail+0x40>
 8000de4:	2301      	movs	r3, #1
 8000de6:	e000      	b.n	8000dea <has_header_tail+0x42>
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3714      	adds	r7, #20
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b084      	sub	sp, #16
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	60f8      	str	r0, [r7, #12]
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	603b      	str	r3, [r7, #0]
 8000e02:	4613      	mov	r3, r2
 8000e04:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d003      	beq.n	8000e14 <frame_expect_req+0x1e>
 8000e0c:	68ba      	ldr	r2, [r7, #8]
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d202      	bcs.n	8000e1a <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000e14:	f04f 33ff 	mov.w	r3, #4294967295
 8000e18:	e012      	b.n	8000e40 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000e1a:	2355      	movs	r3, #85	@ 0x55
 8000e1c:	22aa      	movs	r2, #170	@ 0xaa
 8000e1e:	68b9      	ldr	r1, [r7, #8]
 8000e20:	68f8      	ldr	r0, [r7, #12]
 8000e22:	f7ff ffc1 	bl	8000da8 <has_header_tail>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d005      	beq.n	8000e38 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	79fa      	ldrb	r2, [r7, #7]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d002      	beq.n	8000e3e <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000e38:	f06f 0301 	mvn.w	r3, #1
 8000e3c:	e000      	b.n	8000e40 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000e3e:	2300      	movs	r3, #0
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3710      	adds	r7, #16
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <set_microsteps_req_decoder>:
#include "Protocol/Requests/set_microsteps_request.h"

int set_microsteps_req_decoder(const uint8_t *raw, uint32_t len, set_microsteps_req_t *out) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d002      	beq.n	8000e60 <set_microsteps_req_decoder+0x18>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d102      	bne.n	8000e66 <set_microsteps_req_decoder+0x1e>
 8000e60:	f04f 33ff 	mov.w	r3, #4294967295
 8000e64:	e017      	b.n	8000e96 <set_microsteps_req_decoder+0x4e>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS, 5);
 8000e66:	2305      	movs	r3, #5
 8000e68:	2226      	movs	r2, #38	@ 0x26
 8000e6a:	68b9      	ldr	r1, [r7, #8]
 8000e6c:	68f8      	ldr	r0, [r7, #12]
 8000e6e:	f7ff ffc2 	bl	8000df6 <frame_expect_req>
 8000e72:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <set_microsteps_req_decoder+0x36>
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	e00b      	b.n	8000e96 <set_microsteps_req_decoder+0x4e>
    out->frameId = raw[2];
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	3302      	adds	r3, #2
 8000e82:	781a      	ldrb	r2, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	701a      	strb	r2, [r3, #0]
    out->microsteps = (uint16_t)raw[3];
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	3303      	adds	r3, #3
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	461a      	mov	r2, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	805a      	strh	r2, [r3, #2]
    return PROTO_OK;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3718      	adds	r7, #24
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000e9e:	b480      	push	{r7}
 8000ea0:	b085      	sub	sp, #20
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	60f8      	str	r0, [r7, #12]
 8000ea6:	60b9      	str	r1, [r7, #8]
 8000ea8:	4611      	mov	r1, r2
 8000eaa:	461a      	mov	r2, r3
 8000eac:	460b      	mov	r3, r1
 8000eae:	71fb      	strb	r3, [r7, #7]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d011      	beq.n	8000ede <has_header_tail+0x40>
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d90e      	bls.n	8000ede <has_header_tail+0x40>
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	79fa      	ldrb	r2, [r7, #7]
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	d109      	bne.n	8000ede <has_header_tail+0x40>
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	68fa      	ldr	r2, [r7, #12]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	79ba      	ldrb	r2, [r7, #6]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d101      	bne.n	8000ede <has_header_tail+0x40>
 8000eda:	2301      	movs	r3, #1
 8000edc:	e000      	b.n	8000ee0 <has_header_tail+0x42>
 8000ede:	2300      	movs	r3, #0
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	603b      	str	r3, [r7, #0]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d003      	beq.n	8000f0a <frame_expect_req+0x1e>
 8000f02:	68ba      	ldr	r2, [r7, #8]
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d202      	bcs.n	8000f10 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000f0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0e:	e012      	b.n	8000f36 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000f10:	2355      	movs	r3, #85	@ 0x55
 8000f12:	22aa      	movs	r2, #170	@ 0xaa
 8000f14:	68b9      	ldr	r1, [r7, #8]
 8000f16:	68f8      	ldr	r0, [r7, #12]
 8000f18:	f7ff ffc1 	bl	8000e9e <has_header_tail>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d005      	beq.n	8000f2e <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	3301      	adds	r3, #1
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	79fa      	ldrb	r2, [r7, #7]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d002      	beq.n	8000f34 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000f2e:	f06f 0301 	mvn.w	r3, #1
 8000f32:	e000      	b.n	8000f36 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <set_origin_req_decoder>:
#include "Protocol/Requests/set_origin_request.h"

int set_origin_req_decoder(const uint8_t *raw, uint32_t len, set_origin_req_t *out) {
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b086      	sub	sp, #24
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	60f8      	str	r0, [r7, #12]
 8000f46:	60b9      	str	r1, [r7, #8]
 8000f48:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d002      	beq.n	8000f56 <set_origin_req_decoder+0x18>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d102      	bne.n	8000f5c <set_origin_req_decoder+0x1e>
 8000f56:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5a:	e01e      	b.n	8000f9a <set_origin_req_decoder+0x5c>
    int st = frame_expect_req(raw, len, REQ_SET_ORIGIN, 6);
 8000f5c:	2306      	movs	r3, #6
 8000f5e:	2224      	movs	r2, #36	@ 0x24
 8000f60:	68b9      	ldr	r1, [r7, #8]
 8000f62:	68f8      	ldr	r0, [r7, #12]
 8000f64:	f7ff ffc2 	bl	8000eec <frame_expect_req>
 8000f68:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <set_origin_req_decoder+0x36>
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	e012      	b.n	8000f9a <set_origin_req_decoder+0x5c>
    out->frameId = raw[2];
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	3302      	adds	r3, #2
 8000f78:	781a      	ldrb	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	701a      	strb	r2, [r3, #0]
    out->mask = raw[3] & 0x07u;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	3303      	adds	r3, #3
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	f003 0307 	and.w	r3, r3, #7
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	705a      	strb	r2, [r3, #1]
    out->mode = raw[4];
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	3304      	adds	r3, #4
 8000f92:	781a      	ldrb	r2, [r3, #0]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	709a      	strb	r2, [r3, #2]
    return PROTO_OK;
 8000f98:	2300      	movs	r3, #0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3718      	adds	r7, #24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000fa2:	b480      	push	{r7}
 8000fa4:	b085      	sub	sp, #20
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	60f8      	str	r0, [r7, #12]
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	4611      	mov	r1, r2
 8000fae:	461a      	mov	r2, r3
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	71fb      	strb	r3, [r7, #7]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d011      	beq.n	8000fe2 <has_header_tail+0x40>
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d90e      	bls.n	8000fe2 <has_header_tail+0x40>
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	79fa      	ldrb	r2, [r7, #7]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d109      	bne.n	8000fe2 <has_header_tail+0x40>
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	3b01      	subs	r3, #1
 8000fd2:	68fa      	ldr	r2, [r7, #12]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	79ba      	ldrb	r2, [r7, #6]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d101      	bne.n	8000fe2 <has_header_tail+0x40>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e000      	b.n	8000fe4 <has_header_tail+0x42>
 8000fe2:	2300      	movs	r3, #0
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3714      	adds	r7, #20
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	603b      	str	r3, [r7, #0]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d003      	beq.n	800100e <frame_expect_req+0x1e>
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	429a      	cmp	r2, r3
 800100c:	d202      	bcs.n	8001014 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 800100e:	f04f 33ff 	mov.w	r3, #4294967295
 8001012:	e012      	b.n	800103a <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8001014:	2355      	movs	r3, #85	@ 0x55
 8001016:	22aa      	movs	r2, #170	@ 0xaa
 8001018:	68b9      	ldr	r1, [r7, #8]
 800101a:	68f8      	ldr	r0, [r7, #12]
 800101c:	f7ff ffc1 	bl	8000fa2 <has_header_tail>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d005      	beq.n	8001032 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	3301      	adds	r3, #1
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	79fa      	ldrb	r2, [r7, #7]
 800102e:	429a      	cmp	r2, r3
 8001030:	d002      	beq.n	8001038 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8001032:	f06f 0301 	mvn.w	r3, #1
 8001036:	e000      	b.n	800103a <frame_expect_req+0x4a>
	return PROTO_OK;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <start_move_req_decoder>:
#include "Protocol/Requests/start_move_request.h"

int start_move_req_decoder(const uint8_t *raw, uint32_t len,
		start_move_req_t *out) {
 8001042:	b580      	push	{r7, lr}
 8001044:	b086      	sub	sp, #24
 8001046:	af00      	add	r7, sp, #0
 8001048:	60f8      	str	r0, [r7, #12]
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d002      	beq.n	800105a <start_move_req_decoder+0x18>
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d102      	bne.n	8001060 <start_move_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 800105a:	f04f 33ff 	mov.w	r3, #4294967295
 800105e:	e011      	b.n	8001084 <start_move_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_START_MOVE, 4);
 8001060:	2304      	movs	r3, #4
 8001062:	2203      	movs	r2, #3
 8001064:	68b9      	ldr	r1, [r7, #8]
 8001066:	68f8      	ldr	r0, [r7, #12]
 8001068:	f7ff ffc2 	bl	8000ff0 <frame_expect_req>
 800106c:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <start_move_req_decoder+0x36>
		return st;
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	e005      	b.n	8001084 <start_move_req_decoder+0x42>
	out->frameId = raw[2];
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	3302      	adds	r3, #2
 800107c:	781a      	ldrb	r2, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8001082:	2300      	movs	r3, #0
}
 8001084:	4618      	mov	r0, r3
 8001086:	3718      	adds	r7, #24
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <be32_write>:
}
static inline void be16_write(uint8_t *p, uint16_t v) {
	p[0] = (uint8_t) (v >> 8);
	p[1] = (uint8_t) v;
}
static inline void be32_write(uint8_t *p, uint32_t v) {
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	0e1b      	lsrs	r3, r3, #24
 800109a:	b2da      	uxtb	r2, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	0c1a      	lsrs	r2, r3, #16
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3301      	adds	r3, #1
 80010a8:	b2d2      	uxtb	r2, r2
 80010aa:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	0a1a      	lsrs	r2, r3, #8
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	3302      	adds	r3, #2
 80010b4:	b2d2      	uxtb	r2, r2
 80010b6:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	3303      	adds	r3, #3
 80010bc:	683a      	ldr	r2, [r7, #0]
 80010be:	b2d2      	uxtb	r2, r2
 80010c0:	701a      	strb	r2, [r3, #0]
}
 80010c2:	bf00      	nop
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80010ce:	b480      	push	{r7}
 80010d0:	b083      	sub	sp, #12
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
 80010d6:	460b      	mov	r3, r1
 80010d8:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	22ab      	movs	r2, #171	@ 0xab
 80010de:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	3301      	adds	r3, #1
 80010e4:	78fa      	ldrb	r2, [r7, #3]
 80010e6:	701a      	strb	r2, [r3, #0]
}
 80010e8:	bf00      	nop
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	4413      	add	r3, r2
 8001104:	2254      	movs	r2, #84	@ 0x54
 8001106:	701a      	strb	r2, [r3, #0]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <encoder_status_resp_encoder>:
#include "Protocol/Responses/encoder_status_response.h"

int encoder_status_resp_encoder(const encoder_status_resp_t *in, uint8_t *raw, uint32_t len) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 20) return PROTO_ERR_ARG;
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d005      	beq.n	8001132 <encoder_status_resp_encoder+0x1e>
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d002      	beq.n	8001132 <encoder_status_resp_encoder+0x1e>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2b13      	cmp	r3, #19
 8001130:	d802      	bhi.n	8001138 <encoder_status_resp_encoder+0x24>
 8001132:	f04f 33ff 	mov.w	r3, #4294967295
 8001136:	e03b      	b.n	80011b0 <encoder_status_resp_encoder+0x9c>
    resp_init(raw, RESP_ENCODER_STATUS);
 8001138:	2125      	movs	r1, #37	@ 0x25
 800113a:	68b8      	ldr	r0, [r7, #8]
 800113c:	f7ff ffc7 	bl	80010ce <resp_init>
    raw[2] = in->frameId;
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	3302      	adds	r3, #2
 8001144:	68fa      	ldr	r2, [r7, #12]
 8001146:	7812      	ldrb	r2, [r2, #0]
 8001148:	701a      	strb	r2, [r3, #0]
    raw[3] = in->pidErrX;
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	3303      	adds	r3, #3
 800114e:	68fa      	ldr	r2, [r7, #12]
 8001150:	7852      	ldrb	r2, [r2, #1]
 8001152:	701a      	strb	r2, [r3, #0]
    raw[4] = in->pidErrY;
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	3304      	adds	r3, #4
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	7892      	ldrb	r2, [r2, #2]
 800115c:	701a      	strb	r2, [r3, #0]
    raw[5] = in->pidErrZ;
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	3305      	adds	r3, #5
 8001162:	68fa      	ldr	r2, [r7, #12]
 8001164:	78d2      	ldrb	r2, [r2, #3]
 8001166:	701a      	strb	r2, [r3, #0]
    raw[6] = in->delta;
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	3306      	adds	r3, #6
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	7912      	ldrb	r2, [r2, #4]
 8001170:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[7],  (uint32_t)in->absX);
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	1dda      	adds	r2, r3, #7
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	4619      	mov	r1, r3
 800117c:	4610      	mov	r0, r2
 800117e:	f7ff ff85 	bl	800108c <be32_write>
    be32_write(&raw[11], (uint32_t)in->absY);
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	f103 020b 	add.w	r2, r3, #11
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	4619      	mov	r1, r3
 800118e:	4610      	mov	r0, r2
 8001190:	f7ff ff7c 	bl	800108c <be32_write>
    be32_write(&raw[15], (uint32_t)in->absZ);
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	f103 020f 	add.w	r2, r3, #15
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	691b      	ldr	r3, [r3, #16]
 800119e:	4619      	mov	r1, r3
 80011a0:	4610      	mov	r0, r2
 80011a2:	f7ff ff73 	bl	800108c <be32_write>
    resp_set_tail(raw, 19);
 80011a6:	2113      	movs	r1, #19
 80011a8:	68b8      	ldr	r0, [r7, #8]
 80011aa:	f7ff ffa3 	bl	80010f4 <resp_set_tail>
    return PROTO_OK;
 80011ae:	2300      	movs	r3, #0
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <xor_reduce_bytes>:
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80011c6:	2300      	movs	r3, #0
 80011c8:	60bb      	str	r3, [r7, #8]
 80011ca:	e009      	b.n	80011e0 <xor_reduce_bytes+0x28>
		x ^= p[i];
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	4413      	add	r3, r2
 80011d2:	781a      	ldrb	r2, [r3, #0]
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	4053      	eors	r3, r2
 80011d8:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	3301      	adds	r3, #1
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	68ba      	ldr	r2, [r7, #8]
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d3f1      	bcc.n	80011cc <xor_reduce_bytes+0x14>
	return x;
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <set_parity_byte>:
		uint32_t parity_index) {
 80011f6:	b590      	push	{r4, r7, lr}
 80011f8:	b085      	sub	sp, #20
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	60f8      	str	r0, [r7, #12]
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
 8001202:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d102      	bne.n	8001210 <set_parity_byte+0x1a>
		return -1;
 800120a:	f04f 33ff 	mov.w	r3, #4294967295
 800120e:	e00b      	b.n	8001228 <set_parity_byte+0x32>
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	18d0      	adds	r0, r2, r3
 8001216:	68fa      	ldr	r2, [r7, #12]
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	18d4      	adds	r4, r2, r3
 800121c:	6879      	ldr	r1, [r7, #4]
 800121e:	f7ff ffcb 	bl	80011b8 <xor_reduce_bytes>
 8001222:	4603      	mov	r3, r0
 8001224:	7023      	strb	r3, [r4, #0]
	return 0;
 8001226:	2300      	movs	r3, #0
}
 8001228:	4618      	mov	r0, r3
 800122a:	3714      	adds	r7, #20
 800122c:	46bd      	mov	sp, r7
 800122e:	bd90      	pop	{r4, r7, pc}

08001230 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	460b      	mov	r3, r1
 800123a:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	22ab      	movs	r2, #171	@ 0xab
 8001240:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	3301      	adds	r3, #1
 8001246:	78fa      	ldrb	r2, [r7, #3]
 8001248:	701a      	strb	r2, [r3, #0]
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001256:	b480      	push	{r7}
 8001258:	b083      	sub	sp, #12
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
 800125e:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	4413      	add	r3, r2
 8001266:	2254      	movs	r2, #84	@ 0x54
 8001268:	701a      	strb	r2, [r3, #0]
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr

08001276 <parity_set_byte_1N>:
// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001276:	b580      	push	{r7, lr}
 8001278:	b084      	sub	sp, #16
 800127a:	af00      	add	r7, sp, #0
 800127c:	60f8      	str	r0, [r7, #12]
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
	return set_parity_byte(raw, 1, last_index, parity_index);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68ba      	ldr	r2, [r7, #8]
 8001286:	2101      	movs	r1, #1
 8001288:	68f8      	ldr	r0, [r7, #12]
 800128a:	f7ff ffb4 	bl	80011f6 <set_parity_byte>
 800128e:	4603      	mov	r3, r0
}
 8001290:	4618      	mov	r0, r3
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d005      	beq.n	80012b6 <led_ctrl_resp_encoder+0x1e>
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d002      	beq.n	80012b6 <led_ctrl_resp_encoder+0x1e>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b06      	cmp	r3, #6
 80012b4:	d802      	bhi.n	80012bc <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80012b6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ba:	e01c      	b.n	80012f6 <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 80012bc:	2107      	movs	r1, #7
 80012be:	68b8      	ldr	r0, [r7, #8]
 80012c0:	f7ff ffb6 	bl	8001230 <resp_init>
	raw[2] = in->frameId;
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	3302      	adds	r3, #2
 80012c8:	68fa      	ldr	r2, [r7, #12]
 80012ca:	7812      	ldrb	r2, [r2, #0]
 80012cc:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 80012ce:	68bb      	ldr	r3, [r7, #8]
 80012d0:	3303      	adds	r3, #3
 80012d2:	68fa      	ldr	r2, [r7, #12]
 80012d4:	7852      	ldrb	r2, [r2, #1]
 80012d6:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	3304      	adds	r3, #4
 80012dc:	68fa      	ldr	r2, [r7, #12]
 80012de:	7892      	ldrb	r2, [r2, #2]
 80012e0:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 80012e2:	2205      	movs	r2, #5
 80012e4:	2104      	movs	r1, #4
 80012e6:	68b8      	ldr	r0, [r7, #8]
 80012e8:	f7ff ffc5 	bl	8001276 <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 80012ec:	2106      	movs	r1, #6
 80012ee:	68b8      	ldr	r0, [r7, #8]
 80012f0:	f7ff ffb1 	bl	8001256 <resp_set_tail>
	return PROTO_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80012fe:	b480      	push	{r7}
 8001300:	b083      	sub	sp, #12
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
 8001306:	460b      	mov	r3, r1
 8001308:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	22ab      	movs	r2, #171	@ 0xab
 800130e:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3301      	adds	r3, #1
 8001314:	78fa      	ldrb	r2, [r7, #3]
 8001316:	701a      	strb	r2, [r3, #0]
}
 8001318:	bf00      	nop
 800131a:	370c      	adds	r7, #12
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr

08001324 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	4413      	add	r3, r2
 8001334:	2254      	movs	r2, #84	@ 0x54
 8001336:	701a      	strb	r2, [r3, #0]
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <move_end_resp_encoder>:
		return st;
	out->frameId = raw[2];
	out->status  = raw[3];
	return PROTO_OK;
}
int move_end_resp_encoder(const move_end_resp_t *in, uint8_t *raw, uint32_t len) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 5)
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d005      	beq.n	8001362 <move_end_resp_encoder+0x1e>
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d002      	beq.n	8001362 <move_end_resp_encoder+0x1e>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2b04      	cmp	r3, #4
 8001360:	d802      	bhi.n	8001368 <move_end_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001362:	f04f 33ff 	mov.w	r3, #4294967295
 8001366:	e012      	b.n	800138e <move_end_resp_encoder+0x4a>
	resp_init(raw, RESP_MOVE_END);
 8001368:	2106      	movs	r1, #6
 800136a:	68b8      	ldr	r0, [r7, #8]
 800136c:	f7ff ffc7 	bl	80012fe <resp_init>
	raw[2] = in->frameId;
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	3302      	adds	r3, #2
 8001374:	68fa      	ldr	r2, [r7, #12]
 8001376:	7812      	ldrb	r2, [r2, #0]
 8001378:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	3303      	adds	r3, #3
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	7852      	ldrb	r2, [r2, #1]
 8001382:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 4);
 8001384:	2104      	movs	r1, #4
 8001386:	68b8      	ldr	r0, [r7, #8]
 8001388:	f7ff ffcc 	bl	8001324 <resp_set_tail>
	return PROTO_OK;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001396:	b480      	push	{r7}
 8001398:	b085      	sub	sp, #20
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
 800139e:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80013a4:	2300      	movs	r3, #0
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	e009      	b.n	80013be <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	4413      	add	r3, r2
 80013b0:	781a      	ldrb	r2, [r3, #0]
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	4053      	eors	r3, r2
 80013b6:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	3301      	adds	r3, #1
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d3f1      	bcc.n	80013aa <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	091b      	lsrs	r3, r3, #4
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
 80013ce:	4053      	eors	r3, r2
 80013d0:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
 80013d4:	089b      	lsrs	r3, r3, #2
 80013d6:	b2da      	uxtb	r2, r3
 80013d8:	7bfb      	ldrb	r3, [r7, #15]
 80013da:	4053      	eors	r3, r2
 80013dc:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 80013de:	7bfb      	ldrb	r3, [r7, #15]
 80013e0:	085b      	lsrs	r3, r3, #1
 80013e2:	b2da      	uxtb	r2, r3
 80013e4:	7bfb      	ldrb	r3, [r7, #15]
 80013e6:	4053      	eors	r3, r2
 80013e8:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	f003 0301 	and.w	r3, r3, #1
 80013f0:	b2db      	uxtb	r3, r3
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr

080013fe <set_parity_bit>:
		uint32_t parity_index) {
 80013fe:	b580      	push	{r7, lr}
 8001400:	b084      	sub	sp, #16
 8001402:	af00      	add	r7, sp, #0
 8001404:	60f8      	str	r0, [r7, #12]
 8001406:	60b9      	str	r1, [r7, #8]
 8001408:	607a      	str	r2, [r7, #4]
 800140a:	603b      	str	r3, [r7, #0]
	if (!raw)
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d102      	bne.n	8001418 <set_parity_bit+0x1a>
		return -1;
 8001412:	f04f 33ff 	mov.w	r3, #4294967295
 8001416:	e010      	b.n	800143a <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001418:	68fa      	ldr	r2, [r7, #12]
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	4413      	add	r3, r2
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff ffb8 	bl	8001396 <xor_bit_reduce_bytes>
 8001426:	4603      	mov	r3, r0
 8001428:	4619      	mov	r1, r3
 800142a:	68fa      	ldr	r2, [r7, #12]
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	4413      	add	r3, r2
 8001430:	f001 0201 	and.w	r2, r1, #1
 8001434:	b2d2      	uxtb	r2, r2
 8001436:	701a      	strb	r2, [r3, #0]
	return 0;
 8001438:	2300      	movs	r3, #0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001442:	b480      	push	{r7}
 8001444:	b083      	sub	sp, #12
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
 800144a:	460b      	mov	r3, r1
 800144c:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	22ab      	movs	r2, #171	@ 0xab
 8001452:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3301      	adds	r3, #1
 8001458:	78fa      	ldrb	r2, [r7, #3]
 800145a:	701a      	strb	r2, [r3, #0]
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	4413      	add	r3, r2
 8001478:	2254      	movs	r2, #84	@ 0x54
 800147a:	701a      	strb	r2, [r3, #0]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <parity_set_bit_1N>:
static inline int parity_check_byte_1N(const uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
	return check_parity_byte(raw, 1, last_index, parity_index);
}
static inline int parity_set_bit_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	2101      	movs	r1, #1
 800149a:	68f8      	ldr	r0, [r7, #12]
 800149c:	f7ff ffaf 	bl	80013fe <set_parity_bit>
 80014a0:	4603      	mov	r3, r0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <move_queue_add_ack_resp_encoder>:
	uint8_t b[3] = { RESP_MOVE_QUEUE_ADD_ACK, in ? in->frameId : 0,
			in ? in->status : 0 };
	return xor_bit_reduce_bytes(b, 3);
}
int move_queue_add_ack_resp_encoder(const move_queue_add_ack_resp_t *in,
		uint8_t *raw, uint32_t len) {
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b084      	sub	sp, #16
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	60f8      	str	r0, [r7, #12]
 80014b2:	60b9      	str	r1, [r7, #8]
 80014b4:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d005      	beq.n	80014c8 <move_queue_add_ack_resp_encoder+0x1e>
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d002      	beq.n	80014c8 <move_queue_add_ack_resp_encoder+0x1e>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b05      	cmp	r3, #5
 80014c6:	d802      	bhi.n	80014ce <move_queue_add_ack_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80014c8:	f04f 33ff 	mov.w	r3, #4294967295
 80014cc:	e017      	b.n	80014fe <move_queue_add_ack_resp_encoder+0x54>
	resp_init(raw, RESP_MOVE_QUEUE_ADD_ACK);
 80014ce:	2101      	movs	r1, #1
 80014d0:	68b8      	ldr	r0, [r7, #8]
 80014d2:	f7ff ffb6 	bl	8001442 <resp_init>
	raw[2] = in->frameId;
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	3302      	adds	r3, #2
 80014da:	68fa      	ldr	r2, [r7, #12]
 80014dc:	7812      	ldrb	r2, [r2, #0]
 80014de:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	3303      	adds	r3, #3
 80014e4:	68fa      	ldr	r2, [r7, #12]
 80014e6:	7852      	ldrb	r2, [r2, #1]
 80014e8:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 3, 4);
 80014ea:	2204      	movs	r2, #4
 80014ec:	2103      	movs	r1, #3
 80014ee:	68b8      	ldr	r0, [r7, #8]
 80014f0:	f7ff ffca 	bl	8001488 <parity_set_bit_1N>
	resp_set_tail(raw, 5);
 80014f4:	2105      	movs	r1, #5
 80014f6:	68b8      	ldr	r0, [r7, #8]
 80014f8:	f7ff ffb6 	bl	8001468 <resp_set_tail>
	return PROTO_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001506:	b480      	push	{r7}
 8001508:	b085      	sub	sp, #20
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001514:	2300      	movs	r3, #0
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	e009      	b.n	800152e <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	4413      	add	r3, r2
 8001520:	781a      	ldrb	r2, [r3, #0]
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	4053      	eors	r3, r2
 8001526:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	3301      	adds	r3, #1
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	68ba      	ldr	r2, [r7, #8]
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	429a      	cmp	r2, r3
 8001534:	d3f1      	bcc.n	800151a <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	091b      	lsrs	r3, r3, #4
 800153a:	b2da      	uxtb	r2, r3
 800153c:	7bfb      	ldrb	r3, [r7, #15]
 800153e:	4053      	eors	r3, r2
 8001540:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 8001542:	7bfb      	ldrb	r3, [r7, #15]
 8001544:	089b      	lsrs	r3, r3, #2
 8001546:	b2da      	uxtb	r2, r3
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	4053      	eors	r3, r2
 800154c:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	085b      	lsrs	r3, r3, #1
 8001552:	b2da      	uxtb	r2, r3
 8001554:	7bfb      	ldrb	r3, [r7, #15]
 8001556:	4053      	eors	r3, r2
 8001558:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	f003 0301 	and.w	r3, r3, #1
 8001560:	b2db      	uxtb	r3, r3
}
 8001562:	4618      	mov	r0, r3
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <set_parity_bit>:
		uint32_t parity_index) {
 800156e:	b580      	push	{r7, lr}
 8001570:	b084      	sub	sp, #16
 8001572:	af00      	add	r7, sp, #0
 8001574:	60f8      	str	r0, [r7, #12]
 8001576:	60b9      	str	r1, [r7, #8]
 8001578:	607a      	str	r2, [r7, #4]
 800157a:	603b      	str	r3, [r7, #0]
	if (!raw)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d102      	bne.n	8001588 <set_parity_bit+0x1a>
		return -1;
 8001582:	f04f 33ff 	mov.w	r3, #4294967295
 8001586:	e010      	b.n	80015aa <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001588:	68fa      	ldr	r2, [r7, #12]
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	4413      	add	r3, r2
 800158e:	6879      	ldr	r1, [r7, #4]
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff ffb8 	bl	8001506 <xor_bit_reduce_bytes>
 8001596:	4603      	mov	r3, r0
 8001598:	4619      	mov	r1, r3
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	4413      	add	r3, r2
 80015a0:	f001 0201 	and.w	r2, r1, #1
 80015a4:	b2d2      	uxtb	r2, r2
 80015a6:	701a      	strb	r2, [r3, #0]
	return 0;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
 80015ba:	460b      	mov	r3, r1
 80015bc:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	22ab      	movs	r2, #171	@ 0xab
 80015c2:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3301      	adds	r3, #1
 80015c8:	78fa      	ldrb	r2, [r7, #3]
 80015ca:	701a      	strb	r2, [r3, #0]
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	4413      	add	r3, r2
 80015e8:	2254      	movs	r2, #84	@ 0x54
 80015ea:	701a      	strb	r2, [r3, #0]
}
 80015ec:	bf00      	nop
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <parity_set_bit_1N>:
		uint32_t parity_index) {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68ba      	ldr	r2, [r7, #8]
 8001608:	2101      	movs	r1, #1
 800160a:	68f8      	ldr	r0, [r7, #12]
 800160c:	f7ff ffaf 	bl	800156e <set_parity_bit>
 8001610:	4603      	mov	r3, r0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <move_queue_status_resp_encoder>:
			in ? in->pidErrZ : 0, in ? in->pctX : 0, in ? in->pctY : 0,
			in ? in->pctZ : 0 };
	return xor_bit_reduce_bytes(b, 9);
}
int move_queue_status_resp_encoder(const move_queue_status_resp_t *in,
		uint8_t *raw, uint32_t len) {
 800161a:	b580      	push	{r7, lr}
 800161c:	b084      	sub	sp, #16
 800161e:	af00      	add	r7, sp, #0
 8001620:	60f8      	str	r0, [r7, #12]
 8001622:	60b9      	str	r1, [r7, #8]
 8001624:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 12)
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <move_queue_status_resp_encoder+0x1e>
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d002      	beq.n	8001638 <move_queue_status_resp_encoder+0x1e>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b0b      	cmp	r3, #11
 8001636:	d802      	bhi.n	800163e <move_queue_status_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001638:	f04f 33ff 	mov.w	r3, #4294967295
 800163c:	e035      	b.n	80016aa <move_queue_status_resp_encoder+0x90>
	resp_init(raw, RESP_MOVE_QUEUE_STATUS);
 800163e:	2102      	movs	r1, #2
 8001640:	68b8      	ldr	r0, [r7, #8]
 8001642:	f7ff ffb6 	bl	80015b2 <resp_init>
	raw[2] = in->frameId;
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	3302      	adds	r3, #2
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	7812      	ldrb	r2, [r2, #0]
 800164e:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	3303      	adds	r3, #3
 8001654:	68fa      	ldr	r2, [r7, #12]
 8001656:	7852      	ldrb	r2, [r2, #1]
 8001658:	701a      	strb	r2, [r3, #0]
	raw[4] = in->pidErrX;
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	3304      	adds	r3, #4
 800165e:	68fa      	ldr	r2, [r7, #12]
 8001660:	7892      	ldrb	r2, [r2, #2]
 8001662:	701a      	strb	r2, [r3, #0]
	raw[5] = in->pidErrY;
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	3305      	adds	r3, #5
 8001668:	68fa      	ldr	r2, [r7, #12]
 800166a:	78d2      	ldrb	r2, [r2, #3]
 800166c:	701a      	strb	r2, [r3, #0]
	raw[6] = in->pidErrZ;
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	3306      	adds	r3, #6
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	7912      	ldrb	r2, [r2, #4]
 8001676:	701a      	strb	r2, [r3, #0]
	raw[7] = in->pctX;
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	3307      	adds	r3, #7
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	7952      	ldrb	r2, [r2, #5]
 8001680:	701a      	strb	r2, [r3, #0]
	raw[8] = in->pctY;
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	3308      	adds	r3, #8
 8001686:	68fa      	ldr	r2, [r7, #12]
 8001688:	7992      	ldrb	r2, [r2, #6]
 800168a:	701a      	strb	r2, [r3, #0]
	raw[9] = in->pctZ;
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	3309      	adds	r3, #9
 8001690:	68fa      	ldr	r2, [r7, #12]
 8001692:	79d2      	ldrb	r2, [r2, #7]
 8001694:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 9, 10);
 8001696:	220a      	movs	r2, #10
 8001698:	2109      	movs	r1, #9
 800169a:	68b8      	ldr	r0, [r7, #8]
 800169c:	f7ff ffac 	bl	80015f8 <parity_set_bit_1N>
	resp_set_tail(raw, 11);
 80016a0:	210b      	movs	r1, #11
 80016a2:	68b8      	ldr	r0, [r7, #8]
 80016a4:	f7ff ff98 	bl	80015d8 <resp_set_tail>
	return PROTO_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <be32_write>:
static inline void be32_write(uint8_t *p, uint32_t v) {
 80016b2:	b480      	push	{r7}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
 80016ba:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	0e1b      	lsrs	r3, r3, #24
 80016c0:	b2da      	uxtb	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	0c1a      	lsrs	r2, r3, #16
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	3301      	adds	r3, #1
 80016ce:	b2d2      	uxtb	r2, r2
 80016d0:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	0a1a      	lsrs	r2, r3, #8
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	3302      	adds	r3, #2
 80016da:	b2d2      	uxtb	r2, r2
 80016dc:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	3303      	adds	r3, #3
 80016e2:	683a      	ldr	r2, [r7, #0]
 80016e4:	b2d2      	uxtb	r2, r2
 80016e6:	701a      	strb	r2, [r3, #0]
}
 80016e8:	bf00      	nop
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	22ab      	movs	r2, #171	@ 0xab
 8001704:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	3301      	adds	r3, #1
 800170a:	78fa      	ldrb	r2, [r7, #3]
 800170c:	701a      	strb	r2, [r3, #0]
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 800171a:	b480      	push	{r7}
 800171c:	b083      	sub	sp, #12
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
 8001722:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	4413      	add	r3, r2
 800172a:	2254      	movs	r2, #84	@ 0x54
 800172c:	701a      	strb	r2, [r3, #0]
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <set_origin_resp_encoder>:
#include "Protocol/Responses/set_origin_response.h"

int set_origin_resp_encoder(const set_origin_resp_t *in, uint8_t *raw, uint32_t len) {
 800173a:	b580      	push	{r7, lr}
 800173c:	b084      	sub	sp, #16
 800173e:	af00      	add	r7, sp, #0
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 16) return PROTO_ERR_ARG;
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d005      	beq.n	8001758 <set_origin_resp_encoder+0x1e>
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d002      	beq.n	8001758 <set_origin_resp_encoder+0x1e>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b0f      	cmp	r3, #15
 8001756:	d802      	bhi.n	800175e <set_origin_resp_encoder+0x24>
 8001758:	f04f 33ff 	mov.w	r3, #4294967295
 800175c:	e026      	b.n	80017ac <set_origin_resp_encoder+0x72>
    resp_init(raw, RESP_SET_ORIGIN);
 800175e:	2124      	movs	r1, #36	@ 0x24
 8001760:	68b8      	ldr	r0, [r7, #8]
 8001762:	f7ff ffc7 	bl	80016f4 <resp_init>
    raw[2] = in->frameId;
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	3302      	adds	r3, #2
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	7812      	ldrb	r2, [r2, #0]
 800176e:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[3], (uint32_t)in->x0);
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	1cda      	adds	r2, r3, #3
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	4619      	mov	r1, r3
 800177a:	4610      	mov	r0, r2
 800177c:	f7ff ff99 	bl	80016b2 <be32_write>
    be32_write(&raw[7], (uint32_t)in->y0);
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	1dda      	adds	r2, r3, #7
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	4619      	mov	r1, r3
 800178a:	4610      	mov	r0, r2
 800178c:	f7ff ff91 	bl	80016b2 <be32_write>
    be32_write(&raw[11], (uint32_t)in->z0);
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	f103 020b 	add.w	r2, r3, #11
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	4619      	mov	r1, r3
 800179c:	4610      	mov	r0, r2
 800179e:	f7ff ff88 	bl	80016b2 <be32_write>
    resp_set_tail(raw, 15);
 80017a2:	210f      	movs	r1, #15
 80017a4:	68b8      	ldr	r0, [r7, #8]
 80017a6:	f7ff ffb8 	bl	800171a <resp_set_tail>
    return PROTO_OK;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	22ab      	movs	r2, #171	@ 0xab
 80017c4:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	3301      	adds	r3, #1
 80017ca:	78fa      	ldrb	r2, [r7, #3]
 80017cc:	701a      	strb	r2, [r3, #0]
}
 80017ce:	bf00      	nop
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80017da:	b480      	push	{r7}
 80017dc:	b083      	sub	sp, #12
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
 80017e2:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	4413      	add	r3, r2
 80017ea:	2254      	movs	r2, #84	@ 0x54
 80017ec:	701a      	strb	r2, [r3, #0]
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <start_move_resp_encoder>:
	out->status = raw[3];
	out->depth  = raw[4];
	return PROTO_OK;
}
int start_move_resp_encoder(const start_move_resp_t *in, uint8_t *raw,
		uint32_t len) {
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b084      	sub	sp, #16
 80017fe:	af00      	add	r7, sp, #0
 8001800:	60f8      	str	r0, [r7, #12]
 8001802:	60b9      	str	r1, [r7, #8]
 8001804:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d005      	beq.n	8001818 <start_move_resp_encoder+0x1e>
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d002      	beq.n	8001818 <start_move_resp_encoder+0x1e>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2b05      	cmp	r3, #5
 8001816:	d802      	bhi.n	800181e <start_move_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001818:	f04f 33ff 	mov.w	r3, #4294967295
 800181c:	e017      	b.n	800184e <start_move_resp_encoder+0x54>
	resp_init(raw, RESP_START_MOVE);
 800181e:	2103      	movs	r1, #3
 8001820:	68b8      	ldr	r0, [r7, #8]
 8001822:	f7ff ffc7 	bl	80017b4 <resp_init>
	raw[2] = in->frameId;
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	3302      	adds	r3, #2
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	7812      	ldrb	r2, [r2, #0]
 800182e:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	3303      	adds	r3, #3
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	7852      	ldrb	r2, [r2, #1]
 8001838:	701a      	strb	r2, [r3, #0]
	raw[4] = in->depth;
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	3304      	adds	r3, #4
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	7892      	ldrb	r2, [r2, #2]
 8001842:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 5);
 8001844:	2105      	movs	r1, #5
 8001846:	68b8      	ldr	r0, [r7, #8]
 8001848:	f7ff ffc7 	bl	80017da <resp_set_tail>
	return PROTO_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <resp_fifo_create>:
struct response_fifo_s {
    node_t *head, *tail;
    int count;
};

response_fifo_t* resp_fifo_create(void) {
 8001856:	b580      	push	{r7, lr}
 8001858:	af00      	add	r7, sp, #0
    return (response_fifo_t*)calloc(1, sizeof(response_fifo_t));
 800185a:	210c      	movs	r1, #12
 800185c:	2001      	movs	r0, #1
 800185e:	f00e ffd5 	bl	801080c <calloc>
 8001862:	4603      	mov	r3, r0
}
 8001864:	4618      	mov	r0, r3
 8001866:	bd80      	pop	{r7, pc}

08001868 <resp_fifo_push>:
        free(n);
    }
    free(q);
}

int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
    if (!q || !frame || len == 0) return PROTO_ERR_ARG;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d005      	beq.n	8001886 <resp_fifo_push+0x1e>
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <resp_fifo_push+0x1e>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d102      	bne.n	800188c <resp_fifo_push+0x24>
 8001886:	f04f 33ff 	mov.w	r3, #4294967295
 800188a:	e03d      	b.n	8001908 <resp_fifo_push+0xa0>
    node_t *n = (node_t*)malloc(sizeof(*n));
 800188c:	200c      	movs	r0, #12
 800188e:	f00e ffd9 	bl	8010844 <malloc>
 8001892:	4603      	mov	r3, r0
 8001894:	617b      	str	r3, [r7, #20]
    if (!n) return PROTO_ERR_ALLOC;
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d102      	bne.n	80018a2 <resp_fifo_push+0x3a>
 800189c:	f06f 0302 	mvn.w	r3, #2
 80018a0:	e032      	b.n	8001908 <resp_fifo_push+0xa0>
    n->buf = (uint8_t*)malloc(len);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f00e ffce 	bl	8010844 <malloc>
 80018a8:	4603      	mov	r3, r0
 80018aa:	461a      	mov	r2, r3
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	601a      	str	r2, [r3, #0]
    if (!n->buf) { free(n); return PROTO_ERR_ALLOC; }
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d105      	bne.n	80018c4 <resp_fifo_push+0x5c>
 80018b8:	6978      	ldr	r0, [r7, #20]
 80018ba:	f00e ffcb 	bl	8010854 <free>
 80018be:	f06f 0302 	mvn.w	r3, #2
 80018c2:	e021      	b.n	8001908 <resp_fifo_push+0xa0>
    memcpy(n->buf, frame, len);
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	68b9      	ldr	r1, [r7, #8]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f00f fbfc 	bl	80110ca <memcpy>
    n->len = len;
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	605a      	str	r2, [r3, #4]
    n->next = NULL;
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	2200      	movs	r2, #0
 80018dc:	609a      	str	r2, [r3, #8]
    if (q->tail) q->tail->next = n; else q->head = n;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d004      	beq.n	80018f0 <resp_fifo_push+0x88>
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	697a      	ldr	r2, [r7, #20]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	e002      	b.n	80018f6 <resp_fifo_push+0x8e>
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	697a      	ldr	r2, [r7, #20]
 80018f4:	601a      	str	r2, [r3, #0]
    q->tail = n;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	605a      	str	r2, [r3, #4]
    q->count++;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	1c5a      	adds	r2, r3, #1
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	609a      	str	r2, [r3, #8]
    return PROTO_OK;
 8001906:	2300      	movs	r3, #0
}
 8001908:	4618      	mov	r0, r3
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <resp_fifo_pop>:

int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
    if (!q || !q->head || !out) return 0;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d006      	beq.n	8001930 <resp_fifo_pop+0x20>
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d002      	beq.n	8001930 <resp_fifo_pop+0x20>
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d101      	bne.n	8001934 <resp_fifo_pop+0x24>
 8001930:	2300      	movs	r3, #0
 8001932:	e02e      	b.n	8001992 <resp_fifo_pop+0x82>
    node_t *n = q->head;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	617b      	str	r3, [r7, #20]
    if (n->len > max_len) return PROTO_ERR_RANGE;
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	429a      	cmp	r2, r3
 8001942:	d202      	bcs.n	800194a <resp_fifo_pop+0x3a>
 8001944:	f06f 0303 	mvn.w	r3, #3
 8001948:	e023      	b.n	8001992 <resp_fifo_pop+0x82>
    memcpy(out, n->buf, n->len);
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	6819      	ldr	r1, [r3, #0]
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	461a      	mov	r2, r3
 8001954:	68b8      	ldr	r0, [r7, #8]
 8001956:	f00f fbb8 	bl	80110ca <memcpy>
    int ret = (int)n->len;
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	613b      	str	r3, [r7, #16]
    q->head = n->next;
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	689a      	ldr	r2, [r3, #8]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	601a      	str	r2, [r3, #0]
    if (!q->head) q->tail = NULL;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d102      	bne.n	8001976 <resp_fifo_pop+0x66>
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2200      	movs	r2, #0
 8001974:	605a      	str	r2, [r3, #4]
    q->count--;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	1e5a      	subs	r2, r3, #1
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	609a      	str	r2, [r3, #8]
    free(n->buf);
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f00e ff65 	bl	8010854 <free>
    free(n);
 800198a:	6978      	ldr	r0, [r7, #20]
 800198c:	f00e ff62 	bl	8010854 <free>
    return ret;
 8001990:	693b      	ldr	r3, [r7, #16]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
	...

0800199c <router_init>:
int resp_fifo_count(const response_fifo_t *q) { return q ? q->count : 0; }

// ---------- Router mínimo ----------
static router_handlers_t g_handlers;  // cópia local dos handlers

void router_init(router_t *r, response_fifo_t *resp_fifo, const router_handlers_t *h) {
 800199c:	b5b0      	push	{r4, r5, r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
    if (!r) return;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d01c      	beq.n	80019e8 <router_init+0x4c>
    memset(r, 0, sizeof(*r));
 80019ae:	2248      	movs	r2, #72	@ 0x48
 80019b0:	2100      	movs	r1, #0
 80019b2:	68f8      	ldr	r0, [r7, #12]
 80019b4:	f00f fafe 	bl	8010fb4 <memset>
    r->resp = resp_fifo;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	68ba      	ldr	r2, [r7, #8]
 80019bc:	645a      	str	r2, [r3, #68]	@ 0x44
    memset(&g_handlers, 0, sizeof g_handlers);
 80019be:	2234      	movs	r2, #52	@ 0x34
 80019c0:	2100      	movs	r1, #0
 80019c2:	480b      	ldr	r0, [pc, #44]	@ (80019f0 <router_init+0x54>)
 80019c4:	f00f faf6 	bl	8010fb4 <memset>
    if (h) g_handlers = *h;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d00d      	beq.n	80019ea <router_init+0x4e>
 80019ce:	4a08      	ldr	r2, [pc, #32]	@ (80019f0 <router_init+0x54>)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4614      	mov	r4, r2
 80019d4:	461d      	mov	r5, r3
 80019d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019e2:	682b      	ldr	r3, [r5, #0]
 80019e4:	6023      	str	r3, [r4, #0]
 80019e6:	e000      	b.n	80019ea <router_init+0x4e>
    if (!r) return;
 80019e8:	bf00      	nop
}
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bdb0      	pop	{r4, r5, r7, pc}
 80019f0:	2000009c 	.word	0x2000009c

080019f4 <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
    if (!r || !f || len < 4) return;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	f000 8175 	beq.w	8001cf2 <dispatch+0x2fe>
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f000 8171 	beq.w	8001cf2 <dispatch+0x2fe>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2b03      	cmp	r3, #3
 8001a14:	f240 816d 	bls.w	8001cf2 <dispatch+0x2fe>
    uint8_t type = f[1];
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	75fb      	strb	r3, [r7, #23]

    // Helper pra reduzir ruído
    #define CALL(h) do{ if (g_handlers.h) g_handlers.h(r, f, len); }while(0)

    switch (type) {
 8001a20:	7dfb      	ldrb	r3, [r7, #23]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	2b67      	cmp	r3, #103	@ 0x67
 8001a26:	f200 8166 	bhi.w	8001cf6 <dispatch+0x302>
 8001a2a:	a201      	add	r2, pc, #4	@ (adr r2, 8001a30 <dispatch+0x3c>)
 8001a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a30:	08001bd1 	.word	0x08001bd1
 8001a34:	08001be9 	.word	0x08001be9
 8001a38:	08001c01 	.word	0x08001c01
 8001a3c:	08001c17 	.word	0x08001c17
 8001a40:	08001c2d 	.word	0x08001c2d
 8001a44:	08001c43 	.word	0x08001c43
 8001a48:	08001c59 	.word	0x08001c59
 8001a4c:	08001cf7 	.word	0x08001cf7
 8001a50:	08001cf7 	.word	0x08001cf7
 8001a54:	08001cf7 	.word	0x08001cf7
 8001a58:	08001cf7 	.word	0x08001cf7
 8001a5c:	08001cf7 	.word	0x08001cf7
 8001a60:	08001cf7 	.word	0x08001cf7
 8001a64:	08001cf7 	.word	0x08001cf7
 8001a68:	08001cf7 	.word	0x08001cf7
 8001a6c:	08001cf7 	.word	0x08001cf7
 8001a70:	08001cf7 	.word	0x08001cf7
 8001a74:	08001cf7 	.word	0x08001cf7
 8001a78:	08001cf7 	.word	0x08001cf7
 8001a7c:	08001cf7 	.word	0x08001cf7
 8001a80:	08001cf7 	.word	0x08001cf7
 8001a84:	08001cf7 	.word	0x08001cf7
 8001a88:	08001cf7 	.word	0x08001cf7
 8001a8c:	08001cf7 	.word	0x08001cf7
 8001a90:	08001cf7 	.word	0x08001cf7
 8001a94:	08001cf7 	.word	0x08001cf7
 8001a98:	08001cf7 	.word	0x08001cf7
 8001a9c:	08001cf7 	.word	0x08001cf7
 8001aa0:	08001cf7 	.word	0x08001cf7
 8001aa4:	08001cf7 	.word	0x08001cf7
 8001aa8:	08001cf7 	.word	0x08001cf7
 8001aac:	08001c6f 	.word	0x08001c6f
 8001ab0:	08001cf7 	.word	0x08001cf7
 8001ab4:	08001cf7 	.word	0x08001cf7
 8001ab8:	08001cf7 	.word	0x08001cf7
 8001abc:	08001c85 	.word	0x08001c85
 8001ac0:	08001c9b 	.word	0x08001c9b
 8001ac4:	08001cb1 	.word	0x08001cb1
 8001ac8:	08001cc7 	.word	0x08001cc7
 8001acc:	08001cf7 	.word	0x08001cf7
 8001ad0:	08001cf7 	.word	0x08001cf7
 8001ad4:	08001cf7 	.word	0x08001cf7
 8001ad8:	08001cf7 	.word	0x08001cf7
 8001adc:	08001cf7 	.word	0x08001cf7
 8001ae0:	08001cf7 	.word	0x08001cf7
 8001ae4:	08001cf7 	.word	0x08001cf7
 8001ae8:	08001cf7 	.word	0x08001cf7
 8001aec:	08001cf7 	.word	0x08001cf7
 8001af0:	08001cf7 	.word	0x08001cf7
 8001af4:	08001cf7 	.word	0x08001cf7
 8001af8:	08001cf7 	.word	0x08001cf7
 8001afc:	08001cf7 	.word	0x08001cf7
 8001b00:	08001cf7 	.word	0x08001cf7
 8001b04:	08001cf7 	.word	0x08001cf7
 8001b08:	08001cf7 	.word	0x08001cf7
 8001b0c:	08001cf7 	.word	0x08001cf7
 8001b10:	08001cf7 	.word	0x08001cf7
 8001b14:	08001cf7 	.word	0x08001cf7
 8001b18:	08001cf7 	.word	0x08001cf7
 8001b1c:	08001cf7 	.word	0x08001cf7
 8001b20:	08001cf7 	.word	0x08001cf7
 8001b24:	08001cf7 	.word	0x08001cf7
 8001b28:	08001cf7 	.word	0x08001cf7
 8001b2c:	08001cf7 	.word	0x08001cf7
 8001b30:	08001cf7 	.word	0x08001cf7
 8001b34:	08001cf7 	.word	0x08001cf7
 8001b38:	08001cf7 	.word	0x08001cf7
 8001b3c:	08001cf7 	.word	0x08001cf7
 8001b40:	08001cf7 	.word	0x08001cf7
 8001b44:	08001cf7 	.word	0x08001cf7
 8001b48:	08001cf7 	.word	0x08001cf7
 8001b4c:	08001cf7 	.word	0x08001cf7
 8001b50:	08001cf7 	.word	0x08001cf7
 8001b54:	08001cf7 	.word	0x08001cf7
 8001b58:	08001cf7 	.word	0x08001cf7
 8001b5c:	08001cf7 	.word	0x08001cf7
 8001b60:	08001cf7 	.word	0x08001cf7
 8001b64:	08001cf7 	.word	0x08001cf7
 8001b68:	08001cf7 	.word	0x08001cf7
 8001b6c:	08001cf7 	.word	0x08001cf7
 8001b70:	08001cf7 	.word	0x08001cf7
 8001b74:	08001cf7 	.word	0x08001cf7
 8001b78:	08001cf7 	.word	0x08001cf7
 8001b7c:	08001cf7 	.word	0x08001cf7
 8001b80:	08001cf7 	.word	0x08001cf7
 8001b84:	08001cf7 	.word	0x08001cf7
 8001b88:	08001cf7 	.word	0x08001cf7
 8001b8c:	08001cf7 	.word	0x08001cf7
 8001b90:	08001cf7 	.word	0x08001cf7
 8001b94:	08001cf7 	.word	0x08001cf7
 8001b98:	08001cf7 	.word	0x08001cf7
 8001b9c:	08001cf7 	.word	0x08001cf7
 8001ba0:	08001cf7 	.word	0x08001cf7
 8001ba4:	08001cf7 	.word	0x08001cf7
 8001ba8:	08001cf7 	.word	0x08001cf7
 8001bac:	08001cf7 	.word	0x08001cf7
 8001bb0:	08001cf7 	.word	0x08001cf7
 8001bb4:	08001cf7 	.word	0x08001cf7
 8001bb8:	08001cf7 	.word	0x08001cf7
 8001bbc:	08001cf7 	.word	0x08001cf7
 8001bc0:	08001cf7 	.word	0x08001cf7
 8001bc4:	08001cf7 	.word	0x08001cf7
 8001bc8:	08001cf7 	.word	0x08001cf7
 8001bcc:	08001cdd 	.word	0x08001cdd
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001bd0:	4b58      	ldr	r3, [pc, #352]	@ (8001d34 <dispatch+0x340>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f000 8090 	beq.w	8001cfa <dispatch+0x306>
 8001bda:	4b56      	ldr	r3, [pc, #344]	@ (8001d34 <dispatch+0x340>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	68b9      	ldr	r1, [r7, #8]
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	4798      	blx	r3
 8001be6:	e088      	b.n	8001cfa <dispatch+0x306>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001be8:	4b52      	ldr	r3, [pc, #328]	@ (8001d34 <dispatch+0x340>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f000 8086 	beq.w	8001cfe <dispatch+0x30a>
 8001bf2:	4b50      	ldr	r3, [pc, #320]	@ (8001d34 <dispatch+0x340>)
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	68b9      	ldr	r1, [r7, #8]
 8001bfa:	68f8      	ldr	r0, [r7, #12]
 8001bfc:	4798      	blx	r3
 8001bfe:	e07e      	b.n	8001cfe <dispatch+0x30a>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001c00:	4b4c      	ldr	r3, [pc, #304]	@ (8001d34 <dispatch+0x340>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d07c      	beq.n	8001d02 <dispatch+0x30e>
 8001c08:	4b4a      	ldr	r3, [pc, #296]	@ (8001d34 <dispatch+0x340>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	68b9      	ldr	r1, [r7, #8]
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	4798      	blx	r3
 8001c14:	e075      	b.n	8001d02 <dispatch+0x30e>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001c16:	4b47      	ldr	r3, [pc, #284]	@ (8001d34 <dispatch+0x340>)
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d073      	beq.n	8001d06 <dispatch+0x312>
 8001c1e:	4b45      	ldr	r3, [pc, #276]	@ (8001d34 <dispatch+0x340>)
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	68b9      	ldr	r1, [r7, #8]
 8001c26:	68f8      	ldr	r0, [r7, #12]
 8001c28:	4798      	blx	r3
 8001c2a:	e06c      	b.n	8001d06 <dispatch+0x312>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001c2c:	4b41      	ldr	r3, [pc, #260]	@ (8001d34 <dispatch+0x340>)
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d06a      	beq.n	8001d0a <dispatch+0x316>
 8001c34:	4b3f      	ldr	r3, [pc, #252]	@ (8001d34 <dispatch+0x340>)
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	68b9      	ldr	r1, [r7, #8]
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	4798      	blx	r3
 8001c40:	e063      	b.n	8001d0a <dispatch+0x316>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001c42:	4b3c      	ldr	r3, [pc, #240]	@ (8001d34 <dispatch+0x340>)
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d061      	beq.n	8001d0e <dispatch+0x31a>
 8001c4a:	4b3a      	ldr	r3, [pc, #232]	@ (8001d34 <dispatch+0x340>)
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	68b9      	ldr	r1, [r7, #8]
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	4798      	blx	r3
 8001c56:	e05a      	b.n	8001d0e <dispatch+0x31a>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001c58:	4b36      	ldr	r3, [pc, #216]	@ (8001d34 <dispatch+0x340>)
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d058      	beq.n	8001d12 <dispatch+0x31e>
 8001c60:	4b34      	ldr	r3, [pc, #208]	@ (8001d34 <dispatch+0x340>)
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	68b9      	ldr	r1, [r7, #8]
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	4798      	blx	r3
 8001c6c:	e051      	b.n	8001d12 <dispatch+0x31e>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001c6e:	4b31      	ldr	r3, [pc, #196]	@ (8001d34 <dispatch+0x340>)
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d04f      	beq.n	8001d16 <dispatch+0x322>
 8001c76:	4b2f      	ldr	r3, [pc, #188]	@ (8001d34 <dispatch+0x340>)
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	68b9      	ldr	r1, [r7, #8]
 8001c7e:	68f8      	ldr	r0, [r7, #12]
 8001c80:	4798      	blx	r3
 8001c82:	e048      	b.n	8001d16 <dispatch+0x322>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001c84:	4b2b      	ldr	r3, [pc, #172]	@ (8001d34 <dispatch+0x340>)
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d046      	beq.n	8001d1a <dispatch+0x326>
 8001c8c:	4b29      	ldr	r3, [pc, #164]	@ (8001d34 <dispatch+0x340>)
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	68b9      	ldr	r1, [r7, #8]
 8001c94:	68f8      	ldr	r0, [r7, #12]
 8001c96:	4798      	blx	r3
 8001c98:	e03f      	b.n	8001d1a <dispatch+0x326>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001c9a:	4b26      	ldr	r3, [pc, #152]	@ (8001d34 <dispatch+0x340>)
 8001c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d03d      	beq.n	8001d1e <dispatch+0x32a>
 8001ca2:	4b24      	ldr	r3, [pc, #144]	@ (8001d34 <dispatch+0x340>)
 8001ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	68b9      	ldr	r1, [r7, #8]
 8001caa:	68f8      	ldr	r0, [r7, #12]
 8001cac:	4798      	blx	r3
 8001cae:	e036      	b.n	8001d1e <dispatch+0x32a>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001cb0:	4b20      	ldr	r3, [pc, #128]	@ (8001d34 <dispatch+0x340>)
 8001cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d034      	beq.n	8001d22 <dispatch+0x32e>
 8001cb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d34 <dispatch+0x340>)
 8001cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	68b9      	ldr	r1, [r7, #8]
 8001cc0:	68f8      	ldr	r0, [r7, #12]
 8001cc2:	4798      	blx	r3
 8001cc4:	e02d      	b.n	8001d22 <dispatch+0x32e>
        case REQ_SET_MICROSTEPS_AX:  CALL(on_set_microsteps_axes);break;
 8001cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001d34 <dispatch+0x340>)
 8001cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d02b      	beq.n	8001d26 <dispatch+0x332>
 8001cce:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <dispatch+0x340>)
 8001cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	68b9      	ldr	r1, [r7, #8]
 8001cd6:	68f8      	ldr	r0, [r7, #12]
 8001cd8:	4798      	blx	r3
 8001cda:	e024      	b.n	8001d26 <dispatch+0x332>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001cdc:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <dispatch+0x340>)
 8001cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d022      	beq.n	8001d2a <dispatch+0x336>
 8001ce4:	4b13      	ldr	r3, [pc, #76]	@ (8001d34 <dispatch+0x340>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	68b9      	ldr	r1, [r7, #8]
 8001cec:	68f8      	ldr	r0, [r7, #12]
 8001cee:	4798      	blx	r3
 8001cf0:	e01b      	b.n	8001d2a <dispatch+0x336>
    if (!r || !f || len < 4) return;
 8001cf2:	bf00      	nop
 8001cf4:	e01a      	b.n	8001d2c <dispatch+0x338>
        default: /* desconhecido */  break;
 8001cf6:	bf00      	nop
 8001cf8:	e018      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001cfa:	bf00      	nop
 8001cfc:	e016      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001cfe:	bf00      	nop
 8001d00:	e014      	b.n	8001d2c <dispatch+0x338>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001d02:	bf00      	nop
 8001d04:	e012      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001d06:	bf00      	nop
 8001d08:	e010      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001d0a:	bf00      	nop
 8001d0c:	e00e      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001d0e:	bf00      	nop
 8001d10:	e00c      	b.n	8001d2c <dispatch+0x338>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001d12:	bf00      	nop
 8001d14:	e00a      	b.n	8001d2c <dispatch+0x338>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001d16:	bf00      	nop
 8001d18:	e008      	b.n	8001d2c <dispatch+0x338>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001d1a:	bf00      	nop
 8001d1c:	e006      	b.n	8001d2c <dispatch+0x338>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001d1e:	bf00      	nop
 8001d20:	e004      	b.n	8001d2c <dispatch+0x338>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001d22:	bf00      	nop
 8001d24:	e002      	b.n	8001d2c <dispatch+0x338>
        case REQ_SET_MICROSTEPS_AX:  CALL(on_set_microsteps_axes);break;
 8001d26:	bf00      	nop
 8001d28:	e000      	b.n	8001d2c <dispatch+0x338>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001d2a:	bf00      	nop
    }
    #undef CALL
}
 8001d2c:	3718      	adds	r7, #24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	2000009c 	.word	0x2000009c

08001d38 <router_feed_bytes>:

// Como o app já entrega um frame completo, basta validar header/tail e despachar.
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
    if (!r || !data || len < 4) return;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d016      	beq.n	8001d78 <router_feed_bytes+0x40>
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d013      	beq.n	8001d78 <router_feed_bytes+0x40>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2b03      	cmp	r3, #3
 8001d54:	d910      	bls.n	8001d78 <router_feed_bytes+0x40>
    if (data[0] != REQ_HEADER) return;
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	2baa      	cmp	r3, #170	@ 0xaa
 8001d5c:	d10e      	bne.n	8001d7c <router_feed_bytes+0x44>
    if (data[len - 1] != REQ_TAIL) return;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	3b01      	subs	r3, #1
 8001d62:	68ba      	ldr	r2, [r7, #8]
 8001d64:	4413      	add	r3, r2
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b55      	cmp	r3, #85	@ 0x55
 8001d6a:	d109      	bne.n	8001d80 <router_feed_bytes+0x48>
    dispatch(r, data, len);
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	68b9      	ldr	r1, [r7, #8]
 8001d70:	68f8      	ldr	r0, [r7, #12]
 8001d72:	f7ff fe3f 	bl	80019f4 <dispatch>
 8001d76:	e004      	b.n	8001d82 <router_feed_bytes+0x4a>
    if (!r || !data || len < 4) return;
 8001d78:	bf00      	nop
 8001d7a:	e002      	b.n	8001d82 <router_feed_bytes+0x4a>
    if (data[0] != REQ_HEADER) return;
 8001d7c:	bf00      	nop
 8001d7e:	e000      	b.n	8001d82 <router_feed_bytes+0x4a>
    if (data[len - 1] != REQ_TAIL) return;
 8001d80:	bf00      	nop
}
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <home_service_init>:

LOG_SVC_DEFINE(LOG_SVC_HOME, "home");

static home_status_t g_home;

void home_service_init(void) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af04      	add	r7, sp, #16
	g_home.axis_done_mask = 0;
 8001d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001dbc <home_service_init+0x34>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
	g_home.error_flags = 0;
 8001d94:	4b09      	ldr	r3, [pc, #36]	@ (8001dbc <home_service_init+0x34>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	705a      	strb	r2, [r3, #1]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8001d9a:	4a09      	ldr	r2, [pc, #36]	@ (8001dc0 <home_service_init+0x38>)
 8001d9c:	4b09      	ldr	r3, [pc, #36]	@ (8001dc4 <home_service_init+0x3c>)
 8001d9e:	9302      	str	r3, [sp, #8]
 8001da0:	4b09      	ldr	r3, [pc, #36]	@ (8001dc8 <home_service_init+0x40>)
 8001da2:	9301      	str	r3, [sp, #4]
 8001da4:	4b09      	ldr	r3, [pc, #36]	@ (8001dcc <home_service_init+0x44>)
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	4613      	mov	r3, r2
 8001daa:	2200      	movs	r2, #0
 8001dac:	2100      	movs	r1, #0
 8001dae:	2003      	movs	r0, #3
 8001db0:	f000 fd3a 	bl	8002828 <log_event_auto>
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	200000d0 	.word	0x200000d0
 8001dc0:	08011ce0 	.word	0x08011ce0
 8001dc4:	08011ce8 	.word	0x08011ce8
 8001dc8:	08011cec 	.word	0x08011cec
 8001dcc:	08011cf0 	.word	0x08011cf0

08001dd0 <home_on_move_home>:
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af04      	add	r7, sp, #16
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8001dda:	4a08      	ldr	r2, [pc, #32]	@ (8001dfc <home_on_move_home+0x2c>)
 8001ddc:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <home_on_move_home+0x30>)
 8001dde:	9302      	str	r3, [sp, #8]
 8001de0:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <home_on_move_home+0x34>)
 8001de2:	9301      	str	r3, [sp, #4]
 8001de4:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <home_on_move_home+0x38>)
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	4613      	mov	r3, r2
 8001dea:	2200      	movs	r2, #0
 8001dec:	2101      	movs	r1, #1
 8001dee:	2003      	movs	r0, #3
 8001df0:	f000 fd1a 	bl	8002828 <log_event_auto>
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	08011ce0 	.word	0x08011ce0
 8001e00:	08011cf8 	.word	0x08011cf8
 8001e04:	08011cec 	.word	0x08011cec
 8001e08:	08011d08 	.word	0x08011d08

08001e0c <led_gpio_config_output>:
#else
#define LED_GPIO_ON_LEVEL  GPIO_PIN_RESET
#define LED_GPIO_OFF_LEVEL GPIO_PIN_SET
#endif

static void led_gpio_config_output(const led_channel_state_t *led) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
    if (!led)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d019      	beq.n	8001e4e <led_gpio_config_output+0x42>
        return;
    GPIO_InitTypeDef gi = {0};
 8001e1a:	f107 030c 	add.w	r3, r7, #12
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	609a      	str	r2, [r3, #8]
 8001e26:	60da      	str	r2, [r3, #12]
 8001e28:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	889b      	ldrh	r3, [r3, #4]
 8001e2e:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 8001e30:	2301      	movs	r3, #1
 8001e32:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(led->port, &gi);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f107 020c 	add.w	r2, r7, #12
 8001e44:	4611      	mov	r1, r2
 8001e46:	4618      	mov	r0, r3
 8001e48:	f006 fe92 	bl	8008b70 <HAL_GPIO_Init>
 8001e4c:	e000      	b.n	8001e50 <led_gpio_config_output+0x44>
        return;
 8001e4e:	bf00      	nop
}
 8001e50:	3720      	adds	r7, #32
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <led_gpio_config_pwm>:

static void led_gpio_config_pwm(const led_channel_state_t *led) {
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b088      	sub	sp, #32
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
    if (!led)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d01c      	beq.n	8001e9e <led_gpio_config_pwm+0x48>
        return;
    GPIO_InitTypeDef gi = {0};
 8001e64:	f107 030c 	add.w	r3, r7, #12
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	889b      	ldrh	r3, [r3, #4]
 8001e78:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_AF_PP;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8001e82:	2300      	movs	r3, #0
 8001e84:	61bb      	str	r3, [r7, #24]
    gi.Alternate = led->alternate;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(led->port, &gi);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f107 020c 	add.w	r2, r7, #12
 8001e94:	4611      	mov	r1, r2
 8001e96:	4618      	mov	r0, r3
 8001e98:	f006 fe6a 	bl	8008b70 <HAL_GPIO_Init>
 8001e9c:	e000      	b.n	8001ea0 <led_gpio_config_pwm+0x4a>
        return;
 8001e9e:	bf00      	nop
}
 8001ea0:	3720      	adds	r7, #32
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
	...

08001ea8 <led_push_response>:
 *    resposta; em caso negativo, registra o erro e abandona o envio para evitar
 *    inserir dados inválidos na fila.
 *  - Após a codificação, confere o resultado de app_resp_push para sinalizar e
 *    logar falhas na fila de saída (por exemplo, quando estiver cheia).
 */
static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b088      	sub	sp, #32
 8001eac:	af02      	add	r7, sp, #8
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71fb      	strb	r3, [r7, #7]
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	71bb      	strb	r3, [r7, #6]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	733b      	strb	r3, [r7, #12]
 8001ebe:	79bb      	ldrb	r3, [r7, #6]
 8001ec0:	737b      	strb	r3, [r7, #13]
 8001ec2:	797b      	ldrb	r3, [r7, #5]
 8001ec4:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8001ec6:	f107 0110 	add.w	r1, r7, #16
 8001eca:	f107 030c 	add.w	r3, r7, #12
 8001ece:	2207      	movs	r2, #7
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff f9e1 	bl	8001298 <led_ctrl_resp_encoder>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d00c      	beq.n	8001ef6 <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 8001edc:	4a12      	ldr	r2, [pc, #72]	@ (8001f28 <led_push_response+0x80>)
 8001ede:	4b13      	ldr	r3, [pc, #76]	@ (8001f2c <led_push_response+0x84>)
 8001ee0:	9301      	str	r3, [sp, #4]
 8001ee2:	4b13      	ldr	r3, [pc, #76]	@ (8001f30 <led_push_response+0x88>)
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	f06f 0201 	mvn.w	r2, #1
 8001eec:	2164      	movs	r1, #100	@ 0x64
 8001eee:	2001      	movs	r0, #1
 8001ef0:	f000 fc9a 	bl	8002828 <log_event_auto>
 8001ef4:	e014      	b.n	8001f20 <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8001ef6:	f107 0310 	add.w	r3, r7, #16
 8001efa:	2107      	movs	r1, #7
 8001efc:	4618      	mov	r0, r3
 8001efe:	f004 ff8b 	bl	8006e18 <app_resp_push>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d00b      	beq.n	8001f20 <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 8001f08:	4a07      	ldr	r2, [pc, #28]	@ (8001f28 <led_push_response+0x80>)
 8001f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f34 <led_push_response+0x8c>)
 8001f0c:	9301      	str	r3, [sp, #4]
 8001f0e:	4b08      	ldr	r3, [pc, #32]	@ (8001f30 <led_push_response+0x88>)
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	4613      	mov	r3, r2
 8001f14:	f06f 0203 	mvn.w	r2, #3
 8001f18:	2164      	movs	r1, #100	@ 0x64
 8001f1a:	2001      	movs	r0, #1
 8001f1c:	f000 fc84 	bl	8002828 <log_event_auto>
    }
}
 8001f20:	3718      	adds	r7, #24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	08011d14 	.word	0x08011d14
 8001f2c:	08011d18 	.word	0x08011d18
 8001f30:	08011d34 	.word	0x08011d34
 8001f34:	08011d3c 	.word	0x08011d3c

08001f38 <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 8001f3e:	f008 fdcf 	bl	800aae0 <HAL_RCC_GetPCLK2Freq>
 8001f42:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 8001f44:	4b09      	ldr	r3, [pc, #36]	@ (8001f6c <led_timer_get_clock+0x34>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8001f4c:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d005      	beq.n	8001f60 <led_timer_get_clock+0x28>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d002      	beq.n	8001f60 <led_timer_get_clock+0x28>
        clk *= 2u;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 8001f60:	687b      	ldr	r3, [r7, #4]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000

08001f70 <led_compute_period_ticks>:
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */

static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 8001f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f74:	b094      	sub	sp, #80	@ 0x50
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	4603      	mov	r3, r0
 8001f7a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 8001f7c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <led_compute_period_ticks+0x16>
        return 0u;
 8001f82:	2300      	movs	r3, #0
 8001f84:	e066      	b.n	8002054 <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 8001f86:	f7ff ffd7 	bl	8001f38 <led_timer_get_clock>
 8001f8a:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8001f8c:	4b34      	ldr	r3, [pc, #208]	@ (8002060 <led_compute_period_ticks+0xf0>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	3301      	adds	r3, #1
 8001f92:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 8001f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <led_compute_period_ticks+0x2e>
        return 0u;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	e05a      	b.n	8002054 <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 8001f9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001fa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 8001fa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d101      	bne.n	8001fb2 <led_compute_period_ticks+0x42>
        return 0u;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	e050      	b.n	8002054 <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 8001fb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	4698      	mov	r8, r3
 8001fb8:	4691      	mov	r9, r2
 8001fba:	4642      	mov	r2, r8
 8001fbc:	464b      	mov	r3, r9
 8001fbe:	1891      	adds	r1, r2, r2
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	415b      	adcs	r3, r3
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fca:	eb12 0408 	adds.w	r4, r2, r8
 8001fce:	eb43 0509 	adc.w	r5, r3, r9
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	f04f 0300 	mov.w	r3, #0
 8001fda:	016b      	lsls	r3, r5, #5
 8001fdc:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001fe0:	0162      	lsls	r2, r4, #5
 8001fe2:	eb14 0a02 	adds.w	sl, r4, r2
 8001fe6:	eb45 0b03 	adc.w	fp, r5, r3
 8001fea:	eb1a 0308 	adds.w	r3, sl, r8
 8001fee:	603b      	str	r3, [r7, #0]
 8001ff0:	eb4b 0309 	adc.w	r3, fp, r9
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001ffa:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 8001ffe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002000:	085b      	lsrs	r3, r3, #1
 8002002:	b29b      	uxth	r3, r3
 8002004:	b29b      	uxth	r3, r3
 8002006:	2200      	movs	r2, #0
 8002008:	623b      	str	r3, [r7, #32]
 800200a:	627a      	str	r2, [r7, #36]	@ 0x24
 800200c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002010:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002014:	4621      	mov	r1, r4
 8002016:	1889      	adds	r1, r1, r2
 8002018:	61b9      	str	r1, [r7, #24]
 800201a:	4629      	mov	r1, r5
 800201c:	eb43 0101 	adc.w	r1, r3, r1
 8002020:	61f9      	str	r1, [r7, #28]
 8002022:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002024:	2200      	movs	r2, #0
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	617a      	str	r2, [r7, #20]
 800202a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800202e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002032:	f7fe f96d 	bl	8000310 <__aeabi_uldivmod>
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 800203e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002042:	2b01      	cmp	r3, #1
 8002044:	d305      	bcc.n	8002052 <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 8002046:	f04f 32ff 	mov.w	r2, #4294967295
 800204a:	f04f 0300 	mov.w	r3, #0
 800204e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 8002052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002054:	4618      	mov	r0, r3
 8002056:	3750      	adds	r7, #80	@ 0x50
 8002058:	46bd      	mov	sp, r7
 800205a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800205e:	bf00      	nop
 8002060:	20004e10 	.word	0x20004e10

08002064 <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <led_apply_pwm+0x14>
        period_ticks = 1u;
 8002074:	2301      	movs	r3, #1
 8002076:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	429a      	cmp	r2, r3
 800207e:	d901      	bls.n	8002084 <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d002      	beq.n	8002090 <led_apply_pwm+0x2c>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	3b01      	subs	r3, #1
 800208e:	e000      	b.n	8002092 <led_apply_pwm+0x2e>
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 8002094:	4b0a      	ldr	r3, [pc, #40]	@ (80020c0 <led_apply_pwm+0x5c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800209c:	4a08      	ldr	r2, [pc, #32]	@ (80020c0 <led_apply_pwm+0x5c>)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 80020a2:	4b07      	ldr	r3, [pc, #28]	@ (80020c0 <led_apply_pwm+0x5c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 80020aa:	2101      	movs	r1, #1
 80020ac:	4804      	ldr	r0, [pc, #16]	@ (80020c0 <led_apply_pwm+0x5c>)
 80020ae:	f00c f889 	bl	800e1c4 <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 80020b2:	4a03      	ldr	r2, [pc, #12]	@ (80020c0 <led_apply_pwm+0x5c>)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	60d3      	str	r3, [r2, #12]
}
 80020b8:	bf00      	nop
 80020ba:	3710      	adds	r7, #16
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	20004e10 	.word	0x20004e10

080020c4 <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b088      	sub	sp, #32
 80020c8:	af04      	add	r7, sp, #16
 80020ca:	6078      	str	r0, [r7, #4]
    if (!led)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d029      	beq.n	8002126 <led_force_off+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 80020d2:	f000 f913 	bl	80022fc <led_pwm_stop>
 80020d6:	4603      	mov	r3, r0
 80020d8:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 80020da:	7bfb      	ldrb	r3, [r7, #15]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d00d      	beq.n	80020fc <led_force_off+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 80020e0:	4a13      	ldr	r2, [pc, #76]	@ (8002130 <led_force_off+0x6c>)
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	9302      	str	r3, [sp, #8]
 80020e6:	4b13      	ldr	r3, [pc, #76]	@ (8002134 <led_force_off+0x70>)
 80020e8:	9301      	str	r3, [sp, #4]
 80020ea:	4b13      	ldr	r3, [pc, #76]	@ (8002138 <led_force_off+0x74>)
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	4613      	mov	r3, r2
 80020f0:	f06f 0203 	mvn.w	r2, #3
 80020f4:	2164      	movs	r1, #100	@ 0x64
 80020f6:	2001      	movs	r0, #1
 80020f8:	f000 fb96 	bl	8002828 <log_event_auto>
    }
    led_gpio_config_output(led);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7ff fe85 	bl	8001e0c <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_OFF_LEVEL);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6818      	ldr	r0, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	889b      	ldrh	r3, [r3, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	4619      	mov	r1, r3
 800210e:	f006 ffdb 	bl	80090c8 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_OFF;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	735a      	strb	r2, [r3, #13]
 8002124:	e000      	b.n	8002128 <led_force_off+0x64>
        return;
 8002126:	bf00      	nop
}
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	08011d14 	.word	0x08011d14
 8002134:	08011d54 	.word	0x08011d54
 8002138:	08011d78 	.word	0x08011d78

0800213c <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af04      	add	r7, sp, #16
 8002142:	6078      	str	r0, [r7, #4]
    if (!led)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d029      	beq.n	800219e <led_force_on+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 800214a:	f000 f8d7 	bl	80022fc <led_pwm_stop>
 800214e:	4603      	mov	r3, r0
 8002150:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8002152:	7bfb      	ldrb	r3, [r7, #15]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00d      	beq.n	8002174 <led_force_on+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8002158:	4a13      	ldr	r2, [pc, #76]	@ (80021a8 <led_force_on+0x6c>)
 800215a:	7bfb      	ldrb	r3, [r7, #15]
 800215c:	9302      	str	r3, [sp, #8]
 800215e:	4b13      	ldr	r3, [pc, #76]	@ (80021ac <led_force_on+0x70>)
 8002160:	9301      	str	r3, [sp, #4]
 8002162:	4b13      	ldr	r3, [pc, #76]	@ (80021b0 <led_force_on+0x74>)
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	4613      	mov	r3, r2
 8002168:	f06f 0203 	mvn.w	r2, #3
 800216c:	2164      	movs	r1, #100	@ 0x64
 800216e:	2001      	movs	r0, #1
 8002170:	f000 fb5a 	bl	8002828 <log_event_auto>
    }
    led_gpio_config_output(led);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f7ff fe49 	bl	8001e0c <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_ON_LEVEL);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6818      	ldr	r0, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	889b      	ldrh	r3, [r3, #4]
 8002182:	2201      	movs	r2, #1
 8002184:	4619      	mov	r1, r3
 8002186:	f006 ff9f 	bl	80090c8 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_ON;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2201      	movs	r2, #1
 800218e:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	81da      	strh	r2, [r3, #14]
    led->is_on = 1u;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2201      	movs	r2, #1
 800219a:	735a      	strb	r2, [r3, #13]
 800219c:	e000      	b.n	80021a0 <led_force_on+0x64>
        return;
 800219e:	bf00      	nop
}
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	08011d14 	.word	0x08011d14
 80021ac:	08011d54 	.word	0x08011d54
 80021b0:	08011d78 	.word	0x08011d78

080021b4 <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af02      	add	r7, sp, #8
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	460b      	mov	r3, r1
 80021be:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d03c      	beq.n	8002240 <led_force_blink+0x8c>
 80021c6:	887b      	ldrh	r3, [r7, #2]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d039      	beq.n	8002240 <led_force_blink+0x8c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 80021cc:	887b      	ldrh	r3, [r7, #2]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff fece 	bl	8001f70 <led_compute_period_ticks>
 80021d4:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d801      	bhi.n	80021e0 <led_force_blink+0x2c>
        period_ticks = 2u;
 80021dc:	2302      	movs	r3, #2
 80021de:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021e6:	d902      	bls.n	80021ee <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 80021e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021ec:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	085b      	lsrs	r3, r3, #1
 80021f2:	60bb      	str	r3, [r7, #8]
    led_gpio_config_pwm(led);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff fe2e 	bl	8001e56 <led_gpio_config_pwm>
    led_apply_pwm(period_ticks, pulse_ticks);
 80021fa:	68b9      	ldr	r1, [r7, #8]
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f7ff ff31 	bl	8002064 <led_apply_pwm>
    if (led_pwm_start() != HAL_OK) {
 8002202:	f000 f85d 	bl	80022c0 <led_pwm_start>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d00f      	beq.n	800222c <led_force_blink+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 800220c:	4a0e      	ldr	r2, [pc, #56]	@ (8002248 <led_force_blink+0x94>)
 800220e:	4b0f      	ldr	r3, [pc, #60]	@ (800224c <led_force_blink+0x98>)
 8002210:	9301      	str	r3, [sp, #4]
 8002212:	4b0f      	ldr	r3, [pc, #60]	@ (8002250 <led_force_blink+0x9c>)
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	4613      	mov	r3, r2
 8002218:	f06f 0203 	mvn.w	r2, #3
 800221c:	2164      	movs	r1, #100	@ 0x64
 800221e:	2001      	movs	r0, #1
 8002220:	f000 fb02 	bl	8002828 <log_event_auto>
        led_force_off(led);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f7ff ff4d 	bl	80020c4 <led_force_off>
        return;
 800222a:	e00a      	b.n	8002242 <led_force_blink+0x8e>
    }
    led->mode = LED_MODE_BLINK;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2202      	movs	r2, #2
 8002230:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = freq_centi_hz;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	887a      	ldrh	r2, [r7, #2]
 8002236:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	735a      	strb	r2, [r3, #13]
 800223e:	e000      	b.n	8002242 <led_force_blink+0x8e>
        return;
 8002240:	bf00      	nop
}
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	08011d14 	.word	0x08011d14
 800224c:	08011d80 	.word	0x08011d80
 8002250:	08011d78 	.word	0x08011d78

08002254 <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	460b      	mov	r3, r1
 800225e:	70fb      	strb	r3, [r7, #3]
 8002260:	4613      	mov	r3, r2
 8002262:	803b      	strh	r3, [r7, #0]
    if (!led)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d026      	beq.n	80022b8 <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 800226a:	78fb      	ldrb	r3, [r7, #3]
 800226c:	2b02      	cmp	r3, #2
 800226e:	d901      	bls.n	8002274 <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 8002270:	2300      	movs	r3, #0
 8002272:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002274:	f3ef 8310 	mrs	r3, PRIMASK
 8002278:	60bb      	str	r3, [r7, #8]
  return(result);
 800227a:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 800227c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800227e:	b672      	cpsid	i
}
 8002280:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 8002282:	78fb      	ldrb	r3, [r7, #3]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d103      	bne.n	8002290 <led_apply_config+0x3c>
        led_force_on(led);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f7ff ff57 	bl	800213c <led_force_on>
 800228e:	e00e      	b.n	80022ae <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 8002290:	78fb      	ldrb	r3, [r7, #3]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d108      	bne.n	80022a8 <led_apply_config+0x54>
 8002296:	883b      	ldrh	r3, [r7, #0]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d005      	beq.n	80022a8 <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 800229c:	883b      	ldrh	r3, [r7, #0]
 800229e:	4619      	mov	r1, r3
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f7ff ff87 	bl	80021b4 <led_force_blink>
 80022a6:	e002      	b.n	80022ae <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f7ff ff0b 	bl	80020c4 <led_force_off>
    }

    if (primask == 0u) {
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d102      	bne.n	80022ba <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 80022b4:	b662      	cpsie	i
}
 80022b6:	e000      	b.n	80022ba <led_apply_config+0x66>
        return;
 80022b8:	bf00      	nop
        __enable_irq();
    }
}
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
    if (g_pwm_running)
 80022c6:	4b0b      	ldr	r3, [pc, #44]	@ (80022f4 <led_pwm_start+0x34>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <led_pwm_start+0x12>
        return HAL_OK;
 80022ce:	2300      	movs	r3, #0
 80022d0:	e00c      	b.n	80022ec <led_pwm_start+0x2c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80022d2:	2100      	movs	r1, #0
 80022d4:	4808      	ldr	r0, [pc, #32]	@ (80022f8 <led_pwm_start+0x38>)
 80022d6:	f00a febb 	bl	800d050 <HAL_TIM_PWM_Start>
 80022da:	4603      	mov	r3, r0
 80022dc:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d102      	bne.n	80022ea <led_pwm_start+0x2a>
        g_pwm_running = 1u;
 80022e4:	4b03      	ldr	r3, [pc, #12]	@ (80022f4 <led_pwm_start+0x34>)
 80022e6:	2201      	movs	r2, #1
 80022e8:	701a      	strb	r2, [r3, #0]
    }
    return st;
 80022ea:	79fb      	ldrb	r3, [r7, #7]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3708      	adds	r7, #8
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	200000d2 	.word	0x200000d2
 80022f8:	20004e10 	.word	0x20004e10

080022fc <led_pwm_stop>:

static HAL_StatusTypeDef led_pwm_stop(void) {
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
    if (!g_pwm_running)
 8002302:	4b17      	ldr	r3, [pc, #92]	@ (8002360 <led_pwm_stop+0x64>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d101      	bne.n	800230e <led_pwm_stop+0x12>
        return HAL_OK;
 800230a:	2300      	movs	r3, #0
 800230c:	e024      	b.n	8002358 <led_pwm_stop+0x5c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 800230e:	2100      	movs	r1, #0
 8002310:	4814      	ldr	r0, [pc, #80]	@ (8002364 <led_pwm_stop+0x68>)
 8002312:	f00b f84d 	bl	800d3b0 <HAL_TIM_PWM_Stop>
 8002316:	4603      	mov	r3, r0
 8002318:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Stop(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 800231a:	79fb      	ldrb	r3, [r7, #7]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d11a      	bne.n	8002356 <led_pwm_stop+0x5a>
        __HAL_TIM_DISABLE(&htim15);
 8002320:	4b10      	ldr	r3, [pc, #64]	@ (8002364 <led_pwm_stop+0x68>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6a1a      	ldr	r2, [r3, #32]
 8002326:	f241 1311 	movw	r3, #4369	@ 0x1111
 800232a:	4013      	ands	r3, r2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d10f      	bne.n	8002350 <led_pwm_stop+0x54>
 8002330:	4b0c      	ldr	r3, [pc, #48]	@ (8002364 <led_pwm_stop+0x68>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6a1a      	ldr	r2, [r3, #32]
 8002336:	f240 4344 	movw	r3, #1092	@ 0x444
 800233a:	4013      	ands	r3, r2
 800233c:	2b00      	cmp	r3, #0
 800233e:	d107      	bne.n	8002350 <led_pwm_stop+0x54>
 8002340:	4b08      	ldr	r3, [pc, #32]	@ (8002364 <led_pwm_stop+0x68>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	4b07      	ldr	r3, [pc, #28]	@ (8002364 <led_pwm_stop+0x68>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 0201 	bic.w	r2, r2, #1
 800234e:	601a      	str	r2, [r3, #0]
        g_pwm_running = 0u;
 8002350:	4b03      	ldr	r3, [pc, #12]	@ (8002360 <led_pwm_stop+0x64>)
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8002356:	79fb      	ldrb	r3, [r7, #7]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	200000d2 	.word	0x200000d2
 8002364:	20004e10 	.word	0x20004e10

08002368 <led_service_init>:

void led_service_init(void) {
 8002368:	b580      	push	{r7, lr}
 800236a:	b08a      	sub	sp, #40	@ 0x28
 800236c:	af02      	add	r7, sp, #8
    g_pwm_running = 0u;
 800236e:	4b42      	ldr	r3, [pc, #264]	@ (8002478 <led_service_init+0x110>)
 8002370:	2200      	movs	r2, #0
 8002372:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002374:	2300      	movs	r3, #0
 8002376:	61fb      	str	r3, [r7, #28]
 8002378:	e02d      	b.n	80023d6 <led_service_init+0x6e>
        led_gpio_config_output(&g_leds[i]);
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	011b      	lsls	r3, r3, #4
 800237e:	4a3f      	ldr	r2, [pc, #252]	@ (800247c <led_service_init+0x114>)
 8002380:	4413      	add	r3, r2
 8002382:	4618      	mov	r0, r3
 8002384:	f7ff fd42 	bl	8001e0c <led_gpio_config_output>
        HAL_GPIO_WritePin(g_leds[i].port, g_leds[i].pin, LED_GPIO_OFF_LEVEL);
 8002388:	4a3c      	ldr	r2, [pc, #240]	@ (800247c <led_service_init+0x114>)
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	011b      	lsls	r3, r3, #4
 800238e:	4413      	add	r3, r2
 8002390:	6818      	ldr	r0, [r3, #0]
 8002392:	4a3a      	ldr	r2, [pc, #232]	@ (800247c <led_service_init+0x114>)
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	4413      	add	r3, r2
 800239a:	3304      	adds	r3, #4
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	2200      	movs	r2, #0
 80023a0:	4619      	mov	r1, r3
 80023a2:	f006 fe91 	bl	80090c8 <HAL_GPIO_WritePin>
        g_leds[i].mode = LED_MODE_OFF;
 80023a6:	4a35      	ldr	r2, [pc, #212]	@ (800247c <led_service_init+0x114>)
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	011b      	lsls	r3, r3, #4
 80023ac:	4413      	add	r3, r2
 80023ae:	330c      	adds	r3, #12
 80023b0:	2200      	movs	r2, #0
 80023b2:	701a      	strb	r2, [r3, #0]
        g_leds[i].frequency_centi_hz = 0u;
 80023b4:	4a31      	ldr	r2, [pc, #196]	@ (800247c <led_service_init+0x114>)
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	011b      	lsls	r3, r3, #4
 80023ba:	4413      	add	r3, r2
 80023bc:	330e      	adds	r3, #14
 80023be:	2200      	movs	r2, #0
 80023c0:	801a      	strh	r2, [r3, #0]
        g_leds[i].is_on = 0u;
 80023c2:	4a2e      	ldr	r2, [pc, #184]	@ (800247c <led_service_init+0x114>)
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	011b      	lsls	r3, r3, #4
 80023c8:	4413      	add	r3, r2
 80023ca:	330d      	adds	r3, #13
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	3301      	adds	r3, #1
 80023d4:	61fb      	str	r3, [r7, #28]
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d0ce      	beq.n	800237a <led_service_init+0x12>
    }

    if (htim15.Instance != TIM15) {
 80023dc:	4b28      	ldr	r3, [pc, #160]	@ (8002480 <led_service_init+0x118>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a28      	ldr	r2, [pc, #160]	@ (8002484 <led_service_init+0x11c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d001      	beq.n	80023ea <led_service_init+0x82>
        MX_TIM15_Init();
 80023e6:	f005 fc4f 	bl	8007c88 <MX_TIM15_Init>
    }

    if (HAL_TIM_PWM_Init(&htim15) != HAL_OK) {
 80023ea:	4825      	ldr	r0, [pc, #148]	@ (8002480 <led_service_init+0x118>)
 80023ec:	f00a fd1c 	bl	800ce28 <HAL_TIM_PWM_Init>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d00c      	beq.n	8002410 <led_service_init+0xa8>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao inicializar PWM do TIM15");
 80023f6:	4a24      	ldr	r2, [pc, #144]	@ (8002488 <led_service_init+0x120>)
 80023f8:	4b24      	ldr	r3, [pc, #144]	@ (800248c <led_service_init+0x124>)
 80023fa:	9301      	str	r3, [sp, #4]
 80023fc:	4b24      	ldr	r3, [pc, #144]	@ (8002490 <led_service_init+0x128>)
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	4613      	mov	r3, r2
 8002402:	f06f 0203 	mvn.w	r2, #3
 8002406:	2164      	movs	r1, #100	@ 0x64
 8002408:	2001      	movs	r0, #1
 800240a:	f000 fa0d 	bl	8002828 <log_event_auto>
        return;
 800240e:	e02f      	b.n	8002470 <led_service_init+0x108>
    }

    TIM_OC_InitTypeDef oc = {0};
 8002410:	463b      	mov	r3, r7
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	605a      	str	r2, [r3, #4]
 8002418:	609a      	str	r2, [r3, #8]
 800241a:	60da      	str	r2, [r3, #12]
 800241c:	611a      	str	r2, [r3, #16]
 800241e:	615a      	str	r2, [r3, #20]
 8002420:	619a      	str	r2, [r3, #24]
    oc.OCMode = TIM_OCMODE_PWM1;
 8002422:	2360      	movs	r3, #96	@ 0x60
 8002424:	603b      	str	r3, [r7, #0]
#if LED_ACTIVE_HIGH
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002426:	2300      	movs	r3, #0
 8002428:	60bb      	str	r3, [r7, #8]
    oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
#else
    oc.OCPolarity = TIM_OCPOLARITY_LOW;
    oc.OCNPolarity = TIM_OCNPOLARITY_LOW;
#endif
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 800242e:	2300      	movs	r3, #0
 8002430:	613b      	str	r3, [r7, #16]
    oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
    oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002436:	2300      	movs	r3, #0
 8002438:	61bb      	str	r3, [r7, #24]
    oc.Pulse = 0u;
 800243a:	2300      	movs	r3, #0
 800243c:	607b      	str	r3, [r7, #4]

    if (HAL_TIM_PWM_ConfigChannel(&htim15, &oc, TIM_CHANNEL_1) != HAL_OK) {
 800243e:	463b      	mov	r3, r7
 8002440:	2200      	movs	r2, #0
 8002442:	4619      	mov	r1, r3
 8002444:	480e      	ldr	r0, [pc, #56]	@ (8002480 <led_service_init+0x118>)
 8002446:	f00b fc6f 	bl	800dd28 <HAL_TIM_PWM_ConfigChannel>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d00c      	beq.n	800246a <led_service_init+0x102>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao configurar canal PWM do TIM15");
 8002450:	4a0d      	ldr	r2, [pc, #52]	@ (8002488 <led_service_init+0x120>)
 8002452:	4b10      	ldr	r3, [pc, #64]	@ (8002494 <led_service_init+0x12c>)
 8002454:	9301      	str	r3, [sp, #4]
 8002456:	4b0e      	ldr	r3, [pc, #56]	@ (8002490 <led_service_init+0x128>)
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	4613      	mov	r3, r2
 800245c:	f06f 0203 	mvn.w	r2, #3
 8002460:	2164      	movs	r1, #100	@ 0x64
 8002462:	2001      	movs	r0, #1
 8002464:	f000 f9e0 	bl	8002828 <log_event_auto>
        return;
 8002468:	e002      	b.n	8002470 <led_service_init+0x108>
    }

    led_force_off(&g_leds[0]);
 800246a:	4804      	ldr	r0, [pc, #16]	@ (800247c <led_service_init+0x114>)
 800246c:	f7ff fe2a 	bl	80020c4 <led_force_off>
}
 8002470:	3720      	adds	r7, #32
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	200000d2 	.word	0x200000d2
 800247c:	20000000 	.word	0x20000000
 8002480:	20004e10 	.word	0x20004e10
 8002484:	40014000 	.word	0x40014000
 8002488:	08011d14 	.word	0x08011d14
 800248c:	08011da0 	.word	0x08011da0
 8002490:	08011d78 	.word	0x08011d78
 8002494:	08011dc4 	.word	0x08011dc4

08002498 <led_on_led_ctrl>:

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8002498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800249a:	b097      	sub	sp, #92	@ 0x5c
 800249c:	af0a      	add	r7, sp, #40	@ 0x28
 800249e:	6178      	str	r0, [r7, #20]
 80024a0:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f000 80d2 	beq.w	800264e <led_on_led_ctrl+0x1b6>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	2b08      	cmp	r3, #8
 80024ae:	d902      	bls.n	80024b6 <led_on_led_ctrl+0x1e>
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80024b4:	d90e      	bls.n	80024d4 <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 80024b6:	4a68      	ldr	r2, [pc, #416]	@ (8002658 <led_on_led_ctrl+0x1c0>)
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	9302      	str	r3, [sp, #8]
 80024bc:	4b67      	ldr	r3, [pc, #412]	@ (800265c <led_on_led_ctrl+0x1c4>)
 80024be:	9301      	str	r3, [sp, #4]
 80024c0:	4b67      	ldr	r3, [pc, #412]	@ (8002660 <led_on_led_ctrl+0x1c8>)
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	4613      	mov	r3, r2
 80024c6:	f06f 0203 	mvn.w	r2, #3
 80024ca:	2164      	movs	r1, #100	@ 0x64
 80024cc:	2001      	movs	r0, #1
 80024ce:	f000 f9ab 	bl	8002828 <log_event_auto>
        return;
 80024d2:	e0bd      	b.n	8002650 <led_on_led_ctrl+0x1b8>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 80024d4:	f107 031c 	add.w	r3, r7, #28
 80024d8:	461a      	mov	r2, r3
 80024da:	6939      	ldr	r1, [r7, #16]
 80024dc:	6978      	ldr	r0, [r7, #20]
 80024de:	f7fe f988 	bl	80007f2 <led_ctrl_req_decoder>
 80024e2:	4603      	mov	r3, r0
 80024e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 80024e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d00f      	beq.n	8002510 <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 80024f0:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80024f4:	4958      	ldr	r1, [pc, #352]	@ (8002658 <led_on_led_ctrl+0x1c0>)
 80024f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80024fa:	9302      	str	r3, [sp, #8]
 80024fc:	4b59      	ldr	r3, [pc, #356]	@ (8002664 <led_on_led_ctrl+0x1cc>)
 80024fe:	9301      	str	r3, [sp, #4]
 8002500:	4b59      	ldr	r3, [pc, #356]	@ (8002668 <led_on_led_ctrl+0x1d0>)
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	460b      	mov	r3, r1
 8002506:	2164      	movs	r1, #100	@ 0x64
 8002508:	2001      	movs	r0, #1
 800250a:	f000 f98d 	bl	8002828 <log_event_auto>
        return;
 800250e:	e09f      	b.n	8002650 <led_on_led_ctrl+0x1b8>
    }

    const uint8_t requested_mask = req.ledMask;
 8002510:	7f7b      	ldrb	r3, [r7, #29]
 8002512:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 8002516:	2301      	movs	r3, #1
 8002518:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 800251c:	2300      	movs	r3, #0
 800251e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 8002522:	2300      	movs	r3, #0
 8002524:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002528:	2300      	movs	r3, #0
 800252a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800252c:	e02d      	b.n	800258a <led_on_led_ctrl+0xf2>
        uint8_t mask_bit = LED_MASK_LED1;
 800252e:	2301      	movs	r3, #1
 8002530:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 8002534:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002538:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800253c:	4013      	ands	r3, r2
 800253e:	b2db      	uxtb	r3, r3
 8002540:	2b00      	cmp	r3, #0
 8002542:	d01e      	beq.n	8002582 <led_on_led_ctrl+0xea>
            continue;
        }
        ack_mask |= mask_bit;
 8002544:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002548:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800254c:	4313      	orrs	r3, r2
 800254e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 8002552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002554:	011b      	lsls	r3, r3, #4
 8002556:	4a45      	ldr	r2, [pc, #276]	@ (800266c <led_on_led_ctrl+0x1d4>)
 8002558:	1898      	adds	r0, r3, r2
 800255a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	3320      	adds	r3, #32
 8002560:	f107 0210 	add.w	r2, r7, #16
 8002564:	4413      	add	r3, r2
 8002566:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 800256a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	3320      	adds	r3, #32
 8002570:	f107 0210 	add.w	r2, r7, #16
 8002574:	4413      	add	r3, r2
 8002576:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800257a:	461a      	mov	r2, r3
 800257c:	f7ff fe6a 	bl	8002254 <led_apply_config>
 8002580:	e000      	b.n	8002584 <led_on_led_ctrl+0xec>
            continue;
 8002582:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002586:	3301      	adds	r3, #1
 8002588:	62bb      	str	r3, [r7, #40]	@ 0x28
 800258a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0ce      	beq.n	800252e <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 8002590:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002594:	43db      	mvns	r3, r3
 8002596:	b2da      	uxtb	r2, r3
 8002598:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800259c:	4013      	ands	r3, r2
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <led_on_led_ctrl+0x114>
        status = PROTO_WARN;
 80025a4:	2301      	movs	r3, #1
 80025a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80025aa:	e00a      	b.n	80025c2 <led_on_led_ctrl+0x12a>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 80025ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d106      	bne.n	80025c2 <led_on_led_ctrl+0x12a>
 80025b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d002      	beq.n	80025c2 <led_on_led_ctrl+0x12a>
        status = PROTO_WARN;
 80025bc:	2301      	movs	r3, #1
 80025be:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 80025c2:	7f3b      	ldrb	r3, [r7, #28]
 80025c4:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80025c8:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fc6b 	bl	8001ea8 <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 80025d2:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80025d6:	4e20      	ldr	r6, [pc, #128]	@ (8002658 <led_on_led_ctrl+0x1c0>)
 80025d8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80025dc:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80025e0:	4b22      	ldr	r3, [pc, #136]	@ (800266c <led_on_led_ctrl+0x1d4>)
 80025e2:	7b1b      	ldrb	r3, [r3, #12]
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	4b21      	ldr	r3, [pc, #132]	@ (800266c <led_on_led_ctrl+0x1d4>)
 80025e8:	89db      	ldrh	r3, [r3, #14]
 80025ea:	4821      	ldr	r0, [pc, #132]	@ (8002670 <led_on_led_ctrl+0x1d8>)
 80025ec:	fba0 0303 	umull	r0, r3, r0, r3
 80025f0:	095b      	lsrs	r3, r3, #5
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	4b1d      	ldr	r3, [pc, #116]	@ (800266c <led_on_led_ctrl+0x1d4>)
 80025f8:	89db      	ldrh	r3, [r3, #14]
 80025fa:	481d      	ldr	r0, [pc, #116]	@ (8002670 <led_on_led_ctrl+0x1d8>)
 80025fc:	fba0 5003 	umull	r5, r0, r0, r3
 8002600:	0940      	lsrs	r0, r0, #5
 8002602:	2564      	movs	r5, #100	@ 0x64
 8002604:	fb05 f000 	mul.w	r0, r5, r0
 8002608:	1a1b      	subs	r3, r3, r0
 800260a:	b29b      	uxth	r3, r3
 800260c:	461d      	mov	r5, r3
 800260e:	4b17      	ldr	r3, [pc, #92]	@ (800266c <led_on_led_ctrl+0x1d4>)
 8002610:	7b5b      	ldrb	r3, [r3, #13]
 8002612:	607b      	str	r3, [r7, #4]
 8002614:	4b17      	ldr	r3, [pc, #92]	@ (8002674 <led_on_led_ctrl+0x1dc>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261a:	3301      	adds	r3, #1
 800261c:	4815      	ldr	r0, [pc, #84]	@ (8002674 <led_on_led_ctrl+0x1dc>)
 800261e:	6800      	ldr	r0, [r0, #0]
 8002620:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002622:	9009      	str	r0, [sp, #36]	@ 0x24
 8002624:	9308      	str	r3, [sp, #32]
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	9007      	str	r0, [sp, #28]
 800262a:	9506      	str	r5, [sp, #24]
 800262c:	68b8      	ldr	r0, [r7, #8]
 800262e:	9005      	str	r0, [sp, #20]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	9304      	str	r3, [sp, #16]
 8002634:	9103      	str	r1, [sp, #12]
 8002636:	9202      	str	r2, [sp, #8]
 8002638:	4b0f      	ldr	r3, [pc, #60]	@ (8002678 <led_on_led_ctrl+0x1e0>)
 800263a:	9301      	str	r3, [sp, #4]
 800263c:	4b0f      	ldr	r3, [pc, #60]	@ (800267c <led_on_led_ctrl+0x1e4>)
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	4633      	mov	r3, r6
 8002642:	4622      	mov	r2, r4
 8002644:	2102      	movs	r1, #2
 8002646:	2001      	movs	r0, #1
 8002648:	f000 f8ee 	bl	8002828 <log_event_auto>
 800264c:	e000      	b.n	8002650 <led_on_led_ctrl+0x1b8>
        return;
 800264e:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
 8002650:	3734      	adds	r7, #52	@ 0x34
 8002652:	46bd      	mov	sp, r7
 8002654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002656:	bf00      	nop
 8002658:	08011d14 	.word	0x08011d14
 800265c:	08011dec 	.word	0x08011dec
 8002660:	08011e08 	.word	0x08011e08
 8002664:	08011e0c 	.word	0x08011e0c
 8002668:	08011e30 	.word	0x08011e30
 800266c:	20000000 	.word	0x20000000
 8002670:	51eb851f 	.word	0x51eb851f
 8002674:	20004e10 	.word	0x20004e10
 8002678:	08011e38 	.word	0x08011e38
 800267c:	08011e88 	.word	0x08011e88

08002680 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002688:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800268c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002690:	f003 0301 	and.w	r3, r3, #1
 8002694:	2b00      	cmp	r3, #0
 8002696:	d013      	beq.n	80026c0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002698:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800269c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80026a0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00b      	beq.n	80026c0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80026a8:	e000      	b.n	80026ac <ITM_SendChar+0x2c>
    {
      __NOP();
 80026aa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80026ac:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0f9      	beq.n	80026aa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80026b6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	b2d2      	uxtb	r2, r2
 80026be:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80026c0:	687b      	ldr	r3, [r7, #4]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
	...

080026d0 <log_service_init>:
// mesmo quando o SWO estiver habilitado.
#ifndef LOG_FORCE_UART
#define LOG_FORCE_UART 0
#endif

void log_service_init(void){
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
    // Garante stdout sem buffer para que o printf descarregue imediatamente na UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 80026d4:	4b04      	ldr	r3, [pc, #16]	@ (80026e8 <log_service_init+0x18>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6898      	ldr	r0, [r3, #8]
 80026da:	2300      	movs	r3, #0
 80026dc:	2202      	movs	r2, #2
 80026de:	2100      	movs	r1, #0
 80026e0:	f00e faa0 	bl	8010c24 <setvbuf>
}
 80026e4:	bf00      	nop
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	20000030 	.word	0x20000030

080026ec <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	603a      	str	r2, [r7, #0]
 80026f6:	71fb      	strb	r3, [r7, #7]
 80026f8:	460b      	mov	r3, r1
 80026fa:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 80026fc:	79f9      	ldrb	r1, [r7, #7]
 80026fe:	79ba      	ldrb	r2, [r7, #6]
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	4803      	ldr	r0, [pc, #12]	@ (8002710 <log_event_ids+0x24>)
 8002704:	f00e fa1e 	bl	8010b44 <iprintf>
}
 8002708:	bf00      	nop
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	08011e90 	.word	0x08011e90

08002714 <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <log_event_names+0x16>
 8002726:	4b0b      	ldr	r3, [pc, #44]	@ (8002754 <log_event_names+0x40>)
 8002728:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d101      	bne.n	8002734 <log_event_names+0x20>
 8002730:	4b08      	ldr	r3, [pc, #32]	@ (8002754 <log_event_names+0x40>)
 8002732:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <log_event_names+0x2a>
 800273a:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <log_event_names+0x40>)
 800273c:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68ba      	ldr	r2, [r7, #8]
 8002742:	68f9      	ldr	r1, [r7, #12]
 8002744:	4804      	ldr	r0, [pc, #16]	@ (8002758 <log_event_names+0x44>)
 8002746:	f00e f9fd 	bl	8010b44 <iprintf>
}
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	08011eb0 	.word	0x08011eb0
 8002758:	08011eb4 	.word	0x08011eb4

0800275c <log_swo_enabled>:

// Verifica em tempo de execução se o SWO/ITM está habilitado (porta 0).
static inline int log_swo_enabled(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002760:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <log_swo_enabled+0x4c>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002768:	2b00      	cmp	r3, #0
 800276a:	d017      	beq.n	800279c <log_swo_enabled+0x40>
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 800276c:	4b0f      	ldr	r3, [pc, #60]	@ (80027ac <log_swo_enabled+0x50>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 0320 	and.w	r3, r3, #32
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002774:	2b00      	cmp	r3, #0
 8002776:	d011      	beq.n	800279c <log_swo_enabled+0x40>
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002778:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800277c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002780:	f003 0301 	and.w	r3, r3, #1
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002784:	2b00      	cmp	r3, #0
 8002786:	d009      	beq.n	800279c <log_swo_enabled+0x40>
            (ITM->TER & (1UL << 0)));
 8002788:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800278c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002790:	f003 0301 	and.w	r3, r3, #1
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <log_swo_enabled+0x40>
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <log_swo_enabled+0x42>
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000edf0 	.word	0xe000edf0
 80027ac:	e0042000 	.word	0xe0042000

080027b0 <_write>:

// Retarget de printf: usa SWO quando disponível; senão, USART1.
int _write(int fd, char *ptr, int len)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
    if (fd != 1 && fd != 2)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d005      	beq.n	80027ce <_write+0x1e>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d002      	beq.n	80027ce <_write+0x1e>
        return -1;
 80027c8:	f04f 33ff 	mov.w	r3, #4294967295
 80027cc:	e026      	b.n	800281c <_write+0x6c>

    if (!LOG_FORCE_UART && log_swo_enabled()) {
 80027ce:	f7ff ffc5 	bl	800275c <log_swo_enabled>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d012      	beq.n	80027fe <_write+0x4e>
        // Envia sem desabilitar interrupções para não afetar o tempo do TIM6
        for (int i = 0; i < len; ++i) {
 80027d8:	2300      	movs	r3, #0
 80027da:	617b      	str	r3, [r7, #20]
 80027dc:	e009      	b.n	80027f2 <_write+0x42>
            ITM_SendChar((uint32_t)ptr[i]);
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	68ba      	ldr	r2, [r7, #8]
 80027e2:	4413      	add	r3, r2
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff ff4a 	bl	8002680 <ITM_SendChar>
        for (int i = 0; i < len; ++i) {
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	3301      	adds	r3, #1
 80027f0:	617b      	str	r3, [r7, #20]
 80027f2:	697a      	ldr	r2, [r7, #20]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	dbf1      	blt.n	80027de <_write+0x2e>
        }
        return len;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	e00e      	b.n	800281c <_write+0x6c>
    }

    // Fallback: UART1 síncrona
    if (HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, HAL_MAX_DELAY) == HAL_OK)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	b29a      	uxth	r2, r3
 8002802:	f04f 33ff 	mov.w	r3, #4294967295
 8002806:	68b9      	ldr	r1, [r7, #8]
 8002808:	4806      	ldr	r0, [pc, #24]	@ (8002824 <_write+0x74>)
 800280a:	f00d f93d 	bl	800fa88 <HAL_UART_Transmit>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d101      	bne.n	8002818 <_write+0x68>
        return len;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	e001      	b.n	800281c <_write+0x6c>
    return -1;
 8002818:	f04f 33ff 	mov.w	r3, #4294967295
}
 800281c:	4618      	mov	r0, r3
 800281e:	3718      	adds	r7, #24
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	20004e5c 	.word	0x20004e5c

08002828 <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 8002828:	b580      	push	{r7, lr}
 800282a:	b0a8      	sub	sp, #160	@ 0xa0
 800282c:	af00      	add	r7, sp, #0
 800282e:	60ba      	str	r2, [r7, #8]
 8002830:	607b      	str	r3, [r7, #4]
 8002832:	4603      	mov	r3, r0
 8002834:	73fb      	strb	r3, [r7, #15]
 8002836:	460b      	mov	r3, r1
 8002838:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 800283a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800283e:	2b00      	cmp	r3, #0
 8002840:	d010      	beq.n	8002864 <log_event_auto+0x3c>
 8002842:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d00b      	beq.n	8002864 <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 800284c:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8002850:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8002852:	f107 0018 	add.w	r0, r7, #24
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800285c:	2180      	movs	r1, #128	@ 0x80
 800285e:	f00e fb07 	bl	8010e70 <vsniprintf>
    if(fmt && fmt[0]){
 8002862:	e003      	b.n	800286c <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8002864:	233f      	movs	r3, #63	@ 0x3f
 8002866:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 8002868:	2300      	movs	r3, #0
 800286a:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <log_event_auto+0x4e>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	e000      	b.n	8002878 <log_event_auto+0x50>
 8002876:	4b0d      	ldr	r3, [pc, #52]	@ (80028ac <log_event_auto+0x84>)
 8002878:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 800287c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002880:	2b00      	cmp	r3, #0
 8002882:	d002      	beq.n	800288a <log_event_auto+0x62>
 8002884:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002888:	e000      	b.n	800288c <log_event_auto+0x64>
 800288a:	4b08      	ldr	r3, [pc, #32]	@ (80028ac <log_event_auto+0x84>)
 800288c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8002890:	f107 0318 	add.w	r3, r7, #24
 8002894:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002898:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800289c:	4804      	ldr	r0, [pc, #16]	@ (80028b0 <log_event_auto+0x88>)
 800289e:	f00e f951 	bl	8010b44 <iprintf>
}
 80028a2:	bf00      	nop
 80028a4:	37a0      	adds	r7, #160	@ 0xa0
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	08011eb0 	.word	0x08011eb0
 80028b0:	08011eb4 	.word	0x08011eb4

080028b4 <gpio_bsrr_set>:
    { GPIOB, GPIO_PIN_1, GPIOA, GPIO_PIN_2, GPIOD, GPIO_PIN_14,
      MOTION_ENCODER_TYPE_TIM, &htim5, NULL, 32u },
};

static inline void gpio_bsrr_set(GPIO_TypeDef *port, uint16_t pin)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	460b      	mov	r3, r1
 80028be:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d003      	beq.n	80028ce <gpio_bsrr_set+0x1a>
    port->BSRR = pin;
 80028c6:	887a      	ldrh	r2, [r7, #2]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	619a      	str	r2, [r3, #24]
 80028cc:	e000      	b.n	80028d0 <gpio_bsrr_set+0x1c>
    if (!port) return;
 80028ce:	bf00      	nop
}
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr

080028da <gpio_bsrr_reset>:
static inline void gpio_bsrr_reset(GPIO_TypeDef *port, uint16_t pin)
{
 80028da:	b480      	push	{r7}
 80028dc:	b083      	sub	sp, #12
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
 80028e2:	460b      	mov	r3, r1
 80028e4:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d004      	beq.n	80028f6 <gpio_bsrr_reset+0x1c>
    port->BSRR = ((uint32_t)pin) << 16u;
 80028ec:	887b      	ldrh	r3, [r7, #2]
 80028ee:	041a      	lsls	r2, r3, #16
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	619a      	str	r2, [r3, #24]
 80028f4:	e000      	b.n	80028f8 <gpio_bsrr_reset+0x1e>
    if (!port) return;
 80028f6:	bf00      	nop
}
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
	...

08002904 <motion_hw_init>:

void motion_hw_init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
    // Garante STEP baixo e drivers desabilitados
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 800290a:	2300      	movs	r3, #0
 800290c:	71fb      	strb	r3, [r7, #7]
 800290e:	e02b      	b.n	8002968 <motion_hw_init+0x64>
        gpio_bsrr_reset(g_axis[i].step_port, g_axis[i].step_pin);
 8002910:	79fa      	ldrb	r2, [r7, #7]
 8002912:	493d      	ldr	r1, [pc, #244]	@ (8002a08 <motion_hw_init+0x104>)
 8002914:	4613      	mov	r3, r2
 8002916:	00db      	lsls	r3, r3, #3
 8002918:	4413      	add	r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	6818      	ldr	r0, [r3, #0]
 8002920:	79fa      	ldrb	r2, [r7, #7]
 8002922:	4939      	ldr	r1, [pc, #228]	@ (8002a08 <motion_hw_init+0x104>)
 8002924:	4613      	mov	r3, r2
 8002926:	00db      	lsls	r3, r3, #3
 8002928:	4413      	add	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	3304      	adds	r3, #4
 8002930:	881b      	ldrh	r3, [r3, #0]
 8002932:	4619      	mov	r1, r3
 8002934:	f7ff ffd1 	bl	80028da <gpio_bsrr_reset>
        // Enable ativo em baixo: mantém alto (desabilitado)
        gpio_bsrr_set(g_axis[i].ena_port, g_axis[i].ena_pin);
 8002938:	79fa      	ldrb	r2, [r7, #7]
 800293a:	4933      	ldr	r1, [pc, #204]	@ (8002a08 <motion_hw_init+0x104>)
 800293c:	4613      	mov	r3, r2
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	4413      	add	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	440b      	add	r3, r1
 8002946:	3310      	adds	r3, #16
 8002948:	6818      	ldr	r0, [r3, #0]
 800294a:	79fa      	ldrb	r2, [r7, #7]
 800294c:	492e      	ldr	r1, [pc, #184]	@ (8002a08 <motion_hw_init+0x104>)
 800294e:	4613      	mov	r3, r2
 8002950:	00db      	lsls	r3, r3, #3
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	440b      	add	r3, r1
 8002958:	3314      	adds	r3, #20
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	4619      	mov	r1, r3
 800295e:	f7ff ffa9 	bl	80028b4 <gpio_bsrr_set>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002962:	79fb      	ldrb	r3, [r7, #7]
 8002964:	3301      	adds	r3, #1
 8002966:	71fb      	strb	r3, [r7, #7]
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	2b02      	cmp	r3, #2
 800296c:	d9d0      	bls.n	8002910 <motion_hw_init+0xc>
    }

    // Zera contadores e inicia encoders conforme o tipo de periférico
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 800296e:	2300      	movs	r3, #0
 8002970:	71bb      	strb	r3, [r7, #6]
 8002972:	e034      	b.n	80029de <motion_hw_init+0xda>
        const motion_axis_hw_t *axis = &g_axis[i];
 8002974:	79ba      	ldrb	r2, [r7, #6]
 8002976:	4613      	mov	r3, r2
 8002978:	00db      	lsls	r3, r3, #3
 800297a:	4413      	add	r3, r2
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4a22      	ldr	r2, [pc, #136]	@ (8002a08 <motion_hw_init+0x104>)
 8002980:	4413      	add	r3, r2
 8002982:	603b      	str	r3, [r7, #0]
        if (axis->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	7d9b      	ldrb	r3, [r3, #22]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d110      	bne.n	80029ae <motion_hw_init+0xaa>
            __HAL_TIM_SET_COUNTER(axis->tim, 0u);
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2200      	movs	r2, #0
 8002994:	625a      	str	r2, [r3, #36]	@ 0x24
            if (HAL_TIM_Encoder_Start(axis->tim, TIM_CHANNEL_ALL) != HAL_OK) {
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	213c      	movs	r1, #60	@ 0x3c
 800299c:	4618      	mov	r0, r3
 800299e:	f00a fffd 	bl	800d99c <HAL_TIM_Encoder_Start>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d017      	beq.n	80029d8 <motion_hw_init+0xd4>
                Error_Handler();
 80029a8:	f004 fe0e 	bl	80075c8 <Error_Handler>
 80029ac:	e014      	b.n	80029d8 <motion_hw_init+0xd4>
            }
        } else if (axis->encoder_type == MOTION_ENCODER_TYPE_LPTIM) {
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	7d9b      	ldrb	r3, [r3, #22]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d110      	bne.n	80029d8 <motion_hw_init+0xd4>
            (void)HAL_LPTIM_Encoder_Stop(axis->lptim);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f006 fe7e 	bl	80096bc <HAL_LPTIM_Encoder_Stop>
            if (HAL_LPTIM_Encoder_Start(axis->lptim, LPTIM_ENCODER_PERIOD) != HAL_OK) {
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	69db      	ldr	r3, [r3, #28]
 80029c4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80029c8:	4618      	mov	r0, r3
 80029ca:	f006 fded 	bl	80095a8 <HAL_LPTIM_Encoder_Start>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <motion_hw_init+0xd4>
                Error_Handler();
 80029d4:	f004 fdf8 	bl	80075c8 <Error_Handler>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 80029d8:	79bb      	ldrb	r3, [r7, #6]
 80029da:	3301      	adds	r3, #1
 80029dc:	71bb      	strb	r3, [r7, #6]
 80029de:	79bb      	ldrb	r3, [r7, #6]
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d9c7      	bls.n	8002974 <motion_hw_init+0x70>
#endif
        }
    }

    // Mantém os EN dos eixos Y (1) e Z (2) ativados (nível baixo) conforme solicitado
    gpio_bsrr_reset(g_axis[1].ena_port, g_axis[1].ena_pin);
 80029e4:	4b09      	ldr	r3, [pc, #36]	@ (8002a0c <motion_hw_init+0x108>)
 80029e6:	2220      	movs	r2, #32
 80029e8:	4611      	mov	r1, r2
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff ff75 	bl	80028da <gpio_bsrr_reset>
    gpio_bsrr_reset(g_axis[2].ena_port, g_axis[2].ena_pin);
 80029f0:	4b07      	ldr	r3, [pc, #28]	@ (8002a10 <motion_hw_init+0x10c>)
 80029f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80029f6:	4611      	mov	r1, r2
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff6e 	bl	80028da <gpio_bsrr_reset>
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	080124f4 	.word	0x080124f4
 8002a0c:	48000800 	.word	0x48000800
 8002a10:	48000c00 	.word	0x48000c00

08002a14 <motion_hw_set_dir>:

void motion_hw_set_dir(uint8_t axis, uint8_t dir)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	460a      	mov	r2, r1
 8002a1e:	71fb      	strb	r3, [r7, #7]
 8002a20:	4613      	mov	r3, r2
 8002a22:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002a24:	79fb      	ldrb	r3, [r7, #7]
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d82e      	bhi.n	8002a88 <motion_hw_set_dir+0x74>
    if (dir) gpio_bsrr_set(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002a2a:	79bb      	ldrb	r3, [r7, #6]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d015      	beq.n	8002a5c <motion_hw_set_dir+0x48>
 8002a30:	79fa      	ldrb	r2, [r7, #7]
 8002a32:	4917      	ldr	r1, [pc, #92]	@ (8002a90 <motion_hw_set_dir+0x7c>)
 8002a34:	4613      	mov	r3, r2
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	4413      	add	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	440b      	add	r3, r1
 8002a3e:	3308      	adds	r3, #8
 8002a40:	6818      	ldr	r0, [r3, #0]
 8002a42:	79fa      	ldrb	r2, [r7, #7]
 8002a44:	4912      	ldr	r1, [pc, #72]	@ (8002a90 <motion_hw_set_dir+0x7c>)
 8002a46:	4613      	mov	r3, r2
 8002a48:	00db      	lsls	r3, r3, #3
 8002a4a:	4413      	add	r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	440b      	add	r3, r1
 8002a50:	330c      	adds	r3, #12
 8002a52:	881b      	ldrh	r3, [r3, #0]
 8002a54:	4619      	mov	r1, r3
 8002a56:	f7ff ff2d 	bl	80028b4 <gpio_bsrr_set>
 8002a5a:	e016      	b.n	8002a8a <motion_hw_set_dir+0x76>
    else     gpio_bsrr_reset(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002a5c:	79fa      	ldrb	r2, [r7, #7]
 8002a5e:	490c      	ldr	r1, [pc, #48]	@ (8002a90 <motion_hw_set_dir+0x7c>)
 8002a60:	4613      	mov	r3, r2
 8002a62:	00db      	lsls	r3, r3, #3
 8002a64:	4413      	add	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	3308      	adds	r3, #8
 8002a6c:	6818      	ldr	r0, [r3, #0]
 8002a6e:	79fa      	ldrb	r2, [r7, #7]
 8002a70:	4907      	ldr	r1, [pc, #28]	@ (8002a90 <motion_hw_set_dir+0x7c>)
 8002a72:	4613      	mov	r3, r2
 8002a74:	00db      	lsls	r3, r3, #3
 8002a76:	4413      	add	r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	440b      	add	r3, r1
 8002a7c:	330c      	adds	r3, #12
 8002a7e:	881b      	ldrh	r3, [r3, #0]
 8002a80:	4619      	mov	r1, r3
 8002a82:	f7ff ff2a 	bl	80028da <gpio_bsrr_reset>
 8002a86:	e000      	b.n	8002a8a <motion_hw_set_dir+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002a88:	bf00      	nop
}
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	080124f4 	.word	0x080124f4

08002a94 <motion_hw_enable>:

void motion_hw_enable(uint8_t axis, uint8_t enable)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	460a      	mov	r2, r1
 8002a9e:	71fb      	strb	r3, [r7, #7]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002aa4:	79fb      	ldrb	r3, [r7, #7]
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d82e      	bhi.n	8002b08 <motion_hw_enable+0x74>
    // Enable ativo em baixo: enable=1 -> força baixo
    if (enable) gpio_bsrr_reset(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002aaa:	79bb      	ldrb	r3, [r7, #6]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d015      	beq.n	8002adc <motion_hw_enable+0x48>
 8002ab0:	79fa      	ldrb	r2, [r7, #7]
 8002ab2:	4917      	ldr	r1, [pc, #92]	@ (8002b10 <motion_hw_enable+0x7c>)
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	00db      	lsls	r3, r3, #3
 8002ab8:	4413      	add	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	440b      	add	r3, r1
 8002abe:	3310      	adds	r3, #16
 8002ac0:	6818      	ldr	r0, [r3, #0]
 8002ac2:	79fa      	ldrb	r2, [r7, #7]
 8002ac4:	4912      	ldr	r1, [pc, #72]	@ (8002b10 <motion_hw_enable+0x7c>)
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	4413      	add	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	3314      	adds	r3, #20
 8002ad2:	881b      	ldrh	r3, [r3, #0]
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	f7ff ff00 	bl	80028da <gpio_bsrr_reset>
 8002ada:	e016      	b.n	8002b0a <motion_hw_enable+0x76>
    else        gpio_bsrr_set(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002adc:	79fa      	ldrb	r2, [r7, #7]
 8002ade:	490c      	ldr	r1, [pc, #48]	@ (8002b10 <motion_hw_enable+0x7c>)
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	00db      	lsls	r3, r3, #3
 8002ae4:	4413      	add	r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	3310      	adds	r3, #16
 8002aec:	6818      	ldr	r0, [r3, #0]
 8002aee:	79fa      	ldrb	r2, [r7, #7]
 8002af0:	4907      	ldr	r1, [pc, #28]	@ (8002b10 <motion_hw_enable+0x7c>)
 8002af2:	4613      	mov	r3, r2
 8002af4:	00db      	lsls	r3, r3, #3
 8002af6:	4413      	add	r3, r2
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	440b      	add	r3, r1
 8002afc:	3314      	adds	r3, #20
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	4619      	mov	r1, r3
 8002b02:	f7ff fed7 	bl	80028b4 <gpio_bsrr_set>
 8002b06:	e000      	b.n	8002b0a <motion_hw_enable+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b08:	bf00      	nop
}
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	080124f4 	.word	0x080124f4

08002b14 <motion_hw_step_high>:

void motion_hw_step_high(uint8_t axis)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d814      	bhi.n	8002b4e <motion_hw_step_high+0x3a>
    gpio_bsrr_set(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002b24:	79fa      	ldrb	r2, [r7, #7]
 8002b26:	490c      	ldr	r1, [pc, #48]	@ (8002b58 <motion_hw_step_high+0x44>)
 8002b28:	4613      	mov	r3, r2
 8002b2a:	00db      	lsls	r3, r3, #3
 8002b2c:	4413      	add	r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	6818      	ldr	r0, [r3, #0]
 8002b34:	79fa      	ldrb	r2, [r7, #7]
 8002b36:	4908      	ldr	r1, [pc, #32]	@ (8002b58 <motion_hw_step_high+0x44>)
 8002b38:	4613      	mov	r3, r2
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	4413      	add	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	3304      	adds	r3, #4
 8002b44:	881b      	ldrh	r3, [r3, #0]
 8002b46:	4619      	mov	r1, r3
 8002b48:	f7ff feb4 	bl	80028b4 <gpio_bsrr_set>
 8002b4c:	e000      	b.n	8002b50 <motion_hw_step_high+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b4e:	bf00      	nop
}
 8002b50:	3708      	adds	r7, #8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	080124f4 	.word	0x080124f4

08002b5c <motion_hw_step_low>:
void motion_hw_step_low(uint8_t axis)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	4603      	mov	r3, r0
 8002b64:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b66:	79fb      	ldrb	r3, [r7, #7]
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d814      	bhi.n	8002b96 <motion_hw_step_low+0x3a>
    gpio_bsrr_reset(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002b6c:	79fa      	ldrb	r2, [r7, #7]
 8002b6e:	490c      	ldr	r1, [pc, #48]	@ (8002ba0 <motion_hw_step_low+0x44>)
 8002b70:	4613      	mov	r3, r2
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	4413      	add	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	440b      	add	r3, r1
 8002b7a:	6818      	ldr	r0, [r3, #0]
 8002b7c:	79fa      	ldrb	r2, [r7, #7]
 8002b7e:	4908      	ldr	r1, [pc, #32]	@ (8002ba0 <motion_hw_step_low+0x44>)
 8002b80:	4613      	mov	r3, r2
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	4413      	add	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	4619      	mov	r1, r3
 8002b90:	f7ff fea3 	bl	80028da <gpio_bsrr_reset>
 8002b94:	e000      	b.n	8002b98 <motion_hw_step_low+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b96:	bf00      	nop
}
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	080124f4 	.word	0x080124f4

08002ba4 <motion_hw_encoder_read_raw>:

uint32_t motion_hw_encoder_read_raw(uint8_t axis)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0;
 8002bae:	79fb      	ldrb	r3, [r7, #7]
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d901      	bls.n	8002bb8 <motion_hw_encoder_read_raw+0x14>
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	e015      	b.n	8002be4 <motion_hw_encoder_read_raw+0x40>
    const motion_axis_hw_t *hw = &g_axis[axis];
 8002bb8:	79fa      	ldrb	r2, [r7, #7]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	00db      	lsls	r3, r3, #3
 8002bbe:	4413      	add	r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	4a0b      	ldr	r2, [pc, #44]	@ (8002bf0 <motion_hw_encoder_read_raw+0x4c>)
 8002bc4:	4413      	add	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
    if (hw->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	7d9b      	ldrb	r3, [r3, #22]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d104      	bne.n	8002bda <motion_hw_encoder_read_raw+0x36>
        return (uint32_t)__HAL_TIM_GET_COUNTER(hw->tim);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd8:	e004      	b.n	8002be4 <motion_hw_encoder_read_raw+0x40>
    } else {
        return (uint32_t)(hw->lptim->Instance->CNT & 0xFFFFu);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	b29b      	uxth	r3, r3
    }
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	080124f4 	.word	0x080124f4

08002bf4 <motion_hw_encoder_bits>:

uint8_t motion_hw_encoder_bits(uint8_t axis)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0u;
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d901      	bls.n	8002c08 <motion_hw_encoder_bits+0x14>
 8002c04:	2300      	movs	r3, #0
 8002c06:	e008      	b.n	8002c1a <motion_hw_encoder_bits+0x26>
    return g_axis[axis].counter_bits;
 8002c08:	79fa      	ldrb	r2, [r7, #7]
 8002c0a:	4907      	ldr	r1, [pc, #28]	@ (8002c28 <motion_hw_encoder_bits+0x34>)
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	4413      	add	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	440b      	add	r3, r1
 8002c16:	3320      	adds	r3, #32
 8002c18:	781b      	ldrb	r3, [r3, #0]
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	080124f4 	.word	0x080124f4

08002c2c <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	460b      	mov	r3, r1
 8002c36:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	22ab      	movs	r2, #171	@ 0xab
 8002c3c:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	3301      	adds	r3, #1
 8002c42:	78fa      	ldrb	r2, [r7, #3]
 8002c44:	701a      	strb	r2, [r3, #0]
}
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr

08002c52 <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
 8002c5a:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	4413      	add	r3, r2
 8002c62:	2254      	movs	r2, #84	@ 0x54
 8002c64:	701a      	strb	r2, [r3, #0]
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
	...

08002c74 <motion_test_b2_on_press>:

/* Estado do botão B2 para alternância com debounce/hold */
static volatile uint8_t  g_b2_pressed = 0u;
static volatile uint32_t g_b2_t0_ms  = 0u;

void motion_test_b2_on_press(void) {
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
    if (g_b2_pressed) return;
 8002c78:	4b07      	ldr	r3, [pc, #28]	@ (8002c98 <motion_test_b2_on_press+0x24>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d108      	bne.n	8002c94 <motion_test_b2_on_press+0x20>
    g_b2_pressed = 1u;
 8002c82:	4b05      	ldr	r3, [pc, #20]	@ (8002c98 <motion_test_b2_on_press+0x24>)
 8002c84:	2201      	movs	r2, #1
 8002c86:	701a      	strb	r2, [r3, #0]
    g_b2_t0_ms = HAL_GetTick();
 8002c88:	f005 fae0 	bl	800824c <HAL_GetTick>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	4a03      	ldr	r2, [pc, #12]	@ (8002c9c <motion_test_b2_on_press+0x28>)
 8002c90:	6013      	str	r3, [r2, #0]
 8002c92:	e000      	b.n	8002c96 <motion_test_b2_on_press+0x22>
    if (g_b2_pressed) return;
 8002c94:	bf00      	nop
}
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	20002df6 	.word	0x20002df6
 8002c9c:	20002df8 	.word	0x20002df8

08002ca0 <motion_test_b2_on_release>:

void motion_test_b2_on_release(void) {
 8002ca0:	b590      	push	{r4, r7, lr}
 8002ca2:	b08b      	sub	sp, #44	@ 0x2c
 8002ca4:	af06      	add	r7, sp, #24
    if (!g_b2_pressed) return;
 8002ca6:	4b27      	ldr	r3, [pc, #156]	@ (8002d44 <motion_test_b2_on_release+0xa4>)
 8002ca8:	781b      	ldrb	r3, [r3, #0]
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d045      	beq.n	8002d3c <motion_test_b2_on_release+0x9c>
    uint32_t now = HAL_GetTick();
 8002cb0:	f005 facc 	bl	800824c <HAL_GetTick>
 8002cb4:	60f8      	str	r0, [r7, #12]
    uint32_t dt  = now - g_b2_t0_ms;
 8002cb6:	4b24      	ldr	r3, [pc, #144]	@ (8002d48 <motion_test_b2_on_release+0xa8>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	60bb      	str	r3, [r7, #8]
    g_b2_pressed = 0u;
 8002cc0:	4b20      	ldr	r3, [pc, #128]	@ (8002d44 <motion_test_b2_on_release+0xa4>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	701a      	strb	r2, [r3, #0]
    if ((uint32_t)MOTION_TEST_B2_HOLD_MS == 0u || dt >= (uint32_t)MOTION_TEST_B2_HOLD_MS) {
        static uint32_t last_toggle = 0u;
        if ((uint32_t)(now - last_toggle) >= (uint32_t)MOTION_TEST_B2_DEBOUNCE_MS) {
 8002cc6:	4b21      	ldr	r3, [pc, #132]	@ (8002d4c <motion_test_b2_on_release+0xac>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2bc7      	cmp	r3, #199	@ 0xc7
 8002cd0:	d935      	bls.n	8002d3e <motion_test_b2_on_release+0x9e>
            last_toggle = now;
 8002cd2:	4a1e      	ldr	r2, [pc, #120]	@ (8002d4c <motion_test_b2_on_release+0xac>)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6013      	str	r3, [r2, #0]
#if MOTION_FRICTION_ENABLE
            uint8_t cur = g_axis_friction_enabled[AXIS_X];
 8002cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d50 <motion_test_b2_on_release+0xb0>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	71fb      	strb	r3, [r7, #7]
            g_axis_friction_enabled[AXIS_X] = (cur ? 0u : 1u);
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	bf0c      	ite	eq
 8002ce4:	2301      	moveq	r3, #1
 8002ce6:	2300      	movne	r3, #0
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	461a      	mov	r2, r3
 8002cec:	4b18      	ldr	r3, [pc, #96]	@ (8002d50 <motion_test_b2_on_release+0xb0>)
 8002cee:	701a      	strb	r2, [r3, #0]

#if MOTION_DEBUG_Y_CMD_LOG
            if (g_axis_friction_enabled[AXIS_X]) {
 8002cf0:	4b17      	ldr	r3, [pc, #92]	@ (8002d50 <motion_test_b2_on_release+0xb0>)
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d002      	beq.n	8002d00 <motion_test_b2_on_release+0x60>
                cascade_dbg_arm();
 8002cfa:	f000 fabb 	bl	8003274 <cascade_dbg_arm>
 8002cfe:	e002      	b.n	8002d06 <motion_test_b2_on_release+0x66>
            } else {
                cascade_dbg_report("b2_off");
 8002d00:	4814      	ldr	r0, [pc, #80]	@ (8002d54 <motion_test_b2_on_release+0xb4>)
 8002d02:	f000 fadb 	bl	80032bc <cascade_dbg_report>
            }
#endif

            LOGA_THIS(LOG_STATE_APPLIED,
 8002d06:	4b12      	ldr	r3, [pc, #72]	@ (8002d50 <motion_test_b2_on_release+0xb0>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	461c      	mov	r4, r3
 8002d0e:	4912      	ldr	r1, [pc, #72]	@ (8002d58 <motion_test_b2_on_release+0xb8>)
 8002d10:	4b0f      	ldr	r3, [pc, #60]	@ (8002d50 <motion_test_b2_on_release+0xb0>)
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	4618      	mov	r0, r3
 8002d18:	4b10      	ldr	r3, [pc, #64]	@ (8002d5c <motion_test_b2_on_release+0xbc>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a10      	ldr	r2, [pc, #64]	@ (8002d60 <motion_test_b2_on_release+0xc0>)
 8002d1e:	8812      	ldrh	r2, [r2, #0]
 8002d20:	9204      	str	r2, [sp, #16]
 8002d22:	9303      	str	r3, [sp, #12]
 8002d24:	9002      	str	r0, [sp, #8]
 8002d26:	4b0f      	ldr	r3, [pc, #60]	@ (8002d64 <motion_test_b2_on_release+0xc4>)
 8002d28:	9301      	str	r3, [sp, #4]
 8002d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d68 <motion_test_b2_on_release+0xc8>)
 8002d2c:	9300      	str	r3, [sp, #0]
 8002d2e:	460b      	mov	r3, r1
 8002d30:	4622      	mov	r2, r4
 8002d32:	2102      	movs	r1, #2
 8002d34:	2002      	movs	r0, #2
 8002d36:	f7ff fd77 	bl	8002828 <log_event_auto>
 8002d3a:	e000      	b.n	8002d3e <motion_test_b2_on_release+0x9e>
    if (!g_b2_pressed) return;
 8002d3c:	bf00      	nop
#else
            (void)now; (void)dt; /* evita warning se atrito estiver desligado em build */
#endif
        }
    }
}
 8002d3e:	3714      	adds	r7, #20
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd90      	pop	{r4, r7, pc}
 8002d44:	20002df6 	.word	0x20002df6
 8002d48:	20002df8 	.word	0x20002df8
 8002d4c:	20004ab0 	.word	0x20004ab0
 8002d50:	20002de0 	.word	0x20002de0
 8002d54:	08011ee0 	.word	0x08011ee0
 8002d58:	08011ed8 	.word	0x08011ed8
 8002d5c:	20002de4 	.word	0x20002de4
 8002d60:	20002df0 	.word	0x20002df0
 8002d64:	08011ee8 	.word	0x08011ee8
 8002d68:	08011f04 	.word	0x08011f04

08002d6c <dda_steps_per_rev_axis>:
#define STEPS_PER_REV_BASE   400u
#define DDA_STEPS_PER_REV    (STEPS_PER_REV_BASE * MICROSTEP_FACTOR)
/* Encoders por rotação (fornecido): X/Z = 40000, Y = 5000 */
static const uint32_t ENC_COUNTS_PER_REV[3] = { 40000u, 5000u, 40000u}; // X,Y,Z 
static volatile uint16_t g_microstep_factor[MOTION_AXIS_COUNT] = { MICROSTEP_FACTOR, MICROSTEP_FACTOR, MICROSTEP_FACTOR };
static inline uint32_t dda_steps_per_rev_axis(uint8_t axis) {
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) axis = 0;
 8002d76:	79fb      	ldrb	r3, [r7, #7]
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d901      	bls.n	8002d80 <dda_steps_per_rev_axis+0x14>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	71fb      	strb	r3, [r7, #7]
    return STEPS_PER_REV_BASE * (uint32_t)g_microstep_factor[axis];
 8002d80:	79fb      	ldrb	r3, [r7, #7]
 8002d82:	4a07      	ldr	r2, [pc, #28]	@ (8002da0 <dda_steps_per_rev_axis+0x34>)
 8002d84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002d90:	fb02 f303 	mul.w	r3, r2, r3
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr
 8002da0:	20000010 	.word	0x20000010

08002da4 <motion_csv_print>:
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
            (ITM->TER & (1UL << 0)));
}

static inline void motion_csv_print(uint8_t axis, uint32_t id, uint32_t t_val, int32_t rel, uint32_t steps)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60b9      	str	r1, [r7, #8]
 8002dac:	607a      	str	r2, [r7, #4]
 8002dae:	603b      	str	r3, [r7, #0]
 8002db0:	4603      	mov	r3, r0
 8002db2:	73fb      	strb	r3, [r7, #15]
           (unsigned long)t_val,
           (int)rel,
           (unsigned long)steps);
#endif
#endif /* MOTION_CSV_TEXT_ENABLE */
}
 8002db4:	bf00      	nop
 8002db6:	3714      	adds	r7, #20
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <motion_lock>:
static volatile uint8_t g_demo_speed_idx = 1u;

/* =======================
 *  Helpers de lock
 * ======================= */
static inline uint32_t motion_lock(void) {
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dc6:	f3ef 8310 	mrs	r3, PRIMASK
 8002dca:	603b      	str	r3, [r7, #0]
  return(result);
 8002dcc:	683b      	ldr	r3, [r7, #0]
    uint32_t primask = __get_PRIMASK();
 8002dce:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002dd0:	b672      	cpsid	i
}
 8002dd2:	bf00      	nop
    __disable_irq();
    return primask;
 8002dd4:	687b      	ldr	r3, [r7, #4]
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr

08002de2 <motion_unlock>:
static inline void motion_unlock(uint32_t primask) {
 8002de2:	b480      	push	{r7}
 8002de4:	b085      	sub	sp, #20
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f383 8810 	msr	PRIMASK, r3
}
 8002df4:	bf00      	nop
    __set_PRIMASK(primask);
}
 8002df6:	bf00      	nop
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
	...

08002e04 <motion_select_master_axis_progress>:
/* =======================
 *  Seleção de Mestre (modo progress)
 * ======================= */
#if MOTION_PROGRESS_MODE
static inline int8_t motion_select_master_axis_progress(void)
{
 8002e04:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002e08:	b092      	sub	sp, #72	@ 0x48
 8002e0a:	af00      	add	r7, sp, #0
    int8_t master = -1;
 8002e0c:	23ff      	movs	r3, #255	@ 0xff
 8002e0e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint32_t m_num = 0u, m_den = 1u;
 8002e12:	2300      	movs	r3, #0
 8002e14:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e16:	2301      	movs	r3, #1
 8002e18:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* 1) Preferir o menor progresso ENTRE eixos que ainda têm trabalho (ativo+fila)
          e que participam do segmento atual (total_steps>0). */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002e20:	e075      	b.n	8002f0e <motion_select_master_axis_progress+0x10a>
        /* total restante (ativo + fila) em O(1) */
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8002e22:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8002e26:	4613      	mov	r3, r2
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	4413      	add	r3, r2
 8002e2c:	011b      	lsls	r3, r3, #4
 8002e2e:	4a5c      	ldr	r2, [pc, #368]	@ (8002fa0 <motion_select_master_axis_progress+0x19c>)
 8002e30:	4413      	add	r3, r2
 8002e32:	623b      	str	r3, [r7, #32]
        uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002e34:	6a3b      	ldr	r3, [r7, #32]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	6a3b      	ldr	r3, [r7, #32]
 8002e3a:	689b      	ldr	r3, [r3, #8]
                          ? (ax->total_steps - ax->emitted_steps) : 0u;
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d905      	bls.n	8002e4c <motion_select_master_axis_progress+0x48>
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	6a3b      	ldr	r3, [r7, #32]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	e000      	b.n	8002e4e <motion_select_master_axis_progress+0x4a>
 8002e4c:	2300      	movs	r3, #0
        uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002e4e:	61fb      	str	r3, [r7, #28]
        uint32_t rem_total = active + g_queue_rem_steps[axis];
 8002e50:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002e54:	4a53      	ldr	r2, [pc, #332]	@ (8002fa4 <motion_select_master_axis_progress+0x1a0>)
 8002e56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e5a:	69fa      	ldr	r2, [r7, #28]
 8002e5c:	4413      	add	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]
        if (rem_total == 0u) continue; /* não escolher quem já acabou de vez */
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d04b      	beq.n	8002efe <motion_select_master_axis_progress+0xfa>
        if (ax->total_steps == 0u) continue; /* não participa do segmento atual */
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d049      	beq.n	8002f02 <motion_select_master_axis_progress+0xfe>

        uint32_t num = ax->emitted_steps; /* progresso acumulado */
 8002e6e:	6a3b      	ldr	r3, [r7, #32]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	617b      	str	r3, [r7, #20]
        uint32_t den = ax->total_steps;   /* tamanho do segmento */
 8002e74:	6a3b      	ldr	r3, [r7, #32]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	613b      	str	r3, [r7, #16]
        if (master < 0) { master = (int8_t)axis; m_num = num; m_den = den; }
 8002e7a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	da08      	bge.n	8002e94 <motion_select_master_axis_progress+0x90>
 8002e82:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002e86:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e92:	e037      	b.n	8002f04 <motion_select_master_axis_progress+0x100>
        else if ((uint64_t)num * (uint64_t)m_den < (uint64_t)m_num * (uint64_t)den) {
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	2200      	movs	r2, #0
 8002e98:	4698      	mov	r8, r3
 8002e9a:	4691      	mov	r9, r2
 8002e9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	469a      	mov	sl, r3
 8002ea2:	4693      	mov	fp, r2
 8002ea4:	fb0a f209 	mul.w	r2, sl, r9
 8002ea8:	fb08 f30b 	mul.w	r3, r8, fp
 8002eac:	4413      	add	r3, r2
 8002eae:	fba8 010a 	umull	r0, r1, r8, sl
 8002eb2:	440b      	add	r3, r1
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eb8:	2200      	movs	r2, #0
 8002eba:	60bb      	str	r3, [r7, #8]
 8002ebc:	60fa      	str	r2, [r7, #12]
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	603b      	str	r3, [r7, #0]
 8002ec4:	607a      	str	r2, [r7, #4]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	fb02 f203 	mul.w	r2, r2, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68be      	ldr	r6, [r7, #8]
 8002ed2:	fb06 f303 	mul.w	r3, r6, r3
 8002ed6:	4413      	add	r3, r2
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	683e      	ldr	r6, [r7, #0]
 8002edc:	fba2 4506 	umull	r4, r5, r2, r6
 8002ee0:	442b      	add	r3, r5
 8002ee2:	461d      	mov	r5, r3
 8002ee4:	42a0      	cmp	r0, r4
 8002ee6:	eb71 0305 	sbcs.w	r3, r1, r5
 8002eea:	d20b      	bcs.n	8002f04 <motion_select_master_axis_progress+0x100>
            master = (int8_t)axis; m_num = num; m_den = den;
 8002eec:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002ef0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002efc:	e002      	b.n	8002f04 <motion_select_master_axis_progress+0x100>
        if (rem_total == 0u) continue; /* não escolher quem já acabou de vez */
 8002efe:	bf00      	nop
 8002f00:	e000      	b.n	8002f04 <motion_select_master_axis_progress+0x100>
        if (ax->total_steps == 0u) continue; /* não participa do segmento atual */
 8002f02:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002f04:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002f08:	3301      	adds	r3, #1
 8002f0a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002f0e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d985      	bls.n	8002e22 <motion_select_master_axis_progress+0x1e>
        }
    }

    /* 2) Fallback: se ninguém do segmento atual tem rem_total>0, escolha
          o eixo com MAIOR rem_total geral (apontando para o próximo da fila). */
    if (master < 0) {
 8002f16:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	da37      	bge.n	8002f8e <motion_select_master_axis_progress+0x18a>
        uint32_t best_rem = 0u;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	637b      	str	r3, [r7, #52]	@ 0x34
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002f22:	2300      	movs	r3, #0
 8002f24:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8002f28:	e02d      	b.n	8002f86 <motion_select_master_axis_progress+0x182>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 8002f2a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8002f2e:	4613      	mov	r3, r2
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	4413      	add	r3, r2
 8002f34:	011b      	lsls	r3, r3, #4
 8002f36:	4a1a      	ldr	r2, [pc, #104]	@ (8002fa0 <motion_select_master_axis_progress+0x19c>)
 8002f38:	4413      	add	r3, r2
 8002f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f42:	689b      	ldr	r3, [r3, #8]
                              ? (ax->total_steps - ax->emitted_steps) : 0u;
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d905      	bls.n	8002f54 <motion_select_master_axis_progress+0x150>
 8002f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	e000      	b.n	8002f56 <motion_select_master_axis_progress+0x152>
 8002f54:	2300      	movs	r3, #0
            uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002f56:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t rem_total = active + g_queue_rem_steps[axis];
 8002f58:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002f5c:	4a11      	ldr	r2, [pc, #68]	@ (8002fa4 <motion_select_master_axis_progress+0x1a0>)
 8002f5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f64:	4413      	add	r3, r2
 8002f66:	627b      	str	r3, [r7, #36]	@ 0x24
            if (rem_total > best_rem) { best_rem = rem_total; master = (int8_t)axis; }
 8002f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d905      	bls.n	8002f7c <motion_select_master_axis_progress+0x178>
 8002f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f72:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f74:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002f78:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002f7c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002f80:	3301      	adds	r3, #1
 8002f82:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8002f86:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d9cd      	bls.n	8002f2a <motion_select_master_axis_progress+0x126>
        }
    }

    return master;
 8002f8e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3748      	adds	r7, #72	@ 0x48
 8002f96:	46bd      	mov	sp, r7
 8002f98:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	200000e0 	.word	0x200000e0
 8002fa4:	20002d7c 	.word	0x20002d7c

08002fa8 <motion_total_for_axis>:
#endif /* MOTION_PROGRESS_MODE */
/* =======================
 *  Helpers de acesso por eixo
 * ======================= */
static inline uint32_t motion_total_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	460b      	mov	r3, r1
 8002fb2:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002fb4:	78fb      	ldrb	r3, [r7, #3]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d002      	beq.n	8002fc0 <motion_total_for_axis+0x18>
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d003      	beq.n	8002fc6 <motion_total_for_axis+0x1e>
 8002fbe:	e005      	b.n	8002fcc <motion_total_for_axis+0x24>
        case AXIS_X: return req->sx;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	e004      	b.n	8002fd0 <motion_total_for_axis+0x28>
        case AXIS_Y: return req->sy;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	e001      	b.n	8002fd0 <motion_total_for_axis+0x28>
        case AXIS_Z:
        default:     return req->sz;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	695b      	ldr	r3, [r3, #20]
    }
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <motion_velocity_for_axis>:

static inline uint16_t motion_velocity_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002fe8:	78fb      	ldrb	r3, [r7, #3]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d002      	beq.n	8002ff4 <motion_velocity_for_axis+0x18>
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d003      	beq.n	8002ffa <motion_velocity_for_axis+0x1e>
 8002ff2:	e005      	b.n	8003000 <motion_velocity_for_axis+0x24>
        case AXIS_X: return req->vx;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	885b      	ldrh	r3, [r3, #2]
 8002ff8:	e004      	b.n	8003004 <motion_velocity_for_axis+0x28>
        case AXIS_Y: return req->vy;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	891b      	ldrh	r3, [r3, #8]
 8002ffe:	e001      	b.n	8003004 <motion_velocity_for_axis+0x28>
        case AXIS_Z:
        default:     return req->vz;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	8a1b      	ldrh	r3, [r3, #16]
    }
}
 8003004:	4618      	mov	r0, r3
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <motion_kp_for_axis>:

static inline uint16_t motion_kp_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	460b      	mov	r3, r1
 800301a:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 800301c:	78fb      	ldrb	r3, [r7, #3]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d002      	beq.n	8003028 <motion_kp_for_axis+0x18>
 8003022:	2b01      	cmp	r3, #1
 8003024:	d003      	beq.n	800302e <motion_kp_for_axis+0x1e>
 8003026:	e005      	b.n	8003034 <motion_kp_for_axis+0x24>
        case AXIS_X: return req->kp_x;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	8b1b      	ldrh	r3, [r3, #24]
 800302c:	e004      	b.n	8003038 <motion_kp_for_axis+0x28>
        case AXIS_Y: return req->kp_y;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	8bdb      	ldrh	r3, [r3, #30]
 8003032:	e001      	b.n	8003038 <motion_kp_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kp_z;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    }
}
 8003038:	4618      	mov	r0, r3
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <motion_ki_for_axis>:

static inline uint16_t motion_ki_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	460b      	mov	r3, r1
 800304e:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003050:	78fb      	ldrb	r3, [r7, #3]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d002      	beq.n	800305c <motion_ki_for_axis+0x18>
 8003056:	2b01      	cmp	r3, #1
 8003058:	d003      	beq.n	8003062 <motion_ki_for_axis+0x1e>
 800305a:	e005      	b.n	8003068 <motion_ki_for_axis+0x24>
        case AXIS_X: return req->ki_x;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	8b5b      	ldrh	r3, [r3, #26]
 8003060:	e004      	b.n	800306c <motion_ki_for_axis+0x28>
        case AXIS_Y: return req->ki_y;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	8c1b      	ldrh	r3, [r3, #32]
 8003066:	e001      	b.n	800306c <motion_ki_for_axis+0x28>
        case AXIS_Z:
        default:     return req->ki_z;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
    }
}
 800306c:	4618      	mov	r0, r3
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <motion_kd_for_axis>:

static inline uint16_t motion_kd_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	460b      	mov	r3, r1
 8003082:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003084:	78fb      	ldrb	r3, [r7, #3]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d002      	beq.n	8003090 <motion_kd_for_axis+0x18>
 800308a:	2b01      	cmp	r3, #1
 800308c:	d003      	beq.n	8003096 <motion_kd_for_axis+0x1e>
 800308e:	e005      	b.n	800309c <motion_kd_for_axis+0x24>
        case AXIS_X: return req->kd_x;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	8b9b      	ldrh	r3, [r3, #28]
 8003094:	e004      	b.n	80030a0 <motion_kd_for_axis+0x28>
        case AXIS_Y: return req->kd_y;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800309a:	e001      	b.n	80030a0 <motion_kd_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kd_z;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    }
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <motion_clamp_error>:

static inline int8_t motion_clamp_error(int32_t value) {
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
    if (value > 127)  return 127;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80030b8:	dd01      	ble.n	80030be <motion_clamp_error+0x12>
 80030ba:	237f      	movs	r3, #127	@ 0x7f
 80030bc:	e008      	b.n	80030d0 <motion_clamp_error+0x24>
    if (value < -128) return -128;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 80030c4:	da02      	bge.n	80030cc <motion_clamp_error+0x20>
 80030c6:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 80030ca:	e001      	b.n	80030d0 <motion_clamp_error+0x24>
    return (int8_t)value;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	b25b      	sxtb	r3, r3
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <motion_apply_friction>:

#if MOTION_FRICTION_ENABLE
static inline uint32_t motion_apply_friction(uint8_t axis, uint32_t v_cmd_sps)
{
 80030dc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80030e0:	b08a      	sub	sp, #40	@ 0x28
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6039      	str	r1, [r7, #0]
 80030e6:	4601      	mov	r1, r0
 80030e8:	71f9      	strb	r1, [r7, #7]
    uint32_t v = v_cmd_sps;
 80030ea:	6839      	ldr	r1, [r7, #0]
 80030ec:	6279      	str	r1, [r7, #36]	@ 0x24
    if (v == 0u) return 0u;
 80030ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80030f0:	2900      	cmp	r1, #0
 80030f2:	d101      	bne.n	80030f8 <motion_apply_friction+0x1c>
 80030f4:	2300      	movs	r3, #0
 80030f6:	e05b      	b.n	80031b0 <motion_apply_friction+0xd4>
    if (axis >= MOTION_AXIS_COUNT) return v;
 80030f8:	79f9      	ldrb	r1, [r7, #7]
 80030fa:	2902      	cmp	r1, #2
 80030fc:	d901      	bls.n	8003102 <motion_apply_friction+0x26>
 80030fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003100:	e056      	b.n	80031b0 <motion_apply_friction+0xd4>
    if (!g_axis_friction_enabled[axis]) return v;
 8003102:	79f9      	ldrb	r1, [r7, #7]
 8003104:	482d      	ldr	r0, [pc, #180]	@ (80031bc <motion_apply_friction+0xe0>)
 8003106:	5c41      	ldrb	r1, [r0, r1]
 8003108:	b2c9      	uxtb	r1, r1
 800310a:	2900      	cmp	r1, #0
 800310c:	d101      	bne.n	8003112 <motion_apply_friction+0x36>
 800310e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003110:	e04e      	b.n	80031b0 <motion_apply_friction+0xd4>

    uint32_t C    = g_axis_friction_C_sps[axis];
 8003112:	79f9      	ldrb	r1, [r7, #7]
 8003114:	482a      	ldr	r0, [pc, #168]	@ (80031c0 <motion_apply_friction+0xe4>)
 8003116:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 800311a:	61f9      	str	r1, [r7, #28]
    uint16_t B_pm = g_axis_friction_B_pm[axis];
 800311c:	79f9      	ldrb	r1, [r7, #7]
 800311e:	4829      	ldr	r0, [pc, #164]	@ (80031c4 <motion_apply_friction+0xe8>)
 8003120:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8003124:	8379      	strh	r1, [r7, #26]

    /* Limita o offset estático a no máximo v_cmd/4 para não travar baixa velocidade */
    uint32_t quarter = (v >> 2); /* v/4 */
 8003126:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003128:	0889      	lsrs	r1, r1, #2
 800312a:	6179      	str	r1, [r7, #20]
    uint32_t C_eff = C;
 800312c:	69f9      	ldr	r1, [r7, #28]
 800312e:	6239      	str	r1, [r7, #32]
    if (C_eff > quarter) C_eff = quarter;
 8003130:	6a38      	ldr	r0, [r7, #32]
 8003132:	6979      	ldr	r1, [r7, #20]
 8003134:	4288      	cmp	r0, r1
 8003136:	d901      	bls.n	800313c <motion_apply_friction+0x60>
 8003138:	6979      	ldr	r1, [r7, #20]
 800313a:	6239      	str	r1, [r7, #32]

    /* Região de atrito estático: se v <= C_eff, motor não "anda" */
    if (v <= C_eff) {
 800313c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800313e:	6a39      	ldr	r1, [r7, #32]
 8003140:	4288      	cmp	r0, r1
 8003142:	d801      	bhi.n	8003148 <motion_apply_friction+0x6c>
        return 0u;
 8003144:	2300      	movs	r3, #0
 8003146:	e033      	b.n	80031b0 <motion_apply_friction+0xd4>
    }

    /* Tira o offset estático efetivo */
    uint32_t v_after_c = v - C_eff;
 8003148:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800314a:	6a39      	ldr	r1, [r7, #32]
 800314c:	1a41      	subs	r1, r0, r1
 800314e:	6139      	str	r1, [r7, #16]

    /* Atrito viscoso proporcional à velocidade restante: B% */
    uint32_t visc = (uint32_t)(((uint64_t)v_after_c * (uint64_t)B_pm) / 1000u);
 8003150:	6939      	ldr	r1, [r7, #16]
 8003152:	2000      	movs	r0, #0
 8003154:	4688      	mov	r8, r1
 8003156:	4681      	mov	r9, r0
 8003158:	8b79      	ldrh	r1, [r7, #26]
 800315a:	2000      	movs	r0, #0
 800315c:	460a      	mov	r2, r1
 800315e:	4603      	mov	r3, r0
 8003160:	fb02 f009 	mul.w	r0, r2, r9
 8003164:	fb08 f103 	mul.w	r1, r8, r3
 8003168:	4401      	add	r1, r0
 800316a:	fba8 4502 	umull	r4, r5, r8, r2
 800316e:	194b      	adds	r3, r1, r5
 8003170:	461d      	mov	r5, r3
 8003172:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003176:	f04f 0300 	mov.w	r3, #0
 800317a:	4620      	mov	r0, r4
 800317c:	4629      	mov	r1, r5
 800317e:	f7fd f8c7 	bl	8000310 <__aeabi_uldivmod>
 8003182:	4602      	mov	r2, r0
 8003184:	460b      	mov	r3, r1
 8003186:	4613      	mov	r3, r2
 8003188:	60fb      	str	r3, [r7, #12]

    if (visc >= v_after_c) {
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	429a      	cmp	r2, r3
 8003190:	d301      	bcc.n	8003196 <motion_apply_friction+0xba>
        return 0u;
 8003192:	2300      	movs	r3, #0
 8003194:	e00c      	b.n	80031b0 <motion_apply_friction+0xd4>
    }

    v = v_after_c - visc;
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	627b      	str	r3, [r7, #36]	@ 0x24

    if (v > MOTION_MAX_SPS) v = MOTION_MAX_SPS;
 800319e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a0:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d902      	bls.n	80031ae <motion_apply_friction+0xd2>
 80031a8:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80031ac:	627b      	str	r3, [r7, #36]	@ 0x24
    return v;
 80031ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3728      	adds	r7, #40	@ 0x28
 80031b4:	46bd      	mov	sp, r7
 80031b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80031ba:	bf00      	nop
 80031bc:	20002de0 	.word	0x20002de0
 80031c0:	20002de4 	.word	0x20002de4
 80031c4:	20002df0 	.word	0x20002df0

080031c8 <vel_sampler_reset>:
} cascade_dbg_t;

static cascade_dbg_t g_cascade_dbg = {0};

static inline void vel_sampler_reset(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
    g_vel_armed = 0u;
 80031ce:	4b1f      	ldr	r3, [pc, #124]	@ (800324c <vel_sampler_reset+0x84>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	701a      	strb	r2, [r3, #0]
    g_vel_count = 0u;
 80031d4:	4b1e      	ldr	r3, [pc, #120]	@ (8003250 <vel_sampler_reset+0x88>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	801a      	strh	r2, [r3, #0]
    g_vel_sum_x = g_vel_sum_y = g_vel_sum_z = 0;
 80031da:	491e      	ldr	r1, [pc, #120]	@ (8003254 <vel_sampler_reset+0x8c>)
 80031dc:	f04f 0200 	mov.w	r2, #0
 80031e0:	f04f 0300 	mov.w	r3, #0
 80031e4:	e9c1 2300 	strd	r2, r3, [r1]
 80031e8:	4b1a      	ldr	r3, [pc, #104]	@ (8003254 <vel_sampler_reset+0x8c>)
 80031ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ee:	491a      	ldr	r1, [pc, #104]	@ (8003258 <vel_sampler_reset+0x90>)
 80031f0:	e9c1 2300 	strd	r2, r3, [r1]
 80031f4:	4b18      	ldr	r3, [pc, #96]	@ (8003258 <vel_sampler_reset+0x90>)
 80031f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031fa:	4918      	ldr	r1, [pc, #96]	@ (800325c <vel_sampler_reset+0x94>)
 80031fc:	e9c1 2300 	strd	r2, r3, [r1]
    g_vel_hist_idx = 0u;
 8003200:	4b17      	ldr	r3, [pc, #92]	@ (8003260 <vel_sampler_reset+0x98>)
 8003202:	2200      	movs	r2, #0
 8003204:	701a      	strb	r2, [r3, #0]
    g_vel_hist_count = 0u;
 8003206:	4b17      	ldr	r3, [pc, #92]	@ (8003264 <vel_sampler_reset+0x9c>)
 8003208:	2200      	movs	r2, #0
 800320a:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < (uint8_t)MOTION_VEL_SMOOTH_WIN; ++i) {
 800320c:	2300      	movs	r3, #0
 800320e:	71fb      	strb	r3, [r7, #7]
 8003210:	e011      	b.n	8003236 <vel_sampler_reset+0x6e>
        g_vel_hist_x[i] = 0;
 8003212:	79fb      	ldrb	r3, [r7, #7]
 8003214:	4a14      	ldr	r2, [pc, #80]	@ (8003268 <vel_sampler_reset+0xa0>)
 8003216:	2100      	movs	r1, #0
 8003218:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_vel_hist_y[i] = 0;
 800321c:	79fb      	ldrb	r3, [r7, #7]
 800321e:	4a13      	ldr	r2, [pc, #76]	@ (800326c <vel_sampler_reset+0xa4>)
 8003220:	2100      	movs	r1, #0
 8003222:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_vel_hist_z[i] = 0;
 8003226:	79fb      	ldrb	r3, [r7, #7]
 8003228:	4a11      	ldr	r2, [pc, #68]	@ (8003270 <vel_sampler_reset+0xa8>)
 800322a:	2100      	movs	r1, #0
 800322c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t i = 0; i < (uint8_t)MOTION_VEL_SMOOTH_WIN; ++i) {
 8003230:	79fb      	ldrb	r3, [r7, #7]
 8003232:	3301      	adds	r3, #1
 8003234:	71fb      	strb	r3, [r7, #7]
 8003236:	79fb      	ldrb	r3, [r7, #7]
 8003238:	2b09      	cmp	r3, #9
 800323a:	d9ea      	bls.n	8003212 <vel_sampler_reset+0x4a>
    }
}
 800323c:	bf00      	nop
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	20002e95 	.word	0x20002e95
 8003250:	20002e96 	.word	0x20002e96
 8003254:	20004a90 	.word	0x20004a90
 8003258:	20004a88 	.word	0x20004a88
 800325c:	20004a80 	.word	0x20004a80
 8003260:	20004a98 	.word	0x20004a98
 8003264:	20004a99 	.word	0x20004a99
 8003268:	20004a04 	.word	0x20004a04
 800326c:	20004a2c 	.word	0x20004a2c
 8003270:	20004a54 	.word	0x20004a54

08003274 <cascade_dbg_arm>:

static inline void cascade_dbg_arm(void)
{
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0
    g_cascade_dbg.armed     = 1u;
 8003278:	4b0e      	ldr	r3, [pc, #56]	@ (80032b4 <cascade_dbg_arm+0x40>)
 800327a:	2201      	movs	r2, #1
 800327c:	701a      	strb	r2, [r3, #0]
    g_cascade_dbg.clamp_y   = 0u;
 800327e:	4b0d      	ldr	r3, [pc, #52]	@ (80032b4 <cascade_dbg_arm+0x40>)
 8003280:	2200      	movs	r2, #0
 8003282:	705a      	strb	r2, [r3, #1]
    g_cascade_dbg.clamp_z   = 0u;
 8003284:	4b0b      	ldr	r3, [pc, #44]	@ (80032b4 <cascade_dbg_arm+0x40>)
 8003286:	2200      	movs	r2, #0
 8003288:	709a      	strb	r2, [r3, #2]
    g_cascade_dbg.baseline_y = g_vel_cmd_sps[AXIS_Y];
 800328a:	4b0b      	ldr	r3, [pc, #44]	@ (80032b8 <cascade_dbg_arm+0x44>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	4a09      	ldr	r2, [pc, #36]	@ (80032b4 <cascade_dbg_arm+0x40>)
 8003290:	6053      	str	r3, [r2, #4]
    g_cascade_dbg.baseline_z = g_vel_cmd_sps[AXIS_Z];
 8003292:	4b09      	ldr	r3, [pc, #36]	@ (80032b8 <cascade_dbg_arm+0x44>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	4a07      	ldr	r2, [pc, #28]	@ (80032b4 <cascade_dbg_arm+0x40>)
 8003298:	6093      	str	r3, [r2, #8]
    g_cascade_dbg.min_y      = UINT32_MAX;
 800329a:	4b06      	ldr	r3, [pc, #24]	@ (80032b4 <cascade_dbg_arm+0x40>)
 800329c:	f04f 32ff 	mov.w	r2, #4294967295
 80032a0:	60da      	str	r2, [r3, #12]
    g_cascade_dbg.min_z      = UINT32_MAX;
 80032a2:	4b04      	ldr	r3, [pc, #16]	@ (80032b4 <cascade_dbg_arm+0x40>)
 80032a4:	f04f 32ff 	mov.w	r2, #4294967295
 80032a8:	611a      	str	r2, [r3, #16]
}
 80032aa:	bf00      	nop
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr
 80032b4:	20004a9c 	.word	0x20004a9c
 80032b8:	200049f8 	.word	0x200049f8

080032bc <cascade_dbg_report>:

static inline void cascade_dbg_report(const char *reason)
{
 80032bc:	b5b0      	push	{r4, r5, r7, lr}
 80032be:	b092      	sub	sp, #72	@ 0x48
 80032c0:	af0c      	add	r7, sp, #48	@ 0x30
 80032c2:	6078      	str	r0, [r7, #4]
    if (!g_cascade_dbg.armed) return;
 80032c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003370 <cascade_dbg_report+0xb4>)
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d04c      	beq.n	8003366 <cascade_dbg_report+0xaa>
    uint32_t min_y = (g_cascade_dbg.min_y == UINT32_MAX) ? g_vel_cmd_sps[AXIS_Y] : g_cascade_dbg.min_y;
 80032cc:	4b28      	ldr	r3, [pc, #160]	@ (8003370 <cascade_dbg_report+0xb4>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d4:	d102      	bne.n	80032dc <cascade_dbg_report+0x20>
 80032d6:	4b27      	ldr	r3, [pc, #156]	@ (8003374 <cascade_dbg_report+0xb8>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	e001      	b.n	80032e0 <cascade_dbg_report+0x24>
 80032dc:	4b24      	ldr	r3, [pc, #144]	@ (8003370 <cascade_dbg_report+0xb4>)
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	617b      	str	r3, [r7, #20]
    uint32_t min_z = (g_cascade_dbg.min_z == UINT32_MAX) ? g_vel_cmd_sps[AXIS_Z] : g_cascade_dbg.min_z;
 80032e2:	4b23      	ldr	r3, [pc, #140]	@ (8003370 <cascade_dbg_report+0xb4>)
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ea:	d102      	bne.n	80032f2 <cascade_dbg_report+0x36>
 80032ec:	4b21      	ldr	r3, [pc, #132]	@ (8003374 <cascade_dbg_report+0xb8>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	e001      	b.n	80032f6 <cascade_dbg_report+0x3a>
 80032f2:	4b1f      	ldr	r3, [pc, #124]	@ (8003370 <cascade_dbg_report+0xb4>)
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	613b      	str	r3, [r7, #16]
    int32_t delta_y = (int32_t)g_cascade_dbg.baseline_y - (int32_t)min_y;
 80032f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003370 <cascade_dbg_report+0xb4>)
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	461a      	mov	r2, r3
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	60fb      	str	r3, [r7, #12]
    int32_t delta_z = (int32_t)g_cascade_dbg.baseline_z - (int32_t)min_z;
 8003304:	4b1a      	ldr	r3, [pc, #104]	@ (8003370 <cascade_dbg_report+0xb4>)
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	461a      	mov	r2, r3
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	60bb      	str	r3, [r7, #8]
    LOGA_THIS(LOG_STATE_APPLIED, 0,
 8003310:	4c19      	ldr	r4, [pc, #100]	@ (8003378 <cascade_dbg_report+0xbc>)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <cascade_dbg_report+0x60>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	e000      	b.n	800331e <cascade_dbg_report+0x62>
 800331c:	4b17      	ldr	r3, [pc, #92]	@ (800337c <cascade_dbg_report+0xc0>)
 800331e:	4a14      	ldr	r2, [pc, #80]	@ (8003370 <cascade_dbg_report+0xb4>)
 8003320:	6852      	ldr	r2, [r2, #4]
 8003322:	4913      	ldr	r1, [pc, #76]	@ (8003370 <cascade_dbg_report+0xb4>)
 8003324:	7849      	ldrb	r1, [r1, #1]
 8003326:	460d      	mov	r5, r1
 8003328:	4911      	ldr	r1, [pc, #68]	@ (8003370 <cascade_dbg_report+0xb4>)
 800332a:	6889      	ldr	r1, [r1, #8]
 800332c:	4810      	ldr	r0, [pc, #64]	@ (8003370 <cascade_dbg_report+0xb4>)
 800332e:	7880      	ldrb	r0, [r0, #2]
 8003330:	900a      	str	r0, [sp, #40]	@ 0x28
 8003332:	68b8      	ldr	r0, [r7, #8]
 8003334:	9009      	str	r0, [sp, #36]	@ 0x24
 8003336:	6938      	ldr	r0, [r7, #16]
 8003338:	9008      	str	r0, [sp, #32]
 800333a:	9107      	str	r1, [sp, #28]
 800333c:	9506      	str	r5, [sp, #24]
 800333e:	68f9      	ldr	r1, [r7, #12]
 8003340:	9105      	str	r1, [sp, #20]
 8003342:	6979      	ldr	r1, [r7, #20]
 8003344:	9104      	str	r1, [sp, #16]
 8003346:	9203      	str	r2, [sp, #12]
 8003348:	9302      	str	r3, [sp, #8]
 800334a:	4b0d      	ldr	r3, [pc, #52]	@ (8003380 <cascade_dbg_report+0xc4>)
 800334c:	9301      	str	r3, [sp, #4]
 800334e:	4b0d      	ldr	r3, [pc, #52]	@ (8003384 <cascade_dbg_report+0xc8>)
 8003350:	9300      	str	r3, [sp, #0]
 8003352:	4623      	mov	r3, r4
 8003354:	2200      	movs	r2, #0
 8003356:	2102      	movs	r1, #2
 8003358:	2002      	movs	r0, #2
 800335a:	f7ff fa65 	bl	8002828 <log_event_auto>
              (unsigned)g_cascade_dbg.clamp_y,
              (unsigned long)g_cascade_dbg.baseline_z,
              (unsigned long)min_z,
              (long)delta_z,
              (unsigned)g_cascade_dbg.clamp_z);
    g_cascade_dbg.armed = 0u;
 800335e:	4b04      	ldr	r3, [pc, #16]	@ (8003370 <cascade_dbg_report+0xb4>)
 8003360:	2200      	movs	r2, #0
 8003362:	701a      	strb	r2, [r3, #0]
 8003364:	e000      	b.n	8003368 <cascade_dbg_report+0xac>
    if (!g_cascade_dbg.armed) return;
 8003366:	bf00      	nop
}
 8003368:	3718      	adds	r7, #24
 800336a:	46bd      	mov	sp, r7
 800336c:	bdb0      	pop	{r4, r5, r7, pc}
 800336e:	bf00      	nop
 8003370:	20004a9c 	.word	0x20004a9c
 8003374:	200049f8 	.word	0x200049f8
 8003378:	08011ed8 	.word	0x08011ed8
 800337c:	08011f10 	.word	0x08011f10
 8003380:	08011f14 	.word	0x08011f14
 8003384:	08011f70 	.word	0x08011f70

08003388 <vel_sampler_arm>:

static inline void vel_sampler_arm(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
    g_vel_t0_ms = HAL_GetTick(); /* mantido apenas para compat */
 800338c:	f004 ff5e 	bl	800824c <HAL_GetTick>
 8003390:	4603      	mov	r3, r0
 8003392:	4a07      	ldr	r2, [pc, #28]	@ (80033b0 <vel_sampler_arm+0x28>)
 8003394:	6013      	str	r3, [r2, #0]
    g_vel_t0_t6 = g_tim6_ticks;
 8003396:	4b07      	ldr	r3, [pc, #28]	@ (80033b4 <vel_sampler_arm+0x2c>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a07      	ldr	r2, [pc, #28]	@ (80033b8 <vel_sampler_arm+0x30>)
 800339c:	6013      	str	r3, [r2, #0]
    g_vel_count = 0u;
 800339e:	4b07      	ldr	r3, [pc, #28]	@ (80033bc <vel_sampler_arm+0x34>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	801a      	strh	r2, [r3, #0]
    g_vel_armed = 1u;
 80033a4:	4b06      	ldr	r3, [pc, #24]	@ (80033c0 <vel_sampler_arm+0x38>)
 80033a6:	2201      	movs	r2, #1
 80033a8:	701a      	strb	r2, [r3, #0]
}
 80033aa:	bf00      	nop
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	20002e98 	.word	0x20002e98
 80033b4:	200000d4 	.word	0x200000d4
 80033b8:	20002e9c 	.word	0x20002e9c
 80033bc:	20002e96 	.word	0x20002e96
 80033c0:	20002e95 	.word	0x20002e95

080033c4 <vel_sampler_try_sample>:

static inline void vel_sampler_try_sample(void)
{
 80033c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033c8:	b0d0      	sub	sp, #320	@ 0x140
 80033ca:	af00      	add	r7, sp, #0
    if (!g_vel_armed) return;
 80033cc:	4bd4      	ldr	r3, [pc, #848]	@ (8003720 <vel_sampler_try_sample+0x35c>)
 80033ce:	781b      	ldrb	r3, [r3, #0]
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	f000 82d8 	beq.w	8003988 <vel_sampler_try_sample+0x5c4>
    if (g_vel_count >= (uint16_t)MOTION_VEL_SAMPLER_SAMPLES) return;
 80033d8:	4bd2      	ldr	r3, [pc, #840]	@ (8003724 <vel_sampler_try_sample+0x360>)
 80033da:	881b      	ldrh	r3, [r3, #0]
 80033dc:	b29b      	uxth	r3, r3
 80033de:	2bf9      	cmp	r3, #249	@ 0xf9
 80033e0:	f200 82d4 	bhi.w	800398c <vel_sampler_try_sample+0x5c8>
    uint16_t idx = g_vel_count;
 80033e4:	4bcf      	ldr	r3, [pc, #828]	@ (8003724 <vel_sampler_try_sample+0x360>)
 80033e6:	881b      	ldrh	r3, [r3, #0]
 80033e8:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
    /* Tempo relativo baseado no TIM6 (50 kHz) convertido para ms */
    uint32_t dt_t6 = g_tim6_ticks - g_vel_t0_t6;
 80033ec:	4bce      	ldr	r3, [pc, #824]	@ (8003728 <vel_sampler_try_sample+0x364>)
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	4bce      	ldr	r3, [pc, #824]	@ (800372c <vel_sampler_try_sample+0x368>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    g_vel_time_ms[idx] = dt_t6 / (uint32_t)T6_TICKS_PER_MS;
 80033fa:	f8b7 1132 	ldrh.w	r1, [r7, #306]	@ 0x132
 80033fe:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8003402:	4bcb      	ldr	r3, [pc, #812]	@ (8003730 <vel_sampler_try_sample+0x36c>)
 8003404:	fba3 2302 	umull	r2, r3, r3, r2
 8003408:	091a      	lsrs	r2, r3, #4
 800340a:	4bca      	ldr	r3, [pc, #808]	@ (8003734 <vel_sampler_try_sample+0x370>)
 800340c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    /* Converter delta de encoder (contagens por 1ms) em passos/seg (DDA) */
    /* sps = (delta_counts * DDA_STEPS_PER_REV(axis) * 1000) / ENC_COUNTS_PER_REV[axis] */
    int32_t sps_x = 0, sps_y = 0, sps_z = 0;
 8003410:	2300      	movs	r3, #0
 8003412:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8003416:	2300      	movs	r3, #0
 8003418:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800341c:	2300      	movs	r3, #0
 800341e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    {
        int32_t d = g_encoder_delta_tick[AXIS_X];
 8003422:	4bc5      	ldr	r3, [pc, #788]	@ (8003738 <vel_sampler_try_sample+0x374>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        int64_t num = (int64_t)d * (int64_t)dda_steps_per_rev_axis(AXIS_X) * 1000LL;
 800342a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800342e:	17da      	asrs	r2, r3, #31
 8003430:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003434:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003438:	2000      	movs	r0, #0
 800343a:	f7ff fc97 	bl	8002d6c <dda_steps_per_rev_axis>
 800343e:	4603      	mov	r3, r0
 8003440:	2200      	movs	r2, #0
 8003442:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003446:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800344a:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
 800344e:	460b      	mov	r3, r1
 8003450:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003454:	fb02 f203 	mul.w	r2, r2, r3
 8003458:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800345c:	e9c7 013a 	strd	r0, r1, [r7, #232]	@ 0xe8
 8003460:	4601      	mov	r1, r0
 8003462:	fb01 f303 	mul.w	r3, r1, r3
 8003466:	4413      	add	r3, r2
 8003468:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800346c:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 8003470:	fba2 8901 	umull	r8, r9, r2, r1
 8003474:	444b      	add	r3, r9
 8003476:	4699      	mov	r9, r3
 8003478:	4642      	mov	r2, r8
 800347a:	464b      	mov	r3, r9
 800347c:	f04f 0000 	mov.w	r0, #0
 8003480:	f04f 0100 	mov.w	r1, #0
 8003484:	0159      	lsls	r1, r3, #5
 8003486:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800348a:	0150      	lsls	r0, r2, #5
 800348c:	4602      	mov	r2, r0
 800348e:	460b      	mov	r3, r1
 8003490:	ebb2 0408 	subs.w	r4, r2, r8
 8003494:	eb63 0509 	sbc.w	r5, r3, r9
 8003498:	f04f 0200 	mov.w	r2, #0
 800349c:	f04f 0300 	mov.w	r3, #0
 80034a0:	00ab      	lsls	r3, r5, #2
 80034a2:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80034a6:	00a2      	lsls	r2, r4, #2
 80034a8:	4614      	mov	r4, r2
 80034aa:	461d      	mov	r5, r3
 80034ac:	eb14 0a08 	adds.w	sl, r4, r8
 80034b0:	eb45 0b09 	adc.w	fp, r5, r9
 80034b4:	f04f 0200 	mov.w	r2, #0
 80034b8:	f04f 0300 	mov.w	r3, #0
 80034bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80034c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80034c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034c8:	4692      	mov	sl, r2
 80034ca:	469b      	mov	fp, r3
 80034cc:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
        if (ENC_COUNTS_PER_REV[AXIS_X] > 0u) sps_x = (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[AXIS_X]);
 80034d0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d011      	beq.n	80034fc <vel_sampler_try_sample+0x138>
 80034d8:	f649 4240 	movw	r2, #40000	@ 0x9c40
 80034dc:	2300      	movs	r3, #0
 80034de:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 80034e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80034e6:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 80034ea:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 80034ee:	f7fc febf 	bl	8000270 <__aeabi_ldivmod>
 80034f2:	4602      	mov	r2, r0
 80034f4:	460b      	mov	r3, r1
 80034f6:	4613      	mov	r3, r2
 80034f8:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    }
    {
        int32_t d = g_encoder_delta_tick[AXIS_Y];
 80034fc:	4b8e      	ldr	r3, [pc, #568]	@ (8003738 <vel_sampler_try_sample+0x374>)
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        int64_t num = (int64_t)d * (int64_t)dda_steps_per_rev_axis(AXIS_Y) * 1000LL;
 8003504:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003508:	17da      	asrs	r2, r3, #31
 800350a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800350e:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003512:	2001      	movs	r0, #1
 8003514:	f7ff fc2a 	bl	8002d6c <dda_steps_per_rev_axis>
 8003518:	4603      	mov	r3, r0
 800351a:	2200      	movs	r2, #0
 800351c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003520:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003524:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 8003528:	462b      	mov	r3, r5
 800352a:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800352e:	4642      	mov	r2, r8
 8003530:	fb02 f203 	mul.w	r2, r2, r3
 8003534:	464b      	mov	r3, r9
 8003536:	4621      	mov	r1, r4
 8003538:	fb01 f303 	mul.w	r3, r1, r3
 800353c:	4413      	add	r3, r2
 800353e:	4622      	mov	r2, r4
 8003540:	4641      	mov	r1, r8
 8003542:	fba2 1201 	umull	r1, r2, r2, r1
 8003546:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800354a:	460a      	mov	r2, r1
 800354c:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8003550:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003554:	4413      	add	r3, r2
 8003556:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800355a:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 800355e:	4622      	mov	r2, r4
 8003560:	462b      	mov	r3, r5
 8003562:	f04f 0000 	mov.w	r0, #0
 8003566:	f04f 0100 	mov.w	r1, #0
 800356a:	0159      	lsls	r1, r3, #5
 800356c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003570:	0150      	lsls	r0, r2, #5
 8003572:	4602      	mov	r2, r0
 8003574:	460b      	mov	r3, r1
 8003576:	4621      	mov	r1, r4
 8003578:	1a51      	subs	r1, r2, r1
 800357a:	61b9      	str	r1, [r7, #24]
 800357c:	4629      	mov	r1, r5
 800357e:	eb63 0301 	sbc.w	r3, r3, r1
 8003582:	61fb      	str	r3, [r7, #28]
 8003584:	f04f 0200 	mov.w	r2, #0
 8003588:	f04f 0300 	mov.w	r3, #0
 800358c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003590:	4649      	mov	r1, r9
 8003592:	008b      	lsls	r3, r1, #2
 8003594:	4641      	mov	r1, r8
 8003596:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800359a:	4641      	mov	r1, r8
 800359c:	008a      	lsls	r2, r1, #2
 800359e:	4610      	mov	r0, r2
 80035a0:	4619      	mov	r1, r3
 80035a2:	4603      	mov	r3, r0
 80035a4:	4622      	mov	r2, r4
 80035a6:	189b      	adds	r3, r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
 80035aa:	462b      	mov	r3, r5
 80035ac:	460a      	mov	r2, r1
 80035ae:	eb42 0303 	adc.w	r3, r2, r3
 80035b2:	617b      	str	r3, [r7, #20]
 80035b4:	f04f 0200 	mov.w	r2, #0
 80035b8:	f04f 0300 	mov.w	r3, #0
 80035bc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80035c0:	4629      	mov	r1, r5
 80035c2:	00cb      	lsls	r3, r1, #3
 80035c4:	4621      	mov	r1, r4
 80035c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035ca:	4621      	mov	r1, r4
 80035cc:	00ca      	lsls	r2, r1, #3
 80035ce:	461c      	mov	r4, r3
 80035d0:	4613      	mov	r3, r2
 80035d2:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
        if (ENC_COUNTS_PER_REV[AXIS_Y] > 0u) sps_y = (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[AXIS_Y]);
 80035d6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d011      	beq.n	8003602 <vel_sampler_try_sample+0x23e>
 80035de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035e2:	2300      	movs	r3, #0
 80035e4:	f8c7 20b0 	str.w	r2, [r7, #176]	@ 0xb0
 80035e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80035ec:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 80035f0:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 80035f4:	f7fc fe3c 	bl	8000270 <__aeabi_ldivmod>
 80035f8:	4602      	mov	r2, r0
 80035fa:	460b      	mov	r3, r1
 80035fc:	4613      	mov	r3, r2
 80035fe:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
    }
    {
        int32_t d = g_encoder_delta_tick[AXIS_Z];
 8003602:	4b4d      	ldr	r3, [pc, #308]	@ (8003738 <vel_sampler_try_sample+0x374>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        int64_t num = (int64_t)d * (int64_t)dda_steps_per_rev_axis(AXIS_Z) * 1000LL;
 800360a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800360e:	17da      	asrs	r2, r3, #31
 8003610:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003614:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003618:	2002      	movs	r0, #2
 800361a:	f7ff fba7 	bl	8002d6c <dda_steps_per_rev_axis>
 800361e:	4603      	mov	r3, r0
 8003620:	2200      	movs	r2, #0
 8003622:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003626:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800362a:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	@ 0xa8
 800362e:	462b      	mov	r3, r5
 8003630:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003634:	4642      	mov	r2, r8
 8003636:	fb02 f203 	mul.w	r2, r2, r3
 800363a:	464b      	mov	r3, r9
 800363c:	4621      	mov	r1, r4
 800363e:	fb01 f303 	mul.w	r3, r1, r3
 8003642:	4413      	add	r3, r2
 8003644:	4622      	mov	r2, r4
 8003646:	4641      	mov	r1, r8
 8003648:	fba2 1201 	umull	r1, r2, r2, r1
 800364c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003650:	460a      	mov	r2, r1
 8003652:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8003656:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800365a:	4413      	add	r3, r2
 800365c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003660:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8003664:	4622      	mov	r2, r4
 8003666:	462b      	mov	r3, r5
 8003668:	f04f 0000 	mov.w	r0, #0
 800366c:	f04f 0100 	mov.w	r1, #0
 8003670:	0159      	lsls	r1, r3, #5
 8003672:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003676:	0150      	lsls	r0, r2, #5
 8003678:	4602      	mov	r2, r0
 800367a:	460b      	mov	r3, r1
 800367c:	4621      	mov	r1, r4
 800367e:	1a51      	subs	r1, r2, r1
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	4629      	mov	r1, r5
 8003684:	eb63 0301 	sbc.w	r3, r3, r1
 8003688:	60fb      	str	r3, [r7, #12]
 800368a:	f04f 0200 	mov.w	r2, #0
 800368e:	f04f 0300 	mov.w	r3, #0
 8003692:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8003696:	4649      	mov	r1, r9
 8003698:	008b      	lsls	r3, r1, #2
 800369a:	4641      	mov	r1, r8
 800369c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036a0:	4641      	mov	r1, r8
 80036a2:	008a      	lsls	r2, r1, #2
 80036a4:	4610      	mov	r0, r2
 80036a6:	4619      	mov	r1, r3
 80036a8:	4603      	mov	r3, r0
 80036aa:	4622      	mov	r2, r4
 80036ac:	189b      	adds	r3, r3, r2
 80036ae:	603b      	str	r3, [r7, #0]
 80036b0:	462b      	mov	r3, r5
 80036b2:	460a      	mov	r2, r1
 80036b4:	eb42 0303 	adc.w	r3, r2, r3
 80036b8:	607b      	str	r3, [r7, #4]
 80036ba:	f04f 0200 	mov.w	r2, #0
 80036be:	f04f 0300 	mov.w	r3, #0
 80036c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036c6:	4629      	mov	r1, r5
 80036c8:	00cb      	lsls	r3, r1, #3
 80036ca:	4621      	mov	r1, r4
 80036cc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036d0:	4621      	mov	r1, r4
 80036d2:	00ca      	lsls	r2, r1, #3
 80036d4:	461c      	mov	r4, r3
 80036d6:	4613      	mov	r3, r2
 80036d8:	e9c7 3440 	strd	r3, r4, [r7, #256]	@ 0x100
        if (ENC_COUNTS_PER_REV[AXIS_Z] > 0u) sps_z = (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[AXIS_Z]);
 80036dc:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d011      	beq.n	8003708 <vel_sampler_try_sample+0x344>
 80036e4:	f649 4240 	movw	r2, #40000	@ 0x9c40
 80036e8:	2300      	movs	r3, #0
 80036ea:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 80036ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80036f2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80036f6:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
 80036fa:	f7fc fdb9 	bl	8000270 <__aeabi_ldivmod>
 80036fe:	4602      	mov	r2, r0
 8003700:	460b      	mov	r3, r1
 8003702:	4613      	mov	r3, r2
 8003704:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    }

    /* Atualiza janela deslizante (média móvel) */
    if (g_vel_hist_count < (uint8_t)MOTION_VEL_SMOOTH_WIN) {
 8003708:	4b0c      	ldr	r3, [pc, #48]	@ (800373c <vel_sampler_try_sample+0x378>)
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	2b09      	cmp	r3, #9
 800370e:	d817      	bhi.n	8003740 <vel_sampler_try_sample+0x37c>
        g_vel_hist_count++;
 8003710:	4b0a      	ldr	r3, [pc, #40]	@ (800373c <vel_sampler_try_sample+0x378>)
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	3301      	adds	r3, #1
 8003716:	b2db      	uxtb	r3, r3
 8003718:	4a08      	ldr	r2, [pc, #32]	@ (800373c <vel_sampler_try_sample+0x378>)
 800371a:	7013      	strb	r3, [r2, #0]
 800371c:	e064      	b.n	80037e8 <vel_sampler_try_sample+0x424>
 800371e:	bf00      	nop
 8003720:	20002e95 	.word	0x20002e95
 8003724:	20002e96 	.word	0x20002e96
 8003728:	200000d4 	.word	0x200000d4
 800372c:	20002e9c 	.word	0x20002e9c
 8003730:	51eb851f 	.word	0x51eb851f
 8003734:	20002ea0 	.word	0x20002ea0
 8003738:	20002dc8 	.word	0x20002dc8
 800373c:	20004a99 	.word	0x20004a99
    } else {
        /* Remove amostras antigas da soma */
        g_vel_sum_x -= (int64_t)g_vel_hist_x[g_vel_hist_idx];
 8003740:	4b95      	ldr	r3, [pc, #596]	@ (8003998 <vel_sampler_try_sample+0x5d4>)
 8003742:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003746:	4b95      	ldr	r3, [pc, #596]	@ (800399c <vel_sampler_try_sample+0x5d8>)
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	4b94      	ldr	r3, [pc, #592]	@ (80039a0 <vel_sampler_try_sample+0x5dc>)
 800374e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003752:	17da      	asrs	r2, r3, #31
 8003754:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003758:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800375c:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003760:	4623      	mov	r3, r4
 8003762:	1ac3      	subs	r3, r0, r3
 8003764:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003768:	462b      	mov	r3, r5
 800376a:	eb61 0303 	sbc.w	r3, r1, r3
 800376e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003772:	4b89      	ldr	r3, [pc, #548]	@ (8003998 <vel_sampler_try_sample+0x5d4>)
 8003774:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003778:	e9c3 1200 	strd	r1, r2, [r3]
        g_vel_sum_y -= (int64_t)g_vel_hist_y[g_vel_hist_idx];
 800377c:	4b89      	ldr	r3, [pc, #548]	@ (80039a4 <vel_sampler_try_sample+0x5e0>)
 800377e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003782:	4b86      	ldr	r3, [pc, #536]	@ (800399c <vel_sampler_try_sample+0x5d8>)
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	461a      	mov	r2, r3
 8003788:	4b87      	ldr	r3, [pc, #540]	@ (80039a8 <vel_sampler_try_sample+0x5e4>)
 800378a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800378e:	17da      	asrs	r2, r3, #31
 8003790:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003794:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003798:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800379c:	4623      	mov	r3, r4
 800379e:	1ac3      	subs	r3, r0, r3
 80037a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80037a2:	462b      	mov	r3, r5
 80037a4:	eb61 0303 	sbc.w	r3, r1, r3
 80037a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80037aa:	4b7e      	ldr	r3, [pc, #504]	@ (80039a4 <vel_sampler_try_sample+0x5e0>)
 80037ac:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80037b0:	e9c3 1200 	strd	r1, r2, [r3]
        g_vel_sum_z -= (int64_t)g_vel_hist_z[g_vel_hist_idx];
 80037b4:	4b7d      	ldr	r3, [pc, #500]	@ (80039ac <vel_sampler_try_sample+0x5e8>)
 80037b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80037ba:	4b78      	ldr	r3, [pc, #480]	@ (800399c <vel_sampler_try_sample+0x5d8>)
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	461a      	mov	r2, r3
 80037c0:	4b7b      	ldr	r3, [pc, #492]	@ (80039b0 <vel_sampler_try_sample+0x5ec>)
 80037c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037c6:	17da      	asrs	r2, r3, #31
 80037c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80037ca:	677a      	str	r2, [r7, #116]	@ 0x74
 80037cc:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80037d0:	4623      	mov	r3, r4
 80037d2:	1ac3      	subs	r3, r0, r3
 80037d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80037d6:	462b      	mov	r3, r5
 80037d8:	eb61 0303 	sbc.w	r3, r1, r3
 80037dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80037de:	4b73      	ldr	r3, [pc, #460]	@ (80039ac <vel_sampler_try_sample+0x5e8>)
 80037e0:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80037e4:	e9c3 1200 	strd	r1, r2, [r3]
    }
    /* Adiciona amostras novas */
    g_vel_hist_x[g_vel_hist_idx] = sps_x;
 80037e8:	4b6c      	ldr	r3, [pc, #432]	@ (800399c <vel_sampler_try_sample+0x5d8>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	4619      	mov	r1, r3
 80037ee:	4a6c      	ldr	r2, [pc, #432]	@ (80039a0 <vel_sampler_try_sample+0x5dc>)
 80037f0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80037f4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    g_vel_hist_y[g_vel_hist_idx] = sps_y;
 80037f8:	4b68      	ldr	r3, [pc, #416]	@ (800399c <vel_sampler_try_sample+0x5d8>)
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	4619      	mov	r1, r3
 80037fe:	4a6a      	ldr	r2, [pc, #424]	@ (80039a8 <vel_sampler_try_sample+0x5e4>)
 8003800:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003804:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    g_vel_hist_z[g_vel_hist_idx] = sps_z;
 8003808:	4b64      	ldr	r3, [pc, #400]	@ (800399c <vel_sampler_try_sample+0x5d8>)
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	4619      	mov	r1, r3
 800380e:	4a68      	ldr	r2, [pc, #416]	@ (80039b0 <vel_sampler_try_sample+0x5ec>)
 8003810:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003814:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    g_vel_sum_x += (int64_t)sps_x;
 8003818:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800381c:	17da      	asrs	r2, r3, #31
 800381e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003820:	667a      	str	r2, [r7, #100]	@ 0x64
 8003822:	4b5d      	ldr	r3, [pc, #372]	@ (8003998 <vel_sampler_try_sample+0x5d4>)
 8003824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003828:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800382c:	4621      	mov	r1, r4
 800382e:	1889      	adds	r1, r1, r2
 8003830:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003832:	4629      	mov	r1, r5
 8003834:	eb43 0101 	adc.w	r1, r3, r1
 8003838:	65f9      	str	r1, [r7, #92]	@ 0x5c
 800383a:	4b57      	ldr	r3, [pc, #348]	@ (8003998 <vel_sampler_try_sample+0x5d4>)
 800383c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003840:	e9c3 1200 	strd	r1, r2, [r3]
    g_vel_sum_y += (int64_t)sps_y;
 8003844:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003848:	17da      	asrs	r2, r3, #31
 800384a:	653b      	str	r3, [r7, #80]	@ 0x50
 800384c:	657a      	str	r2, [r7, #84]	@ 0x54
 800384e:	4b55      	ldr	r3, [pc, #340]	@ (80039a4 <vel_sampler_try_sample+0x5e0>)
 8003850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003854:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8003858:	4621      	mov	r1, r4
 800385a:	1889      	adds	r1, r1, r2
 800385c:	64b9      	str	r1, [r7, #72]	@ 0x48
 800385e:	4629      	mov	r1, r5
 8003860:	eb43 0101 	adc.w	r1, r3, r1
 8003864:	64f9      	str	r1, [r7, #76]	@ 0x4c
 8003866:	4b4f      	ldr	r3, [pc, #316]	@ (80039a4 <vel_sampler_try_sample+0x5e0>)
 8003868:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800386c:	e9c3 1200 	strd	r1, r2, [r3]
    g_vel_sum_z += (int64_t)sps_z;
 8003870:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003874:	17da      	asrs	r2, r3, #31
 8003876:	643b      	str	r3, [r7, #64]	@ 0x40
 8003878:	647a      	str	r2, [r7, #68]	@ 0x44
 800387a:	4b4c      	ldr	r3, [pc, #304]	@ (80039ac <vel_sampler_try_sample+0x5e8>)
 800387c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003880:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8003884:	4621      	mov	r1, r4
 8003886:	1889      	adds	r1, r1, r2
 8003888:	63b9      	str	r1, [r7, #56]	@ 0x38
 800388a:	4629      	mov	r1, r5
 800388c:	eb43 0101 	adc.w	r1, r3, r1
 8003890:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8003892:	4b46      	ldr	r3, [pc, #280]	@ (80039ac <vel_sampler_try_sample+0x5e8>)
 8003894:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003898:	e9c3 1200 	strd	r1, r2, [r3]
    g_vel_hist_idx = (uint8_t)((g_vel_hist_idx + 1u) % (uint8_t)MOTION_VEL_SMOOTH_WIN);
 800389c:	4b3f      	ldr	r3, [pc, #252]	@ (800399c <vel_sampler_try_sample+0x5d8>)
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	1c59      	adds	r1, r3, #1
 80038a2:	4b44      	ldr	r3, [pc, #272]	@ (80039b4 <vel_sampler_try_sample+0x5f0>)
 80038a4:	fba3 2301 	umull	r2, r3, r3, r1
 80038a8:	08da      	lsrs	r2, r3, #3
 80038aa:	4613      	mov	r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	4413      	add	r3, r2
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	1aca      	subs	r2, r1, r3
 80038b4:	b2d2      	uxtb	r2, r2
 80038b6:	4b39      	ldr	r3, [pc, #228]	@ (800399c <vel_sampler_try_sample+0x5d8>)
 80038b8:	701a      	strb	r2, [r3, #0]

    int32_t avg_x = (int32_t)(g_vel_sum_x / (int64_t)g_vel_hist_count);
 80038ba:	4b37      	ldr	r3, [pc, #220]	@ (8003998 <vel_sampler_try_sample+0x5d4>)
 80038bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80038c0:	4b3d      	ldr	r3, [pc, #244]	@ (80039b8 <vel_sampler_try_sample+0x5f4>)
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2200      	movs	r2, #0
 80038c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80038ca:	637a      	str	r2, [r7, #52]	@ 0x34
 80038cc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80038d0:	f7fc fcce 	bl	8000270 <__aeabi_ldivmod>
 80038d4:	4602      	mov	r2, r0
 80038d6:	460b      	mov	r3, r1
 80038d8:	4613      	mov	r3, r2
 80038da:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    int32_t avg_y = (int32_t)(g_vel_sum_y / (int64_t)g_vel_hist_count);
 80038de:	4b31      	ldr	r3, [pc, #196]	@ (80039a4 <vel_sampler_try_sample+0x5e0>)
 80038e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80038e4:	4b34      	ldr	r3, [pc, #208]	@ (80039b8 <vel_sampler_try_sample+0x5f4>)
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2200      	movs	r2, #0
 80038ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038f4:	f7fc fcbc 	bl	8000270 <__aeabi_ldivmod>
 80038f8:	4602      	mov	r2, r0
 80038fa:	460b      	mov	r3, r1
 80038fc:	4613      	mov	r3, r2
 80038fe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    int32_t avg_z = (int32_t)(g_vel_sum_z / (int64_t)g_vel_hist_count);
 8003902:	4b2a      	ldr	r3, [pc, #168]	@ (80039ac <vel_sampler_try_sample+0x5e8>)
 8003904:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003908:	4b2b      	ldr	r3, [pc, #172]	@ (80039b8 <vel_sampler_try_sample+0x5f4>)
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2200      	movs	r2, #0
 8003910:	623b      	str	r3, [r7, #32]
 8003912:	627a      	str	r2, [r7, #36]	@ 0x24
 8003914:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003918:	f7fc fcaa 	bl	8000270 <__aeabi_ldivmod>
 800391c:	4602      	mov	r2, r0
 800391e:	460b      	mov	r3, r1
 8003920:	4613      	mov	r3, r2
 8003922:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4

    g_vel_vx[idx] = avg_x;
 8003926:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 800392a:	4924      	ldr	r1, [pc, #144]	@ (80039bc <vel_sampler_try_sample+0x5f8>)
 800392c:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8003930:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    g_vel_vy[idx] = avg_y;
 8003934:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003938:	4921      	ldr	r1, [pc, #132]	@ (80039c0 <vel_sampler_try_sample+0x5fc>)
 800393a:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 800393e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    g_vel_vz[idx] = avg_z;
 8003942:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003946:	491f      	ldr	r1, [pc, #124]	@ (80039c4 <vel_sampler_try_sample+0x600>)
 8003948:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800394c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    /* Captura também os comandos atuais */
    g_vel_cmd_vx[idx] = g_vel_cmd_sps[AXIS_X];
 8003950:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003954:	4a1c      	ldr	r2, [pc, #112]	@ (80039c8 <vel_sampler_try_sample+0x604>)
 8003956:	6812      	ldr	r2, [r2, #0]
 8003958:	491c      	ldr	r1, [pc, #112]	@ (80039cc <vel_sampler_try_sample+0x608>)
 800395a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    g_vel_cmd_vy[idx] = g_vel_cmd_sps[AXIS_Y];
 800395e:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003962:	4a19      	ldr	r2, [pc, #100]	@ (80039c8 <vel_sampler_try_sample+0x604>)
 8003964:	6852      	ldr	r2, [r2, #4]
 8003966:	491a      	ldr	r1, [pc, #104]	@ (80039d0 <vel_sampler_try_sample+0x60c>)
 8003968:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    g_vel_cmd_vz[idx] = g_vel_cmd_sps[AXIS_Z];
 800396c:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003970:	4a15      	ldr	r2, [pc, #84]	@ (80039c8 <vel_sampler_try_sample+0x604>)
 8003972:	6892      	ldr	r2, [r2, #8]
 8003974:	4917      	ldr	r1, [pc, #92]	@ (80039d4 <vel_sampler_try_sample+0x610>)
 8003976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    g_vel_count = (uint16_t)(idx + 1u);
 800397a:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 800397e:	3301      	adds	r3, #1
 8003980:	b29a      	uxth	r2, r3
 8003982:	4b15      	ldr	r3, [pc, #84]	@ (80039d8 <vel_sampler_try_sample+0x614>)
 8003984:	801a      	strh	r2, [r3, #0]
 8003986:	e002      	b.n	800398e <vel_sampler_try_sample+0x5ca>
    if (!g_vel_armed) return;
 8003988:	bf00      	nop
 800398a:	e000      	b.n	800398e <vel_sampler_try_sample+0x5ca>
    if (g_vel_count >= (uint16_t)MOTION_VEL_SAMPLER_SAMPLES) return;
 800398c:	bf00      	nop
}
 800398e:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8003992:	46bd      	mov	sp, r7
 8003994:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003998:	20004a80 	.word	0x20004a80
 800399c:	20004a98 	.word	0x20004a98
 80039a0:	20004a04 	.word	0x20004a04
 80039a4:	20004a88 	.word	0x20004a88
 80039a8:	20004a2c 	.word	0x20004a2c
 80039ac:	20004a90 	.word	0x20004a90
 80039b0:	20004a54 	.word	0x20004a54
 80039b4:	cccccccd 	.word	0xcccccccd
 80039b8:	20004a99 	.word	0x20004a99
 80039bc:	20003288 	.word	0x20003288
 80039c0:	20003670 	.word	0x20003670
 80039c4:	20003a58 	.word	0x20003a58
 80039c8:	200049f8 	.word	0x200049f8
 80039cc:	20003e40 	.word	0x20003e40
 80039d0:	20004228 	.word	0x20004228
 80039d4:	20004610 	.word	0x20004610
 80039d8:	20002e96 	.word	0x20002e96

080039dc <vel_sampler_dump_and_reset>:

static inline void vel_sampler_dump_and_reset(void)
{
 80039dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039de:	b08b      	sub	sp, #44	@ 0x2c
 80039e0:	af06      	add	r7, sp, #24
    if (!g_vel_count) { vel_sampler_reset(); return; }
 80039e2:	4b2e      	ldr	r3, [pc, #184]	@ (8003a9c <vel_sampler_dump_and_reset+0xc0>)
 80039e4:	881b      	ldrh	r3, [r3, #0]
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d102      	bne.n	80039f2 <vel_sampler_dump_and_reset+0x16>
 80039ec:	f7ff fbec 	bl	80031c8 <vel_sampler_reset>
 80039f0:	e050      	b.n	8003a94 <vel_sampler_dump_and_reset+0xb8>
    /* Cabeçalho simples */
    uint32_t duration_ms = (g_tim6_ticks - g_vel_t0_t6) / (uint32_t)T6_TICKS_PER_MS;
 80039f2:	4b2b      	ldr	r3, [pc, #172]	@ (8003aa0 <vel_sampler_dump_and_reset+0xc4>)
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	4b2b      	ldr	r3, [pc, #172]	@ (8003aa4 <vel_sampler_dump_and_reset+0xc8>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	4a2a      	ldr	r2, [pc, #168]	@ (8003aa8 <vel_sampler_dump_and_reset+0xcc>)
 80039fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003a02:	091b      	lsrs	r3, r3, #4
 8003a04:	60bb      	str	r3, [r7, #8]
    printf("VEL_SAMPLES count=%u\r\n", (unsigned)g_vel_count);
 8003a06:	4b25      	ldr	r3, [pc, #148]	@ (8003a9c <vel_sampler_dump_and_reset+0xc0>)
 8003a08:	881b      	ldrh	r3, [r3, #0]
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	4827      	ldr	r0, [pc, #156]	@ (8003aac <vel_sampler_dump_and_reset+0xd0>)
 8003a10:	f00d f898 	bl	8010b44 <iprintf>
    printf("id,time_ms,vx_enc_sps,vy_enc_sps,vz_enc_sps,vx_cmd_sps,vy_cmd_sps,vz_cmd_sps\r\n");
 8003a14:	4826      	ldr	r0, [pc, #152]	@ (8003ab0 <vel_sampler_dump_and_reset+0xd4>)
 8003a16:	f00d f8fd 	bl	8010c14 <puts>
    for (uint16_t i = 0; i < g_vel_count; ++i) {
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	81fb      	strh	r3, [r7, #14]
 8003a1e:	e02d      	b.n	8003a7c <vel_sampler_dump_and_reset+0xa0>
        printf("%u,%lu,%ld,%ld,%ld,%lu,%lu,%lu\r\n",
 8003a20:	89fd      	ldrh	r5, [r7, #14]
 8003a22:	89fb      	ldrh	r3, [r7, #14]
               (unsigned)i,
               (unsigned long)g_vel_time_ms[i],
 8003a24:	4a23      	ldr	r2, [pc, #140]	@ (8003ab4 <vel_sampler_dump_and_reset+0xd8>)
 8003a26:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
        printf("%u,%lu,%ld,%ld,%ld,%lu,%lu,%lu\r\n",
 8003a2a:	89fb      	ldrh	r3, [r7, #14]
               (long)g_vel_vx[i],
 8003a2c:	4a22      	ldr	r2, [pc, #136]	@ (8003ab8 <vel_sampler_dump_and_reset+0xdc>)
 8003a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a32:	607b      	str	r3, [r7, #4]
        printf("%u,%lu,%ld,%ld,%ld,%lu,%lu,%lu\r\n",
 8003a34:	89fb      	ldrh	r3, [r7, #14]
               (long)g_vel_vy[i],
 8003a36:	4a21      	ldr	r2, [pc, #132]	@ (8003abc <vel_sampler_dump_and_reset+0xe0>)
 8003a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
        printf("%u,%lu,%ld,%ld,%ld,%lu,%lu,%lu\r\n",
 8003a3c:	89fa      	ldrh	r2, [r7, #14]
               (long)g_vel_vz[i],
 8003a3e:	4920      	ldr	r1, [pc, #128]	@ (8003ac0 <vel_sampler_dump_and_reset+0xe4>)
 8003a40:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003a44:	603a      	str	r2, [r7, #0]
        printf("%u,%lu,%ld,%ld,%ld,%lu,%lu,%lu\r\n",
 8003a46:	89f9      	ldrh	r1, [r7, #14]
               (unsigned long)g_vel_cmd_vx[i],
 8003a48:	481e      	ldr	r0, [pc, #120]	@ (8003ac4 <vel_sampler_dump_and_reset+0xe8>)
 8003a4a:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
        printf("%u,%lu,%ld,%ld,%ld,%lu,%lu,%lu\r\n",
 8003a4e:	89f8      	ldrh	r0, [r7, #14]
               (unsigned long)g_vel_cmd_vy[i],
 8003a50:	4c1d      	ldr	r4, [pc, #116]	@ (8003ac8 <vel_sampler_dump_and_reset+0xec>)
 8003a52:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
        printf("%u,%lu,%ld,%ld,%ld,%lu,%lu,%lu\r\n",
 8003a56:	89fc      	ldrh	r4, [r7, #14]
               (unsigned long)g_vel_cmd_vz[i]);
 8003a58:	4a1c      	ldr	r2, [pc, #112]	@ (8003acc <vel_sampler_dump_and_reset+0xf0>)
 8003a5a:	f852 4024 	ldr.w	r4, [r2, r4, lsl #2]
        printf("%u,%lu,%ld,%ld,%ld,%lu,%lu,%lu\r\n",
 8003a5e:	9404      	str	r4, [sp, #16]
 8003a60:	9003      	str	r0, [sp, #12]
 8003a62:	9102      	str	r1, [sp, #8]
 8003a64:	683a      	ldr	r2, [r7, #0]
 8003a66:	9201      	str	r2, [sp, #4]
 8003a68:	9300      	str	r3, [sp, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4632      	mov	r2, r6
 8003a6e:	4629      	mov	r1, r5
 8003a70:	4817      	ldr	r0, [pc, #92]	@ (8003ad0 <vel_sampler_dump_and_reset+0xf4>)
 8003a72:	f00d f867 	bl	8010b44 <iprintf>
    for (uint16_t i = 0; i < g_vel_count; ++i) {
 8003a76:	89fb      	ldrh	r3, [r7, #14]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	81fb      	strh	r3, [r7, #14]
 8003a7c:	4b07      	ldr	r3, [pc, #28]	@ (8003a9c <vel_sampler_dump_and_reset+0xc0>)
 8003a7e:	881b      	ldrh	r3, [r3, #0]
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	89fa      	ldrh	r2, [r7, #14]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d3cb      	bcc.n	8003a20 <vel_sampler_dump_and_reset+0x44>
    }
    /* Resumo: duração total da sessão em milissegundos */
    printf("VEL_END,%lu\r\n", (unsigned long)duration_ms);
 8003a88:	68b9      	ldr	r1, [r7, #8]
 8003a8a:	4812      	ldr	r0, [pc, #72]	@ (8003ad4 <vel_sampler_dump_and_reset+0xf8>)
 8003a8c:	f00d f85a 	bl	8010b44 <iprintf>
    vel_sampler_reset();
 8003a90:	f7ff fb9a 	bl	80031c8 <vel_sampler_reset>
}
 8003a94:	3714      	adds	r7, #20
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	20002e96 	.word	0x20002e96
 8003aa0:	200000d4 	.word	0x200000d4
 8003aa4:	20002e9c 	.word	0x20002e9c
 8003aa8:	51eb851f 	.word	0x51eb851f
 8003aac:	08011f80 	.word	0x08011f80
 8003ab0:	08011f98 	.word	0x08011f98
 8003ab4:	20002ea0 	.word	0x20002ea0
 8003ab8:	20003288 	.word	0x20003288
 8003abc:	20003670 	.word	0x20003670
 8003ac0:	20003a58 	.word	0x20003a58
 8003ac4:	20003e40 	.word	0x20003e40
 8003ac8:	20004228 	.word	0x20004228
 8003acc:	20004610 	.word	0x20004610
 8003ad0:	08011fe8 	.word	0x08011fe8
 8003ad4:	0801200c 	.word	0x0801200c

08003ad8 <motion_refresh_status_locked>:
}

/* =======================
 *  Status e fila
 * ======================= */
static void motion_refresh_status_locked(void) {
 8003ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003adc:	b0ab      	sub	sp, #172	@ 0xac
 8003ade:	af00      	add	r7, sp, #0
    /* depth reportado cabe em 8 bits; faz clamp para 255 */
    uint32_t depth32 = (uint32_t)g_queue_count + (uint32_t)(g_has_active_segment ? 1u : 0u);
 8003ae0:	4bbd      	ldr	r3, [pc, #756]	@ (8003dd8 <motion_refresh_status_locked+0x300>)
 8003ae2:	881b      	ldrh	r3, [r3, #0]
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	4bbd      	ldr	r3, [pc, #756]	@ (8003ddc <motion_refresh_status_locked+0x304>)
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <motion_refresh_status_locked+0x1c>
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <motion_refresh_status_locked+0x1e>
 8003af4:	2300      	movs	r3, #0
 8003af6:	4413      	add	r3, r2
 8003af8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (depth32 > 255u) depth32 = 255u;
 8003afc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003b00:	2bff      	cmp	r3, #255	@ 0xff
 8003b02:	d902      	bls.n	8003b0a <motion_refresh_status_locked+0x32>
 8003b04:	23ff      	movs	r3, #255	@ 0xff
 8003b06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    g_status.queue_depth = (uint8_t)depth32;
 8003b0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	4ab3      	ldr	r2, [pc, #716]	@ (8003de0 <motion_refresh_status_locked+0x308>)
 8003b12:	7053      	strb	r3, [r2, #1]

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003b14:	2300      	movs	r3, #0
 8003b16:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8003b1a:	e179      	b.n	8003e10 <motion_refresh_status_locked+0x338>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8003b1c:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8003b20:	4613      	mov	r3, r2
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	4413      	add	r3, r2
 8003b26:	011b      	lsls	r3, r3, #4
 8003b28:	4aae      	ldr	r2, [pc, #696]	@ (8003de4 <motion_refresh_status_locked+0x30c>)
 8003b2a:	4413      	add	r3, r2
 8003b2c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        uint32_t total = ax->total_steps;
 8003b30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        uint32_t emitted = ax->emitted_steps;
 8003b3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        uint8_t pct = 0u;
 8003b44:	2300      	movs	r3, #0
 8003b46:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

        if (g_has_active_segment && total > 0u) {
 8003b4a:	4ba4      	ldr	r3, [pc, #656]	@ (8003ddc <motion_refresh_status_locked+0x304>)
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d04c      	beq.n	8003bee <motion_refresh_status_locked+0x116>
 8003b54:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d048      	beq.n	8003bee <motion_refresh_status_locked+0x116>
            uint64_t scaled = (uint64_t)emitted * 100u;
 8003b5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b60:	2200      	movs	r2, #0
 8003b62:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b64:	667a      	str	r2, [r7, #100]	@ 0x64
 8003b66:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8003b6a:	1891      	adds	r1, r2, r2
 8003b6c:	6239      	str	r1, [r7, #32]
 8003b6e:	415b      	adcs	r3, r3
 8003b70:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b76:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003b78:	eb12 0801 	adds.w	r8, r2, r1
 8003b7c:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003b7e:	eb43 0901 	adc.w	r9, r3, r1
 8003b82:	f04f 0200 	mov.w	r2, #0
 8003b86:	f04f 0300 	mov.w	r3, #0
 8003b8a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8003b8e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8003b92:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8003b96:	eb18 0102 	adds.w	r1, r8, r2
 8003b9a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003b9c:	eb49 0303 	adc.w	r3, r9, r3
 8003ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ba2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ba4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8003ba8:	4602      	mov	r2, r0
 8003baa:	189b      	adds	r3, r3, r2
 8003bac:	61bb      	str	r3, [r7, #24]
 8003bae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003bb0:	460a      	mov	r2, r1
 8003bb2:	4153      	adcs	r3, r2
 8003bb4:	61fb      	str	r3, [r7, #28]
 8003bb6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bba:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
            pct = (uint8_t)(scaled / total);
 8003bbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003bc6:	647a      	str	r2, [r7, #68]	@ 0x44
 8003bc8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003bcc:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003bd0:	f7fc fb9e 	bl	8000310 <__aeabi_uldivmod>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	4613      	mov	r3, r2
 8003bda:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
            if (pct > 100u) pct = 100u;
 8003bde:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003be2:	2b64      	cmp	r3, #100	@ 0x64
 8003be4:	d95a      	bls.n	8003c9c <motion_refresh_status_locked+0x1c4>
 8003be6:	2364      	movs	r3, #100	@ 0x64
 8003be8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
        if (g_has_active_segment && total > 0u) {
 8003bec:	e056      	b.n	8003c9c <motion_refresh_status_locked+0x1c4>
        } else if (total == 0u && g_has_active_segment) {
 8003bee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d108      	bne.n	8003c08 <motion_refresh_status_locked+0x130>
 8003bf6:	4b79      	ldr	r3, [pc, #484]	@ (8003ddc <motion_refresh_status_locked+0x304>)
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d003      	beq.n	8003c08 <motion_refresh_status_locked+0x130>
            pct = 100u;
 8003c00:	2364      	movs	r3, #100	@ 0x64
 8003c02:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003c06:	e04a      	b.n	8003c9e <motion_refresh_status_locked+0x1c6>
        } else if (!g_has_active_segment && total > 0u) {
 8003c08:	4b74      	ldr	r3, [pc, #464]	@ (8003ddc <motion_refresh_status_locked+0x304>)
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d145      	bne.n	8003c9e <motion_refresh_status_locked+0x1c6>
 8003c12:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d041      	beq.n	8003c9e <motion_refresh_status_locked+0x1c6>
            pct = (emitted >= total) ? 100u : (uint8_t)(((uint64_t)emitted * 100u) / total);
 8003c1a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8003c1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d236      	bcs.n	8003c94 <motion_refresh_status_locked+0x1bc>
 8003c26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	469a      	mov	sl, r3
 8003c2e:	4693      	mov	fp, r2
 8003c30:	4652      	mov	r2, sl
 8003c32:	465b      	mov	r3, fp
 8003c34:	1891      	adds	r1, r2, r2
 8003c36:	6139      	str	r1, [r7, #16]
 8003c38:	415b      	adcs	r3, r3
 8003c3a:	617b      	str	r3, [r7, #20]
 8003c3c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003c40:	eb12 040a 	adds.w	r4, r2, sl
 8003c44:	eb43 050b 	adc.w	r5, r3, fp
 8003c48:	f04f 0200 	mov.w	r2, #0
 8003c4c:	f04f 0300 	mov.w	r3, #0
 8003c50:	016b      	lsls	r3, r5, #5
 8003c52:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8003c56:	0162      	lsls	r2, r4, #5
 8003c58:	18a1      	adds	r1, r4, r2
 8003c5a:	60b9      	str	r1, [r7, #8]
 8003c5c:	eb45 0303 	adc.w	r3, r5, r3
 8003c60:	60fb      	str	r3, [r7, #12]
 8003c62:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003c66:	460b      	mov	r3, r1
 8003c68:	eb13 030a 	adds.w	r3, r3, sl
 8003c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c6e:	4613      	mov	r3, r2
 8003c70:	eb43 030b 	adc.w	r3, r3, fp
 8003c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c76:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c7e:	637a      	str	r2, [r7, #52]	@ 0x34
 8003c80:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003c84:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003c88:	f7fc fb42 	bl	8000310 <__aeabi_uldivmod>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	b2d3      	uxtb	r3, r2
 8003c92:	e000      	b.n	8003c96 <motion_refresh_status_locked+0x1be>
 8003c94:	2364      	movs	r3, #100	@ 0x64
 8003c96:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003c9a:	e000      	b.n	8003c9e <motion_refresh_status_locked+0x1c6>
        if (g_has_active_segment && total > 0u) {
 8003c9c:	bf00      	nop

        /* Erro em UNIDADES DE PASSOS (alinhado ao PI de posição)
         * desired_steps = passos emitidos no segmento (target_steps)
         * actual_steps  = encoder_rel convertido para passos DDA
         */
        int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8003c9e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ca2:	4a51      	ldr	r2, [pc, #324]	@ (8003de8 <motion_refresh_status_locked+0x310>)
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4413      	add	r3, r2
 8003ca8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003cac:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cb0:	4a4e      	ldr	r2, [pc, #312]	@ (8003dec <motion_refresh_status_locked+0x314>)
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	4413      	add	r3, r2
 8003cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cba:	1a86      	subs	r6, r0, r2
 8003cbc:	603e      	str	r6, [r7, #0]
 8003cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8003cc2:	607b      	str	r3, [r7, #4]
 8003cc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cc8:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        if (enc_rel > (int64_t)INT32_MAX) enc_rel = INT32_MAX;
 8003ccc:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8003cd0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8003cd4:	f173 0300 	sbcs.w	r3, r3, #0
 8003cd8:	db06      	blt.n	8003ce8 <motion_refresh_status_locked+0x210>
 8003cda:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8003cde:	f04f 0300 	mov.w	r3, #0
 8003ce2:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 8003ce6:	e00c      	b.n	8003d02 <motion_refresh_status_locked+0x22a>
        else if (enc_rel < (int64_t)INT32_MIN) enc_rel = INT32_MIN;
 8003ce8:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8003cec:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8003cf0:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8003cf4:	da05      	bge.n	8003d02 <motion_refresh_status_locked+0x22a>
 8003cf6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8003cfe:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 8003d02:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7ff f830 	bl	8002d6c <dda_steps_per_rev_axis>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2200      	movs	r2, #0
 8003d10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d12:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003d14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d18:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	fb02 f203 	mul.w	r2, r2, r3
 8003d22:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d26:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8003d2a:	fb01 f303 	mul.w	r3, r1, r3
 8003d2e:	441a      	add	r2, r3
 8003d30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d34:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003d36:	fba3 1301 	umull	r1, r3, r3, r1
 8003d3a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d42:	18d3      	adds	r3, r2, r3
 8003d44:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d46:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003d4a:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
 8003d4e:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 8003d52:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8003d56:	4b26      	ldr	r3, [pc, #152]	@ (8003df0 <motion_refresh_status_locked+0x318>)
 8003d58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
                                : 0);
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d011      	beq.n	8003d84 <motion_refresh_status_locked+0x2ac>
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
 8003d60:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8003d64:	4b22      	ldr	r3, [pc, #136]	@ (8003df0 <motion_refresh_status_locked+0x318>)
 8003d66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d70:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d74:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003d78:	f7fc fa7a 	bl	8000270 <__aeabi_ldivmod>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	460b      	mov	r3, r1
                                : 0);
 8003d80:	4613      	mov	r3, r2
 8003d82:	e000      	b.n	8003d86 <motion_refresh_status_locked+0x2ae>
 8003d84:	2300      	movs	r3, #0
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 8003d86:	677b      	str	r3, [r7, #116]	@ 0x74
        int32_t desired_steps = (int32_t)ax->target_steps;
 8003d88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	673b      	str	r3, [r7, #112]	@ 0x70
        int32_t err = desired_steps - actual_steps;
 8003d90:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003d92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	66fb      	str	r3, [r7, #108]	@ 0x6c
        int8_t  err8 = motion_clamp_error(err);
 8003d98:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003d9a:	f7ff f987 	bl	80030ac <motion_clamp_error>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        switch (axis) {
 8003da4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d002      	beq.n	8003db2 <motion_refresh_status_locked+0x2da>
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d009      	beq.n	8003dc4 <motion_refresh_status_locked+0x2ec>
 8003db0:	e020      	b.n	8003df4 <motion_refresh_status_locked+0x31c>
            case AXIS_X: g_status.pctX = pct; g_status.pidErrX = err8; break;
 8003db2:	4a0b      	ldr	r2, [pc, #44]	@ (8003de0 <motion_refresh_status_locked+0x308>)
 8003db4:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003db8:	7093      	strb	r3, [r2, #2]
 8003dba:	4a09      	ldr	r2, [pc, #36]	@ (8003de0 <motion_refresh_status_locked+0x308>)
 8003dbc:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003dc0:	7153      	strb	r3, [r2, #5]
 8003dc2:	e020      	b.n	8003e06 <motion_refresh_status_locked+0x32e>
            case AXIS_Y: g_status.pctY = pct; g_status.pidErrY = err8; break;
 8003dc4:	4a06      	ldr	r2, [pc, #24]	@ (8003de0 <motion_refresh_status_locked+0x308>)
 8003dc6:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003dca:	70d3      	strb	r3, [r2, #3]
 8003dcc:	4a04      	ldr	r2, [pc, #16]	@ (8003de0 <motion_refresh_status_locked+0x308>)
 8003dce:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003dd2:	7193      	strb	r3, [r2, #6]
 8003dd4:	e017      	b.n	8003e06 <motion_refresh_status_locked+0x32e>
 8003dd6:	bf00      	nop
 8003dd8:	20002d76 	.word	0x20002d76
 8003ddc:	20000170 	.word	0x20000170
 8003de0:	200000d8 	.word	0x200000d8
 8003de4:	200000e0 	.word	0x200000e0
 8003de8:	20002d88 	.word	0x20002d88
 8003dec:	20002db0 	.word	0x20002db0
 8003df0:	08012560 	.word	0x08012560
            case AXIS_Z:
            default:     g_status.pctZ = pct; g_status.pidErrZ = err8; break;
 8003df4:	4a0c      	ldr	r2, [pc, #48]	@ (8003e28 <motion_refresh_status_locked+0x350>)
 8003df6:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003dfa:	7113      	strb	r3, [r2, #4]
 8003dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8003e28 <motion_refresh_status_locked+0x350>)
 8003dfe:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003e02:	71d3      	strb	r3, [r2, #7]
 8003e04:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003e06:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8003e10:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	f67f ae81 	bls.w	8003b1c <motion_refresh_status_locked+0x44>
        }
    }
}
 8003e1a:	bf00      	nop
 8003e1c:	bf00      	nop
 8003e1e:	37ac      	adds	r7, #172	@ 0xac
 8003e20:	46bd      	mov	sp, r7
 8003e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e26:	bf00      	nop
 8003e28:	200000d8 	.word	0x200000d8

08003e2c <motion_stop_all_axes_locked>:


static void motion_stop_all_axes_locked(void) {
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003e32:	2300      	movs	r3, #0
 8003e34:	71fb      	strb	r3, [r7, #7]
 8003e36:	e045      	b.n	8003ec4 <motion_stop_all_axes_locked+0x98>
        motion_hw_step_low(axis);
 8003e38:	79fb      	ldrb	r3, [r7, #7]
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f7fe fe8e 	bl	8002b5c <motion_hw_step_low>
        motion_hw_enable(axis, 0u);
 8003e40:	79fb      	ldrb	r3, [r7, #7]
 8003e42:	2100      	movs	r1, #0
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7fe fe25 	bl	8002a94 <motion_hw_enable>

        motion_axis_state_t *ax = &g_axis_state[axis];
 8003e4a:	79fa      	ldrb	r2, [r7, #7]
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	005b      	lsls	r3, r3, #1
 8003e50:	4413      	add	r3, r2
 8003e52:	011b      	lsls	r3, r3, #4
 8003e54:	4a1f      	ldr	r2, [pc, #124]	@ (8003ed4 <motion_stop_all_axes_locked+0xa8>)
 8003e56:	4413      	add	r3, r2
 8003e58:	603b      	str	r3, [r7, #0]
        ax->total_steps       = 0u;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	2200      	movs	r2, #0
 8003e64:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = 0u;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	819a      	strh	r2, [r3, #12]
        ax->kp = 0u; ax->ki = 0u; ax->kd = 0u;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	2200      	movs	r2, #0
 8003e76:	81da      	strh	r2, [r3, #14]
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	821a      	strh	r2, [r3, #16]
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	2200      	movs	r2, #0
 8003e82:	825a      	strh	r2, [r3, #18]

        /* limpa controle de pulso/guardas */
        ax->step_high         = 0u;
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	2200      	movs	r2, #0
 8003e88:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u;
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = 0u;
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = 0u;
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        /* limpa DDA/rampa */
        ax->dda_accum_q16     = 0u;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = 0u;
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	621a      	str	r2, [r3, #32]
        ax->v_actual_sps      = 0u;
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	625a      	str	r2, [r3, #36]	@ 0x24
        ax->accel_sps2        = 0u;
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	629a      	str	r2, [r3, #40]	@ 0x28
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003ebe:	79fb      	ldrb	r3, [r7, #7]
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	71fb      	strb	r3, [r7, #7]
 8003ec4:	79fb      	ldrb	r3, [r7, #7]
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d9b6      	bls.n	8003e38 <motion_stop_all_axes_locked+0xc>
    }
}
 8003eca:	bf00      	nop
 8003ecc:	bf00      	nop
 8003ece:	3708      	adds	r7, #8
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	200000e0 	.word	0x200000e0

08003ed8 <motion_queue_clear_locked>:


static void motion_queue_clear_locked(void) {
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
    g_queue_head = 0u;
 8003ede:	4b0f      	ldr	r3, [pc, #60]	@ (8003f1c <motion_queue_clear_locked+0x44>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	701a      	strb	r2, [r3, #0]
    g_queue_tail = 0u;
 8003ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8003f20 <motion_queue_clear_locked+0x48>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	701a      	strb	r2, [r3, #0]
    g_queue_count = 0u;
 8003eea:	4b0e      	ldr	r3, [pc, #56]	@ (8003f24 <motion_queue_clear_locked+0x4c>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	801a      	strh	r2, [r3, #0]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	71fb      	strb	r3, [r7, #7]
 8003ef4:	e007      	b.n	8003f06 <motion_queue_clear_locked+0x2e>
 8003ef6:	79fb      	ldrb	r3, [r7, #7]
 8003ef8:	4a0b      	ldr	r2, [pc, #44]	@ (8003f28 <motion_queue_clear_locked+0x50>)
 8003efa:	2100      	movs	r1, #0
 8003efc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8003f00:	79fb      	ldrb	r3, [r7, #7]
 8003f02:	3301      	adds	r3, #1
 8003f04:	71fb      	strb	r3, [r7, #7]
 8003f06:	79fb      	ldrb	r3, [r7, #7]
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d9f4      	bls.n	8003ef6 <motion_queue_clear_locked+0x1e>
}
 8003f0c:	bf00      	nop
 8003f0e:	bf00      	nop
 8003f10:	370c      	adds	r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	20002d74 	.word	0x20002d74
 8003f20:	20002d75 	.word	0x20002d75
 8003f24:	20002d76 	.word	0x20002d76
 8003f28:	20002d7c 	.word	0x20002d7c

08003f2c <motion_queue_push_locked>:

static proto_result_t motion_queue_push_locked(const move_queue_add_req_t *req) {
 8003f2c:	b5b0      	push	{r4, r5, r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
    if (g_queue_count >= MOTION_QUEUE_CAPACITY)
 8003f34:	4b22      	ldr	r3, [pc, #136]	@ (8003fc0 <motion_queue_push_locked+0x94>)
 8003f36:	881b      	ldrh	r3, [r3, #0]
 8003f38:	2bff      	cmp	r3, #255	@ 0xff
 8003f3a:	d902      	bls.n	8003f42 <motion_queue_push_locked+0x16>
        return PROTO_ERR_RANGE;
 8003f3c:	f06f 0303 	mvn.w	r3, #3
 8003f40:	e039      	b.n	8003fb6 <motion_queue_push_locked+0x8a>
    g_queue[g_queue_tail].req = *req;
 8003f42:	4b20      	ldr	r3, [pc, #128]	@ (8003fc4 <motion_queue_push_locked+0x98>)
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	4619      	mov	r1, r3
 8003f48:	4a1f      	ldr	r2, [pc, #124]	@ (8003fc8 <motion_queue_push_locked+0x9c>)
 8003f4a:	232c      	movs	r3, #44	@ 0x2c
 8003f4c:	fb01 f303 	mul.w	r3, r1, r3
 8003f50:	441a      	add	r2, r3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4614      	mov	r4, r2
 8003f56:	461d      	mov	r5, r3
 8003f58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f60:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003f64:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_tail = (uint8_t)((g_queue_tail + 1u) % MOTION_QUEUE_CAPACITY);
 8003f68:	4b16      	ldr	r3, [pc, #88]	@ (8003fc4 <motion_queue_push_locked+0x98>)
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	4b14      	ldr	r3, [pc, #80]	@ (8003fc4 <motion_queue_push_locked+0x98>)
 8003f72:	701a      	strb	r2, [r3, #0]
    ++g_queue_count;
 8003f74:	4b12      	ldr	r3, [pc, #72]	@ (8003fc0 <motion_queue_push_locked+0x94>)
 8003f76:	881b      	ldrh	r3, [r3, #0]
 8003f78:	3301      	adds	r3, #1
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	4b10      	ldr	r3, [pc, #64]	@ (8003fc0 <motion_queue_push_locked+0x94>)
 8003f7e:	801a      	strh	r2, [r3, #0]
    /* Atualiza soma de passos restantes na FILA (por eixo) */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003f80:	2300      	movs	r3, #0
 8003f82:	73fb      	strb	r3, [r7, #15]
 8003f84:	e011      	b.n	8003faa <motion_queue_push_locked+0x7e>
        g_queue_rem_steps[a] += motion_total_for_axis(req, a);
 8003f86:	7bfb      	ldrb	r3, [r7, #15]
 8003f88:	4619      	mov	r1, r3
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7ff f80c 	bl	8002fa8 <motion_total_for_axis>
 8003f90:	4601      	mov	r1, r0
 8003f92:	7bfb      	ldrb	r3, [r7, #15]
 8003f94:	4a0d      	ldr	r2, [pc, #52]	@ (8003fcc <motion_queue_push_locked+0xa0>)
 8003f96:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003f9a:	7bfb      	ldrb	r3, [r7, #15]
 8003f9c:	440a      	add	r2, r1
 8003f9e:	490b      	ldr	r1, [pc, #44]	@ (8003fcc <motion_queue_push_locked+0xa0>)
 8003fa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003fa4:	7bfb      	ldrb	r3, [r7, #15]
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	73fb      	strb	r3, [r7, #15]
 8003faa:	7bfb      	ldrb	r3, [r7, #15]
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d9ea      	bls.n	8003f86 <motion_queue_push_locked+0x5a>
    }
    motion_refresh_status_locked();
 8003fb0:	f7ff fd92 	bl	8003ad8 <motion_refresh_status_locked>
    return PROTO_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bdb0      	pop	{r4, r5, r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	20002d76 	.word	0x20002d76
 8003fc4:	20002d75 	.word	0x20002d75
 8003fc8:	20000174 	.word	0x20000174
 8003fcc:	20002d7c 	.word	0x20002d7c

08003fd0 <motion_queue_pop_locked>:

static int motion_queue_pop_locked(move_queue_add_req_t *out) {
 8003fd0:	b5b0      	push	{r4, r5, r7, lr}
 8003fd2:	b090      	sub	sp, #64	@ 0x40
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
    if (g_queue_count == 0u) return 0;
 8003fd8:	4b34      	ldr	r3, [pc, #208]	@ (80040ac <motion_queue_pop_locked+0xdc>)
 8003fda:	881b      	ldrh	r3, [r3, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d101      	bne.n	8003fe4 <motion_queue_pop_locked+0x14>
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	e05f      	b.n	80040a4 <motion_queue_pop_locked+0xd4>
    move_queue_add_req_t tmp = g_queue[g_queue_head].req;
 8003fe4:	4b32      	ldr	r3, [pc, #200]	@ (80040b0 <motion_queue_pop_locked+0xe0>)
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	4619      	mov	r1, r3
 8003fea:	4a32      	ldr	r2, [pc, #200]	@ (80040b4 <motion_queue_pop_locked+0xe4>)
 8003fec:	232c      	movs	r3, #44	@ 0x2c
 8003fee:	fb01 f303 	mul.w	r3, r1, r3
 8003ff2:	4413      	add	r3, r2
 8003ff4:	f107 040c 	add.w	r4, r7, #12
 8003ff8:	461d      	mov	r5, r3
 8003ffa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ffc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ffe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004000:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004002:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004006:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    if (out) *out = tmp;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d00b      	beq.n	8004028 <motion_queue_pop_locked+0x58>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	461d      	mov	r5, r3
 8004014:	f107 040c 	add.w	r4, r7, #12
 8004018:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800401a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800401c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800401e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004020:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004024:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    g_queue_head = (uint8_t)((g_queue_head + 1u) % MOTION_QUEUE_CAPACITY);
 8004028:	4b21      	ldr	r3, [pc, #132]	@ (80040b0 <motion_queue_pop_locked+0xe0>)
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	3301      	adds	r3, #1
 800402e:	b2da      	uxtb	r2, r3
 8004030:	4b1f      	ldr	r3, [pc, #124]	@ (80040b0 <motion_queue_pop_locked+0xe0>)
 8004032:	701a      	strb	r2, [r3, #0]
    --g_queue_count;
 8004034:	4b1d      	ldr	r3, [pc, #116]	@ (80040ac <motion_queue_pop_locked+0xdc>)
 8004036:	881b      	ldrh	r3, [r3, #0]
 8004038:	3b01      	subs	r3, #1
 800403a:	b29a      	uxth	r2, r3
 800403c:	4b1b      	ldr	r3, [pc, #108]	@ (80040ac <motion_queue_pop_locked+0xdc>)
 800403e:	801a      	strh	r2, [r3, #0]
    /* Remove da soma de fila aquilo que saiu da fila */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004040:	2300      	movs	r3, #0
 8004042:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8004046:	e028      	b.n	800409a <motion_queue_pop_locked+0xca>
        uint32_t s = motion_total_for_axis(&tmp, a);
 8004048:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800404c:	f107 030c 	add.w	r3, r7, #12
 8004050:	4611      	mov	r1, r2
 8004052:	4618      	mov	r0, r3
 8004054:	f7fe ffa8 	bl	8002fa8 <motion_total_for_axis>
 8004058:	63b8      	str	r0, [r7, #56]	@ 0x38
        if (g_queue_rem_steps[a] >= s) g_queue_rem_steps[a] -= s;
 800405a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800405e:	4a16      	ldr	r2, [pc, #88]	@ (80040b8 <motion_queue_pop_locked+0xe8>)
 8004060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004064:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004066:	429a      	cmp	r2, r3
 8004068:	d80c      	bhi.n	8004084 <motion_queue_pop_locked+0xb4>
 800406a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800406e:	4a12      	ldr	r2, [pc, #72]	@ (80040b8 <motion_queue_pop_locked+0xe8>)
 8004070:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004074:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004078:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800407a:	1a8a      	subs	r2, r1, r2
 800407c:	490e      	ldr	r1, [pc, #56]	@ (80040b8 <motion_queue_pop_locked+0xe8>)
 800407e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004082:	e005      	b.n	8004090 <motion_queue_pop_locked+0xc0>
        else g_queue_rem_steps[a] = 0u;
 8004084:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004088:	4a0b      	ldr	r2, [pc, #44]	@ (80040b8 <motion_queue_pop_locked+0xe8>)
 800408a:	2100      	movs	r1, #0
 800408c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004090:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004094:	3301      	adds	r3, #1
 8004096:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800409a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d9d2      	bls.n	8004048 <motion_queue_pop_locked+0x78>
    }
    return 1;
 80040a2:	2301      	movs	r3, #1
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3740      	adds	r7, #64	@ 0x40
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bdb0      	pop	{r4, r5, r7, pc}
 80040ac:	20002d76 	.word	0x20002d76
 80040b0:	20002d74 	.word	0x20002d74
 80040b4:	20000174 	.word	0x20000174
 80040b8:	20002d7c 	.word	0x20002d7c

080040bc <motion_begin_segment_locked>:

static void motion_begin_segment_locked(const move_queue_add_req_t *seg) {
 80040bc:	b580      	push	{r7, lr}
 80040be:	b086      	sub	sp, #24
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
    if (!seg) return;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	f000 80af 	beq.w	800422a <motion_begin_segment_locked+0x16e>

    g_has_active_segment = 1u;
 80040cc:	4b59      	ldr	r3, [pc, #356]	@ (8004234 <motion_begin_segment_locked+0x178>)
 80040ce:	2201      	movs	r2, #1
 80040d0:	701a      	strb	r2, [r3, #0]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80040d2:	2300      	movs	r3, #0
 80040d4:	75fb      	strb	r3, [r7, #23]
 80040d6:	e0a3      	b.n	8004220 <motion_begin_segment_locked+0x164>
        motion_axis_state_t *ax = &g_axis_state[axis];
 80040d8:	7dfa      	ldrb	r2, [r7, #23]
 80040da:	4613      	mov	r3, r2
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	4413      	add	r3, r2
 80040e0:	011b      	lsls	r3, r3, #4
 80040e2:	4a55      	ldr	r2, [pc, #340]	@ (8004238 <motion_begin_segment_locked+0x17c>)
 80040e4:	4413      	add	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
        uint32_t total   = motion_total_for_axis(seg, axis);
 80040e8:	7dfb      	ldrb	r3, [r7, #23]
 80040ea:	4619      	mov	r1, r3
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f7fe ff5b 	bl	8002fa8 <motion_total_for_axis>
 80040f2:	60f8      	str	r0, [r7, #12]
        uint16_t velTick = motion_velocity_for_axis(seg, axis);
 80040f4:	7dfb      	ldrb	r3, [r7, #23]
 80040f6:	4619      	mov	r1, r3
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f7fe ff6f 	bl	8002fdc <motion_velocity_for_axis>
 80040fe:	4603      	mov	r3, r0
 8004100:	817b      	strh	r3, [r7, #10]

        ax->total_steps       = total;
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	2200      	movs	r2, #0
 800410c:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	2200      	movs	r2, #0
 8004112:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = velTick;
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	897a      	ldrh	r2, [r7, #10]
 8004118:	819a      	strh	r2, [r3, #12]
        ax->kp = motion_kp_for_axis(seg, axis);
 800411a:	7dfb      	ldrb	r3, [r7, #23]
 800411c:	4619      	mov	r1, r3
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f7fe ff76 	bl	8003010 <motion_kp_for_axis>
 8004124:	4603      	mov	r3, r0
 8004126:	461a      	mov	r2, r3
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	81da      	strh	r2, [r3, #14]
        ax->ki = motion_ki_for_axis(seg, axis);
 800412c:	7dfb      	ldrb	r3, [r7, #23]
 800412e:	4619      	mov	r1, r3
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f7fe ff87 	bl	8003044 <motion_ki_for_axis>
 8004136:	4603      	mov	r3, r0
 8004138:	461a      	mov	r2, r3
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	821a      	strh	r2, [r3, #16]
        ax->kd = motion_kd_for_axis(seg, axis);
 800413e:	7dfb      	ldrb	r3, [r7, #23]
 8004140:	4619      	mov	r1, r3
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7fe ff98 	bl	8003078 <motion_kd_for_axis>
 8004148:	4603      	mov	r3, r0
 800414a:	461a      	mov	r2, r3
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	825a      	strh	r2, [r3, #18]

        /* guardas para atender DIR/ENABLE timings do TMC5160 */
        ax->step_high         = 0u;
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	2200      	movs	r2, #0
 8004154:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u; 
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	2200      	movs	r2, #0
 800415a:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = (total > 0u) ? MOTION_ENABLE_SETTLE_TICKS : 0u;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <motion_begin_segment_locked+0xaa>
 8004162:	2202      	movs	r2, #2
 8004164:	e000      	b.n	8004168 <motion_begin_segment_locked+0xac>
 8004166:	2200      	movs	r2, #0
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        ax->dda_accum_q16     = 0u;
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	2200      	movs	r2, #0
 800417a:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	2200      	movs	r2, #0
 8004180:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = ((uint32_t)velTick) * 1000u;  /* steps/s alvo (derivado do seu campo) */
 8004182:	897b      	ldrh	r3, [r7, #10]
 8004184:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004188:	fb03 f202 	mul.w	r2, r3, r2
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	621a      	str	r2, [r3, #32]
        if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	6a1b      	ldr	r3, [r3, #32]
 8004194:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8004198:	4293      	cmp	r3, r2
 800419a:	d903      	bls.n	80041a4 <motion_begin_segment_locked+0xe8>
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80041a2:	621a      	str	r2, [r3, #32]
        /* Preserva v_actual_sps ao encadear segmentos (rampa só no início da lista) */
        if (g_status.state != MOTION_RUNNING) {
 80041a4:	4b25      	ldr	r3, [pc, #148]	@ (800423c <motion_begin_segment_locked+0x180>)
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d002      	beq.n	80041b4 <motion_begin_segment_locked+0xf8>
            ax->v_actual_sps  = 0u;
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	2200      	movs	r2, #0
 80041b2:	625a      	str	r2, [r3, #36]	@ 0x24
        }
        ax->accel_sps2        = DEMO_ACCEL_SPS2;
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	4a22      	ldr	r2, [pc, #136]	@ (8004240 <motion_begin_segment_locked+0x184>)
 80041b8:	629a      	str	r2, [r3, #40]	@ 0x28

        motion_hw_step_low(axis);
 80041ba:	7dfb      	ldrb	r3, [r7, #23]
 80041bc:	4618      	mov	r0, r3
 80041be:	f7fe fccd 	bl	8002b5c <motion_hw_step_low>
        motion_hw_set_dir(axis, (uint8_t)((seg->dirMask >> axis) & 0x1u));
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	785b      	ldrb	r3, [r3, #1]
 80041c6:	461a      	mov	r2, r3
 80041c8:	7dfb      	ldrb	r3, [r7, #23]
 80041ca:	fa42 f303 	asr.w	r3, r2, r3
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	b2da      	uxtb	r2, r3
 80041d6:	7dfb      	ldrb	r3, [r7, #23]
 80041d8:	4611      	mov	r1, r2
 80041da:	4618      	mov	r0, r3
 80041dc:	f7fe fc1a 	bl	8002a14 <motion_hw_set_dir>

        if (total > 0u) motion_hw_enable(axis, 1u);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d005      	beq.n	80041f2 <motion_begin_segment_locked+0x136>
 80041e6:	7dfb      	ldrb	r3, [r7, #23]
 80041e8:	2101      	movs	r1, #1
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7fe fc52 	bl	8002a94 <motion_hw_enable>
 80041f0:	e004      	b.n	80041fc <motion_begin_segment_locked+0x140>
        else            motion_hw_enable(axis, 0u);
 80041f2:	7dfb      	ldrb	r3, [r7, #23]
 80041f4:	2100      	movs	r1, #0
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7fe fc4c 	bl	8002a94 <motion_hw_enable>

        /* Não zera origem automaticamente; mantém a referência definida via set_origin */
        g_encoder_delta_tick[axis] = 0;
 80041fc:	7dfb      	ldrb	r3, [r7, #23]
 80041fe:	4a11      	ldr	r2, [pc, #68]	@ (8004244 <motion_begin_segment_locked+0x188>)
 8004200:	2100      	movs	r1, #0
 8004202:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_i_accum[axis] = 0;
 8004206:	7dfb      	ldrb	r3, [r7, #23]
 8004208:	4a0f      	ldr	r2, [pc, #60]	@ (8004248 <motion_begin_segment_locked+0x18c>)
 800420a:	2100      	movs	r1, #0
 800420c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_prev_err[axis] = 0;
 8004210:	7dfb      	ldrb	r3, [r7, #23]
 8004212:	4a0e      	ldr	r2, [pc, #56]	@ (800424c <motion_begin_segment_locked+0x190>)
 8004214:	2100      	movs	r1, #0
 8004216:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800421a:	7dfb      	ldrb	r3, [r7, #23]
 800421c:	3301      	adds	r3, #1
 800421e:	75fb      	strb	r3, [r7, #23]
 8004220:	7dfb      	ldrb	r3, [r7, #23]
 8004222:	2b02      	cmp	r3, #2
 8004224:	f67f af58 	bls.w	80040d8 <motion_begin_segment_locked+0x1c>
 8004228:	e000      	b.n	800422c <motion_begin_segment_locked+0x170>
    if (!seg) return;
 800422a:	bf00      	nop
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
           (unsigned long)motion_total_for_axis(seg, AXIS_X),
           (unsigned long)motion_total_for_axis(seg, AXIS_Y),
           (unsigned long)motion_total_for_axis(seg, AXIS_Z));
#endif
}
 800422c:	3718      	adds	r7, #24
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	20000170 	.word	0x20000170
 8004238:	200000e0 	.word	0x200000e0
 800423c:	200000d8 	.word	0x200000d8
 8004240:	00030d40 	.word	0x00030d40
 8004244:	20002dc8 	.word	0x20002dc8
 8004248:	20002e14 	.word	0x20002e14
 800424c:	20002e20 	.word	0x20002e20

08004250 <motion_try_start_next_locked>:

static uint8_t motion_try_start_next_locked(void) {
 8004250:	b580      	push	{r7, lr}
 8004252:	b08c      	sub	sp, #48	@ 0x30
 8004254:	af00      	add	r7, sp, #0
    move_queue_add_req_t next;
    if (!motion_queue_pop_locked(&next))
 8004256:	1d3b      	adds	r3, r7, #4
 8004258:	4618      	mov	r0, r3
 800425a:	f7ff feb9 	bl	8003fd0 <motion_queue_pop_locked>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d101      	bne.n	8004268 <motion_try_start_next_locked+0x18>
        return 0u;
 8004264:	2300      	movs	r3, #0
 8004266:	e007      	b.n	8004278 <motion_try_start_next_locked+0x28>
    motion_begin_segment_locked(&next);
 8004268:	1d3b      	adds	r3, r7, #4
 800426a:	4618      	mov	r0, r3
 800426c:	f7ff ff26 	bl	80040bc <motion_begin_segment_locked>
    g_active_frame_id = next.frameId;
 8004270:	793a      	ldrb	r2, [r7, #4]
 8004272:	4b03      	ldr	r3, [pc, #12]	@ (8004280 <motion_try_start_next_locked+0x30>)
 8004274:	701a      	strb	r2, [r3, #0]
#if MOTION_DEBUG_FLOW
    printf("[FLOW pop_next id=%u remaining=%u]\\r\\n", (unsigned)g_active_frame_id, (unsigned)g_queue_count);
#endif
    return 1u;
 8004276:	2301      	movs	r3, #1
}
 8004278:	4618      	mov	r0, r3
 800427a:	3730      	adds	r7, #48	@ 0x30
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	20002d78 	.word	0x20002d78

08004284 <motion_update_encoders>:

/* =======================
 *  Encoders
 * ======================= */
static void motion_update_encoders(void) {
 8004284:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004288:	b088      	sub	sp, #32
 800428a:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800428c:	2300      	movs	r3, #0
 800428e:	77fb      	strb	r3, [r7, #31]
 8004290:	e067      	b.n	8004362 <motion_update_encoders+0xde>
        uint32_t now = motion_hw_encoder_read_raw(axis);
 8004292:	7ffb      	ldrb	r3, [r7, #31]
 8004294:	4618      	mov	r0, r3
 8004296:	f7fe fc85 	bl	8002ba4 <motion_hw_encoder_read_raw>
 800429a:	61b8      	str	r0, [r7, #24]
        uint8_t bits = motion_hw_encoder_bits(axis);
 800429c:	7ffb      	ldrb	r3, [r7, #31]
 800429e:	4618      	mov	r0, r3
 80042a0:	f7fe fca8 	bl	8002bf4 <motion_hw_encoder_bits>
 80042a4:	4603      	mov	r3, r0
 80042a6:	75fb      	strb	r3, [r7, #23]
        if (bits == 16u) {
 80042a8:	7dfb      	ldrb	r3, [r7, #23]
 80042aa:	2b10      	cmp	r3, #16
 80042ac:	d12d      	bne.n	800430a <motion_update_encoders+0x86>
            uint16_t prev = (uint16_t)g_encoder_last_raw[axis];
 80042ae:	7ffb      	ldrb	r3, [r7, #31]
 80042b0:	4a30      	ldr	r2, [pc, #192]	@ (8004374 <motion_update_encoders+0xf0>)
 80042b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042b6:	81fb      	strh	r3, [r7, #14]
            int16_t delta = (int16_t)((uint16_t)now - prev);
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	89fb      	ldrh	r3, [r7, #14]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	81bb      	strh	r3, [r7, #12]
            g_encoder_last_raw[axis] = (uint16_t)now;
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	b29a      	uxth	r2, r3
 80042c8:	7ffb      	ldrb	r3, [r7, #31]
 80042ca:	4611      	mov	r1, r2
 80042cc:	4a29      	ldr	r2, [pc, #164]	@ (8004374 <motion_update_encoders+0xf0>)
 80042ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_encoder_position[axis] += delta;
 80042d2:	7ffb      	ldrb	r3, [r7, #31]
 80042d4:	4a28      	ldr	r2, [pc, #160]	@ (8004378 <motion_update_encoders+0xf4>)
 80042d6:	00db      	lsls	r3, r3, #3
 80042d8:	4413      	add	r3, r2
 80042da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042de:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80042e2:	17c8      	asrs	r0, r1, #31
 80042e4:	460c      	mov	r4, r1
 80042e6:	4605      	mov	r5, r0
 80042e8:	7ff9      	ldrb	r1, [r7, #31]
 80042ea:	eb12 0a04 	adds.w	sl, r2, r4
 80042ee:	eb43 0b05 	adc.w	fp, r3, r5
 80042f2:	4a21      	ldr	r2, [pc, #132]	@ (8004378 <motion_update_encoders+0xf4>)
 80042f4:	00cb      	lsls	r3, r1, #3
 80042f6:	4413      	add	r3, r2
 80042f8:	e9c3 ab00 	strd	sl, fp, [r3]
            g_encoder_delta_tick[axis] = (int32_t)delta;
 80042fc:	7ffb      	ldrb	r3, [r7, #31]
 80042fe:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004302:	491e      	ldr	r1, [pc, #120]	@ (800437c <motion_update_encoders+0xf8>)
 8004304:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004308:	e028      	b.n	800435c <motion_update_encoders+0xd8>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        } else {
            int32_t delta = (int32_t)(now - g_encoder_last_raw[axis]);
 800430a:	7ffb      	ldrb	r3, [r7, #31]
 800430c:	4a19      	ldr	r2, [pc, #100]	@ (8004374 <motion_update_encoders+0xf0>)
 800430e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004312:	69ba      	ldr	r2, [r7, #24]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	613b      	str	r3, [r7, #16]
            g_encoder_last_raw[axis] = now;
 8004318:	7ffb      	ldrb	r3, [r7, #31]
 800431a:	4916      	ldr	r1, [pc, #88]	@ (8004374 <motion_update_encoders+0xf0>)
 800431c:	69ba      	ldr	r2, [r7, #24]
 800431e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_position[axis] += delta;
 8004322:	7ffb      	ldrb	r3, [r7, #31]
 8004324:	4a14      	ldr	r2, [pc, #80]	@ (8004378 <motion_update_encoders+0xf4>)
 8004326:	00db      	lsls	r3, r3, #3
 8004328:	4413      	add	r3, r2
 800432a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432e:	6939      	ldr	r1, [r7, #16]
 8004330:	17c8      	asrs	r0, r1, #31
 8004332:	4688      	mov	r8, r1
 8004334:	4681      	mov	r9, r0
 8004336:	7ff9      	ldrb	r1, [r7, #31]
 8004338:	eb12 0008 	adds.w	r0, r2, r8
 800433c:	6038      	str	r0, [r7, #0]
 800433e:	eb43 0309 	adc.w	r3, r3, r9
 8004342:	607b      	str	r3, [r7, #4]
 8004344:	4a0c      	ldr	r2, [pc, #48]	@ (8004378 <motion_update_encoders+0xf4>)
 8004346:	00cb      	lsls	r3, r1, #3
 8004348:	4413      	add	r3, r2
 800434a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800434e:	e9c3 1200 	strd	r1, r2, [r3]
            g_encoder_delta_tick[axis] = delta;
 8004352:	7ffb      	ldrb	r3, [r7, #31]
 8004354:	4909      	ldr	r1, [pc, #36]	@ (800437c <motion_update_encoders+0xf8>)
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800435c:	7ffb      	ldrb	r3, [r7, #31]
 800435e:	3301      	adds	r3, #1
 8004360:	77fb      	strb	r3, [r7, #31]
 8004362:	7ffb      	ldrb	r3, [r7, #31]
 8004364:	2b02      	cmp	r3, #2
 8004366:	d994      	bls.n	8004292 <motion_update_encoders+0xe>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        }
    }
}
 8004368:	bf00      	nop
 800436a:	bf00      	nop
 800436c:	3720      	adds	r7, #32
 800436e:	46bd      	mov	sp, r7
 8004370:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004374:	20002da0 	.word	0x20002da0
 8004378:	20002d88 	.word	0x20002d88
 800437c:	20002dc8 	.word	0x20002dc8

08004380 <motion_send_queue_add_ack>:

/* =======================
 *  Envio de respostas
 * ======================= */
static void motion_send_queue_add_ack(uint8_t frame_id, uint8_t status) {
 8004380:	b580      	push	{r7, lr}
 8004382:	b088      	sub	sp, #32
 8004384:	af02      	add	r7, sp, #8
 8004386:	4603      	mov	r3, r0
 8004388:	460a      	mov	r2, r1
 800438a:	71fb      	strb	r3, [r7, #7]
 800438c:	4613      	mov	r3, r2
 800438e:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[6];
    move_queue_add_ack_resp_t resp = { frame_id, status };
 8004390:	79fb      	ldrb	r3, [r7, #7]
 8004392:	733b      	strb	r3, [r7, #12]
 8004394:	79bb      	ldrb	r3, [r7, #6]
 8004396:	737b      	strb	r3, [r7, #13]
    if (move_queue_add_ack_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8004398:	f107 0110 	add.w	r1, r7, #16
 800439c:	f107 030c 	add.w	r3, r7, #12
 80043a0:	2206      	movs	r2, #6
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fd f881 	bl	80014aa <move_queue_add_ack_resp_encoder>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00c      	beq.n	80043c8 <motion_send_queue_add_ack+0x48>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "ack", "encode_fail");
 80043ae:	4a12      	ldr	r2, [pc, #72]	@ (80043f8 <motion_send_queue_add_ack+0x78>)
 80043b0:	4b12      	ldr	r3, [pc, #72]	@ (80043fc <motion_send_queue_add_ack+0x7c>)
 80043b2:	9301      	str	r3, [sp, #4]
 80043b4:	4b12      	ldr	r3, [pc, #72]	@ (8004400 <motion_send_queue_add_ack+0x80>)
 80043b6:	9300      	str	r3, [sp, #0]
 80043b8:	4613      	mov	r3, r2
 80043ba:	f06f 0201 	mvn.w	r2, #1
 80043be:	2164      	movs	r1, #100	@ 0x64
 80043c0:	2002      	movs	r0, #2
 80043c2:	f7fe fa31 	bl	8002828 <log_event_auto>
 80043c6:	e014      	b.n	80043f2 <motion_send_queue_add_ack+0x72>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 80043c8:	f107 0310 	add.w	r3, r7, #16
 80043cc:	2106      	movs	r1, #6
 80043ce:	4618      	mov	r0, r3
 80043d0:	f002 fd22 	bl	8006e18 <app_resp_push>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d00b      	beq.n	80043f2 <motion_send_queue_add_ack+0x72>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "ack", "queue_full");
 80043da:	4a07      	ldr	r2, [pc, #28]	@ (80043f8 <motion_send_queue_add_ack+0x78>)
 80043dc:	4b09      	ldr	r3, [pc, #36]	@ (8004404 <motion_send_queue_add_ack+0x84>)
 80043de:	9301      	str	r3, [sp, #4]
 80043e0:	4b07      	ldr	r3, [pc, #28]	@ (8004400 <motion_send_queue_add_ack+0x80>)
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	4613      	mov	r3, r2
 80043e6:	f06f 0203 	mvn.w	r2, #3
 80043ea:	2164      	movs	r1, #100	@ 0x64
 80043ec:	2002      	movs	r0, #2
 80043ee:	f7fe fa1b 	bl	8002828 <log_event_auto>
    }
}
 80043f2:	3718      	adds	r7, #24
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	08011ed8 	.word	0x08011ed8
 80043fc:	0801201c 	.word	0x0801201c
 8004400:	08012028 	.word	0x08012028
 8004404:	0801202c 	.word	0x0801202c

08004408 <motion_send_queue_status_response>:

static void motion_send_queue_status_response(uint8_t frame_id) {
 8004408:	b580      	push	{r7, lr}
 800440a:	b08a      	sub	sp, #40	@ 0x28
 800440c:	af02      	add	r7, sp, #8
 800440e:	4603      	mov	r3, r0
 8004410:	71fb      	strb	r3, [r7, #7]
    uint8_t raw[12];
    move_queue_status_resp_t resp = {
 8004412:	79fb      	ldrb	r3, [r7, #7]
 8004414:	733b      	strb	r3, [r7, #12]
        .frameId = frame_id,
        .status  = (uint8_t)g_status.state,
 8004416:	4b27      	ldr	r3, [pc, #156]	@ (80044b4 <motion_send_queue_status_response+0xac>)
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 800441c:	737b      	strb	r3, [r7, #13]
        .pidErrX = (uint8_t)g_status.pidErrX,
 800441e:	4b25      	ldr	r3, [pc, #148]	@ (80044b4 <motion_send_queue_status_response+0xac>)
 8004420:	795b      	ldrb	r3, [r3, #5]
 8004422:	b25b      	sxtb	r3, r3
 8004424:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8004426:	73bb      	strb	r3, [r7, #14]
        .pidErrY = (uint8_t)g_status.pidErrY,
 8004428:	4b22      	ldr	r3, [pc, #136]	@ (80044b4 <motion_send_queue_status_response+0xac>)
 800442a:	799b      	ldrb	r3, [r3, #6]
 800442c:	b25b      	sxtb	r3, r3
 800442e:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8004430:	73fb      	strb	r3, [r7, #15]
        .pidErrZ = (uint8_t)g_status.pidErrZ,
 8004432:	4b20      	ldr	r3, [pc, #128]	@ (80044b4 <motion_send_queue_status_response+0xac>)
 8004434:	79db      	ldrb	r3, [r3, #7]
 8004436:	b25b      	sxtb	r3, r3
 8004438:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 800443a:	743b      	strb	r3, [r7, #16]
        .pctX    = g_status.pctX,
 800443c:	4b1d      	ldr	r3, [pc, #116]	@ (80044b4 <motion_send_queue_status_response+0xac>)
 800443e:	789b      	ldrb	r3, [r3, #2]
 8004440:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8004442:	747b      	strb	r3, [r7, #17]
        .pctY    = g_status.pctY,
 8004444:	4b1b      	ldr	r3, [pc, #108]	@ (80044b4 <motion_send_queue_status_response+0xac>)
 8004446:	78db      	ldrb	r3, [r3, #3]
 8004448:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 800444a:	74bb      	strb	r3, [r7, #18]
        .pctZ    = g_status.pctZ,
 800444c:	4b19      	ldr	r3, [pc, #100]	@ (80044b4 <motion_send_queue_status_response+0xac>)
 800444e:	791b      	ldrb	r3, [r3, #4]
 8004450:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8004452:	74fb      	strb	r3, [r7, #19]
    };
    if (move_queue_status_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8004454:	f107 0114 	add.w	r1, r7, #20
 8004458:	f107 030c 	add.w	r3, r7, #12
 800445c:	220c      	movs	r2, #12
 800445e:	4618      	mov	r0, r3
 8004460:	f7fd f8db 	bl	800161a <move_queue_status_resp_encoder>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00c      	beq.n	8004484 <motion_send_queue_status_response+0x7c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "status", "encode_fail");
 800446a:	4a13      	ldr	r2, [pc, #76]	@ (80044b8 <motion_send_queue_status_response+0xb0>)
 800446c:	4b13      	ldr	r3, [pc, #76]	@ (80044bc <motion_send_queue_status_response+0xb4>)
 800446e:	9301      	str	r3, [sp, #4]
 8004470:	4b13      	ldr	r3, [pc, #76]	@ (80044c0 <motion_send_queue_status_response+0xb8>)
 8004472:	9300      	str	r3, [sp, #0]
 8004474:	4613      	mov	r3, r2
 8004476:	f06f 0201 	mvn.w	r2, #1
 800447a:	2164      	movs	r1, #100	@ 0x64
 800447c:	2002      	movs	r0, #2
 800447e:	f7fe f9d3 	bl	8002828 <log_event_auto>
 8004482:	e014      	b.n	80044ae <motion_send_queue_status_response+0xa6>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8004484:	f107 0314 	add.w	r3, r7, #20
 8004488:	210c      	movs	r1, #12
 800448a:	4618      	mov	r0, r3
 800448c:	f002 fcc4 	bl	8006e18 <app_resp_push>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00b      	beq.n	80044ae <motion_send_queue_status_response+0xa6>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "status", "queue_full");
 8004496:	4a08      	ldr	r2, [pc, #32]	@ (80044b8 <motion_send_queue_status_response+0xb0>)
 8004498:	4b0a      	ldr	r3, [pc, #40]	@ (80044c4 <motion_send_queue_status_response+0xbc>)
 800449a:	9301      	str	r3, [sp, #4]
 800449c:	4b08      	ldr	r3, [pc, #32]	@ (80044c0 <motion_send_queue_status_response+0xb8>)
 800449e:	9300      	str	r3, [sp, #0]
 80044a0:	4613      	mov	r3, r2
 80044a2:	f06f 0203 	mvn.w	r2, #3
 80044a6:	2164      	movs	r1, #100	@ 0x64
 80044a8:	2002      	movs	r0, #2
 80044aa:	f7fe f9bd 	bl	8002828 <log_event_auto>
    }
}
 80044ae:	3720      	adds	r7, #32
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	200000d8 	.word	0x200000d8
 80044b8:	08011ed8 	.word	0x08011ed8
 80044bc:	0801201c 	.word	0x0801201c
 80044c0:	08012038 	.word	0x08012038
 80044c4:	0801202c 	.word	0x0801202c

080044c8 <motion_send_start_response>:

static void motion_send_start_response(uint8_t frame_id, uint8_t status, uint8_t depth) {
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b088      	sub	sp, #32
 80044cc:	af02      	add	r7, sp, #8
 80044ce:	4603      	mov	r3, r0
 80044d0:	71fb      	strb	r3, [r7, #7]
 80044d2:	460b      	mov	r3, r1
 80044d4:	71bb      	strb	r3, [r7, #6]
 80044d6:	4613      	mov	r3, r2
 80044d8:	717b      	strb	r3, [r7, #5]
    uint8_t raw[6];
    start_move_resp_t resp; resp.frameId = frame_id; resp.status = status; resp.depth = depth;
 80044da:	79fb      	ldrb	r3, [r7, #7]
 80044dc:	733b      	strb	r3, [r7, #12]
 80044de:	79bb      	ldrb	r3, [r7, #6]
 80044e0:	737b      	strb	r3, [r7, #13]
 80044e2:	797b      	ldrb	r3, [r7, #5]
 80044e4:	73bb      	strb	r3, [r7, #14]
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 80044e6:	f107 0110 	add.w	r1, r7, #16
 80044ea:	f107 030c 	add.w	r3, r7, #12
 80044ee:	2206      	movs	r2, #6
 80044f0:	4618      	mov	r0, r3
 80044f2:	f7fd f982 	bl	80017fa <start_move_resp_encoder>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d115      	bne.n	8004528 <motion_send_start_response+0x60>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 80044fc:	f107 0310 	add.w	r3, r7, #16
 8004500:	2106      	movs	r1, #6
 8004502:	4618      	mov	r0, r3
 8004504:	f002 fc88 	bl	8006e18 <app_resp_push>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00d      	beq.n	800452a <motion_send_start_response+0x62>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "start", "resp_queue_full");
 800450e:	4a08      	ldr	r2, [pc, #32]	@ (8004530 <motion_send_start_response+0x68>)
 8004510:	4b08      	ldr	r3, [pc, #32]	@ (8004534 <motion_send_start_response+0x6c>)
 8004512:	9301      	str	r3, [sp, #4]
 8004514:	4b08      	ldr	r3, [pc, #32]	@ (8004538 <motion_send_start_response+0x70>)
 8004516:	9300      	str	r3, [sp, #0]
 8004518:	4613      	mov	r3, r2
 800451a:	f06f 0203 	mvn.w	r2, #3
 800451e:	2164      	movs	r1, #100	@ 0x64
 8004520:	2002      	movs	r0, #2
 8004522:	f7fe f981 	bl	8002828 <log_event_auto>
 8004526:	e000      	b.n	800452a <motion_send_start_response+0x62>
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004528:	bf00      	nop
    }
}
 800452a:	3718      	adds	r7, #24
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}
 8004530:	08011ed8 	.word	0x08011ed8
 8004534:	08012040 	.word	0x08012040
 8004538:	08012050 	.word	0x08012050

0800453c <motion_send_move_end_response>:

static void motion_send_move_end_response(uint8_t frame_id, uint8_t status) {
 800453c:	b580      	push	{r7, lr}
 800453e:	b088      	sub	sp, #32
 8004540:	af02      	add	r7, sp, #8
 8004542:	4603      	mov	r3, r0
 8004544:	460a      	mov	r2, r1
 8004546:	71fb      	strb	r3, [r7, #7]
 8004548:	4613      	mov	r3, r2
 800454a:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[5];
    move_end_resp_t resp; resp.frameId = frame_id; resp.status = status;
 800454c:	79fb      	ldrb	r3, [r7, #7]
 800454e:	733b      	strb	r3, [r7, #12]
 8004550:	79bb      	ldrb	r3, [r7, #6]
 8004552:	737b      	strb	r3, [r7, #13]
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004554:	f107 0110 	add.w	r1, r7, #16
 8004558:	f107 030c 	add.w	r3, r7, #12
 800455c:	2205      	movs	r2, #5
 800455e:	4618      	mov	r0, r3
 8004560:	f7fc fef0 	bl	8001344 <move_end_resp_encoder>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d115      	bne.n	8004596 <motion_send_move_end_response+0x5a>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 800456a:	f107 0310 	add.w	r3, r7, #16
 800456e:	2105      	movs	r1, #5
 8004570:	4618      	mov	r0, r3
 8004572:	f002 fc51 	bl	8006e18 <app_resp_push>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d00d      	beq.n	8004598 <motion_send_move_end_response+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "move_end", "resp_queue_full");
 800457c:	4a08      	ldr	r2, [pc, #32]	@ (80045a0 <motion_send_move_end_response+0x64>)
 800457e:	4b09      	ldr	r3, [pc, #36]	@ (80045a4 <motion_send_move_end_response+0x68>)
 8004580:	9301      	str	r3, [sp, #4]
 8004582:	4b09      	ldr	r3, [pc, #36]	@ (80045a8 <motion_send_move_end_response+0x6c>)
 8004584:	9300      	str	r3, [sp, #0]
 8004586:	4613      	mov	r3, r2
 8004588:	f06f 0203 	mvn.w	r2, #3
 800458c:	2164      	movs	r1, #100	@ 0x64
 800458e:	2002      	movs	r0, #2
 8004590:	f7fe f94a 	bl	8002828 <log_event_auto>
 8004594:	e000      	b.n	8004598 <motion_send_move_end_response+0x5c>
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004596:	bf00      	nop
    }
}
 8004598:	3718      	adds	r7, #24
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	08011ed8 	.word	0x08011ed8
 80045a4:	08012040 	.word	0x08012040
 80045a8:	08012058 	.word	0x08012058

080045ac <motion_service_init>:


/* =======================
 *  Init
 * ======================= */
void motion_service_init(void) {
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b088      	sub	sp, #32
 80045b0:	af04      	add	r7, sp, #16
    uint32_t primask = motion_lock();
 80045b2:	f7fe fc05 	bl	8002dc0 <motion_lock>
 80045b6:	60b8      	str	r0, [r7, #8]

    memset(&g_status, 0, sizeof g_status);
 80045b8:	2208      	movs	r2, #8
 80045ba:	2100      	movs	r1, #0
 80045bc:	4878      	ldr	r0, [pc, #480]	@ (80047a0 <motion_service_init+0x1f4>)
 80045be:	f00c fcf9 	bl	8010fb4 <memset>
    memset(g_axis_state, 0, sizeof g_axis_state);
 80045c2:	2290      	movs	r2, #144	@ 0x90
 80045c4:	2100      	movs	r1, #0
 80045c6:	4877      	ldr	r0, [pc, #476]	@ (80047a4 <motion_service_init+0x1f8>)
 80045c8:	f00c fcf4 	bl	8010fb4 <memset>
    memset(g_queue, 0, sizeof g_queue);
 80045cc:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 80045d0:	2100      	movs	r1, #0
 80045d2:	4875      	ldr	r0, [pc, #468]	@ (80047a8 <motion_service_init+0x1fc>)
 80045d4:	f00c fcee 	bl	8010fb4 <memset>
    memset(g_encoder_position, 0, sizeof g_encoder_position);
 80045d8:	2218      	movs	r2, #24
 80045da:	2100      	movs	r1, #0
 80045dc:	4873      	ldr	r0, [pc, #460]	@ (80047ac <motion_service_init+0x200>)
 80045de:	f00c fce9 	bl	8010fb4 <memset>
    memset(g_encoder_last_raw, 0, sizeof g_encoder_last_raw);
 80045e2:	220c      	movs	r2, #12
 80045e4:	2100      	movs	r1, #0
 80045e6:	4872      	ldr	r0, [pc, #456]	@ (80047b0 <motion_service_init+0x204>)
 80045e8:	f00c fce4 	bl	8010fb4 <memset>
    memset(g_encoder_origin, 0, sizeof g_encoder_origin);
 80045ec:	2218      	movs	r2, #24
 80045ee:	2100      	movs	r1, #0
 80045f0:	4870      	ldr	r0, [pc, #448]	@ (80047b4 <motion_service_init+0x208>)
 80045f2:	f00c fcdf 	bl	8010fb4 <memset>
    memset(g_encoder_delta_tick, 0, sizeof g_encoder_delta_tick);
 80045f6:	220c      	movs	r2, #12
 80045f8:	2100      	movs	r1, #0
 80045fa:	486f      	ldr	r0, [pc, #444]	@ (80047b8 <motion_service_init+0x20c>)
 80045fc:	f00c fcda 	bl	8010fb4 <memset>
    memset(g_pi_i_accum, 0, sizeof g_pi_i_accum);
 8004600:	220c      	movs	r2, #12
 8004602:	2100      	movs	r1, #0
 8004604:	486d      	ldr	r0, [pc, #436]	@ (80047bc <motion_service_init+0x210>)
 8004606:	f00c fcd5 	bl	8010fb4 <memset>
    memset(g_pi_prev_err, 0, sizeof g_pi_prev_err);
 800460a:	220c      	movs	r2, #12
 800460c:	2100      	movs	r1, #0
 800460e:	486c      	ldr	r0, [pc, #432]	@ (80047c0 <motion_service_init+0x214>)
 8004610:	f00c fcd0 	bl	8010fb4 <memset>
    memset(g_origin_base32, 0, sizeof g_origin_base32);
 8004614:	220c      	movs	r2, #12
 8004616:	2100      	movs	r1, #0
 8004618:	486a      	ldr	r0, [pc, #424]	@ (80047c4 <motion_service_init+0x218>)
 800461a:	f00c fccb 	bl	8010fb4 <memset>
    memset(g_pi_d_filt, 0, sizeof g_pi_d_filt);
 800461e:	220c      	movs	r2, #12
 8004620:	2100      	movs	r1, #0
 8004622:	4869      	ldr	r0, [pc, #420]	@ (80047c8 <motion_service_init+0x21c>)
 8004624:	f00c fcc6 	bl	8010fb4 <memset>
    memset(g_v_accum, 0, sizeof g_v_accum);
 8004628:	220c      	movs	r2, #12
 800462a:	2100      	movs	r1, #0
 800462c:	4867      	ldr	r0, [pc, #412]	@ (80047cc <motion_service_init+0x220>)
 800462e:	f00c fcc1 	bl	8010fb4 <memset>
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 8004632:	2300      	movs	r3, #0
 8004634:	73fb      	strb	r3, [r7, #15]
 8004636:	e007      	b.n	8004648 <motion_service_init+0x9c>
 8004638:	7bfb      	ldrb	r3, [r7, #15]
 800463a:	4a65      	ldr	r2, [pc, #404]	@ (80047d0 <motion_service_init+0x224>)
 800463c:	2100      	movs	r1, #0
 800463e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8004642:	7bfb      	ldrb	r3, [r7, #15]
 8004644:	3301      	adds	r3, #1
 8004646:	73fb      	strb	r3, [r7, #15]
 8004648:	7bfb      	ldrb	r3, [r7, #15]
 800464a:	2b02      	cmp	r3, #2
 800464c:	d9f4      	bls.n	8004638 <motion_service_init+0x8c>
    memset((void*)g_csv_active, 0, sizeof g_csv_active);
 800464e:	2203      	movs	r2, #3
 8004650:	2100      	movs	r1, #0
 8004652:	4860      	ldr	r0, [pc, #384]	@ (80047d4 <motion_service_init+0x228>)
 8004654:	f00c fcae 	bl	8010fb4 <memset>
    memset((void*)g_csv_t0_ms, 0, sizeof g_csv_t0_ms);
 8004658:	220c      	movs	r2, #12
 800465a:	2100      	movs	r1, #0
 800465c:	485e      	ldr	r0, [pc, #376]	@ (80047d8 <motion_service_init+0x22c>)
 800465e:	f00c fca9 	bl	8010fb4 <memset>
    memset((void*)g_csv_stepcount, 0, sizeof g_csv_stepcount);
 8004662:	220c      	movs	r2, #12
 8004664:	2100      	movs	r1, #0
 8004666:	485d      	ldr	r0, [pc, #372]	@ (80047dc <motion_service_init+0x230>)
 8004668:	f00c fca4 	bl	8010fb4 <memset>
    memset((void*)g_csv_next_ms, 0, sizeof g_csv_next_ms);
 800466c:	220c      	movs	r2, #12
 800466e:	2100      	movs	r1, #0
 8004670:	485b      	ldr	r0, [pc, #364]	@ (80047e0 <motion_service_init+0x234>)
 8004672:	f00c fc9f 	bl	8010fb4 <memset>
    memset((void*)g_csv_armed, 0, sizeof g_csv_armed);
 8004676:	2203      	movs	r2, #3
 8004678:	2100      	movs	r1, #0
 800467a:	485a      	ldr	r0, [pc, #360]	@ (80047e4 <motion_service_init+0x238>)
 800467c:	f00c fc9a 	bl	8010fb4 <memset>
    memset((void*)g_csv_t0_t6, 0, sizeof g_csv_t0_t6);
 8004680:	220c      	movs	r2, #12
 8004682:	2100      	movs	r1, #0
 8004684:	4858      	ldr	r0, [pc, #352]	@ (80047e8 <motion_service_init+0x23c>)
 8004686:	f00c fc95 	bl	8010fb4 <memset>
    memset((void*)g_csv_next_t6, 0, sizeof g_csv_next_t6);
 800468a:	220c      	movs	r2, #12
 800468c:	2100      	movs	r1, #0
 800468e:	4857      	ldr	r0, [pc, #348]	@ (80047ec <motion_service_init+0x240>)
 8004690:	f00c fc90 	bl	8010fb4 <memset>
    memset((void*)g_csv_seq, 0, sizeof g_csv_seq);
 8004694:	220c      	movs	r2, #12
 8004696:	2100      	movs	r1, #0
 8004698:	4855      	ldr	r0, [pc, #340]	@ (80047f0 <motion_service_init+0x244>)
 800469a:	f00c fc8b 	bl	8010fb4 <memset>
    g_tim6_ticks = 0u;
 800469e:	4b55      	ldr	r3, [pc, #340]	@ (80047f4 <motion_service_init+0x248>)
 80046a0:	2200      	movs	r2, #0
 80046a2:	601a      	str	r2, [r3, #0]
#if MOTION_CSV_PRODUCE_IN_TIM6
    csv_ring_reset();
#endif

    g_status.state = MOTION_IDLE;
 80046a4:	4b3e      	ldr	r3, [pc, #248]	@ (80047a0 <motion_service_init+0x1f4>)
 80046a6:	2200      	movs	r2, #0
 80046a8:	701a      	strb	r2, [r3, #0]
    g_queue_head = g_queue_tail = g_queue_count = 0u;
 80046aa:	4b53      	ldr	r3, [pc, #332]	@ (80047f8 <motion_service_init+0x24c>)
 80046ac:	2200      	movs	r2, #0
 80046ae:	801a      	strh	r2, [r3, #0]
 80046b0:	4b52      	ldr	r3, [pc, #328]	@ (80047fc <motion_service_init+0x250>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	701a      	strb	r2, [r3, #0]
 80046b6:	4b51      	ldr	r3, [pc, #324]	@ (80047fc <motion_service_init+0x250>)
 80046b8:	781a      	ldrb	r2, [r3, #0]
 80046ba:	4b51      	ldr	r3, [pc, #324]	@ (8004800 <motion_service_init+0x254>)
 80046bc:	701a      	strb	r2, [r3, #0]
    g_has_active_segment = 0u;
 80046be:	4b51      	ldr	r3, [pc, #324]	@ (8004804 <motion_service_init+0x258>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	701a      	strb	r2, [r3, #0]

#if MOTION_FRICTION_ENABLE
    /* Inicializa parâmetros de atrito (por enquanto só X configurado por macro) */
    g_axis_friction_C_sps[AXIS_X] = MOTION_FRICTION_C_X_SPS;
 80046c4:	4b50      	ldr	r3, [pc, #320]	@ (8004808 <motion_service_init+0x25c>)
 80046c6:	2214      	movs	r2, #20
 80046c8:	601a      	str	r2, [r3, #0]
    g_axis_friction_B_pm[AXIS_X]  = MOTION_FRICTION_B_X_PM;
 80046ca:	4b50      	ldr	r3, [pc, #320]	@ (800480c <motion_service_init+0x260>)
 80046cc:	2214      	movs	r2, #20
 80046ce:	801a      	strh	r2, [r3, #0]
    /* Inicia com atrito DESLIGADO; o botão B2 alterna quando desejado */
    g_axis_friction_enabled[AXIS_X] = 0u;
 80046d0:	4b4f      	ldr	r3, [pc, #316]	@ (8004810 <motion_service_init+0x264>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	701a      	strb	r2, [r3, #0]
     * g_axis_friction_C_sps[AXIS_Y] = ...;
     * g_axis_friction_B_pm[AXIS_Y]  = ...;
     */
#endif

    motion_stop_all_axes_locked();
 80046d6:	f7ff fba9 	bl	8003e2c <motion_stop_all_axes_locked>
    motion_refresh_status_locked();
 80046da:	f7ff f9fd 	bl	8003ad8 <motion_refresh_status_locked>
    motion_unlock(primask);
 80046de:	68b8      	ldr	r0, [r7, #8]
 80046e0:	f7fe fb7f 	bl	8002de2 <motion_unlock>

#if MOTION_VEL_SAMPLER_ENABLE
    vel_sampler_reset();
 80046e4:	f7fe fd70 	bl	80031c8 <vel_sampler_reset>
#endif
#if MOTION_DEBUG_Y_CMD_LOG
    g_cascade_dbg.armed = 0u;
 80046e8:	4b4a      	ldr	r3, [pc, #296]	@ (8004814 <motion_service_init+0x268>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	701a      	strb	r2, [r3, #0]
    g_cascade_dbg.clamp_y = 0u;
 80046ee:	4b49      	ldr	r3, [pc, #292]	@ (8004814 <motion_service_init+0x268>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	705a      	strb	r2, [r3, #1]
    g_cascade_dbg.clamp_z = 0u;
 80046f4:	4b47      	ldr	r3, [pc, #284]	@ (8004814 <motion_service_init+0x268>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	709a      	strb	r2, [r3, #2]
    g_cascade_dbg.baseline_y = g_cascade_dbg.baseline_z = 0u;
 80046fa:	4b46      	ldr	r3, [pc, #280]	@ (8004814 <motion_service_init+0x268>)
 80046fc:	2200      	movs	r2, #0
 80046fe:	609a      	str	r2, [r3, #8]
 8004700:	4b44      	ldr	r3, [pc, #272]	@ (8004814 <motion_service_init+0x268>)
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	4a43      	ldr	r2, [pc, #268]	@ (8004814 <motion_service_init+0x268>)
 8004706:	6053      	str	r3, [r2, #4]
    g_cascade_dbg.min_y = g_cascade_dbg.min_z = 0u;
 8004708:	4b42      	ldr	r3, [pc, #264]	@ (8004814 <motion_service_init+0x268>)
 800470a:	2200      	movs	r2, #0
 800470c:	611a      	str	r2, [r3, #16]
 800470e:	4b41      	ldr	r3, [pc, #260]	@ (8004814 <motion_service_init+0x268>)
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	4a40      	ldr	r2, [pc, #256]	@ (8004814 <motion_service_init+0x268>)
 8004714:	60d3      	str	r3, [r2, #12]
#endif

    motion_hw_init();
 8004716:	f7fe f8f5 	bl	8002904 <motion_hw_init>

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800471a:	2300      	movs	r3, #0
 800471c:	73bb      	strb	r3, [r7, #14]
 800471e:	e01a      	b.n	8004756 <motion_service_init+0x1aa>
        uint32_t raw = motion_hw_encoder_read_raw(axis);
 8004720:	7bbb      	ldrb	r3, [r7, #14]
 8004722:	4618      	mov	r0, r3
 8004724:	f7fe fa3e 	bl	8002ba4 <motion_hw_encoder_read_raw>
 8004728:	6078      	str	r0, [r7, #4]
        if (motion_hw_encoder_bits(axis) == 16u) {
 800472a:	7bbb      	ldrb	r3, [r7, #14]
 800472c:	4618      	mov	r0, r3
 800472e:	f7fe fa61 	bl	8002bf4 <motion_hw_encoder_bits>
 8004732:	4603      	mov	r3, r0
 8004734:	2b10      	cmp	r3, #16
 8004736:	d106      	bne.n	8004746 <motion_service_init+0x19a>
            g_encoder_last_raw[axis] = raw & 0xFFFFu;
 8004738:	7bbb      	ldrb	r3, [r7, #14]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	b292      	uxth	r2, r2
 800473e:	491c      	ldr	r1, [pc, #112]	@ (80047b0 <motion_service_init+0x204>)
 8004740:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004744:	e004      	b.n	8004750 <motion_service_init+0x1a4>
        } else {
            g_encoder_last_raw[axis] = raw;
 8004746:	7bbb      	ldrb	r3, [r7, #14]
 8004748:	4919      	ldr	r1, [pc, #100]	@ (80047b0 <motion_service_init+0x204>)
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004750:	7bbb      	ldrb	r3, [r7, #14]
 8004752:	3301      	adds	r3, #1
 8004754:	73bb      	strb	r3, [r7, #14]
 8004756:	7bbb      	ldrb	r3, [r7, #14]
 8004758:	2b02      	cmp	r3, #2
 800475a:	d9e1      	bls.n	8004720 <motion_service_init+0x174>
        }
    }

    if (HAL_TIM_Base_Start_IT(&htim6) != HAL_OK) Error_Handler();
 800475c:	482e      	ldr	r0, [pc, #184]	@ (8004818 <motion_service_init+0x26c>)
 800475e:	f008 fa2f 	bl	800cbc0 <HAL_TIM_Base_Start_IT>
 8004762:	4603      	mov	r3, r0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d001      	beq.n	800476c <motion_service_init+0x1c0>
 8004768:	f002 ff2e 	bl	80075c8 <Error_Handler>
    if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) Error_Handler();
 800476c:	482b      	ldr	r0, [pc, #172]	@ (800481c <motion_service_init+0x270>)
 800476e:	f008 fa27 	bl	800cbc0 <HAL_TIM_Base_Start_IT>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <motion_service_init+0x1d0>
 8004778:	f002 ff26 	bl	80075c8 <Error_Handler>

    LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "timers_ready");
 800477c:	4a28      	ldr	r2, [pc, #160]	@ (8004820 <motion_service_init+0x274>)
 800477e:	4b29      	ldr	r3, [pc, #164]	@ (8004824 <motion_service_init+0x278>)
 8004780:	9302      	str	r3, [sp, #8]
 8004782:	4b29      	ldr	r3, [pc, #164]	@ (8004828 <motion_service_init+0x27c>)
 8004784:	9301      	str	r3, [sp, #4]
 8004786:	4b29      	ldr	r3, [pc, #164]	@ (800482c <motion_service_init+0x280>)
 8004788:	9300      	str	r3, [sp, #0]
 800478a:	4613      	mov	r3, r2
 800478c:	2200      	movs	r2, #0
 800478e:	2100      	movs	r1, #0
 8004790:	2002      	movs	r0, #2
 8004792:	f7fe f849 	bl	8002828 <log_event_auto>
}
 8004796:	bf00      	nop
 8004798:	3710      	adds	r7, #16
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	200000d8 	.word	0x200000d8
 80047a4:	200000e0 	.word	0x200000e0
 80047a8:	20000174 	.word	0x20000174
 80047ac:	20002d88 	.word	0x20002d88
 80047b0:	20002da0 	.word	0x20002da0
 80047b4:	20002db0 	.word	0x20002db0
 80047b8:	20002dc8 	.word	0x20002dc8
 80047bc:	20002e14 	.word	0x20002e14
 80047c0:	20002e20 	.word	0x20002e20
 80047c4:	20002dd4 	.word	0x20002dd4
 80047c8:	20002dfc 	.word	0x20002dfc
 80047cc:	20002e08 	.word	0x20002e08
 80047d0:	20002d7c 	.word	0x20002d7c
 80047d4:	20002e44 	.word	0x20002e44
 80047d8:	20002e48 	.word	0x20002e48
 80047dc:	20002e54 	.word	0x20002e54
 80047e0:	20002e60 	.word	0x20002e60
 80047e4:	20002e6c 	.word	0x20002e6c
 80047e8:	20002e70 	.word	0x20002e70
 80047ec:	20002e7c 	.word	0x20002e7c
 80047f0:	20002e88 	.word	0x20002e88
 80047f4:	200000d4 	.word	0x200000d4
 80047f8:	20002d76 	.word	0x20002d76
 80047fc:	20002d75 	.word	0x20002d75
 8004800:	20002d74 	.word	0x20002d74
 8004804:	20000170 	.word	0x20000170
 8004808:	20002de4 	.word	0x20002de4
 800480c:	20002df0 	.word	0x20002df0
 8004810:	20002de0 	.word	0x20002de0
 8004814:	20004a9c 	.word	0x20004a9c
 8004818:	20004d78 	.word	0x20004d78
 800481c:	20004dc4 	.word	0x20004dc4
 8004820:	08011ed8 	.word	0x08011ed8
 8004824:	08012064 	.word	0x08012064
 8004828:	08012074 	.word	0x08012074
 800482c:	08012078 	.word	0x08012078

08004830 <motion_on_tim6_tick>:
 *  - fecha largura de pulso
 *  - DEMO: DDA suave
 *  - Fila: caminho original
 * ======================= */
void motion_on_tim6_tick(void)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b09a      	sub	sp, #104	@ 0x68
 8004834:	af02      	add	r7, sp, #8
    // Incrementa base de tempo de 50 kHz para telemetria
    g_tim6_ticks++;
 8004836:	4ba0      	ldr	r3, [pc, #640]	@ (8004ab8 <motion_on_tim6_tick+0x288>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	3301      	adds	r3, #1
 800483c:	4a9e      	ldr	r2, [pc, #632]	@ (8004ab8 <motion_on_tim6_tick+0x288>)
 800483e:	6013      	str	r3, [r2, #0]
    if (g_status.state != MOTION_RUNNING || !g_has_active_segment)
 8004840:	4b9e      	ldr	r3, [pc, #632]	@ (8004abc <motion_on_tim6_tick+0x28c>)
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	b2db      	uxtb	r3, r3
 8004846:	2b02      	cmp	r3, #2
 8004848:	f040 8320 	bne.w	8004e8c <motion_on_tim6_tick+0x65c>
 800484c:	4b9c      	ldr	r3, [pc, #624]	@ (8004ac0 <motion_on_tim6_tick+0x290>)
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	f000 831a 	beq.w	8004e8c <motion_on_tim6_tick+0x65c>
        return;

    /* 1) Fecha pulsos altos pendentes (garante largura do STEP) */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004858:	2300      	movs	r3, #0
 800485a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800485e:	e02e      	b.n	80048be <motion_on_tim6_tick+0x8e>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8004860:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8004864:	4613      	mov	r3, r2
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	4413      	add	r3, r2
 800486a:	011b      	lsls	r3, r3, #4
 800486c:	4a95      	ldr	r2, [pc, #596]	@ (8004ac4 <motion_on_tim6_tick+0x294>)
 800486e:	4413      	add	r3, r2
 8004870:	607b      	str	r3, [r7, #4]
        if (ax->step_high) {
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	7d1b      	ldrb	r3, [r3, #20]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d012      	beq.n	80048a0 <motion_on_tim6_tick+0x70>
            if (--ax->step_high == 0u) {
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	7d1b      	ldrb	r3, [r3, #20]
 800487e:	3b01      	subs	r3, #1
 8004880:	b2da      	uxtb	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	751a      	strb	r2, [r3, #20]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	7d1b      	ldrb	r3, [r3, #20]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d112      	bne.n	80048b4 <motion_on_tim6_tick+0x84>
                motion_hw_step_low(axis);
 800488e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004892:	4618      	mov	r0, r3
 8004894:	f7fe f962 	bl	8002b5c <motion_hw_step_low>
                ax->step_low = MOTION_STEP_LOW_TICKS; /* Para voltar ao comportamento anterior, defina MOTION_STEP_LOW_TICKS=0u */
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	755a      	strb	r2, [r3, #21]
 800489e:	e009      	b.n	80048b4 <motion_on_tim6_tick+0x84>
            }
        } else if (ax->step_low) {
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	7d5b      	ldrb	r3, [r3, #21]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d005      	beq.n	80048b4 <motion_on_tim6_tick+0x84>
            --ax->step_low;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	7d5b      	ldrb	r3, [r3, #21]
 80048ac:	3b01      	subs	r3, #1
 80048ae:	b2da      	uxtb	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	755a      	strb	r2, [r3, #21]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80048b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80048b8:	3301      	adds	r3, #1
 80048ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80048be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d9cc      	bls.n	8004860 <motion_on_tim6_tick+0x30>
        }
    }

    if (g_demo_continuous) {
 80048c6:	4b80      	ldr	r3, [pc, #512]	@ (8004ac8 <motion_on_tim6_tick+0x298>)
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f000 80ef 	beq.w	8004ab0 <motion_on_tim6_tick+0x280>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80048d2:	2300      	movs	r3, #0
 80048d4:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 80048d8:	e0e4      	b.n	8004aa4 <motion_on_tim6_tick+0x274>
            motion_axis_state_t *ax = &g_axis_state[axis];
 80048da:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 80048de:	4613      	mov	r3, r2
 80048e0:	005b      	lsls	r3, r3, #1
 80048e2:	4413      	add	r3, r2
 80048e4:	011b      	lsls	r3, r3, #4
 80048e6:	4a77      	ldr	r2, [pc, #476]	@ (8004ac4 <motion_on_tim6_tick+0x294>)
 80048e8:	4413      	add	r3, r2
 80048ea:	633b      	str	r3, [r7, #48]	@ 0x30

            if (ax->emitted_steps >= ax->total_steps) continue;
 80048ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ee:	689a      	ldr	r2, [r3, #8]
 80048f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	f080 80cb 	bcs.w	8004a90 <motion_on_tim6_tick+0x260>

            /* guardas de ENABLE e DIR (atendem setup/hold do TMC5160) */
            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 80048fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048fc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004900:	2b00      	cmp	r3, #0
 8004902:	d008      	beq.n	8004916 <motion_on_tim6_tick+0xe6>
 8004904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004906:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800490a:	3b01      	subs	r3, #1
 800490c:	b2da      	uxtb	r2, r3
 800490e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004910:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8004914:	e0c1      	b.n	8004a9a <motion_on_tim6_tick+0x26a>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8004916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004918:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800491c:	2b00      	cmp	r3, #0
 800491e:	d008      	beq.n	8004932 <motion_on_tim6_tick+0x102>
 8004920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004922:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004926:	3b01      	subs	r3, #1
 8004928:	b2da      	uxtb	r2, r3
 800492a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800492c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8004930:	e0b3      	b.n	8004a9a <motion_on_tim6_tick+0x26a>

            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8004932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004934:	7d1b      	ldrb	r3, [r3, #20]
 8004936:	2b00      	cmp	r3, #0
 8004938:	f040 80ac 	bne.w	8004a94 <motion_on_tim6_tick+0x264>
            if (ax->step_low)  continue; 
 800493c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493e:	7d5b      	ldrb	r3, [r3, #21]
 8004940:	2b00      	cmp	r3, #0
 8004942:	f040 80a9 	bne.w	8004a98 <motion_on_tim6_tick+0x268>

            /* DDA: acumula fase e emite STEP ao cruzar 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8004946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004948:	699a      	ldr	r2, [r3, #24]
 800494a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	441a      	add	r2, r3
 8004950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004952:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8004954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800495c:	f0c0 809d 	bcc.w	8004a9a <motion_on_tim6_tick+0x26a>
                ax->dda_accum_q16 -= Q16_1;
 8004960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004962:	699b      	ldr	r3, [r3, #24]
 8004964:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 8004968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496a:	619a      	str	r2, [r3, #24]

                motion_hw_step_high(axis);
 800496c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004970:	4618      	mov	r0, r3
 8004972:	f7fe f8cf 	bl	8002b14 <motion_hw_step_high>
                ax->step_high = MOTION_STEP_HIGH_TICKS;
 8004976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004978:	2201      	movs	r2, #1
 800497a:	751a      	strb	r2, [r3, #20]
                ++ax->emitted_steps;
 800497c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	1c5a      	adds	r2, r3, #1
 8004982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004984:	609a      	str	r2, [r3, #8]
                g_csv_stepcount[axis]++;
 8004986:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800498a:	4a50      	ldr	r2, [pc, #320]	@ (8004acc <motion_on_tim6_tick+0x29c>)
 800498c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004990:	3201      	adds	r2, #1
 8004992:	494e      	ldr	r1, [pc, #312]	@ (8004acc <motion_on_tim6_tick+0x29c>)
 8004994:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (!g_csv_active[axis]) {
 8004998:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800499c:	4a4c      	ldr	r2, [pc, #304]	@ (8004ad0 <motion_on_tim6_tick+0x2a0>)
 800499e:	5cd3      	ldrb	r3, [r2, r3]
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d118      	bne.n	80049d8 <motion_on_tim6_tick+0x1a8>
                    g_csv_active[axis] = 1u;
 80049a6:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80049aa:	4a49      	ldr	r2, [pc, #292]	@ (8004ad0 <motion_on_tim6_tick+0x2a0>)
 80049ac:	2101      	movs	r1, #1
 80049ae:	54d1      	strb	r1, [r2, r3]
                    g_csv_armed[axis]  = 0u;
 80049b0:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80049b4:	4a47      	ldr	r2, [pc, #284]	@ (8004ad4 <motion_on_tim6_tick+0x2a4>)
 80049b6:	2100      	movs	r1, #0
 80049b8:	54d1      	strb	r1, [r2, r3]
                    uint32_t now_t6 = g_tim6_ticks;
 80049ba:	4b3f      	ldr	r3, [pc, #252]	@ (8004ab8 <motion_on_tim6_tick+0x288>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    g_csv_t0_t6[axis] = now_t6;
 80049c0:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80049c4:	4944      	ldr	r1, [pc, #272]	@ (8004ad8 <motion_on_tim6_tick+0x2a8>)
 80049c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    g_csv_next_t6[axis] = now_t6;
 80049cc:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80049d0:	4942      	ldr	r1, [pc, #264]	@ (8004adc <motion_on_tim6_tick+0x2ac>)
 80049d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                if (g_csv_active[axis]) {
 80049d8:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80049dc:	4a3c      	ldr	r2, [pc, #240]	@ (8004ad0 <motion_on_tim6_tick+0x2a0>)
 80049de:	5cd3      	ldrb	r3, [r2, r3]
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d059      	beq.n	8004a9a <motion_on_tim6_tick+0x26a>
                    uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 80049e6:	4b34      	ldr	r3, [pc, #208]	@ (8004ab8 <motion_on_tim6_tick+0x288>)
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80049ee:	493a      	ldr	r1, [pc, #232]	@ (8004ad8 <motion_on_tim6_tick+0x2a8>)
 80049f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	62bb      	str	r3, [r7, #40]	@ 0x28
#if MOTION_CSV_TIME_IN_TICKS
                    uint32_t t_val = dt_t6;
#else
                    uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 80049f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049fa:	4a39      	ldr	r2, [pc, #228]	@ (8004ae0 <motion_on_tim6_tick+0x2b0>)
 80049fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004a00:	091b      	lsrs	r3, r3, #4
 8004a02:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
                    int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004a04:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004a08:	4a36      	ldr	r2, [pc, #216]	@ (8004ae4 <motion_on_tim6_tick+0x2b4>)
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	4413      	add	r3, r2
 8004a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a12:	4611      	mov	r1, r2
 8004a14:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004a18:	4a33      	ldr	r2, [pc, #204]	@ (8004ae8 <motion_on_tim6_tick+0x2b8>)
 8004a1a:	00db      	lsls	r3, r3, #3
 8004a1c:	4413      	add	r3, r2
 8004a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a22:	4613      	mov	r3, r2
 8004a24:	1acb      	subs	r3, r1, r3
 8004a26:	623b      	str	r3, [r7, #32]
                    if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 8004a28:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004a2c:	4a27      	ldr	r2, [pc, #156]	@ (8004acc <motion_on_tim6_tick+0x29c>)
 8004a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d00e      	beq.n	8004a54 <motion_on_tim6_tick+0x224>
 8004a36:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004a3a:	4a24      	ldr	r2, [pc, #144]	@ (8004acc <motion_on_tim6_tick+0x29c>)
 8004a3c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004a40:	4b27      	ldr	r3, [pc, #156]	@ (8004ae0 <motion_on_tim6_tick+0x2b0>)
 8004a42:	fba3 1302 	umull	r1, r3, r3, r2
 8004a46:	095b      	lsrs	r3, r3, #5
 8004a48:	2164      	movs	r1, #100	@ 0x64
 8004a4a:	fb01 f303 	mul.w	r3, r1, r3
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d122      	bne.n	8004a9a <motion_on_tim6_tick+0x26a>
                        uint32_t pm = motion_lock();
 8004a54:	f7fe f9b4 	bl	8002dc0 <motion_lock>
 8004a58:	61f8      	str	r0, [r7, #28]
                        uint32_t id = ++g_csv_seq[axis];
 8004a5a:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8004a5e:	4b23      	ldr	r3, [pc, #140]	@ (8004aec <motion_on_tim6_tick+0x2bc>)
 8004a60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a64:	3301      	adds	r3, #1
 8004a66:	4921      	ldr	r1, [pc, #132]	@ (8004aec <motion_on_tim6_tick+0x2bc>)
 8004a68:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004a6c:	61bb      	str	r3, [r7, #24]
                        motion_unlock(pm);
 8004a6e:	69f8      	ldr	r0, [r7, #28]
 8004a70:	f7fe f9b7 	bl	8002de2 <motion_unlock>
                        motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8004a74:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004a78:	4a14      	ldr	r2, [pc, #80]	@ (8004acc <motion_on_tim6_tick+0x29c>)
 8004a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a7e:	f897 005e 	ldrb.w	r0, [r7, #94]	@ 0x5e
 8004a82:	9300      	str	r3, [sp, #0]
 8004a84:	6a3b      	ldr	r3, [r7, #32]
 8004a86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a88:	69b9      	ldr	r1, [r7, #24]
 8004a8a:	f7fe f98b 	bl	8002da4 <motion_csv_print>
 8004a8e:	e004      	b.n	8004a9a <motion_on_tim6_tick+0x26a>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004a90:	bf00      	nop
 8004a92:	e002      	b.n	8004a9a <motion_on_tim6_tick+0x26a>
            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8004a94:	bf00      	nop
 8004a96:	e000      	b.n	8004a9a <motion_on_tim6_tick+0x26a>
            if (ax->step_low)  continue; 
 8004a98:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004a9a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8004aa4:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	f67f af16 	bls.w	80048da <motion_on_tim6_tick+0xaa>
 8004aae:	e122      	b.n	8004cf6 <motion_on_tim6_tick+0x4c6>
            }
        }
    }
    else {
        /* 3) Caminho original (fila): preservado */
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8004ab6:	e119      	b.n	8004cec <motion_on_tim6_tick+0x4bc>
 8004ab8:	200000d4 	.word	0x200000d4
 8004abc:	200000d8 	.word	0x200000d8
 8004ac0:	20000170 	.word	0x20000170
 8004ac4:	200000e0 	.word	0x200000e0
 8004ac8:	20002e94 	.word	0x20002e94
 8004acc:	20002e54 	.word	0x20002e54
 8004ad0:	20002e44 	.word	0x20002e44
 8004ad4:	20002e6c 	.word	0x20002e6c
 8004ad8:	20002e70 	.word	0x20002e70
 8004adc:	20002e7c 	.word	0x20002e7c
 8004ae0:	51eb851f 	.word	0x51eb851f
 8004ae4:	20002d88 	.word	0x20002d88
 8004ae8:	20002db0 	.word	0x20002db0
 8004aec:	20002e88 	.word	0x20002e88
            motion_axis_state_t *ax = &g_axis_state[axis];
 8004af0:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8004af4:	4613      	mov	r3, r2
 8004af6:	005b      	lsls	r3, r3, #1
 8004af8:	4413      	add	r3, r2
 8004afa:	011b      	lsls	r3, r3, #4
 8004afc:	4aa5      	ldr	r2, [pc, #660]	@ (8004d94 <motion_on_tim6_tick+0x564>)
 8004afe:	4413      	add	r3, r2
 8004b00:	64fb      	str	r3, [r7, #76]	@ 0x4c

            if (ax->step_high) continue;
 8004b02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b04:	7d1b      	ldrb	r3, [r3, #20]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f040 80e6 	bne.w	8004cd8 <motion_on_tim6_tick+0x4a8>
            if (ax->step_low)  continue; 
 8004b0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b0e:	7d5b      	ldrb	r3, [r3, #21]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f040 80e3 	bne.w	8004cdc <motion_on_tim6_tick+0x4ac>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004b16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b18:	689a      	ldr	r2, [r3, #8]
 8004b1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	f080 80de 	bcs.w	8004ce0 <motion_on_tim6_tick+0x4b0>

            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 8004b24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b26:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d008      	beq.n	8004b40 <motion_on_tim6_tick+0x310>
 8004b2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b30:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004b34:	3b01      	subs	r3, #1
 8004b36:	b2da      	uxtb	r2, r3
 8004b38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b3a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8004b3e:	e0d0      	b.n	8004ce2 <motion_on_tim6_tick+0x4b2>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8004b40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b42:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d008      	beq.n	8004b5c <motion_on_tim6_tick+0x32c>
 8004b4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b4c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004b50:	3b01      	subs	r3, #1
 8004b52:	b2da      	uxtb	r2, r3
 8004b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b56:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8004b5a:	e0c2      	b.n	8004ce2 <motion_on_tim6_tick+0x4b2>

            /* DDA (fila): acumula fase e emite STEP no cruzamento de 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8004b5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b5e:	699a      	ldr	r2, [r3, #24]
 8004b60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b62:	69db      	ldr	r3, [r3, #28]
 8004b64:	441a      	add	r2, r3
 8004b66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b68:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8004b6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b72:	f0c0 80b6 	bcc.w	8004ce2 <motion_on_tim6_tick+0x4b2>
                ax->dda_accum_q16 -= Q16_1;
 8004b76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 8004b7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b80:	619a      	str	r2, [r3, #24]
                if (ax->emitted_steps < ax->total_steps) {
 8004b82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b84:	689a      	ldr	r2, [r3, #8]
 8004b86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	f080 80a9 	bcs.w	8004ce2 <motion_on_tim6_tick+0x4b2>
                    motion_hw_step_high(axis);
 8004b90:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004b94:	4618      	mov	r0, r3
 8004b96:	f7fd ffbd 	bl	8002b14 <motion_hw_step_high>
                    ax->step_high = MOTION_STEP_HIGH_TICKS;
 8004b9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	751a      	strb	r2, [r3, #20]
                    ++ax->emitted_steps;
 8004ba0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	1c5a      	adds	r2, r3, #1
 8004ba6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ba8:	609a      	str	r2, [r3, #8]
                    g_csv_stepcount[axis]++;
 8004baa:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004bae:	4a7a      	ldr	r2, [pc, #488]	@ (8004d98 <motion_on_tim6_tick+0x568>)
 8004bb0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004bb4:	3201      	adds	r2, #1
 8004bb6:	4978      	ldr	r1, [pc, #480]	@ (8004d98 <motion_on_tim6_tick+0x568>)
 8004bb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ax->target_steps = ax->emitted_steps;
 8004bbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bbe:	689a      	ldr	r2, [r3, #8]
 8004bc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bc2:	605a      	str	r2, [r3, #4]
                    /* Garanta ativação no primeiro STEP mesmo se o "arming" atrasar */
                    if ((g_csv_armed[axis] || g_csv_stepcount[axis] == 1u) && !g_csv_active[axis]) {
 8004bc4:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004bc8:	4a74      	ldr	r2, [pc, #464]	@ (8004d9c <motion_on_tim6_tick+0x56c>)
 8004bca:	5cd3      	ldrb	r3, [r2, r3]
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d106      	bne.n	8004be0 <motion_on_tim6_tick+0x3b0>
 8004bd2:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004bd6:	4a70      	ldr	r2, [pc, #448]	@ (8004d98 <motion_on_tim6_tick+0x568>)
 8004bd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d11f      	bne.n	8004c20 <motion_on_tim6_tick+0x3f0>
 8004be0:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004be4:	4a6e      	ldr	r2, [pc, #440]	@ (8004da0 <motion_on_tim6_tick+0x570>)
 8004be6:	5cd3      	ldrb	r3, [r2, r3]
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d118      	bne.n	8004c20 <motion_on_tim6_tick+0x3f0>
                        g_csv_active[axis] = 1u;
 8004bee:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004bf2:	4a6b      	ldr	r2, [pc, #428]	@ (8004da0 <motion_on_tim6_tick+0x570>)
 8004bf4:	2101      	movs	r1, #1
 8004bf6:	54d1      	strb	r1, [r2, r3]
                        g_csv_armed[axis]  = 0u;
 8004bf8:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004bfc:	4a67      	ldr	r2, [pc, #412]	@ (8004d9c <motion_on_tim6_tick+0x56c>)
 8004bfe:	2100      	movs	r1, #0
 8004c00:	54d1      	strb	r1, [r2, r3]
                        uint32_t now_t6 = g_tim6_ticks;
 8004c02:	4b68      	ldr	r3, [pc, #416]	@ (8004da4 <motion_on_tim6_tick+0x574>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	64bb      	str	r3, [r7, #72]	@ 0x48
                        g_csv_t0_t6[axis] = now_t6;
 8004c08:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004c0c:	4966      	ldr	r1, [pc, #408]	@ (8004da8 <motion_on_tim6_tick+0x578>)
 8004c0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        g_csv_next_t6[axis] = now_t6;
 8004c14:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004c18:	4964      	ldr	r1, [pc, #400]	@ (8004dac <motion_on_tim6_tick+0x57c>)
 8004c1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                    if (g_csv_active[axis]) {
 8004c20:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004c24:	4a5e      	ldr	r2, [pc, #376]	@ (8004da0 <motion_on_tim6_tick+0x570>)
 8004c26:	5cd3      	ldrb	r3, [r2, r3]
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d059      	beq.n	8004ce2 <motion_on_tim6_tick+0x4b2>
                        uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 8004c2e:	4b5d      	ldr	r3, [pc, #372]	@ (8004da4 <motion_on_tim6_tick+0x574>)
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004c36:	495c      	ldr	r1, [pc, #368]	@ (8004da8 <motion_on_tim6_tick+0x578>)
 8004c38:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	647b      	str	r3, [r7, #68]	@ 0x44
#if MOTION_CSV_TIME_IN_TICKS
                        uint32_t t_val = dt_t6;
#else
                        uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8004c40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c42:	4a5b      	ldr	r2, [pc, #364]	@ (8004db0 <motion_on_tim6_tick+0x580>)
 8004c44:	fba2 2303 	umull	r2, r3, r2, r3
 8004c48:	091b      	lsrs	r3, r3, #4
 8004c4a:	643b      	str	r3, [r7, #64]	@ 0x40
#endif
                        int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004c4c:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004c50:	4a58      	ldr	r2, [pc, #352]	@ (8004db4 <motion_on_tim6_tick+0x584>)
 8004c52:	00db      	lsls	r3, r3, #3
 8004c54:	4413      	add	r3, r2
 8004c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5a:	4611      	mov	r1, r2
 8004c5c:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004c60:	4a55      	ldr	r2, [pc, #340]	@ (8004db8 <motion_on_tim6_tick+0x588>)
 8004c62:	00db      	lsls	r3, r3, #3
 8004c64:	4413      	add	r3, r2
 8004c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	1acb      	subs	r3, r1, r3
 8004c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 8004c70:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004c74:	4a48      	ldr	r2, [pc, #288]	@ (8004d98 <motion_on_tim6_tick+0x568>)
 8004c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d00e      	beq.n	8004c9c <motion_on_tim6_tick+0x46c>
 8004c7e:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004c82:	4a45      	ldr	r2, [pc, #276]	@ (8004d98 <motion_on_tim6_tick+0x568>)
 8004c84:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004c88:	4b49      	ldr	r3, [pc, #292]	@ (8004db0 <motion_on_tim6_tick+0x580>)
 8004c8a:	fba3 1302 	umull	r1, r3, r3, r2
 8004c8e:	095b      	lsrs	r3, r3, #5
 8004c90:	2164      	movs	r1, #100	@ 0x64
 8004c92:	fb01 f303 	mul.w	r3, r1, r3
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d122      	bne.n	8004ce2 <motion_on_tim6_tick+0x4b2>
                            uint32_t pm = motion_lock();
 8004c9c:	f7fe f890 	bl	8002dc0 <motion_lock>
 8004ca0:	63b8      	str	r0, [r7, #56]	@ 0x38
                            uint32_t id = ++g_csv_seq[axis];
 8004ca2:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8004ca6:	4b45      	ldr	r3, [pc, #276]	@ (8004dbc <motion_on_tim6_tick+0x58c>)
 8004ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cac:	3301      	adds	r3, #1
 8004cae:	4943      	ldr	r1, [pc, #268]	@ (8004dbc <motion_on_tim6_tick+0x58c>)
 8004cb0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004cb4:	637b      	str	r3, [r7, #52]	@ 0x34
                            motion_unlock(pm);
 8004cb6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004cb8:	f7fe f893 	bl	8002de2 <motion_unlock>
                            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8004cbc:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004cc0:	4a35      	ldr	r2, [pc, #212]	@ (8004d98 <motion_on_tim6_tick+0x568>)
 8004cc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cc6:	f897 005d 	ldrb.w	r0, [r7, #93]	@ 0x5d
 8004cca:	9300      	str	r3, [sp, #0]
 8004ccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004cd0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004cd2:	f7fe f867 	bl	8002da4 <motion_csv_print>
 8004cd6:	e004      	b.n	8004ce2 <motion_on_tim6_tick+0x4b2>
            if (ax->step_high) continue;
 8004cd8:	bf00      	nop
 8004cda:	e002      	b.n	8004ce2 <motion_on_tim6_tick+0x4b2>
            if (ax->step_low)  continue; 
 8004cdc:	bf00      	nop
 8004cde:	e000      	b.n	8004ce2 <motion_on_tim6_tick+0x4b2>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004ce0:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004ce2:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8004cec:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	f67f aefd 	bls.w	8004af0 <motion_on_tim6_tick+0x2c0>
            } while ((int32_t)(now_t6 - g_csv_next_prod_t6) >= 0);
        }
    }
#endif

    uint32_t primask = motion_lock();
 8004cf6:	f7fe f863 	bl	8002dc0 <motion_lock>
 8004cfa:	6178      	str	r0, [r7, #20]
    if (g_has_active_segment) {
 8004cfc:	4b30      	ldr	r3, [pc, #192]	@ (8004dc0 <motion_on_tim6_tick+0x590>)
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f000 80be 	beq.w	8004e84 <motion_on_tim6_tick+0x654>
        uint8_t confirm = 1u;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004d0e:	2300      	movs	r3, #0
 8004d10:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8004d14:	e01b      	b.n	8004d4e <motion_on_tim6_tick+0x51e>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 8004d16:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	005b      	lsls	r3, r3, #1
 8004d1e:	4413      	add	r3, r2
 8004d20:	011b      	lsls	r3, r3, #4
 8004d22:	4a1c      	ldr	r2, [pc, #112]	@ (8004d94 <motion_on_tim6_tick+0x564>)
 8004d24:	4413      	add	r3, r2
 8004d26:	613b      	str	r3, [r7, #16]
            if (ax->emitted_steps < ax->total_steps || ax->step_high) {
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	689a      	ldr	r2, [r3, #8]
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d303      	bcc.n	8004d3c <motion_on_tim6_tick+0x50c>
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	7d1b      	ldrb	r3, [r3, #20]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d003      	beq.n	8004d44 <motion_on_tim6_tick+0x514>
                confirm = 0u; break;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 8004d42:	e008      	b.n	8004d56 <motion_on_tim6_tick+0x526>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004d44:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8004d48:	3301      	adds	r3, #1
 8004d4a:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8004d4e:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d9df      	bls.n	8004d16 <motion_on_tim6_tick+0x4e6>
            }
        }
#if MOTION_PROGRESS_MODE
        /* Confirmar término apenas quando não houver trabalho (ativo+fila)
           em NENHUM eixo. Usa soma O(1) por eixo (ativo + fila acumulada). */
        if (!confirm) {
 8004d56:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d14d      	bne.n	8004dfa <motion_on_tim6_tick+0x5ca>
            uint32_t rem_all = 0u;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	657b      	str	r3, [r7, #84]	@ 0x54
            for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004d62:	2300      	movs	r3, #0
 8004d64:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8004d68:	e03d      	b.n	8004de6 <motion_on_tim6_tick+0x5b6>
                const motion_axis_state_t *ax = &g_axis_state[a];
 8004d6a:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 8004d6e:	4613      	mov	r3, r2
 8004d70:	005b      	lsls	r3, r3, #1
 8004d72:	4413      	add	r3, r2
 8004d74:	011b      	lsls	r3, r3, #4
 8004d76:	4a07      	ldr	r2, [pc, #28]	@ (8004d94 <motion_on_tim6_tick+0x564>)
 8004d78:	4413      	add	r3, r2
 8004d7a:	60fb      	str	r3, [r7, #12]
                uint32_t active = (ax->total_steps > ax->emitted_steps)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d91d      	bls.n	8004dc4 <motion_on_tim6_tick+0x594>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	e018      	b.n	8004dc6 <motion_on_tim6_tick+0x596>
 8004d94:	200000e0 	.word	0x200000e0
 8004d98:	20002e54 	.word	0x20002e54
 8004d9c:	20002e6c 	.word	0x20002e6c
 8004da0:	20002e44 	.word	0x20002e44
 8004da4:	200000d4 	.word	0x200000d4
 8004da8:	20002e70 	.word	0x20002e70
 8004dac:	20002e7c 	.word	0x20002e7c
 8004db0:	51eb851f 	.word	0x51eb851f
 8004db4:	20002d88 	.word	0x20002d88
 8004db8:	20002db0 	.word	0x20002db0
 8004dbc:	20002e88 	.word	0x20002e88
 8004dc0:	20000170 	.word	0x20000170
 8004dc4:	2300      	movs	r3, #0
                uint32_t active = (ax->total_steps > ax->emitted_steps)
 8004dc6:	60bb      	str	r3, [r7, #8]
                rem_all += active + g_queue_rem_steps[a];
 8004dc8:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004dcc:	4a31      	ldr	r2, [pc, #196]	@ (8004e94 <motion_on_tim6_tick+0x664>)
 8004dce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004dd8:	4413      	add	r3, r2
 8004dda:	657b      	str	r3, [r7, #84]	@ 0x54
            for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004ddc:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004de0:	3301      	adds	r3, #1
 8004de2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8004de6:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d9bd      	bls.n	8004d6a <motion_on_tim6_tick+0x53a>
            }
            if (rem_all == 0u) {
 8004dee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d102      	bne.n	8004dfa <motion_on_tim6_tick+0x5ca>
                confirm = 1u;
 8004df4:	2301      	movs	r3, #1
 8004df6:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
            }
        }
#endif
        if (confirm) {
 8004dfa:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d040      	beq.n	8004e84 <motion_on_tim6_tick+0x654>
            if (motion_try_start_next_locked()) {
 8004e02:	f7ff fa25 	bl	8004250 <motion_try_start_next_locked>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d003      	beq.n	8004e14 <motion_on_tim6_tick+0x5e4>
                g_status.state = MOTION_RUNNING;
 8004e0c:	4b22      	ldr	r3, [pc, #136]	@ (8004e98 <motion_on_tim6_tick+0x668>)
 8004e0e:	2202      	movs	r2, #2
 8004e10:	701a      	strb	r2, [r3, #0]
 8004e12:	e035      	b.n	8004e80 <motion_on_tim6_tick+0x650>
#if MOTION_DEBUG_FLOW
                printf("[FLOW next_segment started]\r\n");
#endif
            } else {
                g_has_active_segment = 0u;
 8004e14:	4b21      	ldr	r3, [pc, #132]	@ (8004e9c <motion_on_tim6_tick+0x66c>)
 8004e16:	2200      	movs	r2, #0
 8004e18:	701a      	strb	r2, [r3, #0]
                motion_stop_all_axes_locked();
 8004e1a:	f7ff f807 	bl	8003e2c <motion_stop_all_axes_locked>
                g_status.state = MOTION_DONE;
 8004e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8004e98 <motion_on_tim6_tick+0x668>)
 8004e20:	2205      	movs	r2, #5
 8004e22:	701a      	strb	r2, [r3, #0]
                motion_send_move_end_response(g_active_frame_id, 0u /* natural_done */);
 8004e24:	4b1e      	ldr	r3, [pc, #120]	@ (8004ea0 <motion_on_tim6_tick+0x670>)
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	2100      	movs	r1, #0
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f7ff fb86 	bl	800453c <motion_send_move_end_response>
#if MOTION_VEL_SAMPLER_ENABLE
                /* Emite o resumo de velocidades coletadas e limpa o buffer */
                vel_sampler_dump_and_reset();
 8004e30:	f7fe fdd4 	bl	80039dc <vel_sampler_dump_and_reset>
#endif
#if MOTION_DEBUG_Y_CMD_LOG
                cascade_dbg_report("motion_done");
 8004e34:	481b      	ldr	r0, [pc, #108]	@ (8004ea4 <motion_on_tim6_tick+0x674>)
 8004e36:	f7fe fa41 	bl	80032bc <cascade_dbg_report>
#endif
                // Fim do movimento: encerrar sessão CSV e zerar contadores
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8004e40:	e01a      	b.n	8004e78 <motion_on_tim6_tick+0x648>
            g_csv_active[a] = 0u;
 8004e42:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004e46:	4a18      	ldr	r2, [pc, #96]	@ (8004ea8 <motion_on_tim6_tick+0x678>)
 8004e48:	2100      	movs	r1, #0
 8004e4a:	54d1      	strb	r1, [r2, r3]
            g_csv_armed[a]  = 0u;
 8004e4c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004e50:	4a16      	ldr	r2, [pc, #88]	@ (8004eac <motion_on_tim6_tick+0x67c>)
 8004e52:	2100      	movs	r1, #0
 8004e54:	54d1      	strb	r1, [r2, r3]
            g_csv_stepcount[a] = 0u;
 8004e56:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004e5a:	4a15      	ldr	r2, [pc, #84]	@ (8004eb0 <motion_on_tim6_tick+0x680>)
 8004e5c:	2100      	movs	r1, #0
 8004e5e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;
 8004e62:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004e66:	4a13      	ldr	r2, [pc, #76]	@ (8004eb4 <motion_on_tim6_tick+0x684>)
 8004e68:	2100      	movs	r1, #0
 8004e6a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004e6e:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004e72:	3301      	adds	r3, #1
 8004e74:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8004e78:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d9e0      	bls.n	8004e42 <motion_on_tim6_tick+0x612>
        }
            }
            motion_refresh_status_locked();
 8004e80:	f7fe fe2a 	bl	8003ad8 <motion_refresh_status_locked>
        }
    }
    motion_unlock(primask);
 8004e84:	6978      	ldr	r0, [r7, #20]
 8004e86:	f7fd ffac 	bl	8002de2 <motion_unlock>
 8004e8a:	e000      	b.n	8004e8e <motion_on_tim6_tick+0x65e>
        return;
 8004e8c:	bf00      	nop
}
 8004e8e:	3760      	adds	r7, #96	@ 0x60
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	20002d7c 	.word	0x20002d7c
 8004e98:	200000d8 	.word	0x200000d8
 8004e9c:	20000170 	.word	0x20000170
 8004ea0:	20002d78 	.word	0x20002d78
 8004ea4:	08012080 	.word	0x08012080
 8004ea8:	20002e44 	.word	0x20002e44
 8004eac:	20002e6c 	.word	0x20002e6c
 8004eb0:	20002e54 	.word	0x20002e54
 8004eb4:	20002e88 	.word	0x20002e88

08004eb8 <motion_on_tim7_tick>:
 *  - Atualiza encoders
 *  - DEMO: rampa e dda_inc
 *  - Fila: sua original de target_steps
 * ======================= */
void motion_on_tim7_tick(void)
{
 8004eb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ebc:	b0fa      	sub	sp, #488	@ 0x1e8
 8004ebe:	af02      	add	r7, sp, #8
    motion_update_encoders();
 8004ec0:	f7ff f9e0 	bl	8004284 <motion_update_encoders>

#if MOTION_VEL_SAMPLER_ENABLE
    /* Amostra as velocidades efetivas a cada tick de 1 ms enquanto em execução */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment) {
 8004ec4:	4bad      	ldr	r3, [pc, #692]	@ (800517c <motion_on_tim7_tick+0x2c4>)
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	d106      	bne.n	8004edc <motion_on_tim7_tick+0x24>
 8004ece:	4bac      	ldr	r3, [pc, #688]	@ (8005180 <motion_on_tim7_tick+0x2c8>)
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d001      	beq.n	8004edc <motion_on_tim7_tick+0x24>
        vel_sampler_try_sample();
 8004ed8:	f7fe fa74 	bl	80033c4 <vel_sampler_try_sample>
    }
#endif

#if (MOTION_CSV_SAMPLE_MS + 0u) > 0u && !MOTION_CSV_PRODUCE_IN_TIM6
    // Emite CSV (axis,time,rel,steps) periodicamente usando base de tempo do TIM6
    uint32_t now_t6 = g_tim6_ticks;
 8004edc:	4ba9      	ldr	r3, [pc, #676]	@ (8005184 <motion_on_tim7_tick+0x2cc>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	f887 31df 	strb.w	r3, [r7, #479]	@ 0x1df
 8004eea:	e09f      	b.n	800502c <motion_on_tim7_tick+0x174>
        if (!g_csv_active[axis]) continue;
 8004eec:	f897 21df 	ldrb.w	r2, [r7, #479]	@ 0x1df
 8004ef0:	4ba5      	ldr	r3, [pc, #660]	@ (8005188 <motion_on_tim7_tick+0x2d0>)
 8004ef2:	5c9b      	ldrb	r3, [r3, r2]
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	f000 8092 	beq.w	8005020 <motion_on_tim7_tick+0x168>
        if ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0) {
 8004efc:	f897 21df 	ldrb.w	r2, [r7, #479]	@ 0x1df
 8004f00:	4ba2      	ldr	r3, [pc, #648]	@ (800518c <motion_on_tim7_tick+0x2d4>)
 8004f02:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004f06:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8004f0a:	1a9b      	subs	r3, r3, r2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	f2c0 8088 	blt.w	8005022 <motion_on_tim7_tick+0x16a>
            int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004f12:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 8004f16:	4a9e      	ldr	r2, [pc, #632]	@ (8005190 <motion_on_tim7_tick+0x2d8>)
 8004f18:	00db      	lsls	r3, r3, #3
 8004f1a:	4413      	add	r3, r2
 8004f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f20:	4611      	mov	r1, r2
 8004f22:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 8004f26:	4a9b      	ldr	r2, [pc, #620]	@ (8005194 <motion_on_tim7_tick+0x2dc>)
 8004f28:	00db      	lsls	r3, r3, #3
 8004f2a:	4413      	add	r3, r2
 8004f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f30:	4613      	mov	r3, r2
 8004f32:	1aca      	subs	r2, r1, r3
 8004f34:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8004f38:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004f3c:	601a      	str	r2, [r3, #0]
            uint32_t dt_t6 = now_t6 - g_csv_t0_t6[axis];
 8004f3e:	f897 21df 	ldrb.w	r2, [r7, #479]	@ 0x1df
 8004f42:	4b95      	ldr	r3, [pc, #596]	@ (8005198 <motion_on_tim7_tick+0x2e0>)
 8004f44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f48:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8004f4c:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 8004f50:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8004f54:	1a5b      	subs	r3, r3, r1
 8004f56:	6013      	str	r3, [r2, #0]
#if MOTION_CSV_TIME_IN_TICKS
            uint32_t t_val = dt_t6;
#else
            uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8004f58:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8004f5c:	f5a3 718a 	sub.w	r1, r3, #276	@ 0x114
 8004f60:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8004f64:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	4b8c      	ldr	r3, [pc, #560]	@ (800519c <motion_on_tim7_tick+0x2e4>)
 8004f6c:	fba3 2302 	umull	r2, r3, r3, r2
 8004f70:	091b      	lsrs	r3, r3, #4
 8004f72:	600b      	str	r3, [r1, #0]
#endif
            uint32_t pm = motion_lock();
 8004f74:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8004f78:	f5a3 748c 	sub.w	r4, r3, #280	@ 0x118
 8004f7c:	f7fd ff20 	bl	8002dc0 <motion_lock>
 8004f80:	6020      	str	r0, [r4, #0]
            uint32_t id = ++g_csv_seq[axis];
 8004f82:	f897 11df 	ldrb.w	r1, [r7, #479]	@ 0x1df
 8004f86:	4b86      	ldr	r3, [pc, #536]	@ (80051a0 <motion_on_tim7_tick+0x2e8>)
 8004f88:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004f8c:	1c5a      	adds	r2, r3, #1
 8004f8e:	4b84      	ldr	r3, [pc, #528]	@ (80051a0 <motion_on_tim7_tick+0x2e8>)
 8004f90:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8004f94:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8004f98:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004f9c:	601a      	str	r2, [r3, #0]
            motion_unlock(pm);
 8004f9e:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8004fa2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004fa6:	6818      	ldr	r0, [r3, #0]
 8004fa8:	f7fd ff1b 	bl	8002de2 <motion_unlock>
            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8004fac:	f897 21df 	ldrb.w	r2, [r7, #479]	@ 0x1df
 8004fb0:	4b7c      	ldr	r3, [pc, #496]	@ (80051a4 <motion_on_tim7_tick+0x2ec>)
 8004fb2:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 8004fb6:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8004fba:	f5a3 7486 	sub.w	r4, r3, #268	@ 0x10c
 8004fbe:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8004fc2:	f5a3 728a 	sub.w	r2, r3, #276	@ 0x114
 8004fc6:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8004fca:	f5a3 718e 	sub.w	r1, r3, #284	@ 0x11c
 8004fce:	f897 01df 	ldrb.w	r0, [r7, #479]	@ 0x1df
 8004fd2:	9500      	str	r5, [sp, #0]
 8004fd4:	6823      	ldr	r3, [r4, #0]
 8004fd6:	6812      	ldr	r2, [r2, #0]
 8004fd8:	6809      	ldr	r1, [r1, #0]
 8004fda:	f7fd fee3 	bl	8002da4 <motion_csv_print>
            uint32_t inc_ticks = ((uint32_t)MOTION_CSV_SAMPLE_MS) * (uint32_t)T6_TICKS_PER_MS;
 8004fde:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8004fe2:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8004fe6:	2332      	movs	r3, #50	@ 0x32
 8004fe8:	6013      	str	r3, [r2, #0]
            do { g_csv_next_t6[axis] += inc_ticks; } while ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0);
 8004fea:	f897 21df 	ldrb.w	r2, [r7, #479]	@ 0x1df
 8004fee:	4b67      	ldr	r3, [pc, #412]	@ (800518c <motion_on_tim7_tick+0x2d4>)
 8004ff0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004ff4:	f897 11df 	ldrb.w	r1, [r7, #479]	@ 0x1df
 8004ff8:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8004ffc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	441a      	add	r2, r3
 8005004:	4b61      	ldr	r3, [pc, #388]	@ (800518c <motion_on_tim7_tick+0x2d4>)
 8005006:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800500a:	f897 21df 	ldrb.w	r2, [r7, #479]	@ 0x1df
 800500e:	4b5f      	ldr	r3, [pc, #380]	@ (800518c <motion_on_tim7_tick+0x2d4>)
 8005010:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005014:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8005018:	1a9b      	subs	r3, r3, r2
 800501a:	2b00      	cmp	r3, #0
 800501c:	dae5      	bge.n	8004fea <motion_on_tim7_tick+0x132>
 800501e:	e000      	b.n	8005022 <motion_on_tim7_tick+0x16a>
        if (!g_csv_active[axis]) continue;
 8005020:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005022:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 8005026:	3301      	adds	r3, #1
 8005028:	f887 31df 	strb.w	r3, [r7, #479]	@ 0x1df
 800502c:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 8005030:	2b02      	cmp	r3, #2
 8005032:	f67f af5b 	bls.w	8004eec <motion_on_tim7_tick+0x34>
        }
    }
#endif

    // Atualiza sombras 32-bit para SWV/Data Trace (4 bytes por amostra)
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005036:	2300      	movs	r3, #0
 8005038:	f887 31de 	strb.w	r3, [r7, #478]	@ 0x1de
 800503c:	e027      	b.n	800508e <motion_on_tim7_tick+0x1d6>
        g_enc_abs32[axis] = (int32_t)g_encoder_position[axis];
 800503e:	f897 31de 	ldrb.w	r3, [r7, #478]	@ 0x1de
 8005042:	4a53      	ldr	r2, [pc, #332]	@ (8005190 <motion_on_tim7_tick+0x2d8>)
 8005044:	00db      	lsls	r3, r3, #3
 8005046:	4413      	add	r3, r2
 8005048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800504c:	f897 11de 	ldrb.w	r1, [r7, #478]	@ 0x1de
 8005050:	4b55      	ldr	r3, [pc, #340]	@ (80051a8 <motion_on_tim7_tick+0x2f0>)
 8005052:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        g_enc_rel32[axis] = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8005056:	f897 31de 	ldrb.w	r3, [r7, #478]	@ 0x1de
 800505a:	4a4d      	ldr	r2, [pc, #308]	@ (8005190 <motion_on_tim7_tick+0x2d8>)
 800505c:	00db      	lsls	r3, r3, #3
 800505e:	4413      	add	r3, r2
 8005060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005064:	4611      	mov	r1, r2
 8005066:	f897 31de 	ldrb.w	r3, [r7, #478]	@ 0x1de
 800506a:	4a4a      	ldr	r2, [pc, #296]	@ (8005194 <motion_on_tim7_tick+0x2dc>)
 800506c:	00db      	lsls	r3, r3, #3
 800506e:	4413      	add	r3, r2
 8005070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005074:	4613      	mov	r3, r2
 8005076:	1acb      	subs	r3, r1, r3
 8005078:	f897 21de 	ldrb.w	r2, [r7, #478]	@ 0x1de
 800507c:	4619      	mov	r1, r3
 800507e:	4b4b      	ldr	r3, [pc, #300]	@ (80051ac <motion_on_tim7_tick+0x2f4>)
 8005080:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005084:	f897 31de 	ldrb.w	r3, [r7, #478]	@ 0x1de
 8005088:	3301      	adds	r3, #1
 800508a:	f887 31de 	strb.w	r3, [r7, #478]	@ 0x1de
 800508e:	f897 31de 	ldrb.w	r3, [r7, #478]	@ 0x1de
 8005092:	2b02      	cmp	r3, #2
 8005094:	d9d3      	bls.n	800503e <motion_on_tim7_tick+0x186>
    }

    /* DEMO: aplica rampa e calcula incremento do DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && g_demo_continuous) {
 8005096:	4b39      	ldr	r3, [pc, #228]	@ (800517c <motion_on_tim7_tick+0x2c4>)
 8005098:	781b      	ldrb	r3, [r3, #0]
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b02      	cmp	r3, #2
 800509e:	f040 8134 	bne.w	800530a <motion_on_tim7_tick+0x452>
 80050a2:	4b37      	ldr	r3, [pc, #220]	@ (8005180 <motion_on_tim7_tick+0x2c8>)
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 812e 	beq.w	800530a <motion_on_tim7_tick+0x452>
 80050ae:	4b40      	ldr	r3, [pc, #256]	@ (80051b0 <motion_on_tim7_tick+0x2f8>)
 80050b0:	781b      	ldrb	r3, [r3, #0]
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f000 8128 	beq.w	800530a <motion_on_tim7_tick+0x452>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80050ba:	2300      	movs	r3, #0
 80050bc:	f887 31dd 	strb.w	r3, [r7, #477]	@ 0x1dd
 80050c0:	e11e      	b.n	8005300 <motion_on_tim7_tick+0x448>
            motion_axis_state_t *ax = &g_axis_state[axis];
 80050c2:	f897 21dd 	ldrb.w	r2, [r7, #477]	@ 0x1dd
 80050c6:	4613      	mov	r3, r2
 80050c8:	005b      	lsls	r3, r3, #1
 80050ca:	4413      	add	r3, r2
 80050cc:	011b      	lsls	r3, r3, #4
 80050ce:	4a39      	ldr	r2, [pc, #228]	@ (80051b4 <motion_on_tim7_tick+0x2fc>)
 80050d0:	4413      	add	r3, r2
 80050d2:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
            if (ax->emitted_steps >= ax->total_steps) continue;
 80050d6:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80050da:	689a      	ldr	r2, [r3, #8]
 80050dc:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	f080 8106 	bcs.w	80052f4 <motion_on_tim7_tick+0x43c>

            /* Aceleração integrada: acumula a/1000 e aplica passos discretos em v */
            g_v_accum[axis] += ax->accel_sps2; /* steps/s^2 * 1ms */
 80050e8:	f897 21dd 	ldrb.w	r2, [r7, #477]	@ 0x1dd
 80050ec:	4b32      	ldr	r3, [pc, #200]	@ (80051b8 <motion_on_tim7_tick+0x300>)
 80050ee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80050f2:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80050f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f8:	f897 11dd 	ldrb.w	r1, [r7, #477]	@ 0x1dd
 80050fc:	441a      	add	r2, r3
 80050fe:	4b2e      	ldr	r3, [pc, #184]	@ (80051b8 <motion_on_tim7_tick+0x300>)
 8005100:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 8005104:	2300      	movs	r3, #0
 8005106:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 800510a:	e010      	b.n	800512e <motion_on_tim7_tick+0x276>
 800510c:	f897 21dd 	ldrb.w	r2, [r7, #477]	@ 0x1dd
 8005110:	4b29      	ldr	r3, [pc, #164]	@ (80051b8 <motion_on_tim7_tick+0x300>)
 8005112:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005116:	f897 11dd 	ldrb.w	r1, [r7, #477]	@ 0x1dd
 800511a:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 800511e:	4b26      	ldr	r3, [pc, #152]	@ (80051b8 <motion_on_tim7_tick+0x300>)
 8005120:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8005124:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8005128:	3301      	adds	r3, #1
 800512a:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 800512e:	f897 21dd 	ldrb.w	r2, [r7, #477]	@ 0x1dd
 8005132:	4b21      	ldr	r3, [pc, #132]	@ (80051b8 <motion_on_tim7_tick+0x300>)
 8005134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005138:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800513c:	d2e6      	bcs.n	800510c <motion_on_tim7_tick+0x254>
            while (steps_avail--) {
 800513e:	e05f      	b.n	8005200 <motion_on_tim7_tick+0x348>
                if (ax->v_actual_sps < ax->v_target_sps) {
 8005140:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005144:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005146:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 800514a:	6a1b      	ldr	r3, [r3, #32]
 800514c:	429a      	cmp	r2, r3
 800514e:	d235      	bcs.n	80051bc <motion_on_tim7_tick+0x304>
                    ax->v_actual_sps++;
 8005150:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005156:	1c5a      	adds	r2, r3, #1
 8005158:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 800515c:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 800515e:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005162:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005164:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005168:	6a1b      	ldr	r3, [r3, #32]
 800516a:	429a      	cmp	r2, r3
 800516c:	d948      	bls.n	8005200 <motion_on_tim7_tick+0x348>
 800516e:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005172:	6a1a      	ldr	r2, [r3, #32]
 8005174:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005178:	625a      	str	r2, [r3, #36]	@ 0x24
 800517a:	e041      	b.n	8005200 <motion_on_tim7_tick+0x348>
 800517c:	200000d8 	.word	0x200000d8
 8005180:	20000170 	.word	0x20000170
 8005184:	200000d4 	.word	0x200000d4
 8005188:	20002e44 	.word	0x20002e44
 800518c:	20002e7c 	.word	0x20002e7c
 8005190:	20002d88 	.word	0x20002d88
 8005194:	20002db0 	.word	0x20002db0
 8005198:	20002e70 	.word	0x20002e70
 800519c:	51eb851f 	.word	0x51eb851f
 80051a0:	20002e88 	.word	0x20002e88
 80051a4:	20002e54 	.word	0x20002e54
 80051a8:	20002e2c 	.word	0x20002e2c
 80051ac:	20002e38 	.word	0x20002e38
 80051b0:	20002e94 	.word	0x20002e94
 80051b4:	200000e0 	.word	0x200000e0
 80051b8:	20002e08 	.word	0x20002e08
                } else if (ax->v_actual_sps > ax->v_target_sps) {
 80051bc:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051c2:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051c6:	6a1b      	ldr	r3, [r3, #32]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d919      	bls.n	8005200 <motion_on_tim7_tick+0x348>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 80051cc:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d006      	beq.n	80051e4 <motion_on_tim7_tick+0x32c>
 80051d6:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051dc:	1e5a      	subs	r2, r3, #1
 80051de:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051e2:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 80051e4:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051ea:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d205      	bcs.n	8005200 <motion_on_tim7_tick+0x348>
 80051f4:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051f8:	6a1a      	ldr	r2, [r3, #32]
 80051fa:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80051fe:	625a      	str	r2, [r3, #36]	@ 0x24
            while (steps_avail--) {
 8005200:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8005204:	1e53      	subs	r3, r2, #1
 8005206:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 800520a:	2a00      	cmp	r2, #0
 800520c:	d198      	bne.n	8005140 <motion_on_tim7_tick+0x288>
                }
            }
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 800520e:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005212:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005214:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005218:	429a      	cmp	r2, r3
 800521a:	d904      	bls.n	8005226 <motion_on_tim7_tick+0x36e>
 800521c:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8005220:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005224:	6253      	str	r3, [r2, #36]	@ 0x24
            /* Comando (demo): alvo de velocidade */
            g_vel_cmd_sps[axis] = ax->v_target_sps;
 8005226:	f897 11dd 	ldrb.w	r1, [r7, #477]	@ 0x1dd
 800522a:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 800522e:	6a1a      	ldr	r2, [r3, #32]
 8005230:	4b78      	ldr	r3, [pc, #480]	@ (8005414 <motion_on_tim7_tick+0x55c>)
 8005232:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
#if MOTION_DEBUG_Y_CMD_LOG
            if (g_cascade_dbg.armed) {
 8005236:	4b78      	ldr	r3, [pc, #480]	@ (8005418 <motion_on_tim7_tick+0x560>)
 8005238:	781b      	ldrb	r3, [r3, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d035      	beq.n	80052aa <motion_on_tim7_tick+0x3f2>
                uint32_t cmd = g_vel_cmd_sps[axis];
 800523e:	f897 21dd 	ldrb.w	r2, [r7, #477]	@ 0x1dd
 8005242:	4b74      	ldr	r3, [pc, #464]	@ (8005414 <motion_on_tim7_tick+0x55c>)
 8005244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005248:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                if (axis == AXIS_Y) {
 800524c:	f897 31dd 	ldrb.w	r3, [r7, #477]	@ 0x1dd
 8005250:	2b01      	cmp	r3, #1
 8005252:	d113      	bne.n	800527c <motion_on_tim7_tick+0x3c4>
                    if (cmd >= MOTION_MAX_SPS) g_cascade_dbg.clamp_y = 1u;
 8005254:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8005258:	f246 13a7 	movw	r3, #24999	@ 0x61a7
 800525c:	429a      	cmp	r2, r3
 800525e:	d902      	bls.n	8005266 <motion_on_tim7_tick+0x3ae>
 8005260:	4a6d      	ldr	r2, [pc, #436]	@ (8005418 <motion_on_tim7_tick+0x560>)
 8005262:	2301      	movs	r3, #1
 8005264:	7053      	strb	r3, [r2, #1]
                    if (cmd < g_cascade_dbg.min_y) g_cascade_dbg.min_y = cmd;
 8005266:	4b6c      	ldr	r3, [pc, #432]	@ (8005418 <motion_on_tim7_tick+0x560>)
 8005268:	68da      	ldr	r2, [r3, #12]
 800526a:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 800526e:	4293      	cmp	r3, r2
 8005270:	d21b      	bcs.n	80052aa <motion_on_tim7_tick+0x3f2>
 8005272:	4a69      	ldr	r2, [pc, #420]	@ (8005418 <motion_on_tim7_tick+0x560>)
 8005274:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8005278:	60d3      	str	r3, [r2, #12]
 800527a:	e016      	b.n	80052aa <motion_on_tim7_tick+0x3f2>
                } else if (axis == AXIS_Z) {
 800527c:	f897 31dd 	ldrb.w	r3, [r7, #477]	@ 0x1dd
 8005280:	2b02      	cmp	r3, #2
 8005282:	d112      	bne.n	80052aa <motion_on_tim7_tick+0x3f2>
                    if (cmd >= MOTION_MAX_SPS) g_cascade_dbg.clamp_z = 1u;
 8005284:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8005288:	f246 13a7 	movw	r3, #24999	@ 0x61a7
 800528c:	429a      	cmp	r2, r3
 800528e:	d902      	bls.n	8005296 <motion_on_tim7_tick+0x3de>
 8005290:	4a61      	ldr	r2, [pc, #388]	@ (8005418 <motion_on_tim7_tick+0x560>)
 8005292:	2301      	movs	r3, #1
 8005294:	7093      	strb	r3, [r2, #2]
                    if (cmd < g_cascade_dbg.min_z) g_cascade_dbg.min_z = cmd;
 8005296:	4b60      	ldr	r3, [pc, #384]	@ (8005418 <motion_on_tim7_tick+0x560>)
 8005298:	691a      	ldr	r2, [r3, #16]
 800529a:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 800529e:	4293      	cmp	r3, r2
 80052a0:	d203      	bcs.n	80052aa <motion_on_tim7_tick+0x3f2>
 80052a2:	4a5d      	ldr	r2, [pc, #372]	@ (8005418 <motion_on_tim7_tick+0x560>)
 80052a4:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 80052a8:	6113      	str	r3, [r2, #16]
                }
            }
#endif
#if MOTION_FRICTION_ENABLE
            /* DEMO: aplica atrito pós-rampa (C + B·v) na velocidade efetiva */
            ax->v_actual_sps = motion_apply_friction(axis, ax->v_actual_sps);
 80052aa:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80052ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80052b0:	f897 31dd 	ldrb.w	r3, [r7, #477]	@ 0x1dd
 80052b4:	4611      	mov	r1, r2
 80052b6:	4618      	mov	r0, r3
 80052b8:	f7fd ff10 	bl	80030dc <motion_apply_friction>
 80052bc:	4602      	mov	r2, r0
 80052be:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80052c2:	625a      	str	r2, [r3, #36]	@ 0x24
#endif
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 80052c4:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80052c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ca:	2200      	movs	r2, #0
 80052cc:	4698      	mov	r8, r3
 80052ce:	4691      	mov	r9, r2
 80052d0:	ea4f 4b18 	mov.w	fp, r8, lsr #16
 80052d4:	ea4f 4a08 	mov.w	sl, r8, lsl #16
 80052d8:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80052dc:	f04f 0300 	mov.w	r3, #0
 80052e0:	4650      	mov	r0, sl
 80052e2:	4659      	mov	r1, fp
 80052e4:	f7fb f814 	bl	8000310 <__aeabi_uldivmod>
 80052e8:	4602      	mov	r2, r0
 80052ea:	460b      	mov	r3, r1
 80052ec:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80052f0:	61da      	str	r2, [r3, #28]
 80052f2:	e000      	b.n	80052f6 <motion_on_tim7_tick+0x43e>
            if (ax->emitted_steps >= ax->total_steps) continue;
 80052f4:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80052f6:	f897 31dd 	ldrb.w	r3, [r7, #477]	@ 0x1dd
 80052fa:	3301      	adds	r3, #1
 80052fc:	f887 31dd 	strb.w	r3, [r7, #477]	@ 0x1dd
 8005300:	f897 31dd 	ldrb.w	r3, [r7, #477]	@ 0x1dd
 8005304:	2b02      	cmp	r3, #2
 8005306:	f67f aedc 	bls.w	80050c2 <motion_on_tim7_tick+0x20a>
        }
    }
    /* Caminho da fila: rampa trapezoidal (acelera/cruza/desacelera) e define incremento DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && !g_demo_continuous) {
 800530a:	4b44      	ldr	r3, [pc, #272]	@ (800541c <motion_on_tim7_tick+0x564>)
 800530c:	781b      	ldrb	r3, [r3, #0]
 800530e:	b2db      	uxtb	r3, r3
 8005310:	2b02      	cmp	r3, #2
 8005312:	f040 852a 	bne.w	8005d6a <motion_on_tim7_tick+0xeb2>
 8005316:	4b42      	ldr	r3, [pc, #264]	@ (8005420 <motion_on_tim7_tick+0x568>)
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	b2db      	uxtb	r3, r3
 800531c:	2b00      	cmp	r3, #0
 800531e:	f000 8524 	beq.w	8005d6a <motion_on_tim7_tick+0xeb2>
 8005322:	4b40      	ldr	r3, [pc, #256]	@ (8005424 <motion_on_tim7_tick+0x56c>)
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	b2db      	uxtb	r3, r3
 8005328:	2b00      	cmp	r3, #0
 800532a:	f040 851e 	bne.w	8005d6a <motion_on_tim7_tick+0xeb2>
#if MOTION_PROGRESS_MODE
        int8_t master_axis = motion_select_master_axis_progress();
 800532e:	f7fd fd69 	bl	8002e04 <motion_select_master_axis_progress>
 8005332:	4603      	mov	r3, r0
 8005334:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
        uint32_t rem_master = 0u;
 8005338:	2300      	movs	r3, #0
 800533a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
        if (master_axis >= 0) {
 800533e:	f997 3177 	ldrsb.w	r3, [r7, #375]	@ 0x177
 8005342:	2b00      	cmp	r3, #0
 8005344:	db28      	blt.n	8005398 <motion_on_tim7_tick+0x4e0>
            const motion_axis_state_t *am = &g_axis_state[(uint8_t)master_axis];
 8005346:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 800534a:	461a      	mov	r2, r3
 800534c:	4613      	mov	r3, r2
 800534e:	005b      	lsls	r3, r3, #1
 8005350:	4413      	add	r3, r2
 8005352:	011b      	lsls	r3, r3, #4
 8005354:	4a34      	ldr	r2, [pc, #208]	@ (8005428 <motion_on_tim7_tick+0x570>)
 8005356:	4413      	add	r3, r2
 8005358:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
            uint32_t active_m = (am->total_steps > am->emitted_steps)
 800535c:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8005366:	689b      	ldr	r3, [r3, #8]
                                ? (am->total_steps - am->emitted_steps) : 0u;
 8005368:	429a      	cmp	r2, r3
 800536a:	d907      	bls.n	800537c <motion_on_tim7_tick+0x4c4>
 800536c:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	e000      	b.n	800537e <motion_on_tim7_tick+0x4c6>
 800537c:	2300      	movs	r3, #0
            uint32_t active_m = (am->total_steps > am->emitted_steps)
 800537e:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
            rem_master = active_m + g_queue_rem_steps[(uint8_t)master_axis];
 8005382:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 8005386:	461a      	mov	r2, r3
 8005388:	4b28      	ldr	r3, [pc, #160]	@ (800542c <motion_on_tim7_tick+0x574>)
 800538a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800538e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8005392:	4413      	add	r3, r2
 8005394:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
        }
#endif
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005398:	2300      	movs	r3, #0
 800539a:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
 800539e:	f000 bcdf 	b.w	8005d60 <motion_on_tim7_tick+0xea8>
            motion_axis_state_t *ax = &g_axis_state[axis];
 80053a2:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 80053a6:	4613      	mov	r3, r2
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	4413      	add	r3, r2
 80053ac:	011b      	lsls	r3, r3, #4
 80053ae:	4a1e      	ldr	r2, [pc, #120]	@ (8005428 <motion_on_tim7_tick+0x570>)
 80053b0:	4413      	add	r3, r2
 80053b2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
            /* Mesmo que o segmento ativo para este eixo tenha zerado, podemos ter
               passos remanescentes na fila — mantemos a rampa global da lista. */

            uint32_t v_cmd_sps = ((uint32_t)ax->velocity_per_tick) * 1000u; /* alvo/cruzeiro */
 80053b6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80053ba:	899b      	ldrh	r3, [r3, #12]
 80053bc:	461a      	mov	r2, r3
 80053be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80053c2:	fb02 f303 	mul.w	r3, r2, r3
 80053c6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
#if MOTION_DEBUG_Y_CMD_LOG
            uint32_t v_cmd_before_thr = v_cmd_sps;
 80053ca:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80053ce:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164

#if MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE
            /* Throttle por erro (apenas eixos não-mestres):
               - Opcionalmente usa erro relativo ao mestre (cascata) para alinhar
                 progresso entre eixos, espelhando a simulação antiga. */
            if (master_axis >= 0 && (int8_t)axis != master_axis) {
 80053d2:	f997 3177 	ldrsb.w	r3, [r7, #375]	@ 0x177
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f2c0 8198 	blt.w	800570c <motion_on_tim7_tick+0x854>
 80053dc:	f897 2177 	ldrb.w	r2, [r7, #375]	@ 0x177
 80053e0:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 80053e4:	4293      	cmp	r3, r2
 80053e6:	f000 8191 	beq.w	800570c <motion_on_tim7_tick+0x854>
                int32_t desired;
#if MOTION_CASCADE_MASTER_RELATIVE_ENABLE
                /* desired_nm = frac_mestre * total_nm (somente segmento ativo) */
                const motion_axis_state_t *am = &g_axis_state[(uint8_t)master_axis];
 80053ea:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 80053ee:	461a      	mov	r2, r3
 80053f0:	4613      	mov	r3, r2
 80053f2:	005b      	lsls	r3, r3, #1
 80053f4:	4413      	add	r3, r2
 80053f6:	011b      	lsls	r3, r3, #4
 80053f8:	4a0b      	ldr	r2, [pc, #44]	@ (8005428 <motion_on_tim7_tick+0x570>)
 80053fa:	4413      	add	r3, r2
 80053fc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
                uint32_t tm = am->total_steps ? am->total_steps : 1u;
 8005400:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d012      	beq.n	8005430 <motion_on_tim7_tick+0x578>
 800540a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	e00f      	b.n	8005432 <motion_on_tim7_tick+0x57a>
 8005412:	bf00      	nop
 8005414:	200049f8 	.word	0x200049f8
 8005418:	20004a9c 	.word	0x20004a9c
 800541c:	200000d8 	.word	0x200000d8
 8005420:	20000170 	.word	0x20000170
 8005424:	20002e94 	.word	0x20002e94
 8005428:	200000e0 	.word	0x200000e0
 800542c:	20002d7c 	.word	0x20002d7c
 8005430:	2301      	movs	r3, #1
 8005432:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
                uint32_t em = am->emitted_steps;
 8005436:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
                /* clamp */ if (em > tm) em = tm;
 8005440:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8005444:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005448:	429a      	cmp	r2, r3
 800544a:	d903      	bls.n	8005454 <motion_on_tim7_tick+0x59c>
 800544c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005450:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
                uint64_t prod = (uint64_t)em * (uint64_t)ax->total_steps;
 8005454:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8005458:	2200      	movs	r2, #0
 800545a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800545e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005462:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2200      	movs	r2, #0
 800546a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800546e:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005472:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8005476:	462b      	mov	r3, r5
 8005478:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 800547c:	4642      	mov	r2, r8
 800547e:	fb02 f203 	mul.w	r2, r2, r3
 8005482:	464b      	mov	r3, r9
 8005484:	4621      	mov	r1, r4
 8005486:	fb01 f303 	mul.w	r3, r1, r3
 800548a:	4413      	add	r3, r2
 800548c:	4622      	mov	r2, r4
 800548e:	4641      	mov	r1, r8
 8005490:	fba2 1201 	umull	r1, r2, r2, r1
 8005494:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005498:	460a      	mov	r2, r1
 800549a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800549e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80054a2:	4413      	add	r3, r2
 80054a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054a8:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	@ 0xa8
 80054ac:	e9c7 3454 	strd	r3, r4, [r7, #336]	@ 0x150
 80054b0:	e9c7 3454 	strd	r3, r4, [r7, #336]	@ 0x150
                uint64_t exp_steps = prod / (uint64_t)tm; /* esperado no eixo */
 80054b4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80054b8:	2200      	movs	r2, #0
 80054ba:	67bb      	str	r3, [r7, #120]	@ 0x78
 80054bc:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80054be:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80054c2:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
 80054c6:	f7fa ff23 	bl	8000310 <__aeabi_uldivmod>
 80054ca:	4602      	mov	r2, r0
 80054cc:	460b      	mov	r3, r1
 80054ce:	e9c7 2370 	strd	r2, r3, [r7, #448]	@ 0x1c0
                if (exp_steps > (uint64_t)INT32_MAX) exp_steps = INT32_MAX;
 80054d2:	e9d7 2370 	ldrd	r2, r3, [r7, #448]	@ 0x1c0
 80054d6:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80054da:	f173 0300 	sbcs.w	r3, r3, #0
 80054de:	d305      	bcc.n	80054ec <motion_on_tim7_tick+0x634>
 80054e0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80054e4:	f04f 0300 	mov.w	r3, #0
 80054e8:	e9c7 2370 	strd	r2, r3, [r7, #448]	@ 0x1c0
                desired = (int32_t)exp_steps;
 80054ec:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80054f0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
#else
                desired = (int32_t)ax->target_steps;
#endif
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 80054f4:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 80054f8:	4ac5      	ldr	r2, [pc, #788]	@ (8005810 <motion_on_tim7_tick+0x958>)
 80054fa:	00db      	lsls	r3, r3, #3
 80054fc:	4413      	add	r3, r2
 80054fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005502:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8005506:	4ac3      	ldr	r2, [pc, #780]	@ (8005814 <motion_on_tim7_tick+0x95c>)
 8005508:	00db      	lsls	r3, r3, #3
 800550a:	4413      	add	r3, r2
 800550c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005510:	1a84      	subs	r4, r0, r2
 8005512:	613c      	str	r4, [r7, #16]
 8005514:	eb61 0303 	sbc.w	r3, r1, r3
 8005518:	617b      	str	r3, [r7, #20]
 800551a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800551e:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 8005522:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8005526:	4618      	mov	r0, r3
 8005528:	f7fd fc20 	bl	8002d6c <dda_steps_per_rev_axis>
 800552c:	4603      	mov	r3, r0
 800552e:	2200      	movs	r2, #0
 8005530:	673b      	str	r3, [r7, #112]	@ 0x70
 8005532:	677a      	str	r2, [r7, #116]	@ 0x74
 8005534:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005538:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 800553c:	4622      	mov	r2, r4
 800553e:	fb02 f203 	mul.w	r2, r2, r3
 8005542:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005546:	4629      	mov	r1, r5
 8005548:	fb01 f303 	mul.w	r3, r1, r3
 800554c:	441a      	add	r2, r3
 800554e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005552:	4621      	mov	r1, r4
 8005554:	fba3 1301 	umull	r1, r3, r3, r1
 8005558:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800555c:	460b      	mov	r3, r1
 800555e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005562:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005566:	18d3      	adds	r3, r2, r3
 8005568:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800556c:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	@ 0xa0
 8005570:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
 8005574:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
                int32_t actual = 0;
 8005578:	2300      	movs	r3, #0
 800557a:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 800557e:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 8005582:	4ba5      	ldr	r3, [pc, #660]	@ (8005818 <motion_on_tim7_tick+0x960>)
 8005584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d030      	beq.n	80055ee <motion_on_tim7_tick+0x736>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 800558c:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 8005590:	4ba1      	ldr	r3, [pc, #644]	@ (8005818 <motion_on_tim7_tick+0x960>)
 8005592:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005596:	2200      	movs	r2, #0
 8005598:	66bb      	str	r3, [r7, #104]	@ 0x68
 800559a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800559c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80055a0:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 80055a4:	f7fa fe64 	bl	8000270 <__aeabi_ldivmod>
 80055a8:	4602      	mov	r2, r0
 80055aa:	460b      	mov	r3, r1
 80055ac:	e9c7 236c 	strd	r2, r3, [r7, #432]	@ 0x1b0
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 80055b0:	e9d7 236c 	ldrd	r2, r3, [r7, #432]	@ 0x1b0
 80055b4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80055b8:	f173 0300 	sbcs.w	r3, r3, #0
 80055bc:	db06      	blt.n	80055cc <motion_on_tim7_tick+0x714>
 80055be:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80055c2:	f04f 0300 	mov.w	r3, #0
 80055c6:	e9c7 236c 	strd	r2, r3, [r7, #432]	@ 0x1b0
 80055ca:	e00c      	b.n	80055e6 <motion_on_tim7_tick+0x72e>
 80055cc:	e9d7 236c 	ldrd	r2, r3, [r7, #432]	@ 0x1b0
 80055d0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80055d4:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80055d8:	da05      	bge.n	80055e6 <motion_on_tim7_tick+0x72e>
 80055da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80055de:	f04f 33ff 	mov.w	r3, #4294967295
 80055e2:	e9c7 236c 	strd	r2, r3, [r7, #432]	@ 0x1b0
                    actual = (int32_t)q;
 80055e6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80055ea:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
                }
                int32_t err = desired - actual;
 80055ee:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80055f2:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
                uint32_t err_abs = (err < 0) ? (uint32_t)(-err) : (uint32_t)err;
 80055fc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005600:	2b00      	cmp	r3, #0
 8005602:	bfb8      	it	lt
 8005604:	425b      	neglt	r3, r3
 8005606:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

                uint32_t scale_pm;
                if (err_abs >= (uint32_t)MOTION_ERR_THROTTLE_THRESHOLD) {
 800560a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800560e:	2b31      	cmp	r3, #49	@ 0x31
 8005610:	d904      	bls.n	800561c <motion_on_tim7_tick+0x764>
                    scale_pm = (uint32_t)MOTION_ERR_THROTTLE_MIN_PERMILLE; /* piso */
 8005612:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8005616:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 800561a:	e03b      	b.n	8005694 <motion_on_tim7_tick+0x7dc>
                } else {
                    uint32_t range = 1000u - (uint32_t)MOTION_ERR_THROTTLE_MIN_PERMILLE; /* 0..(100%-piso) */
 800561c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8005620:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
                    uint32_t dec = (uint32_t)(((uint64_t)range * (uint64_t)err_abs) / (uint32_t)MOTION_ERR_THROTTLE_THRESHOLD);
 8005624:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005628:	2200      	movs	r2, #0
 800562a:	663b      	str	r3, [r7, #96]	@ 0x60
 800562c:	667a      	str	r2, [r7, #100]	@ 0x64
 800562e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005632:	2200      	movs	r2, #0
 8005634:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005636:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005638:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800563c:	462b      	mov	r3, r5
 800563e:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8005642:	4642      	mov	r2, r8
 8005644:	fb02 f203 	mul.w	r2, r2, r3
 8005648:	464b      	mov	r3, r9
 800564a:	4621      	mov	r1, r4
 800564c:	fb01 f303 	mul.w	r3, r1, r3
 8005650:	4413      	add	r3, r2
 8005652:	4622      	mov	r2, r4
 8005654:	4641      	mov	r1, r8
 8005656:	fba2 1201 	umull	r1, r2, r2, r1
 800565a:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800565e:	460a      	mov	r2, r1
 8005660:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 8005664:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8005668:	4413      	add	r3, r2
 800566a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800566e:	f04f 0232 	mov.w	r2, #50	@ 0x32
 8005672:	f04f 0300 	mov.w	r3, #0
 8005676:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800567a:	f7fa fe49 	bl	8000310 <__aeabi_uldivmod>
 800567e:	4602      	mov	r2, r0
 8005680:	460b      	mov	r3, r1
 8005682:	4613      	mov	r3, r2
 8005684:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
                    scale_pm = 1000u - dec; /* 1000..min_permille */
 8005688:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800568c:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8005690:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
                }
                v_cmd_sps = (uint32_t)(((uint64_t)v_cmd_sps * (uint64_t)scale_pm) / 1000u);
 8005694:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8005698:	2200      	movs	r2, #0
 800569a:	653b      	str	r3, [r7, #80]	@ 0x50
 800569c:	657a      	str	r2, [r7, #84]	@ 0x54
 800569e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80056a2:	2200      	movs	r2, #0
 80056a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056a6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80056a8:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80056ac:	462b      	mov	r3, r5
 80056ae:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80056b2:	4642      	mov	r2, r8
 80056b4:	fb02 f203 	mul.w	r2, r2, r3
 80056b8:	464b      	mov	r3, r9
 80056ba:	4621      	mov	r1, r4
 80056bc:	fb01 f303 	mul.w	r3, r1, r3
 80056c0:	4413      	add	r3, r2
 80056c2:	4622      	mov	r2, r4
 80056c4:	4641      	mov	r1, r8
 80056c6:	fba2 1201 	umull	r1, r2, r2, r1
 80056ca:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80056ce:	460a      	mov	r2, r1
 80056d0:	f8c7 20b0 	str.w	r2, [r7, #176]	@ 0xb0
 80056d4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80056d8:	4413      	add	r3, r2
 80056da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80056e2:	f04f 0300 	mov.w	r3, #0
 80056e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80056ea:	f7fa fe11 	bl	8000310 <__aeabi_uldivmod>
 80056ee:	4602      	mov	r2, r0
 80056f0:	460b      	mov	r3, r1
 80056f2:	4613      	mov	r3, r2
 80056f4:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
                if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 80056f8:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 80056fc:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005700:	429a      	cmp	r2, r3
 8005702:	d903      	bls.n	800570c <motion_on_tim7_tick+0x854>
 8005704:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005708:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
            }
#endif /* MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE */
            /* PI de posição: ajusta v_cmd_sps com base no erro posicional */
#if MOTION_PI_ENABLE
            if ((ax->kp | ax->ki | ax->kd) != 0u) {
 800570c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005710:	89da      	ldrh	r2, [r3, #14]
 8005712:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005716:	8a1b      	ldrh	r3, [r3, #16]
 8005718:	4313      	orrs	r3, r2
 800571a:	b29a      	uxth	r2, r3
 800571c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005720:	8a5b      	ldrh	r3, [r3, #18]
 8005722:	4313      	orrs	r3, r2
 8005724:	b29b      	uxth	r3, r3
 8005726:	2b00      	cmp	r3, #0
 8005728:	f000 8157 	beq.w	80059da <motion_on_tim7_tick+0xb22>
                /* desired (em passos DDA) vs actual convertido de contagens do encoder para passos DDA */
                int32_t desired = (int32_t)ax->target_steps;
 800572c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8005736:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 800573a:	4a35      	ldr	r2, [pc, #212]	@ (8005810 <motion_on_tim7_tick+0x958>)
 800573c:	00db      	lsls	r3, r3, #3
 800573e:	4413      	add	r3, r2
 8005740:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005744:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8005748:	4a32      	ldr	r2, [pc, #200]	@ (8005814 <motion_on_tim7_tick+0x95c>)
 800574a:	00db      	lsls	r3, r3, #3
 800574c:	4413      	add	r3, r2
 800574e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005752:	1a84      	subs	r4, r0, r2
 8005754:	60bc      	str	r4, [r7, #8]
 8005756:	eb61 0303 	sbc.w	r3, r1, r3
 800575a:	60fb      	str	r3, [r7, #12]
 800575c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005760:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
                /* actual_steps ≈ enc_rel * (DDA_STEPS_PER_REV(axis) / ENC_COUNTS_PER_REV) */
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 8005764:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8005768:	4618      	mov	r0, r3
 800576a:	f7fd faff 	bl	8002d6c <dda_steps_per_rev_axis>
 800576e:	4603      	mov	r3, r0
 8005770:	2200      	movs	r2, #0
 8005772:	643b      	str	r3, [r7, #64]	@ 0x40
 8005774:	647a      	str	r2, [r7, #68]	@ 0x44
 8005776:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800577a:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800577e:	4622      	mov	r2, r4
 8005780:	fb02 f203 	mul.w	r2, r2, r3
 8005784:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8005788:	4629      	mov	r1, r5
 800578a:	fb01 f303 	mul.w	r3, r1, r3
 800578e:	441a      	add	r2, r3
 8005790:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8005794:	4621      	mov	r1, r4
 8005796:	fba3 1301 	umull	r1, r3, r3, r1
 800579a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800579e:	460b      	mov	r3, r1
 80057a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80057a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057a8:	18d3      	adds	r3, r2, r3
 80057aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057ae:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	@ 0x98
 80057b2:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
 80057b6:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
                int32_t actual = 0;
 80057ba:	2300      	movs	r3, #0
 80057bc:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 80057c0:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 80057c4:	4b14      	ldr	r3, [pc, #80]	@ (8005818 <motion_on_tim7_tick+0x960>)
 80057c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d037      	beq.n	800583e <motion_on_tim7_tick+0x986>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 80057ce:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 80057d2:	4b11      	ldr	r3, [pc, #68]	@ (8005818 <motion_on_tim7_tick+0x960>)
 80057d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057d8:	2200      	movs	r2, #0
 80057da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80057de:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80057e2:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 80057e6:	f7fa fd43 	bl	8000270 <__aeabi_ldivmod>
 80057ea:	4602      	mov	r2, r0
 80057ec:	460b      	mov	r3, r1
 80057ee:	e9c7 2368 	strd	r2, r3, [r7, #416]	@ 0x1a0
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 80057f2:	e9d7 2368 	ldrd	r2, r3, [r7, #416]	@ 0x1a0
 80057f6:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80057fa:	f173 0300 	sbcs.w	r3, r3, #0
 80057fe:	db0d      	blt.n	800581c <motion_on_tim7_tick+0x964>
 8005800:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8005804:	f04f 0300 	mov.w	r3, #0
 8005808:	e9c7 2368 	strd	r2, r3, [r7, #416]	@ 0x1a0
 800580c:	e013      	b.n	8005836 <motion_on_tim7_tick+0x97e>
 800580e:	bf00      	nop
 8005810:	20002d88 	.word	0x20002d88
 8005814:	20002db0 	.word	0x20002db0
 8005818:	08012560 	.word	0x08012560
 800581c:	e9d7 2368 	ldrd	r2, r3, [r7, #416]	@ 0x1a0
 8005820:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005824:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8005828:	da05      	bge.n	8005836 <motion_on_tim7_tick+0x97e>
 800582a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800582e:	f04f 33ff 	mov.w	r3, #4294967295
 8005832:	e9c7 2368 	strd	r2, r3, [r7, #416]	@ 0x1a0
                    actual = (int32_t)q;
 8005836:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800583a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
                }
                int32_t err = desired - actual;
 800583e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8005842:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
                /* Deadband simples */
                if (err > -((int32_t)MOTION_PI_DEADBAND_STEPS) && err < (int32_t)MOTION_PI_DEADBAND_STEPS) {
 800584c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8005850:	f113 0f09 	cmn.w	r3, #9
 8005854:	db06      	blt.n	8005864 <motion_on_tim7_tick+0x9ac>
 8005856:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800585a:	2b09      	cmp	r3, #9
 800585c:	dc02      	bgt.n	8005864 <motion_on_tim7_tick+0x9ac>
                    err = 0;
 800585e:	2300      	movs	r3, #0
 8005860:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
                }
                /* Integral com anti-windup (em unidades de passos) */
                int32_t iacc = g_pi_i_accum[axis] + err;
 8005864:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 8005868:	4bc6      	ldr	r3, [pc, #792]	@ (8005b84 <motion_on_tim7_tick+0xccc>)
 800586a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800586e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8005872:	4413      	add	r3, r2
 8005874:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
                if (iacc > MOTION_PI_I_CLAMP) iacc = MOTION_PI_I_CLAMP;
 8005878:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800587c:	4bc2      	ldr	r3, [pc, #776]	@ (8005b88 <motion_on_tim7_tick+0xcd0>)
 800587e:	429a      	cmp	r2, r3
 8005880:	dd03      	ble.n	800588a <motion_on_tim7_tick+0x9d2>
 8005882:	4bc1      	ldr	r3, [pc, #772]	@ (8005b88 <motion_on_tim7_tick+0xcd0>)
 8005884:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8005888:	e007      	b.n	800589a <motion_on_tim7_tick+0x9e2>
                else if (iacc < -MOTION_PI_I_CLAMP) iacc = -MOTION_PI_I_CLAMP;
 800588a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800588e:	4bbf      	ldr	r3, [pc, #764]	@ (8005b8c <motion_on_tim7_tick+0xcd4>)
 8005890:	429a      	cmp	r2, r3
 8005892:	da02      	bge.n	800589a <motion_on_tim7_tick+0x9e2>
 8005894:	4bbd      	ldr	r3, [pc, #756]	@ (8005b8c <motion_on_tim7_tick+0xcd4>)
 8005896:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
                int32_t draw = err - g_pi_prev_err[axis];
 800589a:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 800589e:	4bbc      	ldr	r3, [pc, #752]	@ (8005b90 <motion_on_tim7_tick+0xcd8>)
 80058a0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80058a4:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80058a8:	1a9b      	subs	r3, r3, r2
 80058aa:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
                g_pi_prev_err[axis] = err;
 80058ae:	f897 11d3 	ldrb.w	r1, [r7, #467]	@ 0x1d3
 80058b2:	4ab7      	ldr	r2, [pc, #732]	@ (8005b90 <motion_on_tim7_tick+0xcd8>)
 80058b4:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80058b8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                /* Derivada filtrada: g_pi_d_filt += (draw - g_pi_d_filt) >> alpha */
                const int32_t alpha = 8; /* filtro leve (1..16) */
 80058bc:	2308      	movs	r3, #8
 80058be:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
                g_pi_d_filt[axis] = g_pi_d_filt[axis] + ((draw - g_pi_d_filt[axis]) >> alpha);
 80058c2:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 80058c6:	4bb3      	ldr	r3, [pc, #716]	@ (8005b94 <motion_on_tim7_tick+0xcdc>)
 80058c8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80058cc:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 80058d0:	4bb0      	ldr	r3, [pc, #704]	@ (8005b94 <motion_on_tim7_tick+0xcdc>)
 80058d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80058d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058da:	1a9a      	subs	r2, r3, r2
 80058dc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80058e0:	fa42 f303 	asr.w	r3, r2, r3
 80058e4:	f897 11d3 	ldrb.w	r1, [r7, #467]	@ 0x1d3
 80058e8:	18c2      	adds	r2, r0, r3
 80058ea:	4baa      	ldr	r3, [pc, #680]	@ (8005b94 <motion_on_tim7_tick+0xcdc>)
 80058ec:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
                int32_t pterm = ((int32_t)ax->kp * err) >> MOTION_PI_SHIFT;      /* steps/s */
 80058f0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80058f4:	89db      	ldrh	r3, [r3, #14]
 80058f6:	461a      	mov	r2, r3
 80058f8:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80058fc:	fb02 f303 	mul.w	r3, r2, r3
 8005900:	121b      	asrs	r3, r3, #8
 8005902:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
                int32_t iterm = ((int32_t)ax->ki * iacc) >> MOTION_PI_SHIFT;     /* steps/s */
 8005906:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800590a:	8a1b      	ldrh	r3, [r3, #16]
 800590c:	461a      	mov	r2, r3
 800590e:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8005912:	fb02 f303 	mul.w	r3, r2, r3
 8005916:	121b      	asrs	r3, r3, #8
 8005918:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
                int32_t dterm = (ax->kd != 0u) ? (((int32_t)ax->kd * g_pi_d_filt[axis]) >> MOTION_PI_SHIFT) : 0; /* steps/s */
 800591c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005920:	8a5b      	ldrh	r3, [r3, #18]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00c      	beq.n	8005940 <motion_on_tim7_tick+0xa88>
 8005926:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800592a:	8a5b      	ldrh	r3, [r3, #18]
 800592c:	4619      	mov	r1, r3
 800592e:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 8005932:	4b98      	ldr	r3, [pc, #608]	@ (8005b94 <motion_on_tim7_tick+0xcdc>)
 8005934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005938:	fb01 f303 	mul.w	r3, r1, r3
 800593c:	121b      	asrs	r3, r3, #8
 800593e:	e000      	b.n	8005942 <motion_on_tim7_tick+0xa8a>
 8005940:	2300      	movs	r3, #0
 8005942:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
                int32_t corr = pterm + iterm + dterm; /* correção em steps/s */
 8005946:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800594a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800594e:	441a      	add	r2, r3
 8005950:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005954:	4413      	add	r3, r2
 8005956:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
                if (corr > (int32_t)MOTION_PI_CORR_MAX_SPS) corr = (int32_t)MOTION_PI_CORR_MAX_SPS;
 800595a:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800595e:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005962:	429a      	cmp	r2, r3
 8005964:	dd04      	ble.n	8005970 <motion_on_tim7_tick+0xab8>
 8005966:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800596a:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 800596e:	e007      	b.n	8005980 <motion_on_tim7_tick+0xac8>
                else if (corr < -(int32_t)MOTION_PI_CORR_MAX_SPS) corr = -(int32_t)MOTION_PI_CORR_MAX_SPS;
 8005970:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8005974:	4b88      	ldr	r3, [pc, #544]	@ (8005b98 <motion_on_tim7_tick+0xce0>)
 8005976:	429a      	cmp	r2, r3
 8005978:	da02      	bge.n	8005980 <motion_on_tim7_tick+0xac8>
 800597a:	4b87      	ldr	r3, [pc, #540]	@ (8005b98 <motion_on_tim7_tick+0xce0>)
 800597c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
                int32_t v_adj = (int32_t)v_cmd_sps + corr;
 8005980:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8005984:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8005988:	4413      	add	r3, r2
 800598a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
                if (v_adj < 0) v_adj = 0;
 800598e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8005992:	2b00      	cmp	r3, #0
 8005994:	da02      	bge.n	800599c <motion_on_tim7_tick+0xae4>
 8005996:	2300      	movs	r3, #0
 8005998:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
                if (v_adj > (int32_t)MOTION_MAX_SPS) v_adj = (int32_t)MOTION_MAX_SPS; /* limite físico */
 800599c:	f8d7 2190 	ldr.w	r2, [r7, #400]	@ 0x190
 80059a0:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80059a4:	429a      	cmp	r2, r3
 80059a6:	dd03      	ble.n	80059b0 <motion_on_tim7_tick+0xaf8>
 80059a8:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80059ac:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
                v_cmd_sps = (uint32_t)v_adj;
 80059b0:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80059b4:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
                /* Anti-windup por saturação: só aceita a integral quando não saturou */
                if (!(v_adj == 0 || v_adj == (int32_t)MOTION_MAX_SPS)) {
 80059b8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d00c      	beq.n	80059da <motion_on_tim7_tick+0xb22>
 80059c0:	f8d7 2190 	ldr.w	r2, [r7, #400]	@ 0x190
 80059c4:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d006      	beq.n	80059da <motion_on_tim7_tick+0xb22>
                    g_pi_i_accum[axis] = iacc;
 80059cc:	f897 11d3 	ldrb.w	r1, [r7, #467]	@ 0x1d3
 80059d0:	4a6c      	ldr	r2, [pc, #432]	@ (8005b84 <motion_on_tim7_tick+0xccc>)
 80059d2:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 80059d6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                }
            }
#endif
#if MOTION_DEBUG_Y_CMD_LOG
            uint32_t v_cmd_after_pi = v_cmd_sps;
 80059da:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80059de:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
#endif
            /* Snapshot do comando (após throttle/PI) */
            g_vel_cmd_sps[axis] = v_cmd_sps;
 80059e2:	f897 11d3 	ldrb.w	r1, [r7, #467]	@ 0x1d3
 80059e6:	4a6d      	ldr	r2, [pc, #436]	@ (8005b9c <motion_on_tim7_tick+0xce4>)
 80059e8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80059ec:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
#if MOTION_DEBUG_Y_CMD_LOG
            if (g_cascade_dbg.armed) {
 80059f0:	4b6b      	ldr	r3, [pc, #428]	@ (8005ba0 <motion_on_tim7_tick+0xce8>)
 80059f2:	781b      	ldrb	r3, [r3, #0]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d02e      	beq.n	8005a56 <motion_on_tim7_tick+0xb9e>
                if (axis == AXIS_Y) {
 80059f8:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d113      	bne.n	8005a28 <motion_on_tim7_tick+0xb70>
                    if (v_cmd_sps >= MOTION_MAX_SPS) g_cascade_dbg.clamp_y = 1u;
 8005a00:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8005a04:	f246 13a7 	movw	r3, #24999	@ 0x61a7
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d902      	bls.n	8005a12 <motion_on_tim7_tick+0xb5a>
 8005a0c:	4a64      	ldr	r2, [pc, #400]	@ (8005ba0 <motion_on_tim7_tick+0xce8>)
 8005a0e:	2301      	movs	r3, #1
 8005a10:	7053      	strb	r3, [r2, #1]
                    if (v_cmd_sps < g_cascade_dbg.min_y) g_cascade_dbg.min_y = v_cmd_sps;
 8005a12:	4b63      	ldr	r3, [pc, #396]	@ (8005ba0 <motion_on_tim7_tick+0xce8>)
 8005a14:	68da      	ldr	r2, [r3, #12]
 8005a16:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d21b      	bcs.n	8005a56 <motion_on_tim7_tick+0xb9e>
 8005a1e:	4a60      	ldr	r2, [pc, #384]	@ (8005ba0 <motion_on_tim7_tick+0xce8>)
 8005a20:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8005a24:	60d3      	str	r3, [r2, #12]
 8005a26:	e016      	b.n	8005a56 <motion_on_tim7_tick+0xb9e>
                } else if (axis == AXIS_Z) {
 8005a28:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d112      	bne.n	8005a56 <motion_on_tim7_tick+0xb9e>
                    if (v_cmd_sps >= MOTION_MAX_SPS) g_cascade_dbg.clamp_z = 1u;
 8005a30:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8005a34:	f246 13a7 	movw	r3, #24999	@ 0x61a7
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d902      	bls.n	8005a42 <motion_on_tim7_tick+0xb8a>
 8005a3c:	4a58      	ldr	r2, [pc, #352]	@ (8005ba0 <motion_on_tim7_tick+0xce8>)
 8005a3e:	2301      	movs	r3, #1
 8005a40:	7093      	strb	r3, [r2, #2]
                    if (v_cmd_sps < g_cascade_dbg.min_z) g_cascade_dbg.min_z = v_cmd_sps;
 8005a42:	4b57      	ldr	r3, [pc, #348]	@ (8005ba0 <motion_on_tim7_tick+0xce8>)
 8005a44:	691a      	ldr	r2, [r3, #16]
 8005a46:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d203      	bcs.n	8005a56 <motion_on_tim7_tick+0xb9e>
 8005a4e:	4a54      	ldr	r2, [pc, #336]	@ (8005ba0 <motion_on_tim7_tick+0xce8>)
 8005a50:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8005a54:	6113      	str	r3, [r2, #16]
                }
            }
#endif
            /* Atrito será aplicado pós-rampa (na v_actual_sps) para modelar planta */
            uint32_t a_sps2    = (ax->accel_sps2 > 0u) ? ax->accel_sps2 : DEMO_ACCEL_SPS2;
 8005a56:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d003      	beq.n	8005a68 <motion_on_tim7_tick+0xbb0>
 8005a60:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a66:	e000      	b.n	8005a6a <motion_on_tim7_tick+0xbb2>
 8005a68:	4b47      	ldr	r3, [pc, #284]	@ (8005b88 <motion_on_tim7_tick+0xcd0>)
 8005a6a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4

            /* Distância restante total (ativo + fila) em passos (O(1)) */
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 8005a6e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005a78:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d907      	bls.n	8005a8e <motion_on_tim7_tick+0xbd6>
 8005a7e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	e000      	b.n	8005a90 <motion_on_tim7_tick+0xbd8>
 8005a8e:	2300      	movs	r3, #0
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 8005a90:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
            uint32_t rem_steps = active_rem + g_queue_rem_steps[axis];
 8005a94:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 8005a98:	4b42      	ldr	r3, [pc, #264]	@ (8005ba4 <motion_on_tim7_tick+0xcec>)
 8005a9a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005a9e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005aa2:	4413      	add	r3, r2
 8005aa4:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
#if MOTION_PROGRESS_MODE
            /* Só impõe o restante do mestre se ele tiver trabalho pendente */
            if (master_axis >= 0 && rem_master > 0u) {
 8005aa8:	f997 3177 	ldrsb.w	r3, [r7, #375]	@ 0x177
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	db07      	blt.n	8005ac0 <motion_on_tim7_tick+0xc08>
 8005ab0:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d003      	beq.n	8005ac0 <motion_on_tim7_tick+0xc08>
                rem_steps = rem_master;
 8005ab8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8005abc:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
            /* caso contrário, mantém o rem_steps do próprio eixo
               para não “matar” a rampa dos demais */
#endif

            /* Distância necessária para frear de v para 0: s = v^2 / (2a) */
            uint32_t v_now = ax->v_actual_sps;
 8005ac0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
            uint32_t s_brake = 0u;
 8005aca:	2300      	movs	r3, #0
 8005acc:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
            if (a_sps2 > 0u && v_now > 0u) {
 8005ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d043      	beq.n	8005b60 <motion_on_tim7_tick+0xca8>
 8005ad8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d03f      	beq.n	8005b60 <motion_on_tim7_tick+0xca8>
                uint64_t vv = (uint64_t)v_now * (uint64_t)v_now;
 8005ae0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ae8:	637a      	str	r2, [r7, #52]	@ 0x34
 8005aea:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005aee:	2200      	movs	r2, #0
 8005af0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005af2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005af4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005af8:	462b      	mov	r3, r5
 8005afa:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8005afe:	4642      	mov	r2, r8
 8005b00:	fb02 f203 	mul.w	r2, r2, r3
 8005b04:	464b      	mov	r3, r9
 8005b06:	4621      	mov	r1, r4
 8005b08:	fb01 f303 	mul.w	r3, r1, r3
 8005b0c:	4413      	add	r3, r2
 8005b0e:	4622      	mov	r2, r4
 8005b10:	4641      	mov	r1, r8
 8005b12:	fba2 1201 	umull	r1, r2, r2, r1
 8005b16:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b1a:	460a      	mov	r2, r1
 8005b1c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8005b20:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005b24:	4413      	add	r3, r2
 8005b26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005b2a:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8005b2e:	e9c7 3438 	strd	r3, r4, [r7, #224]	@ 0xe0
 8005b32:	e9c7 3438 	strd	r3, r4, [r7, #224]	@ 0xe0
                uint64_t denom = (uint64_t)(2u * a_sps2);
 8005b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b3a:	005b      	lsls	r3, r3, #1
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	603b      	str	r3, [r7, #0]
 8005b40:	607a      	str	r2, [r7, #4]
 8005b42:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005b46:	e9c7 3436 	strd	r3, r4, [r7, #216]	@ 0xd8
                s_brake = (uint32_t)(vv / denom);
 8005b4a:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
 8005b4e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b52:	f7fa fbdd 	bl	8000310 <__aeabi_uldivmod>
 8005b56:	4602      	mov	r2, r0
 8005b58:	460b      	mov	r3, r1
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188

            /* Política de rampa:
             * - Se já estamos perto do final (rem_steps <= s_brake): desacelera.
             * - Caso contrário, acelera até v_cmd_sps; se passou, reduz até v_cmd_sps. */
            /* Aceleração integrada: usa g_v_accum para passos discretos de v */
            g_v_accum[axis] += a_sps2; /* steps/s^2 * 1ms */
 8005b60:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 8005b64:	4b10      	ldr	r3, [pc, #64]	@ (8005ba8 <motion_on_tim7_tick+0xcf0>)
 8005b66:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005b6a:	f897 11d3 	ldrb.w	r1, [r7, #467]	@ 0x1d3
 8005b6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b72:	441a      	add	r2, r3
 8005b74:	4b0c      	ldr	r3, [pc, #48]	@ (8005ba8 <motion_on_tim7_tick+0xcf0>)
 8005b76:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 8005b80:	e025      	b.n	8005bce <motion_on_tim7_tick+0xd16>
 8005b82:	bf00      	nop
 8005b84:	20002e14 	.word	0x20002e14
 8005b88:	00030d40 	.word	0x00030d40
 8005b8c:	fffcf2c0 	.word	0xfffcf2c0
 8005b90:	20002e20 	.word	0x20002e20
 8005b94:	20002dfc 	.word	0x20002dfc
 8005b98:	ffff9e58 	.word	0xffff9e58
 8005b9c:	200049f8 	.word	0x200049f8
 8005ba0:	20004a9c 	.word	0x20004a9c
 8005ba4:	20002d7c 	.word	0x20002d7c
 8005ba8:	20002e08 	.word	0x20002e08
 8005bac:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 8005bb0:	4b71      	ldr	r3, [pc, #452]	@ (8005d78 <motion_on_tim7_tick+0xec0>)
 8005bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bb6:	f897 11d3 	ldrb.w	r1, [r7, #467]	@ 0x1d3
 8005bba:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8005bbe:	4b6e      	ldr	r3, [pc, #440]	@ (8005d78 <motion_on_tim7_tick+0xec0>)
 8005bc0:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8005bc4:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8005bc8:	3301      	adds	r3, #1
 8005bca:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8005bce:	f897 21d3 	ldrb.w	r2, [r7, #467]	@ 0x1d3
 8005bd2:	4b69      	ldr	r3, [pc, #420]	@ (8005d78 <motion_on_tim7_tick+0xec0>)
 8005bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bd8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005bdc:	d2e6      	bcs.n	8005bac <motion_on_tim7_tick+0xcf4>
            while (steps_avail--) {
 8005bde:	e04c      	b.n	8005c7a <motion_on_tim7_tick+0xdc2>
                if (rem_steps <= s_brake) {
 8005be0:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8005be4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d80c      	bhi.n	8005c06 <motion_on_tim7_tick+0xd4e>
                    /* Desacelera */
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8005bec:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d041      	beq.n	8005c7a <motion_on_tim7_tick+0xdc2>
 8005bf6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfc:	1e5a      	subs	r2, r3, #1
 8005bfe:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005c02:	625a      	str	r2, [r3, #36]	@ 0x24
 8005c04:	e039      	b.n	8005c7a <motion_on_tim7_tick+0xdc2>
                } else if (ax->v_actual_sps < v_cmd_sps) {
 8005c06:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005c0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c0c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d913      	bls.n	8005c3c <motion_on_tim7_tick+0xd84>
                    ax->v_actual_sps++;
 8005c14:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c1a:	1c5a      	adds	r2, r3, #1
 8005c1c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005c20:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8005c22:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005c26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c28:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d224      	bcs.n	8005c7a <motion_on_tim7_tick+0xdc2>
 8005c30:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005c34:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8005c38:	6253      	str	r3, [r2, #36]	@ 0x24
 8005c3a:	e01e      	b.n	8005c7a <motion_on_tim7_tick+0xdc2>
                } else if (ax->v_actual_sps > v_cmd_sps) {
 8005c3c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005c40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c42:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d217      	bcs.n	8005c7a <motion_on_tim7_tick+0xdc2>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8005c4a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d006      	beq.n	8005c62 <motion_on_tim7_tick+0xdaa>
 8005c54:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c5a:	1e5a      	subs	r2, r3, #1
 8005c5c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005c60:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8005c62:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005c66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c68:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d904      	bls.n	8005c7a <motion_on_tim7_tick+0xdc2>
 8005c70:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005c74:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8005c78:	6253      	str	r3, [r2, #36]	@ 0x24
            while (steps_avail--) {
 8005c7a:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 8005c7e:	1e53      	subs	r3, r2, #1
 8005c80:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8005c84:	2a00      	cmp	r2, #0
 8005c86:	d1ab      	bne.n	8005be0 <motion_on_tim7_tick+0xd28>
                }
            }

            /* Se não há mais nada a emitir neste eixo, força zero */
            if (rem_steps == 0u) ax->v_actual_sps = 0u;
 8005c88:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d103      	bne.n	8005c98 <motion_on_tim7_tick+0xde0>
 8005c90:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005c94:	2300      	movs	r3, #0
 8005c96:	6253      	str	r3, [r2, #36]	@ 0x24
            if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 8005c98:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8005c9c:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d903      	bls.n	8005cac <motion_on_tim7_tick+0xdf4>
 8005ca4:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005ca8:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 8005cac:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005cb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005cb2:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d904      	bls.n	8005cc4 <motion_on_tim7_tick+0xe0c>
 8005cba:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005cbe:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005cc2:	6253      	str	r3, [r2, #36]	@ 0x24

            /* Aplica modelo de atrito pós-rampa (C + B·v): atua sobre v_actual_sps */
#if MOTION_FRICTION_ENABLE
            ax->v_actual_sps = motion_apply_friction(axis, ax->v_actual_sps);
 8005cc4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005cc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005cca:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8005cce:	4611      	mov	r1, r2
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f7fd fa03 	bl	80030dc <motion_apply_friction>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005cdc:	625a      	str	r2, [r3, #36]	@ 0x24
#endif
#if MOTION_DEBUG_Y_CMD_LOG
            if (axis == AXIS_Y) {
 8005cde:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d11c      	bne.n	8005d20 <motion_on_tim7_tick+0xe68>
                static uint32_t dbg_cnt = 0;
                if ((dbg_cnt++ % 50u) == 0u) {
 8005ce6:	4b25      	ldr	r3, [pc, #148]	@ (8005d7c <motion_on_tim7_tick+0xec4>)
 8005ce8:	6819      	ldr	r1, [r3, #0]
 8005cea:	1c4a      	adds	r2, r1, #1
 8005cec:	4b23      	ldr	r3, [pc, #140]	@ (8005d7c <motion_on_tim7_tick+0xec4>)
 8005cee:	601a      	str	r2, [r3, #0]
 8005cf0:	4b23      	ldr	r3, [pc, #140]	@ (8005d80 <motion_on_tim7_tick+0xec8>)
 8005cf2:	fba3 2301 	umull	r2, r3, r3, r1
 8005cf6:	091b      	lsrs	r3, r3, #4
 8005cf8:	2232      	movs	r2, #50	@ 0x32
 8005cfa:	fb02 f303 	mul.w	r3, r2, r3
 8005cfe:	1acb      	subs	r3, r1, r3
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d10d      	bne.n	8005d20 <motion_on_tim7_tick+0xe68>
                    printf("dbgY:base=%lu thr_pi=%lu cmd=%lu act=%lu\r\n",
                           (unsigned long)v_cmd_before_thr,
                           (unsigned long)v_cmd_after_pi,
                           (unsigned long)g_vel_cmd_sps[AXIS_Y],
 8005d04:	4b1f      	ldr	r3, [pc, #124]	@ (8005d84 <motion_on_tim7_tick+0xecc>)
 8005d06:	685a      	ldr	r2, [r3, #4]
                           (unsigned long)ax->v_actual_sps);
 8005d08:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                    printf("dbgY:base=%lu thr_pi=%lu cmd=%lu act=%lu\r\n",
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	4613      	mov	r3, r2
 8005d12:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 8005d16:	f8d7 1164 	ldr.w	r1, [r7, #356]	@ 0x164
 8005d1a:	481b      	ldr	r0, [pc, #108]	@ (8005d88 <motion_on_tim7_tick+0xed0>)
 8005d1c:	f00a ff12 	bl	8010b44 <iprintf>
                }
            }
#endif
            /* Incremento do DDA a 50 kHz */
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 8005d20:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d26:	2200      	movs	r2, #0
 8005d28:	623b      	str	r3, [r7, #32]
 8005d2a:	627a      	str	r2, [r7, #36]	@ 0x24
 8005d2c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005d30:	460b      	mov	r3, r1
 8005d32:	0c1b      	lsrs	r3, r3, #16
 8005d34:	61fb      	str	r3, [r7, #28]
 8005d36:	460b      	mov	r3, r1
 8005d38:	041b      	lsls	r3, r3, #16
 8005d3a:	61bb      	str	r3, [r7, #24]
 8005d3c:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005d40:	f04f 0300 	mov.w	r3, #0
 8005d44:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005d48:	f7fa fae2 	bl	8000310 <__aeabi_uldivmod>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	460b      	mov	r3, r1
 8005d50:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005d54:	61da      	str	r2, [r3, #28]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005d56:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
 8005d60:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8005d64:	2b02      	cmp	r3, #2
 8005d66:	f67f ab1c 	bls.w	80053a2 <motion_on_tim7_tick+0x4ea>
        }
    }

}
 8005d6a:	bf00      	nop
 8005d6c:	f507 77f0 	add.w	r7, r7, #480	@ 0x1e0
 8005d70:	46bd      	mov	sp, r7
 8005d72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d76:	bf00      	nop
 8005d78:	20002e08 	.word	0x20002e08
 8005d7c:	20004ab4 	.word	0x20004ab4
 8005d80:	51eb851f 	.word	0x51eb851f
 8005d84:	200049f8 	.word	0x200049f8
 8005d88:	0801208c 	.word	0x0801208c

08005d8c <motion_on_move_queue_add>:

/* =======================
 *  Handlers de protocolo
 * ======================= */
void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 8005d8c:	b590      	push	{r4, r7, lr}
 8005d8e:	b097      	sub	sp, #92	@ 0x5c
 8005d90:	af06      	add	r7, sp, #24
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]

    move_queue_add_req_t req;
    uint8_t ack_status = MOTION_ACK_INVALID;
 8005d96:	2301      	movs	r3, #1
 8005d98:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t frame_id = 0u;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!frame) return;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	f000 8087 	beq.w	8005eb8 <motion_on_move_queue_add+0x12c>
    proto_result_t decode_status = move_queue_add_req_decoder(frame, len, &req);
 8005daa:	f107 0308 	add.w	r3, r7, #8
 8005dae:	461a      	mov	r2, r3
 8005db0:	6839      	ldr	r1, [r7, #0]
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f7fa fe51 	bl	8000a5a <move_queue_add_req_decoder>
 8005db8:	4603      	mov	r3, r0
 8005dba:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (decode_status != PROTO_OK) {
 8005dbe:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d014      	beq.n	8005df0 <motion_on_move_queue_add+0x64>
        motion_send_queue_add_ack(frame_id, ack_status);
 8005dc6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005dca:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005dce:	4611      	mov	r1, r2
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f7fe fad5 	bl	8004380 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "queue_add", "decode_fail");
 8005dd6:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 8005dda:	4939      	ldr	r1, [pc, #228]	@ (8005ec0 <motion_on_move_queue_add+0x134>)
 8005ddc:	4b39      	ldr	r3, [pc, #228]	@ (8005ec4 <motion_on_move_queue_add+0x138>)
 8005dde:	9301      	str	r3, [sp, #4]
 8005de0:	4b39      	ldr	r3, [pc, #228]	@ (8005ec8 <motion_on_move_queue_add+0x13c>)
 8005de2:	9300      	str	r3, [sp, #0]
 8005de4:	460b      	mov	r3, r1
 8005de6:	2164      	movs	r1, #100	@ 0x64
 8005de8:	2002      	movs	r0, #2
 8005dea:	f7fc fd1d 	bl	8002828 <log_event_auto>
        return;
 8005dee:	e064      	b.n	8005eba <motion_on_move_queue_add+0x12e>
    }
    frame_id = req.frameId;
 8005df0:	7a3b      	ldrb	r3, [r7, #8]
 8005df2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!safety_is_safe()) {
 8005df6:	f000 fd85 	bl	8006904 <safety_is_safe>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d114      	bne.n	8005e2a <motion_on_move_queue_add+0x9e>
        motion_send_queue_add_ack(frame_id, ack_status);
 8005e00:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005e04:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005e08:	4611      	mov	r1, r2
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f7fe fab8 	bl	8004380 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "queue_add", "blocked_safety");
 8005e10:	4a2b      	ldr	r2, [pc, #172]	@ (8005ec0 <motion_on_move_queue_add+0x134>)
 8005e12:	4b2e      	ldr	r3, [pc, #184]	@ (8005ecc <motion_on_move_queue_add+0x140>)
 8005e14:	9301      	str	r3, [sp, #4]
 8005e16:	4b2c      	ldr	r3, [pc, #176]	@ (8005ec8 <motion_on_move_queue_add+0x13c>)
 8005e18:	9300      	str	r3, [sp, #0]
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	f06f 0203 	mvn.w	r2, #3
 8005e20:	2164      	movs	r1, #100	@ 0x64
 8005e22:	2002      	movs	r0, #2
 8005e24:	f7fc fd00 	bl	8002828 <log_event_auto>
        return;
 8005e28:	e047      	b.n	8005eba <motion_on_move_queue_add+0x12e>
    }

    uint32_t primask = motion_lock();
 8005e2a:	f7fc ffc9 	bl	8002dc0 <motion_lock>
 8005e2e:	63b8      	str	r0, [r7, #56]	@ 0x38
    proto_result_t push_status = motion_queue_push_locked(&req);
 8005e30:	f107 0308 	add.w	r3, r7, #8
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7fe f879 	bl	8003f2c <motion_queue_push_locked>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (push_status == PROTO_OK) {
 8005e40:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d112      	bne.n	8005e6e <motion_on_move_queue_add+0xe2>
        ack_status = MOTION_ACK_OK;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (g_status.state == MOTION_IDLE || g_status.state == MOTION_DONE)
 8005e4e:	4b20      	ldr	r3, [pc, #128]	@ (8005ed0 <motion_on_move_queue_add+0x144>)
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d004      	beq.n	8005e62 <motion_on_move_queue_add+0xd6>
 8005e58:	4b1d      	ldr	r3, [pc, #116]	@ (8005ed0 <motion_on_move_queue_add+0x144>)
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	2b05      	cmp	r3, #5
 8005e60:	d102      	bne.n	8005e68 <motion_on_move_queue_add+0xdc>
            g_status.state = MOTION_QUEUED;
 8005e62:	4b1b      	ldr	r3, [pc, #108]	@ (8005ed0 <motion_on_move_queue_add+0x144>)
 8005e64:	2201      	movs	r2, #1
 8005e66:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8005e68:	f7fd fe36 	bl	8003ad8 <motion_refresh_status_locked>
 8005e6c:	e002      	b.n	8005e74 <motion_on_move_queue_add+0xe8>
               (unsigned)req.vx, (unsigned)req.vy, (unsigned)req.vz,
               (unsigned long)req.sx, (unsigned long)req.sy, (unsigned long)req.sz,
               (unsigned)g_status.queue_depth);
#endif
    } else {
        ack_status = MOTION_ACK_QUEUE_FULL;
 8005e6e:	2302      	movs	r3, #2
 8005e70:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    motion_unlock(primask);
 8005e74:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005e76:	f7fc ffb4 	bl	8002de2 <motion_unlock>

    motion_send_queue_add_ack(frame_id, ack_status);
 8005e7a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005e7e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005e82:	4611      	mov	r1, r2
 8005e84:	4618      	mov	r0, r3
 8005e86:	f7fe fa7b 	bl	8004380 <motion_send_queue_add_ack>
    LOGA_THIS(LOG_STATE_RECEIVED, ack_status, "queue_add",
 8005e8a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005e8e:	480c      	ldr	r0, [pc, #48]	@ (8005ec0 <motion_on_move_queue_add+0x134>)
 8005e90:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005e94:	7a79      	ldrb	r1, [r7, #9]
 8005e96:	460c      	mov	r4, r1
 8005e98:	490d      	ldr	r1, [pc, #52]	@ (8005ed0 <motion_on_move_queue_add+0x144>)
 8005e9a:	7849      	ldrb	r1, [r1, #1]
 8005e9c:	b2c9      	uxtb	r1, r1
 8005e9e:	9104      	str	r1, [sp, #16]
 8005ea0:	9403      	str	r4, [sp, #12]
 8005ea2:	9302      	str	r3, [sp, #8]
 8005ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed4 <motion_on_move_queue_add+0x148>)
 8005ea6:	9301      	str	r3, [sp, #4]
 8005ea8:	4b07      	ldr	r3, [pc, #28]	@ (8005ec8 <motion_on_move_queue_add+0x13c>)
 8005eaa:	9300      	str	r3, [sp, #0]
 8005eac:	4603      	mov	r3, r0
 8005eae:	2101      	movs	r1, #1
 8005eb0:	2002      	movs	r0, #2
 8005eb2:	f7fc fcb9 	bl	8002828 <log_event_auto>
 8005eb6:	e000      	b.n	8005eba <motion_on_move_queue_add+0x12e>
    if (!frame) return;
 8005eb8:	bf00      	nop
              "frame=%u dirMask=0x%02X queue=%u",
              (unsigned)frame_id, (unsigned)req.dirMask, (unsigned)g_status.queue_depth);
}
 8005eba:	3744      	adds	r7, #68	@ 0x44
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd90      	pop	{r4, r7, pc}
 8005ec0:	08011ed8 	.word	0x08011ed8
 8005ec4:	080120b8 	.word	0x080120b8
 8005ec8:	080120c4 	.word	0x080120c4
 8005ecc:	080120d0 	.word	0x080120d0
 8005ed0:	200000d8 	.word	0x200000d8
 8005ed4:	080120e0 	.word	0x080120e0

08005ed8 <motion_on_move_queue_status>:

void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 8005ed8:	b5b0      	push	{r4, r5, r7, lr}
 8005eda:	b08c      	sub	sp, #48	@ 0x30
 8005edc:	af08      	add	r7, sp, #32
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
    move_queue_status_req_t req;
    if (move_queue_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8005ee2:	f107 0308 	add.w	r3, r7, #8
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	6839      	ldr	r1, [r7, #0]
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f7fa feb3 	bl	8000c56 <move_queue_status_req_decoder>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d00c      	beq.n	8005f10 <motion_on_move_queue_status+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "queue_status", "decode_fail");
 8005ef6:	4a1f      	ldr	r2, [pc, #124]	@ (8005f74 <motion_on_move_queue_status+0x9c>)
 8005ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8005f78 <motion_on_move_queue_status+0xa0>)
 8005efa:	9301      	str	r3, [sp, #4]
 8005efc:	4b1f      	ldr	r3, [pc, #124]	@ (8005f7c <motion_on_move_queue_status+0xa4>)
 8005efe:	9300      	str	r3, [sp, #0]
 8005f00:	4613      	mov	r3, r2
 8005f02:	f06f 0201 	mvn.w	r2, #1
 8005f06:	2164      	movs	r1, #100	@ 0x64
 8005f08:	2002      	movs	r0, #2
 8005f0a:	f7fc fc8d 	bl	8002828 <log_event_auto>
 8005f0e:	e02e      	b.n	8005f6e <motion_on_move_queue_status+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 8005f10:	f7fc ff56 	bl	8002dc0 <motion_lock>
 8005f14:	60f8      	str	r0, [r7, #12]
    motion_refresh_status_locked();
 8005f16:	f7fd fddf 	bl	8003ad8 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005f1a:	68f8      	ldr	r0, [r7, #12]
 8005f1c:	f7fc ff61 	bl	8002de2 <motion_unlock>

    motion_send_queue_status_response(req.frameId);
 8005f20:	7a3b      	ldrb	r3, [r7, #8]
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7fe fa70 	bl	8004408 <motion_send_queue_status_response>
    LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status",
 8005f28:	4a12      	ldr	r2, [pc, #72]	@ (8005f74 <motion_on_move_queue_status+0x9c>)
 8005f2a:	4b15      	ldr	r3, [pc, #84]	@ (8005f80 <motion_on_move_queue_status+0xa8>)
 8005f2c:	781b      	ldrb	r3, [r3, #0]
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	4619      	mov	r1, r3
 8005f32:	4b13      	ldr	r3, [pc, #76]	@ (8005f80 <motion_on_move_queue_status+0xa8>)
 8005f34:	785b      	ldrb	r3, [r3, #1]
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	4618      	mov	r0, r3
 8005f3a:	4b11      	ldr	r3, [pc, #68]	@ (8005f80 <motion_on_move_queue_status+0xa8>)
 8005f3c:	789b      	ldrb	r3, [r3, #2]
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	461c      	mov	r4, r3
 8005f42:	4b0f      	ldr	r3, [pc, #60]	@ (8005f80 <motion_on_move_queue_status+0xa8>)
 8005f44:	78db      	ldrb	r3, [r3, #3]
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	461d      	mov	r5, r3
 8005f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f80 <motion_on_move_queue_status+0xa8>)
 8005f4c:	791b      	ldrb	r3, [r3, #4]
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	9306      	str	r3, [sp, #24]
 8005f52:	9505      	str	r5, [sp, #20]
 8005f54:	9404      	str	r4, [sp, #16]
 8005f56:	9003      	str	r0, [sp, #12]
 8005f58:	9102      	str	r1, [sp, #8]
 8005f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8005f84 <motion_on_move_queue_status+0xac>)
 8005f5c:	9301      	str	r3, [sp, #4]
 8005f5e:	4b07      	ldr	r3, [pc, #28]	@ (8005f7c <motion_on_move_queue_status+0xa4>)
 8005f60:	9300      	str	r3, [sp, #0]
 8005f62:	4613      	mov	r3, r2
 8005f64:	2200      	movs	r2, #0
 8005f66:	2101      	movs	r1, #1
 8005f68:	2002      	movs	r0, #2
 8005f6a:	f7fc fc5d 	bl	8002828 <log_event_auto>
              "state=%u depth=%u pct=(%u,%u,%u)",
              (unsigned)g_status.state, (unsigned)g_status.queue_depth,
              (unsigned)g_status.pctX, (unsigned)g_status.pctY, (unsigned)g_status.pctZ);
}
 8005f6e:	3710      	adds	r7, #16
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bdb0      	pop	{r4, r5, r7, pc}
 8005f74:	08011ed8 	.word	0x08011ed8
 8005f78:	080120b8 	.word	0x080120b8
 8005f7c:	08012104 	.word	0x08012104
 8005f80:	200000d8 	.word	0x200000d8
 8005f84:	08012114 	.word	0x08012114

08005f88 <motion_on_start_move>:

void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b088      	sub	sp, #32
 8005f8c:	af02      	add	r7, sp, #8
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	6039      	str	r1, [r7, #0]
    start_move_req_t req;
    if (start_move_req_decoder(frame, len, &req) != PROTO_OK) {
 8005f92:	f107 0308 	add.w	r3, r7, #8
 8005f96:	461a      	mov	r2, r3
 8005f98:	6839      	ldr	r1, [r7, #0]
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f7fb f851 	bl	8001042 <start_move_req_decoder>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00c      	beq.n	8005fc0 <motion_on_start_move+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "start_move", "decode_fail");
 8005fa6:	4a4a      	ldr	r2, [pc, #296]	@ (80060d0 <motion_on_start_move+0x148>)
 8005fa8:	4b4a      	ldr	r3, [pc, #296]	@ (80060d4 <motion_on_start_move+0x14c>)
 8005faa:	9301      	str	r3, [sp, #4]
 8005fac:	4b4a      	ldr	r3, [pc, #296]	@ (80060d8 <motion_on_start_move+0x150>)
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	f06f 0201 	mvn.w	r2, #1
 8005fb6:	2164      	movs	r1, #100	@ 0x64
 8005fb8:	2002      	movs	r0, #2
 8005fba:	f7fc fc35 	bl	8002828 <log_event_auto>
 8005fbe:	e084      	b.n	80060ca <motion_on_start_move+0x142>
        return;
    }
    uint8_t started = 0u;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	75fb      	strb	r3, [r7, #23]
    uint32_t primask = motion_lock();
 8005fc4:	f7fc fefc 	bl	8002dc0 <motion_lock>
 8005fc8:	6138      	str	r0, [r7, #16]
        }
        printf(") ]\r\n");
    }
#endif

    if (!safety_is_safe()) {
 8005fca:	f000 fc9b 	bl	8006904 <safety_is_safe>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d102      	bne.n	8005fda <motion_on_start_move+0x52>
        started = 0u;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	75fb      	strb	r3, [r7, #23]
 8005fd8:	e014      	b.n	8006004 <motion_on_start_move+0x7c>
    } else if (!g_has_active_segment) {
 8005fda:	4b40      	ldr	r3, [pc, #256]	@ (80060dc <motion_on_start_move+0x154>)
 8005fdc:	781b      	ldrb	r3, [r3, #0]
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d10a      	bne.n	8005ffa <motion_on_start_move+0x72>
        if (motion_try_start_next_locked()) {
 8005fe4:	f7fe f934 	bl	8004250 <motion_try_start_next_locked>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00a      	beq.n	8006004 <motion_on_start_move+0x7c>
            g_status.state = MOTION_RUNNING;
 8005fee:	4b3c      	ldr	r3, [pc, #240]	@ (80060e0 <motion_on_start_move+0x158>)
 8005ff0:	2202      	movs	r2, #2
 8005ff2:	701a      	strb	r2, [r3, #0]
            started = 1u;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	75fb      	strb	r3, [r7, #23]
 8005ff8:	e004      	b.n	8006004 <motion_on_start_move+0x7c>
        }
    } else {
        g_status.state = MOTION_RUNNING;
 8005ffa:	4b39      	ldr	r3, [pc, #228]	@ (80060e0 <motion_on_start_move+0x158>)
 8005ffc:	2202      	movs	r2, #2
 8005ffe:	701a      	strb	r2, [r3, #0]
        started = 1u;
 8006000:	2301      	movs	r3, #1
 8006002:	75fb      	strb	r3, [r7, #23]
    }

    motion_refresh_status_locked();
 8006004:	f7fd fd68 	bl	8003ad8 <motion_refresh_status_locked>
    motion_unlock(primask);
 8006008:	6938      	ldr	r0, [r7, #16]
 800600a:	f7fc feea 	bl	8002de2 <motion_unlock>

    (void)HAL_TIM_Base_Start_IT(&htim6);
 800600e:	4835      	ldr	r0, [pc, #212]	@ (80060e4 <motion_on_start_move+0x15c>)
 8006010:	f006 fdd6 	bl	800cbc0 <HAL_TIM_Base_Start_IT>
    (void)HAL_TIM_Base_Start_IT(&htim7);
 8006014:	4834      	ldr	r0, [pc, #208]	@ (80060e8 <motion_on_start_move+0x160>)
 8006016:	f006 fdd3 	bl	800cbc0 <HAL_TIM_Base_Start_IT>

#if MOTION_VEL_SAMPLER_ENABLE
    /* Arma o amostrador de velocidades relativo ao início do movimento */
    vel_sampler_arm();
 800601a:	f7fd f9b5 	bl	8003388 <vel_sampler_arm>
#endif

    // Arma sessões CSV para iniciarem no primeiro STEP; zera contadores
    if (started) {
 800601e:	7dfb      	ldrb	r3, [r7, #23]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d034      	beq.n	800608e <motion_on_start_move+0x106>
        uint32_t pm = motion_lock();
 8006024:	f7fc fecc 	bl	8002dc0 <motion_lock>
 8006028:	60f8      	str	r0, [r7, #12]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 800602a:	2300      	movs	r3, #0
 800602c:	75bb      	strb	r3, [r7, #22]
 800602e:	e028      	b.n	8006082 <motion_on_start_move+0xfa>
            g_csv_armed[a] = 1u;             // iniciar ao primeiro STEP
 8006030:	7dbb      	ldrb	r3, [r7, #22]
 8006032:	4a2e      	ldr	r2, [pc, #184]	@ (80060ec <motion_on_start_move+0x164>)
 8006034:	2101      	movs	r1, #1
 8006036:	54d1      	strb	r1, [r2, r3]
            g_csv_active[a] = 0u;            // ainda não iniciou
 8006038:	7dbb      	ldrb	r3, [r7, #22]
 800603a:	4a2d      	ldr	r2, [pc, #180]	@ (80060f0 <motion_on_start_move+0x168>)
 800603c:	2100      	movs	r1, #0
 800603e:	54d1      	strb	r1, [r2, r3]
            g_csv_t0_ms[a]  = 0u;
 8006040:	7dbb      	ldrb	r3, [r7, #22]
 8006042:	4a2c      	ldr	r2, [pc, #176]	@ (80060f4 <motion_on_start_move+0x16c>)
 8006044:	2100      	movs	r1, #0
 8006046:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_stepcount[a] = 0u;         // zera contador de passos
 800604a:	7dbb      	ldrb	r3, [r7, #22]
 800604c:	4a2a      	ldr	r2, [pc, #168]	@ (80060f8 <motion_on_start_move+0x170>)
 800604e:	2100      	movs	r1, #0
 8006050:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_ms[a] = 0u;           // será setado no primeiro STEP
 8006054:	7dbb      	ldrb	r3, [r7, #22]
 8006056:	4a29      	ldr	r2, [pc, #164]	@ (80060fc <motion_on_start_move+0x174>)
 8006058:	2100      	movs	r1, #0
 800605a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_t0_t6[a] = 0u;
 800605e:	7dbb      	ldrb	r3, [r7, #22]
 8006060:	4a27      	ldr	r2, [pc, #156]	@ (8006100 <motion_on_start_move+0x178>)
 8006062:	2100      	movs	r1, #0
 8006064:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_t6[a] = 0u;
 8006068:	7dbb      	ldrb	r3, [r7, #22]
 800606a:	4a26      	ldr	r2, [pc, #152]	@ (8006104 <motion_on_start_move+0x17c>)
 800606c:	2100      	movs	r1, #0
 800606e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;               // reinicia id incremental por start_move
 8006072:	7dbb      	ldrb	r3, [r7, #22]
 8006074:	4a24      	ldr	r2, [pc, #144]	@ (8006108 <motion_on_start_move+0x180>)
 8006076:	2100      	movs	r1, #0
 8006078:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 800607c:	7dbb      	ldrb	r3, [r7, #22]
 800607e:	3301      	adds	r3, #1
 8006080:	75bb      	strb	r3, [r7, #22]
 8006082:	7dbb      	ldrb	r3, [r7, #22]
 8006084:	2b02      	cmp	r3, #2
 8006086:	d9d3      	bls.n	8006030 <motion_on_start_move+0xa8>
        }
        motion_unlock(pm);
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f7fc feaa 	bl	8002de2 <motion_unlock>
        /* agenda primeira produção 1ms à frente do tempo atual */
        g_csv_next_prod_t6 = g_tim6_ticks + (uint32_t)T6_TICKS_PER_MS;
#endif
    }

    motion_send_start_response(req.frameId, started ? 0u : 1u, g_status.queue_depth);
 800608e:	7a38      	ldrb	r0, [r7, #8]
 8006090:	7dfb      	ldrb	r3, [r7, #23]
 8006092:	2b00      	cmp	r3, #0
 8006094:	bf0c      	ite	eq
 8006096:	2301      	moveq	r3, #1
 8006098:	2300      	movne	r3, #0
 800609a:	b2db      	uxtb	r3, r3
 800609c:	4619      	mov	r1, r3
 800609e:	4b10      	ldr	r3, [pc, #64]	@ (80060e0 <motion_on_start_move+0x158>)
 80060a0:	785b      	ldrb	r3, [r3, #1]
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	461a      	mov	r2, r3
 80060a6:	f7fe fa0f 	bl	80044c8 <motion_send_start_response>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", started ? "running" : "ignored");
 80060aa:	4a09      	ldr	r2, [pc, #36]	@ (80060d0 <motion_on_start_move+0x148>)
 80060ac:	7dfb      	ldrb	r3, [r7, #23]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d001      	beq.n	80060b6 <motion_on_start_move+0x12e>
 80060b2:	4b16      	ldr	r3, [pc, #88]	@ (800610c <motion_on_start_move+0x184>)
 80060b4:	e000      	b.n	80060b8 <motion_on_start_move+0x130>
 80060b6:	4b16      	ldr	r3, [pc, #88]	@ (8006110 <motion_on_start_move+0x188>)
 80060b8:	9301      	str	r3, [sp, #4]
 80060ba:	4b07      	ldr	r3, [pc, #28]	@ (80060d8 <motion_on_start_move+0x150>)
 80060bc:	9300      	str	r3, [sp, #0]
 80060be:	4613      	mov	r3, r2
 80060c0:	2200      	movs	r2, #0
 80060c2:	2102      	movs	r1, #2
 80060c4:	2002      	movs	r0, #2
 80060c6:	f7fc fbaf 	bl	8002828 <log_event_auto>
#if MOTION_DEBUG_FLOW
    printf("[FLOW start_move %s]\r\n", started ? "running" : "ignored");
#endif
}
 80060ca:	3718      	adds	r7, #24
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}
 80060d0:	08011ed8 	.word	0x08011ed8
 80060d4:	080120b8 	.word	0x080120b8
 80060d8:	08012138 	.word	0x08012138
 80060dc:	20000170 	.word	0x20000170
 80060e0:	200000d8 	.word	0x200000d8
 80060e4:	20004d78 	.word	0x20004d78
 80060e8:	20004dc4 	.word	0x20004dc4
 80060ec:	20002e6c 	.word	0x20002e6c
 80060f0:	20002e44 	.word	0x20002e44
 80060f4:	20002e48 	.word	0x20002e48
 80060f8:	20002e54 	.word	0x20002e54
 80060fc:	20002e60 	.word	0x20002e60
 8006100:	20002e70 	.word	0x20002e70
 8006104:	20002e7c 	.word	0x20002e7c
 8006108:	20002e88 	.word	0x20002e88
 800610c:	08012144 	.word	0x08012144
 8006110:	0801214c 	.word	0x0801214c

08006114 <motion_on_move_end>:

void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 8006114:	b580      	push	{r7, lr}
 8006116:	b088      	sub	sp, #32
 8006118:	af04      	add	r7, sp, #16
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
    move_end_req_t req;
    if (move_end_req_decoder(frame, len, &req) != PROTO_OK) {
 800611e:	f107 0308 	add.w	r3, r7, #8
 8006122:	461a      	mov	r2, r3
 8006124:	6839      	ldr	r1, [r7, #0]
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f7fa fbf1 	bl	800090e <move_end_req_decoder>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00c      	beq.n	800614c <motion_on_move_end+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "move_end", "decode_fail");
 8006132:	4a22      	ldr	r2, [pc, #136]	@ (80061bc <motion_on_move_end+0xa8>)
 8006134:	4b22      	ldr	r3, [pc, #136]	@ (80061c0 <motion_on_move_end+0xac>)
 8006136:	9301      	str	r3, [sp, #4]
 8006138:	4b22      	ldr	r3, [pc, #136]	@ (80061c4 <motion_on_move_end+0xb0>)
 800613a:	9300      	str	r3, [sp, #0]
 800613c:	4613      	mov	r3, r2
 800613e:	f06f 0201 	mvn.w	r2, #1
 8006142:	2164      	movs	r1, #100	@ 0x64
 8006144:	2002      	movs	r0, #2
 8006146:	f7fc fb6f 	bl	8002828 <log_event_auto>
 800614a:	e033      	b.n	80061b4 <motion_on_move_end+0xa0>
        return;
    }
    uint32_t primask = motion_lock();
 800614c:	f7fc fe38 	bl	8002dc0 <motion_lock>
 8006150:	60f8      	str	r0, [r7, #12]
    motion_stop_all_axes_locked();
 8006152:	f7fd fe6b 	bl	8003e2c <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 8006156:	f7fd febf 	bl	8003ed8 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 800615a:	4b1b      	ldr	r3, [pc, #108]	@ (80061c8 <motion_on_move_end+0xb4>)
 800615c:	2200      	movs	r2, #0
 800615e:	701a      	strb	r2, [r3, #0]
    g_status.state = MOTION_STOPPING;
 8006160:	4b1a      	ldr	r3, [pc, #104]	@ (80061cc <motion_on_move_end+0xb8>)
 8006162:	2204      	movs	r2, #4
 8006164:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8006166:	f7fd fcb7 	bl	8003ad8 <motion_refresh_status_locked>
    motion_unlock(primask);
 800616a:	68f8      	ldr	r0, [r7, #12]
 800616c:	f7fc fe39 	bl	8002de2 <motion_unlock>

    motion_send_move_end_response(req.frameId, 1u /* stopped by host */);
 8006170:	7a3b      	ldrb	r3, [r7, #8]
 8006172:	2101      	movs	r1, #1
 8006174:	4618      	mov	r0, r3
 8006176:	f7fe f9e1 	bl	800453c <motion_send_move_end_response>

    primask = motion_lock();
 800617a:	f7fc fe21 	bl	8002dc0 <motion_lock>
 800617e:	60f8      	str	r0, [r7, #12]
    g_status.state = MOTION_IDLE;
 8006180:	4b12      	ldr	r3, [pc, #72]	@ (80061cc <motion_on_move_end+0xb8>)
 8006182:	2200      	movs	r2, #0
 8006184:	701a      	strb	r2, [r3, #0]
#if MOTION_VEL_SAMPLER_ENABLE
    vel_sampler_dump_and_reset();
 8006186:	f7fd fc29 	bl	80039dc <vel_sampler_dump_and_reset>
#endif
#if MOTION_DEBUG_Y_CMD_LOG
    cascade_dbg_report("move_end");
 800618a:	480e      	ldr	r0, [pc, #56]	@ (80061c4 <motion_on_move_end+0xb0>)
 800618c:	f7fd f896 	bl	80032bc <cascade_dbg_report>
#endif
    motion_refresh_status_locked();
 8006190:	f7fd fca2 	bl	8003ad8 <motion_refresh_status_locked>
    motion_unlock(primask);
 8006194:	68f8      	ldr	r0, [r7, #12]
 8006196:	f7fc fe24 	bl	8002de2 <motion_unlock>

    LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopped");
 800619a:	4a08      	ldr	r2, [pc, #32]	@ (80061bc <motion_on_move_end+0xa8>)
 800619c:	4b0c      	ldr	r3, [pc, #48]	@ (80061d0 <motion_on_move_end+0xbc>)
 800619e:	9302      	str	r3, [sp, #8]
 80061a0:	4b0c      	ldr	r3, [pc, #48]	@ (80061d4 <motion_on_move_end+0xc0>)
 80061a2:	9301      	str	r3, [sp, #4]
 80061a4:	4b07      	ldr	r3, [pc, #28]	@ (80061c4 <motion_on_move_end+0xb0>)
 80061a6:	9300      	str	r3, [sp, #0]
 80061a8:	4613      	mov	r3, r2
 80061aa:	2200      	movs	r2, #0
 80061ac:	2102      	movs	r1, #2
 80061ae:	2002      	movs	r0, #2
 80061b0:	f7fc fb3a 	bl	8002828 <log_event_auto>
}
 80061b4:	3710      	adds	r7, #16
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	08011ed8 	.word	0x08011ed8
 80061c0:	080120b8 	.word	0x080120b8
 80061c4:	08012058 	.word	0x08012058
 80061c8:	20000170 	.word	0x20000170
 80061cc:	200000d8 	.word	0x200000d8
 80061d0:	08012154 	.word	0x08012154
 80061d4:	08012074 	.word	0x08012074

080061d8 <motion_on_set_origin>:

/* =======================
 *  set_origin e encoder_status (telemetria)
 * ======================= */
void motion_on_set_origin(const uint8_t *frame, uint32_t len) {
 80061d8:	b580      	push	{r7, lr}
 80061da:	b094      	sub	sp, #80	@ 0x50
 80061dc:	af04      	add	r7, sp, #16
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
    set_origin_req_t req;
    if (set_origin_req_decoder(frame, len, &req) != PROTO_OK) {
 80061e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80061e6:	461a      	mov	r2, r3
 80061e8:	6839      	ldr	r1, [r7, #0]
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f7fa fea7 	bl	8000f3e <set_origin_req_decoder>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00c      	beq.n	8006210 <motion_on_set_origin+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_origin", "decode_fail");
 80061f6:	4a49      	ldr	r2, [pc, #292]	@ (800631c <motion_on_set_origin+0x144>)
 80061f8:	4b49      	ldr	r3, [pc, #292]	@ (8006320 <motion_on_set_origin+0x148>)
 80061fa:	9301      	str	r3, [sp, #4]
 80061fc:	4b49      	ldr	r3, [pc, #292]	@ (8006324 <motion_on_set_origin+0x14c>)
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	4613      	mov	r3, r2
 8006202:	f06f 0201 	mvn.w	r2, #1
 8006206:	2164      	movs	r1, #100	@ 0x64
 8006208:	2002      	movs	r0, #2
 800620a:	f7fc fb0d 	bl	8002828 <log_event_auto>
 800620e:	e082      	b.n	8006316 <motion_on_set_origin+0x13e>
        return;
    }
    uint8_t m = req.mask & 0x07u;
 8006210:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8006214:	f003 0307 	and.w	r3, r3, #7
 8006218:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800621c:	2300      	movs	r3, #0
 800621e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006222:	e046      	b.n	80062b2 <motion_on_set_origin+0xda>
        if (m & (1u << axis)) {
 8006224:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8006228:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800622c:	fa22 f303 	lsr.w	r3, r2, r3
 8006230:	f003 0301 	and.w	r3, r3, #1
 8006234:	2b00      	cmp	r3, #0
 8006236:	d037      	beq.n	80062a8 <motion_on_set_origin+0xd0>
            /* Define base externa como a posição absoluta atual e zera relativo */
            int64_t pos = g_encoder_position[axis];
 8006238:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800623c:	4a3a      	ldr	r2, [pc, #232]	@ (8006328 <motion_on_set_origin+0x150>)
 800623e:	00db      	lsls	r3, r3, #3
 8006240:	4413      	add	r3, r2
 8006242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006246:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            if (pos > INT32_MAX) pos = INT32_MAX; else if (pos < INT32_MIN) pos = INT32_MIN;
 800624a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800624e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8006252:	f173 0300 	sbcs.w	r3, r3, #0
 8006256:	db06      	blt.n	8006266 <motion_on_set_origin+0x8e>
 8006258:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800625c:	f04f 0300 	mov.w	r3, #0
 8006260:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8006264:	e00c      	b.n	8006280 <motion_on_set_origin+0xa8>
 8006266:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800626a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800626e:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8006272:	da05      	bge.n	8006280 <motion_on_set_origin+0xa8>
 8006274:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006278:	f04f 33ff 	mov.w	r3, #4294967295
 800627c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            g_origin_base32[axis] = (int32_t)pos;
 8006280:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006284:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006286:	4929      	ldr	r1, [pc, #164]	@ (800632c <motion_on_set_origin+0x154>)
 8006288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_origin[axis] = g_encoder_position[axis];
 800628c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006290:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8006294:	4a24      	ldr	r2, [pc, #144]	@ (8006328 <motion_on_set_origin+0x150>)
 8006296:	00db      	lsls	r3, r3, #3
 8006298:	4413      	add	r3, r2
 800629a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800629e:	4824      	ldr	r0, [pc, #144]	@ (8006330 <motion_on_set_origin+0x158>)
 80062a0:	00c9      	lsls	r1, r1, #3
 80062a2:	4401      	add	r1, r0
 80062a4:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80062a8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80062ac:	3301      	adds	r3, #1
 80062ae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80062b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d9b4      	bls.n	8006224 <motion_on_set_origin+0x4c>
        }
    }
    set_origin_resp_t resp;
    resp.frameId = req.frameId;
 80062ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80062be:	773b      	strb	r3, [r7, #28]
    resp.x0 = g_origin_base32[AXIS_X];
 80062c0:	4b1a      	ldr	r3, [pc, #104]	@ (800632c <motion_on_set_origin+0x154>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	623b      	str	r3, [r7, #32]
    resp.y0 = g_origin_base32[AXIS_Y];
 80062c6:	4b19      	ldr	r3, [pc, #100]	@ (800632c <motion_on_set_origin+0x154>)
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	627b      	str	r3, [r7, #36]	@ 0x24
    resp.z0 = g_origin_base32[AXIS_Z];
 80062cc:	4b17      	ldr	r3, [pc, #92]	@ (800632c <motion_on_set_origin+0x154>)
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t raw[16];
    if (set_origin_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 80062d2:	f107 010c 	add.w	r1, r7, #12
 80062d6:	f107 031c 	add.w	r3, r7, #28
 80062da:	2210      	movs	r2, #16
 80062dc:	4618      	mov	r0, r3
 80062de:	f7fb fa2c 	bl	800173a <set_origin_resp_encoder>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d105      	bne.n	80062f4 <motion_on_set_origin+0x11c>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 80062e8:	f107 030c 	add.w	r3, r7, #12
 80062ec:	2110      	movs	r1, #16
 80062ee:	4618      	mov	r0, r3
 80062f0:	f000 fd92 	bl	8006e18 <app_resp_push>
    }
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_origin", "mask=0x%02X mode=%u", (unsigned)req.mask, (unsigned)req.mode);
 80062f4:	4a09      	ldr	r2, [pc, #36]	@ (800631c <motion_on_set_origin+0x144>)
 80062f6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80062fa:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 80062fe:	9103      	str	r1, [sp, #12]
 8006300:	9302      	str	r3, [sp, #8]
 8006302:	4b0c      	ldr	r3, [pc, #48]	@ (8006334 <motion_on_set_origin+0x15c>)
 8006304:	9301      	str	r3, [sp, #4]
 8006306:	4b07      	ldr	r3, [pc, #28]	@ (8006324 <motion_on_set_origin+0x14c>)
 8006308:	9300      	str	r3, [sp, #0]
 800630a:	4613      	mov	r3, r2
 800630c:	2200      	movs	r2, #0
 800630e:	2102      	movs	r1, #2
 8006310:	2002      	movs	r0, #2
 8006312:	f7fc fa89 	bl	8002828 <log_event_auto>
}
 8006316:	3740      	adds	r7, #64	@ 0x40
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}
 800631c:	08011ed8 	.word	0x08011ed8
 8006320:	080120b8 	.word	0x080120b8
 8006324:	0801215c 	.word	0x0801215c
 8006328:	20002d88 	.word	0x20002d88
 800632c:	20002dd4 	.word	0x20002dd4
 8006330:	20002db0 	.word	0x20002db0
 8006334:	08012168 	.word	0x08012168

08006338 <motion_on_encoder_status>:

void motion_on_encoder_status(const uint8_t *frame, uint32_t len) {
 8006338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800633c:	b09e      	sub	sp, #120	@ 0x78
 800633e:	af02      	add	r7, sp, #8
 8006340:	60f8      	str	r0, [r7, #12]
 8006342:	60b9      	str	r1, [r7, #8]
    encoder_status_req_t req;
    if (encoder_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8006344:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006348:	461a      	mov	r2, r3
 800634a:	68b9      	ldr	r1, [r7, #8]
 800634c:	68f8      	ldr	r0, [r7, #12]
 800634e:	f7fa f9c5 	bl	80006dc <encoder_status_req_decoder>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d00c      	beq.n	8006372 <motion_on_encoder_status+0x3a>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "enc_status", "decode_fail");
 8006358:	4a65      	ldr	r2, [pc, #404]	@ (80064f0 <motion_on_encoder_status+0x1b8>)
 800635a:	4b66      	ldr	r3, [pc, #408]	@ (80064f4 <motion_on_encoder_status+0x1bc>)
 800635c:	9301      	str	r3, [sp, #4]
 800635e:	4b66      	ldr	r3, [pc, #408]	@ (80064f8 <motion_on_encoder_status+0x1c0>)
 8006360:	9300      	str	r3, [sp, #0]
 8006362:	4613      	mov	r3, r2
 8006364:	f06f 0201 	mvn.w	r2, #1
 8006368:	2164      	movs	r1, #100	@ 0x64
 800636a:	2002      	movs	r0, #2
 800636c:	f7fc fa5c 	bl	8002828 <log_event_auto>
 8006370:	e0b9      	b.n	80064e6 <motion_on_encoder_status+0x1ae>
        return;
    }
    /* posição_rel = position - origin; posição_abs = origin_base + posição_rel */
    int32_t rel[3];
    int32_t abs[3];
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8006372:	2300      	movs	r3, #0
 8006374:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8006378:	e080      	b.n	800647c <motion_on_encoder_status+0x144>
        int64_t r = g_encoder_position[axis] - g_encoder_origin[axis];
 800637a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800637e:	4a5f      	ldr	r2, [pc, #380]	@ (80064fc <motion_on_encoder_status+0x1c4>)
 8006380:	00db      	lsls	r3, r3, #3
 8006382:	4413      	add	r3, r2
 8006384:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006388:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800638c:	4a5c      	ldr	r2, [pc, #368]	@ (8006500 <motion_on_encoder_status+0x1c8>)
 800638e:	00db      	lsls	r3, r3, #3
 8006390:	4413      	add	r3, r2
 8006392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006396:	ebb0 0a02 	subs.w	sl, r0, r2
 800639a:	eb61 0b03 	sbc.w	fp, r1, r3
 800639e:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
        if (r > INT32_MAX) r = INT32_MAX; else if (r < INT32_MIN) r = INT32_MIN;
 80063a2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80063a6:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80063aa:	f173 0300 	sbcs.w	r3, r3, #0
 80063ae:	db06      	blt.n	80063be <motion_on_encoder_status+0x86>
 80063b0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80063b4:	f04f 0300 	mov.w	r3, #0
 80063b8:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 80063bc:	e00c      	b.n	80063d8 <motion_on_encoder_status+0xa0>
 80063be:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80063c2:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80063c6:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80063ca:	da05      	bge.n	80063d8 <motion_on_encoder_status+0xa0>
 80063cc:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80063d0:	f04f 33ff 	mov.w	r3, #4294967295
 80063d4:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
        rel[axis] = (int32_t)r;
 80063d8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80063dc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80063de:	009b      	lsls	r3, r3, #2
 80063e0:	3368      	adds	r3, #104	@ 0x68
 80063e2:	f107 0108 	add.w	r1, r7, #8
 80063e6:	440b      	add	r3, r1
 80063e8:	f843 2c28 	str.w	r2, [r3, #-40]
        int64_t a = (int64_t)g_origin_base32[axis] + (int64_t)rel[axis];
 80063ec:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80063f0:	4a44      	ldr	r2, [pc, #272]	@ (8006504 <motion_on_encoder_status+0x1cc>)
 80063f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063f6:	17da      	asrs	r2, r3, #31
 80063f8:	461c      	mov	r4, r3
 80063fa:	4615      	mov	r5, r2
 80063fc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	3368      	adds	r3, #104	@ 0x68
 8006404:	f107 0208 	add.w	r2, r7, #8
 8006408:	4413      	add	r3, r2
 800640a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800640e:	17da      	asrs	r2, r3, #31
 8006410:	4698      	mov	r8, r3
 8006412:	4691      	mov	r9, r2
 8006414:	eb14 0308 	adds.w	r3, r4, r8
 8006418:	603b      	str	r3, [r7, #0]
 800641a:	eb45 0309 	adc.w	r3, r5, r9
 800641e:	607b      	str	r3, [r7, #4]
 8006420:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006424:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        if (a > INT32_MAX) a = INT32_MAX; else if (a < INT32_MIN) a = INT32_MIN;
 8006428:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800642c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8006430:	f173 0300 	sbcs.w	r3, r3, #0
 8006434:	db06      	blt.n	8006444 <motion_on_encoder_status+0x10c>
 8006436:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800643a:	f04f 0300 	mov.w	r3, #0
 800643e:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8006442:	e00c      	b.n	800645e <motion_on_encoder_status+0x126>
 8006444:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006448:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800644c:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8006450:	da05      	bge.n	800645e <motion_on_encoder_status+0x126>
 8006452:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006456:	f04f 33ff 	mov.w	r3, #4294967295
 800645a:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        abs[axis] = (int32_t)a;
 800645e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006462:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	3368      	adds	r3, #104	@ 0x68
 8006468:	f107 0108 	add.w	r1, r7, #8
 800646c:	440b      	add	r3, r1
 800646e:	f843 2c34 	str.w	r2, [r3, #-52]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8006472:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006476:	3301      	adds	r3, #1
 8006478:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800647c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006480:	2b02      	cmp	r3, #2
 8006482:	f67f af7a 	bls.w	800637a <motion_on_encoder_status+0x42>
    }
    encoder_status_resp_t resp;
    resp.frameId = req.frameId;
 8006486:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800648a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    resp.pidErrX = (uint8_t)g_status.pidErrX;
 800648e:	4b1e      	ldr	r3, [pc, #120]	@ (8006508 <motion_on_encoder_status+0x1d0>)
 8006490:	795b      	ldrb	r3, [r3, #5]
 8006492:	b25b      	sxtb	r3, r3
 8006494:	b2db      	uxtb	r3, r3
 8006496:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    resp.pidErrY = (uint8_t)g_status.pidErrY;
 800649a:	4b1b      	ldr	r3, [pc, #108]	@ (8006508 <motion_on_encoder_status+0x1d0>)
 800649c:	799b      	ldrb	r3, [r3, #6]
 800649e:	b25b      	sxtb	r3, r3
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    resp.pidErrZ = (uint8_t)g_status.pidErrZ;
 80064a6:	4b18      	ldr	r3, [pc, #96]	@ (8006508 <motion_on_encoder_status+0x1d0>)
 80064a8:	79db      	ldrb	r3, [r3, #7]
 80064aa:	b25b      	sxtb	r3, r3
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    resp.delta = 0; /* opcional */
 80064b2:	2300      	movs	r3, #0
 80064b4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    resp.absX = abs[AXIS_X];
 80064b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064ba:	633b      	str	r3, [r7, #48]	@ 0x30
    resp.absY = abs[AXIS_Y];
 80064bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064be:	637b      	str	r3, [r7, #52]	@ 0x34
    resp.absZ = abs[AXIS_Z];
 80064c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064c2:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint8_t raw[20];
    if (encoder_status_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 80064c4:	f107 0114 	add.w	r1, r7, #20
 80064c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80064cc:	2214      	movs	r2, #20
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7fa fe20 	bl	8001114 <encoder_status_resp_encoder>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d105      	bne.n	80064e6 <motion_on_encoder_status+0x1ae>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 80064da:	f107 0314 	add.w	r3, r7, #20
 80064de:	2114      	movs	r1, #20
 80064e0:	4618      	mov	r0, r3
 80064e2:	f000 fc99 	bl	8006e18 <app_resp_push>
    }
}
 80064e6:	3770      	adds	r7, #112	@ 0x70
 80064e8:	46bd      	mov	sp, r7
 80064ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064ee:	bf00      	nop
 80064f0:	08011ed8 	.word	0x08011ed8
 80064f4:	080120b8 	.word	0x080120b8
 80064f8:	0801217c 	.word	0x0801217c
 80064fc:	20002d88 	.word	0x20002d88
 8006500:	20002db0 	.word	0x20002db0
 8006504:	20002dd4 	.word	0x20002dd4
 8006508:	200000d8 	.word	0x200000d8

0800650c <motion_on_set_microsteps>:

void motion_on_set_microsteps(const uint8_t *frame, uint32_t len) {
 800650c:	b580      	push	{r7, lr}
 800650e:	b08a      	sub	sp, #40	@ 0x28
 8006510:	af04      	add	r7, sp, #16
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
    set_microsteps_req_t req;
    if (set_microsteps_req_decoder(frame, len, &req) != PROTO_OK) {
 8006516:	f107 0310 	add.w	r3, r7, #16
 800651a:	461a      	mov	r2, r3
 800651c:	6839      	ldr	r1, [r7, #0]
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f7fa fc92 	bl	8000e48 <set_microsteps_req_decoder>
 8006524:	4603      	mov	r3, r0
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00c      	beq.n	8006544 <motion_on_set_microsteps+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps", "decode_fail");
 800652a:	4a2f      	ldr	r2, [pc, #188]	@ (80065e8 <motion_on_set_microsteps+0xdc>)
 800652c:	4b2f      	ldr	r3, [pc, #188]	@ (80065ec <motion_on_set_microsteps+0xe0>)
 800652e:	9301      	str	r3, [sp, #4]
 8006530:	4b2f      	ldr	r3, [pc, #188]	@ (80065f0 <motion_on_set_microsteps+0xe4>)
 8006532:	9300      	str	r3, [sp, #0]
 8006534:	4613      	mov	r3, r2
 8006536:	f06f 0201 	mvn.w	r2, #1
 800653a:	2164      	movs	r1, #100	@ 0x64
 800653c:	2002      	movs	r0, #2
 800653e:	f7fc f973 	bl	8002828 <log_event_auto>
 8006542:	e04e      	b.n	80065e2 <motion_on_set_microsteps+0xd6>
        return;
    }
    if (g_status.state == MOTION_RUNNING) {
 8006544:	4b2b      	ldr	r3, [pc, #172]	@ (80065f4 <motion_on_set_microsteps+0xe8>)
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	b2db      	uxtb	r3, r3
 800654a:	2b02      	cmp	r3, #2
 800654c:	d10c      	bne.n	8006568 <motion_on_set_microsteps+0x5c>
        /* Em execução: não aplica, mas responde ACK para o host não travar */
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps", "busy_running");
 800654e:	4a26      	ldr	r2, [pc, #152]	@ (80065e8 <motion_on_set_microsteps+0xdc>)
 8006550:	4b29      	ldr	r3, [pc, #164]	@ (80065f8 <motion_on_set_microsteps+0xec>)
 8006552:	9301      	str	r3, [sp, #4]
 8006554:	4b26      	ldr	r3, [pc, #152]	@ (80065f0 <motion_on_set_microsteps+0xe4>)
 8006556:	9300      	str	r3, [sp, #0]
 8006558:	4613      	mov	r3, r2
 800655a:	f06f 0203 	mvn.w	r2, #3
 800655e:	2164      	movs	r1, #100	@ 0x64
 8006560:	2002      	movs	r0, #2
 8006562:	f7fc f961 	bl	8002828 <log_event_auto>
 8006566:	e028      	b.n	80065ba <motion_on_set_microsteps+0xae>
    } else {
        uint16_t ms = (req.microsteps == 0u) ? 1u : req.microsteps;
 8006568:	8a7b      	ldrh	r3, [r7, #18]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d001      	beq.n	8006572 <motion_on_set_microsteps+0x66>
 800656e:	8a7b      	ldrh	r3, [r7, #18]
 8006570:	e000      	b.n	8006574 <motion_on_set_microsteps+0x68>
 8006572:	2301      	movs	r3, #1
 8006574:	82fb      	strh	r3, [r7, #22]
        if (ms > 256u) ms = 256u;
 8006576:	8afb      	ldrh	r3, [r7, #22]
 8006578:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800657c:	d902      	bls.n	8006584 <motion_on_set_microsteps+0x78>
 800657e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006582:	82fb      	strh	r3, [r7, #22]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_microstep_factor[a] = ms;
 8006584:	2300      	movs	r3, #0
 8006586:	757b      	strb	r3, [r7, #21]
 8006588:	e007      	b.n	800659a <motion_on_set_microsteps+0x8e>
 800658a:	7d7b      	ldrb	r3, [r7, #21]
 800658c:	491b      	ldr	r1, [pc, #108]	@ (80065fc <motion_on_set_microsteps+0xf0>)
 800658e:	8afa      	ldrh	r2, [r7, #22]
 8006590:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8006594:	7d7b      	ldrb	r3, [r7, #21]
 8006596:	3301      	adds	r3, #1
 8006598:	757b      	strb	r3, [r7, #21]
 800659a:	7d7b      	ldrb	r3, [r7, #21]
 800659c:	2b02      	cmp	r3, #2
 800659e:	d9f4      	bls.n	800658a <motion_on_set_microsteps+0x7e>
        LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps", "all_axes_ms=%u", (unsigned)ms);
 80065a0:	4a11      	ldr	r2, [pc, #68]	@ (80065e8 <motion_on_set_microsteps+0xdc>)
 80065a2:	8afb      	ldrh	r3, [r7, #22]
 80065a4:	9302      	str	r3, [sp, #8]
 80065a6:	4b16      	ldr	r3, [pc, #88]	@ (8006600 <motion_on_set_microsteps+0xf4>)
 80065a8:	9301      	str	r3, [sp, #4]
 80065aa:	4b11      	ldr	r3, [pc, #68]	@ (80065f0 <motion_on_set_microsteps+0xe4>)
 80065ac:	9300      	str	r3, [sp, #0]
 80065ae:	4613      	mov	r3, r2
 80065b0:	2200      	movs	r2, #0
 80065b2:	2102      	movs	r1, #2
 80065b4:	2002      	movs	r0, #2
 80065b6:	f7fc f937 	bl	8002828 <log_event_auto>
    }
    /* Resposta mínima (ACK): [HDR,TYPE,frameId,TAIL] */
    {
        uint8_t raw[4];
        resp_init(raw, RESP_SET_MICROSTEPS);
 80065ba:	f107 030c 	add.w	r3, r7, #12
 80065be:	2126      	movs	r1, #38	@ 0x26
 80065c0:	4618      	mov	r0, r3
 80065c2:	f7fc fb33 	bl	8002c2c <resp_init>
        raw[2] = req.frameId;
 80065c6:	7c3b      	ldrb	r3, [r7, #16]
 80065c8:	73bb      	strb	r3, [r7, #14]
        resp_set_tail(raw, 3);
 80065ca:	f107 030c 	add.w	r3, r7, #12
 80065ce:	2103      	movs	r1, #3
 80065d0:	4618      	mov	r0, r3
 80065d2:	f7fc fb3e 	bl	8002c52 <resp_set_tail>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 80065d6:	f107 030c 	add.w	r3, r7, #12
 80065da:	2104      	movs	r1, #4
 80065dc:	4618      	mov	r0, r3
 80065de:	f000 fc1b 	bl	8006e18 <app_resp_push>
    }
}
 80065e2:	3718      	adds	r7, #24
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	08011ed8 	.word	0x08011ed8
 80065ec:	080120b8 	.word	0x080120b8
 80065f0:	08012188 	.word	0x08012188
 80065f4:	200000d8 	.word	0x200000d8
 80065f8:	08012198 	.word	0x08012198
 80065fc:	20000010 	.word	0x20000010
 8006600:	080121a8 	.word	0x080121a8

08006604 <motion_on_set_microsteps_axes>:

void motion_on_set_microsteps_axes(const uint8_t *frame, uint32_t len) {
 8006604:	b580      	push	{r7, lr}
 8006606:	b08c      	sub	sp, #48	@ 0x30
 8006608:	af06      	add	r7, sp, #24
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
    set_microsteps_axes_req_t req;
    if (set_microsteps_axes_req_decoder(frame, len, &req) != PROTO_OK) {
 800660e:	f107 030c 	add.w	r3, r7, #12
 8006612:	461a      	mov	r2, r3
 8006614:	6839      	ldr	r1, [r7, #0]
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f7fa fb92 	bl	8000d40 <set_microsteps_axes_req_decoder>
 800661c:	4603      	mov	r3, r0
 800661e:	2b00      	cmp	r3, #0
 8006620:	d00c      	beq.n	800663c <motion_on_set_microsteps_axes+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps_ax", "decode_fail");
 8006622:	4a3d      	ldr	r2, [pc, #244]	@ (8006718 <motion_on_set_microsteps_axes+0x114>)
 8006624:	4b3d      	ldr	r3, [pc, #244]	@ (800671c <motion_on_set_microsteps_axes+0x118>)
 8006626:	9301      	str	r3, [sp, #4]
 8006628:	4b3d      	ldr	r3, [pc, #244]	@ (8006720 <motion_on_set_microsteps_axes+0x11c>)
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	4613      	mov	r3, r2
 800662e:	f06f 0201 	mvn.w	r2, #1
 8006632:	2164      	movs	r1, #100	@ 0x64
 8006634:	2002      	movs	r0, #2
 8006636:	f7fc f8f7 	bl	8002828 <log_event_auto>
 800663a:	e069      	b.n	8006710 <motion_on_set_microsteps_axes+0x10c>
        return;
    }
    if (g_status.state == MOTION_RUNNING) {
 800663c:	4b39      	ldr	r3, [pc, #228]	@ (8006724 <motion_on_set_microsteps_axes+0x120>)
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2b02      	cmp	r3, #2
 8006644:	d10c      	bne.n	8006660 <motion_on_set_microsteps_axes+0x5c>
        /* Em execução: não aplica, mas responde ACK para o host não travar */
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps_ax", "busy_running");
 8006646:	4a34      	ldr	r2, [pc, #208]	@ (8006718 <motion_on_set_microsteps_axes+0x114>)
 8006648:	4b37      	ldr	r3, [pc, #220]	@ (8006728 <motion_on_set_microsteps_axes+0x124>)
 800664a:	9301      	str	r3, [sp, #4]
 800664c:	4b34      	ldr	r3, [pc, #208]	@ (8006720 <motion_on_set_microsteps_axes+0x11c>)
 800664e:	9300      	str	r3, [sp, #0]
 8006650:	4613      	mov	r3, r2
 8006652:	f06f 0203 	mvn.w	r2, #3
 8006656:	2164      	movs	r1, #100	@ 0x64
 8006658:	2002      	movs	r0, #2
 800665a:	f7fc f8e5 	bl	8002828 <log_event_auto>
 800665e:	e043      	b.n	80066e8 <motion_on_set_microsteps_axes+0xe4>
    } else {
        uint16_t msx = (req.ms_x == 0u) ? 1u : req.ms_x; if (msx > 256u) msx = 256u;
 8006660:	7b7b      	ldrb	r3, [r7, #13]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d001      	beq.n	800666a <motion_on_set_microsteps_axes+0x66>
 8006666:	7b7b      	ldrb	r3, [r7, #13]
 8006668:	e000      	b.n	800666c <motion_on_set_microsteps_axes+0x68>
 800666a:	2301      	movs	r3, #1
 800666c:	82fb      	strh	r3, [r7, #22]
 800666e:	8afb      	ldrh	r3, [r7, #22]
 8006670:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006674:	d902      	bls.n	800667c <motion_on_set_microsteps_axes+0x78>
 8006676:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800667a:	82fb      	strh	r3, [r7, #22]
        uint16_t msy = (req.ms_y == 0u) ? 1u : req.ms_y; if (msy > 256u) msy = 256u;
 800667c:	7bbb      	ldrb	r3, [r7, #14]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d001      	beq.n	8006686 <motion_on_set_microsteps_axes+0x82>
 8006682:	7bbb      	ldrb	r3, [r7, #14]
 8006684:	e000      	b.n	8006688 <motion_on_set_microsteps_axes+0x84>
 8006686:	2301      	movs	r3, #1
 8006688:	82bb      	strh	r3, [r7, #20]
 800668a:	8abb      	ldrh	r3, [r7, #20]
 800668c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006690:	d902      	bls.n	8006698 <motion_on_set_microsteps_axes+0x94>
 8006692:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006696:	82bb      	strh	r3, [r7, #20]
        uint16_t msz = (req.ms_z == 0u) ? 1u : req.ms_z; if (msz > 256u) msz = 256u;
 8006698:	7bfb      	ldrb	r3, [r7, #15]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d001      	beq.n	80066a2 <motion_on_set_microsteps_axes+0x9e>
 800669e:	7bfb      	ldrb	r3, [r7, #15]
 80066a0:	e000      	b.n	80066a4 <motion_on_set_microsteps_axes+0xa0>
 80066a2:	2301      	movs	r3, #1
 80066a4:	827b      	strh	r3, [r7, #18]
 80066a6:	8a7b      	ldrh	r3, [r7, #18]
 80066a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066ac:	d902      	bls.n	80066b4 <motion_on_set_microsteps_axes+0xb0>
 80066ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80066b2:	827b      	strh	r3, [r7, #18]
        g_microstep_factor[AXIS_X] = msx;
 80066b4:	4a1d      	ldr	r2, [pc, #116]	@ (800672c <motion_on_set_microsteps_axes+0x128>)
 80066b6:	8afb      	ldrh	r3, [r7, #22]
 80066b8:	8013      	strh	r3, [r2, #0]
        g_microstep_factor[AXIS_Y] = msy;
 80066ba:	4a1c      	ldr	r2, [pc, #112]	@ (800672c <motion_on_set_microsteps_axes+0x128>)
 80066bc:	8abb      	ldrh	r3, [r7, #20]
 80066be:	8053      	strh	r3, [r2, #2]
        g_microstep_factor[AXIS_Z] = msz;
 80066c0:	4a1a      	ldr	r2, [pc, #104]	@ (800672c <motion_on_set_microsteps_axes+0x128>)
 80066c2:	8a7b      	ldrh	r3, [r7, #18]
 80066c4:	8093      	strh	r3, [r2, #4]
        LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps_ax", "ms=(%u,%u,%u)", (unsigned)msx, (unsigned)msy, (unsigned)msz);
 80066c6:	4814      	ldr	r0, [pc, #80]	@ (8006718 <motion_on_set_microsteps_axes+0x114>)
 80066c8:	8afb      	ldrh	r3, [r7, #22]
 80066ca:	8aba      	ldrh	r2, [r7, #20]
 80066cc:	8a79      	ldrh	r1, [r7, #18]
 80066ce:	9104      	str	r1, [sp, #16]
 80066d0:	9203      	str	r2, [sp, #12]
 80066d2:	9302      	str	r3, [sp, #8]
 80066d4:	4b16      	ldr	r3, [pc, #88]	@ (8006730 <motion_on_set_microsteps_axes+0x12c>)
 80066d6:	9301      	str	r3, [sp, #4]
 80066d8:	4b11      	ldr	r3, [pc, #68]	@ (8006720 <motion_on_set_microsteps_axes+0x11c>)
 80066da:	9300      	str	r3, [sp, #0]
 80066dc:	4603      	mov	r3, r0
 80066de:	2200      	movs	r2, #0
 80066e0:	2102      	movs	r1, #2
 80066e2:	2002      	movs	r0, #2
 80066e4:	f7fc f8a0 	bl	8002828 <log_event_auto>
    }
    /* Resposta mínima (ACK) reutiliza RESP_SET_MICROSTEPS */
    {
        uint8_t raw[4];
        resp_init(raw, RESP_SET_MICROSTEPS);
 80066e8:	f107 0308 	add.w	r3, r7, #8
 80066ec:	2126      	movs	r1, #38	@ 0x26
 80066ee:	4618      	mov	r0, r3
 80066f0:	f7fc fa9c 	bl	8002c2c <resp_init>
        raw[2] = req.frameId;
 80066f4:	7b3b      	ldrb	r3, [r7, #12]
 80066f6:	72bb      	strb	r3, [r7, #10]
        resp_set_tail(raw, 3);
 80066f8:	f107 0308 	add.w	r3, r7, #8
 80066fc:	2103      	movs	r1, #3
 80066fe:	4618      	mov	r0, r3
 8006700:	f7fc faa7 	bl	8002c52 <resp_set_tail>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8006704:	f107 0308 	add.w	r3, r7, #8
 8006708:	2104      	movs	r1, #4
 800670a:	4618      	mov	r0, r3
 800670c:	f000 fb84 	bl	8006e18 <app_resp_push>
    }
}
 8006710:	3718      	adds	r7, #24
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}
 8006716:	bf00      	nop
 8006718:	08011ed8 	.word	0x08011ed8
 800671c:	080120b8 	.word	0x080120b8
 8006720:	080121b8 	.word	0x080121b8
 8006724:	200000d8 	.word	0x200000d8
 8006728:	08012198 	.word	0x08012198
 800672c:	20000010 	.word	0x20000010
 8006730:	080121cc 	.word	0x080121cc

08006734 <HAL_TIM_PeriodElapsedCallback>:
        motion_refresh_status_locked();
    }
    motion_unlock(primask);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8006734:	b580      	push	{r7, lr}
 8006736:	b082      	sub	sp, #8
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
    if (!htim) return;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00f      	beq.n	8006762 <HAL_TIM_PeriodElapsedCallback+0x2e>
    if (htim->Instance == TIM6) {
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a09      	ldr	r2, [pc, #36]	@ (800676c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d102      	bne.n	8006752 <HAL_TIM_PeriodElapsedCallback+0x1e>
        motion_on_tim6_tick();
 800674c:	f7fe f870 	bl	8004830 <motion_on_tim6_tick>
 8006750:	e008      	b.n	8006764 <HAL_TIM_PeriodElapsedCallback+0x30>
    } else if (htim->Instance == TIM7) {
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a06      	ldr	r2, [pc, #24]	@ (8006770 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d103      	bne.n	8006764 <HAL_TIM_PeriodElapsedCallback+0x30>
        motion_on_tim7_tick();
 800675c:	f7fe fbac 	bl	8004eb8 <motion_on_tim7_tick>
 8006760:	e000      	b.n	8006764 <HAL_TIM_PeriodElapsedCallback+0x30>
    if (!htim) return;
 8006762:	bf00      	nop
    } else {
        (void)htim;
    }
}
 8006764:	3708      	adds	r7, #8
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	40001000 	.word	0x40001000
 8006770:	40001400 	.word	0x40001400

08006774 <motion_emergency_stop>:

void motion_emergency_stop(void)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
    uint32_t primask = motion_lock();
 800677a:	f7fc fb21 	bl	8002dc0 <motion_lock>
 800677e:	6078      	str	r0, [r7, #4]

    g_demo_continuous = 0u;
 8006780:	4b17      	ldr	r3, [pc, #92]	@ (80067e0 <motion_emergency_stop+0x6c>)
 8006782:	2200      	movs	r2, #0
 8006784:	701a      	strb	r2, [r3, #0]
    motion_stop_all_axes_locked();
 8006786:	f7fd fb51 	bl	8003e2c <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 800678a:	f7fd fba5 	bl	8003ed8 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 800678e:	4b15      	ldr	r3, [pc, #84]	@ (80067e4 <motion_emergency_stop+0x70>)
 8006790:	2200      	movs	r2, #0
 8006792:	701a      	strb	r2, [r3, #0]

    g_status.state = MOTION_STOPPING;
 8006794:	4b14      	ldr	r3, [pc, #80]	@ (80067e8 <motion_emergency_stop+0x74>)
 8006796:	2204      	movs	r2, #4
 8006798:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 800679a:	f7fd f99d 	bl	8003ad8 <motion_refresh_status_locked>
    motion_unlock(primask);
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f7fc fb1f 	bl	8002de2 <motion_unlock>

    primask = motion_lock();
 80067a4:	f7fc fb0c 	bl	8002dc0 <motion_lock>
 80067a8:	6078      	str	r0, [r7, #4]
    g_status.state = MOTION_IDLE;
 80067aa:	4b0f      	ldr	r3, [pc, #60]	@ (80067e8 <motion_emergency_stop+0x74>)
 80067ac:	2200      	movs	r2, #0
 80067ae:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80067b0:	f7fd f992 	bl	8003ad8 <motion_refresh_status_locked>
    motion_unlock(primask);
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f7fc fb14 	bl	8002de2 <motion_unlock>
    /* Notifica término por emergência (se houver frame ativo) */
    if (g_active_frame_id) {
 80067ba:	4b0c      	ldr	r3, [pc, #48]	@ (80067ec <motion_emergency_stop+0x78>)
 80067bc:	781b      	ldrb	r3, [r3, #0]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d005      	beq.n	80067ce <motion_emergency_stop+0x5a>
        motion_send_move_end_response(g_active_frame_id, 2u /* emergency */);
 80067c2:	4b0a      	ldr	r3, [pc, #40]	@ (80067ec <motion_emergency_stop+0x78>)
 80067c4:	781b      	ldrb	r3, [r3, #0]
 80067c6:	2102      	movs	r1, #2
 80067c8:	4618      	mov	r0, r3
 80067ca:	f7fd feb7 	bl	800453c <motion_send_move_end_response>
    }
#if MOTION_VEL_SAMPLER_ENABLE
    vel_sampler_dump_and_reset();
 80067ce:	f7fd f905 	bl	80039dc <vel_sampler_dump_and_reset>
#endif
#if MOTION_DEBUG_Y_CMD_LOG
    cascade_dbg_report("estop");
 80067d2:	4807      	ldr	r0, [pc, #28]	@ (80067f0 <motion_emergency_stop+0x7c>)
 80067d4:	f7fc fd72 	bl	80032bc <cascade_dbg_report>
#endif
}
 80067d8:	bf00      	nop
 80067da:	3708      	adds	r7, #8
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}
 80067e0:	20002e94 	.word	0x20002e94
 80067e4:	20000170 	.word	0x20000170
 80067e8:	200000d8 	.word	0x200000d8
 80067ec:	20002d78 	.word	0x20002d78
 80067f0:	080121dc 	.word	0x080121dc

080067f4 <probe_service_init>:

LOG_SVC_DEFINE(LOG_SVC_PROBE, "probe");

static probe_status_t g_probe;

void probe_service_init(void) {
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af04      	add	r7, sp, #16
	g_probe.axis_done_mask = 0;
 80067fa:	4b0e      	ldr	r3, [pc, #56]	@ (8006834 <probe_service_init+0x40>)
 80067fc:	2200      	movs	r2, #0
 80067fe:	701a      	strb	r2, [r3, #0]
	g_probe.error_flags = 0;
 8006800:	4b0c      	ldr	r3, [pc, #48]	@ (8006834 <probe_service_init+0x40>)
 8006802:	2200      	movs	r2, #0
 8006804:	705a      	strb	r2, [r3, #1]
	g_probe.latched_pos_x = g_probe.latched_pos_y = g_probe.latched_pos_z = 0;
 8006806:	2300      	movs	r3, #0
 8006808:	4a0a      	ldr	r2, [pc, #40]	@ (8006834 <probe_service_init+0x40>)
 800680a:	60d3      	str	r3, [r2, #12]
 800680c:	4a09      	ldr	r2, [pc, #36]	@ (8006834 <probe_service_init+0x40>)
 800680e:	6093      	str	r3, [r2, #8]
 8006810:	4a08      	ldr	r2, [pc, #32]	@ (8006834 <probe_service_init+0x40>)
 8006812:	6053      	str	r3, [r2, #4]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8006814:	4a08      	ldr	r2, [pc, #32]	@ (8006838 <probe_service_init+0x44>)
 8006816:	4b09      	ldr	r3, [pc, #36]	@ (800683c <probe_service_init+0x48>)
 8006818:	9302      	str	r3, [sp, #8]
 800681a:	4b09      	ldr	r3, [pc, #36]	@ (8006840 <probe_service_init+0x4c>)
 800681c:	9301      	str	r3, [sp, #4]
 800681e:	4b09      	ldr	r3, [pc, #36]	@ (8006844 <probe_service_init+0x50>)
 8006820:	9300      	str	r3, [sp, #0]
 8006822:	4613      	mov	r3, r2
 8006824:	2200      	movs	r2, #0
 8006826:	2100      	movs	r1, #0
 8006828:	2004      	movs	r0, #4
 800682a:	f7fb fffd 	bl	8002828 <log_event_auto>
}
 800682e:	bf00      	nop
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}
 8006834:	20004ab8 	.word	0x20004ab8
 8006838:	080121e4 	.word	0x080121e4
 800683c:	080121ec 	.word	0x080121ec
 8006840:	080121f0 	.word	0x080121f0
 8006844:	080121f4 	.word	0x080121f4

08006848 <probe_on_move_probe_level>:
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 8006848:	b580      	push	{r7, lr}
 800684a:	b086      	sub	sp, #24
 800684c:	af04      	add	r7, sp, #16
 800684e:	6078      	str	r0, [r7, #4]
 8006850:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 8006852:	4a08      	ldr	r2, [pc, #32]	@ (8006874 <probe_on_move_probe_level+0x2c>)
 8006854:	4b08      	ldr	r3, [pc, #32]	@ (8006878 <probe_on_move_probe_level+0x30>)
 8006856:	9302      	str	r3, [sp, #8]
 8006858:	4b08      	ldr	r3, [pc, #32]	@ (800687c <probe_on_move_probe_level+0x34>)
 800685a:	9301      	str	r3, [sp, #4]
 800685c:	4b08      	ldr	r3, [pc, #32]	@ (8006880 <probe_on_move_probe_level+0x38>)
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	4613      	mov	r3, r2
 8006862:	2200      	movs	r2, #0
 8006864:	2101      	movs	r1, #1
 8006866:	2004      	movs	r0, #4
 8006868:	f7fb ffde 	bl	8002828 <log_event_auto>
}
 800686c:	bf00      	nop
 800686e:	3708      	adds	r7, #8
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}
 8006874:	080121e4 	.word	0x080121e4
 8006878:	080121fc 	.word	0x080121fc
 800687c:	080121f0 	.word	0x080121f0
 8006880:	0801220c 	.word	0x0801220c

08006884 <safety_service_init>:

LOG_SVC_DEFINE(LOG_SVC_SAFETY, "safety");

static volatile safety_state_t g_state = SAFETY_NORMAL;

void safety_service_init(void) {
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af04      	add	r7, sp, #16
	g_state = SAFETY_NORMAL;
 800688a:	4b09      	ldr	r3, [pc, #36]	@ (80068b0 <safety_service_init+0x2c>)
 800688c:	2200      	movs	r2, #0
 800688e:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "normal");
 8006890:	4a08      	ldr	r2, [pc, #32]	@ (80068b4 <safety_service_init+0x30>)
 8006892:	4b09      	ldr	r3, [pc, #36]	@ (80068b8 <safety_service_init+0x34>)
 8006894:	9302      	str	r3, [sp, #8]
 8006896:	4b09      	ldr	r3, [pc, #36]	@ (80068bc <safety_service_init+0x38>)
 8006898:	9301      	str	r3, [sp, #4]
 800689a:	4b09      	ldr	r3, [pc, #36]	@ (80068c0 <safety_service_init+0x3c>)
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	4613      	mov	r3, r2
 80068a0:	2200      	movs	r2, #0
 80068a2:	2100      	movs	r1, #0
 80068a4:	2005      	movs	r0, #5
 80068a6:	f7fb ffbf 	bl	8002828 <log_event_auto>
}
 80068aa:	bf00      	nop
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}
 80068b0:	20004ac8 	.word	0x20004ac8
 80068b4:	08012220 	.word	0x08012220
 80068b8:	08012228 	.word	0x08012228
 80068bc:	08012230 	.word	0x08012230
 80068c0:	08012234 	.word	0x08012234

080068c4 <safety_estop_assert>:
void safety_estop_assert(void) {
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af04      	add	r7, sp, #16
	g_state = SAFETY_ESTOP;
 80068ca:	4b09      	ldr	r3, [pc, #36]	@ (80068f0 <safety_estop_assert+0x2c>)
 80068cc:	2201      	movs	r2, #1
 80068ce:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_ASSERT, PROTO_OK, "estop", "assert");
 80068d0:	4a08      	ldr	r2, [pc, #32]	@ (80068f4 <safety_estop_assert+0x30>)
 80068d2:	4b09      	ldr	r3, [pc, #36]	@ (80068f8 <safety_estop_assert+0x34>)
 80068d4:	9302      	str	r3, [sp, #8]
 80068d6:	4b09      	ldr	r3, [pc, #36]	@ (80068fc <safety_estop_assert+0x38>)
 80068d8:	9301      	str	r3, [sp, #4]
 80068da:	4b09      	ldr	r3, [pc, #36]	@ (8006900 <safety_estop_assert+0x3c>)
 80068dc:	9300      	str	r3, [sp, #0]
 80068de:	4613      	mov	r3, r2
 80068e0:	2200      	movs	r2, #0
 80068e2:	210a      	movs	r1, #10
 80068e4:	2005      	movs	r0, #5
 80068e6:	f7fb ff9f 	bl	8002828 <log_event_auto>
}
 80068ea:	bf00      	nop
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}
 80068f0:	20004ac8 	.word	0x20004ac8
 80068f4:	08012220 	.word	0x08012220
 80068f8:	0801223c 	.word	0x0801223c
 80068fc:	08012230 	.word	0x08012230
 8006900:	08012244 	.word	0x08012244

08006904 <safety_is_safe>:
	if (g_state == SAFETY_ESTOP)
		g_state = SAFETY_RECOVERY_WAIT;

	LOGT_THIS(LOG_STATE_ESTOP_RELEASE, PROTO_OK, "estop", "release");
}
int safety_is_safe(void) {
 8006904:	b480      	push	{r7}
 8006906:	af00      	add	r7, sp, #0
	return g_state == SAFETY_NORMAL;
 8006908:	4b06      	ldr	r3, [pc, #24]	@ (8006924 <safety_is_safe+0x20>)
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	b2db      	uxtb	r3, r3
 800690e:	2b00      	cmp	r3, #0
 8006910:	bf0c      	ite	eq
 8006912:	2301      	moveq	r3, #1
 8006914:	2300      	movne	r3, #0
 8006916:	b2db      	uxtb	r3, r3
}
 8006918:	4618      	mov	r0, r3
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop
 8006924:	20004ac8 	.word	0x20004ac8

08006928 <h_move_queue_add>:
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 8006928:	b580      	push	{r7, lr}
 800692a:	b084      	sub	sp, #16
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8006934:	6879      	ldr	r1, [r7, #4]
 8006936:	68b8      	ldr	r0, [r7, #8]
 8006938:	f7ff fa28 	bl	8005d8c <motion_on_move_queue_add>
}
 800693c:	bf00      	nop
 800693e:	3710      	adds	r7, #16
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}

08006944 <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	60b9      	str	r1, [r7, #8]
 800694e:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 8006950:	6879      	ldr	r1, [r7, #4]
 8006952:	68b8      	ldr	r0, [r7, #8]
 8006954:	f7ff fac0 	bl	8005ed8 <motion_on_move_queue_status>
}
 8006958:	bf00      	nop
 800695a:	3710      	adds	r7, #16
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}

08006960 <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 8006960:	b580      	push	{r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 800696c:	6879      	ldr	r1, [r7, #4]
 800696e:	68b8      	ldr	r0, [r7, #8]
 8006970:	f7ff fb0a 	bl	8005f88 <motion_on_start_move>
}
 8006974:	bf00      	nop
 8006976:	3710      	adds	r7, #16
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}

0800697c <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 8006988:	6879      	ldr	r1, [r7, #4]
 800698a:	68b8      	ldr	r0, [r7, #8]
 800698c:	f7fb fa20 	bl	8001dd0 <home_on_move_home>
}
 8006990:	bf00      	nop
 8006992:	3710      	adds	r7, #16
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 8006998:	b580      	push	{r7, lr}
 800699a:	b084      	sub	sp, #16
 800699c:	af00      	add	r7, sp, #0
 800699e:	60f8      	str	r0, [r7, #12]
 80069a0:	60b9      	str	r1, [r7, #8]
 80069a2:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 80069a4:	6879      	ldr	r1, [r7, #4]
 80069a6:	68b8      	ldr	r0, [r7, #8]
 80069a8:	f7ff ff4e 	bl	8006848 <probe_on_move_probe_level>
}
 80069ac:	bf00      	nop
 80069ae:	3710      	adds	r7, #16
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}

080069b4 <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b084      	sub	sp, #16
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	60f8      	str	r0, [r7, #12]
 80069bc:	60b9      	str	r1, [r7, #8]
 80069be:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 80069c0:	6879      	ldr	r1, [r7, #4]
 80069c2:	68b8      	ldr	r0, [r7, #8]
 80069c4:	f7ff fba6 	bl	8006114 <motion_on_move_end>
}
 80069c8:	bf00      	nop
 80069ca:	3710      	adds	r7, #16
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 80069dc:	6879      	ldr	r1, [r7, #4]
 80069de:	68b8      	ldr	r0, [r7, #8]
 80069e0:	f7fb fd5a 	bl	8002498 <led_on_led_ctrl>
}
 80069e4:	bf00      	nop
 80069e6:	3710      	adds	r7, #16
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 80069ec:	b480      	push	{r7}
 80069ee:	b085      	sub	sp, #20
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	607a      	str	r2, [r7, #4]
    (void) r;
    (void) f;
    (void) l; /* opcional */
}
 80069f8:	bf00      	nop
 80069fa:	3714      	adds	r7, #20
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <h_set_origin>:

// Novos serviços: set_origin e encoder_status (telemetria)
static void h_set_origin(router_t *r, const uint8_t *f, uint32_t l) {
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b084      	sub	sp, #16
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_origin(f, l);
 8006a10:	6879      	ldr	r1, [r7, #4]
 8006a12:	68b8      	ldr	r0, [r7, #8]
 8006a14:	f7ff fbe0 	bl	80061d8 <motion_on_set_origin>
}
 8006a18:	bf00      	nop
 8006a1a:	3710      	adds	r7, #16
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}

08006a20 <h_encoder_status>:
static void h_encoder_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b084      	sub	sp, #16
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_encoder_status(f, l);
 8006a2c:	6879      	ldr	r1, [r7, #4]
 8006a2e:	68b8      	ldr	r0, [r7, #8]
 8006a30:	f7ff fc82 	bl	8006338 <motion_on_encoder_status>
}
 8006a34:	bf00      	nop
 8006a36:	3710      	adds	r7, #16
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}

08006a3c <h_set_microsteps>:
static void h_set_microsteps(router_t *r, const uint8_t *f, uint32_t l) {
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b084      	sub	sp, #16
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps(f, l);
 8006a48:	6879      	ldr	r1, [r7, #4]
 8006a4a:	68b8      	ldr	r0, [r7, #8]
 8006a4c:	f7ff fd5e 	bl	800650c <motion_on_set_microsteps>
}
 8006a50:	bf00      	nop
 8006a52:	3710      	adds	r7, #16
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <h_set_microsteps_axes>:
static void h_set_microsteps_axes(router_t *r, const uint8_t *f, uint32_t l) {
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	60f8      	str	r0, [r7, #12]
 8006a60:	60b9      	str	r1, [r7, #8]
 8006a62:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps_axes(f, l);
 8006a64:	6879      	ldr	r1, [r7, #4]
 8006a66:	68b8      	ldr	r0, [r7, #8]
 8006a68:	f7ff fdcc 	bl	8006604 <motion_on_set_microsteps_axes>
}
 8006a6c:	bf00      	nop
 8006a6e:	3710      	adds	r7, #16
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <h_test_hello>:

static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 8006a74:	b480      	push	{r7}
 8006a76:	b085      	sub	sp, #20
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	607a      	str	r2, [r7, #4]
	(void) r;
	//test_spi_on_hello(f, l);
}
 8006a80:	bf00      	nop
 8006a82:	3714      	adds	r7, #20
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 8006a8c:	b480      	push	{r7}
 8006a8e:	b083      	sub	sp, #12
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
	if (!h)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d027      	beq.n	8006aea <services_register_handlers+0x5e>
		return;
	h->on_move_queue_add = h_move_queue_add;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a16      	ldr	r2, [pc, #88]	@ (8006af8 <services_register_handlers+0x6c>)
 8006a9e:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	4a16      	ldr	r2, [pc, #88]	@ (8006afc <services_register_handlers+0x70>)
 8006aa4:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a15      	ldr	r2, [pc, #84]	@ (8006b00 <services_register_handlers+0x74>)
 8006aaa:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a15      	ldr	r2, [pc, #84]	@ (8006b04 <services_register_handlers+0x78>)
 8006ab0:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a14      	ldr	r2, [pc, #80]	@ (8006b08 <services_register_handlers+0x7c>)
 8006ab6:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	4a14      	ldr	r2, [pc, #80]	@ (8006b0c <services_register_handlers+0x80>)
 8006abc:	615a      	str	r2, [r3, #20]
    h->on_led_ctrl = h_led_ctrl;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	4a13      	ldr	r2, [pc, #76]	@ (8006b10 <services_register_handlers+0x84>)
 8006ac2:	619a      	str	r2, [r3, #24]
    h->on_fpga_status = h_fpga_status;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a13      	ldr	r2, [pc, #76]	@ (8006b14 <services_register_handlers+0x88>)
 8006ac8:	61da      	str	r2, [r3, #28]
    h->on_set_origin = h_set_origin;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4a12      	ldr	r2, [pc, #72]	@ (8006b18 <services_register_handlers+0x8c>)
 8006ace:	621a      	str	r2, [r3, #32]
    h->on_encoder_status = h_encoder_status;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a12      	ldr	r2, [pc, #72]	@ (8006b1c <services_register_handlers+0x90>)
 8006ad4:	625a      	str	r2, [r3, #36]	@ 0x24
    h->on_set_microsteps = h_set_microsteps;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a11      	ldr	r2, [pc, #68]	@ (8006b20 <services_register_handlers+0x94>)
 8006ada:	629a      	str	r2, [r3, #40]	@ 0x28
    h->on_set_microsteps_axes = h_set_microsteps_axes;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	4a11      	ldr	r2, [pc, #68]	@ (8006b24 <services_register_handlers+0x98>)
 8006ae0:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->on_test_hello = h_test_hello;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	4a10      	ldr	r2, [pc, #64]	@ (8006b28 <services_register_handlers+0x9c>)
 8006ae6:	631a      	str	r2, [r3, #48]	@ 0x30
 8006ae8:	e000      	b.n	8006aec <services_register_handlers+0x60>
		return;
 8006aea:	bf00      	nop
}
 8006aec:	370c      	adds	r7, #12
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr
 8006af6:	bf00      	nop
 8006af8:	08006929 	.word	0x08006929
 8006afc:	08006945 	.word	0x08006945
 8006b00:	08006961 	.word	0x08006961
 8006b04:	0800697d 	.word	0x0800697d
 8006b08:	08006999 	.word	0x08006999
 8006b0c:	080069b5 	.word	0x080069b5
 8006b10:	080069d1 	.word	0x080069d1
 8006b14:	080069ed 	.word	0x080069ed
 8006b18:	08006a05 	.word	0x08006a05
 8006b1c:	08006a21 	.word	0x08006a21
 8006b20:	08006a3d 	.word	0x08006a3d
 8006b24:	08006a59 	.word	0x08006a59
 8006b28:	08006a75 	.word	0x08006a75

08006b2c <tx_fill_left_zero_right_filler>:
/**
 * @brief Preenche o buffer de TX com 22×0x00 à esquerda e 20×SPI_FILL_BYTE à direita.
 * @param dst Ponteiro para o buffer de TX (tamanho = 42).
 */
static inline void tx_fill_left_zero_right_filler(uint8_t *dst)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b082      	sub	sp, #8
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
    memset(&dst[0],                 0x00,           RESP_LEFT_PAD_LEN); /* 22×0x00  */
 8006b34:	2216      	movs	r2, #22
 8006b36:	2100      	movs	r1, #0
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f00a fa3b 	bl	8010fb4 <memset>
    memset(&dst[RESP_LEFT_PAD_LEN], SPI_FILL_BYTE,  RESP_RIGHT_LEN);    /* 20×filler */
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	3316      	adds	r3, #22
 8006b42:	2214      	movs	r2, #20
 8006b44:	21a5      	movs	r1, #165	@ 0xa5
 8006b46:	4618      	mov	r0, r3
 8006b48:	f00a fa34 	bl	8010fb4 <memset>
}
 8006b4c:	bf00      	nop
 8006b4e:	3708      	adds	r7, #8
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}

08006b54 <is_fill42>:
 * @param buf Buffer de entrada (tamanho = 42).
 * @param val Valor esperado em todos os bytes.
 * @return 1 se todos os bytes são 'val', 0 caso contrário.
 */
static int is_fill42(const uint8_t *buf, uint8_t val)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b085      	sub	sp, #20
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	460b      	mov	r3, r1
 8006b5e:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8006b60:	2300      	movs	r3, #0
 8006b62:	60fb      	str	r3, [r7, #12]
 8006b64:	e00b      	b.n	8006b7e <is_fill42+0x2a>
        if (buf[i] != val) return 0;
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	78fa      	ldrb	r2, [r7, #3]
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d001      	beq.n	8006b78 <is_fill42+0x24>
 8006b74:	2300      	movs	r3, #0
 8006b76:	e006      	b.n	8006b86 <is_fill42+0x32>
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	60fb      	str	r3, [r7, #12]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2b29      	cmp	r3, #41	@ 0x29
 8006b82:	d9f0      	bls.n	8006b66 <is_fill42+0x12>
    return 1;
 8006b84:	2301      	movs	r3, #1
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3714      	adds	r7, #20
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr

08006b92 <find_frame>:
 * @param off  (out) Offset de início do quadro (REQ_HEADER).
 * @param len  (out) Comprimento do quadro (inclui REQ_TAIL).
 * @return 1 se encontrou, 0 caso contrário.
 */
static int find_frame(const uint8_t *buf, uint16_t *off, uint16_t *len)
{
 8006b92:	b480      	push	{r7}
 8006b94:	b087      	sub	sp, #28
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	60f8      	str	r0, [r7, #12]
 8006b9a:	60b9      	str	r1, [r7, #8]
 8006b9c:	607a      	str	r2, [r7, #4]
    uint16_t i = 0;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	82fb      	strh	r3, [r7, #22]
    while (i < APP_SPI_DMA_BUF_LEN && buf[i] != REQ_HEADER) i++;
 8006ba2:	e002      	b.n	8006baa <find_frame+0x18>
 8006ba4:	8afb      	ldrh	r3, [r7, #22]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	82fb      	strh	r3, [r7, #22]
 8006baa:	8afb      	ldrh	r3, [r7, #22]
 8006bac:	2b29      	cmp	r3, #41	@ 0x29
 8006bae:	d805      	bhi.n	8006bbc <find_frame+0x2a>
 8006bb0:	8afb      	ldrh	r3, [r7, #22]
 8006bb2:	68fa      	ldr	r2, [r7, #12]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	781b      	ldrb	r3, [r3, #0]
 8006bb8:	2baa      	cmp	r3, #170	@ 0xaa
 8006bba:	d1f3      	bne.n	8006ba4 <find_frame+0x12>
    if (i >= APP_SPI_DMA_BUF_LEN) return 0;
 8006bbc:	8afb      	ldrh	r3, [r7, #22]
 8006bbe:	2b29      	cmp	r3, #41	@ 0x29
 8006bc0:	d901      	bls.n	8006bc6 <find_frame+0x34>
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	e01d      	b.n	8006c02 <find_frame+0x70>

    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8006bc6:	8afb      	ldrh	r3, [r7, #22]
 8006bc8:	3301      	adds	r3, #1
 8006bca:	82bb      	strh	r3, [r7, #20]
 8006bcc:	e015      	b.n	8006bfa <find_frame+0x68>
        if (buf[j] == REQ_TAIL) {
 8006bce:	8abb      	ldrh	r3, [r7, #20]
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	4413      	add	r3, r2
 8006bd4:	781b      	ldrb	r3, [r3, #0]
 8006bd6:	2b55      	cmp	r3, #85	@ 0x55
 8006bd8:	d10c      	bne.n	8006bf4 <find_frame+0x62>
            *off = i;
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	8afa      	ldrh	r2, [r7, #22]
 8006bde:	801a      	strh	r2, [r3, #0]
            *len = (uint16_t)(j - i + 1u);
 8006be0:	8aba      	ldrh	r2, [r7, #20]
 8006be2:	8afb      	ldrh	r3, [r7, #22]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	b29b      	uxth	r3, r3
 8006be8:	3301      	adds	r3, #1
 8006bea:	b29a      	uxth	r2, r3
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	801a      	strh	r2, [r3, #0]
            return 1;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e006      	b.n	8006c02 <find_frame+0x70>
    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8006bf4:	8abb      	ldrh	r3, [r7, #20]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	82bb      	strh	r3, [r7, #20]
 8006bfa:	8abb      	ldrh	r3, [r7, #20]
 8006bfc:	2b29      	cmp	r3, #41	@ 0x29
 8006bfe:	d9e6      	bls.n	8006bce <find_frame+0x3c>
        }
    }
    return 0;
 8006c00:	2300      	movs	r3, #0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	371c      	adds	r7, #28
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr
	...

08006c10 <prepare_next_tx>:
 *      * Se n > 20, trunca para os 20 últimos bytes.
 *  - SEM resposta:
 *      * 22×0x00 + 20×SPI_FILL_BYTE (poll).
 */
static void prepare_next_tx(void)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b08e      	sub	sp, #56	@ 0x38
 8006c14:	af00      	add	r7, sp, #0
    uint8_t tmp[APP_SPI_DMA_BUF_LEN];
    int n = 0;
 8006c16:	2300      	movs	r3, #0
 8006c18:	637b      	str	r3, [r7, #52]	@ 0x34

    if (!g_resp_fifo) {
 8006c1a:	4b21      	ldr	r3, [pc, #132]	@ (8006ca0 <prepare_next_tx+0x90>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d106      	bne.n	8006c30 <prepare_next_tx+0x20>
        /* Sem fila -> 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006c22:	4820      	ldr	r0, [pc, #128]	@ (8006ca4 <prepare_next_tx+0x94>)
 8006c24:	f7ff ff82 	bl	8006b2c <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8006c28:	4b1f      	ldr	r3, [pc, #124]	@ (8006ca8 <prepare_next_tx+0x98>)
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	701a      	strb	r2, [r3, #0]
 8006c2e:	e034      	b.n	8006c9a <prepare_next_tx+0x8a>
        return;
    }

    n = resp_fifo_pop(g_resp_fifo, tmp, (int)APP_SPI_DMA_BUF_LEN);
 8006c30:	4b1b      	ldr	r3, [pc, #108]	@ (8006ca0 <prepare_next_tx+0x90>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	1d39      	adds	r1, r7, #4
 8006c36:	222a      	movs	r2, #42	@ 0x2a
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f7fa fe69 	bl	8001910 <resp_fifo_pop>
 8006c3e:	6378      	str	r0, [r7, #52]	@ 0x34
    if (n > 0) {
 8006c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	dd23      	ble.n	8006c8e <prepare_next_tx+0x7e>
        /* Zera TODO o frame para evitar A5 antes do payload */
        memset(g_spi_tx_dma_buf, 0x00, APP_SPI_DMA_BUF_LEN);
 8006c46:	222a      	movs	r2, #42	@ 0x2a
 8006c48:	2100      	movs	r1, #0
 8006c4a:	4816      	ldr	r0, [pc, #88]	@ (8006ca4 <prepare_next_tx+0x94>)
 8006c4c:	f00a f9b2 	bl	8010fb4 <memset>

        /* Copia o payload alinhado à direita (trunca se necessário) */
        uint16_t to_copy = (uint16_t)((n > (int)RESP_RIGHT_LEN) ? RESP_RIGHT_LEN : n);
 8006c50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c52:	2b14      	cmp	r3, #20
 8006c54:	dc02      	bgt.n	8006c5c <prepare_next_tx+0x4c>
 8006c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	e000      	b.n	8006c5e <prepare_next_tx+0x4e>
 8006c5c:	2314      	movs	r3, #20
 8006c5e:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t dst_off = (uint16_t)(APP_SPI_DMA_BUF_LEN - to_copy); /* 42 - to_copy */
 8006c60:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006c62:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 8006c66:	863b      	strh	r3, [r7, #48]	@ 0x30
        uint16_t src_off = (uint16_t)(n - to_copy);                   /* últimos 'to_copy' bytes */
 8006c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c6a:	b29a      	uxth	r2, r3
 8006c6c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006c6e:	1ad3      	subs	r3, r2, r3
 8006c70:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(&g_spi_tx_dma_buf[dst_off], &tmp[src_off], to_copy);
 8006c72:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006c74:	4a0b      	ldr	r2, [pc, #44]	@ (8006ca4 <prepare_next_tx+0x94>)
 8006c76:	1898      	adds	r0, r3, r2
 8006c78:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006c7a:	1d3a      	adds	r2, r7, #4
 8006c7c:	4413      	add	r3, r2
 8006c7e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8006c80:	4619      	mov	r1, r3
 8006c82:	f00a fa22 	bl	80110ca <memcpy>
        g_state = APP_SPI_PENDING;
 8006c86:	4b08      	ldr	r3, [pc, #32]	@ (8006ca8 <prepare_next_tx+0x98>)
 8006c88:	2202      	movs	r2, #2
 8006c8a:	701a      	strb	r2, [r3, #0]
 8006c8c:	e005      	b.n	8006c9a <prepare_next_tx+0x8a>
    } else {
        /* Sem resposta -> mantém contrato visual: 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006c8e:	4805      	ldr	r0, [pc, #20]	@ (8006ca4 <prepare_next_tx+0x94>)
 8006c90:	f7ff ff4c 	bl	8006b2c <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8006c94:	4b04      	ldr	r3, [pc, #16]	@ (8006ca8 <prepare_next_tx+0x98>)
 8006c96:	2200      	movs	r2, #0
 8006c98:	701a      	strb	r2, [r3, #0]
    }
}
 8006c9a:	3738      	adds	r7, #56	@ 0x38
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}
 8006ca0:	20004b48 	.word	0x20004b48
 8006ca4:	20004b78 	.word	0x20004b78
 8006ca8:	20004ba4 	.word	0x20004ba4

08006cac <restart_spi_dma>:
/**
 * @brief Reinicia uma transação SPI por DMA (não bloqueante).
 * Seta g_state=BUSY em caso de sucesso; seta g_spi_error_flag em erro.
 */
static void restart_spi_dma(void)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	af00      	add	r7, sp, #0
    /* Somente reinicia quando a periferia está realmente pronta. Evita falso erro
       quando se utiliza DMA em modo NORMAL e o HAL ainda está finalizando a rodada. */
    if (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 8006cb0:	480c      	ldr	r0, [pc, #48]	@ (8006ce4 <restart_spi_dma+0x38>)
 8006cb2:	f005 fbc3 	bl	800c43c <HAL_SPI_GetState>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d110      	bne.n	8006cde <restart_spi_dma+0x32>
        return;
    }

    if (HAL_SPI_TransmitReceive_DMA(&hspi2,
 8006cbc:	232a      	movs	r3, #42	@ 0x2a
 8006cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8006ce8 <restart_spi_dma+0x3c>)
 8006cc0:	490a      	ldr	r1, [pc, #40]	@ (8006cec <restart_spi_dma+0x40>)
 8006cc2:	4808      	ldr	r0, [pc, #32]	@ (8006ce4 <restart_spi_dma+0x38>)
 8006cc4:	f005 f8f8 	bl	800beb8 <HAL_SPI_TransmitReceive_DMA>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d003      	beq.n	8006cd6 <restart_spi_dma+0x2a>
            g_spi_tx_dma_buf, g_spi_rx_dma_buf,
            (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_error_flag = 1u;
 8006cce:	4b08      	ldr	r3, [pc, #32]	@ (8006cf0 <restart_spi_dma+0x44>)
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	701a      	strb	r2, [r3, #0]
        return;
 8006cd4:	e004      	b.n	8006ce0 <restart_spi_dma+0x34>
    }

    g_state = APP_SPI_BUSY;
 8006cd6:	4b07      	ldr	r3, [pc, #28]	@ (8006cf4 <restart_spi_dma+0x48>)
 8006cd8:	2201      	movs	r2, #1
 8006cda:	701a      	strb	r2, [r3, #0]
 8006cdc:	e000      	b.n	8006ce0 <restart_spi_dma+0x34>
        return;
 8006cde:	bf00      	nop
}
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	20004be8 	.word	0x20004be8
 8006ce8:	20004b4c 	.word	0x20004b4c
 8006cec:	20004b78 	.word	0x20004b78
 8006cf0:	20004ba3 	.word	0x20004ba3
 8006cf4:	20004ba4 	.word	0x20004ba4

08006cf8 <app_init>:
/**
 * @brief Inicializa roteador, fila de respostas e a primeira rodada DMA.
 * Preenche o primeiro TX como 22×0x00 + 20×filler.
 */
void app_init(void)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	af00      	add	r7, sp, #0
    /* Registra serviços no router (o projeto deve prover os handlers) */
    memset(&g_handlers, 0, sizeof g_handlers);
 8006cfc:	2234      	movs	r2, #52	@ 0x34
 8006cfe:	2100      	movs	r1, #0
 8006d00:	4813      	ldr	r0, [pc, #76]	@ (8006d50 <app_init+0x58>)
 8006d02:	f00a f957 	bl	8010fb4 <memset>
    services_register_handlers(&g_handlers);
 8006d06:	4812      	ldr	r0, [pc, #72]	@ (8006d50 <app_init+0x58>)
 8006d08:	f7ff fec0 	bl	8006a8c <services_register_handlers>

    /* Inicializa serviços (ordem: log/diag, safety, periféricos simples, motion) */
#if LOG_ENABLE
    log_service_init();
 8006d0c:	f7fb fce0 	bl	80026d0 <log_service_init>
#endif
    safety_service_init();
 8006d10:	f7ff fdb8 	bl	8006884 <safety_service_init>
    led_service_init();
 8006d14:	f7fb fb28 	bl	8002368 <led_service_init>
    home_service_init();
 8006d18:	f7fb f836 	bl	8001d88 <home_service_init>
    probe_service_init();
 8006d1c:	f7ff fd6a 	bl	80067f4 <probe_service_init>
    motion_service_init();
 8006d20:	f7fd fc44 	bl	80045ac <motion_service_init>

    g_resp_fifo = resp_fifo_create();
 8006d24:	f7fa fd97 	bl	8001856 <resp_fifo_create>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8006d54 <app_init+0x5c>)
 8006d2c:	6013      	str	r3, [r2, #0]
    router_init(&g_router, g_resp_fifo, &g_handlers);
 8006d2e:	4b09      	ldr	r3, [pc, #36]	@ (8006d54 <app_init+0x5c>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a07      	ldr	r2, [pc, #28]	@ (8006d50 <app_init+0x58>)
 8006d34:	4619      	mov	r1, r3
 8006d36:	4808      	ldr	r0, [pc, #32]	@ (8006d58 <app_init+0x60>)
 8006d38:	f7fa fe30 	bl	800199c <router_init>

    /* Primeiro frame: 22×0x00 + 20×filler (evita A5 no início quando não há resposta) */
    tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006d3c:	4807      	ldr	r0, [pc, #28]	@ (8006d5c <app_init+0x64>)
 8006d3e:	f7ff fef5 	bl	8006b2c <tx_fill_left_zero_right_filler>

    restart_spi_dma();
 8006d42:	f7ff ffb3 	bl	8006cac <restart_spi_dma>
    g_state = APP_SPI_READY;
 8006d46:	4b06      	ldr	r3, [pc, #24]	@ (8006d60 <app_init+0x68>)
 8006d48:	2200      	movs	r2, #0
 8006d4a:	701a      	strb	r2, [r3, #0]
}
 8006d4c:	bf00      	nop
 8006d4e:	bd80      	pop	{r7, pc}
 8006d50:	20004b14 	.word	0x20004b14
 8006d54:	20004b48 	.word	0x20004b48
 8006d58:	20004acc 	.word	0x20004acc
 8006d5c:	20004b78 	.word	0x20004b78
 8006d60:	20004ba4 	.word	0x20004ba4

08006d64 <app_poll>:
/**
 * @brief Loop de serviço: processa RX (quando há rodada concluída),
 *        prepara o próximo TX e rearma o DMA.
 */
void app_poll(void)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b082      	sub	sp, #8
 8006d68:	af00      	add	r7, sp, #0
    /* Só processa quando um round DMA foi concluído pelo HAL */
    if (!g_spi_round_done) return;
 8006d6a:	4b19      	ldr	r3, [pc, #100]	@ (8006dd0 <app_poll+0x6c>)
 8006d6c:	781b      	ldrb	r3, [r3, #0]
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d028      	beq.n	8006dc6 <app_poll+0x62>
    g_spi_round_done = 0u;
 8006d74:	4b16      	ldr	r3, [pc, #88]	@ (8006dd0 <app_poll+0x6c>)
 8006d76:	2200      	movs	r2, #0
 8006d78:	701a      	strb	r2, [r3, #0]

    /* 1) Interpretar o RX atual */
    if (is_fill42(g_spi_rx_dma_buf, SPI_POLL_BYTE)) {
 8006d7a:	213c      	movs	r1, #60	@ 0x3c
 8006d7c:	4815      	ldr	r0, [pc, #84]	@ (8006dd4 <app_poll+0x70>)
 8006d7e:	f7ff fee9 	bl	8006b54 <is_fill42>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d119      	bne.n	8006dbc <app_poll+0x58>
        /* 42×0x3C => cliente apenas leu respostas; não alimenta router */
    } else {
        /* Tenta extrair [REQ_HEADER ... REQ_TAIL] e empurra para o router */
        uint16_t off = 0, len = 0;
 8006d88:	2300      	movs	r3, #0
 8006d8a:	80fb      	strh	r3, [r7, #6]
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	80bb      	strh	r3, [r7, #4]
        if (find_frame(g_spi_rx_dma_buf, &off, &len)) {
 8006d90:	1d3a      	adds	r2, r7, #4
 8006d92:	1dbb      	adds	r3, r7, #6
 8006d94:	4619      	mov	r1, r3
 8006d96:	480f      	ldr	r0, [pc, #60]	@ (8006dd4 <app_poll+0x70>)
 8006d98:	f7ff fefb 	bl	8006b92 <find_frame>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d009      	beq.n	8006db6 <app_poll+0x52>
            router_feed_bytes(&g_router, &g_spi_rx_dma_buf[off], len);
 8006da2:	88fb      	ldrh	r3, [r7, #6]
 8006da4:	461a      	mov	r2, r3
 8006da6:	4b0b      	ldr	r3, [pc, #44]	@ (8006dd4 <app_poll+0x70>)
 8006da8:	4413      	add	r3, r2
 8006daa:	88ba      	ldrh	r2, [r7, #4]
 8006dac:	4619      	mov	r1, r3
 8006dae:	480a      	ldr	r0, [pc, #40]	@ (8006dd8 <app_poll+0x74>)
 8006db0:	f7fa ffc2 	bl	8001d38 <router_feed_bytes>
 8006db4:	e002      	b.n	8006dbc <app_poll+0x58>
        } else {
            /* Quadro inválido/parcial ou outro padrão -> marca erro leve */
            g_spi_error_flag = 1u;
 8006db6:	4b09      	ldr	r3, [pc, #36]	@ (8006ddc <app_poll+0x78>)
 8006db8:	2201      	movs	r2, #1
 8006dba:	701a      	strb	r2, [r3, #0]
        }
    }

    /* 2) Preparar TX (resposta à direita ou 22×0x00 + 20×filler) */
    prepare_next_tx();
 8006dbc:	f7ff ff28 	bl	8006c10 <prepare_next_tx>

    /* 3) Reiniciar DMA para o próximo round */
    restart_spi_dma();
 8006dc0:	f7ff ff74 	bl	8006cac <restart_spi_dma>
 8006dc4:	e000      	b.n	8006dc8 <app_poll+0x64>
    if (!g_spi_round_done) return;
 8006dc6:	bf00      	nop
}
 8006dc8:	3708      	adds	r7, #8
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	bf00      	nop
 8006dd0:	20004ba2 	.word	0x20004ba2
 8006dd4:	20004b4c 	.word	0x20004b4c
 8006dd8:	20004acc 	.word	0x20004acc
 8006ddc:	20004ba3 	.word	0x20004ba3

08006de0 <app_spi_isr_txrx_done>:
/**
 * @brief Callback para “transfer complete” do SPI+DMA.
 * Apenas sinaliza o loop principal (app_poll) via g_spi_round_done.
 */
void app_spi_isr_txrx_done(SPI_HandleTypeDef *hspi)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
    if (!hspi) return;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d008      	beq.n	8006e00 <app_spi_isr_txrx_done+0x20>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a07      	ldr	r2, [pc, #28]	@ (8006e10 <app_spi_isr_txrx_done+0x30>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d105      	bne.n	8006e04 <app_spi_isr_txrx_done+0x24>
    g_spi_round_done = 1u;
 8006df8:	4b06      	ldr	r3, [pc, #24]	@ (8006e14 <app_spi_isr_txrx_done+0x34>)
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	701a      	strb	r2, [r3, #0]
 8006dfe:	e002      	b.n	8006e06 <app_spi_isr_txrx_done+0x26>
    if (!hspi) return;
 8006e00:	bf00      	nop
 8006e02:	e000      	b.n	8006e06 <app_spi_isr_txrx_done+0x26>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006e04:	bf00      	nop
}
 8006e06:	370c      	adds	r7, #12
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr
 8006e10:	40003800 	.word	0x40003800
 8006e14:	20004ba2 	.word	0x20004ba2

08006e18 <app_resp_push>:
 * @param frame Buffer com a resposta (número de bytes = len).
 * @param len   Tamanho da resposta (até 20 bytes). >20 retorna erro.
 * @return 0 em sucesso; PROTO_ERR_ARG ou PROTO_ERR_RANGE em erro.
 */
int app_resp_push(const uint8_t *frame, uint32_t len)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b082      	sub	sp, #8
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0u) {
 8006e22:	4b0f      	ldr	r3, [pc, #60]	@ (8006e60 <app_resp_push+0x48>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d005      	beq.n	8006e36 <app_resp_push+0x1e>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d002      	beq.n	8006e36 <app_resp_push+0x1e>
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d102      	bne.n	8006e3c <app_resp_push+0x24>
        return PROTO_ERR_ARG;
 8006e36:	f04f 33ff 	mov.w	r3, #4294967295
 8006e3a:	e00d      	b.n	8006e58 <app_resp_push+0x40>
    }
    if (len > RESP_RIGHT_LEN) {
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	2b14      	cmp	r3, #20
 8006e40:	d902      	bls.n	8006e48 <app_resp_push+0x30>
        return PROTO_ERR_RANGE; /* impede >20 bytes */
 8006e42:	f06f 0303 	mvn.w	r3, #3
 8006e46:	e007      	b.n	8006e58 <app_resp_push+0x40>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 8006e48:	4b05      	ldr	r3, [pc, #20]	@ (8006e60 <app_resp_push+0x48>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	683a      	ldr	r2, [r7, #0]
 8006e4e:	6879      	ldr	r1, [r7, #4]
 8006e50:	4618      	mov	r0, r3
 8006e52:	f7fa fd09 	bl	8001868 <resp_fifo_push>
 8006e56:	4603      	mov	r3, r0
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3708      	adds	r7, #8
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	20004b48 	.word	0x20004b48

08006e64 <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b08e      	sub	sp, #56	@ 0x38
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 8006e6c:	f107 0314 	add.w	r3, r7, #20
 8006e70:	2224      	movs	r2, #36	@ 0x24
 8006e72:	2100      	movs	r1, #0
 8006e74:	4618      	mov	r0, r3
 8006e76:	f00a f89d 	bl	8010fb4 <memset>
    TIM_MasterConfigTypeDef master = {0};
 8006e7a:	f107 0308 	add.w	r3, r7, #8
 8006e7e:	2200      	movs	r2, #0
 8006e80:	601a      	str	r2, [r3, #0]
 8006e82:	605a      	str	r2, [r3, #4]
 8006e84:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 8006e86:	2303      	movs	r3, #3
 8006e88:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 8006e92:	2300      	movs	r3, #0
 8006e94:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 8006e96:	2300      	movs	r3, #0
 8006e98:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 8006eaa:	f107 0314 	add.w	r3, r7, #20
 8006eae:	4619      	mov	r1, r3
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f006 fbb1 	bl	800d618 <HAL_TIM_Encoder_Init>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d001      	beq.n	8006ec0 <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 8006ebc:	f000 fb84 	bl	80075c8 <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 8006ec8:	f107 0308 	add.w	r3, r7, #8
 8006ecc:	4619      	mov	r1, r3
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f008 fa86 	bl	800f3e0 <HAL_TIMEx_MasterConfigSynchronization>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d001      	beq.n	8006ede <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 8006eda:	f000 fb75 	bl	80075c8 <Error_Handler>
    }
}
 8006ede:	bf00      	nop
 8006ee0:	3738      	adds	r7, #56	@ 0x38
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 8006ee6:	b580      	push	{r7, lr}
 8006ee8:	b08a      	sub	sp, #40	@ 0x28
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	60f8      	str	r0, [r7, #12]
 8006eee:	60b9      	str	r1, [r7, #8]
 8006ef0:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 8006ef2:	f107 0314 	add.w	r3, r7, #20
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	601a      	str	r2, [r3, #0]
 8006efa:	605a      	str	r2, [r3, #4]
 8006efc:	609a      	str	r2, [r3, #8]
 8006efe:	60da      	str	r2, [r3, #12]
 8006f00:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 8006f06:	2301      	movs	r3, #1
 8006f08:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 8006f12:	f107 0314 	add.w	r3, r7, #20
 8006f16:	4619      	mov	r1, r3
 8006f18:	68f8      	ldr	r0, [r7, #12]
 8006f1a:	f001 fe29 	bl	8008b70 <HAL_GPIO_Init>
}
 8006f1e:	bf00      	nop
 8006f20:	3728      	adds	r7, #40	@ 0x28
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}
	...

08006f28 <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b086      	sub	sp, #24
 8006f2c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 8006f2e:	1d3b      	adds	r3, r7, #4
 8006f30:	2200      	movs	r2, #0
 8006f32:	601a      	str	r2, [r3, #0]
 8006f34:	605a      	str	r2, [r3, #4]
 8006f36:	609a      	str	r2, [r3, #8]
 8006f38:	60da      	str	r2, [r3, #12]
 8006f3a:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 8006f3c:	2203      	movs	r2, #3
 8006f3e:	2113      	movs	r1, #19
 8006f40:	4825      	ldr	r0, [pc, #148]	@ (8006fd8 <board_config_apply_motion_gpio+0xb0>)
 8006f42:	f7ff ffd0 	bl	8006ee6 <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8006f46:	2203      	movs	r2, #3
 8006f48:	2104      	movs	r1, #4
 8006f4a:	4823      	ldr	r0, [pc, #140]	@ (8006fd8 <board_config_apply_motion_gpio+0xb0>)
 8006f4c:	f7ff ffcb 	bl	8006ee6 <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8006f50:	2203      	movs	r2, #3
 8006f52:	210c      	movs	r1, #12
 8006f54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006f58:	f7ff ffc5 	bl	8006ee6 <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	2130      	movs	r1, #48	@ 0x30
 8006f60:	481e      	ldr	r0, [pc, #120]	@ (8006fdc <board_config_apply_motion_gpio+0xb4>)
 8006f62:	f7ff ffc0 	bl	8006ee6 <configure_output>
    configure_output(GPIOD, GPIO_PIN_14, GPIO_SPEED_FREQ_LOW);
 8006f66:	2200      	movs	r2, #0
 8006f68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006f6c:	481c      	ldr	r0, [pc, #112]	@ (8006fe0 <board_config_apply_motion_gpio+0xb8>)
 8006f6e:	f7ff ffba 	bl	8006ee6 <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8006f72:	2200      	movs	r2, #0
 8006f74:	2117      	movs	r1, #23
 8006f76:	4818      	ldr	r0, [pc, #96]	@ (8006fd8 <board_config_apply_motion_gpio+0xb0>)
 8006f78:	f002 f8a6 	bl	80090c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	210c      	movs	r1, #12
 8006f80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006f84:	f002 f8a0 	bl	80090c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);     /* EN_X desabilitado (alto) */
 8006f88:	2201      	movs	r2, #1
 8006f8a:	2110      	movs	r1, #16
 8006f8c:	4813      	ldr	r0, [pc, #76]	@ (8006fdc <board_config_apply_motion_gpio+0xb4>)
 8006f8e:	f002 f89b 	bl	80090c8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);   /* EN_Y habilitado (baixo) */
 8006f92:	2200      	movs	r2, #0
 8006f94:	2120      	movs	r1, #32
 8006f96:	4811      	ldr	r0, [pc, #68]	@ (8006fdc <board_config_apply_motion_gpio+0xb4>)
 8006f98:	f002 f896 	bl	80090c8 <HAL_GPIO_WritePin>
    // EN_Z (PD14) ativo em nível baixo por solicitação: inicia habilitado
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006fa2:	480f      	ldr	r0, [pc, #60]	@ (8006fe0 <board_config_apply_motion_gpio+0xb8>)
 8006fa4:	f002 f890 	bl	80090c8 <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006fa8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8006fac:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	60fb      	str	r3, [r7, #12]
     */
#if 0
    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;  /* PC0/PC1/PC2 como EXTI */
    HAL_GPIO_Init(GPIOC, &init);
#else
    init.Pin = GPIO_PIN_1;                             /* Somente PC1 como EXTI */
 8006fb2:	2302      	movs	r3, #2
 8006fb4:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8006fb6:	1d3b      	adds	r3, r7, #4
 8006fb8:	4619      	mov	r1, r3
 8006fba:	4808      	ldr	r0, [pc, #32]	@ (8006fdc <board_config_apply_motion_gpio+0xb4>)
 8006fbc:	f001 fdd8 	bl	8008b70 <HAL_GPIO_Init>
#endif

    init.Pin = GPIO_PIN_13;                            /* EXTI do PC13 permanece */
 8006fc0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006fc4:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8006fc6:	1d3b      	adds	r3, r7, #4
 8006fc8:	4619      	mov	r1, r3
 8006fca:	4804      	ldr	r0, [pc, #16]	@ (8006fdc <board_config_apply_motion_gpio+0xb4>)
 8006fcc:	f001 fdd0 	bl	8008b70 <HAL_GPIO_Init>
}
 8006fd0:	bf00      	nop
 8006fd2:	3718      	adds	r7, #24
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}
 8006fd8:	48000400 	.word	0x48000400
 8006fdc:	48000800 	.word	0x48000800
 8006fe0:	48000c00 	.word	0x48000c00

08006fe4 <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim3);
 8006fe8:	4803      	ldr	r0, [pc, #12]	@ (8006ff8 <board_config_force_encoder_quadrature+0x14>)
 8006fea:	f7ff ff3b 	bl	8006e64 <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 8006fee:	4803      	ldr	r0, [pc, #12]	@ (8006ffc <board_config_force_encoder_quadrature+0x18>)
 8006ff0:	f7ff ff38 	bl	8006e64 <configure_encoder_timer>
}
 8006ff4:	bf00      	nop
 8006ff6:	bd80      	pop	{r7, pc}
 8006ff8:	20004ce0 	.word	0x20004ce0
 8006ffc:	20004d2c 	.word	0x20004d2c

08007000 <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8007004:	2200      	movs	r2, #0
 8007006:	2100      	movs	r1, #0
 8007008:	2006      	movs	r0, #6
 800700a:	f001 fa1b 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800700e:	2006      	movs	r0, #6
 8007010:	f001 fa44 	bl	800849c <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8007014:	2200      	movs	r2, #0
 8007016:	2100      	movs	r1, #0
 8007018:	2007      	movs	r0, #7
 800701a:	f001 fa13 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800701e:	2007      	movs	r0, #7
 8007020:	f001 fa3c 	bl	800849c <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8007024:	2200      	movs	r2, #0
 8007026:	2100      	movs	r1, #0
 8007028:	2008      	movs	r0, #8
 800702a:	f001 fa0b 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800702e:	2008      	movs	r0, #8
 8007030:	f001 fa34 	bl	800849c <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8007034:	2200      	movs	r2, #0
 8007036:	2100      	movs	r1, #0
 8007038:	2028      	movs	r0, #40	@ 0x28
 800703a:	f001 fa03 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800703e:	2028      	movs	r0, #40	@ 0x28
 8007040:	f001 fa2c 	bl	800849c <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8007044:	2200      	movs	r2, #0
 8007046:	2101      	movs	r1, #1
 8007048:	2036      	movs	r0, #54	@ 0x36
 800704a:	f001 f9fb 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800704e:	2036      	movs	r0, #54	@ 0x36
 8007050:	f001 fa24 	bl	800849c <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 0);
 8007054:	2200      	movs	r2, #0
 8007056:	2102      	movs	r1, #2
 8007058:	200e      	movs	r0, #14
 800705a:	f001 f9f3 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800705e:	200e      	movs	r0, #14
 8007060:	f001 fa1c 	bl	800849c <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8007064:	2200      	movs	r2, #0
 8007066:	2102      	movs	r1, #2
 8007068:	200f      	movs	r0, #15
 800706a:	f001 f9eb 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800706e:	200f      	movs	r0, #15
 8007070:	f001 fa14 	bl	800849c <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 8007074:	2200      	movs	r2, #0
 8007076:	2103      	movs	r1, #3
 8007078:	2037      	movs	r0, #55	@ 0x37
 800707a:	f001 f9e3 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800707e:	2037      	movs	r0, #55	@ 0x37
 8007080:	f001 fa0c 	bl	800849c <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 8007084:	2200      	movs	r2, #0
 8007086:	2104      	movs	r1, #4
 8007088:	2025      	movs	r0, #37	@ 0x25
 800708a:	f001 f9db 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800708e:	2025      	movs	r0, #37	@ 0x25
 8007090:	f001 fa04 	bl	800849c <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8007094:	2200      	movs	r2, #0
 8007096:	2105      	movs	r1, #5
 8007098:	2024      	movs	r0, #36	@ 0x24
 800709a:	f001 f9d3 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800709e:	2024      	movs	r0, #36	@ 0x24
 80070a0:	f001 f9fc 	bl	800849c <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 80070a4:	2200      	movs	r2, #0
 80070a6:	2106      	movs	r1, #6
 80070a8:	2018      	movs	r0, #24
 80070aa:	f001 f9cb 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80070ae:	2018      	movs	r0, #24
 80070b0:	f001 f9f4 	bl	800849c <HAL_NVIC_EnableIRQ>
}
 80070b4:	bf00      	nop
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80070be:	4b10      	ldr	r3, [pc, #64]	@ (8007100 <MX_DMA_Init+0x48>)
 80070c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070c2:	4a0f      	ldr	r2, [pc, #60]	@ (8007100 <MX_DMA_Init+0x48>)
 80070c4:	f043 0301 	orr.w	r3, r3, #1
 80070c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80070ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007100 <MX_DMA_Init+0x48>)
 80070cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070ce:	f003 0301 	and.w	r3, r3, #1
 80070d2:	607b      	str	r3, [r7, #4]
 80070d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80070d6:	2200      	movs	r2, #0
 80070d8:	2100      	movs	r1, #0
 80070da:	200e      	movs	r0, #14
 80070dc:	f001 f9b2 	bl	8008444 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80070e0:	200e      	movs	r0, #14
 80070e2:	f001 f9db 	bl	800849c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80070e6:	2200      	movs	r2, #0
 80070e8:	2100      	movs	r1, #0
 80070ea:	200f      	movs	r0, #15
 80070ec:	f001 f9aa 	bl	8008444 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80070f0:	200f      	movs	r0, #15
 80070f2:	f001 f9d3 	bl	800849c <HAL_NVIC_EnableIRQ>

}
 80070f6:	bf00      	nop
 80070f8:	3708      	adds	r7, #8
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	40021000 	.word	0x40021000

08007104 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b08c      	sub	sp, #48	@ 0x30
 8007108:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800710a:	f107 031c 	add.w	r3, r7, #28
 800710e:	2200      	movs	r2, #0
 8007110:	601a      	str	r2, [r3, #0]
 8007112:	605a      	str	r2, [r3, #4]
 8007114:	609a      	str	r2, [r3, #8]
 8007116:	60da      	str	r2, [r3, #12]
 8007118:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800711a:	4b4d      	ldr	r3, [pc, #308]	@ (8007250 <MX_GPIO_Init+0x14c>)
 800711c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800711e:	4a4c      	ldr	r2, [pc, #304]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007120:	f043 0310 	orr.w	r3, r3, #16
 8007124:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007126:	4b4a      	ldr	r3, [pc, #296]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800712a:	f003 0310 	and.w	r3, r3, #16
 800712e:	61bb      	str	r3, [r7, #24]
 8007130:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007132:	4b47      	ldr	r3, [pc, #284]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007136:	4a46      	ldr	r2, [pc, #280]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007138:	f043 0304 	orr.w	r3, r3, #4
 800713c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800713e:	4b44      	ldr	r3, [pc, #272]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007142:	f003 0304 	and.w	r3, r3, #4
 8007146:	617b      	str	r3, [r7, #20]
 8007148:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800714a:	4b41      	ldr	r3, [pc, #260]	@ (8007250 <MX_GPIO_Init+0x14c>)
 800714c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800714e:	4a40      	ldr	r2, [pc, #256]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007150:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007154:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007156:	4b3e      	ldr	r3, [pc, #248]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800715a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800715e:	613b      	str	r3, [r7, #16]
 8007160:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007162:	4b3b      	ldr	r3, [pc, #236]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007166:	4a3a      	ldr	r2, [pc, #232]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007168:	f043 0301 	orr.w	r3, r3, #1
 800716c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800716e:	4b38      	ldr	r3, [pc, #224]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007172:	f003 0301 	and.w	r3, r3, #1
 8007176:	60fb      	str	r3, [r7, #12]
 8007178:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800717a:	4b35      	ldr	r3, [pc, #212]	@ (8007250 <MX_GPIO_Init+0x14c>)
 800717c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800717e:	4a34      	ldr	r2, [pc, #208]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007180:	f043 0302 	orr.w	r3, r3, #2
 8007184:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007186:	4b32      	ldr	r3, [pc, #200]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800718a:	f003 0302 	and.w	r3, r3, #2
 800718e:	60bb      	str	r3, [r7, #8]
 8007190:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007192:	4b2f      	ldr	r3, [pc, #188]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007196:	4a2e      	ldr	r2, [pc, #184]	@ (8007250 <MX_GPIO_Init+0x14c>)
 8007198:	f043 0308 	orr.w	r3, r3, #8
 800719c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800719e:	4b2c      	ldr	r3, [pc, #176]	@ (8007250 <MX_GPIO_Init+0x14c>)
 80071a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071a2:	f003 0308 	and.w	r3, r3, #8
 80071a6:	607b      	str	r3, [r7, #4]
 80071a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80071aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80071ae:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80071b0:	2303      	movs	r3, #3
 80071b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071b4:	2300      	movs	r3, #0
 80071b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80071b8:	f107 031c 	add.w	r3, r7, #28
 80071bc:	4619      	mov	r1, r3
 80071be:	4825      	ldr	r0, [pc, #148]	@ (8007254 <MX_GPIO_Init+0x150>)
 80071c0:	f001 fcd6 	bl	8008b70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 80071c4:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 80071c8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80071ca:	2303      	movs	r3, #3
 80071cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071ce:	2300      	movs	r3, #0
 80071d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80071d2:	f107 031c 	add.w	r3, r7, #28
 80071d6:	4619      	mov	r1, r3
 80071d8:	481f      	ldr	r0, [pc, #124]	@ (8007258 <MX_GPIO_Init+0x154>)
 80071da:	f001 fcc9 	bl	8008b70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80071de:	2303      	movs	r3, #3
 80071e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80071e2:	2303      	movs	r3, #3
 80071e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071e6:	2300      	movs	r3, #0
 80071e8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80071ea:	f107 031c 	add.w	r3, r7, #28
 80071ee:	4619      	mov	r1, r3
 80071f0:	481a      	ldr	r0, [pc, #104]	@ (800725c <MX_GPIO_Init+0x158>)
 80071f2:	f001 fcbd 	bl	8008b70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 80071f6:	f649 7338 	movw	r3, #40760	@ 0x9f38
 80071fa:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80071fc:	2303      	movs	r3, #3
 80071fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007200:	2300      	movs	r3, #0
 8007202:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007204:	f107 031c 	add.w	r3, r7, #28
 8007208:	4619      	mov	r1, r3
 800720a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800720e:	f001 fcaf 	bl	8008b70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8007212:	f64d 7337 	movw	r3, #57143	@ 0xdf37
 8007216:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007218:	2303      	movs	r3, #3
 800721a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800721c:	2300      	movs	r3, #0
 800721e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007220:	f107 031c 	add.w	r3, r7, #28
 8007224:	4619      	mov	r1, r3
 8007226:	480e      	ldr	r0, [pc, #56]	@ (8007260 <MX_GPIO_Init+0x15c>)
 8007228:	f001 fca2 	bl	8008b70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800722c:	f64f 73e4 	movw	r3, #65508	@ 0xffe4
 8007230:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007232:	2303      	movs	r3, #3
 8007234:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007236:	2300      	movs	r3, #0
 8007238:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800723a:	f107 031c 	add.w	r3, r7, #28
 800723e:	4619      	mov	r1, r3
 8007240:	4808      	ldr	r0, [pc, #32]	@ (8007264 <MX_GPIO_Init+0x160>)
 8007242:	f001 fc95 	bl	8008b70 <HAL_GPIO_Init>

}
 8007246:	bf00      	nop
 8007248:	3730      	adds	r7, #48	@ 0x30
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
 800724e:	bf00      	nop
 8007250:	40021000 	.word	0x40021000
 8007254:	48001000 	.word	0x48001000
 8007258:	48000800 	.word	0x48000800
 800725c:	48001c00 	.word	0x48001c00
 8007260:	48000400 	.word	0x48000400
 8007264:	48000c00 	.word	0x48000c00

08007268 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 800726c:	4b16      	ldr	r3, [pc, #88]	@ (80072c8 <MX_LPTIM1_Init+0x60>)
 800726e:	4a17      	ldr	r2, [pc, #92]	@ (80072cc <MX_LPTIM1_Init+0x64>)
 8007270:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8007272:	4b15      	ldr	r3, [pc, #84]	@ (80072c8 <MX_LPTIM1_Init+0x60>)
 8007274:	2200      	movs	r2, #0
 8007276:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8007278:	4b13      	ldr	r3, [pc, #76]	@ (80072c8 <MX_LPTIM1_Init+0x60>)
 800727a:	2200      	movs	r2, #0
 800727c:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 800727e:	4b12      	ldr	r3, [pc, #72]	@ (80072c8 <MX_LPTIM1_Init+0x60>)
 8007280:	2200      	movs	r2, #0
 8007282:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8007284:	4b10      	ldr	r3, [pc, #64]	@ (80072c8 <MX_LPTIM1_Init+0x60>)
 8007286:	2200      	movs	r2, #0
 8007288:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800728a:	4b0f      	ldr	r3, [pc, #60]	@ (80072c8 <MX_LPTIM1_Init+0x60>)
 800728c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007290:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8007292:	4b0d      	ldr	r3, [pc, #52]	@ (80072c8 <MX_LPTIM1_Init+0x60>)
 8007294:	2200      	movs	r2, #0
 8007296:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8007298:	4b0b      	ldr	r3, [pc, #44]	@ (80072c8 <MX_LPTIM1_Init+0x60>)
 800729a:	2200      	movs	r2, #0
 800729c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800729e:	4b0a      	ldr	r3, [pc, #40]	@ (80072c8 <MX_LPTIM1_Init+0x60>)
 80072a0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80072a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80072a6:	4b08      	ldr	r3, [pc, #32]	@ (80072c8 <MX_LPTIM1_Init+0x60>)
 80072a8:	2200      	movs	r2, #0
 80072aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80072ac:	4b06      	ldr	r3, [pc, #24]	@ (80072c8 <MX_LPTIM1_Init+0x60>)
 80072ae:	2200      	movs	r2, #0
 80072b0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80072b2:	4805      	ldr	r0, [pc, #20]	@ (80072c8 <MX_LPTIM1_Init+0x60>)
 80072b4:	f001 ff6e 	bl	8009194 <HAL_LPTIM_Init>
 80072b8:	4603      	mov	r3, r0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d001      	beq.n	80072c2 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 80072be:	f000 f983 	bl	80075c8 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80072c2:	bf00      	nop
 80072c4:	bd80      	pop	{r7, pc}
 80072c6:	bf00      	nop
 80072c8:	20004ba8 	.word	0x20004ba8
 80072cc:	40007c00 	.word	0x40007c00

080072d0 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b0ac      	sub	sp, #176	@ 0xb0
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072d8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80072dc:	2200      	movs	r2, #0
 80072de:	601a      	str	r2, [r3, #0]
 80072e0:	605a      	str	r2, [r3, #4]
 80072e2:	609a      	str	r2, [r3, #8]
 80072e4:	60da      	str	r2, [r3, #12]
 80072e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80072e8:	f107 0314 	add.w	r3, r7, #20
 80072ec:	2288      	movs	r2, #136	@ 0x88
 80072ee:	2100      	movs	r1, #0
 80072f0:	4618      	mov	r0, r3
 80072f2:	f009 fe5f 	bl	8010fb4 <memset>
  if(lptimHandle->Instance==LPTIM1)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a25      	ldr	r2, [pc, #148]	@ (8007390 <HAL_LPTIM_MspInit+0xc0>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d143      	bne.n	8007388 <HAL_LPTIM_MspInit+0xb8>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8007300:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007304:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 8007306:	2300      	movs	r3, #0
 8007308:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800730a:	f107 0314 	add.w	r3, r7, #20
 800730e:	4618      	mov	r0, r3
 8007310:	f003 fc5c 	bl	800abcc <HAL_RCCEx_PeriphCLKConfig>
 8007314:	4603      	mov	r3, r0
 8007316:	2b00      	cmp	r3, #0
 8007318:	d001      	beq.n	800731e <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 800731a:	f000 f955 	bl	80075c8 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800731e:	4b1d      	ldr	r3, [pc, #116]	@ (8007394 <HAL_LPTIM_MspInit+0xc4>)
 8007320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007322:	4a1c      	ldr	r2, [pc, #112]	@ (8007394 <HAL_LPTIM_MspInit+0xc4>)
 8007324:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007328:	6593      	str	r3, [r2, #88]	@ 0x58
 800732a:	4b1a      	ldr	r3, [pc, #104]	@ (8007394 <HAL_LPTIM_MspInit+0xc4>)
 800732c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800732e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007332:	613b      	str	r3, [r7, #16]
 8007334:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007336:	4b17      	ldr	r3, [pc, #92]	@ (8007394 <HAL_LPTIM_MspInit+0xc4>)
 8007338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800733a:	4a16      	ldr	r2, [pc, #88]	@ (8007394 <HAL_LPTIM_MspInit+0xc4>)
 800733c:	f043 0304 	orr.w	r3, r3, #4
 8007340:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007342:	4b14      	ldr	r3, [pc, #80]	@ (8007394 <HAL_LPTIM_MspInit+0xc4>)
 8007344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007346:	f003 0304 	and.w	r3, r3, #4
 800734a:	60fb      	str	r3, [r7, #12]
 800734c:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    PC2     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800734e:	2305      	movs	r3, #5
 8007350:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007354:	2302      	movs	r3, #2
 8007356:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800735a:	2300      	movs	r3, #0
 800735c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007360:	2300      	movs	r3, #0
 8007362:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8007366:	2301      	movs	r3, #1
 8007368:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800736c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007370:	4619      	mov	r1, r3
 8007372:	4809      	ldr	r0, [pc, #36]	@ (8007398 <HAL_LPTIM_MspInit+0xc8>)
 8007374:	f001 fbfc 	bl	8008b70 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8007378:	2200      	movs	r2, #0
 800737a:	2100      	movs	r1, #0
 800737c:	2041      	movs	r0, #65	@ 0x41
 800737e:	f001 f861 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8007382:	2041      	movs	r0, #65	@ 0x41
 8007384:	f001 f88a 	bl	800849c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8007388:	bf00      	nop
 800738a:	37b0      	adds	r7, #176	@ 0xb0
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}
 8007390:	40007c00 	.word	0x40007c00
 8007394:	40021000 	.word	0x40021000
 8007398:	48000800 	.word	0x48000800

0800739c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80073a0:	f000 feeb 	bl	800817a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80073a4:	f000 f82a 	bl	80073fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80073a8:	f7ff feac 	bl	8007104 <MX_GPIO_Init>
  MX_DMA_Init();
 80073ac:	f7ff fe84 	bl	80070b8 <MX_DMA_Init>
  MX_SPI2_Init();
 80073b0:	f000 f92e 	bl	8007610 <MX_SPI2_Init>
  MX_TIM6_Init();
 80073b4:	f000 fbfc 	bl	8007bb0 <MX_TIM6_Init>
  MX_TIM5_Init();
 80073b8:	f000 fba4 	bl	8007b04 <MX_TIM5_Init>
  MX_TIM7_Init();
 80073bc:	f000 fc2e 	bl	8007c1c <MX_TIM7_Init>
  MX_TIM3_Init();
 80073c0:	f000 fb4a 	bl	8007a58 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80073c4:	f000 fe22 	bl	800800c <MX_USART1_UART_Init>
  MX_TIM15_Init();
 80073c8:	f000 fc5e 	bl	8007c88 <MX_TIM15_Init>
  MX_LPTIM1_Init();
 80073cc:	f7ff ff4c 	bl	8007268 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 80073d0:	f7ff fdaa 	bl	8006f28 <board_config_apply_motion_gpio>
    board_config_force_encoder_quadrature();
 80073d4:	f7ff fe06 	bl	8006fe4 <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 80073d8:	f7ff fe12 	bl	8007000 <board_config_apply_interrupt_priorities>
    app_init();
 80073dc:	f7ff fc8c 	bl	8006cf8 <app_init>
    // Inicia timers do laço de passos (TIM6) e controle/status (TIM7)
    HAL_TIM_Base_Start_IT(&htim6);
 80073e0:	4804      	ldr	r0, [pc, #16]	@ (80073f4 <main+0x58>)
 80073e2:	f005 fbed 	bl	800cbc0 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 80073e6:	4804      	ldr	r0, [pc, #16]	@ (80073f8 <main+0x5c>)
 80073e8:	f005 fbea 	bl	800cbc0 <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 80073ec:	f7ff fcba 	bl	8006d64 <app_poll>
 80073f0:	e7fc      	b.n	80073ec <main+0x50>
 80073f2:	bf00      	nop
 80073f4:	20004d78 	.word	0x20004d78
 80073f8:	20004dc4 	.word	0x20004dc4

080073fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b096      	sub	sp, #88	@ 0x58
 8007400:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007402:	f107 0314 	add.w	r3, r7, #20
 8007406:	2244      	movs	r2, #68	@ 0x44
 8007408:	2100      	movs	r1, #0
 800740a:	4618      	mov	r0, r3
 800740c:	f009 fdd2 	bl	8010fb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007410:	463b      	mov	r3, r7
 8007412:	2200      	movs	r2, #0
 8007414:	601a      	str	r2, [r3, #0]
 8007416:	605a      	str	r2, [r3, #4]
 8007418:	609a      	str	r2, [r3, #8]
 800741a:	60da      	str	r2, [r3, #12]
 800741c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800741e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8007422:	f002 fbab 	bl	8009b7c <HAL_PWREx_ControlVoltageScaling>
 8007426:	4603      	mov	r3, r0
 8007428:	2b00      	cmp	r3, #0
 800742a:	d001      	beq.n	8007430 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800742c:	f000 f8cc 	bl	80075c8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8007430:	2310      	movs	r3, #16
 8007432:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8007434:	2301      	movs	r3, #1
 8007436:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8007438:	2300      	movs	r3, #0
 800743a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800743c:	2360      	movs	r3, #96	@ 0x60
 800743e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007440:	2302      	movs	r3, #2
 8007442:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8007444:	2301      	movs	r3, #1
 8007446:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8007448:	2301      	movs	r3, #1
 800744a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800744c:	2328      	movs	r3, #40	@ 0x28
 800744e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8007450:	2307      	movs	r3, #7
 8007452:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8007454:	2302      	movs	r3, #2
 8007456:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007458:	2302      	movs	r3, #2
 800745a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800745c:	f107 0314 	add.w	r3, r7, #20
 8007460:	4618      	mov	r0, r3
 8007462:	f002 fbed 	bl	8009c40 <HAL_RCC_OscConfig>
 8007466:	4603      	mov	r3, r0
 8007468:	2b00      	cmp	r3, #0
 800746a:	d001      	beq.n	8007470 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800746c:	f000 f8ac 	bl	80075c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007470:	230f      	movs	r3, #15
 8007472:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007474:	2303      	movs	r3, #3
 8007476:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007478:	2300      	movs	r3, #0
 800747a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800747c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007480:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007482:	2300      	movs	r3, #0
 8007484:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8007486:	463b      	mov	r3, r7
 8007488:	2104      	movs	r1, #4
 800748a:	4618      	mov	r0, r3
 800748c:	f003 f8da 	bl	800a644 <HAL_RCC_ClockConfig>
 8007490:	4603      	mov	r3, r0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d001      	beq.n	800749a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8007496:	f000 f897 	bl	80075c8 <Error_Handler>
  }
}
 800749a:	bf00      	nop
 800749c:	3758      	adds	r7, #88	@ 0x58
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}

080074a2 <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b082      	sub	sp, #8
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
    app_spi_isr_txrx_done(hspi);
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f7ff fc98 	bl	8006de0 <app_spi_isr_txrx_done>
}
 80074b0:	bf00      	nop
 80074b2:	3708      	adds	r7, #8
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b082      	sub	sp, #8
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
    if (hspi == NULL) return;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d013      	beq.n	80074ee <HAL_SPI_ErrorCallback+0x36>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a0c      	ldr	r2, [pc, #48]	@ (80074fc <HAL_SPI_ErrorCallback+0x44>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d110      	bne.n	80074f2 <HAL_SPI_ErrorCallback+0x3a>

    g_spi_last_error = hspi->ErrorCode;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074d4:	4a0a      	ldr	r2, [pc, #40]	@ (8007500 <HAL_SPI_ErrorCallback+0x48>)
 80074d6:	6013      	str	r3, [r2, #0]
    g_spi_error_count++;
 80074d8:	4b0a      	ldr	r3, [pc, #40]	@ (8007504 <HAL_SPI_ErrorCallback+0x4c>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	3301      	adds	r3, #1
 80074de:	4a09      	ldr	r2, [pc, #36]	@ (8007504 <HAL_SPI_ErrorCallback+0x4c>)
 80074e0:	6013      	str	r3, [r2, #0]

    /* Indicação visual simples para diagnóstico */
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80074e2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80074e6:	4808      	ldr	r0, [pc, #32]	@ (8007508 <HAL_SPI_ErrorCallback+0x50>)
 80074e8:	f001 fe1a 	bl	8009120 <HAL_GPIO_TogglePin>
 80074ec:	e002      	b.n	80074f4 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi == NULL) return;
 80074ee:	bf00      	nop
 80074f0:	e000      	b.n	80074f4 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 80074f2:	bf00      	nop
}
 80074f4:	3708      	adds	r7, #8
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	40003800 	.word	0x40003800
 8007500:	20004be4 	.word	0x20004be4
 8007504:	20004be0 	.word	0x20004be0
 8007508:	48000400 	.word	0x48000400

0800750c <HAL_GPIO_EXTI_Callback>:
 * - E-STOP (PC1): E-STOP imediato (pressionado = nível baixo)
 * - B2 (PC13): Toggle de escala de velocidade do eixo X (pressionado = baixo)
 * Observação: PC0 segue desabilitado como EXTI no board_config para não interferir no encoder Y.
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b082      	sub	sp, #8
 8007510:	af00      	add	r7, sp, #0
 8007512:	4603      	mov	r3, r0
 8007514:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 8007516:	88fb      	ldrh	r3, [r7, #6]
 8007518:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800751c:	d007      	beq.n	800752e <HAL_GPIO_EXTI_Callback+0x22>
 800751e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007522:	dc41      	bgt.n	80075a8 <HAL_GPIO_EXTI_Callback+0x9c>
 8007524:	2b01      	cmp	r3, #1
 8007526:	d016      	beq.n	8007556 <HAL_GPIO_EXTI_Callback+0x4a>
 8007528:	2b02      	cmp	r3, #2
 800752a:	d027      	beq.n	800757c <HAL_GPIO_EXTI_Callback+0x70>
        }
        break;
    case GPIO_PIN_2:
    default:
        /* Reservado para sensores PROX/limites; sem ação específica aqui */
        break;
 800752c:	e03c      	b.n	80075a8 <HAL_GPIO_EXTI_Callback+0x9c>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 800752e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007532:	4821      	ldr	r0, [pc, #132]	@ (80075b8 <HAL_GPIO_EXTI_Callback+0xac>)
 8007534:	f001 fda8 	bl	8009088 <HAL_GPIO_ReadPin>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d108      	bne.n	8007550 <HAL_GPIO_EXTI_Callback+0x44>
            motion_test_b2_on_press();
 800753e:	f7fb fb99 	bl	8002c74 <motion_test_b2_on_press>
            HAL_TIM_Base_Start_IT(&htim6);
 8007542:	481e      	ldr	r0, [pc, #120]	@ (80075bc <HAL_GPIO_EXTI_Callback+0xb0>)
 8007544:	f005 fb3c 	bl	800cbc0 <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 8007548:	481d      	ldr	r0, [pc, #116]	@ (80075c0 <HAL_GPIO_EXTI_Callback+0xb4>)
 800754a:	f005 fb39 	bl	800cbc0 <HAL_TIM_Base_Start_IT>
        break;
 800754e:	e02e      	b.n	80075ae <HAL_GPIO_EXTI_Callback+0xa2>
            motion_test_b2_on_release();
 8007550:	f7fb fba6 	bl	8002ca0 <motion_test_b2_on_release>
        break;
 8007554:	e02b      	b.n	80075ae <HAL_GPIO_EXTI_Callback+0xa2>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8007556:	2101      	movs	r1, #1
 8007558:	4817      	ldr	r0, [pc, #92]	@ (80075b8 <HAL_GPIO_EXTI_Callback+0xac>)
 800755a:	f001 fd95 	bl	8009088 <HAL_GPIO_ReadPin>
 800755e:	4603      	mov	r3, r0
 8007560:	2b00      	cmp	r3, #0
 8007562:	d108      	bne.n	8007576 <HAL_GPIO_EXTI_Callback+0x6a>
            motion_test_b2_on_press();
 8007564:	f7fb fb86 	bl	8002c74 <motion_test_b2_on_press>
            HAL_TIM_Base_Start_IT(&htim6);
 8007568:	4814      	ldr	r0, [pc, #80]	@ (80075bc <HAL_GPIO_EXTI_Callback+0xb0>)
 800756a:	f005 fb29 	bl	800cbc0 <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 800756e:	4814      	ldr	r0, [pc, #80]	@ (80075c0 <HAL_GPIO_EXTI_Callback+0xb4>)
 8007570:	f005 fb26 	bl	800cbc0 <HAL_TIM_Base_Start_IT>
        break;
 8007574:	e01b      	b.n	80075ae <HAL_GPIO_EXTI_Callback+0xa2>
            motion_test_b2_on_release();
 8007576:	f7fb fb93 	bl	8002ca0 <motion_test_b2_on_release>
        break;
 800757a:	e018      	b.n	80075ae <HAL_GPIO_EXTI_Callback+0xa2>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_RESET) {
 800757c:	2102      	movs	r1, #2
 800757e:	480e      	ldr	r0, [pc, #56]	@ (80075b8 <HAL_GPIO_EXTI_Callback+0xac>)
 8007580:	f001 fd82 	bl	8009088 <HAL_GPIO_ReadPin>
 8007584:	4603      	mov	r3, r0
 8007586:	2b00      	cmp	r3, #0
 8007588:	d110      	bne.n	80075ac <HAL_GPIO_EXTI_Callback+0xa0>
            safety_estop_assert();
 800758a:	f7ff f99b 	bl	80068c4 <safety_estop_assert>
            motion_emergency_stop();
 800758e:	f7ff f8f1 	bl	8006774 <motion_emergency_stop>
            HAL_TIM_Base_Stop_IT(&htim6);
 8007592:	480a      	ldr	r0, [pc, #40]	@ (80075bc <HAL_GPIO_EXTI_Callback+0xb0>)
 8007594:	f005 fbc8 	bl	800cd28 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_Base_Stop_IT(&htim7);
 8007598:	4809      	ldr	r0, [pc, #36]	@ (80075c0 <HAL_GPIO_EXTI_Callback+0xb4>)
 800759a:	f005 fbc5 	bl	800cd28 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 800759e:	2100      	movs	r1, #0
 80075a0:	4808      	ldr	r0, [pc, #32]	@ (80075c4 <HAL_GPIO_EXTI_Callback+0xb8>)
 80075a2:	f005 ff05 	bl	800d3b0 <HAL_TIM_PWM_Stop>
        break;
 80075a6:	e001      	b.n	80075ac <HAL_GPIO_EXTI_Callback+0xa0>
        break;
 80075a8:	bf00      	nop
 80075aa:	e000      	b.n	80075ae <HAL_GPIO_EXTI_Callback+0xa2>
        break;
 80075ac:	bf00      	nop
    }
}
 80075ae:	bf00      	nop
 80075b0:	3708      	adds	r7, #8
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
 80075b6:	bf00      	nop
 80075b8:	48000800 	.word	0x48000800
 80075bc:	20004d78 	.word	0x20004d78
 80075c0:	20004dc4 	.word	0x20004dc4
 80075c4:	20004e10 	.word	0x20004e10

080075c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 80075cc:	f04f 32ff 	mov.w	r2, #4294967295
 80075d0:	2164      	movs	r1, #100	@ 0x64
 80075d2:	2000      	movs	r0, #0
 80075d4:	f7fb f88a 	bl	80026ec <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 80075d8:	4a04      	ldr	r2, [pc, #16]	@ (80075ec <Error_Handler+0x24>)
 80075da:	4905      	ldr	r1, [pc, #20]	@ (80075f0 <Error_Handler+0x28>)
 80075dc:	4805      	ldr	r0, [pc, #20]	@ (80075f4 <Error_Handler+0x2c>)
 80075de:	f7fb f899 	bl	8002714 <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 80075e2:	b672      	cpsid	i
}
 80075e4:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 80075e6:	bf00      	nop
 80075e8:	e7fd      	b.n	80075e6 <Error_Handler+0x1e>
 80075ea:	bf00      	nop
 80075ec:	08012254 	.word	0x08012254
 80075f0:	08012264 	.word	0x08012264
 80075f4:	0801226c 	.word	0x0801226c

080075f8 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b083      	sub	sp, #12
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
 8007600:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8007602:	bf00      	nop
 8007604:	370c      	adds	r7, #12
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr
	...

08007610 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8007614:	4b18      	ldr	r3, [pc, #96]	@ (8007678 <MX_SPI2_Init+0x68>)
 8007616:	4a19      	ldr	r2, [pc, #100]	@ (800767c <MX_SPI2_Init+0x6c>)
 8007618:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800761a:	4b17      	ldr	r3, [pc, #92]	@ (8007678 <MX_SPI2_Init+0x68>)
 800761c:	2200      	movs	r2, #0
 800761e:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8007620:	4b15      	ldr	r3, [pc, #84]	@ (8007678 <MX_SPI2_Init+0x68>)
 8007622:	2200      	movs	r2, #0
 8007624:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8007626:	4b14      	ldr	r3, [pc, #80]	@ (8007678 <MX_SPI2_Init+0x68>)
 8007628:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800762c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800762e:	4b12      	ldr	r3, [pc, #72]	@ (8007678 <MX_SPI2_Init+0x68>)
 8007630:	2202      	movs	r2, #2
 8007632:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007634:	4b10      	ldr	r3, [pc, #64]	@ (8007678 <MX_SPI2_Init+0x68>)
 8007636:	2201      	movs	r2, #1
 8007638:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800763a:	4b0f      	ldr	r3, [pc, #60]	@ (8007678 <MX_SPI2_Init+0x68>)
 800763c:	2200      	movs	r2, #0
 800763e:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007640:	4b0d      	ldr	r3, [pc, #52]	@ (8007678 <MX_SPI2_Init+0x68>)
 8007642:	2200      	movs	r2, #0
 8007644:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8007646:	4b0c      	ldr	r3, [pc, #48]	@ (8007678 <MX_SPI2_Init+0x68>)
 8007648:	2200      	movs	r2, #0
 800764a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800764c:	4b0a      	ldr	r3, [pc, #40]	@ (8007678 <MX_SPI2_Init+0x68>)
 800764e:	2200      	movs	r2, #0
 8007650:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8007652:	4b09      	ldr	r3, [pc, #36]	@ (8007678 <MX_SPI2_Init+0x68>)
 8007654:	2207      	movs	r2, #7
 8007656:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007658:	4b07      	ldr	r3, [pc, #28]	@ (8007678 <MX_SPI2_Init+0x68>)
 800765a:	2200      	movs	r2, #0
 800765c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800765e:	4b06      	ldr	r3, [pc, #24]	@ (8007678 <MX_SPI2_Init+0x68>)
 8007660:	2200      	movs	r2, #0
 8007662:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007664:	4804      	ldr	r0, [pc, #16]	@ (8007678 <MX_SPI2_Init+0x68>)
 8007666:	f004 fa39 	bl	800badc <HAL_SPI_Init>
 800766a:	4603      	mov	r3, r0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d001      	beq.n	8007674 <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 8007670:	f7ff ffaa 	bl	80075c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8007674:	bf00      	nop
 8007676:	bd80      	pop	{r7, pc}
 8007678:	20004be8 	.word	0x20004be8
 800767c:	40003800 	.word	0x40003800

08007680 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b08a      	sub	sp, #40	@ 0x28
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007688:	f107 0314 	add.w	r3, r7, #20
 800768c:	2200      	movs	r2, #0
 800768e:	601a      	str	r2, [r3, #0]
 8007690:	605a      	str	r2, [r3, #4]
 8007692:	609a      	str	r2, [r3, #8]
 8007694:	60da      	str	r2, [r3, #12]
 8007696:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a44      	ldr	r2, [pc, #272]	@ (80077b0 <HAL_SPI_MspInit+0x130>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	f040 8082 	bne.w	80077a8 <HAL_SPI_MspInit+0x128>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80076a4:	4b43      	ldr	r3, [pc, #268]	@ (80077b4 <HAL_SPI_MspInit+0x134>)
 80076a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076a8:	4a42      	ldr	r2, [pc, #264]	@ (80077b4 <HAL_SPI_MspInit+0x134>)
 80076aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80076ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80076b0:	4b40      	ldr	r3, [pc, #256]	@ (80077b4 <HAL_SPI_MspInit+0x134>)
 80076b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80076b8:	613b      	str	r3, [r7, #16]
 80076ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80076bc:	4b3d      	ldr	r3, [pc, #244]	@ (80077b4 <HAL_SPI_MspInit+0x134>)
 80076be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076c0:	4a3c      	ldr	r2, [pc, #240]	@ (80077b4 <HAL_SPI_MspInit+0x134>)
 80076c2:	f043 0308 	orr.w	r3, r3, #8
 80076c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80076c8:	4b3a      	ldr	r3, [pc, #232]	@ (80077b4 <HAL_SPI_MspInit+0x134>)
 80076ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076cc:	f003 0308 	and.w	r3, r3, #8
 80076d0:	60fb      	str	r3, [r7, #12]
 80076d2:	68fb      	ldr	r3, [r7, #12]
    PD0     ------> SPI2_NSS
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 80076d4:	231b      	movs	r3, #27
 80076d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076d8:	2302      	movs	r3, #2
 80076da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076dc:	2300      	movs	r3, #0
 80076de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80076e0:	2303      	movs	r3, #3
 80076e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80076e4:	2305      	movs	r3, #5
 80076e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80076e8:	f107 0314 	add.w	r3, r7, #20
 80076ec:	4619      	mov	r1, r3
 80076ee:	4832      	ldr	r0, [pc, #200]	@ (80077b8 <HAL_SPI_MspInit+0x138>)
 80076f0:	f001 fa3e 	bl	8008b70 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 80076f4:	4b31      	ldr	r3, [pc, #196]	@ (80077bc <HAL_SPI_MspInit+0x13c>)
 80076f6:	4a32      	ldr	r2, [pc, #200]	@ (80077c0 <HAL_SPI_MspInit+0x140>)
 80076f8:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 80076fa:	4b30      	ldr	r3, [pc, #192]	@ (80077bc <HAL_SPI_MspInit+0x13c>)
 80076fc:	2201      	movs	r2, #1
 80076fe:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007700:	4b2e      	ldr	r3, [pc, #184]	@ (80077bc <HAL_SPI_MspInit+0x13c>)
 8007702:	2200      	movs	r2, #0
 8007704:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007706:	4b2d      	ldr	r3, [pc, #180]	@ (80077bc <HAL_SPI_MspInit+0x13c>)
 8007708:	2200      	movs	r2, #0
 800770a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800770c:	4b2b      	ldr	r3, [pc, #172]	@ (80077bc <HAL_SPI_MspInit+0x13c>)
 800770e:	2280      	movs	r2, #128	@ 0x80
 8007710:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007712:	4b2a      	ldr	r3, [pc, #168]	@ (80077bc <HAL_SPI_MspInit+0x13c>)
 8007714:	2200      	movs	r2, #0
 8007716:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007718:	4b28      	ldr	r3, [pc, #160]	@ (80077bc <HAL_SPI_MspInit+0x13c>)
 800771a:	2200      	movs	r2, #0
 800771c:	619a      	str	r2, [r3, #24]
    /* Ajuste: usar modo NORMAL para permitir reinício explícito por rodada */
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800771e:	4b27      	ldr	r3, [pc, #156]	@ (80077bc <HAL_SPI_MspInit+0x13c>)
 8007720:	2200      	movs	r2, #0
 8007722:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007724:	4b25      	ldr	r3, [pc, #148]	@ (80077bc <HAL_SPI_MspInit+0x13c>)
 8007726:	2200      	movs	r2, #0
 8007728:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800772a:	4824      	ldr	r0, [pc, #144]	@ (80077bc <HAL_SPI_MspInit+0x13c>)
 800772c:	f000 feda 	bl	80084e4 <HAL_DMA_Init>
 8007730:	4603      	mov	r3, r0
 8007732:	2b00      	cmp	r3, #0
 8007734:	d001      	beq.n	800773a <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8007736:	f7ff ff47 	bl	80075c8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a1f      	ldr	r2, [pc, #124]	@ (80077bc <HAL_SPI_MspInit+0x13c>)
 800773e:	659a      	str	r2, [r3, #88]	@ 0x58
 8007740:	4a1e      	ldr	r2, [pc, #120]	@ (80077bc <HAL_SPI_MspInit+0x13c>)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8007746:	4b1f      	ldr	r3, [pc, #124]	@ (80077c4 <HAL_SPI_MspInit+0x144>)
 8007748:	4a1f      	ldr	r2, [pc, #124]	@ (80077c8 <HAL_SPI_MspInit+0x148>)
 800774a:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 800774c:	4b1d      	ldr	r3, [pc, #116]	@ (80077c4 <HAL_SPI_MspInit+0x144>)
 800774e:	2201      	movs	r2, #1
 8007750:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007752:	4b1c      	ldr	r3, [pc, #112]	@ (80077c4 <HAL_SPI_MspInit+0x144>)
 8007754:	2210      	movs	r2, #16
 8007756:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007758:	4b1a      	ldr	r3, [pc, #104]	@ (80077c4 <HAL_SPI_MspInit+0x144>)
 800775a:	2200      	movs	r2, #0
 800775c:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800775e:	4b19      	ldr	r3, [pc, #100]	@ (80077c4 <HAL_SPI_MspInit+0x144>)
 8007760:	2280      	movs	r2, #128	@ 0x80
 8007762:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007764:	4b17      	ldr	r3, [pc, #92]	@ (80077c4 <HAL_SPI_MspInit+0x144>)
 8007766:	2200      	movs	r2, #0
 8007768:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800776a:	4b16      	ldr	r3, [pc, #88]	@ (80077c4 <HAL_SPI_MspInit+0x144>)
 800776c:	2200      	movs	r2, #0
 800776e:	619a      	str	r2, [r3, #24]
    /* Ajuste: usar modo NORMAL no TX para cargas de tamanho variável */
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8007770:	4b14      	ldr	r3, [pc, #80]	@ (80077c4 <HAL_SPI_MspInit+0x144>)
 8007772:	2200      	movs	r2, #0
 8007774:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007776:	4b13      	ldr	r3, [pc, #76]	@ (80077c4 <HAL_SPI_MspInit+0x144>)
 8007778:	2200      	movs	r2, #0
 800777a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800777c:	4811      	ldr	r0, [pc, #68]	@ (80077c4 <HAL_SPI_MspInit+0x144>)
 800777e:	f000 feb1 	bl	80084e4 <HAL_DMA_Init>
 8007782:	4603      	mov	r3, r0
 8007784:	2b00      	cmp	r3, #0
 8007786:	d001      	beq.n	800778c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8007788:	f7ff ff1e 	bl	80075c8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	4a0d      	ldr	r2, [pc, #52]	@ (80077c4 <HAL_SPI_MspInit+0x144>)
 8007790:	655a      	str	r2, [r3, #84]	@ 0x54
 8007792:	4a0c      	ldr	r2, [pc, #48]	@ (80077c4 <HAL_SPI_MspInit+0x144>)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8007798:	2200      	movs	r2, #0
 800779a:	2100      	movs	r1, #0
 800779c:	2024      	movs	r0, #36	@ 0x24
 800779e:	f000 fe51 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80077a2:	2024      	movs	r0, #36	@ 0x24
 80077a4:	f000 fe7a 	bl	800849c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80077a8:	bf00      	nop
 80077aa:	3728      	adds	r7, #40	@ 0x28
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}
 80077b0:	40003800 	.word	0x40003800
 80077b4:	40021000 	.word	0x40021000
 80077b8:	48000c00 	.word	0x48000c00
 80077bc:	20004c4c 	.word	0x20004c4c
 80077c0:	40020044 	.word	0x40020044
 80077c4:	20004c94 	.word	0x20004c94
 80077c8:	40020058 	.word	0x40020058

080077cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80077d2:	4b0f      	ldr	r3, [pc, #60]	@ (8007810 <HAL_MspInit+0x44>)
 80077d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077d6:	4a0e      	ldr	r2, [pc, #56]	@ (8007810 <HAL_MspInit+0x44>)
 80077d8:	f043 0301 	orr.w	r3, r3, #1
 80077dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80077de:	4b0c      	ldr	r3, [pc, #48]	@ (8007810 <HAL_MspInit+0x44>)
 80077e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077e2:	f003 0301 	and.w	r3, r3, #1
 80077e6:	607b      	str	r3, [r7, #4]
 80077e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80077ea:	4b09      	ldr	r3, [pc, #36]	@ (8007810 <HAL_MspInit+0x44>)
 80077ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077ee:	4a08      	ldr	r2, [pc, #32]	@ (8007810 <HAL_MspInit+0x44>)
 80077f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80077f6:	4b06      	ldr	r3, [pc, #24]	@ (8007810 <HAL_MspInit+0x44>)
 80077f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077fe:	603b      	str	r3, [r7, #0]
 8007800:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007802:	bf00      	nop
 8007804:	370c      	adds	r7, #12
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	40021000 	.word	0x40021000

08007814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007814:	b480      	push	{r7}
 8007816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8007818:	bf00      	nop
 800781a:	e7fd      	b.n	8007818 <NMI_Handler+0x4>

0800781c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800781c:	b480      	push	{r7}
 800781e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007820:	bf00      	nop
 8007822:	e7fd      	b.n	8007820 <HardFault_Handler+0x4>

08007824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007824:	b480      	push	{r7}
 8007826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007828:	bf00      	nop
 800782a:	e7fd      	b.n	8007828 <MemManage_Handler+0x4>

0800782c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800782c:	b480      	push	{r7}
 800782e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007830:	bf00      	nop
 8007832:	e7fd      	b.n	8007830 <BusFault_Handler+0x4>

08007834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007834:	b480      	push	{r7}
 8007836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007838:	bf00      	nop
 800783a:	e7fd      	b.n	8007838 <UsageFault_Handler+0x4>

0800783c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800783c:	b480      	push	{r7}
 800783e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007840:	bf00      	nop
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr

0800784a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800784a:	b480      	push	{r7}
 800784c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800784e:	bf00      	nop
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007858:	b480      	push	{r7}
 800785a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800785c:	bf00      	nop
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr

08007866 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007866:	b580      	push	{r7, lr}
 8007868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800786a:	f000 fcdb 	bl	8008224 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800786e:	bf00      	nop
 8007870:	bd80      	pop	{r7, pc}
	...

08007874 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8007878:	4802      	ldr	r0, [pc, #8]	@ (8007884 <DMA1_Channel4_IRQHandler+0x10>)
 800787a:	f001 f89a 	bl	80089b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800787e:	bf00      	nop
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	20004c4c 	.word	0x20004c4c

08007888 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800788c:	4802      	ldr	r0, [pc, #8]	@ (8007898 <DMA1_Channel5_IRQHandler+0x10>)
 800788e:	f001 f890 	bl	80089b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8007892:	bf00      	nop
 8007894:	bd80      	pop	{r7, pc}
 8007896:	bf00      	nop
 8007898:	20004c94 	.word	0x20004c94

0800789c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80078a0:	4802      	ldr	r0, [pc, #8]	@ (80078ac <SPI2_IRQHandler+0x10>)
 80078a2:	f004 fcad 	bl	800c200 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80078a6:	bf00      	nop
 80078a8:	bd80      	pop	{r7, pc}
 80078aa:	bf00      	nop
 80078ac:	20004be8 	.word	0x20004be8

080078b0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80078b4:	4802      	ldr	r0, [pc, #8]	@ (80078c0 <TIM6_DAC_IRQHandler+0x10>)
 80078b6:	f006 f92f 	bl	800db18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80078ba:	bf00      	nop
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	20004d78 	.word	0x20004d78

080078c4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80078c8:	4802      	ldr	r0, [pc, #8]	@ (80078d4 <TIM7_IRQHandler+0x10>)
 80078ca:	f006 f925 	bl	800db18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80078ce:	bf00      	nop
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	20004dc4 	.word	0x20004dc4

080078d8 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 80078dc:	4802      	ldr	r0, [pc, #8]	@ (80078e8 <LPTIM1_IRQHandler+0x10>)
 80078de:	f001 ff1f 	bl	8009720 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 80078e2:	bf00      	nop
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	bf00      	nop
 80078e8:	20004ba8 	.word	0x20004ba8

080078ec <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80078f0:	2001      	movs	r0, #1
 80078f2:	f001 fc37 	bl	8009164 <HAL_GPIO_EXTI_IRQHandler>
}
 80078f6:	bf00      	nop
 80078f8:	bd80      	pop	{r7, pc}

080078fa <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80078fa:	b580      	push	{r7, lr}
 80078fc:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80078fe:	2002      	movs	r0, #2
 8007900:	f001 fc30 	bl	8009164 <HAL_GPIO_EXTI_IRQHandler>
}
 8007904:	bf00      	nop
 8007906:	bd80      	pop	{r7, pc}

08007908 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800790c:	2004      	movs	r0, #4
 800790e:	f001 fc29 	bl	8009164 <HAL_GPIO_EXTI_IRQHandler>
}
 8007912:	bf00      	nop
 8007914:	bd80      	pop	{r7, pc}

08007916 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8007916:	b580      	push	{r7, lr}
 8007918:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800791a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800791e:	f001 fc21 	bl	8009164 <HAL_GPIO_EXTI_IRQHandler>
}
 8007922:	bf00      	nop
 8007924:	bd80      	pop	{r7, pc}

08007926 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8007926:	b580      	push	{r7, lr}
 8007928:	b086      	sub	sp, #24
 800792a:	af00      	add	r7, sp, #0
 800792c:	60f8      	str	r0, [r7, #12]
 800792e:	60b9      	str	r1, [r7, #8]
 8007930:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8007932:	2300      	movs	r3, #0
 8007934:	617b      	str	r3, [r7, #20]
 8007936:	e00a      	b.n	800794e <_read+0x28>
		*ptr++ = __io_getchar();
 8007938:	f3af 8000 	nop.w
 800793c:	4601      	mov	r1, r0
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	1c5a      	adds	r2, r3, #1
 8007942:	60ba      	str	r2, [r7, #8]
 8007944:	b2ca      	uxtb	r2, r1
 8007946:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	3301      	adds	r3, #1
 800794c:	617b      	str	r3, [r7, #20]
 800794e:	697a      	ldr	r2, [r7, #20]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	429a      	cmp	r2, r3
 8007954:	dbf0      	blt.n	8007938 <_read+0x12>
	}

	return len;
 8007956:	687b      	ldr	r3, [r7, #4]
}
 8007958:	4618      	mov	r0, r3
 800795a:	3718      	adds	r7, #24
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}

08007960 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 8007960:	b480      	push	{r7}
 8007962:	b083      	sub	sp, #12
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8007968:	f04f 33ff 	mov.w	r3, #4294967295
}
 800796c:	4618      	mov	r0, r3
 800796e:	370c      	adds	r7, #12
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr

08007978 <_fstat>:

int _fstat(int file, struct stat *st) {
 8007978:	b480      	push	{r7}
 800797a:	b083      	sub	sp, #12
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007988:	605a      	str	r2, [r3, #4]
	return 0;
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	370c      	adds	r7, #12
 8007990:	46bd      	mov	sp, r7
 8007992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007996:	4770      	bx	lr

08007998 <_isatty>:

int _isatty(int file) {
 8007998:	b480      	push	{r7}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 80079a0:	2301      	movs	r3, #1
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	370c      	adds	r7, #12
 80079a6:	46bd      	mov	sp, r7
 80079a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ac:	4770      	bx	lr

080079ae <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80079ae:	b480      	push	{r7}
 80079b0:	b085      	sub	sp, #20
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	60f8      	str	r0, [r7, #12]
 80079b6:	60b9      	str	r1, [r7, #8]
 80079b8:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80079ba:	2300      	movs	r3, #0
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3714      	adds	r7, #20
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b086      	sub	sp, #24
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80079d0:	4a14      	ldr	r2, [pc, #80]	@ (8007a24 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80079d2:	4b15      	ldr	r3, [pc, #84]	@ (8007a28 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80079d4:	1ad3      	subs	r3, r2, r3
 80079d6:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80079dc:	4b13      	ldr	r3, [pc, #76]	@ (8007a2c <_sbrk+0x64>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d102      	bne.n	80079ea <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 80079e4:	4b11      	ldr	r3, [pc, #68]	@ (8007a2c <_sbrk+0x64>)
 80079e6:	4a12      	ldr	r2, [pc, #72]	@ (8007a30 <_sbrk+0x68>)
 80079e8:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80079ea:	4b10      	ldr	r3, [pc, #64]	@ (8007a2c <_sbrk+0x64>)
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4413      	add	r3, r2
 80079f2:	693a      	ldr	r2, [r7, #16]
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d207      	bcs.n	8007a08 <_sbrk+0x40>
		errno = ENOMEM;
 80079f8:	f009 fb3a 	bl	8011070 <__errno>
 80079fc:	4603      	mov	r3, r0
 80079fe:	220c      	movs	r2, #12
 8007a00:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8007a02:	f04f 33ff 	mov.w	r3, #4294967295
 8007a06:	e009      	b.n	8007a1c <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8007a08:	4b08      	ldr	r3, [pc, #32]	@ (8007a2c <_sbrk+0x64>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8007a0e:	4b07      	ldr	r3, [pc, #28]	@ (8007a2c <_sbrk+0x64>)
 8007a10:	681a      	ldr	r2, [r3, #0]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4413      	add	r3, r2
 8007a16:	4a05      	ldr	r2, [pc, #20]	@ (8007a2c <_sbrk+0x64>)
 8007a18:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3718      	adds	r7, #24
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}
 8007a24:	20018000 	.word	0x20018000
 8007a28:	00000400 	.word	0x00000400
 8007a2c:	20004cdc 	.word	0x20004cdc
 8007a30:	20005038 	.word	0x20005038

08007a34 <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 8007a34:	b480      	push	{r7}
 8007a36:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8007a38:	4b06      	ldr	r3, [pc, #24]	@ (8007a54 <SystemInit+0x20>)
 8007a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a3e:	4a05      	ldr	r2, [pc, #20]	@ (8007a54 <SystemInit+0x20>)
 8007a40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007a44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8007a48:	bf00      	nop
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	e000ed00 	.word	0xe000ed00

08007a58 <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b08c      	sub	sp, #48	@ 0x30
 8007a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007a5e:	f107 030c 	add.w	r3, r7, #12
 8007a62:	2224      	movs	r2, #36	@ 0x24
 8007a64:	2100      	movs	r1, #0
 8007a66:	4618      	mov	r0, r3
 8007a68:	f009 faa4 	bl	8010fb4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007a6c:	463b      	mov	r3, r7
 8007a6e:	2200      	movs	r2, #0
 8007a70:	601a      	str	r2, [r3, #0]
 8007a72:	605a      	str	r2, [r3, #4]
 8007a74:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007a76:	4b21      	ldr	r3, [pc, #132]	@ (8007afc <MX_TIM3_Init+0xa4>)
 8007a78:	4a21      	ldr	r2, [pc, #132]	@ (8007b00 <MX_TIM3_Init+0xa8>)
 8007a7a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8007afc <MX_TIM3_Init+0xa4>)
 8007a7e:	2200      	movs	r2, #0
 8007a80:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007a82:	4b1e      	ldr	r3, [pc, #120]	@ (8007afc <MX_TIM3_Init+0xa4>)
 8007a84:	2200      	movs	r2, #0
 8007a86:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8007a88:	4b1c      	ldr	r3, [pc, #112]	@ (8007afc <MX_TIM3_Init+0xa4>)
 8007a8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007a8e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007a90:	4b1a      	ldr	r3, [pc, #104]	@ (8007afc <MX_TIM3_Init+0xa4>)
 8007a92:	2200      	movs	r2, #0
 8007a94:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007a96:	4b19      	ldr	r3, [pc, #100]	@ (8007afc <MX_TIM3_Init+0xa4>)
 8007a98:	2200      	movs	r2, #0
 8007a9a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007aac:	2300      	movs	r3, #0
 8007aae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007abc:	2300      	movs	r3, #0
 8007abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8007ac0:	f107 030c 	add.w	r3, r7, #12
 8007ac4:	4619      	mov	r1, r3
 8007ac6:	480d      	ldr	r0, [pc, #52]	@ (8007afc <MX_TIM3_Init+0xa4>)
 8007ac8:	f005 fda6 	bl	800d618 <HAL_TIM_Encoder_Init>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d001      	beq.n	8007ad6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8007ad2:	f7ff fd79 	bl	80075c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007ada:	2300      	movs	r3, #0
 8007adc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007ade:	463b      	mov	r3, r7
 8007ae0:	4619      	mov	r1, r3
 8007ae2:	4806      	ldr	r0, [pc, #24]	@ (8007afc <MX_TIM3_Init+0xa4>)
 8007ae4:	f007 fc7c 	bl	800f3e0 <HAL_TIMEx_MasterConfigSynchronization>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d001      	beq.n	8007af2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8007aee:	f7ff fd6b 	bl	80075c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8007af2:	bf00      	nop
 8007af4:	3730      	adds	r7, #48	@ 0x30
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}
 8007afa:	bf00      	nop
 8007afc:	20004ce0 	.word	0x20004ce0
 8007b00:	40000400 	.word	0x40000400

08007b04 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b08c      	sub	sp, #48	@ 0x30
 8007b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007b0a:	f107 030c 	add.w	r3, r7, #12
 8007b0e:	2224      	movs	r2, #36	@ 0x24
 8007b10:	2100      	movs	r1, #0
 8007b12:	4618      	mov	r0, r3
 8007b14:	f009 fa4e 	bl	8010fb4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007b18:	463b      	mov	r3, r7
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	601a      	str	r2, [r3, #0]
 8007b1e:	605a      	str	r2, [r3, #4]
 8007b20:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8007b22:	4b21      	ldr	r3, [pc, #132]	@ (8007ba8 <MX_TIM5_Init+0xa4>)
 8007b24:	4a21      	ldr	r2, [pc, #132]	@ (8007bac <MX_TIM5_Init+0xa8>)
 8007b26:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8007b28:	4b1f      	ldr	r3, [pc, #124]	@ (8007ba8 <MX_TIM5_Init+0xa4>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8007ba8 <MX_TIM5_Init+0xa4>)
 8007b30:	2200      	movs	r2, #0
 8007b32:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8007b34:	4b1c      	ldr	r3, [pc, #112]	@ (8007ba8 <MX_TIM5_Init+0xa4>)
 8007b36:	f04f 32ff 	mov.w	r2, #4294967295
 8007b3a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ba8 <MX_TIM5_Init+0xa4>)
 8007b3e:	2200      	movs	r2, #0
 8007b40:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007b42:	4b19      	ldr	r3, [pc, #100]	@ (8007ba8 <MX_TIM5_Init+0xa4>)
 8007b44:	2200      	movs	r2, #0
 8007b46:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007b50:	2301      	movs	r3, #1
 8007b52:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007b54:	2300      	movs	r3, #0
 8007b56:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007b60:	2301      	movs	r3, #1
 8007b62:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007b64:	2300      	movs	r3, #0
 8007b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8007b6c:	f107 030c 	add.w	r3, r7, #12
 8007b70:	4619      	mov	r1, r3
 8007b72:	480d      	ldr	r0, [pc, #52]	@ (8007ba8 <MX_TIM5_Init+0xa4>)
 8007b74:	f005 fd50 	bl	800d618 <HAL_TIM_Encoder_Init>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d001      	beq.n	8007b82 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8007b7e:	f7ff fd23 	bl	80075c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b82:	2300      	movs	r3, #0
 8007b84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b86:	2300      	movs	r3, #0
 8007b88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007b8a:	463b      	mov	r3, r7
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	4806      	ldr	r0, [pc, #24]	@ (8007ba8 <MX_TIM5_Init+0xa4>)
 8007b90:	f007 fc26 	bl	800f3e0 <HAL_TIMEx_MasterConfigSynchronization>
 8007b94:	4603      	mov	r3, r0
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d001      	beq.n	8007b9e <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8007b9a:	f7ff fd15 	bl	80075c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8007b9e:	bf00      	nop
 8007ba0:	3730      	adds	r7, #48	@ 0x30
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}
 8007ba6:	bf00      	nop
 8007ba8:	20004d2c 	.word	0x20004d2c
 8007bac:	40000c00 	.word	0x40000c00

08007bb0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007bb6:	1d3b      	adds	r3, r7, #4
 8007bb8:	2200      	movs	r2, #0
 8007bba:	601a      	str	r2, [r3, #0]
 8007bbc:	605a      	str	r2, [r3, #4]
 8007bbe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8007bc0:	4b14      	ldr	r3, [pc, #80]	@ (8007c14 <MX_TIM6_Init+0x64>)
 8007bc2:	4a15      	ldr	r2, [pc, #84]	@ (8007c18 <MX_TIM6_Init+0x68>)
 8007bc4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 8007bc6:	4b13      	ldr	r3, [pc, #76]	@ (8007c14 <MX_TIM6_Init+0x64>)
 8007bc8:	224f      	movs	r2, #79	@ 0x4f
 8007bca:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007bcc:	4b11      	ldr	r3, [pc, #68]	@ (8007c14 <MX_TIM6_Init+0x64>)
 8007bce:	2200      	movs	r2, #0
 8007bd0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 8007bd2:	4b10      	ldr	r3, [pc, #64]	@ (8007c14 <MX_TIM6_Init+0x64>)
 8007bd4:	2213      	movs	r2, #19
 8007bd6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8007c14 <MX_TIM6_Init+0x64>)
 8007bda:	2280      	movs	r2, #128	@ 0x80
 8007bdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8007bde:	480d      	ldr	r0, [pc, #52]	@ (8007c14 <MX_TIM6_Init+0x64>)
 8007be0:	f004 fee4 	bl	800c9ac <HAL_TIM_Base_Init>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d001      	beq.n	8007bee <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8007bea:	f7ff fced 	bl	80075c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007bee:	2320      	movs	r3, #32
 8007bf0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8007bf6:	1d3b      	adds	r3, r7, #4
 8007bf8:	4619      	mov	r1, r3
 8007bfa:	4806      	ldr	r0, [pc, #24]	@ (8007c14 <MX_TIM6_Init+0x64>)
 8007bfc:	f007 fbf0 	bl	800f3e0 <HAL_TIMEx_MasterConfigSynchronization>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d001      	beq.n	8007c0a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8007c06:	f7ff fcdf 	bl	80075c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8007c0a:	bf00      	nop
 8007c0c:	3710      	adds	r7, #16
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	20004d78 	.word	0x20004d78
 8007c18:	40001000 	.word	0x40001000

08007c1c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b084      	sub	sp, #16
 8007c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c22:	1d3b      	adds	r3, r7, #4
 8007c24:	2200      	movs	r2, #0
 8007c26:	601a      	str	r2, [r3, #0]
 8007c28:	605a      	str	r2, [r3, #4]
 8007c2a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8007c2c:	4b14      	ldr	r3, [pc, #80]	@ (8007c80 <MX_TIM7_Init+0x64>)
 8007c2e:	4a15      	ldr	r2, [pc, #84]	@ (8007c84 <MX_TIM7_Init+0x68>)
 8007c30:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 8007c32:	4b13      	ldr	r3, [pc, #76]	@ (8007c80 <MX_TIM7_Init+0x64>)
 8007c34:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8007c38:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c3a:	4b11      	ldr	r3, [pc, #68]	@ (8007c80 <MX_TIM7_Init+0x64>)
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8007c40:	4b0f      	ldr	r3, [pc, #60]	@ (8007c80 <MX_TIM7_Init+0x64>)
 8007c42:	2209      	movs	r2, #9
 8007c44:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007c46:	4b0e      	ldr	r3, [pc, #56]	@ (8007c80 <MX_TIM7_Init+0x64>)
 8007c48:	2280      	movs	r2, #128	@ 0x80
 8007c4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8007c4c:	480c      	ldr	r0, [pc, #48]	@ (8007c80 <MX_TIM7_Init+0x64>)
 8007c4e:	f004 fead 	bl	800c9ac <HAL_TIM_Base_Init>
 8007c52:	4603      	mov	r3, r0
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d001      	beq.n	8007c5c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8007c58:	f7ff fcb6 	bl	80075c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c60:	2300      	movs	r3, #0
 8007c62:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8007c64:	1d3b      	adds	r3, r7, #4
 8007c66:	4619      	mov	r1, r3
 8007c68:	4805      	ldr	r0, [pc, #20]	@ (8007c80 <MX_TIM7_Init+0x64>)
 8007c6a:	f007 fbb9 	bl	800f3e0 <HAL_TIMEx_MasterConfigSynchronization>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d001      	beq.n	8007c78 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8007c74:	f7ff fca8 	bl	80075c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8007c78:	bf00      	nop
 8007c7a:	3710      	adds	r7, #16
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	20004dc4 	.word	0x20004dc4
 8007c84:	40001400 	.word	0x40001400

08007c88 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b09a      	sub	sp, #104	@ 0x68
 8007c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007c8e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8007c92:	2200      	movs	r2, #0
 8007c94:	601a      	str	r2, [r3, #0]
 8007c96:	605a      	str	r2, [r3, #4]
 8007c98:	609a      	str	r2, [r3, #8]
 8007c9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c9c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	601a      	str	r2, [r3, #0]
 8007ca4:	605a      	str	r2, [r3, #4]
 8007ca6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007ca8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007cac:	2200      	movs	r2, #0
 8007cae:	601a      	str	r2, [r3, #0]
 8007cb0:	605a      	str	r2, [r3, #4]
 8007cb2:	609a      	str	r2, [r3, #8]
 8007cb4:	60da      	str	r2, [r3, #12]
 8007cb6:	611a      	str	r2, [r3, #16]
 8007cb8:	615a      	str	r2, [r3, #20]
 8007cba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007cbc:	1d3b      	adds	r3, r7, #4
 8007cbe:	222c      	movs	r2, #44	@ 0x2c
 8007cc0:	2100      	movs	r1, #0
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f009 f976 	bl	8010fb4 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8007cc8:	4b3e      	ldr	r3, [pc, #248]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007cca:	4a3f      	ldr	r2, [pc, #252]	@ (8007dc8 <MX_TIM15_Init+0x140>)
 8007ccc:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 8007cce:	4b3d      	ldr	r3, [pc, #244]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007cd0:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8007cd4:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007cd6:	4b3b      	ldr	r3, [pc, #236]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007cd8:	2200      	movs	r2, #0
 8007cda:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8007cdc:	4b39      	ldr	r3, [pc, #228]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007cde:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007ce2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007ce4:	4b37      	ldr	r3, [pc, #220]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8007cea:	4b36      	ldr	r3, [pc, #216]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007cec:	2200      	movs	r2, #0
 8007cee:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007cf0:	4b34      	ldr	r3, [pc, #208]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8007cf6:	4833      	ldr	r0, [pc, #204]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007cf8:	f004 fe58 	bl	800c9ac <HAL_TIM_Base_Init>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d001      	beq.n	8007d06 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8007d02:	f7ff fc61 	bl	80075c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007d06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007d0a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8007d0c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8007d10:	4619      	mov	r1, r3
 8007d12:	482c      	ldr	r0, [pc, #176]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007d14:	f006 fada 	bl	800e2cc <HAL_TIM_ConfigClockSource>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d001      	beq.n	8007d22 <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 8007d1e:	f7ff fc53 	bl	80075c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8007d22:	4828      	ldr	r0, [pc, #160]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007d24:	f005 f880 	bl	800ce28 <HAL_TIM_PWM_Init>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d001      	beq.n	8007d32 <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 8007d2e:	f7ff fc4b 	bl	80075c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007d32:	2300      	movs	r3, #0
 8007d34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007d36:	2300      	movs	r3, #0
 8007d38:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8007d3a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007d3e:	4619      	mov	r1, r3
 8007d40:	4820      	ldr	r0, [pc, #128]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007d42:	f007 fb4d 	bl	800f3e0 <HAL_TIMEx_MasterConfigSynchronization>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d001      	beq.n	8007d50 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8007d4c:	f7ff fc3c 	bl	80075c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007d50:	2360      	movs	r3, #96	@ 0x60
 8007d52:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8007d54:	2300      	movs	r3, #0
 8007d56:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007d60:	2300      	movs	r3, #0
 8007d62:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007d64:	2300      	movs	r3, #0
 8007d66:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007d6c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007d70:	2200      	movs	r2, #0
 8007d72:	4619      	mov	r1, r3
 8007d74:	4813      	ldr	r0, [pc, #76]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007d76:	f005 ffd7 	bl	800dd28 <HAL_TIM_PWM_ConfigChannel>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d001      	beq.n	8007d84 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8007d80:	f7ff fc22 	bl	80075c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007d84:	2300      	movs	r3, #0
 8007d86:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007d90:	2300      	movs	r3, #0
 8007d92:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007d94:	2300      	movs	r3, #0
 8007d96:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007d98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007d9c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8007da2:	1d3b      	adds	r3, r7, #4
 8007da4:	4619      	mov	r1, r3
 8007da6:	4807      	ldr	r0, [pc, #28]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007da8:	f007 fc70 	bl	800f68c <HAL_TIMEx_ConfigBreakDeadTime>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d001      	beq.n	8007db6 <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 8007db2:	f7ff fc09 	bl	80075c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8007db6:	4803      	ldr	r0, [pc, #12]	@ (8007dc4 <MX_TIM15_Init+0x13c>)
 8007db8:	f000 f8d2 	bl	8007f60 <HAL_TIM_MspPostInit>

}
 8007dbc:	bf00      	nop
 8007dbe:	3768      	adds	r7, #104	@ 0x68
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}
 8007dc4:	20004e10 	.word	0x20004e10
 8007dc8:	40014000 	.word	0x40014000

08007dcc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b08c      	sub	sp, #48	@ 0x30
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007dd4:	f107 031c 	add.w	r3, r7, #28
 8007dd8:	2200      	movs	r2, #0
 8007dda:	601a      	str	r2, [r3, #0]
 8007ddc:	605a      	str	r2, [r3, #4]
 8007dde:	609a      	str	r2, [r3, #8]
 8007de0:	60da      	str	r2, [r3, #12]
 8007de2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a2f      	ldr	r2, [pc, #188]	@ (8007ea8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d129      	bne.n	8007e42 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007dee:	4b2f      	ldr	r3, [pc, #188]	@ (8007eac <HAL_TIM_Encoder_MspInit+0xe0>)
 8007df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007df2:	4a2e      	ldr	r2, [pc, #184]	@ (8007eac <HAL_TIM_Encoder_MspInit+0xe0>)
 8007df4:	f043 0302 	orr.w	r3, r3, #2
 8007df8:	6593      	str	r3, [r2, #88]	@ 0x58
 8007dfa:	4b2c      	ldr	r3, [pc, #176]	@ (8007eac <HAL_TIM_Encoder_MspInit+0xe0>)
 8007dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dfe:	f003 0302 	and.w	r3, r3, #2
 8007e02:	61bb      	str	r3, [r7, #24]
 8007e04:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e06:	4b29      	ldr	r3, [pc, #164]	@ (8007eac <HAL_TIM_Encoder_MspInit+0xe0>)
 8007e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e0a:	4a28      	ldr	r2, [pc, #160]	@ (8007eac <HAL_TIM_Encoder_MspInit+0xe0>)
 8007e0c:	f043 0301 	orr.w	r3, r3, #1
 8007e10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007e12:	4b26      	ldr	r3, [pc, #152]	@ (8007eac <HAL_TIM_Encoder_MspInit+0xe0>)
 8007e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e16:	f003 0301 	and.w	r3, r3, #1
 8007e1a:	617b      	str	r3, [r7, #20]
 8007e1c:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007e1e:	23c0      	movs	r3, #192	@ 0xc0
 8007e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e22:	2302      	movs	r3, #2
 8007e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e26:	2300      	movs	r3, #0
 8007e28:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007e2e:	2302      	movs	r3, #2
 8007e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e32:	f107 031c 	add.w	r3, r7, #28
 8007e36:	4619      	mov	r1, r3
 8007e38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007e3c:	f000 fe98 	bl	8008b70 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8007e40:	e02d      	b.n	8007e9e <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM5)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a1a      	ldr	r2, [pc, #104]	@ (8007eb0 <HAL_TIM_Encoder_MspInit+0xe4>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d128      	bne.n	8007e9e <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007e4c:	4b17      	ldr	r3, [pc, #92]	@ (8007eac <HAL_TIM_Encoder_MspInit+0xe0>)
 8007e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e50:	4a16      	ldr	r2, [pc, #88]	@ (8007eac <HAL_TIM_Encoder_MspInit+0xe0>)
 8007e52:	f043 0308 	orr.w	r3, r3, #8
 8007e56:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e58:	4b14      	ldr	r3, [pc, #80]	@ (8007eac <HAL_TIM_Encoder_MspInit+0xe0>)
 8007e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e5c:	f003 0308 	and.w	r3, r3, #8
 8007e60:	613b      	str	r3, [r7, #16]
 8007e62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e64:	4b11      	ldr	r3, [pc, #68]	@ (8007eac <HAL_TIM_Encoder_MspInit+0xe0>)
 8007e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e68:	4a10      	ldr	r2, [pc, #64]	@ (8007eac <HAL_TIM_Encoder_MspInit+0xe0>)
 8007e6a:	f043 0301 	orr.w	r3, r3, #1
 8007e6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007e70:	4b0e      	ldr	r3, [pc, #56]	@ (8007eac <HAL_TIM_Encoder_MspInit+0xe0>)
 8007e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e74:	f003 0301 	and.w	r3, r3, #1
 8007e78:	60fb      	str	r3, [r7, #12]
 8007e7a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007e7c:	2303      	movs	r3, #3
 8007e7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e80:	2302      	movs	r3, #2
 8007e82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e84:	2300      	movs	r3, #0
 8007e86:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007e8c:	2302      	movs	r3, #2
 8007e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e90:	f107 031c 	add.w	r3, r7, #28
 8007e94:	4619      	mov	r1, r3
 8007e96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007e9a:	f000 fe69 	bl	8008b70 <HAL_GPIO_Init>
}
 8007e9e:	bf00      	nop
 8007ea0:	3730      	adds	r7, #48	@ 0x30
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	bf00      	nop
 8007ea8:	40000400 	.word	0x40000400
 8007eac:	40021000 	.word	0x40021000
 8007eb0:	40000c00 	.word	0x40000c00

08007eb4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b086      	sub	sp, #24
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a23      	ldr	r2, [pc, #140]	@ (8007f50 <HAL_TIM_Base_MspInit+0x9c>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d114      	bne.n	8007ef0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8007ec6:	4b23      	ldr	r3, [pc, #140]	@ (8007f54 <HAL_TIM_Base_MspInit+0xa0>)
 8007ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007eca:	4a22      	ldr	r2, [pc, #136]	@ (8007f54 <HAL_TIM_Base_MspInit+0xa0>)
 8007ecc:	f043 0310 	orr.w	r3, r3, #16
 8007ed0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ed2:	4b20      	ldr	r3, [pc, #128]	@ (8007f54 <HAL_TIM_Base_MspInit+0xa0>)
 8007ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ed6:	f003 0310 	and.w	r3, r3, #16
 8007eda:	617b      	str	r3, [r7, #20]
 8007edc:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8007ede:	2200      	movs	r2, #0
 8007ee0:	2100      	movs	r1, #0
 8007ee2:	2036      	movs	r0, #54	@ 0x36
 8007ee4:	f000 faae 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007ee8:	2036      	movs	r0, #54	@ 0x36
 8007eea:	f000 fad7 	bl	800849c <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8007eee:	e02a      	b.n	8007f46 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a18      	ldr	r2, [pc, #96]	@ (8007f58 <HAL_TIM_Base_MspInit+0xa4>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d114      	bne.n	8007f24 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8007efa:	4b16      	ldr	r3, [pc, #88]	@ (8007f54 <HAL_TIM_Base_MspInit+0xa0>)
 8007efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007efe:	4a15      	ldr	r2, [pc, #84]	@ (8007f54 <HAL_TIM_Base_MspInit+0xa0>)
 8007f00:	f043 0320 	orr.w	r3, r3, #32
 8007f04:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f06:	4b13      	ldr	r3, [pc, #76]	@ (8007f54 <HAL_TIM_Base_MspInit+0xa0>)
 8007f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f0a:	f003 0320 	and.w	r3, r3, #32
 8007f0e:	613b      	str	r3, [r7, #16]
 8007f10:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8007f12:	2200      	movs	r2, #0
 8007f14:	2100      	movs	r1, #0
 8007f16:	2037      	movs	r0, #55	@ 0x37
 8007f18:	f000 fa94 	bl	8008444 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8007f1c:	2037      	movs	r0, #55	@ 0x37
 8007f1e:	f000 fabd 	bl	800849c <HAL_NVIC_EnableIRQ>
}
 8007f22:	e010      	b.n	8007f46 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a0c      	ldr	r2, [pc, #48]	@ (8007f5c <HAL_TIM_Base_MspInit+0xa8>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d10b      	bne.n	8007f46 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8007f2e:	4b09      	ldr	r3, [pc, #36]	@ (8007f54 <HAL_TIM_Base_MspInit+0xa0>)
 8007f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f32:	4a08      	ldr	r2, [pc, #32]	@ (8007f54 <HAL_TIM_Base_MspInit+0xa0>)
 8007f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f38:	6613      	str	r3, [r2, #96]	@ 0x60
 8007f3a:	4b06      	ldr	r3, [pc, #24]	@ (8007f54 <HAL_TIM_Base_MspInit+0xa0>)
 8007f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f42:	60fb      	str	r3, [r7, #12]
 8007f44:	68fb      	ldr	r3, [r7, #12]
}
 8007f46:	bf00      	nop
 8007f48:	3718      	adds	r7, #24
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	40001000 	.word	0x40001000
 8007f54:	40021000 	.word	0x40021000
 8007f58:	40001400 	.word	0x40001400
 8007f5c:	40014000 	.word	0x40014000

08007f60 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b08a      	sub	sp, #40	@ 0x28
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f68:	f107 0314 	add.w	r3, r7, #20
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	601a      	str	r2, [r3, #0]
 8007f70:	605a      	str	r2, [r3, #4]
 8007f72:	609a      	str	r2, [r3, #8]
 8007f74:	60da      	str	r2, [r3, #12]
 8007f76:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a20      	ldr	r2, [pc, #128]	@ (8008000 <HAL_TIM_MspPostInit+0xa0>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d139      	bne.n	8007ff6 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f82:	4b20      	ldr	r3, [pc, #128]	@ (8008004 <HAL_TIM_MspPostInit+0xa4>)
 8007f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f86:	4a1f      	ldr	r2, [pc, #124]	@ (8008004 <HAL_TIM_MspPostInit+0xa4>)
 8007f88:	f043 0301 	orr.w	r3, r3, #1
 8007f8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007f8e:	4b1d      	ldr	r3, [pc, #116]	@ (8008004 <HAL_TIM_MspPostInit+0xa4>)
 8007f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f92:	f003 0301 	and.w	r3, r3, #1
 8007f96:	613b      	str	r3, [r7, #16]
 8007f98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8008004 <HAL_TIM_MspPostInit+0xa4>)
 8007f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f9e:	4a19      	ldr	r2, [pc, #100]	@ (8008004 <HAL_TIM_MspPostInit+0xa4>)
 8007fa0:	f043 0302 	orr.w	r3, r3, #2
 8007fa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007fa6:	4b17      	ldr	r3, [pc, #92]	@ (8008004 <HAL_TIM_MspPostInit+0xa4>)
 8007fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007faa:	f003 0302 	and.w	r3, r3, #2
 8007fae:	60fb      	str	r3, [r7, #12]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007fb2:	2304      	movs	r3, #4
 8007fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007fb6:	2302      	movs	r3, #2
 8007fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8007fc2:	230e      	movs	r3, #14
 8007fc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007fc6:	f107 0314 	add.w	r3, r7, #20
 8007fca:	4619      	mov	r1, r3
 8007fcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007fd0:	f000 fdce 	bl	8008b70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8007fd4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007fda:	2302      	movs	r3, #2
 8007fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8007fe6:	230e      	movs	r3, #14
 8007fe8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007fea:	f107 0314 	add.w	r3, r7, #20
 8007fee:	4619      	mov	r1, r3
 8007ff0:	4805      	ldr	r0, [pc, #20]	@ (8008008 <HAL_TIM_MspPostInit+0xa8>)
 8007ff2:	f000 fdbd 	bl	8008b70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8007ff6:	bf00      	nop
 8007ff8:	3728      	adds	r7, #40	@ 0x28
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	40014000 	.word	0x40014000
 8008004:	40021000 	.word	0x40021000
 8008008:	48000400 	.word	0x48000400

0800800c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8008010:	4b14      	ldr	r3, [pc, #80]	@ (8008064 <MX_USART1_UART_Init+0x58>)
 8008012:	4a15      	ldr	r2, [pc, #84]	@ (8008068 <MX_USART1_UART_Init+0x5c>)
 8008014:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8008016:	4b13      	ldr	r3, [pc, #76]	@ (8008064 <MX_USART1_UART_Init+0x58>)
 8008018:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800801c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800801e:	4b11      	ldr	r3, [pc, #68]	@ (8008064 <MX_USART1_UART_Init+0x58>)
 8008020:	2200      	movs	r2, #0
 8008022:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008024:	4b0f      	ldr	r3, [pc, #60]	@ (8008064 <MX_USART1_UART_Init+0x58>)
 8008026:	2200      	movs	r2, #0
 8008028:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800802a:	4b0e      	ldr	r3, [pc, #56]	@ (8008064 <MX_USART1_UART_Init+0x58>)
 800802c:	2200      	movs	r2, #0
 800802e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008030:	4b0c      	ldr	r3, [pc, #48]	@ (8008064 <MX_USART1_UART_Init+0x58>)
 8008032:	220c      	movs	r2, #12
 8008034:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008036:	4b0b      	ldr	r3, [pc, #44]	@ (8008064 <MX_USART1_UART_Init+0x58>)
 8008038:	2200      	movs	r2, #0
 800803a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800803c:	4b09      	ldr	r3, [pc, #36]	@ (8008064 <MX_USART1_UART_Init+0x58>)
 800803e:	2200      	movs	r2, #0
 8008040:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008042:	4b08      	ldr	r3, [pc, #32]	@ (8008064 <MX_USART1_UART_Init+0x58>)
 8008044:	2200      	movs	r2, #0
 8008046:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008048:	4b06      	ldr	r3, [pc, #24]	@ (8008064 <MX_USART1_UART_Init+0x58>)
 800804a:	2200      	movs	r2, #0
 800804c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800804e:	4805      	ldr	r0, [pc, #20]	@ (8008064 <MX_USART1_UART_Init+0x58>)
 8008050:	f007 fc72 	bl	800f938 <HAL_UART_Init>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d001      	beq.n	800805e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800805a:	f7ff fab5 	bl	80075c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800805e:	bf00      	nop
 8008060:	bd80      	pop	{r7, pc}
 8008062:	bf00      	nop
 8008064:	20004e5c 	.word	0x20004e5c
 8008068:	40013800 	.word	0x40013800

0800806c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b0ac      	sub	sp, #176	@ 0xb0
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008074:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008078:	2200      	movs	r2, #0
 800807a:	601a      	str	r2, [r3, #0]
 800807c:	605a      	str	r2, [r3, #4]
 800807e:	609a      	str	r2, [r3, #8]
 8008080:	60da      	str	r2, [r3, #12]
 8008082:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008084:	f107 0314 	add.w	r3, r7, #20
 8008088:	2288      	movs	r2, #136	@ 0x88
 800808a:	2100      	movs	r1, #0
 800808c:	4618      	mov	r0, r3
 800808e:	f008 ff91 	bl	8010fb4 <memset>
  if(uartHandle->Instance==USART1)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a21      	ldr	r2, [pc, #132]	@ (800811c <HAL_UART_MspInit+0xb0>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d13a      	bne.n	8008112 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800809c:	2301      	movs	r3, #1
 800809e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80080a0:	2300      	movs	r3, #0
 80080a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80080a4:	f107 0314 	add.w	r3, r7, #20
 80080a8:	4618      	mov	r0, r3
 80080aa:	f002 fd8f 	bl	800abcc <HAL_RCCEx_PeriphCLKConfig>
 80080ae:	4603      	mov	r3, r0
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d001      	beq.n	80080b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80080b4:	f7ff fa88 	bl	80075c8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80080b8:	4b19      	ldr	r3, [pc, #100]	@ (8008120 <HAL_UART_MspInit+0xb4>)
 80080ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080bc:	4a18      	ldr	r2, [pc, #96]	@ (8008120 <HAL_UART_MspInit+0xb4>)
 80080be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80080c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80080c4:	4b16      	ldr	r3, [pc, #88]	@ (8008120 <HAL_UART_MspInit+0xb4>)
 80080c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80080cc:	613b      	str	r3, [r7, #16]
 80080ce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80080d0:	4b13      	ldr	r3, [pc, #76]	@ (8008120 <HAL_UART_MspInit+0xb4>)
 80080d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080d4:	4a12      	ldr	r2, [pc, #72]	@ (8008120 <HAL_UART_MspInit+0xb4>)
 80080d6:	f043 0302 	orr.w	r3, r3, #2
 80080da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80080dc:	4b10      	ldr	r3, [pc, #64]	@ (8008120 <HAL_UART_MspInit+0xb4>)
 80080de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080e0:	f003 0302 	and.w	r3, r3, #2
 80080e4:	60fb      	str	r3, [r7, #12]
 80080e6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80080e8:	23c0      	movs	r3, #192	@ 0xc0
 80080ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080ee:	2302      	movs	r3, #2
 80080f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080f4:	2300      	movs	r3, #0
 80080f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80080fa:	2303      	movs	r3, #3
 80080fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008100:	2307      	movs	r3, #7
 8008102:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008106:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800810a:	4619      	mov	r1, r3
 800810c:	4805      	ldr	r0, [pc, #20]	@ (8008124 <HAL_UART_MspInit+0xb8>)
 800810e:	f000 fd2f 	bl	8008b70 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8008112:	bf00      	nop
 8008114:	37b0      	adds	r7, #176	@ 0xb0
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}
 800811a:	bf00      	nop
 800811c:	40013800 	.word	0x40013800
 8008120:	40021000 	.word	0x40021000
 8008124:	48000400 	.word	0x48000400

08008128 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8008128:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8008160 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800812c:	f7ff fc82 	bl	8007a34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008130:	480c      	ldr	r0, [pc, #48]	@ (8008164 <LoopForever+0x6>)
  ldr r1, =_edata
 8008132:	490d      	ldr	r1, [pc, #52]	@ (8008168 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008134:	4a0d      	ldr	r2, [pc, #52]	@ (800816c <LoopForever+0xe>)
  movs r3, #0
 8008136:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008138:	e002      	b.n	8008140 <LoopCopyDataInit>

0800813a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800813a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800813c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800813e:	3304      	adds	r3, #4

08008140 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008140:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008142:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008144:	d3f9      	bcc.n	800813a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008146:	4a0a      	ldr	r2, [pc, #40]	@ (8008170 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008148:	4c0a      	ldr	r4, [pc, #40]	@ (8008174 <LoopForever+0x16>)
  movs r3, #0
 800814a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800814c:	e001      	b.n	8008152 <LoopFillZerobss>

0800814e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800814e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008150:	3204      	adds	r2, #4

08008152 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008152:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008154:	d3fb      	bcc.n	800814e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8008156:	f008 ff91 	bl	801107c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800815a:	f7ff f91f 	bl	800739c <main>

0800815e <LoopForever>:

LoopForever:
    b LoopForever
 800815e:	e7fe      	b.n	800815e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8008160:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8008164:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008168:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 800816c:	080125f8 	.word	0x080125f8
  ldr r2, =_sbss
 8008170:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8008174:	20005034 	.word	0x20005034

08008178 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008178:	e7fe      	b.n	8008178 <ADC1_2_IRQHandler>

0800817a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800817a:	b580      	push	{r7, lr}
 800817c:	b082      	sub	sp, #8
 800817e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008180:	2300      	movs	r3, #0
 8008182:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008184:	2003      	movs	r0, #3
 8008186:	f000 f93d 	bl	8008404 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800818a:	200f      	movs	r0, #15
 800818c:	f000 f80e 	bl	80081ac <HAL_InitTick>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d002      	beq.n	800819c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	71fb      	strb	r3, [r7, #7]
 800819a:	e001      	b.n	80081a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800819c:	f7ff fb16 	bl	80077cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80081a0:	79fb      	ldrb	r3, [r7, #7]
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3708      	adds	r7, #8
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
	...

080081ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80081b4:	2300      	movs	r3, #0
 80081b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80081b8:	4b17      	ldr	r3, [pc, #92]	@ (8008218 <HAL_InitTick+0x6c>)
 80081ba:	781b      	ldrb	r3, [r3, #0]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d023      	beq.n	8008208 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80081c0:	4b16      	ldr	r3, [pc, #88]	@ (800821c <HAL_InitTick+0x70>)
 80081c2:	681a      	ldr	r2, [r3, #0]
 80081c4:	4b14      	ldr	r3, [pc, #80]	@ (8008218 <HAL_InitTick+0x6c>)
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	4619      	mov	r1, r3
 80081ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80081ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80081d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80081d6:	4618      	mov	r0, r3
 80081d8:	f000 f978 	bl	80084cc <HAL_SYSTICK_Config>
 80081dc:	4603      	mov	r3, r0
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d10f      	bne.n	8008202 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2b0f      	cmp	r3, #15
 80081e6:	d809      	bhi.n	80081fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80081e8:	2200      	movs	r2, #0
 80081ea:	6879      	ldr	r1, [r7, #4]
 80081ec:	f04f 30ff 	mov.w	r0, #4294967295
 80081f0:	f000 f928 	bl	8008444 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80081f4:	4a0a      	ldr	r2, [pc, #40]	@ (8008220 <HAL_InitTick+0x74>)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6013      	str	r3, [r2, #0]
 80081fa:	e007      	b.n	800820c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	73fb      	strb	r3, [r7, #15]
 8008200:	e004      	b.n	800820c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	73fb      	strb	r3, [r7, #15]
 8008206:	e001      	b.n	800820c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008208:	2301      	movs	r3, #1
 800820a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800820c:	7bfb      	ldrb	r3, [r7, #15]
}
 800820e:	4618      	mov	r0, r3
 8008210:	3710      	adds	r7, #16
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}
 8008216:	bf00      	nop
 8008218:	20000020 	.word	0x20000020
 800821c:	20000018 	.word	0x20000018
 8008220:	2000001c 	.word	0x2000001c

08008224 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008224:	b480      	push	{r7}
 8008226:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008228:	4b06      	ldr	r3, [pc, #24]	@ (8008244 <HAL_IncTick+0x20>)
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	461a      	mov	r2, r3
 800822e:	4b06      	ldr	r3, [pc, #24]	@ (8008248 <HAL_IncTick+0x24>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4413      	add	r3, r2
 8008234:	4a04      	ldr	r2, [pc, #16]	@ (8008248 <HAL_IncTick+0x24>)
 8008236:	6013      	str	r3, [r2, #0]
}
 8008238:	bf00      	nop
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr
 8008242:	bf00      	nop
 8008244:	20000020 	.word	0x20000020
 8008248:	20004ee4 	.word	0x20004ee4

0800824c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800824c:	b480      	push	{r7}
 800824e:	af00      	add	r7, sp, #0
  return uwTick;
 8008250:	4b03      	ldr	r3, [pc, #12]	@ (8008260 <HAL_GetTick+0x14>)
 8008252:	681b      	ldr	r3, [r3, #0]
}
 8008254:	4618      	mov	r0, r3
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr
 800825e:	bf00      	nop
 8008260:	20004ee4 	.word	0x20004ee4

08008264 <__NVIC_SetPriorityGrouping>:
{
 8008264:	b480      	push	{r7}
 8008266:	b085      	sub	sp, #20
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f003 0307 	and.w	r3, r3, #7
 8008272:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008274:	4b0c      	ldr	r3, [pc, #48]	@ (80082a8 <__NVIC_SetPriorityGrouping+0x44>)
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800827a:	68ba      	ldr	r2, [r7, #8]
 800827c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008280:	4013      	ands	r3, r2
 8008282:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800828c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008290:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008294:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008296:	4a04      	ldr	r2, [pc, #16]	@ (80082a8 <__NVIC_SetPriorityGrouping+0x44>)
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	60d3      	str	r3, [r2, #12]
}
 800829c:	bf00      	nop
 800829e:	3714      	adds	r7, #20
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr
 80082a8:	e000ed00 	.word	0xe000ed00

080082ac <__NVIC_GetPriorityGrouping>:
{
 80082ac:	b480      	push	{r7}
 80082ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80082b0:	4b04      	ldr	r3, [pc, #16]	@ (80082c4 <__NVIC_GetPriorityGrouping+0x18>)
 80082b2:	68db      	ldr	r3, [r3, #12]
 80082b4:	0a1b      	lsrs	r3, r3, #8
 80082b6:	f003 0307 	and.w	r3, r3, #7
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr
 80082c4:	e000ed00 	.word	0xe000ed00

080082c8 <__NVIC_EnableIRQ>:
{
 80082c8:	b480      	push	{r7}
 80082ca:	b083      	sub	sp, #12
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	4603      	mov	r3, r0
 80082d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80082d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	db0b      	blt.n	80082f2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80082da:	79fb      	ldrb	r3, [r7, #7]
 80082dc:	f003 021f 	and.w	r2, r3, #31
 80082e0:	4907      	ldr	r1, [pc, #28]	@ (8008300 <__NVIC_EnableIRQ+0x38>)
 80082e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082e6:	095b      	lsrs	r3, r3, #5
 80082e8:	2001      	movs	r0, #1
 80082ea:	fa00 f202 	lsl.w	r2, r0, r2
 80082ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80082f2:	bf00      	nop
 80082f4:	370c      	adds	r7, #12
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	e000e100 	.word	0xe000e100

08008304 <__NVIC_SetPriority>:
{
 8008304:	b480      	push	{r7}
 8008306:	b083      	sub	sp, #12
 8008308:	af00      	add	r7, sp, #0
 800830a:	4603      	mov	r3, r0
 800830c:	6039      	str	r1, [r7, #0]
 800830e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008310:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008314:	2b00      	cmp	r3, #0
 8008316:	db0a      	blt.n	800832e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	b2da      	uxtb	r2, r3
 800831c:	490c      	ldr	r1, [pc, #48]	@ (8008350 <__NVIC_SetPriority+0x4c>)
 800831e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008322:	0112      	lsls	r2, r2, #4
 8008324:	b2d2      	uxtb	r2, r2
 8008326:	440b      	add	r3, r1
 8008328:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800832c:	e00a      	b.n	8008344 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	b2da      	uxtb	r2, r3
 8008332:	4908      	ldr	r1, [pc, #32]	@ (8008354 <__NVIC_SetPriority+0x50>)
 8008334:	79fb      	ldrb	r3, [r7, #7]
 8008336:	f003 030f 	and.w	r3, r3, #15
 800833a:	3b04      	subs	r3, #4
 800833c:	0112      	lsls	r2, r2, #4
 800833e:	b2d2      	uxtb	r2, r2
 8008340:	440b      	add	r3, r1
 8008342:	761a      	strb	r2, [r3, #24]
}
 8008344:	bf00      	nop
 8008346:	370c      	adds	r7, #12
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr
 8008350:	e000e100 	.word	0xe000e100
 8008354:	e000ed00 	.word	0xe000ed00

08008358 <NVIC_EncodePriority>:
{
 8008358:	b480      	push	{r7}
 800835a:	b089      	sub	sp, #36	@ 0x24
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f003 0307 	and.w	r3, r3, #7
 800836a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	f1c3 0307 	rsb	r3, r3, #7
 8008372:	2b04      	cmp	r3, #4
 8008374:	bf28      	it	cs
 8008376:	2304      	movcs	r3, #4
 8008378:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800837a:	69fb      	ldr	r3, [r7, #28]
 800837c:	3304      	adds	r3, #4
 800837e:	2b06      	cmp	r3, #6
 8008380:	d902      	bls.n	8008388 <NVIC_EncodePriority+0x30>
 8008382:	69fb      	ldr	r3, [r7, #28]
 8008384:	3b03      	subs	r3, #3
 8008386:	e000      	b.n	800838a <NVIC_EncodePriority+0x32>
 8008388:	2300      	movs	r3, #0
 800838a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800838c:	f04f 32ff 	mov.w	r2, #4294967295
 8008390:	69bb      	ldr	r3, [r7, #24]
 8008392:	fa02 f303 	lsl.w	r3, r2, r3
 8008396:	43da      	mvns	r2, r3
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	401a      	ands	r2, r3
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80083a0:	f04f 31ff 	mov.w	r1, #4294967295
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	fa01 f303 	lsl.w	r3, r1, r3
 80083aa:	43d9      	mvns	r1, r3
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80083b0:	4313      	orrs	r3, r2
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3724      	adds	r7, #36	@ 0x24
 80083b6:	46bd      	mov	sp, r7
 80083b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083bc:	4770      	bx	lr
	...

080083c0 <SysTick_Config>:
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	3b01      	subs	r3, #1
 80083cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80083d0:	d301      	bcc.n	80083d6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80083d2:	2301      	movs	r3, #1
 80083d4:	e00f      	b.n	80083f6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80083d6:	4a0a      	ldr	r2, [pc, #40]	@ (8008400 <SysTick_Config+0x40>)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	3b01      	subs	r3, #1
 80083dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80083de:	210f      	movs	r1, #15
 80083e0:	f04f 30ff 	mov.w	r0, #4294967295
 80083e4:	f7ff ff8e 	bl	8008304 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80083e8:	4b05      	ldr	r3, [pc, #20]	@ (8008400 <SysTick_Config+0x40>)
 80083ea:	2200      	movs	r2, #0
 80083ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80083ee:	4b04      	ldr	r3, [pc, #16]	@ (8008400 <SysTick_Config+0x40>)
 80083f0:	2207      	movs	r2, #7
 80083f2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80083f4:	2300      	movs	r3, #0
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3708      	adds	r7, #8
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop
 8008400:	e000e010 	.word	0xe000e010

08008404 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b082      	sub	sp, #8
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2b07      	cmp	r3, #7
 8008410:	d00f      	beq.n	8008432 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2b06      	cmp	r3, #6
 8008416:	d00c      	beq.n	8008432 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2b05      	cmp	r3, #5
 800841c:	d009      	beq.n	8008432 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2b04      	cmp	r3, #4
 8008422:	d006      	beq.n	8008432 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2b03      	cmp	r3, #3
 8008428:	d003      	beq.n	8008432 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800842a:	21a6      	movs	r1, #166	@ 0xa6
 800842c:	4804      	ldr	r0, [pc, #16]	@ (8008440 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800842e:	f7ff f8e3 	bl	80075f8 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f7ff ff16 	bl	8008264 <__NVIC_SetPriorityGrouping>
}
 8008438:	bf00      	nop
 800843a:	3708      	adds	r7, #8
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}
 8008440:	08012270 	.word	0x08012270

08008444 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b086      	sub	sp, #24
 8008448:	af00      	add	r7, sp, #0
 800844a:	4603      	mov	r3, r0
 800844c:	60b9      	str	r1, [r7, #8]
 800844e:	607a      	str	r2, [r7, #4]
 8008450:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8008452:	2300      	movs	r3, #0
 8008454:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2b0f      	cmp	r3, #15
 800845a:	d903      	bls.n	8008464 <HAL_NVIC_SetPriority+0x20>
 800845c:	21be      	movs	r1, #190	@ 0xbe
 800845e:	480e      	ldr	r0, [pc, #56]	@ (8008498 <HAL_NVIC_SetPriority+0x54>)
 8008460:	f7ff f8ca 	bl	80075f8 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	2b0f      	cmp	r3, #15
 8008468:	d903      	bls.n	8008472 <HAL_NVIC_SetPriority+0x2e>
 800846a:	21bf      	movs	r1, #191	@ 0xbf
 800846c:	480a      	ldr	r0, [pc, #40]	@ (8008498 <HAL_NVIC_SetPriority+0x54>)
 800846e:	f7ff f8c3 	bl	80075f8 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 8008472:	f7ff ff1b 	bl	80082ac <__NVIC_GetPriorityGrouping>
 8008476:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008478:	687a      	ldr	r2, [r7, #4]
 800847a:	68b9      	ldr	r1, [r7, #8]
 800847c:	6978      	ldr	r0, [r7, #20]
 800847e:	f7ff ff6b 	bl	8008358 <NVIC_EncodePriority>
 8008482:	4602      	mov	r2, r0
 8008484:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008488:	4611      	mov	r1, r2
 800848a:	4618      	mov	r0, r3
 800848c:	f7ff ff3a 	bl	8008304 <__NVIC_SetPriority>
}
 8008490:	bf00      	nop
 8008492:	3718      	adds	r7, #24
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}
 8008498:	08012270 	.word	0x08012270

0800849c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b082      	sub	sp, #8
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	4603      	mov	r3, r0
 80084a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80084a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	da03      	bge.n	80084b6 <HAL_NVIC_EnableIRQ+0x1a>
 80084ae:	21d2      	movs	r1, #210	@ 0xd2
 80084b0:	4805      	ldr	r0, [pc, #20]	@ (80084c8 <HAL_NVIC_EnableIRQ+0x2c>)
 80084b2:	f7ff f8a1 	bl	80075f8 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80084b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7ff ff04 	bl	80082c8 <__NVIC_EnableIRQ>
}
 80084c0:	bf00      	nop
 80084c2:	3708      	adds	r7, #8
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	08012270 	.word	0x08012270

080084cc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b082      	sub	sp, #8
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f7ff ff73 	bl	80083c0 <SysTick_Config>
 80084da:	4603      	mov	r3, r0
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3708      	adds	r7, #8
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}

080084e4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d101      	bne.n	80084f6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
 80084f4:	e19d      	b.n	8008832 <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a79      	ldr	r2, [pc, #484]	@ (80086e0 <HAL_DMA_Init+0x1fc>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d044      	beq.n	800858a <HAL_DMA_Init+0xa6>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a77      	ldr	r2, [pc, #476]	@ (80086e4 <HAL_DMA_Init+0x200>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d03f      	beq.n	800858a <HAL_DMA_Init+0xa6>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a76      	ldr	r2, [pc, #472]	@ (80086e8 <HAL_DMA_Init+0x204>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d03a      	beq.n	800858a <HAL_DMA_Init+0xa6>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a74      	ldr	r2, [pc, #464]	@ (80086ec <HAL_DMA_Init+0x208>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d035      	beq.n	800858a <HAL_DMA_Init+0xa6>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a73      	ldr	r2, [pc, #460]	@ (80086f0 <HAL_DMA_Init+0x20c>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d030      	beq.n	800858a <HAL_DMA_Init+0xa6>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a71      	ldr	r2, [pc, #452]	@ (80086f4 <HAL_DMA_Init+0x210>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d02b      	beq.n	800858a <HAL_DMA_Init+0xa6>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a70      	ldr	r2, [pc, #448]	@ (80086f8 <HAL_DMA_Init+0x214>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d026      	beq.n	800858a <HAL_DMA_Init+0xa6>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a6e      	ldr	r2, [pc, #440]	@ (80086fc <HAL_DMA_Init+0x218>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d021      	beq.n	800858a <HAL_DMA_Init+0xa6>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a6d      	ldr	r2, [pc, #436]	@ (8008700 <HAL_DMA_Init+0x21c>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d01c      	beq.n	800858a <HAL_DMA_Init+0xa6>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a6b      	ldr	r2, [pc, #428]	@ (8008704 <HAL_DMA_Init+0x220>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d017      	beq.n	800858a <HAL_DMA_Init+0xa6>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a6a      	ldr	r2, [pc, #424]	@ (8008708 <HAL_DMA_Init+0x224>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d012      	beq.n	800858a <HAL_DMA_Init+0xa6>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a68      	ldr	r2, [pc, #416]	@ (800870c <HAL_DMA_Init+0x228>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d00d      	beq.n	800858a <HAL_DMA_Init+0xa6>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4a67      	ldr	r2, [pc, #412]	@ (8008710 <HAL_DMA_Init+0x22c>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d008      	beq.n	800858a <HAL_DMA_Init+0xa6>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4a65      	ldr	r2, [pc, #404]	@ (8008714 <HAL_DMA_Init+0x230>)
 800857e:	4293      	cmp	r3, r2
 8008580:	d003      	beq.n	800858a <HAL_DMA_Init+0xa6>
 8008582:	21a5      	movs	r1, #165	@ 0xa5
 8008584:	4864      	ldr	r0, [pc, #400]	@ (8008718 <HAL_DMA_Init+0x234>)
 8008586:	f7ff f837 	bl	80075f8 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	689b      	ldr	r3, [r3, #8]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d00c      	beq.n	80085ac <HAL_DMA_Init+0xc8>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	689b      	ldr	r3, [r3, #8]
 8008596:	2b10      	cmp	r3, #16
 8008598:	d008      	beq.n	80085ac <HAL_DMA_Init+0xc8>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	689b      	ldr	r3, [r3, #8]
 800859e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80085a2:	d003      	beq.n	80085ac <HAL_DMA_Init+0xc8>
 80085a4:	21a6      	movs	r1, #166	@ 0xa6
 80085a6:	485c      	ldr	r0, [pc, #368]	@ (8008718 <HAL_DMA_Init+0x234>)
 80085a8:	f7ff f826 	bl	80075f8 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	68db      	ldr	r3, [r3, #12]
 80085b0:	2b40      	cmp	r3, #64	@ 0x40
 80085b2:	d007      	beq.n	80085c4 <HAL_DMA_Init+0xe0>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	68db      	ldr	r3, [r3, #12]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d003      	beq.n	80085c4 <HAL_DMA_Init+0xe0>
 80085bc:	21a7      	movs	r1, #167	@ 0xa7
 80085be:	4856      	ldr	r0, [pc, #344]	@ (8008718 <HAL_DMA_Init+0x234>)
 80085c0:	f7ff f81a 	bl	80075f8 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	691b      	ldr	r3, [r3, #16]
 80085c8:	2b80      	cmp	r3, #128	@ 0x80
 80085ca:	d007      	beq.n	80085dc <HAL_DMA_Init+0xf8>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	691b      	ldr	r3, [r3, #16]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d003      	beq.n	80085dc <HAL_DMA_Init+0xf8>
 80085d4:	21a8      	movs	r1, #168	@ 0xa8
 80085d6:	4850      	ldr	r0, [pc, #320]	@ (8008718 <HAL_DMA_Init+0x234>)
 80085d8:	f7ff f80e 	bl	80075f8 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	695b      	ldr	r3, [r3, #20]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d00d      	beq.n	8008600 <HAL_DMA_Init+0x11c>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	695b      	ldr	r3, [r3, #20]
 80085e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085ec:	d008      	beq.n	8008600 <HAL_DMA_Init+0x11c>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	695b      	ldr	r3, [r3, #20]
 80085f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085f6:	d003      	beq.n	8008600 <HAL_DMA_Init+0x11c>
 80085f8:	21a9      	movs	r1, #169	@ 0xa9
 80085fa:	4847      	ldr	r0, [pc, #284]	@ (8008718 <HAL_DMA_Init+0x234>)
 80085fc:	f7fe fffc 	bl	80075f8 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	699b      	ldr	r3, [r3, #24]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d00d      	beq.n	8008624 <HAL_DMA_Init+0x140>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	699b      	ldr	r3, [r3, #24]
 800860c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008610:	d008      	beq.n	8008624 <HAL_DMA_Init+0x140>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	699b      	ldr	r3, [r3, #24]
 8008616:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800861a:	d003      	beq.n	8008624 <HAL_DMA_Init+0x140>
 800861c:	21aa      	movs	r1, #170	@ 0xaa
 800861e:	483e      	ldr	r0, [pc, #248]	@ (8008718 <HAL_DMA_Init+0x234>)
 8008620:	f7fe ffea 	bl	80075f8 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	69db      	ldr	r3, [r3, #28]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d007      	beq.n	800863c <HAL_DMA_Init+0x158>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	69db      	ldr	r3, [r3, #28]
 8008630:	2b20      	cmp	r3, #32
 8008632:	d003      	beq.n	800863c <HAL_DMA_Init+0x158>
 8008634:	21ab      	movs	r1, #171	@ 0xab
 8008636:	4838      	ldr	r0, [pc, #224]	@ (8008718 <HAL_DMA_Init+0x234>)
 8008638:	f7fe ffde 	bl	80075f8 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6a1b      	ldr	r3, [r3, #32]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d012      	beq.n	800866a <HAL_DMA_Init+0x186>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6a1b      	ldr	r3, [r3, #32]
 8008648:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800864c:	d00d      	beq.n	800866a <HAL_DMA_Init+0x186>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6a1b      	ldr	r3, [r3, #32]
 8008652:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008656:	d008      	beq.n	800866a <HAL_DMA_Init+0x186>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6a1b      	ldr	r3, [r3, #32]
 800865c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008660:	d003      	beq.n	800866a <HAL_DMA_Init+0x186>
 8008662:	21ac      	movs	r1, #172	@ 0xac
 8008664:	482c      	ldr	r0, [pc, #176]	@ (8008718 <HAL_DMA_Init+0x234>)
 8008666:	f7fe ffc7 	bl	80075f8 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d01f      	beq.n	80086b2 <HAL_DMA_Init+0x1ce>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	2b01      	cmp	r3, #1
 8008678:	d01b      	beq.n	80086b2 <HAL_DMA_Init+0x1ce>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	2b02      	cmp	r3, #2
 8008680:	d017      	beq.n	80086b2 <HAL_DMA_Init+0x1ce>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	2b03      	cmp	r3, #3
 8008688:	d013      	beq.n	80086b2 <HAL_DMA_Init+0x1ce>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	2b04      	cmp	r3, #4
 8008690:	d00f      	beq.n	80086b2 <HAL_DMA_Init+0x1ce>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	2b05      	cmp	r3, #5
 8008698:	d00b      	beq.n	80086b2 <HAL_DMA_Init+0x1ce>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	2b06      	cmp	r3, #6
 80086a0:	d007      	beq.n	80086b2 <HAL_DMA_Init+0x1ce>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	2b07      	cmp	r3, #7
 80086a8:	d003      	beq.n	80086b2 <HAL_DMA_Init+0x1ce>
 80086aa:	21ae      	movs	r1, #174	@ 0xae
 80086ac:	481a      	ldr	r0, [pc, #104]	@ (8008718 <HAL_DMA_Init+0x234>)
 80086ae:	f7fe ffa3 	bl	80075f8 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	461a      	mov	r2, r3
 80086b8:	4b18      	ldr	r3, [pc, #96]	@ (800871c <HAL_DMA_Init+0x238>)
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d836      	bhi.n	800872c <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	461a      	mov	r2, r3
 80086c4:	4b16      	ldr	r3, [pc, #88]	@ (8008720 <HAL_DMA_Init+0x23c>)
 80086c6:	4413      	add	r3, r2
 80086c8:	4a16      	ldr	r2, [pc, #88]	@ (8008724 <HAL_DMA_Init+0x240>)
 80086ca:	fba2 2303 	umull	r2, r3, r2, r3
 80086ce:	091b      	lsrs	r3, r3, #4
 80086d0:	009a      	lsls	r2, r3, #2
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	4a13      	ldr	r2, [pc, #76]	@ (8008728 <HAL_DMA_Init+0x244>)
 80086da:	641a      	str	r2, [r3, #64]	@ 0x40
 80086dc:	e035      	b.n	800874a <HAL_DMA_Init+0x266>
 80086de:	bf00      	nop
 80086e0:	40020008 	.word	0x40020008
 80086e4:	4002001c 	.word	0x4002001c
 80086e8:	40020030 	.word	0x40020030
 80086ec:	40020044 	.word	0x40020044
 80086f0:	40020058 	.word	0x40020058
 80086f4:	4002006c 	.word	0x4002006c
 80086f8:	40020080 	.word	0x40020080
 80086fc:	40020408 	.word	0x40020408
 8008700:	4002041c 	.word	0x4002041c
 8008704:	40020430 	.word	0x40020430
 8008708:	40020444 	.word	0x40020444
 800870c:	40020458 	.word	0x40020458
 8008710:	4002046c 	.word	0x4002046c
 8008714:	40020480 	.word	0x40020480
 8008718:	080122ac 	.word	0x080122ac
 800871c:	40020407 	.word	0x40020407
 8008720:	bffdfff8 	.word	0xbffdfff8
 8008724:	cccccccd 	.word	0xcccccccd
 8008728:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	461a      	mov	r2, r3
 8008732:	4b42      	ldr	r3, [pc, #264]	@ (800883c <HAL_DMA_Init+0x358>)
 8008734:	4413      	add	r3, r2
 8008736:	4a42      	ldr	r2, [pc, #264]	@ (8008840 <HAL_DMA_Init+0x35c>)
 8008738:	fba2 2303 	umull	r2, r3, r2, r3
 800873c:	091b      	lsrs	r3, r3, #4
 800873e:	009a      	lsls	r2, r3, #2
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	4a3f      	ldr	r2, [pc, #252]	@ (8008844 <HAL_DMA_Init+0x360>)
 8008748:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2202      	movs	r2, #2
 800874e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008760:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008764:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800876e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	691b      	ldr	r3, [r3, #16]
 8008774:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800877a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	699b      	ldr	r3, [r3, #24]
 8008780:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008786:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6a1b      	ldr	r3, [r3, #32]
 800878c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800878e:	68fa      	ldr	r2, [r7, #12]
 8008790:	4313      	orrs	r3, r2
 8008792:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80087a4:	d039      	beq.n	800881a <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087aa:	4a27      	ldr	r2, [pc, #156]	@ (8008848 <HAL_DMA_Init+0x364>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d11a      	bne.n	80087e6 <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80087b0:	4b26      	ldr	r3, [pc, #152]	@ (800884c <HAL_DMA_Init+0x368>)
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087b8:	f003 031c 	and.w	r3, r3, #28
 80087bc:	210f      	movs	r1, #15
 80087be:	fa01 f303 	lsl.w	r3, r1, r3
 80087c2:	43db      	mvns	r3, r3
 80087c4:	4921      	ldr	r1, [pc, #132]	@ (800884c <HAL_DMA_Init+0x368>)
 80087c6:	4013      	ands	r3, r2
 80087c8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80087ca:	4b20      	ldr	r3, [pc, #128]	@ (800884c <HAL_DMA_Init+0x368>)
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6859      	ldr	r1, [r3, #4]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087d6:	f003 031c 	and.w	r3, r3, #28
 80087da:	fa01 f303 	lsl.w	r3, r1, r3
 80087de:	491b      	ldr	r1, [pc, #108]	@ (800884c <HAL_DMA_Init+0x368>)
 80087e0:	4313      	orrs	r3, r2
 80087e2:	600b      	str	r3, [r1, #0]
 80087e4:	e019      	b.n	800881a <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80087e6:	4b1a      	ldr	r3, [pc, #104]	@ (8008850 <HAL_DMA_Init+0x36c>)
 80087e8:	681a      	ldr	r2, [r3, #0]
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087ee:	f003 031c 	and.w	r3, r3, #28
 80087f2:	210f      	movs	r1, #15
 80087f4:	fa01 f303 	lsl.w	r3, r1, r3
 80087f8:	43db      	mvns	r3, r3
 80087fa:	4915      	ldr	r1, [pc, #84]	@ (8008850 <HAL_DMA_Init+0x36c>)
 80087fc:	4013      	ands	r3, r2
 80087fe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8008800:	4b13      	ldr	r3, [pc, #76]	@ (8008850 <HAL_DMA_Init+0x36c>)
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6859      	ldr	r1, [r3, #4]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800880c:	f003 031c 	and.w	r3, r3, #28
 8008810:	fa01 f303 	lsl.w	r3, r1, r3
 8008814:	490e      	ldr	r1, [pc, #56]	@ (8008850 <HAL_DMA_Init+0x36c>)
 8008816:	4313      	orrs	r3, r2
 8008818:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2201      	movs	r2, #1
 8008824:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2200      	movs	r2, #0
 800882c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008830:	2300      	movs	r3, #0
}
 8008832:	4618      	mov	r0, r3
 8008834:	3710      	adds	r7, #16
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}
 800883a:	bf00      	nop
 800883c:	bffdfbf8 	.word	0xbffdfbf8
 8008840:	cccccccd 	.word	0xcccccccd
 8008844:	40020400 	.word	0x40020400
 8008848:	40020000 	.word	0x40020000
 800884c:	400200a8 	.word	0x400200a8
 8008850:	400204a8 	.word	0x400204a8

08008854 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b086      	sub	sp, #24
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
 8008860:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008862:	2300      	movs	r3, #0
 8008864:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d003      	beq.n	8008874 <HAL_DMA_Start_IT+0x20>
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008872:	d304      	bcc.n	800887e <HAL_DMA_Start_IT+0x2a>
 8008874:	f240 11df 	movw	r1, #479	@ 0x1df
 8008878:	482c      	ldr	r0, [pc, #176]	@ (800892c <HAL_DMA_Start_IT+0xd8>)
 800887a:	f7fe febd 	bl	80075f8 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008884:	2b01      	cmp	r3, #1
 8008886:	d101      	bne.n	800888c <HAL_DMA_Start_IT+0x38>
 8008888:	2302      	movs	r3, #2
 800888a:	e04b      	b.n	8008924 <HAL_DMA_Start_IT+0xd0>
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800889a:	b2db      	uxtb	r3, r3
 800889c:	2b01      	cmp	r3, #1
 800889e:	d13a      	bne.n	8008916 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2202      	movs	r2, #2
 80088a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2200      	movs	r2, #0
 80088ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	681a      	ldr	r2, [r3, #0]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f022 0201 	bic.w	r2, r2, #1
 80088bc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	68b9      	ldr	r1, [r7, #8]
 80088c4:	68f8      	ldr	r0, [r7, #12]
 80088c6:	f000 f923 	bl	8008b10 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d008      	beq.n	80088e4 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	681a      	ldr	r2, [r3, #0]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f042 020e 	orr.w	r2, r2, #14
 80088e0:	601a      	str	r2, [r3, #0]
 80088e2:	e00f      	b.n	8008904 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f022 0204 	bic.w	r2, r2, #4
 80088f2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f042 020a 	orr.w	r2, r2, #10
 8008902:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f042 0201 	orr.w	r2, r2, #1
 8008912:	601a      	str	r2, [r3, #0]
 8008914:	e005      	b.n	8008922 <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2200      	movs	r2, #0
 800891a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800891e:	2302      	movs	r3, #2
 8008920:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008922:	7dfb      	ldrb	r3, [r7, #23]
}
 8008924:	4618      	mov	r0, r3
 8008926:	3718      	adds	r7, #24
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}
 800892c:	080122ac 	.word	0x080122ac

08008930 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008938:	2300      	movs	r3, #0
 800893a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008942:	b2db      	uxtb	r3, r3
 8008944:	2b02      	cmp	r3, #2
 8008946:	d005      	beq.n	8008954 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2204      	movs	r2, #4
 800894c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800894e:	2301      	movs	r3, #1
 8008950:	73fb      	strb	r3, [r7, #15]
 8008952:	e029      	b.n	80089a8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f022 020e 	bic.w	r2, r2, #14
 8008962:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	681a      	ldr	r2, [r3, #0]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f022 0201 	bic.w	r2, r2, #1
 8008972:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008978:	f003 021c 	and.w	r2, r3, #28
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008980:	2101      	movs	r1, #1
 8008982:	fa01 f202 	lsl.w	r2, r1, r2
 8008986:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2201      	movs	r2, #1
 800898c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2200      	movs	r2, #0
 8008994:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800899c:	2b00      	cmp	r3, #0
 800899e:	d003      	beq.n	80089a8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	4798      	blx	r3
    }
  }
  return status;
 80089a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}

080089b2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80089b2:	b580      	push	{r7, lr}
 80089b4:	b084      	sub	sp, #16
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089ce:	f003 031c 	and.w	r3, r3, #28
 80089d2:	2204      	movs	r2, #4
 80089d4:	409a      	lsls	r2, r3
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	4013      	ands	r3, r2
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d026      	beq.n	8008a2c <HAL_DMA_IRQHandler+0x7a>
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	f003 0304 	and.w	r3, r3, #4
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d021      	beq.n	8008a2c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f003 0320 	and.w	r3, r3, #32
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d107      	bne.n	8008a06 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f022 0204 	bic.w	r2, r2, #4
 8008a04:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a0a:	f003 021c 	and.w	r2, r3, #28
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a12:	2104      	movs	r1, #4
 8008a14:	fa01 f202 	lsl.w	r2, r1, r2
 8008a18:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d071      	beq.n	8008b06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008a2a:	e06c      	b.n	8008b06 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a30:	f003 031c 	and.w	r3, r3, #28
 8008a34:	2202      	movs	r2, #2
 8008a36:	409a      	lsls	r2, r3
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	4013      	ands	r3, r2
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d02e      	beq.n	8008a9e <HAL_DMA_IRQHandler+0xec>
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	f003 0302 	and.w	r3, r3, #2
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d029      	beq.n	8008a9e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f003 0320 	and.w	r3, r3, #32
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d10b      	bne.n	8008a70 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f022 020a 	bic.w	r2, r2, #10
 8008a66:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a74:	f003 021c 	and.w	r2, r3, #28
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a7c:	2102      	movs	r1, #2
 8008a7e:	fa01 f202 	lsl.w	r2, r1, r2
 8008a82:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2200      	movs	r2, #0
 8008a88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d038      	beq.n	8008b06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008a9c:	e033      	b.n	8008b06 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008aa2:	f003 031c 	and.w	r3, r3, #28
 8008aa6:	2208      	movs	r2, #8
 8008aa8:	409a      	lsls	r2, r3
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	4013      	ands	r3, r2
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d02a      	beq.n	8008b08 <HAL_DMA_IRQHandler+0x156>
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	f003 0308 	and.w	r3, r3, #8
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d025      	beq.n	8008b08 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	681a      	ldr	r2, [r3, #0]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f022 020e 	bic.w	r2, r2, #14
 8008aca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ad0:	f003 021c 	and.w	r2, r3, #28
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ad8:	2101      	movs	r1, #1
 8008ada:	fa01 f202 	lsl.w	r2, r1, r2
 8008ade:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2201      	movs	r2, #1
 8008aea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d004      	beq.n	8008b08 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008b06:	bf00      	nop
 8008b08:	bf00      	nop
}
 8008b0a:	3710      	adds	r7, #16
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bd80      	pop	{r7, pc}

08008b10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b085      	sub	sp, #20
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	60b9      	str	r1, [r7, #8]
 8008b1a:	607a      	str	r2, [r7, #4]
 8008b1c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b22:	f003 021c 	and.w	r2, r3, #28
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b2a:	2101      	movs	r1, #1
 8008b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8008b30:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	683a      	ldr	r2, [r7, #0]
 8008b38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	2b10      	cmp	r3, #16
 8008b40:	d108      	bne.n	8008b54 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	687a      	ldr	r2, [r7, #4]
 8008b48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68ba      	ldr	r2, [r7, #8]
 8008b50:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008b52:	e007      	b.n	8008b64 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	68ba      	ldr	r2, [r7, #8]
 8008b5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	60da      	str	r2, [r3, #12]
}
 8008b64:	bf00      	nop
 8008b66:	3714      	adds	r7, #20
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr

08008b70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b086      	sub	sp, #24
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008b84:	d01f      	beq.n	8008bc6 <HAL_GPIO_Init+0x56>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	4a3c      	ldr	r2, [pc, #240]	@ (8008c7c <HAL_GPIO_Init+0x10c>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d01b      	beq.n	8008bc6 <HAL_GPIO_Init+0x56>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4a3b      	ldr	r2, [pc, #236]	@ (8008c80 <HAL_GPIO_Init+0x110>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d017      	beq.n	8008bc6 <HAL_GPIO_Init+0x56>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	4a3a      	ldr	r2, [pc, #232]	@ (8008c84 <HAL_GPIO_Init+0x114>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d013      	beq.n	8008bc6 <HAL_GPIO_Init+0x56>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	4a39      	ldr	r2, [pc, #228]	@ (8008c88 <HAL_GPIO_Init+0x118>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d00f      	beq.n	8008bc6 <HAL_GPIO_Init+0x56>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	4a38      	ldr	r2, [pc, #224]	@ (8008c8c <HAL_GPIO_Init+0x11c>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d00b      	beq.n	8008bc6 <HAL_GPIO_Init+0x56>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	4a37      	ldr	r2, [pc, #220]	@ (8008c90 <HAL_GPIO_Init+0x120>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d007      	beq.n	8008bc6 <HAL_GPIO_Init+0x56>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	4a36      	ldr	r2, [pc, #216]	@ (8008c94 <HAL_GPIO_Init+0x124>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d003      	beq.n	8008bc6 <HAL_GPIO_Init+0x56>
 8008bbe:	21aa      	movs	r1, #170	@ 0xaa
 8008bc0:	4835      	ldr	r0, [pc, #212]	@ (8008c98 <HAL_GPIO_Init+0x128>)
 8008bc2:	f7fe fd19 	bl	80075f8 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	b29b      	uxth	r3, r3
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d004      	beq.n	8008bda <HAL_GPIO_Init+0x6a>
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bd8:	d303      	bcc.n	8008be2 <HAL_GPIO_Init+0x72>
 8008bda:	21ab      	movs	r1, #171	@ 0xab
 8008bdc:	482e      	ldr	r0, [pc, #184]	@ (8008c98 <HAL_GPIO_Init+0x128>)
 8008bde:	f7fe fd0b 	bl	80075f8 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	685b      	ldr	r3, [r3, #4]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	f000 823d 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	685b      	ldr	r3, [r3, #4]
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	f000 8238 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	2b11      	cmp	r3, #17
 8008bfc:	f000 8233 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	685b      	ldr	r3, [r3, #4]
 8008c04:	2b02      	cmp	r3, #2
 8008c06:	f000 822e 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	2b12      	cmp	r3, #18
 8008c10:	f000 8229 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8008c1c:	f000 8223 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8008c28:	f000 821d 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	685b      	ldr	r3, [r3, #4]
 8008c30:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8008c34:	f000 8217 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8008c40:	f000 8211 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	685b      	ldr	r3, [r3, #4]
 8008c48:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8008c4c:	f000 820b 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8008c58:	f000 8205 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	2b03      	cmp	r3, #3
 8008c62:	f000 8200 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	2b0b      	cmp	r3, #11
 8008c6c:	f000 81fb 	beq.w	8009066 <HAL_GPIO_Init+0x4f6>
 8008c70:	21ac      	movs	r1, #172	@ 0xac
 8008c72:	4809      	ldr	r0, [pc, #36]	@ (8008c98 <HAL_GPIO_Init+0x128>)
 8008c74:	f7fe fcc0 	bl	80075f8 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008c78:	e1f5      	b.n	8009066 <HAL_GPIO_Init+0x4f6>
 8008c7a:	bf00      	nop
 8008c7c:	48000400 	.word	0x48000400
 8008c80:	48000800 	.word	0x48000800
 8008c84:	48000c00 	.word	0x48000c00
 8008c88:	48001000 	.word	0x48001000
 8008c8c:	48001400 	.word	0x48001400
 8008c90:	48001800 	.word	0x48001800
 8008c94:	48001c00 	.word	0x48001c00
 8008c98:	080122e4 	.word	0x080122e4
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	681a      	ldr	r2, [r3, #0]
 8008ca0:	2101      	movs	r1, #1
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8008ca8:	4013      	ands	r3, r2
 8008caa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	f000 81d6 	beq.w	8009060 <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	f003 0303 	and.w	r3, r3, #3
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d005      	beq.n	8008ccc <HAL_GPIO_Init+0x15c>
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	f003 0303 	and.w	r3, r3, #3
 8008cc8:	2b02      	cmp	r3, #2
 8008cca:	d144      	bne.n	8008d56 <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	68db      	ldr	r3, [r3, #12]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d00f      	beq.n	8008cf4 <HAL_GPIO_Init+0x184>
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	68db      	ldr	r3, [r3, #12]
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d00b      	beq.n	8008cf4 <HAL_GPIO_Init+0x184>
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	68db      	ldr	r3, [r3, #12]
 8008ce0:	2b02      	cmp	r3, #2
 8008ce2:	d007      	beq.n	8008cf4 <HAL_GPIO_Init+0x184>
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	68db      	ldr	r3, [r3, #12]
 8008ce8:	2b03      	cmp	r3, #3
 8008cea:	d003      	beq.n	8008cf4 <HAL_GPIO_Init+0x184>
 8008cec:	21bb      	movs	r1, #187	@ 0xbb
 8008cee:	489c      	ldr	r0, [pc, #624]	@ (8008f60 <HAL_GPIO_Init+0x3f0>)
 8008cf0:	f7fe fc82 	bl	80075f8 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	689b      	ldr	r3, [r3, #8]
 8008cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	005b      	lsls	r3, r3, #1
 8008cfe:	2203      	movs	r2, #3
 8008d00:	fa02 f303 	lsl.w	r3, r2, r3
 8008d04:	43db      	mvns	r3, r3
 8008d06:	693a      	ldr	r2, [r7, #16]
 8008d08:	4013      	ands	r3, r2
 8008d0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	68da      	ldr	r2, [r3, #12]
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	005b      	lsls	r3, r3, #1
 8008d14:	fa02 f303 	lsl.w	r3, r2, r3
 8008d18:	693a      	ldr	r2, [r7, #16]
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	693a      	ldr	r2, [r7, #16]
 8008d22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d32:	43db      	mvns	r3, r3
 8008d34:	693a      	ldr	r2, [r7, #16]
 8008d36:	4013      	ands	r3, r2
 8008d38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	091b      	lsrs	r3, r3, #4
 8008d40:	f003 0201 	and.w	r2, r3, #1
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	fa02 f303 	lsl.w	r3, r2, r3
 8008d4a:	693a      	ldr	r2, [r7, #16]
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	693a      	ldr	r2, [r7, #16]
 8008d54:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	f003 0303 	and.w	r3, r3, #3
 8008d5e:	2b03      	cmp	r3, #3
 8008d60:	d118      	bne.n	8008d94 <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8008d68:	2201      	movs	r2, #1
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d70:	43db      	mvns	r3, r3
 8008d72:	693a      	ldr	r2, [r7, #16]
 8008d74:	4013      	ands	r3, r2
 8008d76:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	08db      	lsrs	r3, r3, #3
 8008d7e:	f003 0201 	and.w	r2, r3, #1
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	fa02 f303 	lsl.w	r3, r2, r3
 8008d88:	693a      	ldr	r2, [r7, #16]
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	693a      	ldr	r2, [r7, #16]
 8008d92:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	f003 0303 	and.w	r3, r3, #3
 8008d9c:	2b03      	cmp	r3, #3
 8008d9e:	d027      	beq.n	8008df0 <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	689b      	ldr	r3, [r3, #8]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d00b      	beq.n	8008dc0 <HAL_GPIO_Init+0x250>
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d007      	beq.n	8008dc0 <HAL_GPIO_Init+0x250>
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	689b      	ldr	r3, [r3, #8]
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d003      	beq.n	8008dc0 <HAL_GPIO_Init+0x250>
 8008db8:	21dc      	movs	r1, #220	@ 0xdc
 8008dba:	4869      	ldr	r0, [pc, #420]	@ (8008f60 <HAL_GPIO_Init+0x3f0>)
 8008dbc:	f7fe fc1c 	bl	80075f8 <assert_failed>

        temp = GPIOx->PUPDR;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	68db      	ldr	r3, [r3, #12]
 8008dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	005b      	lsls	r3, r3, #1
 8008dca:	2203      	movs	r2, #3
 8008dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd0:	43db      	mvns	r3, r3
 8008dd2:	693a      	ldr	r2, [r7, #16]
 8008dd4:	4013      	ands	r3, r2
 8008dd6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	689a      	ldr	r2, [r3, #8]
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	005b      	lsls	r3, r3, #1
 8008de0:	fa02 f303 	lsl.w	r3, r2, r3
 8008de4:	693a      	ldr	r2, [r7, #16]
 8008de6:	4313      	orrs	r3, r2
 8008de8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	693a      	ldr	r2, [r7, #16]
 8008dee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	f003 0303 	and.w	r3, r3, #3
 8008df8:	2b02      	cmp	r3, #2
 8008dfa:	d14f      	bne.n	8008e9c <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008e02:	d01f      	beq.n	8008e44 <HAL_GPIO_Init+0x2d4>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	4a57      	ldr	r2, [pc, #348]	@ (8008f64 <HAL_GPIO_Init+0x3f4>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d01b      	beq.n	8008e44 <HAL_GPIO_Init+0x2d4>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	4a56      	ldr	r2, [pc, #344]	@ (8008f68 <HAL_GPIO_Init+0x3f8>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d017      	beq.n	8008e44 <HAL_GPIO_Init+0x2d4>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	4a55      	ldr	r2, [pc, #340]	@ (8008f6c <HAL_GPIO_Init+0x3fc>)
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d013      	beq.n	8008e44 <HAL_GPIO_Init+0x2d4>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	4a54      	ldr	r2, [pc, #336]	@ (8008f70 <HAL_GPIO_Init+0x400>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d00f      	beq.n	8008e44 <HAL_GPIO_Init+0x2d4>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	4a53      	ldr	r2, [pc, #332]	@ (8008f74 <HAL_GPIO_Init+0x404>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d00b      	beq.n	8008e44 <HAL_GPIO_Init+0x2d4>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	4a52      	ldr	r2, [pc, #328]	@ (8008f78 <HAL_GPIO_Init+0x408>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d007      	beq.n	8008e44 <HAL_GPIO_Init+0x2d4>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	4a51      	ldr	r2, [pc, #324]	@ (8008f7c <HAL_GPIO_Init+0x40c>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d003      	beq.n	8008e44 <HAL_GPIO_Init+0x2d4>
 8008e3c:	21e8      	movs	r1, #232	@ 0xe8
 8008e3e:	4848      	ldr	r0, [pc, #288]	@ (8008f60 <HAL_GPIO_Init+0x3f0>)
 8008e40:	f7fe fbda 	bl	80075f8 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	691b      	ldr	r3, [r3, #16]
 8008e48:	2b0f      	cmp	r3, #15
 8008e4a:	d903      	bls.n	8008e54 <HAL_GPIO_Init+0x2e4>
 8008e4c:	21e9      	movs	r1, #233	@ 0xe9
 8008e4e:	4844      	ldr	r0, [pc, #272]	@ (8008f60 <HAL_GPIO_Init+0x3f0>)
 8008e50:	f7fe fbd2 	bl	80075f8 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	08da      	lsrs	r2, r3, #3
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	3208      	adds	r2, #8
 8008e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e60:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	f003 0307 	and.w	r3, r3, #7
 8008e68:	009b      	lsls	r3, r3, #2
 8008e6a:	220f      	movs	r2, #15
 8008e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e70:	43db      	mvns	r3, r3
 8008e72:	693a      	ldr	r2, [r7, #16]
 8008e74:	4013      	ands	r3, r2
 8008e76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	691a      	ldr	r2, [r3, #16]
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	f003 0307 	and.w	r3, r3, #7
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	fa02 f303 	lsl.w	r3, r2, r3
 8008e88:	693a      	ldr	r2, [r7, #16]
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	08da      	lsrs	r2, r3, #3
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	3208      	adds	r2, #8
 8008e96:	6939      	ldr	r1, [r7, #16]
 8008e98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	005b      	lsls	r3, r3, #1
 8008ea6:	2203      	movs	r2, #3
 8008ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8008eac:	43db      	mvns	r3, r3
 8008eae:	693a      	ldr	r2, [r7, #16]
 8008eb0:	4013      	ands	r3, r2
 8008eb2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	f003 0203 	and.w	r2, r3, #3
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	005b      	lsls	r3, r3, #1
 8008ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ec4:	693a      	ldr	r2, [r7, #16]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	693a      	ldr	r2, [r7, #16]
 8008ece:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	f000 80c1 	beq.w	8009060 <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008ede:	4b28      	ldr	r3, [pc, #160]	@ (8008f80 <HAL_GPIO_Init+0x410>)
 8008ee0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ee2:	4a27      	ldr	r2, [pc, #156]	@ (8008f80 <HAL_GPIO_Init+0x410>)
 8008ee4:	f043 0301 	orr.w	r3, r3, #1
 8008ee8:	6613      	str	r3, [r2, #96]	@ 0x60
 8008eea:	4b25      	ldr	r3, [pc, #148]	@ (8008f80 <HAL_GPIO_Init+0x410>)
 8008eec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008eee:	f003 0301 	and.w	r3, r3, #1
 8008ef2:	60bb      	str	r3, [r7, #8]
 8008ef4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8008ef6:	4a23      	ldr	r2, [pc, #140]	@ (8008f84 <HAL_GPIO_Init+0x414>)
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	089b      	lsrs	r3, r3, #2
 8008efc:	3302      	adds	r3, #2
 8008efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f02:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008f04:	697b      	ldr	r3, [r7, #20]
 8008f06:	f003 0303 	and.w	r3, r3, #3
 8008f0a:	009b      	lsls	r3, r3, #2
 8008f0c:	220f      	movs	r2, #15
 8008f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008f12:	43db      	mvns	r3, r3
 8008f14:	693a      	ldr	r2, [r7, #16]
 8008f16:	4013      	ands	r3, r2
 8008f18:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008f20:	d03a      	beq.n	8008f98 <HAL_GPIO_Init+0x428>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	4a0f      	ldr	r2, [pc, #60]	@ (8008f64 <HAL_GPIO_Init+0x3f4>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d034      	beq.n	8008f94 <HAL_GPIO_Init+0x424>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	4a0e      	ldr	r2, [pc, #56]	@ (8008f68 <HAL_GPIO_Init+0x3f8>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d02e      	beq.n	8008f90 <HAL_GPIO_Init+0x420>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	4a0d      	ldr	r2, [pc, #52]	@ (8008f6c <HAL_GPIO_Init+0x3fc>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d028      	beq.n	8008f8c <HAL_GPIO_Init+0x41c>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	4a0c      	ldr	r2, [pc, #48]	@ (8008f70 <HAL_GPIO_Init+0x400>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d022      	beq.n	8008f88 <HAL_GPIO_Init+0x418>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	4a0b      	ldr	r2, [pc, #44]	@ (8008f74 <HAL_GPIO_Init+0x404>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d007      	beq.n	8008f5a <HAL_GPIO_Init+0x3ea>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8008f78 <HAL_GPIO_Init+0x408>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d101      	bne.n	8008f56 <HAL_GPIO_Init+0x3e6>
 8008f52:	2306      	movs	r3, #6
 8008f54:	e021      	b.n	8008f9a <HAL_GPIO_Init+0x42a>
 8008f56:	2307      	movs	r3, #7
 8008f58:	e01f      	b.n	8008f9a <HAL_GPIO_Init+0x42a>
 8008f5a:	2305      	movs	r3, #5
 8008f5c:	e01d      	b.n	8008f9a <HAL_GPIO_Init+0x42a>
 8008f5e:	bf00      	nop
 8008f60:	080122e4 	.word	0x080122e4
 8008f64:	48000400 	.word	0x48000400
 8008f68:	48000800 	.word	0x48000800
 8008f6c:	48000c00 	.word	0x48000c00
 8008f70:	48001000 	.word	0x48001000
 8008f74:	48001400 	.word	0x48001400
 8008f78:	48001800 	.word	0x48001800
 8008f7c:	48001c00 	.word	0x48001c00
 8008f80:	40021000 	.word	0x40021000
 8008f84:	40010000 	.word	0x40010000
 8008f88:	2304      	movs	r3, #4
 8008f8a:	e006      	b.n	8008f9a <HAL_GPIO_Init+0x42a>
 8008f8c:	2303      	movs	r3, #3
 8008f8e:	e004      	b.n	8008f9a <HAL_GPIO_Init+0x42a>
 8008f90:	2302      	movs	r3, #2
 8008f92:	e002      	b.n	8008f9a <HAL_GPIO_Init+0x42a>
 8008f94:	2301      	movs	r3, #1
 8008f96:	e000      	b.n	8008f9a <HAL_GPIO_Init+0x42a>
 8008f98:	2300      	movs	r3, #0
 8008f9a:	697a      	ldr	r2, [r7, #20]
 8008f9c:	f002 0203 	and.w	r2, r2, #3
 8008fa0:	0092      	lsls	r2, r2, #2
 8008fa2:	4093      	lsls	r3, r2
 8008fa4:	693a      	ldr	r2, [r7, #16]
 8008fa6:	4313      	orrs	r3, r2
 8008fa8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008faa:	4935      	ldr	r1, [pc, #212]	@ (8009080 <HAL_GPIO_Init+0x510>)
 8008fac:	697b      	ldr	r3, [r7, #20]
 8008fae:	089b      	lsrs	r3, r3, #2
 8008fb0:	3302      	adds	r3, #2
 8008fb2:	693a      	ldr	r2, [r7, #16]
 8008fb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008fb8:	4b32      	ldr	r3, [pc, #200]	@ (8009084 <HAL_GPIO_Init+0x514>)
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	43db      	mvns	r3, r3
 8008fc2:	693a      	ldr	r2, [r7, #16]
 8008fc4:	4013      	ands	r3, r2
 8008fc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d003      	beq.n	8008fdc <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 8008fd4:	693a      	ldr	r2, [r7, #16]
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	4313      	orrs	r3, r2
 8008fda:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008fdc:	4a29      	ldr	r2, [pc, #164]	@ (8009084 <HAL_GPIO_Init+0x514>)
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008fe2:	4b28      	ldr	r3, [pc, #160]	@ (8009084 <HAL_GPIO_Init+0x514>)
 8008fe4:	68db      	ldr	r3, [r3, #12]
 8008fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	43db      	mvns	r3, r3
 8008fec:	693a      	ldr	r2, [r7, #16]
 8008fee:	4013      	ands	r3, r2
 8008ff0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	685b      	ldr	r3, [r3, #4]
 8008ff6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d003      	beq.n	8009006 <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 8008ffe:	693a      	ldr	r2, [r7, #16]
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	4313      	orrs	r3, r2
 8009004:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009006:	4a1f      	ldr	r2, [pc, #124]	@ (8009084 <HAL_GPIO_Init+0x514>)
 8009008:	693b      	ldr	r3, [r7, #16]
 800900a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800900c:	4b1d      	ldr	r3, [pc, #116]	@ (8009084 <HAL_GPIO_Init+0x514>)
 800900e:	685b      	ldr	r3, [r3, #4]
 8009010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	43db      	mvns	r3, r3
 8009016:	693a      	ldr	r2, [r7, #16]
 8009018:	4013      	ands	r3, r2
 800901a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009024:	2b00      	cmp	r3, #0
 8009026:	d003      	beq.n	8009030 <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 8009028:	693a      	ldr	r2, [r7, #16]
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	4313      	orrs	r3, r2
 800902e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009030:	4a14      	ldr	r2, [pc, #80]	@ (8009084 <HAL_GPIO_Init+0x514>)
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8009036:	4b13      	ldr	r3, [pc, #76]	@ (8009084 <HAL_GPIO_Init+0x514>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	43db      	mvns	r3, r3
 8009040:	693a      	ldr	r2, [r7, #16]
 8009042:	4013      	ands	r3, r2
 8009044:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	685b      	ldr	r3, [r3, #4]
 800904a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800904e:	2b00      	cmp	r3, #0
 8009050:	d003      	beq.n	800905a <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 8009052:	693a      	ldr	r2, [r7, #16]
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	4313      	orrs	r3, r2
 8009058:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800905a:	4a0a      	ldr	r2, [pc, #40]	@ (8009084 <HAL_GPIO_Init+0x514>)
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	3301      	adds	r3, #1
 8009064:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	681a      	ldr	r2, [r3, #0]
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	fa22 f303 	lsr.w	r3, r2, r3
 8009070:	2b00      	cmp	r3, #0
 8009072:	f47f ae13 	bne.w	8008c9c <HAL_GPIO_Init+0x12c>
  }
}
 8009076:	bf00      	nop
 8009078:	bf00      	nop
 800907a:	3718      	adds	r7, #24
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}
 8009080:	40010000 	.word	0x40010000
 8009084:	40010400 	.word	0x40010400

08009088 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b084      	sub	sp, #16
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
 8009090:	460b      	mov	r3, r1
 8009092:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8009094:	887b      	ldrh	r3, [r7, #2]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d104      	bne.n	80090a4 <HAL_GPIO_ReadPin+0x1c>
 800909a:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 800909e:	4809      	ldr	r0, [pc, #36]	@ (80090c4 <HAL_GPIO_ReadPin+0x3c>)
 80090a0:	f7fe faaa 	bl	80075f8 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	691a      	ldr	r2, [r3, #16]
 80090a8:	887b      	ldrh	r3, [r7, #2]
 80090aa:	4013      	ands	r3, r2
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d002      	beq.n	80090b6 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 80090b0:	2301      	movs	r3, #1
 80090b2:	73fb      	strb	r3, [r7, #15]
 80090b4:	e001      	b.n	80090ba <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80090b6:	2300      	movs	r3, #0
 80090b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80090ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3710      	adds	r7, #16
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}
 80090c4:	080122e4 	.word	0x080122e4

080090c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b082      	sub	sp, #8
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	460b      	mov	r3, r1
 80090d2:	807b      	strh	r3, [r7, #2]
 80090d4:	4613      	mov	r3, r2
 80090d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80090d8:	887b      	ldrh	r3, [r7, #2]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d104      	bne.n	80090e8 <HAL_GPIO_WritePin+0x20>
 80090de:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 80090e2:	480e      	ldr	r0, [pc, #56]	@ (800911c <HAL_GPIO_WritePin+0x54>)
 80090e4:	f7fe fa88 	bl	80075f8 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80090e8:	787b      	ldrb	r3, [r7, #1]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d007      	beq.n	80090fe <HAL_GPIO_WritePin+0x36>
 80090ee:	787b      	ldrb	r3, [r7, #1]
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d004      	beq.n	80090fe <HAL_GPIO_WritePin+0x36>
 80090f4:	f240 11af 	movw	r1, #431	@ 0x1af
 80090f8:	4808      	ldr	r0, [pc, #32]	@ (800911c <HAL_GPIO_WritePin+0x54>)
 80090fa:	f7fe fa7d 	bl	80075f8 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80090fe:	787b      	ldrb	r3, [r7, #1]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d003      	beq.n	800910c <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009104:	887a      	ldrh	r2, [r7, #2]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800910a:	e002      	b.n	8009112 <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800910c:	887a      	ldrh	r2, [r7, #2]
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009112:	bf00      	nop
 8009114:	3708      	adds	r7, #8
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	080122e4 	.word	0x080122e4

08009120 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b084      	sub	sp, #16
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	460b      	mov	r3, r1
 800912a:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800912c:	887b      	ldrh	r3, [r7, #2]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d104      	bne.n	800913c <HAL_GPIO_TogglePin+0x1c>
 8009132:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 8009136:	480a      	ldr	r0, [pc, #40]	@ (8009160 <HAL_GPIO_TogglePin+0x40>)
 8009138:	f7fe fa5e 	bl	80075f8 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	695b      	ldr	r3, [r3, #20]
 8009140:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009142:	887a      	ldrh	r2, [r7, #2]
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	4013      	ands	r3, r2
 8009148:	041a      	lsls	r2, r3, #16
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	43d9      	mvns	r1, r3
 800914e:	887b      	ldrh	r3, [r7, #2]
 8009150:	400b      	ands	r3, r1
 8009152:	431a      	orrs	r2, r3
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	619a      	str	r2, [r3, #24]
}
 8009158:	bf00      	nop
 800915a:	3710      	adds	r7, #16
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}
 8009160:	080122e4 	.word	0x080122e4

08009164 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b082      	sub	sp, #8
 8009168:	af00      	add	r7, sp, #0
 800916a:	4603      	mov	r3, r0
 800916c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800916e:	4b08      	ldr	r3, [pc, #32]	@ (8009190 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009170:	695a      	ldr	r2, [r3, #20]
 8009172:	88fb      	ldrh	r3, [r7, #6]
 8009174:	4013      	ands	r3, r2
 8009176:	2b00      	cmp	r3, #0
 8009178:	d006      	beq.n	8009188 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800917a:	4a05      	ldr	r2, [pc, #20]	@ (8009190 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800917c:	88fb      	ldrh	r3, [r7, #6]
 800917e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009180:	88fb      	ldrh	r3, [r7, #6]
 8009182:	4618      	mov	r0, r3
 8009184:	f7fe f9c2 	bl	800750c <HAL_GPIO_EXTI_Callback>
  }
}
 8009188:	bf00      	nop
 800918a:	3708      	adds	r7, #8
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}
 8009190:	40010400 	.word	0x40010400

08009194 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d101      	bne.n	80091a6 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	e1f3      	b.n	800958e <HAL_LPTIM_Init+0x3fa>
  }

  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4a8e      	ldr	r2, [pc, #568]	@ (80093e4 <HAL_LPTIM_Init+0x250>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d008      	beq.n	80091c2 <HAL_LPTIM_Init+0x2e>
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	4a8c      	ldr	r2, [pc, #560]	@ (80093e8 <HAL_LPTIM_Init+0x254>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d003      	beq.n	80091c2 <HAL_LPTIM_Init+0x2e>
 80091ba:	21fc      	movs	r1, #252	@ 0xfc
 80091bc:	488b      	ldr	r0, [pc, #556]	@ (80093ec <HAL_LPTIM_Init+0x258>)
 80091be:	f7fe fa1b 	bl	80075f8 <assert_failed>

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	685b      	ldr	r3, [r3, #4]
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d007      	beq.n	80091da <HAL_LPTIM_Init+0x46>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	685b      	ldr	r3, [r3, #4]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d003      	beq.n	80091da <HAL_LPTIM_Init+0x46>
 80091d2:	21fe      	movs	r1, #254	@ 0xfe
 80091d4:	4885      	ldr	r0, [pc, #532]	@ (80093ec <HAL_LPTIM_Init+0x258>)
 80091d6:	f7fe fa0f 	bl	80075f8 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	689b      	ldr	r3, [r3, #8]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d026      	beq.n	8009230 <HAL_LPTIM_Init+0x9c>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091ea:	d021      	beq.n	8009230 <HAL_LPTIM_Init+0x9c>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091f4:	d01c      	beq.n	8009230 <HAL_LPTIM_Init+0x9c>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	689b      	ldr	r3, [r3, #8]
 80091fa:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80091fe:	d017      	beq.n	8009230 <HAL_LPTIM_Init+0x9c>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	689b      	ldr	r3, [r3, #8]
 8009204:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009208:	d012      	beq.n	8009230 <HAL_LPTIM_Init+0x9c>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	689b      	ldr	r3, [r3, #8]
 800920e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8009212:	d00d      	beq.n	8009230 <HAL_LPTIM_Init+0x9c>
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800921c:	d008      	beq.n	8009230 <HAL_LPTIM_Init+0x9c>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	689b      	ldr	r3, [r3, #8]
 8009222:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8009226:	d003      	beq.n	8009230 <HAL_LPTIM_Init+0x9c>
 8009228:	21ff      	movs	r1, #255	@ 0xff
 800922a:	4870      	ldr	r0, [pc, #448]	@ (80093ec <HAL_LPTIM_Init+0x258>)
 800922c:	f7fe f9e4 	bl	80075f8 <assert_failed>
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	2b01      	cmp	r3, #1
 8009236:	d004      	beq.n	8009242 <HAL_LPTIM_Init+0xae>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800923c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009240:	d125      	bne.n	800928e <HAL_LPTIM_Init+0xfa>
  {
    assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	68db      	ldr	r3, [r3, #12]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d00c      	beq.n	8009264 <HAL_LPTIM_Init+0xd0>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	68db      	ldr	r3, [r3, #12]
 800924e:	2b02      	cmp	r3, #2
 8009250:	d008      	beq.n	8009264 <HAL_LPTIM_Init+0xd0>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	2b04      	cmp	r3, #4
 8009258:	d004      	beq.n	8009264 <HAL_LPTIM_Init+0xd0>
 800925a:	f240 1103 	movw	r1, #259	@ 0x103
 800925e:	4863      	ldr	r0, [pc, #396]	@ (80093ec <HAL_LPTIM_Init+0x258>)
 8009260:	f7fe f9ca 	bl	80075f8 <assert_failed>
    assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime));
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	691b      	ldr	r3, [r3, #16]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d010      	beq.n	800928e <HAL_LPTIM_Init+0xfa>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	691b      	ldr	r3, [r3, #16]
 8009270:	2b08      	cmp	r3, #8
 8009272:	d00c      	beq.n	800928e <HAL_LPTIM_Init+0xfa>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	691b      	ldr	r3, [r3, #16]
 8009278:	2b10      	cmp	r3, #16
 800927a:	d008      	beq.n	800928e <HAL_LPTIM_Init+0xfa>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	691b      	ldr	r3, [r3, #16]
 8009280:	2b18      	cmp	r3, #24
 8009282:	d004      	beq.n	800928e <HAL_LPTIM_Init+0xfa>
 8009284:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8009288:	4858      	ldr	r0, [pc, #352]	@ (80093ec <HAL_LPTIM_Init+0x258>)
 800928a:	f7fe f9b5 	bl	80075f8 <assert_failed>
  }
  assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source));
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	695b      	ldr	r3, [r3, #20]
 8009292:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009296:	4293      	cmp	r3, r2
 8009298:	d02b      	beq.n	80092f2 <HAL_LPTIM_Init+0x15e>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	695b      	ldr	r3, [r3, #20]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d027      	beq.n	80092f2 <HAL_LPTIM_Init+0x15e>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	695b      	ldr	r3, [r3, #20]
 80092a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092aa:	d022      	beq.n	80092f2 <HAL_LPTIM_Init+0x15e>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	695b      	ldr	r3, [r3, #20]
 80092b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80092b4:	d01d      	beq.n	80092f2 <HAL_LPTIM_Init+0x15e>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	695b      	ldr	r3, [r3, #20]
 80092ba:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80092be:	d018      	beq.n	80092f2 <HAL_LPTIM_Init+0x15e>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	695b      	ldr	r3, [r3, #20]
 80092c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80092c8:	d013      	beq.n	80092f2 <HAL_LPTIM_Init+0x15e>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	695b      	ldr	r3, [r3, #20]
 80092ce:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80092d2:	d00e      	beq.n	80092f2 <HAL_LPTIM_Init+0x15e>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	695b      	ldr	r3, [r3, #20]
 80092d8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80092dc:	d009      	beq.n	80092f2 <HAL_LPTIM_Init+0x15e>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	695b      	ldr	r3, [r3, #20]
 80092e2:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 80092e6:	d004      	beq.n	80092f2 <HAL_LPTIM_Init+0x15e>
 80092e8:	f44f 7183 	mov.w	r1, #262	@ 0x106
 80092ec:	483f      	ldr	r0, [pc, #252]	@ (80093ec <HAL_LPTIM_Init+0x258>)
 80092ee:	f7fe f983 	bl	80075f8 <assert_failed>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	695b      	ldr	r3, [r3, #20]
 80092f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d028      	beq.n	8009350 <HAL_LPTIM_Init+0x1bc>
  {
    assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge));
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	699b      	ldr	r3, [r3, #24]
 8009302:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009306:	d00e      	beq.n	8009326 <HAL_LPTIM_Init+0x192>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	699b      	ldr	r3, [r3, #24]
 800930c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009310:	d009      	beq.n	8009326 <HAL_LPTIM_Init+0x192>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	699b      	ldr	r3, [r3, #24]
 8009316:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800931a:	d004      	beq.n	8009326 <HAL_LPTIM_Init+0x192>
 800931c:	f240 1109 	movw	r1, #265	@ 0x109
 8009320:	4832      	ldr	r0, [pc, #200]	@ (80093ec <HAL_LPTIM_Init+0x258>)
 8009322:	f7fe f969 	bl	80075f8 <assert_failed>
    assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime));
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	69db      	ldr	r3, [r3, #28]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d010      	beq.n	8009350 <HAL_LPTIM_Init+0x1bc>
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	69db      	ldr	r3, [r3, #28]
 8009332:	2b40      	cmp	r3, #64	@ 0x40
 8009334:	d00c      	beq.n	8009350 <HAL_LPTIM_Init+0x1bc>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	69db      	ldr	r3, [r3, #28]
 800933a:	2b80      	cmp	r3, #128	@ 0x80
 800933c:	d008      	beq.n	8009350 <HAL_LPTIM_Init+0x1bc>
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	69db      	ldr	r3, [r3, #28]
 8009342:	2bc0      	cmp	r3, #192	@ 0xc0
 8009344:	d004      	beq.n	8009350 <HAL_LPTIM_Init+0x1bc>
 8009346:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800934a:	4828      	ldr	r0, [pc, #160]	@ (80093ec <HAL_LPTIM_Init+0x258>)
 800934c:	f7fe f954 	bl	80075f8 <assert_failed>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6a1b      	ldr	r3, [r3, #32]
 8009354:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009358:	d008      	beq.n	800936c <HAL_LPTIM_Init+0x1d8>
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6a1b      	ldr	r3, [r3, #32]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d004      	beq.n	800936c <HAL_LPTIM_Init+0x1d8>
 8009362:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8009366:	4821      	ldr	r0, [pc, #132]	@ (80093ec <HAL_LPTIM_Init+0x258>)
 8009368:	f7fe f946 	bl	80075f8 <assert_failed>
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009370:	2b00      	cmp	r3, #0
 8009372:	d009      	beq.n	8009388 <HAL_LPTIM_Init+0x1f4>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009378:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800937c:	d004      	beq.n	8009388 <HAL_LPTIM_Init+0x1f4>
 800937e:	f240 110d 	movw	r1, #269	@ 0x10d
 8009382:	481a      	ldr	r0, [pc, #104]	@ (80093ec <HAL_LPTIM_Init+0x258>)
 8009384:	f7fe f938 	bl	80075f8 <assert_failed>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800938c:	2b00      	cmp	r3, #0
 800938e:	d009      	beq.n	80093a4 <HAL_LPTIM_Init+0x210>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009394:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009398:	d004      	beq.n	80093a4 <HAL_LPTIM_Init+0x210>
 800939a:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 800939e:	4813      	ldr	r0, [pc, #76]	@ (80093ec <HAL_LPTIM_Init+0x258>)
 80093a0:	f7fe f92a 	bl	80075f8 <assert_failed>
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80093aa:	b2db      	uxtb	r3, r3
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d106      	bne.n	80093be <HAL_LPTIM_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f7fd ff89 	bl	80072d0 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2202      	movs	r2, #2
 80093c2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	68db      	ldr	r3, [r3, #12]
 80093cc:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	685b      	ldr	r3, [r3, #4]
 80093d2:	2b01      	cmp	r3, #1
 80093d4:	d00c      	beq.n	80093f0 <HAL_LPTIM_Init+0x25c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80093de:	d10b      	bne.n	80093f8 <HAL_LPTIM_Init+0x264>
 80093e0:	e006      	b.n	80093f0 <HAL_LPTIM_Init+0x25c>
 80093e2:	bf00      	nop
 80093e4:	40007c00 	.word	0x40007c00
 80093e8:	40009400 	.word	0x40009400
 80093ec:	08012320 	.word	0x08012320
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	f023 031e 	bic.w	r3, r3, #30
 80093f6:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	695b      	ldr	r3, [r3, #20]
 80093fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009400:	4293      	cmp	r3, r2
 8009402:	d005      	beq.n	8009410 <HAL_LPTIM_Init+0x27c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800940a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800940e:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8009410:	68fa      	ldr	r2, [r7, #12]
 8009412:	4b61      	ldr	r3, [pc, #388]	@ (8009598 <HAL_LPTIM_Init+0x404>)
 8009414:	4013      	ands	r3, r2
 8009416:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8009420:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8009426:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 800942c:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8009432:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8009434:	68fa      	ldr	r2, [r7, #12]
 8009436:	4313      	orrs	r3, r2
 8009438:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	685b      	ldr	r3, [r3, #4]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d107      	bne.n	8009452 <HAL_LPTIM_Init+0x2be>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800944a:	4313      	orrs	r3, r2
 800944c:	68fa      	ldr	r2, [r7, #12]
 800944e:	4313      	orrs	r3, r2
 8009450:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	2b01      	cmp	r3, #1
 8009458:	d004      	beq.n	8009464 <HAL_LPTIM_Init+0x2d0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800945e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009462:	d107      	bne.n	8009474 <HAL_LPTIM_Init+0x2e0>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800946c:	4313      	orrs	r3, r2
 800946e:	68fa      	ldr	r2, [r7, #12]
 8009470:	4313      	orrs	r3, r2
 8009472:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	695b      	ldr	r3, [r3, #20]
 8009478:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800947c:	4293      	cmp	r3, r2
 800947e:	d00a      	beq.n	8009496 <HAL_LPTIM_Init+0x302>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009488:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800948e:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009490:	68fa      	ldr	r2, [r7, #12]
 8009492:	4313      	orrs	r3, r2
 8009494:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	68fa      	ldr	r2, [r7, #12]
 800949c:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a3e      	ldr	r2, [pc, #248]	@ (800959c <HAL_LPTIM_Init+0x408>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d141      	bne.n	800952c <HAL_LPTIM_Init+0x398>
  {
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a3b      	ldr	r2, [pc, #236]	@ (800959c <HAL_LPTIM_Init+0x408>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d107      	bne.n	80094c2 <HAL_LPTIM_Init+0x32e>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d01d      	beq.n	80094f6 <HAL_LPTIM_Init+0x362>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094be:	2b01      	cmp	r3, #1
 80094c0:	d019      	beq.n	80094f6 <HAL_LPTIM_Init+0x362>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4a36      	ldr	r2, [pc, #216]	@ (80095a0 <HAL_LPTIM_Init+0x40c>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d10f      	bne.n	80094ec <HAL_LPTIM_Init+0x358>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d010      	beq.n	80094f6 <HAL_LPTIM_Init+0x362>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094d8:	2b01      	cmp	r3, #1
 80094da:	d00c      	beq.n	80094f6 <HAL_LPTIM_Init+0x362>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094e0:	2b02      	cmp	r3, #2
 80094e2:	d008      	beq.n	80094f6 <HAL_LPTIM_Init+0x362>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094e8:	2b03      	cmp	r3, #3
 80094ea:	d004      	beq.n	80094f6 <HAL_LPTIM_Init+0x362>
 80094ec:	f240 117f 	movw	r1, #383	@ 0x17f
 80094f0:	482c      	ldr	r0, [pc, #176]	@ (80095a4 <HAL_LPTIM_Init+0x410>)
 80094f2:	f7fe f881 	bl	80075f8 <assert_failed>
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4a28      	ldr	r2, [pc, #160]	@ (800959c <HAL_LPTIM_Init+0x408>)
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d107      	bne.n	8009510 <HAL_LPTIM_Init+0x37c>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009504:	2b00      	cmp	r3, #0
 8009506:	d008      	beq.n	800951a <HAL_LPTIM_Init+0x386>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800950c:	2b02      	cmp	r3, #2
 800950e:	d004      	beq.n	800951a <HAL_LPTIM_Init+0x386>
 8009510:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8009514:	4823      	ldr	r0, [pc, #140]	@ (80095a4 <HAL_LPTIM_Init+0x410>)
 8009516:	f7fe f86f 	bl	80075f8 <assert_failed>

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	430a      	orrs	r2, r1
 8009528:	621a      	str	r2, [r3, #32]
 800952a:	e02b      	b.n	8009584 <HAL_LPTIM_Init+0x3f0>
  }
  else
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a1a      	ldr	r2, [pc, #104]	@ (800959c <HAL_LPTIM_Init+0x408>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d107      	bne.n	8009546 <HAL_LPTIM_Init+0x3b2>
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800953a:	2b00      	cmp	r3, #0
 800953c:	d01d      	beq.n	800957a <HAL_LPTIM_Init+0x3e6>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009542:	2b01      	cmp	r3, #1
 8009544:	d019      	beq.n	800957a <HAL_LPTIM_Init+0x3e6>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a15      	ldr	r2, [pc, #84]	@ (80095a0 <HAL_LPTIM_Init+0x40c>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d10f      	bne.n	8009570 <HAL_LPTIM_Init+0x3dc>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009554:	2b00      	cmp	r3, #0
 8009556:	d010      	beq.n	800957a <HAL_LPTIM_Init+0x3e6>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800955c:	2b01      	cmp	r3, #1
 800955e:	d00c      	beq.n	800957a <HAL_LPTIM_Init+0x3e6>
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009564:	2b02      	cmp	r3, #2
 8009566:	d008      	beq.n	800957a <HAL_LPTIM_Init+0x3e6>
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800956c:	2b03      	cmp	r3, #3
 800956e:	d004      	beq.n	800957a <HAL_LPTIM_Init+0x3e6>
 8009570:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 8009574:	480b      	ldr	r0, [pc, #44]	@ (80095a4 <HAL_LPTIM_Init+0x410>)
 8009576:	f7fe f83f 	bl	80075f8 <assert_failed>

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	687a      	ldr	r2, [r7, #4]
 8009580:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009582:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2201      	movs	r2, #1
 8009588:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 800958c:	2300      	movs	r3, #0
}
 800958e:	4618      	mov	r0, r3
 8009590:	3710      	adds	r7, #16
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}
 8009596:	bf00      	nop
 8009598:	ff19f1fe 	.word	0xff19f1fe
 800959c:	40007c00 	.word	0x40007c00
 80095a0:	40009400 	.word	0x40009400
 80095a4:	08012320 	.word	0x08012320

080095a8 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
 80095b0:	6039      	str	r1, [r7, #0]
  uint32_t          tmpcfgr;

  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4a3f      	ldr	r2, [pc, #252]	@ (80096b4 <HAL_LPTIM_Encoder_Start+0x10c>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d004      	beq.n	80095c6 <HAL_LPTIM_Encoder_Start+0x1e>
 80095bc:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 80095c0:	483d      	ldr	r0, [pc, #244]	@ (80096b8 <HAL_LPTIM_Encoder_Start+0x110>)
 80095c2:	f7fe f819 	bl	80075f8 <assert_failed>
  assert_param(IS_LPTIM_PERIOD(Period));
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d003      	beq.n	80095d4 <HAL_LPTIM_Encoder_Start+0x2c>
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095d2:	d304      	bcc.n	80095de <HAL_LPTIM_Encoder_Start+0x36>
 80095d4:	f240 41cb 	movw	r1, #1227	@ 0x4cb
 80095d8:	4837      	ldr	r0, [pc, #220]	@ (80096b8 <HAL_LPTIM_Encoder_Start+0x110>)
 80095da:	f7fe f80d 	bl	80075f8 <assert_failed>
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d004      	beq.n	80095f0 <HAL_LPTIM_Encoder_Start+0x48>
 80095e6:	f240 41cc 	movw	r1, #1228	@ 0x4cc
 80095ea:	4833      	ldr	r0, [pc, #204]	@ (80096b8 <HAL_LPTIM_Encoder_Start+0x110>)
 80095ec:	f7fe f804 	bl	80075f8 <assert_failed>
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	689b      	ldr	r3, [r3, #8]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d004      	beq.n	8009602 <HAL_LPTIM_Encoder_Start+0x5a>
 80095f8:	f240 41cd 	movw	r1, #1229	@ 0x4cd
 80095fc:	482e      	ldr	r0, [pc, #184]	@ (80096b8 <HAL_LPTIM_Encoder_Start+0x110>)
 80095fe:	f7fd fffb 	bl	80075f8 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	68db      	ldr	r3, [r3, #12]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d00c      	beq.n	8009624 <HAL_LPTIM_Encoder_Start+0x7c>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	68db      	ldr	r3, [r3, #12]
 800960e:	2b02      	cmp	r3, #2
 8009610:	d008      	beq.n	8009624 <HAL_LPTIM_Encoder_Start+0x7c>
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	68db      	ldr	r3, [r3, #12]
 8009616:	2b04      	cmp	r3, #4
 8009618:	d004      	beq.n	8009624 <HAL_LPTIM_Encoder_Start+0x7c>
 800961a:	f240 41ce 	movw	r1, #1230	@ 0x4ce
 800961e:	4826      	ldr	r0, [pc, #152]	@ (80096b8 <HAL_LPTIM_Encoder_Start+0x110>)
 8009620:	f7fd ffea 	bl	80075f8 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2202      	movs	r2, #2
 8009628:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	68db      	ldr	r3, [r3, #12]
 8009632:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f023 0306 	bic.w	r3, r3, #6
 800963a:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	68db      	ldr	r3, [r3, #12]
 8009640:	68fa      	ldr	r2, [r7, #12]
 8009642:	4313      	orrs	r3, r2
 8009644:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	68fa      	ldr	r2, [r7, #12]
 800964c:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	68da      	ldr	r2, [r3, #12]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800965c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	691a      	ldr	r2, [r3, #16]
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f042 0201 	orr.w	r2, r2, #1
 800966c:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	2210      	movs	r2, #16
 8009674:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	683a      	ldr	r2, [r7, #0]
 800967c:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800967e:	2110      	movs	r1, #16
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f000 f93d 	bl	8009900 <LPTIM_WaitForFlag>
 8009686:	4603      	mov	r3, r0
 8009688:	2b03      	cmp	r3, #3
 800968a:	d101      	bne.n	8009690 <HAL_LPTIM_Encoder_Start+0xe8>
  {
    return HAL_TIMEOUT;
 800968c:	2303      	movs	r3, #3
 800968e:	e00c      	b.n	80096aa <HAL_LPTIM_Encoder_Start+0x102>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	691a      	ldr	r2, [r3, #16]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f042 0204 	orr.w	r2, r2, #4
 800969e:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2201      	movs	r2, #1
 80096a4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80096a8:	2300      	movs	r3, #0
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3710      	adds	r7, #16
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}
 80096b2:	bf00      	nop
 80096b4:	40007c00 	.word	0x40007c00
 80096b8:	08012320 	.word	0x08012320

080096bc <HAL_LPTIM_Encoder_Stop>:
  * @brief  Stop the Encoder interface.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b082      	sub	sp, #8
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	4a13      	ldr	r2, [pc, #76]	@ (8009718 <HAL_LPTIM_Encoder_Stop+0x5c>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d004      	beq.n	80096d8 <HAL_LPTIM_Encoder_Stop+0x1c>
 80096ce:	f240 5103 	movw	r1, #1283	@ 0x503
 80096d2:	4812      	ldr	r0, [pc, #72]	@ (800971c <HAL_LPTIM_Encoder_Stop+0x60>)
 80096d4:	f7fd ff90 	bl	80075f8 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2202      	movs	r2, #2
 80096dc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 f93d 	bl	8009960 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 f8fb 	bl	80098e2 <HAL_LPTIM_GetState>
 80096ec:	4603      	mov	r3, r0
 80096ee:	2b03      	cmp	r3, #3
 80096f0:	d101      	bne.n	80096f6 <HAL_LPTIM_Encoder_Stop+0x3a>
  {
    return HAL_TIMEOUT;
 80096f2:	2303      	movs	r3, #3
 80096f4:	e00c      	b.n	8009710 <HAL_LPTIM_Encoder_Stop+0x54>
  }

  /* Reset ENC bit to disable the encoder interface */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	68da      	ldr	r2, [r3, #12]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8009704:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2201      	movs	r2, #1
 800970a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 800970e:	2300      	movs	r3, #0
}
 8009710:	4618      	mov	r0, r3
 8009712:	3708      	adds	r7, #8
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}
 8009718:	40007c00 	.word	0x40007c00
 800971c:	08012320 	.word	0x08012320

08009720 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	f003 0301 	and.w	r3, r3, #1
 8009732:	2b01      	cmp	r3, #1
 8009734:	d10d      	bne.n	8009752 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	689b      	ldr	r3, [r3, #8]
 800973c:	f003 0301 	and.w	r3, r3, #1
 8009740:	2b01      	cmp	r3, #1
 8009742:	d106      	bne.n	8009752 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	2201      	movs	r2, #1
 800974a:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f000 f882 	bl	8009856 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f003 0302 	and.w	r3, r3, #2
 800975c:	2b02      	cmp	r3, #2
 800975e:	d10d      	bne.n	800977c <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	689b      	ldr	r3, [r3, #8]
 8009766:	f003 0302 	and.w	r3, r3, #2
 800976a:	2b02      	cmp	r3, #2
 800976c:	d106      	bne.n	800977c <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	2202      	movs	r2, #2
 8009774:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f000 f877 	bl	800986a <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f003 0304 	and.w	r3, r3, #4
 8009786:	2b04      	cmp	r3, #4
 8009788:	d10d      	bne.n	80097a6 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	f003 0304 	and.w	r3, r3, #4
 8009794:	2b04      	cmp	r3, #4
 8009796:	d106      	bne.n	80097a6 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	2204      	movs	r2, #4
 800979e:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f000 f86c 	bl	800987e <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f003 0308 	and.w	r3, r3, #8
 80097b0:	2b08      	cmp	r3, #8
 80097b2:	d10d      	bne.n	80097d0 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	689b      	ldr	r3, [r3, #8]
 80097ba:	f003 0308 	and.w	r3, r3, #8
 80097be:	2b08      	cmp	r3, #8
 80097c0:	d106      	bne.n	80097d0 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	2208      	movs	r2, #8
 80097c8:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	f000 f861 	bl	8009892 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f003 0310 	and.w	r3, r3, #16
 80097da:	2b10      	cmp	r3, #16
 80097dc:	d10d      	bne.n	80097fa <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	f003 0310 	and.w	r3, r3, #16
 80097e8:	2b10      	cmp	r3, #16
 80097ea:	d106      	bne.n	80097fa <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	2210      	movs	r2, #16
 80097f2:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f000 f856 	bl	80098a6 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f003 0320 	and.w	r3, r3, #32
 8009804:	2b20      	cmp	r3, #32
 8009806:	d10d      	bne.n	8009824 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	689b      	ldr	r3, [r3, #8]
 800980e:	f003 0320 	and.w	r3, r3, #32
 8009812:	2b20      	cmp	r3, #32
 8009814:	d106      	bne.n	8009824 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	2220      	movs	r2, #32
 800981c:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f000 f84b 	bl	80098ba <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800982e:	2b40      	cmp	r3, #64	@ 0x40
 8009830:	d10d      	bne.n	800984e <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800983c:	2b40      	cmp	r3, #64	@ 0x40
 800983e:	d106      	bne.n	800984e <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	2240      	movs	r2, #64	@ 0x40
 8009846:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f000 f840 	bl	80098ce <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 800984e:	bf00      	nop
 8009850:	3708      	adds	r7, #8
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}

08009856 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009856:	b480      	push	{r7}
 8009858:	b083      	sub	sp, #12
 800985a:	af00      	add	r7, sp, #0
 800985c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 800985e:	bf00      	nop
 8009860:	370c      	adds	r7, #12
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr

0800986a <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800986a:	b480      	push	{r7}
 800986c:	b083      	sub	sp, #12
 800986e:	af00      	add	r7, sp, #0
 8009870:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8009872:	bf00      	nop
 8009874:	370c      	adds	r7, #12
 8009876:	46bd      	mov	sp, r7
 8009878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987c:	4770      	bx	lr

0800987e <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 800987e:	b480      	push	{r7}
 8009880:	b083      	sub	sp, #12
 8009882:	af00      	add	r7, sp, #0
 8009884:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8009886:	bf00      	nop
 8009888:	370c      	adds	r7, #12
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009892:	b480      	push	{r7}
 8009894:	b083      	sub	sp, #12
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 800989a:	bf00      	nop
 800989c:	370c      	adds	r7, #12
 800989e:	46bd      	mov	sp, r7
 80098a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a4:	4770      	bx	lr

080098a6 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80098a6:	b480      	push	{r7}
 80098a8:	b083      	sub	sp, #12
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80098ae:	bf00      	nop
 80098b0:	370c      	adds	r7, #12
 80098b2:	46bd      	mov	sp, r7
 80098b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b8:	4770      	bx	lr

080098ba <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80098ba:	b480      	push	{r7}
 80098bc:	b083      	sub	sp, #12
 80098be:	af00      	add	r7, sp, #0
 80098c0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 80098c2:	bf00      	nop
 80098c4:	370c      	adds	r7, #12
 80098c6:	46bd      	mov	sp, r7
 80098c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098cc:	4770      	bx	lr

080098ce <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 80098ce:	b480      	push	{r7}
 80098d0:	b083      	sub	sp, #12
 80098d2:	af00      	add	r7, sp, #0
 80098d4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 80098d6:	bf00      	nop
 80098d8:	370c      	adds	r7, #12
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr

080098e2 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 80098e2:	b480      	push	{r7}
 80098e4:	b083      	sub	sp, #12
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80098f0:	b2db      	uxtb	r3, r3
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	370c      	adds	r7, #12
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr
	...

08009900 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8009900:	b480      	push	{r7}
 8009902:	b085      	sub	sp, #20
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
 8009908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 800990a:	2300      	movs	r3, #0
 800990c:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800990e:	4b12      	ldr	r3, [pc, #72]	@ (8009958 <LPTIM_WaitForFlag+0x58>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	4a12      	ldr	r2, [pc, #72]	@ (800995c <LPTIM_WaitForFlag+0x5c>)
 8009914:	fba2 2303 	umull	r2, r3, r2, r3
 8009918:	0b9b      	lsrs	r3, r3, #14
 800991a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800991e:	fb02 f303 	mul.w	r3, r2, r3
 8009922:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	3b01      	subs	r3, #1
 8009928:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d101      	bne.n	8009934 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8009930:	2303      	movs	r3, #3
 8009932:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	681a      	ldr	r2, [r3, #0]
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	4013      	ands	r3, r2
 800993e:	683a      	ldr	r2, [r7, #0]
 8009940:	429a      	cmp	r2, r3
 8009942:	d002      	beq.n	800994a <LPTIM_WaitForFlag+0x4a>
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d1ec      	bne.n	8009924 <LPTIM_WaitForFlag+0x24>

  return result;
 800994a:	7bfb      	ldrb	r3, [r7, #15]
}
 800994c:	4618      	mov	r0, r3
 800994e:	3714      	adds	r7, #20
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr
 8009958:	20000018 	.word	0x20000018
 800995c:	d1b71759 	.word	0xd1b71759

08009960 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b08c      	sub	sp, #48	@ 0x30
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8009968:	2300      	movs	r3, #0
 800996a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800996c:	f3ef 8310 	mrs	r3, PRIMASK
 8009970:	60fb      	str	r3, [r7, #12]
  return(result);
 8009972:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8009974:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009976:	2301      	movs	r3, #1
 8009978:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	f383 8810 	msr	PRIMASK, r3
}
 8009980:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4a73      	ldr	r2, [pc, #460]	@ (8009b54 <LPTIM_Disable+0x1f4>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d003      	beq.n	8009994 <LPTIM_Disable+0x34>
 800998c:	4a72      	ldr	r2, [pc, #456]	@ (8009b58 <LPTIM_Disable+0x1f8>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d007      	beq.n	80099a2 <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8009992:	e00d      	b.n	80099b0 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8009994:	4b71      	ldr	r3, [pc, #452]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800999a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800999e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 80099a0:	e006      	b.n	80099b0 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 80099a2:	4b6e      	ldr	r3, [pc, #440]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 80099a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099a8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80099ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 80099ae:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	689b      	ldr	r3, [r3, #8]
 80099b6:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	68db      	ldr	r3, [r3, #12]
 80099be:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	695b      	ldr	r3, [r3, #20]
 80099c6:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	699b      	ldr	r3, [r3, #24]
 80099ce:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	6a1b      	ldr	r3, [r3, #32]
 80099d6:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	4a5d      	ldr	r2, [pc, #372]	@ (8009b54 <LPTIM_Disable+0x1f4>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	d003      	beq.n	80099ea <LPTIM_Disable+0x8a>
 80099e2:	4a5d      	ldr	r2, [pc, #372]	@ (8009b58 <LPTIM_Disable+0x1f8>)
 80099e4:	4293      	cmp	r3, r2
 80099e6:	d00d      	beq.n	8009a04 <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 80099e8:	e019      	b.n	8009a1e <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 80099ea:	4b5c      	ldr	r3, [pc, #368]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 80099ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099ee:	4a5b      	ldr	r2, [pc, #364]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 80099f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80099f4:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 80099f6:	4b59      	ldr	r3, [pc, #356]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 80099f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099fa:	4a58      	ldr	r2, [pc, #352]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 80099fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009a00:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 8009a02:	e00c      	b.n	8009a1e <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8009a04:	4b55      	ldr	r3, [pc, #340]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a08:	4a54      	ldr	r2, [pc, #336]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009a0a:	f043 0320 	orr.w	r3, r3, #32
 8009a0e:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8009a10:	4b52      	ldr	r3, [pc, #328]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a14:	4a51      	ldr	r2, [pc, #324]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009a16:	f023 0320 	bic.w	r3, r3, #32
 8009a1a:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 8009a1c:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8009a1e:	69fb      	ldr	r3, [r7, #28]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d102      	bne.n	8009a2a <LPTIM_Disable+0xca>
 8009a24:	69bb      	ldr	r3, [r7, #24]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d075      	beq.n	8009b16 <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4a49      	ldr	r2, [pc, #292]	@ (8009b54 <LPTIM_Disable+0x1f4>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d003      	beq.n	8009a3c <LPTIM_Disable+0xdc>
 8009a34:	4a48      	ldr	r2, [pc, #288]	@ (8009b58 <LPTIM_Disable+0x1f8>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d009      	beq.n	8009a4e <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8009a3a:	e011      	b.n	8009a60 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8009a3c:	4b47      	ldr	r3, [pc, #284]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a42:	4a46      	ldr	r2, [pc, #280]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009a44:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8009a48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8009a4c:	e008      	b.n	8009a60 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8009a4e:	4b43      	ldr	r3, [pc, #268]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a54:	4a41      	ldr	r2, [pc, #260]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009a56:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009a5a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8009a5e:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8009a60:	69fb      	ldr	r3, [r7, #28]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d01a      	beq.n	8009a9c <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	691a      	ldr	r2, [r3, #16]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f042 0201 	orr.w	r2, r2, #1
 8009a74:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	69fa      	ldr	r2, [r7, #28]
 8009a7c:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8009a7e:	2108      	movs	r1, #8
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f7ff ff3d 	bl	8009900 <LPTIM_WaitForFlag>
 8009a86:	4603      	mov	r3, r0
 8009a88:	2b03      	cmp	r3, #3
 8009a8a:	d103      	bne.n	8009a94 <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2203      	movs	r2, #3
 8009a90:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	2208      	movs	r2, #8
 8009a9a:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8009a9c:	69bb      	ldr	r3, [r7, #24]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d01a      	beq.n	8009ad8 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	691a      	ldr	r2, [r3, #16]
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f042 0201 	orr.w	r2, r2, #1
 8009ab0:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	69ba      	ldr	r2, [r7, #24]
 8009ab8:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009aba:	2110      	movs	r1, #16
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f7ff ff1f 	bl	8009900 <LPTIM_WaitForFlag>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b03      	cmp	r3, #3
 8009ac6:	d103      	bne.n	8009ad0 <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2203      	movs	r2, #3
 8009acc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	2210      	movs	r2, #16
 8009ad6:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	4a1d      	ldr	r2, [pc, #116]	@ (8009b54 <LPTIM_Disable+0x1f4>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d003      	beq.n	8009aea <LPTIM_Disable+0x18a>
 8009ae2:	4a1d      	ldr	r2, [pc, #116]	@ (8009b58 <LPTIM_Disable+0x1f8>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d00b      	beq.n	8009b00 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8009ae8:	e015      	b.n	8009b16 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8009aea:	4b1c      	ldr	r3, [pc, #112]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009af0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009af4:	4919      	ldr	r1, [pc, #100]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009af8:	4313      	orrs	r3, r2
 8009afa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8009afe:	e00a      	b.n	8009b16 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8009b00:	4b16      	ldr	r3, [pc, #88]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b06:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009b0a:	4914      	ldr	r1, [pc, #80]	@ (8009b5c <LPTIM_Disable+0x1fc>)
 8009b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b0e:	4313      	orrs	r3, r2
 8009b10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8009b14:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	691a      	ldr	r2, [r3, #16]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f022 0201 	bic.w	r2, r2, #1
 8009b24:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b2c:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	6a3a      	ldr	r2, [r7, #32]
 8009b34:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	697a      	ldr	r2, [r7, #20]
 8009b3c:	621a      	str	r2, [r3, #32]
 8009b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b40:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	f383 8810 	msr	PRIMASK, r3
}
 8009b48:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8009b4a:	bf00      	nop
 8009b4c:	3730      	adds	r7, #48	@ 0x30
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
 8009b52:	bf00      	nop
 8009b54:	40007c00 	.word	0x40007c00
 8009b58:	40009400 	.word	0x40009400
 8009b5c:	40021000 	.word	0x40021000

08009b60 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009b60:	b480      	push	{r7}
 8009b62:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009b64:	4b04      	ldr	r3, [pc, #16]	@ (8009b78 <HAL_PWREx_GetVoltageRange+0x18>)
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b74:	4770      	bx	lr
 8009b76:	bf00      	nop
 8009b78:	40007000 	.word	0x40007000

08009b7c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b084      	sub	sp, #16
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b8a:	d007      	beq.n	8009b9c <HAL_PWREx_ControlVoltageScaling+0x20>
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b92:	d003      	beq.n	8009b9c <HAL_PWREx_ControlVoltageScaling+0x20>
 8009b94:	21a7      	movs	r1, #167	@ 0xa7
 8009b96:	4826      	ldr	r0, [pc, #152]	@ (8009c30 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8009b98:	f7fd fd2e 	bl	80075f8 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ba2:	d130      	bne.n	8009c06 <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009ba4:	4b23      	ldr	r3, [pc, #140]	@ (8009c34 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009bac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bb0:	d038      	beq.n	8009c24 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009bb2:	4b20      	ldr	r3, [pc, #128]	@ (8009c34 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009bba:	4a1e      	ldr	r2, [pc, #120]	@ (8009c34 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009bbc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009bc0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8009c38 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	2232      	movs	r2, #50	@ 0x32
 8009bc8:	fb02 f303 	mul.w	r3, r2, r3
 8009bcc:	4a1b      	ldr	r2, [pc, #108]	@ (8009c3c <HAL_PWREx_ControlVoltageScaling+0xc0>)
 8009bce:	fba2 2303 	umull	r2, r3, r2, r3
 8009bd2:	0c9b      	lsrs	r3, r3, #18
 8009bd4:	3301      	adds	r3, #1
 8009bd6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009bd8:	e002      	b.n	8009be0 <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	3b01      	subs	r3, #1
 8009bde:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009be0:	4b14      	ldr	r3, [pc, #80]	@ (8009c34 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009be2:	695b      	ldr	r3, [r3, #20]
 8009be4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009be8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bec:	d102      	bne.n	8009bf4 <HAL_PWREx_ControlVoltageScaling+0x78>
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d1f2      	bne.n	8009bda <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8009c34 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009bf6:	695b      	ldr	r3, [r3, #20]
 8009bf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009bfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c00:	d110      	bne.n	8009c24 <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 8009c02:	2303      	movs	r3, #3
 8009c04:	e00f      	b.n	8009c26 <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009c06:	4b0b      	ldr	r3, [pc, #44]	@ (8009c34 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c12:	d007      	beq.n	8009c24 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009c14:	4b07      	ldr	r3, [pc, #28]	@ (8009c34 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009c1c:	4a05      	ldr	r2, [pc, #20]	@ (8009c34 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009c1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009c22:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3710      	adds	r7, #16
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
 8009c2e:	bf00      	nop
 8009c30:	0801235c 	.word	0x0801235c
 8009c34:	40007000 	.word	0x40007000
 8009c38:	20000018 	.word	0x20000018
 8009c3c:	431bde83 	.word	0x431bde83

08009c40 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b088      	sub	sp, #32
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d102      	bne.n	8009c54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009c4e:	2301      	movs	r3, #1
 8009c50:	f000 bcef 	b.w	800a632 <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d008      	beq.n	8009c6e <HAL_RCC_OscConfig+0x2e>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	2b1f      	cmp	r3, #31
 8009c62:	d904      	bls.n	8009c6e <HAL_RCC_OscConfig+0x2e>
 8009c64:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8009c68:	489a      	ldr	r0, [pc, #616]	@ (8009ed4 <HAL_RCC_OscConfig+0x294>)
 8009c6a:	f7fd fcc5 	bl	80075f8 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009c6e:	4b9a      	ldr	r3, [pc, #616]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009c70:	689b      	ldr	r3, [r3, #8]
 8009c72:	f003 030c 	and.w	r3, r3, #12
 8009c76:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009c78:	4b97      	ldr	r3, [pc, #604]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009c7a:	68db      	ldr	r3, [r3, #12]
 8009c7c:	f003 0303 	and.w	r3, r3, #3
 8009c80:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f003 0310 	and.w	r3, r3, #16
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	f000 813d 	beq.w	8009f0a <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	699b      	ldr	r3, [r3, #24]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d008      	beq.n	8009caa <HAL_RCC_OscConfig+0x6a>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	699b      	ldr	r3, [r3, #24]
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d004      	beq.n	8009caa <HAL_RCC_OscConfig+0x6a>
 8009ca0:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8009ca4:	488b      	ldr	r0, [pc, #556]	@ (8009ed4 <HAL_RCC_OscConfig+0x294>)
 8009ca6:	f7fd fca7 	bl	80075f8 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	69db      	ldr	r3, [r3, #28]
 8009cae:	2bff      	cmp	r3, #255	@ 0xff
 8009cb0:	d904      	bls.n	8009cbc <HAL_RCC_OscConfig+0x7c>
 8009cb2:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8009cb6:	4887      	ldr	r0, [pc, #540]	@ (8009ed4 <HAL_RCC_OscConfig+0x294>)
 8009cb8:	f7fd fc9e 	bl	80075f8 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	6a1b      	ldr	r3, [r3, #32]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d030      	beq.n	8009d26 <HAL_RCC_OscConfig+0xe6>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6a1b      	ldr	r3, [r3, #32]
 8009cc8:	2b10      	cmp	r3, #16
 8009cca:	d02c      	beq.n	8009d26 <HAL_RCC_OscConfig+0xe6>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6a1b      	ldr	r3, [r3, #32]
 8009cd0:	2b20      	cmp	r3, #32
 8009cd2:	d028      	beq.n	8009d26 <HAL_RCC_OscConfig+0xe6>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6a1b      	ldr	r3, [r3, #32]
 8009cd8:	2b30      	cmp	r3, #48	@ 0x30
 8009cda:	d024      	beq.n	8009d26 <HAL_RCC_OscConfig+0xe6>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	6a1b      	ldr	r3, [r3, #32]
 8009ce0:	2b40      	cmp	r3, #64	@ 0x40
 8009ce2:	d020      	beq.n	8009d26 <HAL_RCC_OscConfig+0xe6>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	6a1b      	ldr	r3, [r3, #32]
 8009ce8:	2b50      	cmp	r3, #80	@ 0x50
 8009cea:	d01c      	beq.n	8009d26 <HAL_RCC_OscConfig+0xe6>
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6a1b      	ldr	r3, [r3, #32]
 8009cf0:	2b60      	cmp	r3, #96	@ 0x60
 8009cf2:	d018      	beq.n	8009d26 <HAL_RCC_OscConfig+0xe6>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6a1b      	ldr	r3, [r3, #32]
 8009cf8:	2b70      	cmp	r3, #112	@ 0x70
 8009cfa:	d014      	beq.n	8009d26 <HAL_RCC_OscConfig+0xe6>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6a1b      	ldr	r3, [r3, #32]
 8009d00:	2b80      	cmp	r3, #128	@ 0x80
 8009d02:	d010      	beq.n	8009d26 <HAL_RCC_OscConfig+0xe6>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6a1b      	ldr	r3, [r3, #32]
 8009d08:	2b90      	cmp	r3, #144	@ 0x90
 8009d0a:	d00c      	beq.n	8009d26 <HAL_RCC_OscConfig+0xe6>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6a1b      	ldr	r3, [r3, #32]
 8009d10:	2ba0      	cmp	r3, #160	@ 0xa0
 8009d12:	d008      	beq.n	8009d26 <HAL_RCC_OscConfig+0xe6>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6a1b      	ldr	r3, [r3, #32]
 8009d18:	2bb0      	cmp	r3, #176	@ 0xb0
 8009d1a:	d004      	beq.n	8009d26 <HAL_RCC_OscConfig+0xe6>
 8009d1c:	f240 11ad 	movw	r1, #429	@ 0x1ad
 8009d20:	486c      	ldr	r0, [pc, #432]	@ (8009ed4 <HAL_RCC_OscConfig+0x294>)
 8009d22:	f7fd fc69 	bl	80075f8 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009d26:	69bb      	ldr	r3, [r7, #24]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d007      	beq.n	8009d3c <HAL_RCC_OscConfig+0xfc>
 8009d2c:	69bb      	ldr	r3, [r7, #24]
 8009d2e:	2b0c      	cmp	r3, #12
 8009d30:	f040 808e 	bne.w	8009e50 <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	2b01      	cmp	r3, #1
 8009d38:	f040 808a 	bne.w	8009e50 <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009d3c:	4b66      	ldr	r3, [pc, #408]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f003 0302 	and.w	r3, r3, #2
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d006      	beq.n	8009d56 <HAL_RCC_OscConfig+0x116>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	699b      	ldr	r3, [r3, #24]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d102      	bne.n	8009d56 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8009d50:	2301      	movs	r3, #1
 8009d52:	f000 bc6e 	b.w	800a632 <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6a1a      	ldr	r2, [r3, #32]
 8009d5a:	4b5f      	ldr	r3, [pc, #380]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f003 0308 	and.w	r3, r3, #8
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d004      	beq.n	8009d70 <HAL_RCC_OscConfig+0x130>
 8009d66:	4b5c      	ldr	r3, [pc, #368]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009d6e:	e005      	b.n	8009d7c <HAL_RCC_OscConfig+0x13c>
 8009d70:	4b59      	ldr	r3, [pc, #356]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009d76:	091b      	lsrs	r3, r3, #4
 8009d78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d224      	bcs.n	8009dca <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6a1b      	ldr	r3, [r3, #32]
 8009d84:	4618      	mov	r0, r3
 8009d86:	f000 fec1 	bl	800ab0c <RCC_SetFlashLatencyFromMSIRange>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d002      	beq.n	8009d96 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	f000 bc4e 	b.w	800a632 <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009d96:	4b50      	ldr	r3, [pc, #320]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a4f      	ldr	r2, [pc, #316]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009d9c:	f043 0308 	orr.w	r3, r3, #8
 8009da0:	6013      	str	r3, [r2, #0]
 8009da2:	4b4d      	ldr	r3, [pc, #308]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6a1b      	ldr	r3, [r3, #32]
 8009dae:	494a      	ldr	r1, [pc, #296]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009db0:	4313      	orrs	r3, r2
 8009db2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009db4:	4b48      	ldr	r3, [pc, #288]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	69db      	ldr	r3, [r3, #28]
 8009dc0:	021b      	lsls	r3, r3, #8
 8009dc2:	4945      	ldr	r1, [pc, #276]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009dc4:	4313      	orrs	r3, r2
 8009dc6:	604b      	str	r3, [r1, #4]
 8009dc8:	e026      	b.n	8009e18 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009dca:	4b43      	ldr	r3, [pc, #268]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	4a42      	ldr	r2, [pc, #264]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009dd0:	f043 0308 	orr.w	r3, r3, #8
 8009dd4:	6013      	str	r3, [r2, #0]
 8009dd6:	4b40      	ldr	r3, [pc, #256]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6a1b      	ldr	r3, [r3, #32]
 8009de2:	493d      	ldr	r1, [pc, #244]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009de4:	4313      	orrs	r3, r2
 8009de6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009de8:	4b3b      	ldr	r3, [pc, #236]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009dea:	685b      	ldr	r3, [r3, #4]
 8009dec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	69db      	ldr	r3, [r3, #28]
 8009df4:	021b      	lsls	r3, r3, #8
 8009df6:	4938      	ldr	r1, [pc, #224]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009df8:	4313      	orrs	r3, r2
 8009dfa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009dfc:	69bb      	ldr	r3, [r7, #24]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d10a      	bne.n	8009e18 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6a1b      	ldr	r3, [r3, #32]
 8009e06:	4618      	mov	r0, r3
 8009e08:	f000 fe80 	bl	800ab0c <RCC_SetFlashLatencyFromMSIRange>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d002      	beq.n	8009e18 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 8009e12:	2301      	movs	r3, #1
 8009e14:	f000 bc0d 	b.w	800a632 <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009e18:	f000 fdb4 	bl	800a984 <HAL_RCC_GetSysClockFreq>
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	4b2e      	ldr	r3, [pc, #184]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009e20:	689b      	ldr	r3, [r3, #8]
 8009e22:	091b      	lsrs	r3, r3, #4
 8009e24:	f003 030f 	and.w	r3, r3, #15
 8009e28:	492c      	ldr	r1, [pc, #176]	@ (8009edc <HAL_RCC_OscConfig+0x29c>)
 8009e2a:	5ccb      	ldrb	r3, [r1, r3]
 8009e2c:	f003 031f 	and.w	r3, r3, #31
 8009e30:	fa22 f303 	lsr.w	r3, r2, r3
 8009e34:	4a2a      	ldr	r2, [pc, #168]	@ (8009ee0 <HAL_RCC_OscConfig+0x2a0>)
 8009e36:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009e38:	4b2a      	ldr	r3, [pc, #168]	@ (8009ee4 <HAL_RCC_OscConfig+0x2a4>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f7fe f9b5 	bl	80081ac <HAL_InitTick>
 8009e42:	4603      	mov	r3, r0
 8009e44:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8009e46:	7bfb      	ldrb	r3, [r7, #15]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d05d      	beq.n	8009f08 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 8009e4c:	7bfb      	ldrb	r3, [r7, #15]
 8009e4e:	e3f0      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	699b      	ldr	r3, [r3, #24]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d032      	beq.n	8009ebe <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009e58:	4b1f      	ldr	r3, [pc, #124]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	4a1e      	ldr	r2, [pc, #120]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009e5e:	f043 0301 	orr.w	r3, r3, #1
 8009e62:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009e64:	f7fe f9f2 	bl	800824c <HAL_GetTick>
 8009e68:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009e6a:	e008      	b.n	8009e7e <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009e6c:	f7fe f9ee 	bl	800824c <HAL_GetTick>
 8009e70:	4602      	mov	r2, r0
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	1ad3      	subs	r3, r2, r3
 8009e76:	2b02      	cmp	r3, #2
 8009e78:	d901      	bls.n	8009e7e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009e7a:	2303      	movs	r3, #3
 8009e7c:	e3d9      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009e7e:	4b16      	ldr	r3, [pc, #88]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f003 0302 	and.w	r3, r3, #2
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d0f0      	beq.n	8009e6c <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009e8a:	4b13      	ldr	r3, [pc, #76]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	4a12      	ldr	r2, [pc, #72]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009e90:	f043 0308 	orr.w	r3, r3, #8
 8009e94:	6013      	str	r3, [r2, #0]
 8009e96:	4b10      	ldr	r3, [pc, #64]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6a1b      	ldr	r3, [r3, #32]
 8009ea2:	490d      	ldr	r1, [pc, #52]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009eaa:	685b      	ldr	r3, [r3, #4]
 8009eac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	69db      	ldr	r3, [r3, #28]
 8009eb4:	021b      	lsls	r3, r3, #8
 8009eb6:	4908      	ldr	r1, [pc, #32]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	604b      	str	r3, [r1, #4]
 8009ebc:	e025      	b.n	8009f0a <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009ebe:	4b06      	ldr	r3, [pc, #24]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4a05      	ldr	r2, [pc, #20]	@ (8009ed8 <HAL_RCC_OscConfig+0x298>)
 8009ec4:	f023 0301 	bic.w	r3, r3, #1
 8009ec8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009eca:	f7fe f9bf 	bl	800824c <HAL_GetTick>
 8009ece:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009ed0:	e013      	b.n	8009efa <HAL_RCC_OscConfig+0x2ba>
 8009ed2:	bf00      	nop
 8009ed4:	08012398 	.word	0x08012398
 8009ed8:	40021000 	.word	0x40021000
 8009edc:	0801256c 	.word	0x0801256c
 8009ee0:	20000018 	.word	0x20000018
 8009ee4:	2000001c 	.word	0x2000001c
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009ee8:	f7fe f9b0 	bl	800824c <HAL_GetTick>
 8009eec:	4602      	mov	r2, r0
 8009eee:	693b      	ldr	r3, [r7, #16]
 8009ef0:	1ad3      	subs	r3, r2, r3
 8009ef2:	2b02      	cmp	r3, #2
 8009ef4:	d901      	bls.n	8009efa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009ef6:	2303      	movs	r3, #3
 8009ef8:	e39b      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009efa:	4b97      	ldr	r3, [pc, #604]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	f003 0302 	and.w	r3, r3, #2
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d1f0      	bne.n	8009ee8 <HAL_RCC_OscConfig+0x2a8>
 8009f06:	e000      	b.n	8009f0a <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009f08:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f003 0301 	and.w	r3, r3, #1
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d07e      	beq.n	800a014 <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	685b      	ldr	r3, [r3, #4]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d00e      	beq.n	8009f3c <HAL_RCC_OscConfig+0x2fc>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	685b      	ldr	r3, [r3, #4]
 8009f22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f26:	d009      	beq.n	8009f3c <HAL_RCC_OscConfig+0x2fc>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	685b      	ldr	r3, [r3, #4]
 8009f2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009f30:	d004      	beq.n	8009f3c <HAL_RCC_OscConfig+0x2fc>
 8009f32:	f240 2119 	movw	r1, #537	@ 0x219
 8009f36:	4889      	ldr	r0, [pc, #548]	@ (800a15c <HAL_RCC_OscConfig+0x51c>)
 8009f38:	f7fd fb5e 	bl	80075f8 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009f3c:	69bb      	ldr	r3, [r7, #24]
 8009f3e:	2b08      	cmp	r3, #8
 8009f40:	d005      	beq.n	8009f4e <HAL_RCC_OscConfig+0x30e>
 8009f42:	69bb      	ldr	r3, [r7, #24]
 8009f44:	2b0c      	cmp	r3, #12
 8009f46:	d10e      	bne.n	8009f66 <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009f48:	697b      	ldr	r3, [r7, #20]
 8009f4a:	2b03      	cmp	r3, #3
 8009f4c:	d10b      	bne.n	8009f66 <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f4e:	4b82      	ldr	r3, [pc, #520]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d05b      	beq.n	800a012 <HAL_RCC_OscConfig+0x3d2>
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	685b      	ldr	r3, [r3, #4]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d157      	bne.n	800a012 <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 8009f62:	2301      	movs	r3, #1
 8009f64:	e365      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f6e:	d106      	bne.n	8009f7e <HAL_RCC_OscConfig+0x33e>
 8009f70:	4b79      	ldr	r3, [pc, #484]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	4a78      	ldr	r2, [pc, #480]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009f76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009f7a:	6013      	str	r3, [r2, #0]
 8009f7c:	e01d      	b.n	8009fba <HAL_RCC_OscConfig+0x37a>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	685b      	ldr	r3, [r3, #4]
 8009f82:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009f86:	d10c      	bne.n	8009fa2 <HAL_RCC_OscConfig+0x362>
 8009f88:	4b73      	ldr	r3, [pc, #460]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	4a72      	ldr	r2, [pc, #456]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009f8e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009f92:	6013      	str	r3, [r2, #0]
 8009f94:	4b70      	ldr	r3, [pc, #448]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a6f      	ldr	r2, [pc, #444]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009f9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009f9e:	6013      	str	r3, [r2, #0]
 8009fa0:	e00b      	b.n	8009fba <HAL_RCC_OscConfig+0x37a>
 8009fa2:	4b6d      	ldr	r3, [pc, #436]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	4a6c      	ldr	r2, [pc, #432]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009fa8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009fac:	6013      	str	r3, [r2, #0]
 8009fae:	4b6a      	ldr	r3, [pc, #424]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	4a69      	ldr	r2, [pc, #420]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009fb4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009fb8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d013      	beq.n	8009fea <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fc2:	f7fe f943 	bl	800824c <HAL_GetTick>
 8009fc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009fc8:	e008      	b.n	8009fdc <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009fca:	f7fe f93f 	bl	800824c <HAL_GetTick>
 8009fce:	4602      	mov	r2, r0
 8009fd0:	693b      	ldr	r3, [r7, #16]
 8009fd2:	1ad3      	subs	r3, r2, r3
 8009fd4:	2b64      	cmp	r3, #100	@ 0x64
 8009fd6:	d901      	bls.n	8009fdc <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8009fd8:	2303      	movs	r3, #3
 8009fda:	e32a      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009fdc:	4b5e      	ldr	r3, [pc, #376]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d0f0      	beq.n	8009fca <HAL_RCC_OscConfig+0x38a>
 8009fe8:	e014      	b.n	800a014 <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fea:	f7fe f92f 	bl	800824c <HAL_GetTick>
 8009fee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009ff0:	e008      	b.n	800a004 <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009ff2:	f7fe f92b 	bl	800824c <HAL_GetTick>
 8009ff6:	4602      	mov	r2, r0
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	1ad3      	subs	r3, r2, r3
 8009ffc:	2b64      	cmp	r3, #100	@ 0x64
 8009ffe:	d901      	bls.n	800a004 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800a000:	2303      	movs	r3, #3
 800a002:	e316      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a004:	4b54      	ldr	r3, [pc, #336]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d1f0      	bne.n	8009ff2 <HAL_RCC_OscConfig+0x3b2>
 800a010:	e000      	b.n	800a014 <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a012:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	f003 0302 	and.w	r3, r3, #2
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d077      	beq.n	800a110 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	68db      	ldr	r3, [r3, #12]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d009      	beq.n	800a03c <HAL_RCC_OscConfig+0x3fc>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	68db      	ldr	r3, [r3, #12]
 800a02c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a030:	d004      	beq.n	800a03c <HAL_RCC_OscConfig+0x3fc>
 800a032:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 800a036:	4849      	ldr	r0, [pc, #292]	@ (800a15c <HAL_RCC_OscConfig+0x51c>)
 800a038:	f7fd fade 	bl	80075f8 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	691b      	ldr	r3, [r3, #16]
 800a040:	2b1f      	cmp	r3, #31
 800a042:	d904      	bls.n	800a04e <HAL_RCC_OscConfig+0x40e>
 800a044:	f240 214d 	movw	r1, #589	@ 0x24d
 800a048:	4844      	ldr	r0, [pc, #272]	@ (800a15c <HAL_RCC_OscConfig+0x51c>)
 800a04a:	f7fd fad5 	bl	80075f8 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a04e:	69bb      	ldr	r3, [r7, #24]
 800a050:	2b04      	cmp	r3, #4
 800a052:	d005      	beq.n	800a060 <HAL_RCC_OscConfig+0x420>
 800a054:	69bb      	ldr	r3, [r7, #24]
 800a056:	2b0c      	cmp	r3, #12
 800a058:	d119      	bne.n	800a08e <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a05a:	697b      	ldr	r3, [r7, #20]
 800a05c:	2b02      	cmp	r3, #2
 800a05e:	d116      	bne.n	800a08e <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a060:	4b3d      	ldr	r3, [pc, #244]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d005      	beq.n	800a078 <HAL_RCC_OscConfig+0x438>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	68db      	ldr	r3, [r3, #12]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d101      	bne.n	800a078 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 800a074:	2301      	movs	r3, #1
 800a076:	e2dc      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a078:	4b37      	ldr	r3, [pc, #220]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	691b      	ldr	r3, [r3, #16]
 800a084:	061b      	lsls	r3, r3, #24
 800a086:	4934      	ldr	r1, [pc, #208]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a088:	4313      	orrs	r3, r2
 800a08a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a08c:	e040      	b.n	800a110 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	68db      	ldr	r3, [r3, #12]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d023      	beq.n	800a0de <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a096:	4b30      	ldr	r3, [pc, #192]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4a2f      	ldr	r2, [pc, #188]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a09c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a0a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0a2:	f7fe f8d3 	bl	800824c <HAL_GetTick>
 800a0a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a0a8:	e008      	b.n	800a0bc <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a0aa:	f7fe f8cf 	bl	800824c <HAL_GetTick>
 800a0ae:	4602      	mov	r2, r0
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	1ad3      	subs	r3, r2, r3
 800a0b4:	2b02      	cmp	r3, #2
 800a0b6:	d901      	bls.n	800a0bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800a0b8:	2303      	movs	r3, #3
 800a0ba:	e2ba      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a0bc:	4b26      	ldr	r3, [pc, #152]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d0f0      	beq.n	800a0aa <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a0c8:	4b23      	ldr	r3, [pc, #140]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a0ca:	685b      	ldr	r3, [r3, #4]
 800a0cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	691b      	ldr	r3, [r3, #16]
 800a0d4:	061b      	lsls	r3, r3, #24
 800a0d6:	4920      	ldr	r1, [pc, #128]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a0d8:	4313      	orrs	r3, r2
 800a0da:	604b      	str	r3, [r1, #4]
 800a0dc:	e018      	b.n	800a110 <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a0de:	4b1e      	ldr	r3, [pc, #120]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	4a1d      	ldr	r2, [pc, #116]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a0e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a0e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0ea:	f7fe f8af 	bl	800824c <HAL_GetTick>
 800a0ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a0f0:	e008      	b.n	800a104 <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a0f2:	f7fe f8ab 	bl	800824c <HAL_GetTick>
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	1ad3      	subs	r3, r2, r3
 800a0fc:	2b02      	cmp	r3, #2
 800a0fe:	d901      	bls.n	800a104 <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 800a100:	2303      	movs	r3, #3
 800a102:	e296      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a104:	4b14      	ldr	r3, [pc, #80]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d1f0      	bne.n	800a0f2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f003 0308 	and.w	r3, r3, #8
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d04e      	beq.n	800a1ba <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	695b      	ldr	r3, [r3, #20]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d008      	beq.n	800a136 <HAL_RCC_OscConfig+0x4f6>
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	695b      	ldr	r3, [r3, #20]
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d004      	beq.n	800a136 <HAL_RCC_OscConfig+0x4f6>
 800a12c:	f240 218d 	movw	r1, #653	@ 0x28d
 800a130:	480a      	ldr	r0, [pc, #40]	@ (800a15c <HAL_RCC_OscConfig+0x51c>)
 800a132:	f7fd fa61 	bl	80075f8 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	695b      	ldr	r3, [r3, #20]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d021      	beq.n	800a182 <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a13e:	4b06      	ldr	r3, [pc, #24]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a140:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a144:	4a04      	ldr	r2, [pc, #16]	@ (800a158 <HAL_RCC_OscConfig+0x518>)
 800a146:	f043 0301 	orr.w	r3, r3, #1
 800a14a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a14e:	f7fe f87d 	bl	800824c <HAL_GetTick>
 800a152:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a154:	e00d      	b.n	800a172 <HAL_RCC_OscConfig+0x532>
 800a156:	bf00      	nop
 800a158:	40021000 	.word	0x40021000
 800a15c:	08012398 	.word	0x08012398
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a160:	f7fe f874 	bl	800824c <HAL_GetTick>
 800a164:	4602      	mov	r2, r0
 800a166:	693b      	ldr	r3, [r7, #16]
 800a168:	1ad3      	subs	r3, r2, r3
 800a16a:	2b02      	cmp	r3, #2
 800a16c:	d901      	bls.n	800a172 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800a16e:	2303      	movs	r3, #3
 800a170:	e25f      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a172:	4b66      	ldr	r3, [pc, #408]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a174:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a178:	f003 0302 	and.w	r3, r3, #2
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d0ef      	beq.n	800a160 <HAL_RCC_OscConfig+0x520>
 800a180:	e01b      	b.n	800a1ba <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a182:	4b62      	ldr	r3, [pc, #392]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a184:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a188:	4a60      	ldr	r2, [pc, #384]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a18a:	f023 0301 	bic.w	r3, r3, #1
 800a18e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a192:	f7fe f85b 	bl	800824c <HAL_GetTick>
 800a196:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a198:	e008      	b.n	800a1ac <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a19a:	f7fe f857 	bl	800824c <HAL_GetTick>
 800a19e:	4602      	mov	r2, r0
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	1ad3      	subs	r3, r2, r3
 800a1a4:	2b02      	cmp	r3, #2
 800a1a6:	d901      	bls.n	800a1ac <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 800a1a8:	2303      	movs	r3, #3
 800a1aa:	e242      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a1ac:	4b57      	ldr	r3, [pc, #348]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a1ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a1b2:	f003 0302 	and.w	r3, r3, #2
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d1ef      	bne.n	800a19a <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	f003 0304 	and.w	r3, r3, #4
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	f000 80b8 	beq.w	800a338 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d00c      	beq.n	800a1ee <HAL_RCC_OscConfig+0x5ae>
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	d008      	beq.n	800a1ee <HAL_RCC_OscConfig+0x5ae>
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	689b      	ldr	r3, [r3, #8]
 800a1e0:	2b05      	cmp	r3, #5
 800a1e2:	d004      	beq.n	800a1ee <HAL_RCC_OscConfig+0x5ae>
 800a1e4:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 800a1e8:	4849      	ldr	r0, [pc, #292]	@ (800a310 <HAL_RCC_OscConfig+0x6d0>)
 800a1ea:	f7fd fa05 	bl	80075f8 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a1ee:	4b47      	ldr	r3, [pc, #284]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a1f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d10d      	bne.n	800a216 <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a1fa:	4b44      	ldr	r3, [pc, #272]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a1fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1fe:	4a43      	ldr	r2, [pc, #268]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a200:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a204:	6593      	str	r3, [r2, #88]	@ 0x58
 800a206:	4b41      	ldr	r3, [pc, #260]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a20a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a20e:	60bb      	str	r3, [r7, #8]
 800a210:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a212:	2301      	movs	r3, #1
 800a214:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a216:	4b3f      	ldr	r3, [pc, #252]	@ (800a314 <HAL_RCC_OscConfig+0x6d4>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d118      	bne.n	800a254 <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a222:	4b3c      	ldr	r3, [pc, #240]	@ (800a314 <HAL_RCC_OscConfig+0x6d4>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	4a3b      	ldr	r2, [pc, #236]	@ (800a314 <HAL_RCC_OscConfig+0x6d4>)
 800a228:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a22c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a22e:	f7fe f80d 	bl	800824c <HAL_GetTick>
 800a232:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a234:	e008      	b.n	800a248 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a236:	f7fe f809 	bl	800824c <HAL_GetTick>
 800a23a:	4602      	mov	r2, r0
 800a23c:	693b      	ldr	r3, [r7, #16]
 800a23e:	1ad3      	subs	r3, r2, r3
 800a240:	2b02      	cmp	r3, #2
 800a242:	d901      	bls.n	800a248 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 800a244:	2303      	movs	r3, #3
 800a246:	e1f4      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a248:	4b32      	ldr	r3, [pc, #200]	@ (800a314 <HAL_RCC_OscConfig+0x6d4>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a250:	2b00      	cmp	r3, #0
 800a252:	d0f0      	beq.n	800a236 <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	2b01      	cmp	r3, #1
 800a25a:	d108      	bne.n	800a26e <HAL_RCC_OscConfig+0x62e>
 800a25c:	4b2b      	ldr	r3, [pc, #172]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a25e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a262:	4a2a      	ldr	r2, [pc, #168]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a264:	f043 0301 	orr.w	r3, r3, #1
 800a268:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a26c:	e024      	b.n	800a2b8 <HAL_RCC_OscConfig+0x678>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	689b      	ldr	r3, [r3, #8]
 800a272:	2b05      	cmp	r3, #5
 800a274:	d110      	bne.n	800a298 <HAL_RCC_OscConfig+0x658>
 800a276:	4b25      	ldr	r3, [pc, #148]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a27c:	4a23      	ldr	r2, [pc, #140]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a27e:	f043 0304 	orr.w	r3, r3, #4
 800a282:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a286:	4b21      	ldr	r3, [pc, #132]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a288:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a28c:	4a1f      	ldr	r2, [pc, #124]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a28e:	f043 0301 	orr.w	r3, r3, #1
 800a292:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a296:	e00f      	b.n	800a2b8 <HAL_RCC_OscConfig+0x678>
 800a298:	4b1c      	ldr	r3, [pc, #112]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a29a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a29e:	4a1b      	ldr	r2, [pc, #108]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a2a0:	f023 0301 	bic.w	r3, r3, #1
 800a2a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a2a8:	4b18      	ldr	r3, [pc, #96]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a2aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2ae:	4a17      	ldr	r2, [pc, #92]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a2b0:	f023 0304 	bic.w	r3, r3, #4
 800a2b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	689b      	ldr	r3, [r3, #8]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d016      	beq.n	800a2ee <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2c0:	f7fd ffc4 	bl	800824c <HAL_GetTick>
 800a2c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a2c6:	e00a      	b.n	800a2de <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2c8:	f7fd ffc0 	bl	800824c <HAL_GetTick>
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	1ad3      	subs	r3, r2, r3
 800a2d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d901      	bls.n	800a2de <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 800a2da:	2303      	movs	r3, #3
 800a2dc:	e1a9      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a2de:	4b0b      	ldr	r3, [pc, #44]	@ (800a30c <HAL_RCC_OscConfig+0x6cc>)
 800a2e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2e4:	f003 0302 	and.w	r3, r3, #2
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d0ed      	beq.n	800a2c8 <HAL_RCC_OscConfig+0x688>
 800a2ec:	e01b      	b.n	800a326 <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2ee:	f7fd ffad 	bl	800824c <HAL_GetTick>
 800a2f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a2f4:	e010      	b.n	800a318 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2f6:	f7fd ffa9 	bl	800824c <HAL_GetTick>
 800a2fa:	4602      	mov	r2, r0
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	1ad3      	subs	r3, r2, r3
 800a300:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a304:	4293      	cmp	r3, r2
 800a306:	d907      	bls.n	800a318 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 800a308:	2303      	movs	r3, #3
 800a30a:	e192      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
 800a30c:	40021000 	.word	0x40021000
 800a310:	08012398 	.word	0x08012398
 800a314:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a318:	4b98      	ldr	r3, [pc, #608]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a31a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a31e:	f003 0302 	and.w	r3, r3, #2
 800a322:	2b00      	cmp	r3, #0
 800a324:	d1e7      	bne.n	800a2f6 <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a326:	7ffb      	ldrb	r3, [r7, #31]
 800a328:	2b01      	cmp	r3, #1
 800a32a:	d105      	bne.n	800a338 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a32c:	4b93      	ldr	r3, [pc, #588]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a32e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a330:	4a92      	ldr	r2, [pc, #584]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a332:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a336:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d00c      	beq.n	800a35a <HAL_RCC_OscConfig+0x71a>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a344:	2b01      	cmp	r3, #1
 800a346:	d008      	beq.n	800a35a <HAL_RCC_OscConfig+0x71a>
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a34c:	2b02      	cmp	r3, #2
 800a34e:	d004      	beq.n	800a35a <HAL_RCC_OscConfig+0x71a>
 800a350:	f240 316e 	movw	r1, #878	@ 0x36e
 800a354:	488a      	ldr	r0, [pc, #552]	@ (800a580 <HAL_RCC_OscConfig+0x940>)
 800a356:	f7fd f94f 	bl	80075f8 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a35e:	2b00      	cmp	r3, #0
 800a360:	f000 8166 	beq.w	800a630 <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a368:	2b02      	cmp	r3, #2
 800a36a:	f040 813c 	bne.w	800a5e6 <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a372:	2b00      	cmp	r3, #0
 800a374:	d010      	beq.n	800a398 <HAL_RCC_OscConfig+0x758>
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d00c      	beq.n	800a398 <HAL_RCC_OscConfig+0x758>
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a382:	2b02      	cmp	r3, #2
 800a384:	d008      	beq.n	800a398 <HAL_RCC_OscConfig+0x758>
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a38a:	2b03      	cmp	r3, #3
 800a38c:	d004      	beq.n	800a398 <HAL_RCC_OscConfig+0x758>
 800a38e:	f240 3176 	movw	r1, #886	@ 0x376
 800a392:	487b      	ldr	r0, [pc, #492]	@ (800a580 <HAL_RCC_OscConfig+0x940>)
 800a394:	f7fd f930 	bl	80075f8 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d003      	beq.n	800a3a8 <HAL_RCC_OscConfig+0x768>
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3a4:	2b08      	cmp	r3, #8
 800a3a6:	d904      	bls.n	800a3b2 <HAL_RCC_OscConfig+0x772>
 800a3a8:	f240 3177 	movw	r1, #887	@ 0x377
 800a3ac:	4874      	ldr	r0, [pc, #464]	@ (800a580 <HAL_RCC_OscConfig+0x940>)
 800a3ae:	f7fd f923 	bl	80075f8 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3b6:	2b07      	cmp	r3, #7
 800a3b8:	d903      	bls.n	800a3c2 <HAL_RCC_OscConfig+0x782>
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3be:	2b56      	cmp	r3, #86	@ 0x56
 800a3c0:	d904      	bls.n	800a3cc <HAL_RCC_OscConfig+0x78c>
 800a3c2:	f44f 715e 	mov.w	r1, #888	@ 0x378
 800a3c6:	486e      	ldr	r0, [pc, #440]	@ (800a580 <HAL_RCC_OscConfig+0x940>)
 800a3c8:	f7fd f916 	bl	80075f8 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3d0:	2b07      	cmp	r3, #7
 800a3d2:	d008      	beq.n	800a3e6 <HAL_RCC_OscConfig+0x7a6>
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3d8:	2b11      	cmp	r3, #17
 800a3da:	d004      	beq.n	800a3e6 <HAL_RCC_OscConfig+0x7a6>
 800a3dc:	f240 317a 	movw	r1, #890	@ 0x37a
 800a3e0:	4867      	ldr	r0, [pc, #412]	@ (800a580 <HAL_RCC_OscConfig+0x940>)
 800a3e2:	f7fd f909 	bl	80075f8 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3ea:	2b02      	cmp	r3, #2
 800a3ec:	d010      	beq.n	800a410 <HAL_RCC_OscConfig+0x7d0>
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3f2:	2b04      	cmp	r3, #4
 800a3f4:	d00c      	beq.n	800a410 <HAL_RCC_OscConfig+0x7d0>
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3fa:	2b06      	cmp	r3, #6
 800a3fc:	d008      	beq.n	800a410 <HAL_RCC_OscConfig+0x7d0>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a402:	2b08      	cmp	r3, #8
 800a404:	d004      	beq.n	800a410 <HAL_RCC_OscConfig+0x7d0>
 800a406:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 800a40a:	485d      	ldr	r0, [pc, #372]	@ (800a580 <HAL_RCC_OscConfig+0x940>)
 800a40c:	f7fd f8f4 	bl	80075f8 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a414:	2b02      	cmp	r3, #2
 800a416:	d010      	beq.n	800a43a <HAL_RCC_OscConfig+0x7fa>
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a41c:	2b04      	cmp	r3, #4
 800a41e:	d00c      	beq.n	800a43a <HAL_RCC_OscConfig+0x7fa>
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a424:	2b06      	cmp	r3, #6
 800a426:	d008      	beq.n	800a43a <HAL_RCC_OscConfig+0x7fa>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a42c:	2b08      	cmp	r3, #8
 800a42e:	d004      	beq.n	800a43a <HAL_RCC_OscConfig+0x7fa>
 800a430:	f240 317d 	movw	r1, #893	@ 0x37d
 800a434:	4852      	ldr	r0, [pc, #328]	@ (800a580 <HAL_RCC_OscConfig+0x940>)
 800a436:	f7fd f8df 	bl	80075f8 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a43a:	4b50      	ldr	r3, [pc, #320]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a43c:	68db      	ldr	r3, [r3, #12]
 800a43e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a440:	697b      	ldr	r3, [r7, #20]
 800a442:	f003 0203 	and.w	r2, r3, #3
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a44a:	429a      	cmp	r2, r3
 800a44c:	d130      	bne.n	800a4b0 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a458:	3b01      	subs	r3, #1
 800a45a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a45c:	429a      	cmp	r2, r3
 800a45e:	d127      	bne.n	800a4b0 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a46a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d11f      	bne.n	800a4b0 <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a476:	687a      	ldr	r2, [r7, #4]
 800a478:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a47a:	2a07      	cmp	r2, #7
 800a47c:	bf14      	ite	ne
 800a47e:	2201      	movne	r2, #1
 800a480:	2200      	moveq	r2, #0
 800a482:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a484:	4293      	cmp	r3, r2
 800a486:	d113      	bne.n	800a4b0 <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a492:	085b      	lsrs	r3, r3, #1
 800a494:	3b01      	subs	r3, #1
 800a496:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a498:	429a      	cmp	r2, r3
 800a49a:	d109      	bne.n	800a4b0 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4a6:	085b      	lsrs	r3, r3, #1
 800a4a8:	3b01      	subs	r3, #1
 800a4aa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a4ac:	429a      	cmp	r2, r3
 800a4ae:	d074      	beq.n	800a59a <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a4b0:	69bb      	ldr	r3, [r7, #24]
 800a4b2:	2b0c      	cmp	r3, #12
 800a4b4:	d06f      	beq.n	800a596 <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a4b6:	4b31      	ldr	r3, [pc, #196]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d105      	bne.n	800a4ce <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800a4c2:	4b2e      	ldr	r3, [pc, #184]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d001      	beq.n	800a4d2 <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	e0af      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a4d2:	4b2a      	ldr	r3, [pc, #168]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4a29      	ldr	r2, [pc, #164]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a4d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a4dc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a4de:	f7fd feb5 	bl	800824c <HAL_GetTick>
 800a4e2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a4e4:	e008      	b.n	800a4f8 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a4e6:	f7fd feb1 	bl	800824c <HAL_GetTick>
 800a4ea:	4602      	mov	r2, r0
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	1ad3      	subs	r3, r2, r3
 800a4f0:	2b02      	cmp	r3, #2
 800a4f2:	d901      	bls.n	800a4f8 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 800a4f4:	2303      	movs	r3, #3
 800a4f6:	e09c      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a4f8:	4b20      	ldr	r3, [pc, #128]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a500:	2b00      	cmp	r3, #0
 800a502:	d1f0      	bne.n	800a4e6 <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a504:	4b1d      	ldr	r3, [pc, #116]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a506:	68da      	ldr	r2, [r3, #12]
 800a508:	4b1e      	ldr	r3, [pc, #120]	@ (800a584 <HAL_RCC_OscConfig+0x944>)
 800a50a:	4013      	ands	r3, r2
 800a50c:	687a      	ldr	r2, [r7, #4]
 800a50e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800a510:	687a      	ldr	r2, [r7, #4]
 800a512:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a514:	3a01      	subs	r2, #1
 800a516:	0112      	lsls	r2, r2, #4
 800a518:	4311      	orrs	r1, r2
 800a51a:	687a      	ldr	r2, [r7, #4]
 800a51c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a51e:	0212      	lsls	r2, r2, #8
 800a520:	4311      	orrs	r1, r2
 800a522:	687a      	ldr	r2, [r7, #4]
 800a524:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a526:	0852      	lsrs	r2, r2, #1
 800a528:	3a01      	subs	r2, #1
 800a52a:	0552      	lsls	r2, r2, #21
 800a52c:	4311      	orrs	r1, r2
 800a52e:	687a      	ldr	r2, [r7, #4]
 800a530:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800a532:	0852      	lsrs	r2, r2, #1
 800a534:	3a01      	subs	r2, #1
 800a536:	0652      	lsls	r2, r2, #25
 800a538:	4311      	orrs	r1, r2
 800a53a:	687a      	ldr	r2, [r7, #4]
 800a53c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a53e:	0912      	lsrs	r2, r2, #4
 800a540:	0452      	lsls	r2, r2, #17
 800a542:	430a      	orrs	r2, r1
 800a544:	490d      	ldr	r1, [pc, #52]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a546:	4313      	orrs	r3, r2
 800a548:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a54a:	4b0c      	ldr	r3, [pc, #48]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	4a0b      	ldr	r2, [pc, #44]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a550:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a554:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a556:	4b09      	ldr	r3, [pc, #36]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a558:	68db      	ldr	r3, [r3, #12]
 800a55a:	4a08      	ldr	r2, [pc, #32]	@ (800a57c <HAL_RCC_OscConfig+0x93c>)
 800a55c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a560:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a562:	f7fd fe73 	bl	800824c <HAL_GetTick>
 800a566:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a568:	e00e      	b.n	800a588 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a56a:	f7fd fe6f 	bl	800824c <HAL_GetTick>
 800a56e:	4602      	mov	r2, r0
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	1ad3      	subs	r3, r2, r3
 800a574:	2b02      	cmp	r3, #2
 800a576:	d907      	bls.n	800a588 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 800a578:	2303      	movs	r3, #3
 800a57a:	e05a      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
 800a57c:	40021000 	.word	0x40021000
 800a580:	08012398 	.word	0x08012398
 800a584:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a588:	4b2c      	ldr	r3, [pc, #176]	@ (800a63c <HAL_RCC_OscConfig+0x9fc>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a590:	2b00      	cmp	r3, #0
 800a592:	d0ea      	beq.n	800a56a <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a594:	e04c      	b.n	800a630 <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a596:	2301      	movs	r3, #1
 800a598:	e04b      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a59a:	4b28      	ldr	r3, [pc, #160]	@ (800a63c <HAL_RCC_OscConfig+0x9fc>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d144      	bne.n	800a630 <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a5a6:	4b25      	ldr	r3, [pc, #148]	@ (800a63c <HAL_RCC_OscConfig+0x9fc>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	4a24      	ldr	r2, [pc, #144]	@ (800a63c <HAL_RCC_OscConfig+0x9fc>)
 800a5ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a5b0:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a5b2:	4b22      	ldr	r3, [pc, #136]	@ (800a63c <HAL_RCC_OscConfig+0x9fc>)
 800a5b4:	68db      	ldr	r3, [r3, #12]
 800a5b6:	4a21      	ldr	r2, [pc, #132]	@ (800a63c <HAL_RCC_OscConfig+0x9fc>)
 800a5b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a5bc:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a5be:	f7fd fe45 	bl	800824c <HAL_GetTick>
 800a5c2:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a5c4:	e008      	b.n	800a5d8 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a5c6:	f7fd fe41 	bl	800824c <HAL_GetTick>
 800a5ca:	4602      	mov	r2, r0
 800a5cc:	693b      	ldr	r3, [r7, #16]
 800a5ce:	1ad3      	subs	r3, r2, r3
 800a5d0:	2b02      	cmp	r3, #2
 800a5d2:	d901      	bls.n	800a5d8 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 800a5d4:	2303      	movs	r3, #3
 800a5d6:	e02c      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a5d8:	4b18      	ldr	r3, [pc, #96]	@ (800a63c <HAL_RCC_OscConfig+0x9fc>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d0f0      	beq.n	800a5c6 <HAL_RCC_OscConfig+0x986>
 800a5e4:	e024      	b.n	800a630 <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a5e6:	69bb      	ldr	r3, [r7, #24]
 800a5e8:	2b0c      	cmp	r3, #12
 800a5ea:	d01f      	beq.n	800a62c <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a5ec:	4b13      	ldr	r3, [pc, #76]	@ (800a63c <HAL_RCC_OscConfig+0x9fc>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a12      	ldr	r2, [pc, #72]	@ (800a63c <HAL_RCC_OscConfig+0x9fc>)
 800a5f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a5f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5f8:	f7fd fe28 	bl	800824c <HAL_GetTick>
 800a5fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a5fe:	e008      	b.n	800a612 <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a600:	f7fd fe24 	bl	800824c <HAL_GetTick>
 800a604:	4602      	mov	r2, r0
 800a606:	693b      	ldr	r3, [r7, #16]
 800a608:	1ad3      	subs	r3, r2, r3
 800a60a:	2b02      	cmp	r3, #2
 800a60c:	d901      	bls.n	800a612 <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 800a60e:	2303      	movs	r3, #3
 800a610:	e00f      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a612:	4b0a      	ldr	r3, [pc, #40]	@ (800a63c <HAL_RCC_OscConfig+0x9fc>)
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d1f0      	bne.n	800a600 <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a61e:	4b07      	ldr	r3, [pc, #28]	@ (800a63c <HAL_RCC_OscConfig+0x9fc>)
 800a620:	68da      	ldr	r2, [r3, #12]
 800a622:	4906      	ldr	r1, [pc, #24]	@ (800a63c <HAL_RCC_OscConfig+0x9fc>)
 800a624:	4b06      	ldr	r3, [pc, #24]	@ (800a640 <HAL_RCC_OscConfig+0xa00>)
 800a626:	4013      	ands	r3, r2
 800a628:	60cb      	str	r3, [r1, #12]
 800a62a:	e001      	b.n	800a630 <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a62c:	2301      	movs	r3, #1
 800a62e:	e000      	b.n	800a632 <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 800a630:	2300      	movs	r3, #0
}
 800a632:	4618      	mov	r0, r3
 800a634:	3720      	adds	r7, #32
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}
 800a63a:	bf00      	nop
 800a63c:	40021000 	.word	0x40021000
 800a640:	feeefffc 	.word	0xfeeefffc

0800a644 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d101      	bne.n	800a658 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a654:	2301      	movs	r3, #1
 800a656:	e186      	b.n	800a966 <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d003      	beq.n	800a668 <HAL_RCC_ClockConfig+0x24>
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2b0f      	cmp	r3, #15
 800a666:	d904      	bls.n	800a672 <HAL_RCC_ClockConfig+0x2e>
 800a668:	f240 4159 	movw	r1, #1113	@ 0x459
 800a66c:	4882      	ldr	r0, [pc, #520]	@ (800a878 <HAL_RCC_ClockConfig+0x234>)
 800a66e:	f7fc ffc3 	bl	80075f8 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d010      	beq.n	800a69a <HAL_RCC_ClockConfig+0x56>
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	2b01      	cmp	r3, #1
 800a67c:	d00d      	beq.n	800a69a <HAL_RCC_ClockConfig+0x56>
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	2b02      	cmp	r3, #2
 800a682:	d00a      	beq.n	800a69a <HAL_RCC_ClockConfig+0x56>
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	2b03      	cmp	r3, #3
 800a688:	d007      	beq.n	800a69a <HAL_RCC_ClockConfig+0x56>
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	2b04      	cmp	r3, #4
 800a68e:	d004      	beq.n	800a69a <HAL_RCC_ClockConfig+0x56>
 800a690:	f240 415a 	movw	r1, #1114	@ 0x45a
 800a694:	4878      	ldr	r0, [pc, #480]	@ (800a878 <HAL_RCC_ClockConfig+0x234>)
 800a696:	f7fc ffaf 	bl	80075f8 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a69a:	4b78      	ldr	r3, [pc, #480]	@ (800a87c <HAL_RCC_ClockConfig+0x238>)
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f003 0307 	and.w	r3, r3, #7
 800a6a2:	683a      	ldr	r2, [r7, #0]
 800a6a4:	429a      	cmp	r2, r3
 800a6a6:	d910      	bls.n	800a6ca <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a6a8:	4b74      	ldr	r3, [pc, #464]	@ (800a87c <HAL_RCC_ClockConfig+0x238>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f023 0207 	bic.w	r2, r3, #7
 800a6b0:	4972      	ldr	r1, [pc, #456]	@ (800a87c <HAL_RCC_ClockConfig+0x238>)
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a6b8:	4b70      	ldr	r3, [pc, #448]	@ (800a87c <HAL_RCC_ClockConfig+0x238>)
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f003 0307 	and.w	r3, r3, #7
 800a6c0:	683a      	ldr	r2, [r7, #0]
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d001      	beq.n	800a6ca <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e14d      	b.n	800a966 <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f003 0302 	and.w	r3, r3, #2
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d039      	beq.n	800a74a <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	689b      	ldr	r3, [r3, #8]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d024      	beq.n	800a728 <HAL_RCC_ClockConfig+0xe4>
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	689b      	ldr	r3, [r3, #8]
 800a6e2:	2b80      	cmp	r3, #128	@ 0x80
 800a6e4:	d020      	beq.n	800a728 <HAL_RCC_ClockConfig+0xe4>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	689b      	ldr	r3, [r3, #8]
 800a6ea:	2b90      	cmp	r3, #144	@ 0x90
 800a6ec:	d01c      	beq.n	800a728 <HAL_RCC_ClockConfig+0xe4>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	689b      	ldr	r3, [r3, #8]
 800a6f2:	2ba0      	cmp	r3, #160	@ 0xa0
 800a6f4:	d018      	beq.n	800a728 <HAL_RCC_ClockConfig+0xe4>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	689b      	ldr	r3, [r3, #8]
 800a6fa:	2bb0      	cmp	r3, #176	@ 0xb0
 800a6fc:	d014      	beq.n	800a728 <HAL_RCC_ClockConfig+0xe4>
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	689b      	ldr	r3, [r3, #8]
 800a702:	2bc0      	cmp	r3, #192	@ 0xc0
 800a704:	d010      	beq.n	800a728 <HAL_RCC_ClockConfig+0xe4>
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	689b      	ldr	r3, [r3, #8]
 800a70a:	2bd0      	cmp	r3, #208	@ 0xd0
 800a70c:	d00c      	beq.n	800a728 <HAL_RCC_ClockConfig+0xe4>
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	689b      	ldr	r3, [r3, #8]
 800a712:	2be0      	cmp	r3, #224	@ 0xe0
 800a714:	d008      	beq.n	800a728 <HAL_RCC_ClockConfig+0xe4>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	689b      	ldr	r3, [r3, #8]
 800a71a:	2bf0      	cmp	r3, #240	@ 0xf0
 800a71c:	d004      	beq.n	800a728 <HAL_RCC_ClockConfig+0xe4>
 800a71e:	f240 4172 	movw	r1, #1138	@ 0x472
 800a722:	4855      	ldr	r0, [pc, #340]	@ (800a878 <HAL_RCC_ClockConfig+0x234>)
 800a724:	f7fc ff68 	bl	80075f8 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	689a      	ldr	r2, [r3, #8]
 800a72c:	4b54      	ldr	r3, [pc, #336]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a72e:	689b      	ldr	r3, [r3, #8]
 800a730:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a734:	429a      	cmp	r2, r3
 800a736:	d908      	bls.n	800a74a <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a738:	4b51      	ldr	r3, [pc, #324]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a73a:	689b      	ldr	r3, [r3, #8]
 800a73c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	689b      	ldr	r3, [r3, #8]
 800a744:	494e      	ldr	r1, [pc, #312]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a746:	4313      	orrs	r3, r2
 800a748:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f003 0301 	and.w	r3, r3, #1
 800a752:	2b00      	cmp	r3, #0
 800a754:	d061      	beq.n	800a81a <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	685b      	ldr	r3, [r3, #4]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d010      	beq.n	800a780 <HAL_RCC_ClockConfig+0x13c>
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	2b01      	cmp	r3, #1
 800a764:	d00c      	beq.n	800a780 <HAL_RCC_ClockConfig+0x13c>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	685b      	ldr	r3, [r3, #4]
 800a76a:	2b02      	cmp	r3, #2
 800a76c:	d008      	beq.n	800a780 <HAL_RCC_ClockConfig+0x13c>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	685b      	ldr	r3, [r3, #4]
 800a772:	2b03      	cmp	r3, #3
 800a774:	d004      	beq.n	800a780 <HAL_RCC_ClockConfig+0x13c>
 800a776:	f240 417d 	movw	r1, #1149	@ 0x47d
 800a77a:	483f      	ldr	r0, [pc, #252]	@ (800a878 <HAL_RCC_ClockConfig+0x234>)
 800a77c:	f7fc ff3c 	bl	80075f8 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	685b      	ldr	r3, [r3, #4]
 800a784:	2b03      	cmp	r3, #3
 800a786:	d107      	bne.n	800a798 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a788:	4b3d      	ldr	r3, [pc, #244]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a790:	2b00      	cmp	r3, #0
 800a792:	d121      	bne.n	800a7d8 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 800a794:	2301      	movs	r3, #1
 800a796:	e0e6      	b.n	800a966 <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	685b      	ldr	r3, [r3, #4]
 800a79c:	2b02      	cmp	r3, #2
 800a79e:	d107      	bne.n	800a7b0 <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a7a0:	4b37      	ldr	r3, [pc, #220]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d115      	bne.n	800a7d8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	e0da      	b.n	800a966 <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	685b      	ldr	r3, [r3, #4]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d107      	bne.n	800a7c8 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a7b8:	4b31      	ldr	r3, [pc, #196]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f003 0302 	and.w	r3, r3, #2
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d109      	bne.n	800a7d8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	e0ce      	b.n	800a966 <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a7c8:	4b2d      	ldr	r3, [pc, #180]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d101      	bne.n	800a7d8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	e0c6      	b.n	800a966 <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a7d8:	4b29      	ldr	r3, [pc, #164]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a7da:	689b      	ldr	r3, [r3, #8]
 800a7dc:	f023 0203 	bic.w	r2, r3, #3
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	685b      	ldr	r3, [r3, #4]
 800a7e4:	4926      	ldr	r1, [pc, #152]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a7e6:	4313      	orrs	r3, r2
 800a7e8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a7ea:	f7fd fd2f 	bl	800824c <HAL_GetTick>
 800a7ee:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a7f0:	e00a      	b.n	800a808 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a7f2:	f7fd fd2b 	bl	800824c <HAL_GetTick>
 800a7f6:	4602      	mov	r2, r0
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	1ad3      	subs	r3, r2, r3
 800a7fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a800:	4293      	cmp	r3, r2
 800a802:	d901      	bls.n	800a808 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 800a804:	2303      	movs	r3, #3
 800a806:	e0ae      	b.n	800a966 <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a808:	4b1d      	ldr	r3, [pc, #116]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a80a:	689b      	ldr	r3, [r3, #8]
 800a80c:	f003 020c 	and.w	r2, r3, #12
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	685b      	ldr	r3, [r3, #4]
 800a814:	009b      	lsls	r3, r3, #2
 800a816:	429a      	cmp	r2, r3
 800a818:	d1eb      	bne.n	800a7f2 <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f003 0302 	and.w	r3, r3, #2
 800a822:	2b00      	cmp	r3, #0
 800a824:	d010      	beq.n	800a848 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	689a      	ldr	r2, [r3, #8]
 800a82a:	4b15      	ldr	r3, [pc, #84]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a832:	429a      	cmp	r2, r3
 800a834:	d208      	bcs.n	800a848 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a836:	4b12      	ldr	r3, [pc, #72]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a838:	689b      	ldr	r3, [r3, #8]
 800a83a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	689b      	ldr	r3, [r3, #8]
 800a842:	490f      	ldr	r1, [pc, #60]	@ (800a880 <HAL_RCC_ClockConfig+0x23c>)
 800a844:	4313      	orrs	r3, r2
 800a846:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a848:	4b0c      	ldr	r3, [pc, #48]	@ (800a87c <HAL_RCC_ClockConfig+0x238>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f003 0307 	and.w	r3, r3, #7
 800a850:	683a      	ldr	r2, [r7, #0]
 800a852:	429a      	cmp	r2, r3
 800a854:	d216      	bcs.n	800a884 <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a856:	4b09      	ldr	r3, [pc, #36]	@ (800a87c <HAL_RCC_ClockConfig+0x238>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f023 0207 	bic.w	r2, r3, #7
 800a85e:	4907      	ldr	r1, [pc, #28]	@ (800a87c <HAL_RCC_ClockConfig+0x238>)
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	4313      	orrs	r3, r2
 800a864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a866:	4b05      	ldr	r3, [pc, #20]	@ (800a87c <HAL_RCC_ClockConfig+0x238>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f003 0307 	and.w	r3, r3, #7
 800a86e:	683a      	ldr	r2, [r7, #0]
 800a870:	429a      	cmp	r2, r3
 800a872:	d007      	beq.n	800a884 <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 800a874:	2301      	movs	r3, #1
 800a876:	e076      	b.n	800a966 <HAL_RCC_ClockConfig+0x322>
 800a878:	08012398 	.word	0x08012398
 800a87c:	40022000 	.word	0x40022000
 800a880:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f003 0304 	and.w	r3, r3, #4
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d025      	beq.n	800a8dc <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	68db      	ldr	r3, [r3, #12]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d018      	beq.n	800a8ca <HAL_RCC_ClockConfig+0x286>
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	68db      	ldr	r3, [r3, #12]
 800a89c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a8a0:	d013      	beq.n	800a8ca <HAL_RCC_ClockConfig+0x286>
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	68db      	ldr	r3, [r3, #12]
 800a8a6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a8aa:	d00e      	beq.n	800a8ca <HAL_RCC_ClockConfig+0x286>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	68db      	ldr	r3, [r3, #12]
 800a8b0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a8b4:	d009      	beq.n	800a8ca <HAL_RCC_ClockConfig+0x286>
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	68db      	ldr	r3, [r3, #12]
 800a8ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a8be:	d004      	beq.n	800a8ca <HAL_RCC_ClockConfig+0x286>
 800a8c0:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 800a8c4:	482a      	ldr	r0, [pc, #168]	@ (800a970 <HAL_RCC_ClockConfig+0x32c>)
 800a8c6:	f7fc fe97 	bl	80075f8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a8ca:	4b2a      	ldr	r3, [pc, #168]	@ (800a974 <HAL_RCC_ClockConfig+0x330>)
 800a8cc:	689b      	ldr	r3, [r3, #8]
 800a8ce:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	4927      	ldr	r1, [pc, #156]	@ (800a974 <HAL_RCC_ClockConfig+0x330>)
 800a8d8:	4313      	orrs	r3, r2
 800a8da:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f003 0308 	and.w	r3, r3, #8
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d026      	beq.n	800a936 <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	691b      	ldr	r3, [r3, #16]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d018      	beq.n	800a922 <HAL_RCC_ClockConfig+0x2de>
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	691b      	ldr	r3, [r3, #16]
 800a8f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a8f8:	d013      	beq.n	800a922 <HAL_RCC_ClockConfig+0x2de>
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	691b      	ldr	r3, [r3, #16]
 800a8fe:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a902:	d00e      	beq.n	800a922 <HAL_RCC_ClockConfig+0x2de>
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	691b      	ldr	r3, [r3, #16]
 800a908:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a90c:	d009      	beq.n	800a922 <HAL_RCC_ClockConfig+0x2de>
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	691b      	ldr	r3, [r3, #16]
 800a912:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a916:	d004      	beq.n	800a922 <HAL_RCC_ClockConfig+0x2de>
 800a918:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 800a91c:	4814      	ldr	r0, [pc, #80]	@ (800a970 <HAL_RCC_ClockConfig+0x32c>)
 800a91e:	f7fc fe6b 	bl	80075f8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a922:	4b14      	ldr	r3, [pc, #80]	@ (800a974 <HAL_RCC_ClockConfig+0x330>)
 800a924:	689b      	ldr	r3, [r3, #8]
 800a926:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	691b      	ldr	r3, [r3, #16]
 800a92e:	00db      	lsls	r3, r3, #3
 800a930:	4910      	ldr	r1, [pc, #64]	@ (800a974 <HAL_RCC_ClockConfig+0x330>)
 800a932:	4313      	orrs	r3, r2
 800a934:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a936:	f000 f825 	bl	800a984 <HAL_RCC_GetSysClockFreq>
 800a93a:	4602      	mov	r2, r0
 800a93c:	4b0d      	ldr	r3, [pc, #52]	@ (800a974 <HAL_RCC_ClockConfig+0x330>)
 800a93e:	689b      	ldr	r3, [r3, #8]
 800a940:	091b      	lsrs	r3, r3, #4
 800a942:	f003 030f 	and.w	r3, r3, #15
 800a946:	490c      	ldr	r1, [pc, #48]	@ (800a978 <HAL_RCC_ClockConfig+0x334>)
 800a948:	5ccb      	ldrb	r3, [r1, r3]
 800a94a:	f003 031f 	and.w	r3, r3, #31
 800a94e:	fa22 f303 	lsr.w	r3, r2, r3
 800a952:	4a0a      	ldr	r2, [pc, #40]	@ (800a97c <HAL_RCC_ClockConfig+0x338>)
 800a954:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a956:	4b0a      	ldr	r3, [pc, #40]	@ (800a980 <HAL_RCC_ClockConfig+0x33c>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	4618      	mov	r0, r3
 800a95c:	f7fd fc26 	bl	80081ac <HAL_InitTick>
 800a960:	4603      	mov	r3, r0
 800a962:	72fb      	strb	r3, [r7, #11]

  return status;
 800a964:	7afb      	ldrb	r3, [r7, #11]
}
 800a966:	4618      	mov	r0, r3
 800a968:	3710      	adds	r7, #16
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bd80      	pop	{r7, pc}
 800a96e:	bf00      	nop
 800a970:	08012398 	.word	0x08012398
 800a974:	40021000 	.word	0x40021000
 800a978:	0801256c 	.word	0x0801256c
 800a97c:	20000018 	.word	0x20000018
 800a980:	2000001c 	.word	0x2000001c

0800a984 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a984:	b480      	push	{r7}
 800a986:	b089      	sub	sp, #36	@ 0x24
 800a988:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a98a:	2300      	movs	r3, #0
 800a98c:	61fb      	str	r3, [r7, #28]
 800a98e:	2300      	movs	r3, #0
 800a990:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a992:	4b3e      	ldr	r3, [pc, #248]	@ (800aa8c <HAL_RCC_GetSysClockFreq+0x108>)
 800a994:	689b      	ldr	r3, [r3, #8]
 800a996:	f003 030c 	and.w	r3, r3, #12
 800a99a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a99c:	4b3b      	ldr	r3, [pc, #236]	@ (800aa8c <HAL_RCC_GetSysClockFreq+0x108>)
 800a99e:	68db      	ldr	r3, [r3, #12]
 800a9a0:	f003 0303 	and.w	r3, r3, #3
 800a9a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a9a6:	693b      	ldr	r3, [r7, #16]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d005      	beq.n	800a9b8 <HAL_RCC_GetSysClockFreq+0x34>
 800a9ac:	693b      	ldr	r3, [r7, #16]
 800a9ae:	2b0c      	cmp	r3, #12
 800a9b0:	d121      	bne.n	800a9f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	d11e      	bne.n	800a9f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a9b8:	4b34      	ldr	r3, [pc, #208]	@ (800aa8c <HAL_RCC_GetSysClockFreq+0x108>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f003 0308 	and.w	r3, r3, #8
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d107      	bne.n	800a9d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a9c4:	4b31      	ldr	r3, [pc, #196]	@ (800aa8c <HAL_RCC_GetSysClockFreq+0x108>)
 800a9c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a9ca:	0a1b      	lsrs	r3, r3, #8
 800a9cc:	f003 030f 	and.w	r3, r3, #15
 800a9d0:	61fb      	str	r3, [r7, #28]
 800a9d2:	e005      	b.n	800a9e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a9d4:	4b2d      	ldr	r3, [pc, #180]	@ (800aa8c <HAL_RCC_GetSysClockFreq+0x108>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	091b      	lsrs	r3, r3, #4
 800a9da:	f003 030f 	and.w	r3, r3, #15
 800a9de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a9e0:	4a2b      	ldr	r2, [pc, #172]	@ (800aa90 <HAL_RCC_GetSysClockFreq+0x10c>)
 800a9e2:	69fb      	ldr	r3, [r7, #28]
 800a9e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a9ea:	693b      	ldr	r3, [r7, #16]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d10d      	bne.n	800aa0c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a9f0:	69fb      	ldr	r3, [r7, #28]
 800a9f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a9f4:	e00a      	b.n	800aa0c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a9f6:	693b      	ldr	r3, [r7, #16]
 800a9f8:	2b04      	cmp	r3, #4
 800a9fa:	d102      	bne.n	800aa02 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a9fc:	4b25      	ldr	r3, [pc, #148]	@ (800aa94 <HAL_RCC_GetSysClockFreq+0x110>)
 800a9fe:	61bb      	str	r3, [r7, #24]
 800aa00:	e004      	b.n	800aa0c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	2b08      	cmp	r3, #8
 800aa06:	d101      	bne.n	800aa0c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800aa08:	4b23      	ldr	r3, [pc, #140]	@ (800aa98 <HAL_RCC_GetSysClockFreq+0x114>)
 800aa0a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800aa0c:	693b      	ldr	r3, [r7, #16]
 800aa0e:	2b0c      	cmp	r3, #12
 800aa10:	d134      	bne.n	800aa7c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800aa12:	4b1e      	ldr	r3, [pc, #120]	@ (800aa8c <HAL_RCC_GetSysClockFreq+0x108>)
 800aa14:	68db      	ldr	r3, [r3, #12]
 800aa16:	f003 0303 	and.w	r3, r3, #3
 800aa1a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800aa1c:	68bb      	ldr	r3, [r7, #8]
 800aa1e:	2b02      	cmp	r3, #2
 800aa20:	d003      	beq.n	800aa2a <HAL_RCC_GetSysClockFreq+0xa6>
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	2b03      	cmp	r3, #3
 800aa26:	d003      	beq.n	800aa30 <HAL_RCC_GetSysClockFreq+0xac>
 800aa28:	e005      	b.n	800aa36 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800aa2a:	4b1a      	ldr	r3, [pc, #104]	@ (800aa94 <HAL_RCC_GetSysClockFreq+0x110>)
 800aa2c:	617b      	str	r3, [r7, #20]
      break;
 800aa2e:	e005      	b.n	800aa3c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800aa30:	4b19      	ldr	r3, [pc, #100]	@ (800aa98 <HAL_RCC_GetSysClockFreq+0x114>)
 800aa32:	617b      	str	r3, [r7, #20]
      break;
 800aa34:	e002      	b.n	800aa3c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800aa36:	69fb      	ldr	r3, [r7, #28]
 800aa38:	617b      	str	r3, [r7, #20]
      break;
 800aa3a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800aa3c:	4b13      	ldr	r3, [pc, #76]	@ (800aa8c <HAL_RCC_GetSysClockFreq+0x108>)
 800aa3e:	68db      	ldr	r3, [r3, #12]
 800aa40:	091b      	lsrs	r3, r3, #4
 800aa42:	f003 0307 	and.w	r3, r3, #7
 800aa46:	3301      	adds	r3, #1
 800aa48:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800aa4a:	4b10      	ldr	r3, [pc, #64]	@ (800aa8c <HAL_RCC_GetSysClockFreq+0x108>)
 800aa4c:	68db      	ldr	r3, [r3, #12]
 800aa4e:	0a1b      	lsrs	r3, r3, #8
 800aa50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa54:	697a      	ldr	r2, [r7, #20]
 800aa56:	fb03 f202 	mul.w	r2, r3, r2
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa60:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800aa62:	4b0a      	ldr	r3, [pc, #40]	@ (800aa8c <HAL_RCC_GetSysClockFreq+0x108>)
 800aa64:	68db      	ldr	r3, [r3, #12]
 800aa66:	0e5b      	lsrs	r3, r3, #25
 800aa68:	f003 0303 	and.w	r3, r3, #3
 800aa6c:	3301      	adds	r3, #1
 800aa6e:	005b      	lsls	r3, r3, #1
 800aa70:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800aa72:	697a      	ldr	r2, [r7, #20]
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa7a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800aa7c:	69bb      	ldr	r3, [r7, #24]
}
 800aa7e:	4618      	mov	r0, r3
 800aa80:	3724      	adds	r7, #36	@ 0x24
 800aa82:	46bd      	mov	sp, r7
 800aa84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa88:	4770      	bx	lr
 800aa8a:	bf00      	nop
 800aa8c:	40021000 	.word	0x40021000
 800aa90:	08012584 	.word	0x08012584
 800aa94:	00f42400 	.word	0x00f42400
 800aa98:	007a1200 	.word	0x007a1200

0800aa9c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800aaa0:	4b03      	ldr	r3, [pc, #12]	@ (800aab0 <HAL_RCC_GetHCLKFreq+0x14>)
 800aaa2:	681b      	ldr	r3, [r3, #0]
}
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaac:	4770      	bx	lr
 800aaae:	bf00      	nop
 800aab0:	20000018 	.word	0x20000018

0800aab4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800aab8:	f7ff fff0 	bl	800aa9c <HAL_RCC_GetHCLKFreq>
 800aabc:	4602      	mov	r2, r0
 800aabe:	4b06      	ldr	r3, [pc, #24]	@ (800aad8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800aac0:	689b      	ldr	r3, [r3, #8]
 800aac2:	0a1b      	lsrs	r3, r3, #8
 800aac4:	f003 0307 	and.w	r3, r3, #7
 800aac8:	4904      	ldr	r1, [pc, #16]	@ (800aadc <HAL_RCC_GetPCLK1Freq+0x28>)
 800aaca:	5ccb      	ldrb	r3, [r1, r3]
 800aacc:	f003 031f 	and.w	r3, r3, #31
 800aad0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	40021000 	.word	0x40021000
 800aadc:	0801257c 	.word	0x0801257c

0800aae0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800aae4:	f7ff ffda 	bl	800aa9c <HAL_RCC_GetHCLKFreq>
 800aae8:	4602      	mov	r2, r0
 800aaea:	4b06      	ldr	r3, [pc, #24]	@ (800ab04 <HAL_RCC_GetPCLK2Freq+0x24>)
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	0adb      	lsrs	r3, r3, #11
 800aaf0:	f003 0307 	and.w	r3, r3, #7
 800aaf4:	4904      	ldr	r1, [pc, #16]	@ (800ab08 <HAL_RCC_GetPCLK2Freq+0x28>)
 800aaf6:	5ccb      	ldrb	r3, [r1, r3]
 800aaf8:	f003 031f 	and.w	r3, r3, #31
 800aafc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ab00:	4618      	mov	r0, r3
 800ab02:	bd80      	pop	{r7, pc}
 800ab04:	40021000 	.word	0x40021000
 800ab08:	0801257c 	.word	0x0801257c

0800ab0c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b086      	sub	sp, #24
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800ab14:	2300      	movs	r3, #0
 800ab16:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800ab18:	4b2a      	ldr	r3, [pc, #168]	@ (800abc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ab1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d003      	beq.n	800ab2c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800ab24:	f7ff f81c 	bl	8009b60 <HAL_PWREx_GetVoltageRange>
 800ab28:	6178      	str	r0, [r7, #20]
 800ab2a:	e014      	b.n	800ab56 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800ab2c:	4b25      	ldr	r3, [pc, #148]	@ (800abc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ab2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab30:	4a24      	ldr	r2, [pc, #144]	@ (800abc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ab32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab36:	6593      	str	r3, [r2, #88]	@ 0x58
 800ab38:	4b22      	ldr	r3, [pc, #136]	@ (800abc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ab3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ab40:	60fb      	str	r3, [r7, #12]
 800ab42:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800ab44:	f7ff f80c 	bl	8009b60 <HAL_PWREx_GetVoltageRange>
 800ab48:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800ab4a:	4b1e      	ldr	r3, [pc, #120]	@ (800abc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ab4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab4e:	4a1d      	ldr	r2, [pc, #116]	@ (800abc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ab50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ab54:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ab56:	697b      	ldr	r3, [r7, #20]
 800ab58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab5c:	d10b      	bne.n	800ab76 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2b80      	cmp	r3, #128	@ 0x80
 800ab62:	d919      	bls.n	800ab98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2ba0      	cmp	r3, #160	@ 0xa0
 800ab68:	d902      	bls.n	800ab70 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ab6a:	2302      	movs	r3, #2
 800ab6c:	613b      	str	r3, [r7, #16]
 800ab6e:	e013      	b.n	800ab98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ab70:	2301      	movs	r3, #1
 800ab72:	613b      	str	r3, [r7, #16]
 800ab74:	e010      	b.n	800ab98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	2b80      	cmp	r3, #128	@ 0x80
 800ab7a:	d902      	bls.n	800ab82 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800ab7c:	2303      	movs	r3, #3
 800ab7e:	613b      	str	r3, [r7, #16]
 800ab80:	e00a      	b.n	800ab98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2b80      	cmp	r3, #128	@ 0x80
 800ab86:	d102      	bne.n	800ab8e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ab88:	2302      	movs	r3, #2
 800ab8a:	613b      	str	r3, [r7, #16]
 800ab8c:	e004      	b.n	800ab98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2b70      	cmp	r3, #112	@ 0x70
 800ab92:	d101      	bne.n	800ab98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ab94:	2301      	movs	r3, #1
 800ab96:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800ab98:	4b0b      	ldr	r3, [pc, #44]	@ (800abc8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f023 0207 	bic.w	r2, r3, #7
 800aba0:	4909      	ldr	r1, [pc, #36]	@ (800abc8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800aba2:	693b      	ldr	r3, [r7, #16]
 800aba4:	4313      	orrs	r3, r2
 800aba6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800aba8:	4b07      	ldr	r3, [pc, #28]	@ (800abc8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f003 0307 	and.w	r3, r3, #7
 800abb0:	693a      	ldr	r2, [r7, #16]
 800abb2:	429a      	cmp	r2, r3
 800abb4:	d001      	beq.n	800abba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800abb6:	2301      	movs	r3, #1
 800abb8:	e000      	b.n	800abbc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800abba:	2300      	movs	r3, #0
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3718      	adds	r7, #24
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}
 800abc4:	40021000 	.word	0x40021000
 800abc8:	40022000 	.word	0x40022000

0800abcc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b086      	sub	sp, #24
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800abd4:	2300      	movs	r3, #0
 800abd6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800abd8:	2300      	movs	r3, #0
 800abda:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d004      	beq.n	800abf2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800abf0:	d303      	bcc.n	800abfa <HAL_RCCEx_PeriphCLKConfig+0x2e>
 800abf2:	21c9      	movs	r1, #201	@ 0xc9
 800abf4:	4889      	ldr	r0, [pc, #548]	@ (800ae1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800abf6:	f7fc fcff 	bl	80075f8 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d058      	beq.n	800acb8 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d012      	beq.n	800ac34 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ac16:	d00d      	beq.n	800ac34 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac1c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ac20:	d008      	beq.n	800ac34 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac26:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ac2a:	d003      	beq.n	800ac34 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800ac2c:	21d1      	movs	r1, #209	@ 0xd1
 800ac2e:	487b      	ldr	r0, [pc, #492]	@ (800ae1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800ac30:	f7fc fce2 	bl	80075f8 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac38:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ac3c:	d02a      	beq.n	800ac94 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 800ac3e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ac42:	d824      	bhi.n	800ac8e <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800ac44:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ac48:	d008      	beq.n	800ac5c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ac4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ac4e:	d81e      	bhi.n	800ac8e <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d00a      	beq.n	800ac6a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800ac54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ac58:	d010      	beq.n	800ac7c <HAL_RCCEx_PeriphCLKConfig+0xb0>
 800ac5a:	e018      	b.n	800ac8e <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800ac5c:	4b70      	ldr	r3, [pc, #448]	@ (800ae20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	4a6f      	ldr	r2, [pc, #444]	@ (800ae20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ac62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac66:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ac68:	e015      	b.n	800ac96 <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	3304      	adds	r3, #4
 800ac6e:	2100      	movs	r1, #0
 800ac70:	4618      	mov	r0, r3
 800ac72:	f000 fc69 	bl	800b548 <RCCEx_PLLSAI1_Config>
 800ac76:	4603      	mov	r3, r0
 800ac78:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ac7a:	e00c      	b.n	800ac96 <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	3320      	adds	r3, #32
 800ac80:	2100      	movs	r1, #0
 800ac82:	4618      	mov	r0, r3
 800ac84:	f000 fde0 	bl	800b848 <RCCEx_PLLSAI2_Config>
 800ac88:	4603      	mov	r3, r0
 800ac8a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ac8c:	e003      	b.n	800ac96 <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ac8e:	2301      	movs	r3, #1
 800ac90:	74fb      	strb	r3, [r7, #19]
      break;
 800ac92:	e000      	b.n	800ac96 <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 800ac94:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ac96:	7cfb      	ldrb	r3, [r7, #19]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d10b      	bne.n	800acb4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ac9c:	4b60      	ldr	r3, [pc, #384]	@ (800ae20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ac9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aca2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acaa:	495d      	ldr	r1, [pc, #372]	@ (800ae20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800acac:	4313      	orrs	r3, r2
 800acae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800acb2:	e001      	b.n	800acb8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acb4:	7cfb      	ldrb	r3, [r7, #19]
 800acb6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d059      	beq.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d013      	beq.n	800acf4 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800acd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800acd4:	d00e      	beq.n	800acf4 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800acda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acde:	d009      	beq.n	800acf4 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ace4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ace8:	d004      	beq.n	800acf4 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800acea:	f240 110f 	movw	r1, #271	@ 0x10f
 800acee:	484b      	ldr	r0, [pc, #300]	@ (800ae1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800acf0:	f7fc fc82 	bl	80075f8 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800acf8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800acfc:	d02a      	beq.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x188>
 800acfe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ad02:	d824      	bhi.n	800ad4e <HAL_RCCEx_PeriphCLKConfig+0x182>
 800ad04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad08:	d008      	beq.n	800ad1c <HAL_RCCEx_PeriphCLKConfig+0x150>
 800ad0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad0e:	d81e      	bhi.n	800ad4e <HAL_RCCEx_PeriphCLKConfig+0x182>
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d00a      	beq.n	800ad2a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800ad14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ad18:	d010      	beq.n	800ad3c <HAL_RCCEx_PeriphCLKConfig+0x170>
 800ad1a:	e018      	b.n	800ad4e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800ad1c:	4b40      	ldr	r3, [pc, #256]	@ (800ae20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ad1e:	68db      	ldr	r3, [r3, #12]
 800ad20:	4a3f      	ldr	r2, [pc, #252]	@ (800ae20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ad22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ad26:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800ad28:	e015      	b.n	800ad56 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	3304      	adds	r3, #4
 800ad2e:	2100      	movs	r1, #0
 800ad30:	4618      	mov	r0, r3
 800ad32:	f000 fc09 	bl	800b548 <RCCEx_PLLSAI1_Config>
 800ad36:	4603      	mov	r3, r0
 800ad38:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800ad3a:	e00c      	b.n	800ad56 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	3320      	adds	r3, #32
 800ad40:	2100      	movs	r1, #0
 800ad42:	4618      	mov	r0, r3
 800ad44:	f000 fd80 	bl	800b848 <RCCEx_PLLSAI2_Config>
 800ad48:	4603      	mov	r3, r0
 800ad4a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800ad4c:	e003      	b.n	800ad56 <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ad4e:	2301      	movs	r3, #1
 800ad50:	74fb      	strb	r3, [r7, #19]
      break;
 800ad52:	e000      	b.n	800ad56 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 800ad54:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ad56:	7cfb      	ldrb	r3, [r7, #19]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d10b      	bne.n	800ad74 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800ad5c:	4b30      	ldr	r3, [pc, #192]	@ (800ae20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ad5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad62:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ad6a:	492d      	ldr	r1, [pc, #180]	@ (800ae20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ad6c:	4313      	orrs	r3, r2
 800ad6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800ad72:	e001      	b.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad74:	7cfb      	ldrb	r3, [r7, #19]
 800ad76:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	f000 80c2 	beq.w	800af0a <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ad86:	2300      	movs	r3, #0
 800ad88:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d016      	beq.n	800adc2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad9e:	d010      	beq.n	800adc2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ada6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adaa:	d00a      	beq.n	800adc2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800adb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800adb6:	d004      	beq.n	800adc2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800adb8:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 800adbc:	4817      	ldr	r0, [pc, #92]	@ (800ae1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800adbe:	f7fc fc1b 	bl	80075f8 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800adc2:	4b17      	ldr	r3, [pc, #92]	@ (800ae20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800adc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800adc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d101      	bne.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800adce:	2301      	movs	r3, #1
 800add0:	e000      	b.n	800add4 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800add2:	2300      	movs	r3, #0
 800add4:	2b00      	cmp	r3, #0
 800add6:	d00d      	beq.n	800adf4 <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800add8:	4b11      	ldr	r3, [pc, #68]	@ (800ae20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800adda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800addc:	4a10      	ldr	r2, [pc, #64]	@ (800ae20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800adde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ade2:	6593      	str	r3, [r2, #88]	@ 0x58
 800ade4:	4b0e      	ldr	r3, [pc, #56]	@ (800ae20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ade6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ade8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800adec:	60bb      	str	r3, [r7, #8]
 800adee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800adf0:	2301      	movs	r3, #1
 800adf2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800adf4:	4b0b      	ldr	r3, [pc, #44]	@ (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4a0a      	ldr	r2, [pc, #40]	@ (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800adfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800adfe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ae00:	f7fd fa24 	bl	800824c <HAL_GetTick>
 800ae04:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800ae06:	e00f      	b.n	800ae28 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ae08:	f7fd fa20 	bl	800824c <HAL_GetTick>
 800ae0c:	4602      	mov	r2, r0
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	1ad3      	subs	r3, r2, r3
 800ae12:	2b02      	cmp	r3, #2
 800ae14:	d908      	bls.n	800ae28 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 800ae16:	2303      	movs	r3, #3
 800ae18:	74fb      	strb	r3, [r7, #19]
        break;
 800ae1a:	e00b      	b.n	800ae34 <HAL_RCCEx_PeriphCLKConfig+0x268>
 800ae1c:	080123d0 	.word	0x080123d0
 800ae20:	40021000 	.word	0x40021000
 800ae24:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800ae28:	4b30      	ldr	r3, [pc, #192]	@ (800aeec <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d0e9      	beq.n	800ae08 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 800ae34:	7cfb      	ldrb	r3, [r7, #19]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d15c      	bne.n	800aef4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800ae3a:	4b2d      	ldr	r3, [pc, #180]	@ (800aef0 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800ae3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ae44:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d01f      	beq.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae52:	697a      	ldr	r2, [r7, #20]
 800ae54:	429a      	cmp	r2, r3
 800ae56:	d019      	beq.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800ae58:	4b25      	ldr	r3, [pc, #148]	@ (800aef0 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800ae5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ae62:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ae64:	4b22      	ldr	r3, [pc, #136]	@ (800aef0 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800ae66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae6a:	4a21      	ldr	r2, [pc, #132]	@ (800aef0 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800ae6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ae74:	4b1e      	ldr	r3, [pc, #120]	@ (800aef0 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800ae76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae7a:	4a1d      	ldr	r2, [pc, #116]	@ (800aef0 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800ae7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ae80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ae84:	4a1a      	ldr	r2, [pc, #104]	@ (800aef0 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	f003 0301 	and.w	r3, r3, #1
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d016      	beq.n	800aec4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae96:	f7fd f9d9 	bl	800824c <HAL_GetTick>
 800ae9a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ae9c:	e00b      	b.n	800aeb6 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae9e:	f7fd f9d5 	bl	800824c <HAL_GetTick>
 800aea2:	4602      	mov	r2, r0
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	1ad3      	subs	r3, r2, r3
 800aea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d902      	bls.n	800aeb6 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 800aeb0:	2303      	movs	r3, #3
 800aeb2:	74fb      	strb	r3, [r7, #19]
            break;
 800aeb4:	e006      	b.n	800aec4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aeb6:	4b0e      	ldr	r3, [pc, #56]	@ (800aef0 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800aeb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aebc:	f003 0302 	and.w	r3, r3, #2
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d0ec      	beq.n	800ae9e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 800aec4:	7cfb      	ldrb	r3, [r7, #19]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d10c      	bne.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800aeca:	4b09      	ldr	r3, [pc, #36]	@ (800aef0 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800aecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aed0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aeda:	4905      	ldr	r1, [pc, #20]	@ (800aef0 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800aedc:	4313      	orrs	r3, r2
 800aede:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800aee2:	e009      	b.n	800aef8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800aee4:	7cfb      	ldrb	r3, [r7, #19]
 800aee6:	74bb      	strb	r3, [r7, #18]
 800aee8:	e006      	b.n	800aef8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 800aeea:	bf00      	nop
 800aeec:	40007000 	.word	0x40007000
 800aef0:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aef4:	7cfb      	ldrb	r3, [r7, #19]
 800aef6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800aef8:	7c7b      	ldrb	r3, [r7, #17]
 800aefa:	2b01      	cmp	r3, #1
 800aefc:	d105      	bne.n	800af0a <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aefe:	4b8d      	ldr	r3, [pc, #564]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800af00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af02:	4a8c      	ldr	r2, [pc, #560]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800af04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800af08:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	f003 0301 	and.w	r3, r3, #1
 800af12:	2b00      	cmp	r3, #0
 800af14:	d01f      	beq.n	800af56 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d010      	beq.n	800af40 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af22:	2b01      	cmp	r3, #1
 800af24:	d00c      	beq.n	800af40 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af2a:	2b03      	cmp	r3, #3
 800af2c:	d008      	beq.n	800af40 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af32:	2b02      	cmp	r3, #2
 800af34:	d004      	beq.n	800af40 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800af36:	f240 1199 	movw	r1, #409	@ 0x199
 800af3a:	487f      	ldr	r0, [pc, #508]	@ (800b138 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800af3c:	f7fc fb5c 	bl	80075f8 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800af40:	4b7c      	ldr	r3, [pc, #496]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800af42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af46:	f023 0203 	bic.w	r2, r3, #3
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af4e:	4979      	ldr	r1, [pc, #484]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800af50:	4313      	orrs	r3, r2
 800af52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f003 0302 	and.w	r3, r3, #2
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d01f      	beq.n	800afa2 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af66:	2b00      	cmp	r3, #0
 800af68:	d010      	beq.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af6e:	2b04      	cmp	r3, #4
 800af70:	d00c      	beq.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af76:	2b0c      	cmp	r3, #12
 800af78:	d008      	beq.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af7e:	2b08      	cmp	r3, #8
 800af80:	d004      	beq.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800af82:	f240 11a3 	movw	r1, #419	@ 0x1a3
 800af86:	486c      	ldr	r0, [pc, #432]	@ (800b138 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800af88:	f7fc fb36 	bl	80075f8 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800af8c:	4b69      	ldr	r3, [pc, #420]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800af8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af92:	f023 020c 	bic.w	r2, r3, #12
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af9a:	4966      	ldr	r1, [pc, #408]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800af9c:	4313      	orrs	r3, r2
 800af9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	f003 0304 	and.w	r3, r3, #4
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d01f      	beq.n	800afee <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d010      	beq.n	800afd8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afba:	2b10      	cmp	r3, #16
 800afbc:	d00c      	beq.n	800afd8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afc2:	2b30      	cmp	r3, #48	@ 0x30
 800afc4:	d008      	beq.n	800afd8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afca:	2b20      	cmp	r3, #32
 800afcc:	d004      	beq.n	800afd8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800afce:	f240 11af 	movw	r1, #431	@ 0x1af
 800afd2:	4859      	ldr	r0, [pc, #356]	@ (800b138 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800afd4:	f7fc fb10 	bl	80075f8 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800afd8:	4b56      	ldr	r3, [pc, #344]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800afda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afde:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afe6:	4953      	ldr	r1, [pc, #332]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800afe8:	4313      	orrs	r3, r2
 800afea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	f003 0308 	and.w	r3, r3, #8
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d01f      	beq.n	800b03a <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800affe:	2b00      	cmp	r3, #0
 800b000:	d010      	beq.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b006:	2b40      	cmp	r3, #64	@ 0x40
 800b008:	d00c      	beq.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b00e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b010:	d008      	beq.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b016:	2b80      	cmp	r3, #128	@ 0x80
 800b018:	d004      	beq.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b01a:	f240 11bd 	movw	r1, #445	@ 0x1bd
 800b01e:	4846      	ldr	r0, [pc, #280]	@ (800b138 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b020:	f7fc faea 	bl	80075f8 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b024:	4b43      	ldr	r3, [pc, #268]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b02a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b032:	4940      	ldr	r1, [pc, #256]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b034:	4313      	orrs	r3, r2
 800b036:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	f003 0310 	and.w	r3, r3, #16
 800b042:	2b00      	cmp	r3, #0
 800b044:	d022      	beq.n	800b08c <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d013      	beq.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b052:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b056:	d00e      	beq.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b05c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b060:	d009      	beq.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b066:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b06a:	d004      	beq.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b06c:	f240 11cb 	movw	r1, #459	@ 0x1cb
 800b070:	4831      	ldr	r0, [pc, #196]	@ (800b138 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b072:	f7fc fac1 	bl	80075f8 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b076:	4b2f      	ldr	r3, [pc, #188]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b07c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b084:	492b      	ldr	r1, [pc, #172]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b086:	4313      	orrs	r3, r2
 800b088:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	f003 0320 	and.w	r3, r3, #32
 800b094:	2b00      	cmp	r3, #0
 800b096:	d022      	beq.n	800b0de <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d013      	beq.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b0a8:	d00e      	beq.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b0b2:	d009      	beq.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b0bc:	d004      	beq.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b0be:	f240 11d7 	movw	r1, #471	@ 0x1d7
 800b0c2:	481d      	ldr	r0, [pc, #116]	@ (800b138 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b0c4:	f7fc fa98 	bl	80075f8 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b0c8:	4b1a      	ldr	r3, [pc, #104]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b0ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0ce:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0d6:	4917      	ldr	r1, [pc, #92]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b0d8:	4313      	orrs	r3, r2
 800b0da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d028      	beq.n	800b13c <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d013      	beq.n	800b11a <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b0fa:	d00e      	beq.n	800b11a <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b100:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b104:	d009      	beq.n	800b11a <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b10a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b10e:	d004      	beq.n	800b11a <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b110:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800b114:	4808      	ldr	r0, [pc, #32]	@ (800b138 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b116:	f7fc fa6f 	bl	80075f8 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b11a:	4b06      	ldr	r3, [pc, #24]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b11c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b120:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b128:	4902      	ldr	r1, [pc, #8]	@ (800b134 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b12a:	4313      	orrs	r3, r2
 800b12c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800b130:	e004      	b.n	800b13c <HAL_RCCEx_PeriphCLKConfig+0x570>
 800b132:	bf00      	nop
 800b134:	40021000 	.word	0x40021000
 800b138:	080123d0 	.word	0x080123d0
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b144:	2b00      	cmp	r3, #0
 800b146:	d022      	beq.n	800b18e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d013      	beq.n	800b178 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b154:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b158:	d00e      	beq.n	800b178 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b15e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b162:	d009      	beq.n	800b178 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b168:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b16c:	d004      	beq.n	800b178 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b16e:	f240 11e7 	movw	r1, #487	@ 0x1e7
 800b172:	489e      	ldr	r0, [pc, #632]	@ (800b3ec <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b174:	f7fc fa40 	bl	80075f8 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b178:	4b9d      	ldr	r3, [pc, #628]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b17a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b17e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b186:	499a      	ldr	r1, [pc, #616]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b188:	4313      	orrs	r3, r2
 800b18a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b196:	2b00      	cmp	r3, #0
 800b198:	d01d      	beq.n	800b1d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d00e      	beq.n	800b1c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b1aa:	d009      	beq.n	800b1c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b1b4:	d004      	beq.n	800b1c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800b1b6:	f240 11ef 	movw	r1, #495	@ 0x1ef
 800b1ba:	488c      	ldr	r0, [pc, #560]	@ (800b3ec <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b1bc:	f7fc fa1c 	bl	80075f8 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b1c0:	4b8b      	ldr	r3, [pc, #556]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b1c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1c6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1ce:	4988      	ldr	r1, [pc, #544]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b1d0:	4313      	orrs	r3, r2
 800b1d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d01d      	beq.n	800b21e <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d00e      	beq.n	800b208 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b1f2:	d009      	beq.n	800b208 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b1fc:	d004      	beq.n	800b208 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b1fe:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800b202:	487a      	ldr	r0, [pc, #488]	@ (800b3ec <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b204:	f7fc f9f8 	bl	80075f8 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b208:	4b79      	ldr	r3, [pc, #484]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b20a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b20e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b216:	4976      	ldr	r1, [pc, #472]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b218:	4313      	orrs	r3, r2
 800b21a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b226:	2b00      	cmp	r3, #0
 800b228:	d01d      	beq.n	800b266 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d00e      	beq.n	800b250 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b236:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b23a:	d009      	beq.n	800b250 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b240:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b244:	d004      	beq.n	800b250 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800b246:	f240 2107 	movw	r1, #519	@ 0x207
 800b24a:	4868      	ldr	r0, [pc, #416]	@ (800b3ec <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b24c:	f7fc f9d4 	bl	80075f8 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b250:	4b67      	ldr	r3, [pc, #412]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b256:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b25e:	4964      	ldr	r1, [pc, #400]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b260:	4313      	orrs	r3, r2
 800b262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d040      	beq.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b276:	2b00      	cmp	r3, #0
 800b278:	d013      	beq.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b27e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b282:	d00e      	beq.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b288:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b28c:	d009      	beq.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b292:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b296:	d004      	beq.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b298:	f44f 7108 	mov.w	r1, #544	@ 0x220
 800b29c:	4853      	ldr	r0, [pc, #332]	@ (800b3ec <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b29e:	f7fc f9ab 	bl	80075f8 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b2a2:	4b53      	ldr	r3, [pc, #332]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b2a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2a8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2b0:	494f      	ldr	r1, [pc, #316]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b2b2:	4313      	orrs	r3, r2
 800b2b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b2c0:	d106      	bne.n	800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b2c2:	4b4b      	ldr	r3, [pc, #300]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b2c4:	68db      	ldr	r3, [r3, #12]
 800b2c6:	4a4a      	ldr	r2, [pc, #296]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b2c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b2cc:	60d3      	str	r3, [r2, #12]
 800b2ce:	e011      	b.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b2d8:	d10c      	bne.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	3304      	adds	r3, #4
 800b2de:	2101      	movs	r1, #1
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	f000 f931 	bl	800b548 <RCCEx_PLLSAI1_Config>
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800b2ea:	7cfb      	ldrb	r3, [r7, #19]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d001      	beq.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 800b2f0:	7cfb      	ldrb	r3, [r7, #19]
 800b2f2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d040      	beq.n	800b382 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b304:	2b00      	cmp	r3, #0
 800b306:	d013      	beq.n	800b330 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b30c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b310:	d00e      	beq.n	800b330 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b316:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b31a:	d009      	beq.n	800b330 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b320:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b324:	d004      	beq.n	800b330 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b326:	f240 2141 	movw	r1, #577	@ 0x241
 800b32a:	4830      	ldr	r0, [pc, #192]	@ (800b3ec <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b32c:	f7fc f964 	bl	80075f8 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b330:	4b2f      	ldr	r3, [pc, #188]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b336:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b33e:	492c      	ldr	r1, [pc, #176]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b340:	4313      	orrs	r3, r2
 800b342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b34a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b34e:	d106      	bne.n	800b35e <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b350:	4b27      	ldr	r3, [pc, #156]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b352:	68db      	ldr	r3, [r3, #12]
 800b354:	4a26      	ldr	r2, [pc, #152]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b356:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b35a:	60d3      	str	r3, [r2, #12]
 800b35c:	e011      	b.n	800b382 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b362:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b366:	d10c      	bne.n	800b382 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	3304      	adds	r3, #4
 800b36c:	2101      	movs	r1, #1
 800b36e:	4618      	mov	r0, r3
 800b370:	f000 f8ea 	bl	800b548 <RCCEx_PLLSAI1_Config>
 800b374:	4603      	mov	r3, r0
 800b376:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b378:	7cfb      	ldrb	r3, [r7, #19]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d001      	beq.n	800b382 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 800b37e:	7cfb      	ldrb	r3, [r7, #19]
 800b380:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d044      	beq.n	800b418 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b392:	2b00      	cmp	r3, #0
 800b394:	d013      	beq.n	800b3be <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b39a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b39e:	d00e      	beq.n	800b3be <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b3a8:	d009      	beq.n	800b3be <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3ae:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b3b2:	d004      	beq.n	800b3be <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800b3b4:	f240 2166 	movw	r1, #614	@ 0x266
 800b3b8:	480c      	ldr	r0, [pc, #48]	@ (800b3ec <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b3ba:	f7fc f91d 	bl	80075f8 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b3be:	4b0c      	ldr	r3, [pc, #48]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b3c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3c4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3cc:	4908      	ldr	r1, [pc, #32]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b3dc:	d10a      	bne.n	800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b3de:	4b04      	ldr	r3, [pc, #16]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b3e0:	68db      	ldr	r3, [r3, #12]
 800b3e2:	4a03      	ldr	r2, [pc, #12]	@ (800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b3e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b3e8:	60d3      	str	r3, [r2, #12]
 800b3ea:	e015      	b.n	800b418 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800b3ec:	080123d0 	.word	0x080123d0
 800b3f0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b3fc:	d10c      	bne.n	800b418 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	3304      	adds	r3, #4
 800b402:	2101      	movs	r1, #1
 800b404:	4618      	mov	r0, r3
 800b406:	f000 f89f 	bl	800b548 <RCCEx_PLLSAI1_Config>
 800b40a:	4603      	mov	r3, r0
 800b40c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b40e:	7cfb      	ldrb	r3, [r7, #19]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d001      	beq.n	800b418 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 800b414:	7cfb      	ldrb	r3, [r7, #19]
 800b416:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b420:	2b00      	cmp	r3, #0
 800b422:	d047      	beq.n	800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d013      	beq.n	800b454 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b430:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b434:	d00e      	beq.n	800b454 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b43a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b43e:	d009      	beq.n	800b454 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b444:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b448:	d004      	beq.n	800b454 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800b44a:	f240 2186 	movw	r1, #646	@ 0x286
 800b44e:	483c      	ldr	r0, [pc, #240]	@ (800b540 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800b450:	f7fc f8d2 	bl	80075f8 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b454:	4b3b      	ldr	r3, [pc, #236]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b45a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b462:	4938      	ldr	r1, [pc, #224]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b464:	4313      	orrs	r3, r2
 800b466:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b46e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b472:	d10d      	bne.n	800b490 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	3304      	adds	r3, #4
 800b478:	2102      	movs	r1, #2
 800b47a:	4618      	mov	r0, r3
 800b47c:	f000 f864 	bl	800b548 <RCCEx_PLLSAI1_Config>
 800b480:	4603      	mov	r3, r0
 800b482:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b484:	7cfb      	ldrb	r3, [r7, #19]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d014      	beq.n	800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800b48a:	7cfb      	ldrb	r3, [r7, #19]
 800b48c:	74bb      	strb	r3, [r7, #18]
 800b48e:	e011      	b.n	800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b494:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b498:	d10c      	bne.n	800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	3320      	adds	r3, #32
 800b49e:	2102      	movs	r1, #2
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f000 f9d1 	bl	800b848 <RCCEx_PLLSAI2_Config>
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b4aa:	7cfb      	ldrb	r3, [r7, #19]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d001      	beq.n	800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800b4b0:	7cfb      	ldrb	r3, [r7, #19]
 800b4b2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d018      	beq.n	800b4f2 <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d009      	beq.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x910>
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b4cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4d0:	d004      	beq.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x910>
 800b4d2:	f240 21b6 	movw	r1, #694	@ 0x2b6
 800b4d6:	481a      	ldr	r0, [pc, #104]	@ (800b540 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800b4d8:	f7fc f88e 	bl	80075f8 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b4dc:	4b19      	ldr	r3, [pc, #100]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b4de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4e2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b4ea:	4916      	ldr	r1, [pc, #88]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b4ec:	4313      	orrs	r3, r2
 800b4ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d01b      	beq.n	800b536 <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b504:	2b00      	cmp	r3, #0
 800b506:	d00a      	beq.n	800b51e <HAL_RCCEx_PeriphCLKConfig+0x952>
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b50e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b512:	d004      	beq.n	800b51e <HAL_RCCEx_PeriphCLKConfig+0x952>
 800b514:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 800b518:	4809      	ldr	r0, [pc, #36]	@ (800b540 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800b51a:	f7fc f86d 	bl	80075f8 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b51e:	4b09      	ldr	r3, [pc, #36]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b520:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b524:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b52e:	4905      	ldr	r1, [pc, #20]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b530:	4313      	orrs	r3, r2
 800b532:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800b536:	7cbb      	ldrb	r3, [r7, #18]
}
 800b538:	4618      	mov	r0, r3
 800b53a:	3718      	adds	r7, #24
 800b53c:	46bd      	mov	sp, r7
 800b53e:	bd80      	pop	{r7, pc}
 800b540:	080123d0 	.word	0x080123d0
 800b544:	40021000 	.word	0x40021000

0800b548 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b084      	sub	sp, #16
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b552:	2300      	movs	r3, #0
 800b554:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d010      	beq.n	800b580 <RCCEx_PLLSAI1_Config+0x38>
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	2b01      	cmp	r3, #1
 800b564:	d00c      	beq.n	800b580 <RCCEx_PLLSAI1_Config+0x38>
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	2b02      	cmp	r3, #2
 800b56c:	d008      	beq.n	800b580 <RCCEx_PLLSAI1_Config+0x38>
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	2b03      	cmp	r3, #3
 800b574:	d004      	beq.n	800b580 <RCCEx_PLLSAI1_Config+0x38>
 800b576:	f640 3162 	movw	r1, #2914	@ 0xb62
 800b57a:	4887      	ldr	r0, [pc, #540]	@ (800b798 <RCCEx_PLLSAI1_Config+0x250>)
 800b57c:	f7fc f83c 	bl	80075f8 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	685b      	ldr	r3, [r3, #4]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d003      	beq.n	800b590 <RCCEx_PLLSAI1_Config+0x48>
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	685b      	ldr	r3, [r3, #4]
 800b58c:	2b08      	cmp	r3, #8
 800b58e:	d904      	bls.n	800b59a <RCCEx_PLLSAI1_Config+0x52>
 800b590:	f640 3163 	movw	r1, #2915	@ 0xb63
 800b594:	4880      	ldr	r0, [pc, #512]	@ (800b798 <RCCEx_PLLSAI1_Config+0x250>)
 800b596:	f7fc f82f 	bl	80075f8 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	689b      	ldr	r3, [r3, #8]
 800b59e:	2b07      	cmp	r3, #7
 800b5a0:	d903      	bls.n	800b5aa <RCCEx_PLLSAI1_Config+0x62>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	689b      	ldr	r3, [r3, #8]
 800b5a6:	2b56      	cmp	r3, #86	@ 0x56
 800b5a8:	d904      	bls.n	800b5b4 <RCCEx_PLLSAI1_Config+0x6c>
 800b5aa:	f640 3164 	movw	r1, #2916	@ 0xb64
 800b5ae:	487a      	ldr	r0, [pc, #488]	@ (800b798 <RCCEx_PLLSAI1_Config+0x250>)
 800b5b0:	f7fc f822 	bl	80075f8 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	699b      	ldr	r3, [r3, #24]
 800b5b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d10b      	bne.n	800b5d8 <RCCEx_PLLSAI1_Config+0x90>
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	699b      	ldr	r3, [r3, #24]
 800b5c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d105      	bne.n	800b5d8 <RCCEx_PLLSAI1_Config+0x90>
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	699b      	ldr	r3, [r3, #24]
 800b5d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d007      	beq.n	800b5e8 <RCCEx_PLLSAI1_Config+0xa0>
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	699b      	ldr	r3, [r3, #24]
 800b5dc:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 800b5e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d004      	beq.n	800b5f2 <RCCEx_PLLSAI1_Config+0xaa>
 800b5e8:	f640 3165 	movw	r1, #2917	@ 0xb65
 800b5ec:	486a      	ldr	r0, [pc, #424]	@ (800b798 <RCCEx_PLLSAI1_Config+0x250>)
 800b5ee:	f7fc f803 	bl	80075f8 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b5f2:	4b6a      	ldr	r3, [pc, #424]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b5f4:	68db      	ldr	r3, [r3, #12]
 800b5f6:	f003 0303 	and.w	r3, r3, #3
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d018      	beq.n	800b630 <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800b5fe:	4b67      	ldr	r3, [pc, #412]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b600:	68db      	ldr	r3, [r3, #12]
 800b602:	f003 0203 	and.w	r2, r3, #3
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	429a      	cmp	r2, r3
 800b60c:	d10d      	bne.n	800b62a <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
       ||
 800b612:	2b00      	cmp	r3, #0
 800b614:	d009      	beq.n	800b62a <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800b616:	4b61      	ldr	r3, [pc, #388]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b618:	68db      	ldr	r3, [r3, #12]
 800b61a:	091b      	lsrs	r3, r3, #4
 800b61c:	f003 0307 	and.w	r3, r3, #7
 800b620:	1c5a      	adds	r2, r3, #1
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	685b      	ldr	r3, [r3, #4]
       ||
 800b626:	429a      	cmp	r2, r3
 800b628:	d047      	beq.n	800b6ba <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 800b62a:	2301      	movs	r3, #1
 800b62c:	73fb      	strb	r3, [r7, #15]
 800b62e:	e044      	b.n	800b6ba <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	2b03      	cmp	r3, #3
 800b636:	d018      	beq.n	800b66a <RCCEx_PLLSAI1_Config+0x122>
 800b638:	2b03      	cmp	r3, #3
 800b63a:	d825      	bhi.n	800b688 <RCCEx_PLLSAI1_Config+0x140>
 800b63c:	2b01      	cmp	r3, #1
 800b63e:	d002      	beq.n	800b646 <RCCEx_PLLSAI1_Config+0xfe>
 800b640:	2b02      	cmp	r3, #2
 800b642:	d009      	beq.n	800b658 <RCCEx_PLLSAI1_Config+0x110>
 800b644:	e020      	b.n	800b688 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b646:	4b55      	ldr	r3, [pc, #340]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f003 0302 	and.w	r3, r3, #2
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d11d      	bne.n	800b68e <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 800b652:	2301      	movs	r3, #1
 800b654:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b656:	e01a      	b.n	800b68e <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b658:	4b50      	ldr	r3, [pc, #320]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b660:	2b00      	cmp	r3, #0
 800b662:	d116      	bne.n	800b692 <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 800b664:	2301      	movs	r3, #1
 800b666:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b668:	e013      	b.n	800b692 <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b66a:	4b4c      	ldr	r3, [pc, #304]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b672:	2b00      	cmp	r3, #0
 800b674:	d10f      	bne.n	800b696 <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b676:	4b49      	ldr	r3, [pc, #292]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d109      	bne.n	800b696 <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 800b682:	2301      	movs	r3, #1
 800b684:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b686:	e006      	b.n	800b696 <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 800b688:	2301      	movs	r3, #1
 800b68a:	73fb      	strb	r3, [r7, #15]
      break;
 800b68c:	e004      	b.n	800b698 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800b68e:	bf00      	nop
 800b690:	e002      	b.n	800b698 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800b692:	bf00      	nop
 800b694:	e000      	b.n	800b698 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800b696:	bf00      	nop
    }

    if(status == HAL_OK)
 800b698:	7bfb      	ldrb	r3, [r7, #15]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d10d      	bne.n	800b6ba <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b69e:	4b3f      	ldr	r3, [pc, #252]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b6a0:	68db      	ldr	r3, [r3, #12]
 800b6a2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6819      	ldr	r1, [r3, #0]
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	3b01      	subs	r3, #1
 800b6b0:	011b      	lsls	r3, r3, #4
 800b6b2:	430b      	orrs	r3, r1
 800b6b4:	4939      	ldr	r1, [pc, #228]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b6b6:	4313      	orrs	r3, r2
 800b6b8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b6ba:	7bfb      	ldrb	r3, [r7, #15]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	f040 80ba 	bne.w	800b836 <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800b6c2:	4b36      	ldr	r3, [pc, #216]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	4a35      	ldr	r2, [pc, #212]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b6c8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b6cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6ce:	f7fc fdbd 	bl	800824c <HAL_GetTick>
 800b6d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b6d4:	e009      	b.n	800b6ea <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b6d6:	f7fc fdb9 	bl	800824c <HAL_GetTick>
 800b6da:	4602      	mov	r2, r0
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	1ad3      	subs	r3, r2, r3
 800b6e0:	2b02      	cmp	r3, #2
 800b6e2:	d902      	bls.n	800b6ea <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 800b6e4:	2303      	movs	r3, #3
 800b6e6:	73fb      	strb	r3, [r7, #15]
        break;
 800b6e8:	e005      	b.n	800b6f6 <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b6ea:	4b2c      	ldr	r3, [pc, #176]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d1ef      	bne.n	800b6d6 <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 800b6f6:	7bfb      	ldrb	r3, [r7, #15]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	f040 809c 	bne.w	800b836 <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d11e      	bne.n	800b742 <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	68db      	ldr	r3, [r3, #12]
 800b708:	2b07      	cmp	r3, #7
 800b70a:	d008      	beq.n	800b71e <RCCEx_PLLSAI1_Config+0x1d6>
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	68db      	ldr	r3, [r3, #12]
 800b710:	2b11      	cmp	r3, #17
 800b712:	d004      	beq.n	800b71e <RCCEx_PLLSAI1_Config+0x1d6>
 800b714:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800b718:	481f      	ldr	r0, [pc, #124]	@ (800b798 <RCCEx_PLLSAI1_Config+0x250>)
 800b71a:	f7fb ff6d 	bl	80075f8 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b71e:	4b1f      	ldr	r3, [pc, #124]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b720:	691b      	ldr	r3, [r3, #16]
 800b722:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800b726:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b72a:	687a      	ldr	r2, [r7, #4]
 800b72c:	6892      	ldr	r2, [r2, #8]
 800b72e:	0211      	lsls	r1, r2, #8
 800b730:	687a      	ldr	r2, [r7, #4]
 800b732:	68d2      	ldr	r2, [r2, #12]
 800b734:	0912      	lsrs	r2, r2, #4
 800b736:	0452      	lsls	r2, r2, #17
 800b738:	430a      	orrs	r2, r1
 800b73a:	4918      	ldr	r1, [pc, #96]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b73c:	4313      	orrs	r3, r2
 800b73e:	610b      	str	r3, [r1, #16]
 800b740:	e055      	b.n	800b7ee <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	2b01      	cmp	r3, #1
 800b746:	d12b      	bne.n	800b7a0 <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	691b      	ldr	r3, [r3, #16]
 800b74c:	2b02      	cmp	r3, #2
 800b74e:	d010      	beq.n	800b772 <RCCEx_PLLSAI1_Config+0x22a>
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	691b      	ldr	r3, [r3, #16]
 800b754:	2b04      	cmp	r3, #4
 800b756:	d00c      	beq.n	800b772 <RCCEx_PLLSAI1_Config+0x22a>
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	691b      	ldr	r3, [r3, #16]
 800b75c:	2b06      	cmp	r3, #6
 800b75e:	d008      	beq.n	800b772 <RCCEx_PLLSAI1_Config+0x22a>
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	691b      	ldr	r3, [r3, #16]
 800b764:	2b08      	cmp	r3, #8
 800b766:	d004      	beq.n	800b772 <RCCEx_PLLSAI1_Config+0x22a>
 800b768:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 800b76c:	480a      	ldr	r0, [pc, #40]	@ (800b798 <RCCEx_PLLSAI1_Config+0x250>)
 800b76e:	f7fb ff43 	bl	80075f8 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b772:	4b0a      	ldr	r3, [pc, #40]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b774:	691b      	ldr	r3, [r3, #16]
 800b776:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800b77a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b77e:	687a      	ldr	r2, [r7, #4]
 800b780:	6892      	ldr	r2, [r2, #8]
 800b782:	0211      	lsls	r1, r2, #8
 800b784:	687a      	ldr	r2, [r7, #4]
 800b786:	6912      	ldr	r2, [r2, #16]
 800b788:	0852      	lsrs	r2, r2, #1
 800b78a:	3a01      	subs	r2, #1
 800b78c:	0552      	lsls	r2, r2, #21
 800b78e:	430a      	orrs	r2, r1
 800b790:	4902      	ldr	r1, [pc, #8]	@ (800b79c <RCCEx_PLLSAI1_Config+0x254>)
 800b792:	4313      	orrs	r3, r2
 800b794:	610b      	str	r3, [r1, #16]
 800b796:	e02a      	b.n	800b7ee <RCCEx_PLLSAI1_Config+0x2a6>
 800b798:	080123d0 	.word	0x080123d0
 800b79c:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	695b      	ldr	r3, [r3, #20]
 800b7a4:	2b02      	cmp	r3, #2
 800b7a6:	d010      	beq.n	800b7ca <RCCEx_PLLSAI1_Config+0x282>
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	695b      	ldr	r3, [r3, #20]
 800b7ac:	2b04      	cmp	r3, #4
 800b7ae:	d00c      	beq.n	800b7ca <RCCEx_PLLSAI1_Config+0x282>
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	695b      	ldr	r3, [r3, #20]
 800b7b4:	2b06      	cmp	r3, #6
 800b7b6:	d008      	beq.n	800b7ca <RCCEx_PLLSAI1_Config+0x282>
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	695b      	ldr	r3, [r3, #20]
 800b7bc:	2b08      	cmp	r3, #8
 800b7be:	d004      	beq.n	800b7ca <RCCEx_PLLSAI1_Config+0x282>
 800b7c0:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800b7c4:	481e      	ldr	r0, [pc, #120]	@ (800b840 <RCCEx_PLLSAI1_Config+0x2f8>)
 800b7c6:	f7fb ff17 	bl	80075f8 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b7ca:	4b1e      	ldr	r3, [pc, #120]	@ (800b844 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b7cc:	691b      	ldr	r3, [r3, #16]
 800b7ce:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800b7d2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b7d6:	687a      	ldr	r2, [r7, #4]
 800b7d8:	6892      	ldr	r2, [r2, #8]
 800b7da:	0211      	lsls	r1, r2, #8
 800b7dc:	687a      	ldr	r2, [r7, #4]
 800b7de:	6952      	ldr	r2, [r2, #20]
 800b7e0:	0852      	lsrs	r2, r2, #1
 800b7e2:	3a01      	subs	r2, #1
 800b7e4:	0652      	lsls	r2, r2, #25
 800b7e6:	430a      	orrs	r2, r1
 800b7e8:	4916      	ldr	r1, [pc, #88]	@ (800b844 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b7ee:	4b15      	ldr	r3, [pc, #84]	@ (800b844 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	4a14      	ldr	r2, [pc, #80]	@ (800b844 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b7f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b7f8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7fa:	f7fc fd27 	bl	800824c <HAL_GetTick>
 800b7fe:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b800:	e009      	b.n	800b816 <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b802:	f7fc fd23 	bl	800824c <HAL_GetTick>
 800b806:	4602      	mov	r2, r0
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	1ad3      	subs	r3, r2, r3
 800b80c:	2b02      	cmp	r3, #2
 800b80e:	d902      	bls.n	800b816 <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 800b810:	2303      	movs	r3, #3
 800b812:	73fb      	strb	r3, [r7, #15]
          break;
 800b814:	e005      	b.n	800b822 <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b816:	4b0b      	ldr	r3, [pc, #44]	@ (800b844 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d0ef      	beq.n	800b802 <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 800b822:	7bfb      	ldrb	r3, [r7, #15]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d106      	bne.n	800b836 <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b828:	4b06      	ldr	r3, [pc, #24]	@ (800b844 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b82a:	691a      	ldr	r2, [r3, #16]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	699b      	ldr	r3, [r3, #24]
 800b830:	4904      	ldr	r1, [pc, #16]	@ (800b844 <RCCEx_PLLSAI1_Config+0x2fc>)
 800b832:	4313      	orrs	r3, r2
 800b834:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b836:	7bfb      	ldrb	r3, [r7, #15]
}
 800b838:	4618      	mov	r0, r3
 800b83a:	3710      	adds	r7, #16
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd80      	pop	{r7, pc}
 800b840:	080123d0 	.word	0x080123d0
 800b844:	40021000 	.word	0x40021000

0800b848 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b084      	sub	sp, #16
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
 800b850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b852:	2300      	movs	r3, #0
 800b854:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d010      	beq.n	800b880 <RCCEx_PLLSAI2_Config+0x38>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	2b01      	cmp	r3, #1
 800b864:	d00c      	beq.n	800b880 <RCCEx_PLLSAI2_Config+0x38>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	2b02      	cmp	r3, #2
 800b86c:	d008      	beq.n	800b880 <RCCEx_PLLSAI2_Config+0x38>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	2b03      	cmp	r3, #3
 800b874:	d004      	beq.n	800b880 <RCCEx_PLLSAI2_Config+0x38>
 800b876:	f640 412f 	movw	r1, #3119	@ 0xc2f
 800b87a:	4896      	ldr	r0, [pc, #600]	@ (800bad4 <RCCEx_PLLSAI2_Config+0x28c>)
 800b87c:	f7fb febc 	bl	80075f8 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	685b      	ldr	r3, [r3, #4]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d003      	beq.n	800b890 <RCCEx_PLLSAI2_Config+0x48>
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	2b08      	cmp	r3, #8
 800b88e:	d904      	bls.n	800b89a <RCCEx_PLLSAI2_Config+0x52>
 800b890:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 800b894:	488f      	ldr	r0, [pc, #572]	@ (800bad4 <RCCEx_PLLSAI2_Config+0x28c>)
 800b896:	f7fb feaf 	bl	80075f8 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	689b      	ldr	r3, [r3, #8]
 800b89e:	2b07      	cmp	r3, #7
 800b8a0:	d903      	bls.n	800b8aa <RCCEx_PLLSAI2_Config+0x62>
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	689b      	ldr	r3, [r3, #8]
 800b8a6:	2b56      	cmp	r3, #86	@ 0x56
 800b8a8:	d904      	bls.n	800b8b4 <RCCEx_PLLSAI2_Config+0x6c>
 800b8aa:	f640 4131 	movw	r1, #3121	@ 0xc31
 800b8ae:	4889      	ldr	r0, [pc, #548]	@ (800bad4 <RCCEx_PLLSAI2_Config+0x28c>)
 800b8b0:	f7fb fea2 	bl	80075f8 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	695b      	ldr	r3, [r3, #20]
 800b8b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d105      	bne.n	800b8cc <RCCEx_PLLSAI2_Config+0x84>
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	695b      	ldr	r3, [r3, #20]
 800b8c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d007      	beq.n	800b8dc <RCCEx_PLLSAI2_Config+0x94>
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	695b      	ldr	r3, [r3, #20]
 800b8d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b8d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d004      	beq.n	800b8e6 <RCCEx_PLLSAI2_Config+0x9e>
 800b8dc:	f640 4132 	movw	r1, #3122	@ 0xc32
 800b8e0:	487c      	ldr	r0, [pc, #496]	@ (800bad4 <RCCEx_PLLSAI2_Config+0x28c>)
 800b8e2:	f7fb fe89 	bl	80075f8 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b8e6:	4b7c      	ldr	r3, [pc, #496]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800b8e8:	68db      	ldr	r3, [r3, #12]
 800b8ea:	f003 0303 	and.w	r3, r3, #3
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d018      	beq.n	800b924 <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800b8f2:	4b79      	ldr	r3, [pc, #484]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800b8f4:	68db      	ldr	r3, [r3, #12]
 800b8f6:	f003 0203 	and.w	r2, r3, #3
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	429a      	cmp	r2, r3
 800b900:	d10d      	bne.n	800b91e <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
       ||
 800b906:	2b00      	cmp	r3, #0
 800b908:	d009      	beq.n	800b91e <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800b90a:	4b73      	ldr	r3, [pc, #460]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800b90c:	68db      	ldr	r3, [r3, #12]
 800b90e:	091b      	lsrs	r3, r3, #4
 800b910:	f003 0307 	and.w	r3, r3, #7
 800b914:	1c5a      	adds	r2, r3, #1
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	685b      	ldr	r3, [r3, #4]
       ||
 800b91a:	429a      	cmp	r2, r3
 800b91c:	d047      	beq.n	800b9ae <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 800b91e:	2301      	movs	r3, #1
 800b920:	73fb      	strb	r3, [r7, #15]
 800b922:	e044      	b.n	800b9ae <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	2b03      	cmp	r3, #3
 800b92a:	d018      	beq.n	800b95e <RCCEx_PLLSAI2_Config+0x116>
 800b92c:	2b03      	cmp	r3, #3
 800b92e:	d825      	bhi.n	800b97c <RCCEx_PLLSAI2_Config+0x134>
 800b930:	2b01      	cmp	r3, #1
 800b932:	d002      	beq.n	800b93a <RCCEx_PLLSAI2_Config+0xf2>
 800b934:	2b02      	cmp	r3, #2
 800b936:	d009      	beq.n	800b94c <RCCEx_PLLSAI2_Config+0x104>
 800b938:	e020      	b.n	800b97c <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b93a:	4b67      	ldr	r3, [pc, #412]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	f003 0302 	and.w	r3, r3, #2
 800b942:	2b00      	cmp	r3, #0
 800b944:	d11d      	bne.n	800b982 <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 800b946:	2301      	movs	r3, #1
 800b948:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b94a:	e01a      	b.n	800b982 <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b94c:	4b62      	ldr	r3, [pc, #392]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b954:	2b00      	cmp	r3, #0
 800b956:	d116      	bne.n	800b986 <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 800b958:	2301      	movs	r3, #1
 800b95a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b95c:	e013      	b.n	800b986 <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b95e:	4b5e      	ldr	r3, [pc, #376]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b966:	2b00      	cmp	r3, #0
 800b968:	d10f      	bne.n	800b98a <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b96a:	4b5b      	ldr	r3, [pc, #364]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b972:	2b00      	cmp	r3, #0
 800b974:	d109      	bne.n	800b98a <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 800b976:	2301      	movs	r3, #1
 800b978:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b97a:	e006      	b.n	800b98a <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 800b97c:	2301      	movs	r3, #1
 800b97e:	73fb      	strb	r3, [r7, #15]
      break;
 800b980:	e004      	b.n	800b98c <RCCEx_PLLSAI2_Config+0x144>
      break;
 800b982:	bf00      	nop
 800b984:	e002      	b.n	800b98c <RCCEx_PLLSAI2_Config+0x144>
      break;
 800b986:	bf00      	nop
 800b988:	e000      	b.n	800b98c <RCCEx_PLLSAI2_Config+0x144>
      break;
 800b98a:	bf00      	nop
    }

    if(status == HAL_OK)
 800b98c:	7bfb      	ldrb	r3, [r7, #15]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d10d      	bne.n	800b9ae <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b992:	4b51      	ldr	r3, [pc, #324]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800b994:	68db      	ldr	r3, [r3, #12]
 800b996:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	6819      	ldr	r1, [r3, #0]
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	685b      	ldr	r3, [r3, #4]
 800b9a2:	3b01      	subs	r3, #1
 800b9a4:	011b      	lsls	r3, r3, #4
 800b9a6:	430b      	orrs	r3, r1
 800b9a8:	494b      	ldr	r1, [pc, #300]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800b9aa:	4313      	orrs	r3, r2
 800b9ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b9ae:	7bfb      	ldrb	r3, [r7, #15]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	f040 808a 	bne.w	800baca <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b9b6:	4b48      	ldr	r3, [pc, #288]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	4a47      	ldr	r2, [pc, #284]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800b9bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b9c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b9c2:	f7fc fc43 	bl	800824c <HAL_GetTick>
 800b9c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b9c8:	e009      	b.n	800b9de <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b9ca:	f7fc fc3f 	bl	800824c <HAL_GetTick>
 800b9ce:	4602      	mov	r2, r0
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	1ad3      	subs	r3, r2, r3
 800b9d4:	2b02      	cmp	r3, #2
 800b9d6:	d902      	bls.n	800b9de <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 800b9d8:	2303      	movs	r3, #3
 800b9da:	73fb      	strb	r3, [r7, #15]
        break;
 800b9dc:	e005      	b.n	800b9ea <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b9de:	4b3e      	ldr	r3, [pc, #248]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d1ef      	bne.n	800b9ca <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 800b9ea:	7bfb      	ldrb	r3, [r7, #15]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d16c      	bne.n	800baca <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b9f0:	683b      	ldr	r3, [r7, #0]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d11e      	bne.n	800ba34 <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	68db      	ldr	r3, [r3, #12]
 800b9fa:	2b07      	cmp	r3, #7
 800b9fc:	d008      	beq.n	800ba10 <RCCEx_PLLSAI2_Config+0x1c8>
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	68db      	ldr	r3, [r3, #12]
 800ba02:	2b11      	cmp	r3, #17
 800ba04:	d004      	beq.n	800ba10 <RCCEx_PLLSAI2_Config+0x1c8>
 800ba06:	f640 4185 	movw	r1, #3205	@ 0xc85
 800ba0a:	4832      	ldr	r0, [pc, #200]	@ (800bad4 <RCCEx_PLLSAI2_Config+0x28c>)
 800ba0c:	f7fb fdf4 	bl	80075f8 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ba10:	4b31      	ldr	r3, [pc, #196]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800ba12:	695b      	ldr	r3, [r3, #20]
 800ba14:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800ba18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ba1c:	687a      	ldr	r2, [r7, #4]
 800ba1e:	6892      	ldr	r2, [r2, #8]
 800ba20:	0211      	lsls	r1, r2, #8
 800ba22:	687a      	ldr	r2, [r7, #4]
 800ba24:	68d2      	ldr	r2, [r2, #12]
 800ba26:	0912      	lsrs	r2, r2, #4
 800ba28:	0452      	lsls	r2, r2, #17
 800ba2a:	430a      	orrs	r2, r1
 800ba2c:	492a      	ldr	r1, [pc, #168]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	614b      	str	r3, [r1, #20]
 800ba32:	e026      	b.n	800ba82 <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	691b      	ldr	r3, [r3, #16]
 800ba38:	2b02      	cmp	r3, #2
 800ba3a:	d010      	beq.n	800ba5e <RCCEx_PLLSAI2_Config+0x216>
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	691b      	ldr	r3, [r3, #16]
 800ba40:	2b04      	cmp	r3, #4
 800ba42:	d00c      	beq.n	800ba5e <RCCEx_PLLSAI2_Config+0x216>
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	691b      	ldr	r3, [r3, #16]
 800ba48:	2b06      	cmp	r3, #6
 800ba4a:	d008      	beq.n	800ba5e <RCCEx_PLLSAI2_Config+0x216>
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	691b      	ldr	r3, [r3, #16]
 800ba50:	2b08      	cmp	r3, #8
 800ba52:	d004      	beq.n	800ba5e <RCCEx_PLLSAI2_Config+0x216>
 800ba54:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 800ba58:	481e      	ldr	r0, [pc, #120]	@ (800bad4 <RCCEx_PLLSAI2_Config+0x28c>)
 800ba5a:	f7fb fdcd 	bl	80075f8 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ba5e:	4b1e      	ldr	r3, [pc, #120]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800ba60:	695b      	ldr	r3, [r3, #20]
 800ba62:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800ba66:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800ba6a:	687a      	ldr	r2, [r7, #4]
 800ba6c:	6892      	ldr	r2, [r2, #8]
 800ba6e:	0211      	lsls	r1, r2, #8
 800ba70:	687a      	ldr	r2, [r7, #4]
 800ba72:	6912      	ldr	r2, [r2, #16]
 800ba74:	0852      	lsrs	r2, r2, #1
 800ba76:	3a01      	subs	r2, #1
 800ba78:	0652      	lsls	r2, r2, #25
 800ba7a:	430a      	orrs	r2, r1
 800ba7c:	4916      	ldr	r1, [pc, #88]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800ba7e:	4313      	orrs	r3, r2
 800ba80:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800ba82:	4b15      	ldr	r3, [pc, #84]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	4a14      	ldr	r2, [pc, #80]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800ba88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ba8c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ba8e:	f7fc fbdd 	bl	800824c <HAL_GetTick>
 800ba92:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ba94:	e009      	b.n	800baaa <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ba96:	f7fc fbd9 	bl	800824c <HAL_GetTick>
 800ba9a:	4602      	mov	r2, r0
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	1ad3      	subs	r3, r2, r3
 800baa0:	2b02      	cmp	r3, #2
 800baa2:	d902      	bls.n	800baaa <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 800baa4:	2303      	movs	r3, #3
 800baa6:	73fb      	strb	r3, [r7, #15]
          break;
 800baa8:	e005      	b.n	800bab6 <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800baaa:	4b0b      	ldr	r3, [pc, #44]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d0ef      	beq.n	800ba96 <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 800bab6:	7bfb      	ldrb	r3, [r7, #15]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d106      	bne.n	800baca <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800babc:	4b06      	ldr	r3, [pc, #24]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800babe:	695a      	ldr	r2, [r3, #20]
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	695b      	ldr	r3, [r3, #20]
 800bac4:	4904      	ldr	r1, [pc, #16]	@ (800bad8 <RCCEx_PLLSAI2_Config+0x290>)
 800bac6:	4313      	orrs	r3, r2
 800bac8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800baca:	7bfb      	ldrb	r3, [r7, #15]
}
 800bacc:	4618      	mov	r0, r3
 800bace:	3710      	adds	r7, #16
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}
 800bad4:	080123d0 	.word	0x080123d0
 800bad8:	40021000 	.word	0x40021000

0800badc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b084      	sub	sp, #16
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d101      	bne.n	800baee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800baea:	2301      	movs	r3, #1
 800baec:	e1dd      	b.n	800beaa <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	4a7b      	ldr	r2, [pc, #492]	@ (800bce0 <HAL_SPI_Init+0x204>)
 800baf4:	4293      	cmp	r3, r2
 800baf6:	d00e      	beq.n	800bb16 <HAL_SPI_Init+0x3a>
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	4a79      	ldr	r2, [pc, #484]	@ (800bce4 <HAL_SPI_Init+0x208>)
 800bafe:	4293      	cmp	r3, r2
 800bb00:	d009      	beq.n	800bb16 <HAL_SPI_Init+0x3a>
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	4a78      	ldr	r2, [pc, #480]	@ (800bce8 <HAL_SPI_Init+0x20c>)
 800bb08:	4293      	cmp	r3, r2
 800bb0a:	d004      	beq.n	800bb16 <HAL_SPI_Init+0x3a>
 800bb0c:	f240 1147 	movw	r1, #327	@ 0x147
 800bb10:	4876      	ldr	r0, [pc, #472]	@ (800bcec <HAL_SPI_Init+0x210>)
 800bb12:	f7fb fd71 	bl	80075f8 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	685b      	ldr	r3, [r3, #4]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d009      	beq.n	800bb32 <HAL_SPI_Init+0x56>
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	685b      	ldr	r3, [r3, #4]
 800bb22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bb26:	d004      	beq.n	800bb32 <HAL_SPI_Init+0x56>
 800bb28:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 800bb2c:	486f      	ldr	r0, [pc, #444]	@ (800bcec <HAL_SPI_Init+0x210>)
 800bb2e:	f7fb fd63 	bl	80075f8 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	689b      	ldr	r3, [r3, #8]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d00e      	beq.n	800bb58 <HAL_SPI_Init+0x7c>
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	689b      	ldr	r3, [r3, #8]
 800bb3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bb42:	d009      	beq.n	800bb58 <HAL_SPI_Init+0x7c>
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	689b      	ldr	r3, [r3, #8]
 800bb48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bb4c:	d004      	beq.n	800bb58 <HAL_SPI_Init+0x7c>
 800bb4e:	f240 1149 	movw	r1, #329	@ 0x149
 800bb52:	4866      	ldr	r0, [pc, #408]	@ (800bcec <HAL_SPI_Init+0x210>)
 800bb54:	f7fb fd50 	bl	80075f8 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	68db      	ldr	r3, [r3, #12]
 800bb5c:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800bb60:	d040      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	68db      	ldr	r3, [r3, #12]
 800bb66:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800bb6a:	d03b      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	68db      	ldr	r3, [r3, #12]
 800bb70:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800bb74:	d036      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	68db      	ldr	r3, [r3, #12]
 800bb7a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bb7e:	d031      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	68db      	ldr	r3, [r3, #12]
 800bb84:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 800bb88:	d02c      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	68db      	ldr	r3, [r3, #12]
 800bb8e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800bb92:	d027      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	68db      	ldr	r3, [r3, #12]
 800bb98:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 800bb9c:	d022      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	68db      	ldr	r3, [r3, #12]
 800bba2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bba6:	d01d      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	68db      	ldr	r3, [r3, #12]
 800bbac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bbb0:	d018      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	68db      	ldr	r3, [r3, #12]
 800bbb6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800bbba:	d013      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	68db      	ldr	r3, [r3, #12]
 800bbc0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800bbc4:	d00e      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	68db      	ldr	r3, [r3, #12]
 800bbca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bbce:	d009      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	68db      	ldr	r3, [r3, #12]
 800bbd4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bbd8:	d004      	beq.n	800bbe4 <HAL_SPI_Init+0x108>
 800bbda:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800bbde:	4843      	ldr	r0, [pc, #268]	@ (800bcec <HAL_SPI_Init+0x210>)
 800bbe0:	f7fb fd0a 	bl	80075f8 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	699b      	ldr	r3, [r3, #24]
 800bbe8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbec:	d00d      	beq.n	800bc0a <HAL_SPI_Init+0x12e>
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	699b      	ldr	r3, [r3, #24]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d009      	beq.n	800bc0a <HAL_SPI_Init+0x12e>
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	699b      	ldr	r3, [r3, #24]
 800bbfa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bbfe:	d004      	beq.n	800bc0a <HAL_SPI_Init+0x12e>
 800bc00:	f240 114b 	movw	r1, #331	@ 0x14b
 800bc04:	4839      	ldr	r0, [pc, #228]	@ (800bcec <HAL_SPI_Init+0x210>)
 800bc06:	f7fb fcf7 	bl	80075f8 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc0e:	2b08      	cmp	r3, #8
 800bc10:	d008      	beq.n	800bc24 <HAL_SPI_Init+0x148>
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d004      	beq.n	800bc24 <HAL_SPI_Init+0x148>
 800bc1a:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 800bc1e:	4833      	ldr	r0, [pc, #204]	@ (800bcec <HAL_SPI_Init+0x210>)
 800bc20:	f7fb fcea 	bl	80075f8 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	69db      	ldr	r3, [r3, #28]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d020      	beq.n	800bc6e <HAL_SPI_Init+0x192>
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	69db      	ldr	r3, [r3, #28]
 800bc30:	2b08      	cmp	r3, #8
 800bc32:	d01c      	beq.n	800bc6e <HAL_SPI_Init+0x192>
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	69db      	ldr	r3, [r3, #28]
 800bc38:	2b10      	cmp	r3, #16
 800bc3a:	d018      	beq.n	800bc6e <HAL_SPI_Init+0x192>
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	69db      	ldr	r3, [r3, #28]
 800bc40:	2b18      	cmp	r3, #24
 800bc42:	d014      	beq.n	800bc6e <HAL_SPI_Init+0x192>
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	69db      	ldr	r3, [r3, #28]
 800bc48:	2b20      	cmp	r3, #32
 800bc4a:	d010      	beq.n	800bc6e <HAL_SPI_Init+0x192>
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	69db      	ldr	r3, [r3, #28]
 800bc50:	2b28      	cmp	r3, #40	@ 0x28
 800bc52:	d00c      	beq.n	800bc6e <HAL_SPI_Init+0x192>
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	69db      	ldr	r3, [r3, #28]
 800bc58:	2b30      	cmp	r3, #48	@ 0x30
 800bc5a:	d008      	beq.n	800bc6e <HAL_SPI_Init+0x192>
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	69db      	ldr	r3, [r3, #28]
 800bc60:	2b38      	cmp	r3, #56	@ 0x38
 800bc62:	d004      	beq.n	800bc6e <HAL_SPI_Init+0x192>
 800bc64:	f240 114d 	movw	r1, #333	@ 0x14d
 800bc68:	4820      	ldr	r0, [pc, #128]	@ (800bcec <HAL_SPI_Init+0x210>)
 800bc6a:	f7fb fcc5 	bl	80075f8 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6a1b      	ldr	r3, [r3, #32]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d008      	beq.n	800bc88 <HAL_SPI_Init+0x1ac>
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6a1b      	ldr	r3, [r3, #32]
 800bc7a:	2b80      	cmp	r3, #128	@ 0x80
 800bc7c:	d004      	beq.n	800bc88 <HAL_SPI_Init+0x1ac>
 800bc7e:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800bc82:	481a      	ldr	r0, [pc, #104]	@ (800bcec <HAL_SPI_Init+0x210>)
 800bc84:	f7fb fcb8 	bl	80075f8 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d008      	beq.n	800bca2 <HAL_SPI_Init+0x1c6>
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc94:	2b10      	cmp	r3, #16
 800bc96:	d004      	beq.n	800bca2 <HAL_SPI_Init+0x1c6>
 800bc98:	f240 114f 	movw	r1, #335	@ 0x14f
 800bc9c:	4813      	ldr	r0, [pc, #76]	@ (800bcec <HAL_SPI_Init+0x210>)
 800bc9e:	f7fb fcab 	bl	80075f8 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d151      	bne.n	800bd4e <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	691b      	ldr	r3, [r3, #16]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d008      	beq.n	800bcc4 <HAL_SPI_Init+0x1e8>
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	691b      	ldr	r3, [r3, #16]
 800bcb6:	2b02      	cmp	r3, #2
 800bcb8:	d004      	beq.n	800bcc4 <HAL_SPI_Init+0x1e8>
 800bcba:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800bcbe:	480b      	ldr	r0, [pc, #44]	@ (800bcec <HAL_SPI_Init+0x210>)
 800bcc0:	f7fb fc9a 	bl	80075f8 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	695b      	ldr	r3, [r3, #20]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d011      	beq.n	800bcf0 <HAL_SPI_Init+0x214>
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	695b      	ldr	r3, [r3, #20]
 800bcd0:	2b01      	cmp	r3, #1
 800bcd2:	d00d      	beq.n	800bcf0 <HAL_SPI_Init+0x214>
 800bcd4:	f240 1153 	movw	r1, #339	@ 0x153
 800bcd8:	4804      	ldr	r0, [pc, #16]	@ (800bcec <HAL_SPI_Init+0x210>)
 800bcda:	f7fb fc8d 	bl	80075f8 <assert_failed>
 800bcde:	e007      	b.n	800bcf0 <HAL_SPI_Init+0x214>
 800bce0:	40013000 	.word	0x40013000
 800bce4:	40003800 	.word	0x40003800
 800bce8:	40003c00 	.word	0x40003c00
 800bcec:	0801240c 	.word	0x0801240c

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	685b      	ldr	r3, [r3, #4]
 800bcf4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bcf8:	d125      	bne.n	800bd46 <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	69db      	ldr	r3, [r3, #28]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d050      	beq.n	800bda4 <HAL_SPI_Init+0x2c8>
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	69db      	ldr	r3, [r3, #28]
 800bd06:	2b08      	cmp	r3, #8
 800bd08:	d04c      	beq.n	800bda4 <HAL_SPI_Init+0x2c8>
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	69db      	ldr	r3, [r3, #28]
 800bd0e:	2b10      	cmp	r3, #16
 800bd10:	d048      	beq.n	800bda4 <HAL_SPI_Init+0x2c8>
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	69db      	ldr	r3, [r3, #28]
 800bd16:	2b18      	cmp	r3, #24
 800bd18:	d044      	beq.n	800bda4 <HAL_SPI_Init+0x2c8>
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	69db      	ldr	r3, [r3, #28]
 800bd1e:	2b20      	cmp	r3, #32
 800bd20:	d040      	beq.n	800bda4 <HAL_SPI_Init+0x2c8>
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	69db      	ldr	r3, [r3, #28]
 800bd26:	2b28      	cmp	r3, #40	@ 0x28
 800bd28:	d03c      	beq.n	800bda4 <HAL_SPI_Init+0x2c8>
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	69db      	ldr	r3, [r3, #28]
 800bd2e:	2b30      	cmp	r3, #48	@ 0x30
 800bd30:	d038      	beq.n	800bda4 <HAL_SPI_Init+0x2c8>
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	69db      	ldr	r3, [r3, #28]
 800bd36:	2b38      	cmp	r3, #56	@ 0x38
 800bd38:	d034      	beq.n	800bda4 <HAL_SPI_Init+0x2c8>
 800bd3a:	f240 1157 	movw	r1, #343	@ 0x157
 800bd3e:	485d      	ldr	r0, [pc, #372]	@ (800beb4 <HAL_SPI_Init+0x3d8>)
 800bd40:	f7fb fc5a 	bl	80075f8 <assert_failed>
 800bd44:	e02e      	b.n	800bda4 <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	2200      	movs	r2, #0
 800bd4a:	61da      	str	r2, [r3, #28]
 800bd4c:	e02a      	b.n	800bda4 <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	69db      	ldr	r3, [r3, #28]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d020      	beq.n	800bd98 <HAL_SPI_Init+0x2bc>
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	69db      	ldr	r3, [r3, #28]
 800bd5a:	2b08      	cmp	r3, #8
 800bd5c:	d01c      	beq.n	800bd98 <HAL_SPI_Init+0x2bc>
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	69db      	ldr	r3, [r3, #28]
 800bd62:	2b10      	cmp	r3, #16
 800bd64:	d018      	beq.n	800bd98 <HAL_SPI_Init+0x2bc>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	69db      	ldr	r3, [r3, #28]
 800bd6a:	2b18      	cmp	r3, #24
 800bd6c:	d014      	beq.n	800bd98 <HAL_SPI_Init+0x2bc>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	69db      	ldr	r3, [r3, #28]
 800bd72:	2b20      	cmp	r3, #32
 800bd74:	d010      	beq.n	800bd98 <HAL_SPI_Init+0x2bc>
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	69db      	ldr	r3, [r3, #28]
 800bd7a:	2b28      	cmp	r3, #40	@ 0x28
 800bd7c:	d00c      	beq.n	800bd98 <HAL_SPI_Init+0x2bc>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	69db      	ldr	r3, [r3, #28]
 800bd82:	2b30      	cmp	r3, #48	@ 0x30
 800bd84:	d008      	beq.n	800bd98 <HAL_SPI_Init+0x2bc>
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	69db      	ldr	r3, [r3, #28]
 800bd8a:	2b38      	cmp	r3, #56	@ 0x38
 800bd8c:	d004      	beq.n	800bd98 <HAL_SPI_Init+0x2bc>
 800bd8e:	f240 1161 	movw	r1, #353	@ 0x161
 800bd92:	4848      	ldr	r0, [pc, #288]	@ (800beb4 <HAL_SPI_Init+0x3d8>)
 800bd94:	f7fb fc30 	bl	80075f8 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	2200      	movs	r2, #0
 800bda2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2200      	movs	r2, #0
 800bda8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bdb0:	b2db      	uxtb	r3, r3
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d106      	bne.n	800bdc4 <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	2200      	movs	r2, #0
 800bdba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bdbe:	6878      	ldr	r0, [r7, #4]
 800bdc0:	f7fb fc5e 	bl	8007680 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2202      	movs	r2, #2
 800bdc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	681a      	ldr	r2, [r3, #0]
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bdda:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	68db      	ldr	r3, [r3, #12]
 800bde0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bde4:	d902      	bls.n	800bdec <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bde6:	2300      	movs	r3, #0
 800bde8:	60fb      	str	r3, [r7, #12]
 800bdea:	e002      	b.n	800bdf2 <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bdec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bdf0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	68db      	ldr	r3, [r3, #12]
 800bdf6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800bdfa:	d007      	beq.n	800be0c <HAL_SPI_Init+0x330>
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	68db      	ldr	r3, [r3, #12]
 800be00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800be04:	d002      	beq.n	800be0c <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	2200      	movs	r2, #0
 800be0a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	685b      	ldr	r3, [r3, #4]
 800be10:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	689b      	ldr	r3, [r3, #8]
 800be18:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800be1c:	431a      	orrs	r2, r3
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	691b      	ldr	r3, [r3, #16]
 800be22:	f003 0302 	and.w	r3, r3, #2
 800be26:	431a      	orrs	r2, r3
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	695b      	ldr	r3, [r3, #20]
 800be2c:	f003 0301 	and.w	r3, r3, #1
 800be30:	431a      	orrs	r2, r3
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	699b      	ldr	r3, [r3, #24]
 800be36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800be3a:	431a      	orrs	r2, r3
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	69db      	ldr	r3, [r3, #28]
 800be40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800be44:	431a      	orrs	r2, r3
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6a1b      	ldr	r3, [r3, #32]
 800be4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be4e:	ea42 0103 	orr.w	r1, r2, r3
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be56:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	430a      	orrs	r2, r1
 800be60:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	699b      	ldr	r3, [r3, #24]
 800be66:	0c1b      	lsrs	r3, r3, #16
 800be68:	f003 0204 	and.w	r2, r3, #4
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be70:	f003 0310 	and.w	r3, r3, #16
 800be74:	431a      	orrs	r2, r3
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be7a:	f003 0308 	and.w	r3, r3, #8
 800be7e:	431a      	orrs	r2, r3
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	68db      	ldr	r3, [r3, #12]
 800be84:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800be88:	ea42 0103 	orr.w	r1, r2, r3
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	430a      	orrs	r2, r1
 800be98:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	2200      	movs	r2, #0
 800be9e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	2201      	movs	r2, #1
 800bea4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800bea8:	2300      	movs	r3, #0
}
 800beaa:	4618      	mov	r0, r3
 800beac:	3710      	adds	r7, #16
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd80      	pop	{r7, pc}
 800beb2:	bf00      	nop
 800beb4:	0801240c 	.word	0x0801240c

0800beb8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b086      	sub	sp, #24
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	60f8      	str	r0, [r7, #12]
 800bec0:	60b9      	str	r1, [r7, #8]
 800bec2:	607a      	str	r2, [r7, #4]
 800bec4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800beca:	2b00      	cmp	r3, #0
 800becc:	d104      	bne.n	800bed8 <HAL_SPI_TransmitReceive_DMA+0x20>
 800bece:	f640 0172 	movw	r1, #2162	@ 0x872
 800bed2:	487f      	ldr	r0, [pc, #508]	@ (800c0d0 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800bed4:	f7fb fb90 	bl	80075f8 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d104      	bne.n	800beea <HAL_SPI_TransmitReceive_DMA+0x32>
 800bee0:	f640 0173 	movw	r1, #2163	@ 0x873
 800bee4:	487a      	ldr	r0, [pc, #488]	@ (800c0d0 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800bee6:	f7fb fb87 	bl	80075f8 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	689b      	ldr	r3, [r3, #8]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d004      	beq.n	800befc <HAL_SPI_TransmitReceive_DMA+0x44>
 800bef2:	f640 0176 	movw	r1, #2166	@ 0x876
 800bef6:	4876      	ldr	r0, [pc, #472]	@ (800c0d0 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800bef8:	f7fb fb7e 	bl	80075f8 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bf02:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	685b      	ldr	r3, [r3, #4]
 800bf08:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800bf0a:	7dfb      	ldrb	r3, [r7, #23]
 800bf0c:	2b01      	cmp	r3, #1
 800bf0e:	d00c      	beq.n	800bf2a <HAL_SPI_TransmitReceive_DMA+0x72>
 800bf10:	693b      	ldr	r3, [r7, #16]
 800bf12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bf16:	d106      	bne.n	800bf26 <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	689b      	ldr	r3, [r3, #8]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d102      	bne.n	800bf26 <HAL_SPI_TransmitReceive_DMA+0x6e>
 800bf20:	7dfb      	ldrb	r3, [r7, #23]
 800bf22:	2b04      	cmp	r3, #4
 800bf24:	d001      	beq.n	800bf2a <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800bf26:	2302      	movs	r3, #2
 800bf28:	e15f      	b.n	800c1ea <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bf2a:	68bb      	ldr	r3, [r7, #8]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d005      	beq.n	800bf3c <HAL_SPI_TransmitReceive_DMA+0x84>
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d002      	beq.n	800bf3c <HAL_SPI_TransmitReceive_DMA+0x84>
 800bf36:	887b      	ldrh	r3, [r7, #2]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d101      	bne.n	800bf40 <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	e154      	b.n	800c1ea <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800bf46:	2b01      	cmp	r3, #1
 800bf48:	d101      	bne.n	800bf4e <HAL_SPI_TransmitReceive_DMA+0x96>
 800bf4a:	2302      	movs	r3, #2
 800bf4c:	e14d      	b.n	800c1ea <HAL_SPI_TransmitReceive_DMA+0x332>
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	2201      	movs	r2, #1
 800bf52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bf5c:	b2db      	uxtb	r3, r3
 800bf5e:	2b04      	cmp	r3, #4
 800bf60:	d003      	beq.n	800bf6a <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	2205      	movs	r2, #5
 800bf66:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	2200      	movs	r2, #0
 800bf6e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	68ba      	ldr	r2, [r7, #8]
 800bf74:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	887a      	ldrh	r2, [r7, #2]
 800bf7a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	887a      	ldrh	r2, [r7, #2]
 800bf80:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	687a      	ldr	r2, [r7, #4]
 800bf86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	887a      	ldrh	r2, [r7, #2]
 800bf8c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	887a      	ldrh	r2, [r7, #2]
 800bf94:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	685a      	ldr	r2, [r3, #4]
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800bfb2:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	68db      	ldr	r3, [r3, #12]
 800bfb8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bfbc:	d908      	bls.n	800bfd0 <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	685a      	ldr	r2, [r3, #4]
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bfcc:	605a      	str	r2, [r3, #4]
 800bfce:	e06f      	b.n	800c0b0 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	685a      	ldr	r2, [r3, #4]
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800bfde:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfe4:	699b      	ldr	r3, [r3, #24]
 800bfe6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bfea:	d126      	bne.n	800c03a <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800bff0:	f003 0301 	and.w	r3, r3, #1
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d10f      	bne.n	800c018 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	685a      	ldr	r2, [r3, #4]
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c006:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c00c:	b29b      	uxth	r3, r3
 800c00e:	085b      	lsrs	r3, r3, #1
 800c010:	b29a      	uxth	r2, r3
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c016:	e010      	b.n	800c03a <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	685a      	ldr	r2, [r3, #4]
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c026:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c02c:	b29b      	uxth	r3, r3
 800c02e:	085b      	lsrs	r3, r3, #1
 800c030:	b29b      	uxth	r3, r3
 800c032:	3301      	adds	r3, #1
 800c034:	b29a      	uxth	r2, r3
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c03e:	699b      	ldr	r3, [r3, #24]
 800c040:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c044:	d134      	bne.n	800c0b0 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	685a      	ldr	r2, [r3, #4]
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c054:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c05c:	b29b      	uxth	r3, r3
 800c05e:	f003 0301 	and.w	r3, r3, #1
 800c062:	2b00      	cmp	r3, #0
 800c064:	d111      	bne.n	800c08a <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	685a      	ldr	r2, [r3, #4]
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c074:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c07c:	b29b      	uxth	r3, r3
 800c07e:	085b      	lsrs	r3, r3, #1
 800c080:	b29a      	uxth	r2, r3
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c088:	e012      	b.n	800c0b0 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	685a      	ldr	r2, [r3, #4]
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c098:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c0a0:	b29b      	uxth	r3, r3
 800c0a2:	085b      	lsrs	r3, r3, #1
 800c0a4:	b29b      	uxth	r3, r3
 800c0a6:	3301      	adds	r3, #1
 800c0a8:	b29a      	uxth	r2, r3
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c0b6:	b2db      	uxtb	r3, r3
 800c0b8:	2b04      	cmp	r3, #4
 800c0ba:	d10f      	bne.n	800c0dc <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0c0:	4a04      	ldr	r2, [pc, #16]	@ (800c0d4 <HAL_SPI_TransmitReceive_DMA+0x21c>)
 800c0c2:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0c8:	4a03      	ldr	r2, [pc, #12]	@ (800c0d8 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800c0ca:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c0cc:	e00e      	b.n	800c0ec <HAL_SPI_TransmitReceive_DMA+0x234>
 800c0ce:	bf00      	nop
 800c0d0:	0801240c 	.word	0x0801240c
 800c0d4:	0800c591 	.word	0x0800c591
 800c0d8:	0800c459 	.word	0x0800c459
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0e0:	4a44      	ldr	r2, [pc, #272]	@ (800c1f4 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 800c0e2:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0e8:	4a43      	ldr	r2, [pc, #268]	@ (800c1f8 <HAL_SPI_TransmitReceive_DMA+0x340>)
 800c0ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0f0:	4a42      	ldr	r2, [pc, #264]	@ (800c1fc <HAL_SPI_TransmitReceive_DMA+0x344>)
 800c0f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0f8:	2200      	movs	r2, #0
 800c0fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	330c      	adds	r3, #12
 800c106:	4619      	mov	r1, r3
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c10c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c114:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c116:	f7fc fb9d 	bl	8008854 <HAL_DMA_Start_IT>
 800c11a:	4603      	mov	r3, r0
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d00b      	beq.n	800c138 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c124:	f043 0210 	orr.w	r2, r3, #16
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	2200      	movs	r2, #0
 800c130:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c134:	2301      	movs	r3, #1
 800c136:	e058      	b.n	800c1ea <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	685a      	ldr	r2, [r3, #4]
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	f042 0201 	orr.w	r2, r2, #1
 800c146:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c14c:	2200      	movs	r2, #0
 800c14e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c154:	2200      	movs	r2, #0
 800c156:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c15c:	2200      	movs	r2, #0
 800c15e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c164:	2200      	movs	r2, #0
 800c166:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c170:	4619      	mov	r1, r3
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	330c      	adds	r3, #12
 800c178:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c17e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c180:	f7fc fb68 	bl	8008854 <HAL_DMA_Start_IT>
 800c184:	4603      	mov	r3, r0
 800c186:	2b00      	cmp	r3, #0
 800c188:	d00b      	beq.n	800c1a2 <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c18e:	f043 0210 	orr.w	r2, r3, #16
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	2200      	movs	r2, #0
 800c19a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c19e:	2301      	movs	r3, #1
 800c1a0:	e023      	b.n	800c1ea <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1ac:	2b40      	cmp	r3, #64	@ 0x40
 800c1ae:	d007      	beq.n	800c1c0 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	681a      	ldr	r2, [r3, #0]
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c1be:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	685a      	ldr	r2, [r3, #4]
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	f042 0220 	orr.w	r2, r2, #32
 800c1d6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	685a      	ldr	r2, [r3, #4]
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	f042 0202 	orr.w	r2, r2, #2
 800c1e6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800c1e8:	2300      	movs	r3, #0
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	3718      	adds	r7, #24
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}
 800c1f2:	bf00      	nop
 800c1f4:	0800c5ad 	.word	0x0800c5ad
 800c1f8:	0800c501 	.word	0x0800c501
 800c1fc:	0800c5c9 	.word	0x0800c5c9

0800c200 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b088      	sub	sp, #32
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	685b      	ldr	r3, [r3, #4]
 800c20e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	689b      	ldr	r3, [r3, #8]
 800c216:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c218:	69bb      	ldr	r3, [r7, #24]
 800c21a:	099b      	lsrs	r3, r3, #6
 800c21c:	f003 0301 	and.w	r3, r3, #1
 800c220:	2b00      	cmp	r3, #0
 800c222:	d10f      	bne.n	800c244 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c224:	69bb      	ldr	r3, [r7, #24]
 800c226:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d00a      	beq.n	800c244 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c22e:	69fb      	ldr	r3, [r7, #28]
 800c230:	099b      	lsrs	r3, r3, #6
 800c232:	f003 0301 	and.w	r3, r3, #1
 800c236:	2b00      	cmp	r3, #0
 800c238:	d004      	beq.n	800c244 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	4798      	blx	r3
    return;
 800c242:	e0d7      	b.n	800c3f4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c244:	69bb      	ldr	r3, [r7, #24]
 800c246:	085b      	lsrs	r3, r3, #1
 800c248:	f003 0301 	and.w	r3, r3, #1
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d00a      	beq.n	800c266 <HAL_SPI_IRQHandler+0x66>
 800c250:	69fb      	ldr	r3, [r7, #28]
 800c252:	09db      	lsrs	r3, r3, #7
 800c254:	f003 0301 	and.w	r3, r3, #1
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d004      	beq.n	800c266 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	4798      	blx	r3
    return;
 800c264:	e0c6      	b.n	800c3f4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c266:	69bb      	ldr	r3, [r7, #24]
 800c268:	095b      	lsrs	r3, r3, #5
 800c26a:	f003 0301 	and.w	r3, r3, #1
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d10c      	bne.n	800c28c <HAL_SPI_IRQHandler+0x8c>
 800c272:	69bb      	ldr	r3, [r7, #24]
 800c274:	099b      	lsrs	r3, r3, #6
 800c276:	f003 0301 	and.w	r3, r3, #1
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d106      	bne.n	800c28c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c27e:	69bb      	ldr	r3, [r7, #24]
 800c280:	0a1b      	lsrs	r3, r3, #8
 800c282:	f003 0301 	and.w	r3, r3, #1
 800c286:	2b00      	cmp	r3, #0
 800c288:	f000 80b4 	beq.w	800c3f4 <HAL_SPI_IRQHandler+0x1f4>
 800c28c:	69fb      	ldr	r3, [r7, #28]
 800c28e:	095b      	lsrs	r3, r3, #5
 800c290:	f003 0301 	and.w	r3, r3, #1
 800c294:	2b00      	cmp	r3, #0
 800c296:	f000 80ad 	beq.w	800c3f4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c29a:	69bb      	ldr	r3, [r7, #24]
 800c29c:	099b      	lsrs	r3, r3, #6
 800c29e:	f003 0301 	and.w	r3, r3, #1
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d023      	beq.n	800c2ee <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c2ac:	b2db      	uxtb	r3, r3
 800c2ae:	2b03      	cmp	r3, #3
 800c2b0:	d011      	beq.n	800c2d6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c2b6:	f043 0204 	orr.w	r2, r3, #4
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c2be:	2300      	movs	r3, #0
 800c2c0:	617b      	str	r3, [r7, #20]
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	68db      	ldr	r3, [r3, #12]
 800c2c8:	617b      	str	r3, [r7, #20]
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	689b      	ldr	r3, [r3, #8]
 800c2d0:	617b      	str	r3, [r7, #20]
 800c2d2:	697b      	ldr	r3, [r7, #20]
 800c2d4:	e00b      	b.n	800c2ee <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	613b      	str	r3, [r7, #16]
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	68db      	ldr	r3, [r3, #12]
 800c2e0:	613b      	str	r3, [r7, #16]
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	689b      	ldr	r3, [r3, #8]
 800c2e8:	613b      	str	r3, [r7, #16]
 800c2ea:	693b      	ldr	r3, [r7, #16]
        return;
 800c2ec:	e082      	b.n	800c3f4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c2ee:	69bb      	ldr	r3, [r7, #24]
 800c2f0:	095b      	lsrs	r3, r3, #5
 800c2f2:	f003 0301 	and.w	r3, r3, #1
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d014      	beq.n	800c324 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c2fe:	f043 0201 	orr.w	r2, r3, #1
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c306:	2300      	movs	r3, #0
 800c308:	60fb      	str	r3, [r7, #12]
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	689b      	ldr	r3, [r3, #8]
 800c310:	60fb      	str	r3, [r7, #12]
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	681a      	ldr	r2, [r3, #0]
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c320:	601a      	str	r2, [r3, #0]
 800c322:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c324:	69bb      	ldr	r3, [r7, #24]
 800c326:	0a1b      	lsrs	r3, r3, #8
 800c328:	f003 0301 	and.w	r3, r3, #1
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d00c      	beq.n	800c34a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c334:	f043 0208 	orr.w	r2, r3, #8
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c33c:	2300      	movs	r3, #0
 800c33e:	60bb      	str	r3, [r7, #8]
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	689b      	ldr	r3, [r3, #8]
 800c346:	60bb      	str	r3, [r7, #8]
 800c348:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d04f      	beq.n	800c3f2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	685a      	ldr	r2, [r3, #4]
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c360:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	2201      	movs	r2, #1
 800c366:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c36a:	69fb      	ldr	r3, [r7, #28]
 800c36c:	f003 0302 	and.w	r3, r3, #2
 800c370:	2b00      	cmp	r3, #0
 800c372:	d104      	bne.n	800c37e <HAL_SPI_IRQHandler+0x17e>
 800c374:	69fb      	ldr	r3, [r7, #28]
 800c376:	f003 0301 	and.w	r3, r3, #1
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d034      	beq.n	800c3e8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	685a      	ldr	r2, [r3, #4]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f022 0203 	bic.w	r2, r2, #3
 800c38c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c392:	2b00      	cmp	r3, #0
 800c394:	d011      	beq.n	800c3ba <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c39a:	4a18      	ldr	r2, [pc, #96]	@ (800c3fc <HAL_SPI_IRQHandler+0x1fc>)
 800c39c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f7fc fac4 	bl	8008930 <HAL_DMA_Abort_IT>
 800c3a8:	4603      	mov	r3, r0
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d005      	beq.n	800c3ba <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c3b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d016      	beq.n	800c3f0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3c6:	4a0d      	ldr	r2, [pc, #52]	@ (800c3fc <HAL_SPI_IRQHandler+0x1fc>)
 800c3c8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f7fc faae 	bl	8008930 <HAL_DMA_Abort_IT>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d00a      	beq.n	800c3f0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c3de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800c3e6:	e003      	b.n	800c3f0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c3e8:	6878      	ldr	r0, [r7, #4]
 800c3ea:	f7fb f865 	bl	80074b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c3ee:	e000      	b.n	800c3f2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c3f0:	bf00      	nop
    return;
 800c3f2:	bf00      	nop
  }
}
 800c3f4:	3720      	adds	r7, #32
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	bd80      	pop	{r7, pc}
 800c3fa:	bf00      	nop
 800c3fc:	0800c609 	.word	0x0800c609

0800c400 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c400:	b480      	push	{r7}
 800c402:	b083      	sub	sp, #12
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c408:	bf00      	nop
 800c40a:	370c      	adds	r7, #12
 800c40c:	46bd      	mov	sp, r7
 800c40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c412:	4770      	bx	lr

0800c414 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c414:	b480      	push	{r7}
 800c416:	b083      	sub	sp, #12
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800c41c:	bf00      	nop
 800c41e:	370c      	adds	r7, #12
 800c420:	46bd      	mov	sp, r7
 800c422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c426:	4770      	bx	lr

0800c428 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c428:	b480      	push	{r7}
 800c42a:	b083      	sub	sp, #12
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800c430:	bf00      	nop
 800c432:	370c      	adds	r7, #12
 800c434:	46bd      	mov	sp, r7
 800c436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43a:	4770      	bx	lr

0800c43c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800c43c:	b480      	push	{r7}
 800c43e:	b083      	sub	sp, #12
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c44a:	b2db      	uxtb	r3, r3
}
 800c44c:	4618      	mov	r0, r3
 800c44e:	370c      	adds	r7, #12
 800c450:	46bd      	mov	sp, r7
 800c452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c456:	4770      	bx	lr

0800c458 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b084      	sub	sp, #16
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c464:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c466:	f7fb fef1 	bl	800824c <HAL_GetTick>
 800c46a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f003 0320 	and.w	r3, r3, #32
 800c476:	2b20      	cmp	r3, #32
 800c478:	d03c      	beq.n	800c4f4 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	685a      	ldr	r2, [r3, #4]
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	f022 0220 	bic.w	r2, r2, #32
 800c488:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	689b      	ldr	r3, [r3, #8]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d10d      	bne.n	800c4ae <SPI_DMAReceiveCplt+0x56>
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	685b      	ldr	r3, [r3, #4]
 800c496:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c49a:	d108      	bne.n	800c4ae <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	685a      	ldr	r2, [r3, #4]
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	f022 0203 	bic.w	r2, r2, #3
 800c4aa:	605a      	str	r2, [r3, #4]
 800c4ac:	e007      	b.n	800c4be <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	685a      	ldr	r2, [r3, #4]
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	f022 0201 	bic.w	r2, r2, #1
 800c4bc:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c4be:	68ba      	ldr	r2, [r7, #8]
 800c4c0:	2164      	movs	r1, #100	@ 0x64
 800c4c2:	68f8      	ldr	r0, [r7, #12]
 800c4c4:	f000 f9d4 	bl	800c870 <SPI_EndRxTransaction>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d002      	beq.n	800c4d4 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	2220      	movs	r2, #32
 800c4d2:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	2201      	movs	r2, #1
 800c4e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d003      	beq.n	800c4f4 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c4ec:	68f8      	ldr	r0, [r7, #12]
 800c4ee:	f7fa ffe3 	bl	80074b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c4f2:	e002      	b.n	800c4fa <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800c4f4:	68f8      	ldr	r0, [r7, #12]
 800c4f6:	f7ff ff83 	bl	800c400 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c4fa:	3710      	adds	r7, #16
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	bd80      	pop	{r7, pc}

0800c500 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b084      	sub	sp, #16
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c50c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c50e:	f7fb fe9d 	bl	800824c <HAL_GetTick>
 800c512:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	f003 0320 	and.w	r3, r3, #32
 800c51e:	2b20      	cmp	r3, #32
 800c520:	d030      	beq.n	800c584 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	685a      	ldr	r2, [r3, #4]
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	f022 0220 	bic.w	r2, r2, #32
 800c530:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c532:	68ba      	ldr	r2, [r7, #8]
 800c534:	2164      	movs	r1, #100	@ 0x64
 800c536:	68f8      	ldr	r0, [r7, #12]
 800c538:	f000 f9f2 	bl	800c920 <SPI_EndRxTxTransaction>
 800c53c:	4603      	mov	r3, r0
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d005      	beq.n	800c54e <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c546:	f043 0220 	orr.w	r2, r3, #32
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	685a      	ldr	r2, [r3, #4]
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	f022 0203 	bic.w	r2, r2, #3
 800c55c:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	2200      	movs	r2, #0
 800c562:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	2200      	movs	r2, #0
 800c568:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	2201      	movs	r2, #1
 800c570:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d003      	beq.n	800c584 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c57c:	68f8      	ldr	r0, [r7, #12]
 800c57e:	f7fa ff9b 	bl	80074b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c582:	e002      	b.n	800c58a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800c584:	68f8      	ldr	r0, [r7, #12]
 800c586:	f7fa ff8c 	bl	80074a2 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c58a:	3710      	adds	r7, #16
 800c58c:	46bd      	mov	sp, r7
 800c58e:	bd80      	pop	{r7, pc}

0800c590 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c590:	b580      	push	{r7, lr}
 800c592:	b084      	sub	sp, #16
 800c594:	af00      	add	r7, sp, #0
 800c596:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c59c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800c59e:	68f8      	ldr	r0, [r7, #12]
 800c5a0:	f7ff ff38 	bl	800c414 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c5a4:	bf00      	nop
 800c5a6:	3710      	adds	r7, #16
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}

0800c5ac <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b084      	sub	sp, #16
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5b8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800c5ba:	68f8      	ldr	r0, [r7, #12]
 800c5bc:	f7ff ff34 	bl	800c428 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c5c0:	bf00      	nop
 800c5c2:	3710      	adds	r7, #16
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	bd80      	pop	{r7, pc}

0800c5c8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b084      	sub	sp, #16
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5d4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	685a      	ldr	r2, [r3, #4]
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	f022 0203 	bic.w	r2, r2, #3
 800c5e4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c5ea:	f043 0210 	orr.w	r2, r3, #16
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	2201      	movs	r2, #1
 800c5f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c5fa:	68f8      	ldr	r0, [r7, #12]
 800c5fc:	f7fa ff5c 	bl	80074b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c600:	bf00      	nop
 800c602:	3710      	adds	r7, #16
 800c604:	46bd      	mov	sp, r7
 800c606:	bd80      	pop	{r7, pc}

0800c608 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b084      	sub	sp, #16
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c614:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	2200      	movs	r2, #0
 800c61a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	2200      	movs	r2, #0
 800c622:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c624:	68f8      	ldr	r0, [r7, #12]
 800c626:	f7fa ff47 	bl	80074b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c62a:	bf00      	nop
 800c62c:	3710      	adds	r7, #16
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}
	...

0800c634 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b088      	sub	sp, #32
 800c638:	af00      	add	r7, sp, #0
 800c63a:	60f8      	str	r0, [r7, #12]
 800c63c:	60b9      	str	r1, [r7, #8]
 800c63e:	603b      	str	r3, [r7, #0]
 800c640:	4613      	mov	r3, r2
 800c642:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c644:	f7fb fe02 	bl	800824c <HAL_GetTick>
 800c648:	4602      	mov	r2, r0
 800c64a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c64c:	1a9b      	subs	r3, r3, r2
 800c64e:	683a      	ldr	r2, [r7, #0]
 800c650:	4413      	add	r3, r2
 800c652:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c654:	f7fb fdfa 	bl	800824c <HAL_GetTick>
 800c658:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c65a:	4b39      	ldr	r3, [pc, #228]	@ (800c740 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	015b      	lsls	r3, r3, #5
 800c660:	0d1b      	lsrs	r3, r3, #20
 800c662:	69fa      	ldr	r2, [r7, #28]
 800c664:	fb02 f303 	mul.w	r3, r2, r3
 800c668:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c66a:	e054      	b.n	800c716 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c672:	d050      	beq.n	800c716 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c674:	f7fb fdea 	bl	800824c <HAL_GetTick>
 800c678:	4602      	mov	r2, r0
 800c67a:	69bb      	ldr	r3, [r7, #24]
 800c67c:	1ad3      	subs	r3, r2, r3
 800c67e:	69fa      	ldr	r2, [r7, #28]
 800c680:	429a      	cmp	r2, r3
 800c682:	d902      	bls.n	800c68a <SPI_WaitFlagStateUntilTimeout+0x56>
 800c684:	69fb      	ldr	r3, [r7, #28]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d13d      	bne.n	800c706 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	685a      	ldr	r2, [r3, #4]
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c698:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	685b      	ldr	r3, [r3, #4]
 800c69e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c6a2:	d111      	bne.n	800c6c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	689b      	ldr	r3, [r3, #8]
 800c6a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c6ac:	d004      	beq.n	800c6b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	689b      	ldr	r3, [r3, #8]
 800c6b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c6b6:	d107      	bne.n	800c6c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	681a      	ldr	r2, [r3, #0]
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c6c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c6d0:	d10f      	bne.n	800c6f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	681a      	ldr	r2, [r3, #0]
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c6e0:	601a      	str	r2, [r3, #0]
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	681a      	ldr	r2, [r3, #0]
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c6f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	2201      	movs	r2, #1
 800c6f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c702:	2303      	movs	r3, #3
 800c704:	e017      	b.n	800c736 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c706:	697b      	ldr	r3, [r7, #20]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d101      	bne.n	800c710 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c70c:	2300      	movs	r3, #0
 800c70e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c710:	697b      	ldr	r3, [r7, #20]
 800c712:	3b01      	subs	r3, #1
 800c714:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	689a      	ldr	r2, [r3, #8]
 800c71c:	68bb      	ldr	r3, [r7, #8]
 800c71e:	4013      	ands	r3, r2
 800c720:	68ba      	ldr	r2, [r7, #8]
 800c722:	429a      	cmp	r2, r3
 800c724:	bf0c      	ite	eq
 800c726:	2301      	moveq	r3, #1
 800c728:	2300      	movne	r3, #0
 800c72a:	b2db      	uxtb	r3, r3
 800c72c:	461a      	mov	r2, r3
 800c72e:	79fb      	ldrb	r3, [r7, #7]
 800c730:	429a      	cmp	r2, r3
 800c732:	d19b      	bne.n	800c66c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c734:	2300      	movs	r3, #0
}
 800c736:	4618      	mov	r0, r3
 800c738:	3720      	adds	r7, #32
 800c73a:	46bd      	mov	sp, r7
 800c73c:	bd80      	pop	{r7, pc}
 800c73e:	bf00      	nop
 800c740:	20000018 	.word	0x20000018

0800c744 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b08a      	sub	sp, #40	@ 0x28
 800c748:	af00      	add	r7, sp, #0
 800c74a:	60f8      	str	r0, [r7, #12]
 800c74c:	60b9      	str	r1, [r7, #8]
 800c74e:	607a      	str	r2, [r7, #4]
 800c750:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c752:	2300      	movs	r3, #0
 800c754:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c756:	f7fb fd79 	bl	800824c <HAL_GetTick>
 800c75a:	4602      	mov	r2, r0
 800c75c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c75e:	1a9b      	subs	r3, r3, r2
 800c760:	683a      	ldr	r2, [r7, #0]
 800c762:	4413      	add	r3, r2
 800c764:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800c766:	f7fb fd71 	bl	800824c <HAL_GetTick>
 800c76a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	330c      	adds	r3, #12
 800c772:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c774:	4b3d      	ldr	r3, [pc, #244]	@ (800c86c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c776:	681a      	ldr	r2, [r3, #0]
 800c778:	4613      	mov	r3, r2
 800c77a:	009b      	lsls	r3, r3, #2
 800c77c:	4413      	add	r3, r2
 800c77e:	00da      	lsls	r2, r3, #3
 800c780:	1ad3      	subs	r3, r2, r3
 800c782:	0d1b      	lsrs	r3, r3, #20
 800c784:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c786:	fb02 f303 	mul.w	r3, r2, r3
 800c78a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c78c:	e060      	b.n	800c850 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c78e:	68bb      	ldr	r3, [r7, #8]
 800c790:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c794:	d107      	bne.n	800c7a6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d104      	bne.n	800c7a6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c79c:	69fb      	ldr	r3, [r7, #28]
 800c79e:	781b      	ldrb	r3, [r3, #0]
 800c7a0:	b2db      	uxtb	r3, r3
 800c7a2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c7a4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c7a6:	683b      	ldr	r3, [r7, #0]
 800c7a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7ac:	d050      	beq.n	800c850 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c7ae:	f7fb fd4d 	bl	800824c <HAL_GetTick>
 800c7b2:	4602      	mov	r2, r0
 800c7b4:	6a3b      	ldr	r3, [r7, #32]
 800c7b6:	1ad3      	subs	r3, r2, r3
 800c7b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7ba:	429a      	cmp	r2, r3
 800c7bc:	d902      	bls.n	800c7c4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c7be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d13d      	bne.n	800c840 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	685a      	ldr	r2, [r3, #4]
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c7d2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	685b      	ldr	r3, [r3, #4]
 800c7d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c7dc:	d111      	bne.n	800c802 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	689b      	ldr	r3, [r3, #8]
 800c7e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c7e6:	d004      	beq.n	800c7f2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	689b      	ldr	r3, [r3, #8]
 800c7ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c7f0:	d107      	bne.n	800c802 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	681a      	ldr	r2, [r3, #0]
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c800:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c806:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c80a:	d10f      	bne.n	800c82c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	681a      	ldr	r2, [r3, #0]
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c81a:	601a      	str	r2, [r3, #0]
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	681a      	ldr	r2, [r3, #0]
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c82a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	2201      	movs	r2, #1
 800c830:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	2200      	movs	r2, #0
 800c838:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c83c:	2303      	movs	r3, #3
 800c83e:	e010      	b.n	800c862 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c840:	69bb      	ldr	r3, [r7, #24]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d101      	bne.n	800c84a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c846:	2300      	movs	r3, #0
 800c848:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800c84a:	69bb      	ldr	r3, [r7, #24]
 800c84c:	3b01      	subs	r3, #1
 800c84e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	689a      	ldr	r2, [r3, #8]
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	4013      	ands	r3, r2
 800c85a:	687a      	ldr	r2, [r7, #4]
 800c85c:	429a      	cmp	r2, r3
 800c85e:	d196      	bne.n	800c78e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c860:	2300      	movs	r3, #0
}
 800c862:	4618      	mov	r0, r3
 800c864:	3728      	adds	r7, #40	@ 0x28
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
 800c86a:	bf00      	nop
 800c86c:	20000018 	.word	0x20000018

0800c870 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b086      	sub	sp, #24
 800c874:	af02      	add	r7, sp, #8
 800c876:	60f8      	str	r0, [r7, #12]
 800c878:	60b9      	str	r1, [r7, #8]
 800c87a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	685b      	ldr	r3, [r3, #4]
 800c880:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c884:	d111      	bne.n	800c8aa <SPI_EndRxTransaction+0x3a>
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	689b      	ldr	r3, [r3, #8]
 800c88a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c88e:	d004      	beq.n	800c89a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	689b      	ldr	r3, [r3, #8]
 800c894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c898:	d107      	bne.n	800c8aa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	681a      	ldr	r2, [r3, #0]
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c8a8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	9300      	str	r3, [sp, #0]
 800c8ae:	68bb      	ldr	r3, [r7, #8]
 800c8b0:	2200      	movs	r2, #0
 800c8b2:	2180      	movs	r1, #128	@ 0x80
 800c8b4:	68f8      	ldr	r0, [r7, #12]
 800c8b6:	f7ff febd 	bl	800c634 <SPI_WaitFlagStateUntilTimeout>
 800c8ba:	4603      	mov	r3, r0
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d007      	beq.n	800c8d0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8c4:	f043 0220 	orr.w	r2, r3, #32
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c8cc:	2303      	movs	r3, #3
 800c8ce:	e023      	b.n	800c918 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	685b      	ldr	r3, [r3, #4]
 800c8d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c8d8:	d11d      	bne.n	800c916 <SPI_EndRxTransaction+0xa6>
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	689b      	ldr	r3, [r3, #8]
 800c8de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c8e2:	d004      	beq.n	800c8ee <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	689b      	ldr	r3, [r3, #8]
 800c8e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c8ec:	d113      	bne.n	800c916 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	9300      	str	r3, [sp, #0]
 800c8f2:	68bb      	ldr	r3, [r7, #8]
 800c8f4:	2200      	movs	r2, #0
 800c8f6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c8fa:	68f8      	ldr	r0, [r7, #12]
 800c8fc:	f7ff ff22 	bl	800c744 <SPI_WaitFifoStateUntilTimeout>
 800c900:	4603      	mov	r3, r0
 800c902:	2b00      	cmp	r3, #0
 800c904:	d007      	beq.n	800c916 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c90a:	f043 0220 	orr.w	r2, r3, #32
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800c912:	2303      	movs	r3, #3
 800c914:	e000      	b.n	800c918 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800c916:	2300      	movs	r3, #0
}
 800c918:	4618      	mov	r0, r3
 800c91a:	3710      	adds	r7, #16
 800c91c:	46bd      	mov	sp, r7
 800c91e:	bd80      	pop	{r7, pc}

0800c920 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c920:	b580      	push	{r7, lr}
 800c922:	b086      	sub	sp, #24
 800c924:	af02      	add	r7, sp, #8
 800c926:	60f8      	str	r0, [r7, #12]
 800c928:	60b9      	str	r1, [r7, #8]
 800c92a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	9300      	str	r3, [sp, #0]
 800c930:	68bb      	ldr	r3, [r7, #8]
 800c932:	2200      	movs	r2, #0
 800c934:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800c938:	68f8      	ldr	r0, [r7, #12]
 800c93a:	f7ff ff03 	bl	800c744 <SPI_WaitFifoStateUntilTimeout>
 800c93e:	4603      	mov	r3, r0
 800c940:	2b00      	cmp	r3, #0
 800c942:	d007      	beq.n	800c954 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c948:	f043 0220 	orr.w	r2, r3, #32
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c950:	2303      	movs	r3, #3
 800c952:	e027      	b.n	800c9a4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	9300      	str	r3, [sp, #0]
 800c958:	68bb      	ldr	r3, [r7, #8]
 800c95a:	2200      	movs	r2, #0
 800c95c:	2180      	movs	r1, #128	@ 0x80
 800c95e:	68f8      	ldr	r0, [r7, #12]
 800c960:	f7ff fe68 	bl	800c634 <SPI_WaitFlagStateUntilTimeout>
 800c964:	4603      	mov	r3, r0
 800c966:	2b00      	cmp	r3, #0
 800c968:	d007      	beq.n	800c97a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c96e:	f043 0220 	orr.w	r2, r3, #32
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c976:	2303      	movs	r3, #3
 800c978:	e014      	b.n	800c9a4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	9300      	str	r3, [sp, #0]
 800c97e:	68bb      	ldr	r3, [r7, #8]
 800c980:	2200      	movs	r2, #0
 800c982:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c986:	68f8      	ldr	r0, [r7, #12]
 800c988:	f7ff fedc 	bl	800c744 <SPI_WaitFifoStateUntilTimeout>
 800c98c:	4603      	mov	r3, r0
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d007      	beq.n	800c9a2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c996:	f043 0220 	orr.w	r2, r3, #32
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c99e:	2303      	movs	r3, #3
 800c9a0:	e000      	b.n	800c9a4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c9a2:	2300      	movs	r3, #0
}
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	3710      	adds	r7, #16
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	bd80      	pop	{r7, pc}

0800c9ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b082      	sub	sp, #8
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d101      	bne.n	800c9be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c9ba:	2301      	movs	r3, #1
 800c9bc:	e0e6      	b.n	800cb8c <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	4a74      	ldr	r2, [pc, #464]	@ (800cb94 <HAL_TIM_Base_Init+0x1e8>)
 800c9c4:	4293      	cmp	r3, r2
 800c9c6:	d036      	beq.n	800ca36 <HAL_TIM_Base_Init+0x8a>
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9d0:	d031      	beq.n	800ca36 <HAL_TIM_Base_Init+0x8a>
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	4a70      	ldr	r2, [pc, #448]	@ (800cb98 <HAL_TIM_Base_Init+0x1ec>)
 800c9d8:	4293      	cmp	r3, r2
 800c9da:	d02c      	beq.n	800ca36 <HAL_TIM_Base_Init+0x8a>
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	4a6e      	ldr	r2, [pc, #440]	@ (800cb9c <HAL_TIM_Base_Init+0x1f0>)
 800c9e2:	4293      	cmp	r3, r2
 800c9e4:	d027      	beq.n	800ca36 <HAL_TIM_Base_Init+0x8a>
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	4a6d      	ldr	r2, [pc, #436]	@ (800cba0 <HAL_TIM_Base_Init+0x1f4>)
 800c9ec:	4293      	cmp	r3, r2
 800c9ee:	d022      	beq.n	800ca36 <HAL_TIM_Base_Init+0x8a>
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	4a6b      	ldr	r2, [pc, #428]	@ (800cba4 <HAL_TIM_Base_Init+0x1f8>)
 800c9f6:	4293      	cmp	r3, r2
 800c9f8:	d01d      	beq.n	800ca36 <HAL_TIM_Base_Init+0x8a>
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	4a6a      	ldr	r2, [pc, #424]	@ (800cba8 <HAL_TIM_Base_Init+0x1fc>)
 800ca00:	4293      	cmp	r3, r2
 800ca02:	d018      	beq.n	800ca36 <HAL_TIM_Base_Init+0x8a>
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	4a68      	ldr	r2, [pc, #416]	@ (800cbac <HAL_TIM_Base_Init+0x200>)
 800ca0a:	4293      	cmp	r3, r2
 800ca0c:	d013      	beq.n	800ca36 <HAL_TIM_Base_Init+0x8a>
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	4a67      	ldr	r2, [pc, #412]	@ (800cbb0 <HAL_TIM_Base_Init+0x204>)
 800ca14:	4293      	cmp	r3, r2
 800ca16:	d00e      	beq.n	800ca36 <HAL_TIM_Base_Init+0x8a>
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	4a65      	ldr	r2, [pc, #404]	@ (800cbb4 <HAL_TIM_Base_Init+0x208>)
 800ca1e:	4293      	cmp	r3, r2
 800ca20:	d009      	beq.n	800ca36 <HAL_TIM_Base_Init+0x8a>
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	4a64      	ldr	r2, [pc, #400]	@ (800cbb8 <HAL_TIM_Base_Init+0x20c>)
 800ca28:	4293      	cmp	r3, r2
 800ca2a:	d004      	beq.n	800ca36 <HAL_TIM_Base_Init+0x8a>
 800ca2c:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800ca30:	4862      	ldr	r0, [pc, #392]	@ (800cbbc <HAL_TIM_Base_Init+0x210>)
 800ca32:	f7fa fde1 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	689b      	ldr	r3, [r3, #8]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d014      	beq.n	800ca68 <HAL_TIM_Base_Init+0xbc>
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	689b      	ldr	r3, [r3, #8]
 800ca42:	2b10      	cmp	r3, #16
 800ca44:	d010      	beq.n	800ca68 <HAL_TIM_Base_Init+0xbc>
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	689b      	ldr	r3, [r3, #8]
 800ca4a:	2b20      	cmp	r3, #32
 800ca4c:	d00c      	beq.n	800ca68 <HAL_TIM_Base_Init+0xbc>
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	689b      	ldr	r3, [r3, #8]
 800ca52:	2b40      	cmp	r3, #64	@ 0x40
 800ca54:	d008      	beq.n	800ca68 <HAL_TIM_Base_Init+0xbc>
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	689b      	ldr	r3, [r3, #8]
 800ca5a:	2b60      	cmp	r3, #96	@ 0x60
 800ca5c:	d004      	beq.n	800ca68 <HAL_TIM_Base_Init+0xbc>
 800ca5e:	f240 1117 	movw	r1, #279	@ 0x117
 800ca62:	4856      	ldr	r0, [pc, #344]	@ (800cbbc <HAL_TIM_Base_Init+0x210>)
 800ca64:	f7fa fdc8 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	691b      	ldr	r3, [r3, #16]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d00e      	beq.n	800ca8e <HAL_TIM_Base_Init+0xe2>
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	691b      	ldr	r3, [r3, #16]
 800ca74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca78:	d009      	beq.n	800ca8e <HAL_TIM_Base_Init+0xe2>
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	691b      	ldr	r3, [r3, #16]
 800ca7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca82:	d004      	beq.n	800ca8e <HAL_TIM_Base_Init+0xe2>
 800ca84:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800ca88:	484c      	ldr	r0, [pc, #304]	@ (800cbbc <HAL_TIM_Base_Init+0x210>)
 800ca8a:	f7fa fdb5 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca96:	d004      	beq.n	800caa2 <HAL_TIM_Base_Init+0xf6>
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	4a40      	ldr	r2, [pc, #256]	@ (800cba0 <HAL_TIM_Base_Init+0x1f4>)
 800ca9e:	4293      	cmp	r3, r2
 800caa0:	d107      	bne.n	800cab2 <HAL_TIM_Base_Init+0x106>
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	68db      	ldr	r3, [r3, #12]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	bf14      	ite	ne
 800caaa:	2301      	movne	r3, #1
 800caac:	2300      	moveq	r3, #0
 800caae:	b2db      	uxtb	r3, r3
 800cab0:	e00e      	b.n	800cad0 <HAL_TIM_Base_Init+0x124>
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	68db      	ldr	r3, [r3, #12]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d006      	beq.n	800cac8 <HAL_TIM_Base_Init+0x11c>
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	68db      	ldr	r3, [r3, #12]
 800cabe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cac2:	d201      	bcs.n	800cac8 <HAL_TIM_Base_Init+0x11c>
 800cac4:	2301      	movs	r3, #1
 800cac6:	e000      	b.n	800caca <HAL_TIM_Base_Init+0x11e>
 800cac8:	2300      	movs	r3, #0
 800caca:	f003 0301 	and.w	r3, r3, #1
 800cace:	b2db      	uxtb	r3, r3
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d104      	bne.n	800cade <HAL_TIM_Base_Init+0x132>
 800cad4:	f240 1119 	movw	r1, #281	@ 0x119
 800cad8:	4838      	ldr	r0, [pc, #224]	@ (800cbbc <HAL_TIM_Base_Init+0x210>)
 800cada:	f7fa fd8d 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	699b      	ldr	r3, [r3, #24]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d008      	beq.n	800caf8 <HAL_TIM_Base_Init+0x14c>
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	699b      	ldr	r3, [r3, #24]
 800caea:	2b80      	cmp	r3, #128	@ 0x80
 800caec:	d004      	beq.n	800caf8 <HAL_TIM_Base_Init+0x14c>
 800caee:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800caf2:	4832      	ldr	r0, [pc, #200]	@ (800cbbc <HAL_TIM_Base_Init+0x210>)
 800caf4:	f7fa fd80 	bl	80075f8 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cafe:	b2db      	uxtb	r3, r3
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d106      	bne.n	800cb12 <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	2200      	movs	r2, #0
 800cb08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f7fb f9d1 	bl	8007eb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	2202      	movs	r2, #2
 800cb16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681a      	ldr	r2, [r3, #0]
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	3304      	adds	r3, #4
 800cb22:	4619      	mov	r1, r3
 800cb24:	4610      	mov	r0, r2
 800cb26:	f001 ff43 	bl	800e9b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	2201      	movs	r2, #1
 800cb2e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	2201      	movs	r2, #1
 800cb36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	2201      	movs	r2, #1
 800cb3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	2201      	movs	r2, #1
 800cb46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	2201      	movs	r2, #1
 800cb4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	2201      	movs	r2, #1
 800cb56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	2201      	movs	r2, #1
 800cb5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	2201      	movs	r2, #1
 800cb66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	2201      	movs	r2, #1
 800cb6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2201      	movs	r2, #1
 800cb76:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	2201      	movs	r2, #1
 800cb7e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	2201      	movs	r2, #1
 800cb86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cb8a:	2300      	movs	r3, #0
}
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	3708      	adds	r7, #8
 800cb90:	46bd      	mov	sp, r7
 800cb92:	bd80      	pop	{r7, pc}
 800cb94:	40012c00 	.word	0x40012c00
 800cb98:	40000400 	.word	0x40000400
 800cb9c:	40000800 	.word	0x40000800
 800cba0:	40000c00 	.word	0x40000c00
 800cba4:	40001000 	.word	0x40001000
 800cba8:	40001400 	.word	0x40001400
 800cbac:	40013400 	.word	0x40013400
 800cbb0:	40014000 	.word	0x40014000
 800cbb4:	40014400 	.word	0x40014400
 800cbb8:	40014800 	.word	0x40014800
 800cbbc:	08012444 	.word	0x08012444

0800cbc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b084      	sub	sp, #16
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	4a4a      	ldr	r2, [pc, #296]	@ (800ccf8 <HAL_TIM_Base_Start_IT+0x138>)
 800cbce:	4293      	cmp	r3, r2
 800cbd0:	d036      	beq.n	800cc40 <HAL_TIM_Base_Start_IT+0x80>
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbda:	d031      	beq.n	800cc40 <HAL_TIM_Base_Start_IT+0x80>
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	4a46      	ldr	r2, [pc, #280]	@ (800ccfc <HAL_TIM_Base_Start_IT+0x13c>)
 800cbe2:	4293      	cmp	r3, r2
 800cbe4:	d02c      	beq.n	800cc40 <HAL_TIM_Base_Start_IT+0x80>
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	4a45      	ldr	r2, [pc, #276]	@ (800cd00 <HAL_TIM_Base_Start_IT+0x140>)
 800cbec:	4293      	cmp	r3, r2
 800cbee:	d027      	beq.n	800cc40 <HAL_TIM_Base_Start_IT+0x80>
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	4a43      	ldr	r2, [pc, #268]	@ (800cd04 <HAL_TIM_Base_Start_IT+0x144>)
 800cbf6:	4293      	cmp	r3, r2
 800cbf8:	d022      	beq.n	800cc40 <HAL_TIM_Base_Start_IT+0x80>
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	4a42      	ldr	r2, [pc, #264]	@ (800cd08 <HAL_TIM_Base_Start_IT+0x148>)
 800cc00:	4293      	cmp	r3, r2
 800cc02:	d01d      	beq.n	800cc40 <HAL_TIM_Base_Start_IT+0x80>
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	4a40      	ldr	r2, [pc, #256]	@ (800cd0c <HAL_TIM_Base_Start_IT+0x14c>)
 800cc0a:	4293      	cmp	r3, r2
 800cc0c:	d018      	beq.n	800cc40 <HAL_TIM_Base_Start_IT+0x80>
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	4a3f      	ldr	r2, [pc, #252]	@ (800cd10 <HAL_TIM_Base_Start_IT+0x150>)
 800cc14:	4293      	cmp	r3, r2
 800cc16:	d013      	beq.n	800cc40 <HAL_TIM_Base_Start_IT+0x80>
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	4a3d      	ldr	r2, [pc, #244]	@ (800cd14 <HAL_TIM_Base_Start_IT+0x154>)
 800cc1e:	4293      	cmp	r3, r2
 800cc20:	d00e      	beq.n	800cc40 <HAL_TIM_Base_Start_IT+0x80>
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	4a3c      	ldr	r2, [pc, #240]	@ (800cd18 <HAL_TIM_Base_Start_IT+0x158>)
 800cc28:	4293      	cmp	r3, r2
 800cc2a:	d009      	beq.n	800cc40 <HAL_TIM_Base_Start_IT+0x80>
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	4a3a      	ldr	r2, [pc, #232]	@ (800cd1c <HAL_TIM_Base_Start_IT+0x15c>)
 800cc32:	4293      	cmp	r3, r2
 800cc34:	d004      	beq.n	800cc40 <HAL_TIM_Base_Start_IT+0x80>
 800cc36:	f240 11d3 	movw	r1, #467	@ 0x1d3
 800cc3a:	4839      	ldr	r0, [pc, #228]	@ (800cd20 <HAL_TIM_Base_Start_IT+0x160>)
 800cc3c:	f7fa fcdc 	bl	80075f8 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cc46:	b2db      	uxtb	r3, r3
 800cc48:	2b01      	cmp	r3, #1
 800cc4a:	d001      	beq.n	800cc50 <HAL_TIM_Base_Start_IT+0x90>
  {
    return HAL_ERROR;
 800cc4c:	2301      	movs	r3, #1
 800cc4e:	e04f      	b.n	800ccf0 <HAL_TIM_Base_Start_IT+0x130>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	2202      	movs	r2, #2
 800cc54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	68da      	ldr	r2, [r3, #12]
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	f042 0201 	orr.w	r2, r2, #1
 800cc66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	4a22      	ldr	r2, [pc, #136]	@ (800ccf8 <HAL_TIM_Base_Start_IT+0x138>)
 800cc6e:	4293      	cmp	r3, r2
 800cc70:	d01d      	beq.n	800ccae <HAL_TIM_Base_Start_IT+0xee>
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc7a:	d018      	beq.n	800ccae <HAL_TIM_Base_Start_IT+0xee>
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	4a1e      	ldr	r2, [pc, #120]	@ (800ccfc <HAL_TIM_Base_Start_IT+0x13c>)
 800cc82:	4293      	cmp	r3, r2
 800cc84:	d013      	beq.n	800ccae <HAL_TIM_Base_Start_IT+0xee>
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	4a1d      	ldr	r2, [pc, #116]	@ (800cd00 <HAL_TIM_Base_Start_IT+0x140>)
 800cc8c:	4293      	cmp	r3, r2
 800cc8e:	d00e      	beq.n	800ccae <HAL_TIM_Base_Start_IT+0xee>
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	4a1b      	ldr	r2, [pc, #108]	@ (800cd04 <HAL_TIM_Base_Start_IT+0x144>)
 800cc96:	4293      	cmp	r3, r2
 800cc98:	d009      	beq.n	800ccae <HAL_TIM_Base_Start_IT+0xee>
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	4a1c      	ldr	r2, [pc, #112]	@ (800cd10 <HAL_TIM_Base_Start_IT+0x150>)
 800cca0:	4293      	cmp	r3, r2
 800cca2:	d004      	beq.n	800ccae <HAL_TIM_Base_Start_IT+0xee>
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	4a1a      	ldr	r2, [pc, #104]	@ (800cd14 <HAL_TIM_Base_Start_IT+0x154>)
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	d115      	bne.n	800ccda <HAL_TIM_Base_Start_IT+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	689a      	ldr	r2, [r3, #8]
 800ccb4:	4b1b      	ldr	r3, [pc, #108]	@ (800cd24 <HAL_TIM_Base_Start_IT+0x164>)
 800ccb6:	4013      	ands	r3, r2
 800ccb8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	2b06      	cmp	r3, #6
 800ccbe:	d015      	beq.n	800ccec <HAL_TIM_Base_Start_IT+0x12c>
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ccc6:	d011      	beq.n	800ccec <HAL_TIM_Base_Start_IT+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	681a      	ldr	r2, [r3, #0]
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	f042 0201 	orr.w	r2, r2, #1
 800ccd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccd8:	e008      	b.n	800ccec <HAL_TIM_Base_Start_IT+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	681a      	ldr	r2, [r3, #0]
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	f042 0201 	orr.w	r2, r2, #1
 800cce8:	601a      	str	r2, [r3, #0]
 800ccea:	e000      	b.n	800ccee <HAL_TIM_Base_Start_IT+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ccee:	2300      	movs	r3, #0
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	3710      	adds	r7, #16
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	bd80      	pop	{r7, pc}
 800ccf8:	40012c00 	.word	0x40012c00
 800ccfc:	40000400 	.word	0x40000400
 800cd00:	40000800 	.word	0x40000800
 800cd04:	40000c00 	.word	0x40000c00
 800cd08:	40001000 	.word	0x40001000
 800cd0c:	40001400 	.word	0x40001400
 800cd10:	40013400 	.word	0x40013400
 800cd14:	40014000 	.word	0x40014000
 800cd18:	40014400 	.word	0x40014400
 800cd1c:	40014800 	.word	0x40014800
 800cd20:	08012444 	.word	0x08012444
 800cd24:	00010007 	.word	0x00010007

0800cd28 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b082      	sub	sp, #8
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	4a31      	ldr	r2, [pc, #196]	@ (800cdfc <HAL_TIM_Base_Stop_IT+0xd4>)
 800cd36:	4293      	cmp	r3, r2
 800cd38:	d036      	beq.n	800cda8 <HAL_TIM_Base_Stop_IT+0x80>
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd42:	d031      	beq.n	800cda8 <HAL_TIM_Base_Stop_IT+0x80>
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	4a2d      	ldr	r2, [pc, #180]	@ (800ce00 <HAL_TIM_Base_Stop_IT+0xd8>)
 800cd4a:	4293      	cmp	r3, r2
 800cd4c:	d02c      	beq.n	800cda8 <HAL_TIM_Base_Stop_IT+0x80>
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	4a2c      	ldr	r2, [pc, #176]	@ (800ce04 <HAL_TIM_Base_Stop_IT+0xdc>)
 800cd54:	4293      	cmp	r3, r2
 800cd56:	d027      	beq.n	800cda8 <HAL_TIM_Base_Stop_IT+0x80>
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	4a2a      	ldr	r2, [pc, #168]	@ (800ce08 <HAL_TIM_Base_Stop_IT+0xe0>)
 800cd5e:	4293      	cmp	r3, r2
 800cd60:	d022      	beq.n	800cda8 <HAL_TIM_Base_Stop_IT+0x80>
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	4a29      	ldr	r2, [pc, #164]	@ (800ce0c <HAL_TIM_Base_Stop_IT+0xe4>)
 800cd68:	4293      	cmp	r3, r2
 800cd6a:	d01d      	beq.n	800cda8 <HAL_TIM_Base_Stop_IT+0x80>
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	4a27      	ldr	r2, [pc, #156]	@ (800ce10 <HAL_TIM_Base_Stop_IT+0xe8>)
 800cd72:	4293      	cmp	r3, r2
 800cd74:	d018      	beq.n	800cda8 <HAL_TIM_Base_Stop_IT+0x80>
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	4a26      	ldr	r2, [pc, #152]	@ (800ce14 <HAL_TIM_Base_Stop_IT+0xec>)
 800cd7c:	4293      	cmp	r3, r2
 800cd7e:	d013      	beq.n	800cda8 <HAL_TIM_Base_Stop_IT+0x80>
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	4a24      	ldr	r2, [pc, #144]	@ (800ce18 <HAL_TIM_Base_Stop_IT+0xf0>)
 800cd86:	4293      	cmp	r3, r2
 800cd88:	d00e      	beq.n	800cda8 <HAL_TIM_Base_Stop_IT+0x80>
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	4a23      	ldr	r2, [pc, #140]	@ (800ce1c <HAL_TIM_Base_Stop_IT+0xf4>)
 800cd90:	4293      	cmp	r3, r2
 800cd92:	d009      	beq.n	800cda8 <HAL_TIM_Base_Stop_IT+0x80>
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	4a21      	ldr	r2, [pc, #132]	@ (800ce20 <HAL_TIM_Base_Stop_IT+0xf8>)
 800cd9a:	4293      	cmp	r3, r2
 800cd9c:	d004      	beq.n	800cda8 <HAL_TIM_Base_Stop_IT+0x80>
 800cd9e:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800cda2:	4820      	ldr	r0, [pc, #128]	@ (800ce24 <HAL_TIM_Base_Stop_IT+0xfc>)
 800cda4:	f7fa fc28 	bl	80075f8 <assert_failed>

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	68da      	ldr	r2, [r3, #12]
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	f022 0201 	bic.w	r2, r2, #1
 800cdb6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	6a1a      	ldr	r2, [r3, #32]
 800cdbe:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cdc2:	4013      	ands	r3, r2
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d10f      	bne.n	800cde8 <HAL_TIM_Base_Stop_IT+0xc0>
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	6a1a      	ldr	r2, [r3, #32]
 800cdce:	f240 4344 	movw	r3, #1092	@ 0x444
 800cdd2:	4013      	ands	r3, r2
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d107      	bne.n	800cde8 <HAL_TIM_Base_Stop_IT+0xc0>
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	681a      	ldr	r2, [r3, #0]
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	f022 0201 	bic.w	r2, r2, #1
 800cde6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	2201      	movs	r2, #1
 800cdec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800cdf0:	2300      	movs	r3, #0
}
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	3708      	adds	r7, #8
 800cdf6:	46bd      	mov	sp, r7
 800cdf8:	bd80      	pop	{r7, pc}
 800cdfa:	bf00      	nop
 800cdfc:	40012c00 	.word	0x40012c00
 800ce00:	40000400 	.word	0x40000400
 800ce04:	40000800 	.word	0x40000800
 800ce08:	40000c00 	.word	0x40000c00
 800ce0c:	40001000 	.word	0x40001000
 800ce10:	40001400 	.word	0x40001400
 800ce14:	40013400 	.word	0x40013400
 800ce18:	40014000 	.word	0x40014000
 800ce1c:	40014400 	.word	0x40014400
 800ce20:	40014800 	.word	0x40014800
 800ce24:	08012444 	.word	0x08012444

0800ce28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b082      	sub	sp, #8
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d101      	bne.n	800ce3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ce36:	2301      	movs	r3, #1
 800ce38:	e0e6      	b.n	800d008 <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	4a74      	ldr	r2, [pc, #464]	@ (800d010 <HAL_TIM_PWM_Init+0x1e8>)
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d036      	beq.n	800ceb2 <HAL_TIM_PWM_Init+0x8a>
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce4c:	d031      	beq.n	800ceb2 <HAL_TIM_PWM_Init+0x8a>
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	4a70      	ldr	r2, [pc, #448]	@ (800d014 <HAL_TIM_PWM_Init+0x1ec>)
 800ce54:	4293      	cmp	r3, r2
 800ce56:	d02c      	beq.n	800ceb2 <HAL_TIM_PWM_Init+0x8a>
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	4a6e      	ldr	r2, [pc, #440]	@ (800d018 <HAL_TIM_PWM_Init+0x1f0>)
 800ce5e:	4293      	cmp	r3, r2
 800ce60:	d027      	beq.n	800ceb2 <HAL_TIM_PWM_Init+0x8a>
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	4a6d      	ldr	r2, [pc, #436]	@ (800d01c <HAL_TIM_PWM_Init+0x1f4>)
 800ce68:	4293      	cmp	r3, r2
 800ce6a:	d022      	beq.n	800ceb2 <HAL_TIM_PWM_Init+0x8a>
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	4a6b      	ldr	r2, [pc, #428]	@ (800d020 <HAL_TIM_PWM_Init+0x1f8>)
 800ce72:	4293      	cmp	r3, r2
 800ce74:	d01d      	beq.n	800ceb2 <HAL_TIM_PWM_Init+0x8a>
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	4a6a      	ldr	r2, [pc, #424]	@ (800d024 <HAL_TIM_PWM_Init+0x1fc>)
 800ce7c:	4293      	cmp	r3, r2
 800ce7e:	d018      	beq.n	800ceb2 <HAL_TIM_PWM_Init+0x8a>
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	4a68      	ldr	r2, [pc, #416]	@ (800d028 <HAL_TIM_PWM_Init+0x200>)
 800ce86:	4293      	cmp	r3, r2
 800ce88:	d013      	beq.n	800ceb2 <HAL_TIM_PWM_Init+0x8a>
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	4a67      	ldr	r2, [pc, #412]	@ (800d02c <HAL_TIM_PWM_Init+0x204>)
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d00e      	beq.n	800ceb2 <HAL_TIM_PWM_Init+0x8a>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4a65      	ldr	r2, [pc, #404]	@ (800d030 <HAL_TIM_PWM_Init+0x208>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d009      	beq.n	800ceb2 <HAL_TIM_PWM_Init+0x8a>
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	4a64      	ldr	r2, [pc, #400]	@ (800d034 <HAL_TIM_PWM_Init+0x20c>)
 800cea4:	4293      	cmp	r3, r2
 800cea6:	d004      	beq.n	800ceb2 <HAL_TIM_PWM_Init+0x8a>
 800cea8:	f240 5133 	movw	r1, #1331	@ 0x533
 800ceac:	4862      	ldr	r0, [pc, #392]	@ (800d038 <HAL_TIM_PWM_Init+0x210>)
 800ceae:	f7fa fba3 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	689b      	ldr	r3, [r3, #8]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d014      	beq.n	800cee4 <HAL_TIM_PWM_Init+0xbc>
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	689b      	ldr	r3, [r3, #8]
 800cebe:	2b10      	cmp	r3, #16
 800cec0:	d010      	beq.n	800cee4 <HAL_TIM_PWM_Init+0xbc>
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	689b      	ldr	r3, [r3, #8]
 800cec6:	2b20      	cmp	r3, #32
 800cec8:	d00c      	beq.n	800cee4 <HAL_TIM_PWM_Init+0xbc>
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	689b      	ldr	r3, [r3, #8]
 800cece:	2b40      	cmp	r3, #64	@ 0x40
 800ced0:	d008      	beq.n	800cee4 <HAL_TIM_PWM_Init+0xbc>
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	689b      	ldr	r3, [r3, #8]
 800ced6:	2b60      	cmp	r3, #96	@ 0x60
 800ced8:	d004      	beq.n	800cee4 <HAL_TIM_PWM_Init+0xbc>
 800ceda:	f240 5134 	movw	r1, #1332	@ 0x534
 800cede:	4856      	ldr	r0, [pc, #344]	@ (800d038 <HAL_TIM_PWM_Init+0x210>)
 800cee0:	f7fa fb8a 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	691b      	ldr	r3, [r3, #16]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d00e      	beq.n	800cf0a <HAL_TIM_PWM_Init+0xe2>
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	691b      	ldr	r3, [r3, #16]
 800cef0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cef4:	d009      	beq.n	800cf0a <HAL_TIM_PWM_Init+0xe2>
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	691b      	ldr	r3, [r3, #16]
 800cefa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cefe:	d004      	beq.n	800cf0a <HAL_TIM_PWM_Init+0xe2>
 800cf00:	f240 5135 	movw	r1, #1333	@ 0x535
 800cf04:	484c      	ldr	r0, [pc, #304]	@ (800d038 <HAL_TIM_PWM_Init+0x210>)
 800cf06:	f7fa fb77 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf12:	d004      	beq.n	800cf1e <HAL_TIM_PWM_Init+0xf6>
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	4a40      	ldr	r2, [pc, #256]	@ (800d01c <HAL_TIM_PWM_Init+0x1f4>)
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d107      	bne.n	800cf2e <HAL_TIM_PWM_Init+0x106>
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	68db      	ldr	r3, [r3, #12]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	bf14      	ite	ne
 800cf26:	2301      	movne	r3, #1
 800cf28:	2300      	moveq	r3, #0
 800cf2a:	b2db      	uxtb	r3, r3
 800cf2c:	e00e      	b.n	800cf4c <HAL_TIM_PWM_Init+0x124>
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	68db      	ldr	r3, [r3, #12]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d006      	beq.n	800cf44 <HAL_TIM_PWM_Init+0x11c>
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	68db      	ldr	r3, [r3, #12]
 800cf3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cf3e:	d201      	bcs.n	800cf44 <HAL_TIM_PWM_Init+0x11c>
 800cf40:	2301      	movs	r3, #1
 800cf42:	e000      	b.n	800cf46 <HAL_TIM_PWM_Init+0x11e>
 800cf44:	2300      	movs	r3, #0
 800cf46:	f003 0301 	and.w	r3, r3, #1
 800cf4a:	b2db      	uxtb	r3, r3
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d104      	bne.n	800cf5a <HAL_TIM_PWM_Init+0x132>
 800cf50:	f240 5136 	movw	r1, #1334	@ 0x536
 800cf54:	4838      	ldr	r0, [pc, #224]	@ (800d038 <HAL_TIM_PWM_Init+0x210>)
 800cf56:	f7fa fb4f 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	699b      	ldr	r3, [r3, #24]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d008      	beq.n	800cf74 <HAL_TIM_PWM_Init+0x14c>
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	699b      	ldr	r3, [r3, #24]
 800cf66:	2b80      	cmp	r3, #128	@ 0x80
 800cf68:	d004      	beq.n	800cf74 <HAL_TIM_PWM_Init+0x14c>
 800cf6a:	f240 5137 	movw	r1, #1335	@ 0x537
 800cf6e:	4832      	ldr	r0, [pc, #200]	@ (800d038 <HAL_TIM_PWM_Init+0x210>)
 800cf70:	f7fa fb42 	bl	80075f8 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cf7a:	b2db      	uxtb	r3, r3
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d106      	bne.n	800cf8e <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	2200      	movs	r2, #0
 800cf84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cf88:	6878      	ldr	r0, [r7, #4]
 800cf8a:	f000 f857 	bl	800d03c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	2202      	movs	r2, #2
 800cf92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681a      	ldr	r2, [r3, #0]
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	3304      	adds	r3, #4
 800cf9e:	4619      	mov	r1, r3
 800cfa0:	4610      	mov	r0, r2
 800cfa2:	f001 fd05 	bl	800e9b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2201      	movs	r2, #1
 800cfaa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2201      	movs	r2, #1
 800cfb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	2201      	movs	r2, #1
 800cfba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	2201      	movs	r2, #1
 800cfc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	2201      	movs	r2, #1
 800cfca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	2201      	movs	r2, #1
 800cfd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	2201      	movs	r2, #1
 800cfda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	2201      	movs	r2, #1
 800cfe2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	2201      	movs	r2, #1
 800cfea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	2201      	movs	r2, #1
 800cff2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	2201      	movs	r2, #1
 800cffa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2201      	movs	r2, #1
 800d002:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d006:	2300      	movs	r3, #0
}
 800d008:	4618      	mov	r0, r3
 800d00a:	3708      	adds	r7, #8
 800d00c:	46bd      	mov	sp, r7
 800d00e:	bd80      	pop	{r7, pc}
 800d010:	40012c00 	.word	0x40012c00
 800d014:	40000400 	.word	0x40000400
 800d018:	40000800 	.word	0x40000800
 800d01c:	40000c00 	.word	0x40000c00
 800d020:	40001000 	.word	0x40001000
 800d024:	40001400 	.word	0x40001400
 800d028:	40013400 	.word	0x40013400
 800d02c:	40014000 	.word	0x40014000
 800d030:	40014400 	.word	0x40014400
 800d034:	40014800 	.word	0x40014800
 800d038:	08012444 	.word	0x08012444

0800d03c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d03c:	b480      	push	{r7}
 800d03e:	b083      	sub	sp, #12
 800d040:	af00      	add	r7, sp, #0
 800d042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d044:	bf00      	nop
 800d046:	370c      	adds	r7, #12
 800d048:	46bd      	mov	sp, r7
 800d04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04e:	4770      	bx	lr

0800d050 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b084      	sub	sp, #16
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
 800d058:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	4a85      	ldr	r2, [pc, #532]	@ (800d274 <HAL_TIM_PWM_Start+0x224>)
 800d060:	4293      	cmp	r3, r2
 800d062:	d115      	bne.n	800d090 <HAL_TIM_PWM_Start+0x40>
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	2b00      	cmp	r3, #0
 800d068:	f000 808d 	beq.w	800d186 <HAL_TIM_PWM_Start+0x136>
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	2b04      	cmp	r3, #4
 800d070:	f000 8089 	beq.w	800d186 <HAL_TIM_PWM_Start+0x136>
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	2b08      	cmp	r3, #8
 800d078:	f000 8085 	beq.w	800d186 <HAL_TIM_PWM_Start+0x136>
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	2b0c      	cmp	r3, #12
 800d080:	f000 8081 	beq.w	800d186 <HAL_TIM_PWM_Start+0x136>
 800d084:	683b      	ldr	r3, [r7, #0]
 800d086:	2b10      	cmp	r3, #16
 800d088:	d07d      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d08a:	683b      	ldr	r3, [r7, #0]
 800d08c:	2b14      	cmp	r3, #20
 800d08e:	d07a      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d098:	d10b      	bne.n	800d0b2 <HAL_TIM_PWM_Start+0x62>
 800d09a:	683b      	ldr	r3, [r7, #0]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d072      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d0a0:	683b      	ldr	r3, [r7, #0]
 800d0a2:	2b04      	cmp	r3, #4
 800d0a4:	d06f      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d0a6:	683b      	ldr	r3, [r7, #0]
 800d0a8:	2b08      	cmp	r3, #8
 800d0aa:	d06c      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	2b0c      	cmp	r3, #12
 800d0b0:	d069      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	4a70      	ldr	r2, [pc, #448]	@ (800d278 <HAL_TIM_PWM_Start+0x228>)
 800d0b8:	4293      	cmp	r3, r2
 800d0ba:	d10b      	bne.n	800d0d4 <HAL_TIM_PWM_Start+0x84>
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d061      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	2b04      	cmp	r3, #4
 800d0c6:	d05e      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	2b08      	cmp	r3, #8
 800d0cc:	d05b      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	2b0c      	cmp	r3, #12
 800d0d2:	d058      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	4a68      	ldr	r2, [pc, #416]	@ (800d27c <HAL_TIM_PWM_Start+0x22c>)
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	d10b      	bne.n	800d0f6 <HAL_TIM_PWM_Start+0xa6>
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d050      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	2b04      	cmp	r3, #4
 800d0e8:	d04d      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d0ea:	683b      	ldr	r3, [r7, #0]
 800d0ec:	2b08      	cmp	r3, #8
 800d0ee:	d04a      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	2b0c      	cmp	r3, #12
 800d0f4:	d047      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	4a61      	ldr	r2, [pc, #388]	@ (800d280 <HAL_TIM_PWM_Start+0x230>)
 800d0fc:	4293      	cmp	r3, r2
 800d0fe:	d10b      	bne.n	800d118 <HAL_TIM_PWM_Start+0xc8>
 800d100:	683b      	ldr	r3, [r7, #0]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d03f      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	2b04      	cmp	r3, #4
 800d10a:	d03c      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d10c:	683b      	ldr	r3, [r7, #0]
 800d10e:	2b08      	cmp	r3, #8
 800d110:	d039      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d112:	683b      	ldr	r3, [r7, #0]
 800d114:	2b0c      	cmp	r3, #12
 800d116:	d036      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	4a59      	ldr	r2, [pc, #356]	@ (800d284 <HAL_TIM_PWM_Start+0x234>)
 800d11e:	4293      	cmp	r3, r2
 800d120:	d111      	bne.n	800d146 <HAL_TIM_PWM_Start+0xf6>
 800d122:	683b      	ldr	r3, [r7, #0]
 800d124:	2b00      	cmp	r3, #0
 800d126:	d02e      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	2b04      	cmp	r3, #4
 800d12c:	d02b      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	2b08      	cmp	r3, #8
 800d132:	d028      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d134:	683b      	ldr	r3, [r7, #0]
 800d136:	2b0c      	cmp	r3, #12
 800d138:	d025      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	2b10      	cmp	r3, #16
 800d13e:	d022      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	2b14      	cmp	r3, #20
 800d144:	d01f      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	4a4f      	ldr	r2, [pc, #316]	@ (800d288 <HAL_TIM_PWM_Start+0x238>)
 800d14c:	4293      	cmp	r3, r2
 800d14e:	d105      	bne.n	800d15c <HAL_TIM_PWM_Start+0x10c>
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	2b00      	cmp	r3, #0
 800d154:	d017      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	2b04      	cmp	r3, #4
 800d15a:	d014      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	4a4a      	ldr	r2, [pc, #296]	@ (800d28c <HAL_TIM_PWM_Start+0x23c>)
 800d162:	4293      	cmp	r3, r2
 800d164:	d102      	bne.n	800d16c <HAL_TIM_PWM_Start+0x11c>
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d00c      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	4a47      	ldr	r2, [pc, #284]	@ (800d290 <HAL_TIM_PWM_Start+0x240>)
 800d172:	4293      	cmp	r3, r2
 800d174:	d102      	bne.n	800d17c <HAL_TIM_PWM_Start+0x12c>
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d004      	beq.n	800d186 <HAL_TIM_PWM_Start+0x136>
 800d17c:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 800d180:	4844      	ldr	r0, [pc, #272]	@ (800d294 <HAL_TIM_PWM_Start+0x244>)
 800d182:	f7fa fa39 	bl	80075f8 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d109      	bne.n	800d1a0 <HAL_TIM_PWM_Start+0x150>
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d192:	b2db      	uxtb	r3, r3
 800d194:	2b01      	cmp	r3, #1
 800d196:	bf14      	ite	ne
 800d198:	2301      	movne	r3, #1
 800d19a:	2300      	moveq	r3, #0
 800d19c:	b2db      	uxtb	r3, r3
 800d19e:	e03c      	b.n	800d21a <HAL_TIM_PWM_Start+0x1ca>
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	2b04      	cmp	r3, #4
 800d1a4:	d109      	bne.n	800d1ba <HAL_TIM_PWM_Start+0x16a>
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d1ac:	b2db      	uxtb	r3, r3
 800d1ae:	2b01      	cmp	r3, #1
 800d1b0:	bf14      	ite	ne
 800d1b2:	2301      	movne	r3, #1
 800d1b4:	2300      	moveq	r3, #0
 800d1b6:	b2db      	uxtb	r3, r3
 800d1b8:	e02f      	b.n	800d21a <HAL_TIM_PWM_Start+0x1ca>
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	2b08      	cmp	r3, #8
 800d1be:	d109      	bne.n	800d1d4 <HAL_TIM_PWM_Start+0x184>
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d1c6:	b2db      	uxtb	r3, r3
 800d1c8:	2b01      	cmp	r3, #1
 800d1ca:	bf14      	ite	ne
 800d1cc:	2301      	movne	r3, #1
 800d1ce:	2300      	moveq	r3, #0
 800d1d0:	b2db      	uxtb	r3, r3
 800d1d2:	e022      	b.n	800d21a <HAL_TIM_PWM_Start+0x1ca>
 800d1d4:	683b      	ldr	r3, [r7, #0]
 800d1d6:	2b0c      	cmp	r3, #12
 800d1d8:	d109      	bne.n	800d1ee <HAL_TIM_PWM_Start+0x19e>
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d1e0:	b2db      	uxtb	r3, r3
 800d1e2:	2b01      	cmp	r3, #1
 800d1e4:	bf14      	ite	ne
 800d1e6:	2301      	movne	r3, #1
 800d1e8:	2300      	moveq	r3, #0
 800d1ea:	b2db      	uxtb	r3, r3
 800d1ec:	e015      	b.n	800d21a <HAL_TIM_PWM_Start+0x1ca>
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	2b10      	cmp	r3, #16
 800d1f2:	d109      	bne.n	800d208 <HAL_TIM_PWM_Start+0x1b8>
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d1fa:	b2db      	uxtb	r3, r3
 800d1fc:	2b01      	cmp	r3, #1
 800d1fe:	bf14      	ite	ne
 800d200:	2301      	movne	r3, #1
 800d202:	2300      	moveq	r3, #0
 800d204:	b2db      	uxtb	r3, r3
 800d206:	e008      	b.n	800d21a <HAL_TIM_PWM_Start+0x1ca>
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d20e:	b2db      	uxtb	r3, r3
 800d210:	2b01      	cmp	r3, #1
 800d212:	bf14      	ite	ne
 800d214:	2301      	movne	r3, #1
 800d216:	2300      	moveq	r3, #0
 800d218:	b2db      	uxtb	r3, r3
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d001      	beq.n	800d222 <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 800d21e:	2301      	movs	r3, #1
 800d220:	e0af      	b.n	800d382 <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	2b00      	cmp	r3, #0
 800d226:	d104      	bne.n	800d232 <HAL_TIM_PWM_Start+0x1e2>
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	2202      	movs	r2, #2
 800d22c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d230:	e036      	b.n	800d2a0 <HAL_TIM_PWM_Start+0x250>
 800d232:	683b      	ldr	r3, [r7, #0]
 800d234:	2b04      	cmp	r3, #4
 800d236:	d104      	bne.n	800d242 <HAL_TIM_PWM_Start+0x1f2>
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2202      	movs	r2, #2
 800d23c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d240:	e02e      	b.n	800d2a0 <HAL_TIM_PWM_Start+0x250>
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	2b08      	cmp	r3, #8
 800d246:	d104      	bne.n	800d252 <HAL_TIM_PWM_Start+0x202>
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	2202      	movs	r2, #2
 800d24c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d250:	e026      	b.n	800d2a0 <HAL_TIM_PWM_Start+0x250>
 800d252:	683b      	ldr	r3, [r7, #0]
 800d254:	2b0c      	cmp	r3, #12
 800d256:	d104      	bne.n	800d262 <HAL_TIM_PWM_Start+0x212>
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	2202      	movs	r2, #2
 800d25c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d260:	e01e      	b.n	800d2a0 <HAL_TIM_PWM_Start+0x250>
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	2b10      	cmp	r3, #16
 800d266:	d117      	bne.n	800d298 <HAL_TIM_PWM_Start+0x248>
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	2202      	movs	r2, #2
 800d26c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d270:	e016      	b.n	800d2a0 <HAL_TIM_PWM_Start+0x250>
 800d272:	bf00      	nop
 800d274:	40012c00 	.word	0x40012c00
 800d278:	40000400 	.word	0x40000400
 800d27c:	40000800 	.word	0x40000800
 800d280:	40000c00 	.word	0x40000c00
 800d284:	40013400 	.word	0x40013400
 800d288:	40014000 	.word	0x40014000
 800d28c:	40014400 	.word	0x40014400
 800d290:	40014800 	.word	0x40014800
 800d294:	08012444 	.word	0x08012444
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	2202      	movs	r2, #2
 800d29c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	2201      	movs	r2, #1
 800d2a6:	6839      	ldr	r1, [r7, #0]
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	f002 f821 	bl	800f2f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	4a36      	ldr	r2, [pc, #216]	@ (800d38c <HAL_TIM_PWM_Start+0x33c>)
 800d2b4:	4293      	cmp	r3, r2
 800d2b6:	d013      	beq.n	800d2e0 <HAL_TIM_PWM_Start+0x290>
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	4a34      	ldr	r2, [pc, #208]	@ (800d390 <HAL_TIM_PWM_Start+0x340>)
 800d2be:	4293      	cmp	r3, r2
 800d2c0:	d00e      	beq.n	800d2e0 <HAL_TIM_PWM_Start+0x290>
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	4a33      	ldr	r2, [pc, #204]	@ (800d394 <HAL_TIM_PWM_Start+0x344>)
 800d2c8:	4293      	cmp	r3, r2
 800d2ca:	d009      	beq.n	800d2e0 <HAL_TIM_PWM_Start+0x290>
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	4a31      	ldr	r2, [pc, #196]	@ (800d398 <HAL_TIM_PWM_Start+0x348>)
 800d2d2:	4293      	cmp	r3, r2
 800d2d4:	d004      	beq.n	800d2e0 <HAL_TIM_PWM_Start+0x290>
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	4a30      	ldr	r2, [pc, #192]	@ (800d39c <HAL_TIM_PWM_Start+0x34c>)
 800d2dc:	4293      	cmp	r3, r2
 800d2de:	d101      	bne.n	800d2e4 <HAL_TIM_PWM_Start+0x294>
 800d2e0:	2301      	movs	r3, #1
 800d2e2:	e000      	b.n	800d2e6 <HAL_TIM_PWM_Start+0x296>
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d007      	beq.n	800d2fa <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d2f8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	4a23      	ldr	r2, [pc, #140]	@ (800d38c <HAL_TIM_PWM_Start+0x33c>)
 800d300:	4293      	cmp	r3, r2
 800d302:	d01d      	beq.n	800d340 <HAL_TIM_PWM_Start+0x2f0>
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d30c:	d018      	beq.n	800d340 <HAL_TIM_PWM_Start+0x2f0>
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	4a23      	ldr	r2, [pc, #140]	@ (800d3a0 <HAL_TIM_PWM_Start+0x350>)
 800d314:	4293      	cmp	r3, r2
 800d316:	d013      	beq.n	800d340 <HAL_TIM_PWM_Start+0x2f0>
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	4a21      	ldr	r2, [pc, #132]	@ (800d3a4 <HAL_TIM_PWM_Start+0x354>)
 800d31e:	4293      	cmp	r3, r2
 800d320:	d00e      	beq.n	800d340 <HAL_TIM_PWM_Start+0x2f0>
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	4a20      	ldr	r2, [pc, #128]	@ (800d3a8 <HAL_TIM_PWM_Start+0x358>)
 800d328:	4293      	cmp	r3, r2
 800d32a:	d009      	beq.n	800d340 <HAL_TIM_PWM_Start+0x2f0>
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	4a17      	ldr	r2, [pc, #92]	@ (800d390 <HAL_TIM_PWM_Start+0x340>)
 800d332:	4293      	cmp	r3, r2
 800d334:	d004      	beq.n	800d340 <HAL_TIM_PWM_Start+0x2f0>
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	4a16      	ldr	r2, [pc, #88]	@ (800d394 <HAL_TIM_PWM_Start+0x344>)
 800d33c:	4293      	cmp	r3, r2
 800d33e:	d115      	bne.n	800d36c <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	689a      	ldr	r2, [r3, #8]
 800d346:	4b19      	ldr	r3, [pc, #100]	@ (800d3ac <HAL_TIM_PWM_Start+0x35c>)
 800d348:	4013      	ands	r3, r2
 800d34a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	2b06      	cmp	r3, #6
 800d350:	d015      	beq.n	800d37e <HAL_TIM_PWM_Start+0x32e>
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d358:	d011      	beq.n	800d37e <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	681a      	ldr	r2, [r3, #0]
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	f042 0201 	orr.w	r2, r2, #1
 800d368:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d36a:	e008      	b.n	800d37e <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	681a      	ldr	r2, [r3, #0]
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	f042 0201 	orr.w	r2, r2, #1
 800d37a:	601a      	str	r2, [r3, #0]
 800d37c:	e000      	b.n	800d380 <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d37e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d380:	2300      	movs	r3, #0
}
 800d382:	4618      	mov	r0, r3
 800d384:	3710      	adds	r7, #16
 800d386:	46bd      	mov	sp, r7
 800d388:	bd80      	pop	{r7, pc}
 800d38a:	bf00      	nop
 800d38c:	40012c00 	.word	0x40012c00
 800d390:	40013400 	.word	0x40013400
 800d394:	40014000 	.word	0x40014000
 800d398:	40014400 	.word	0x40014400
 800d39c:	40014800 	.word	0x40014800
 800d3a0:	40000400 	.word	0x40000400
 800d3a4:	40000800 	.word	0x40000800
 800d3a8:	40000c00 	.word	0x40000c00
 800d3ac:	00010007 	.word	0x00010007

0800d3b0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b082      	sub	sp, #8
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
 800d3b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	4a8d      	ldr	r2, [pc, #564]	@ (800d5f4 <HAL_TIM_PWM_Stop+0x244>)
 800d3c0:	4293      	cmp	r3, r2
 800d3c2:	d115      	bne.n	800d3f0 <HAL_TIM_PWM_Stop+0x40>
 800d3c4:	683b      	ldr	r3, [r7, #0]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	f000 808d 	beq.w	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d3cc:	683b      	ldr	r3, [r7, #0]
 800d3ce:	2b04      	cmp	r3, #4
 800d3d0:	f000 8089 	beq.w	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	2b08      	cmp	r3, #8
 800d3d8:	f000 8085 	beq.w	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d3dc:	683b      	ldr	r3, [r7, #0]
 800d3de:	2b0c      	cmp	r3, #12
 800d3e0:	f000 8081 	beq.w	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	2b10      	cmp	r3, #16
 800d3e8:	d07d      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d3ea:	683b      	ldr	r3, [r7, #0]
 800d3ec:	2b14      	cmp	r3, #20
 800d3ee:	d07a      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d3f8:	d10b      	bne.n	800d412 <HAL_TIM_PWM_Stop+0x62>
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d072      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d400:	683b      	ldr	r3, [r7, #0]
 800d402:	2b04      	cmp	r3, #4
 800d404:	d06f      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d406:	683b      	ldr	r3, [r7, #0]
 800d408:	2b08      	cmp	r3, #8
 800d40a:	d06c      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	2b0c      	cmp	r3, #12
 800d410:	d069      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	4a78      	ldr	r2, [pc, #480]	@ (800d5f8 <HAL_TIM_PWM_Stop+0x248>)
 800d418:	4293      	cmp	r3, r2
 800d41a:	d10b      	bne.n	800d434 <HAL_TIM_PWM_Stop+0x84>
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d061      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	2b04      	cmp	r3, #4
 800d426:	d05e      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	2b08      	cmp	r3, #8
 800d42c:	d05b      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d42e:	683b      	ldr	r3, [r7, #0]
 800d430:	2b0c      	cmp	r3, #12
 800d432:	d058      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	4a70      	ldr	r2, [pc, #448]	@ (800d5fc <HAL_TIM_PWM_Stop+0x24c>)
 800d43a:	4293      	cmp	r3, r2
 800d43c:	d10b      	bne.n	800d456 <HAL_TIM_PWM_Stop+0xa6>
 800d43e:	683b      	ldr	r3, [r7, #0]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d050      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	2b04      	cmp	r3, #4
 800d448:	d04d      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	2b08      	cmp	r3, #8
 800d44e:	d04a      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	2b0c      	cmp	r3, #12
 800d454:	d047      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	4a69      	ldr	r2, [pc, #420]	@ (800d600 <HAL_TIM_PWM_Stop+0x250>)
 800d45c:	4293      	cmp	r3, r2
 800d45e:	d10b      	bne.n	800d478 <HAL_TIM_PWM_Stop+0xc8>
 800d460:	683b      	ldr	r3, [r7, #0]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d03f      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d466:	683b      	ldr	r3, [r7, #0]
 800d468:	2b04      	cmp	r3, #4
 800d46a:	d03c      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d46c:	683b      	ldr	r3, [r7, #0]
 800d46e:	2b08      	cmp	r3, #8
 800d470:	d039      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	2b0c      	cmp	r3, #12
 800d476:	d036      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	4a61      	ldr	r2, [pc, #388]	@ (800d604 <HAL_TIM_PWM_Stop+0x254>)
 800d47e:	4293      	cmp	r3, r2
 800d480:	d111      	bne.n	800d4a6 <HAL_TIM_PWM_Stop+0xf6>
 800d482:	683b      	ldr	r3, [r7, #0]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d02e      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	2b04      	cmp	r3, #4
 800d48c:	d02b      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d48e:	683b      	ldr	r3, [r7, #0]
 800d490:	2b08      	cmp	r3, #8
 800d492:	d028      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	2b0c      	cmp	r3, #12
 800d498:	d025      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d49a:	683b      	ldr	r3, [r7, #0]
 800d49c:	2b10      	cmp	r3, #16
 800d49e:	d022      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d4a0:	683b      	ldr	r3, [r7, #0]
 800d4a2:	2b14      	cmp	r3, #20
 800d4a4:	d01f      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	4a57      	ldr	r2, [pc, #348]	@ (800d608 <HAL_TIM_PWM_Stop+0x258>)
 800d4ac:	4293      	cmp	r3, r2
 800d4ae:	d105      	bne.n	800d4bc <HAL_TIM_PWM_Stop+0x10c>
 800d4b0:	683b      	ldr	r3, [r7, #0]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d017      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d4b6:	683b      	ldr	r3, [r7, #0]
 800d4b8:	2b04      	cmp	r3, #4
 800d4ba:	d014      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	4a52      	ldr	r2, [pc, #328]	@ (800d60c <HAL_TIM_PWM_Stop+0x25c>)
 800d4c2:	4293      	cmp	r3, r2
 800d4c4:	d102      	bne.n	800d4cc <HAL_TIM_PWM_Stop+0x11c>
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d00c      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	4a4f      	ldr	r2, [pc, #316]	@ (800d610 <HAL_TIM_PWM_Stop+0x260>)
 800d4d2:	4293      	cmp	r3, r2
 800d4d4:	d102      	bne.n	800d4dc <HAL_TIM_PWM_Stop+0x12c>
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d004      	beq.n	800d4e6 <HAL_TIM_PWM_Stop+0x136>
 800d4dc:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800d4e0:	484c      	ldr	r0, [pc, #304]	@ (800d614 <HAL_TIM_PWM_Stop+0x264>)
 800d4e2:	f7fa f889 	bl	80075f8 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	6839      	ldr	r1, [r7, #0]
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	f001 fefe 	bl	800f2f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	4a3e      	ldr	r2, [pc, #248]	@ (800d5f4 <HAL_TIM_PWM_Stop+0x244>)
 800d4fa:	4293      	cmp	r3, r2
 800d4fc:	d013      	beq.n	800d526 <HAL_TIM_PWM_Stop+0x176>
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	4a40      	ldr	r2, [pc, #256]	@ (800d604 <HAL_TIM_PWM_Stop+0x254>)
 800d504:	4293      	cmp	r3, r2
 800d506:	d00e      	beq.n	800d526 <HAL_TIM_PWM_Stop+0x176>
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	4a3e      	ldr	r2, [pc, #248]	@ (800d608 <HAL_TIM_PWM_Stop+0x258>)
 800d50e:	4293      	cmp	r3, r2
 800d510:	d009      	beq.n	800d526 <HAL_TIM_PWM_Stop+0x176>
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	4a3d      	ldr	r2, [pc, #244]	@ (800d60c <HAL_TIM_PWM_Stop+0x25c>)
 800d518:	4293      	cmp	r3, r2
 800d51a:	d004      	beq.n	800d526 <HAL_TIM_PWM_Stop+0x176>
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	4a3b      	ldr	r2, [pc, #236]	@ (800d610 <HAL_TIM_PWM_Stop+0x260>)
 800d522:	4293      	cmp	r3, r2
 800d524:	d101      	bne.n	800d52a <HAL_TIM_PWM_Stop+0x17a>
 800d526:	2301      	movs	r3, #1
 800d528:	e000      	b.n	800d52c <HAL_TIM_PWM_Stop+0x17c>
 800d52a:	2300      	movs	r3, #0
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d017      	beq.n	800d560 <HAL_TIM_PWM_Stop+0x1b0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	6a1a      	ldr	r2, [r3, #32]
 800d536:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d53a:	4013      	ands	r3, r2
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d10f      	bne.n	800d560 <HAL_TIM_PWM_Stop+0x1b0>
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	6a1a      	ldr	r2, [r3, #32]
 800d546:	f240 4344 	movw	r3, #1092	@ 0x444
 800d54a:	4013      	ands	r3, r2
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d107      	bne.n	800d560 <HAL_TIM_PWM_Stop+0x1b0>
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d55e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	6a1a      	ldr	r2, [r3, #32]
 800d566:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d56a:	4013      	ands	r3, r2
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d10f      	bne.n	800d590 <HAL_TIM_PWM_Stop+0x1e0>
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	6a1a      	ldr	r2, [r3, #32]
 800d576:	f240 4344 	movw	r3, #1092	@ 0x444
 800d57a:	4013      	ands	r3, r2
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d107      	bne.n	800d590 <HAL_TIM_PWM_Stop+0x1e0>
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	681a      	ldr	r2, [r3, #0]
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	f022 0201 	bic.w	r2, r2, #1
 800d58e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d590:	683b      	ldr	r3, [r7, #0]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d104      	bne.n	800d5a0 <HAL_TIM_PWM_Stop+0x1f0>
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	2201      	movs	r2, #1
 800d59a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d59e:	e023      	b.n	800d5e8 <HAL_TIM_PWM_Stop+0x238>
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	2b04      	cmp	r3, #4
 800d5a4:	d104      	bne.n	800d5b0 <HAL_TIM_PWM_Stop+0x200>
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2201      	movs	r2, #1
 800d5aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d5ae:	e01b      	b.n	800d5e8 <HAL_TIM_PWM_Stop+0x238>
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	2b08      	cmp	r3, #8
 800d5b4:	d104      	bne.n	800d5c0 <HAL_TIM_PWM_Stop+0x210>
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	2201      	movs	r2, #1
 800d5ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d5be:	e013      	b.n	800d5e8 <HAL_TIM_PWM_Stop+0x238>
 800d5c0:	683b      	ldr	r3, [r7, #0]
 800d5c2:	2b0c      	cmp	r3, #12
 800d5c4:	d104      	bne.n	800d5d0 <HAL_TIM_PWM_Stop+0x220>
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	2201      	movs	r2, #1
 800d5ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d5ce:	e00b      	b.n	800d5e8 <HAL_TIM_PWM_Stop+0x238>
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	2b10      	cmp	r3, #16
 800d5d4:	d104      	bne.n	800d5e0 <HAL_TIM_PWM_Stop+0x230>
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2201      	movs	r2, #1
 800d5da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d5de:	e003      	b.n	800d5e8 <HAL_TIM_PWM_Stop+0x238>
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2201      	movs	r2, #1
 800d5e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800d5e8:	2300      	movs	r3, #0
}
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	3708      	adds	r7, #8
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	bd80      	pop	{r7, pc}
 800d5f2:	bf00      	nop
 800d5f4:	40012c00 	.word	0x40012c00
 800d5f8:	40000400 	.word	0x40000400
 800d5fc:	40000800 	.word	0x40000800
 800d600:	40000c00 	.word	0x40000c00
 800d604:	40013400 	.word	0x40013400
 800d608:	40014000 	.word	0x40014000
 800d60c:	40014400 	.word	0x40014400
 800d610:	40014800 	.word	0x40014800
 800d614:	08012444 	.word	0x08012444

0800d618 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b086      	sub	sp, #24
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
 800d620:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d101      	bne.n	800d62c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d628:	2301      	movs	r3, #1
 800d62a:	e1b0      	b.n	800d98e <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	4a7f      	ldr	r2, [pc, #508]	@ (800d830 <HAL_TIM_Encoder_Init+0x218>)
 800d632:	4293      	cmp	r3, r2
 800d634:	d01d      	beq.n	800d672 <HAL_TIM_Encoder_Init+0x5a>
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d63e:	d018      	beq.n	800d672 <HAL_TIM_Encoder_Init+0x5a>
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	4a7b      	ldr	r2, [pc, #492]	@ (800d834 <HAL_TIM_Encoder_Init+0x21c>)
 800d646:	4293      	cmp	r3, r2
 800d648:	d013      	beq.n	800d672 <HAL_TIM_Encoder_Init+0x5a>
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	4a7a      	ldr	r2, [pc, #488]	@ (800d838 <HAL_TIM_Encoder_Init+0x220>)
 800d650:	4293      	cmp	r3, r2
 800d652:	d00e      	beq.n	800d672 <HAL_TIM_Encoder_Init+0x5a>
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	4a78      	ldr	r2, [pc, #480]	@ (800d83c <HAL_TIM_Encoder_Init+0x224>)
 800d65a:	4293      	cmp	r3, r2
 800d65c:	d009      	beq.n	800d672 <HAL_TIM_Encoder_Init+0x5a>
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	4a77      	ldr	r2, [pc, #476]	@ (800d840 <HAL_TIM_Encoder_Init+0x228>)
 800d664:	4293      	cmp	r3, r2
 800d666:	d004      	beq.n	800d672 <HAL_TIM_Encoder_Init+0x5a>
 800d668:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800d66c:	4875      	ldr	r0, [pc, #468]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d66e:	f7f9 ffc3 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	689b      	ldr	r3, [r3, #8]
 800d676:	2b00      	cmp	r3, #0
 800d678:	d014      	beq.n	800d6a4 <HAL_TIM_Encoder_Init+0x8c>
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	689b      	ldr	r3, [r3, #8]
 800d67e:	2b10      	cmp	r3, #16
 800d680:	d010      	beq.n	800d6a4 <HAL_TIM_Encoder_Init+0x8c>
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	689b      	ldr	r3, [r3, #8]
 800d686:	2b20      	cmp	r3, #32
 800d688:	d00c      	beq.n	800d6a4 <HAL_TIM_Encoder_Init+0x8c>
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	689b      	ldr	r3, [r3, #8]
 800d68e:	2b40      	cmp	r3, #64	@ 0x40
 800d690:	d008      	beq.n	800d6a4 <HAL_TIM_Encoder_Init+0x8c>
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	689b      	ldr	r3, [r3, #8]
 800d696:	2b60      	cmp	r3, #96	@ 0x60
 800d698:	d004      	beq.n	800d6a4 <HAL_TIM_Encoder_Init+0x8c>
 800d69a:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 800d69e:	4869      	ldr	r0, [pc, #420]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d6a0:	f7f9 ffaa 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	691b      	ldr	r3, [r3, #16]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d00e      	beq.n	800d6ca <HAL_TIM_Encoder_Init+0xb2>
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	691b      	ldr	r3, [r3, #16]
 800d6b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d6b4:	d009      	beq.n	800d6ca <HAL_TIM_Encoder_Init+0xb2>
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	691b      	ldr	r3, [r3, #16]
 800d6ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d6be:	d004      	beq.n	800d6ca <HAL_TIM_Encoder_Init+0xb2>
 800d6c0:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 800d6c4:	485f      	ldr	r0, [pc, #380]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d6c6:	f7f9 ff97 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	699b      	ldr	r3, [r3, #24]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d008      	beq.n	800d6e4 <HAL_TIM_Encoder_Init+0xcc>
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	699b      	ldr	r3, [r3, #24]
 800d6d6:	2b80      	cmp	r3, #128	@ 0x80
 800d6d8:	d004      	beq.n	800d6e4 <HAL_TIM_Encoder_Init+0xcc>
 800d6da:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800d6de:	4859      	ldr	r0, [pc, #356]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d6e0:	f7f9 ff8a 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800d6e4:	683b      	ldr	r3, [r7, #0]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	2b01      	cmp	r3, #1
 800d6ea:	d00c      	beq.n	800d706 <HAL_TIM_Encoder_Init+0xee>
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	2b02      	cmp	r3, #2
 800d6f2:	d008      	beq.n	800d706 <HAL_TIM_Encoder_Init+0xee>
 800d6f4:	683b      	ldr	r3, [r7, #0]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	2b03      	cmp	r3, #3
 800d6fa:	d004      	beq.n	800d706 <HAL_TIM_Encoder_Init+0xee>
 800d6fc:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 800d700:	4850      	ldr	r0, [pc, #320]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d702:	f7f9 ff79 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	689b      	ldr	r3, [r3, #8]
 800d70a:	2b01      	cmp	r3, #1
 800d70c:	d00c      	beq.n	800d728 <HAL_TIM_Encoder_Init+0x110>
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	689b      	ldr	r3, [r3, #8]
 800d712:	2b02      	cmp	r3, #2
 800d714:	d008      	beq.n	800d728 <HAL_TIM_Encoder_Init+0x110>
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	689b      	ldr	r3, [r3, #8]
 800d71a:	2b03      	cmp	r3, #3
 800d71c:	d004      	beq.n	800d728 <HAL_TIM_Encoder_Init+0x110>
 800d71e:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 800d722:	4848      	ldr	r0, [pc, #288]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d724:	f7f9 ff68 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800d728:	683b      	ldr	r3, [r7, #0]
 800d72a:	699b      	ldr	r3, [r3, #24]
 800d72c:	2b01      	cmp	r3, #1
 800d72e:	d00c      	beq.n	800d74a <HAL_TIM_Encoder_Init+0x132>
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	699b      	ldr	r3, [r3, #24]
 800d734:	2b02      	cmp	r3, #2
 800d736:	d008      	beq.n	800d74a <HAL_TIM_Encoder_Init+0x132>
 800d738:	683b      	ldr	r3, [r7, #0]
 800d73a:	699b      	ldr	r3, [r3, #24]
 800d73c:	2b03      	cmp	r3, #3
 800d73e:	d004      	beq.n	800d74a <HAL_TIM_Encoder_Init+0x132>
 800d740:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 800d744:	483f      	ldr	r0, [pc, #252]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d746:	f7f9 ff57 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800d74a:	683b      	ldr	r3, [r7, #0]
 800d74c:	685b      	ldr	r3, [r3, #4]
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d008      	beq.n	800d764 <HAL_TIM_Encoder_Init+0x14c>
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	685b      	ldr	r3, [r3, #4]
 800d756:	2b02      	cmp	r3, #2
 800d758:	d004      	beq.n	800d764 <HAL_TIM_Encoder_Init+0x14c>
 800d75a:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800d75e:	4839      	ldr	r0, [pc, #228]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d760:	f7f9 ff4a 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800d764:	683b      	ldr	r3, [r7, #0]
 800d766:	695b      	ldr	r3, [r3, #20]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d008      	beq.n	800d77e <HAL_TIM_Encoder_Init+0x166>
 800d76c:	683b      	ldr	r3, [r7, #0]
 800d76e:	695b      	ldr	r3, [r3, #20]
 800d770:	2b02      	cmp	r3, #2
 800d772:	d004      	beq.n	800d77e <HAL_TIM_Encoder_Init+0x166>
 800d774:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800d778:	4832      	ldr	r0, [pc, #200]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d77a:	f7f9 ff3d 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	68db      	ldr	r3, [r3, #12]
 800d782:	2b00      	cmp	r3, #0
 800d784:	d010      	beq.n	800d7a8 <HAL_TIM_Encoder_Init+0x190>
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	68db      	ldr	r3, [r3, #12]
 800d78a:	2b04      	cmp	r3, #4
 800d78c:	d00c      	beq.n	800d7a8 <HAL_TIM_Encoder_Init+0x190>
 800d78e:	683b      	ldr	r3, [r7, #0]
 800d790:	68db      	ldr	r3, [r3, #12]
 800d792:	2b08      	cmp	r3, #8
 800d794:	d008      	beq.n	800d7a8 <HAL_TIM_Encoder_Init+0x190>
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	68db      	ldr	r3, [r3, #12]
 800d79a:	2b0c      	cmp	r3, #12
 800d79c:	d004      	beq.n	800d7a8 <HAL_TIM_Encoder_Init+0x190>
 800d79e:	f640 31ec 	movw	r1, #3052	@ 0xbec
 800d7a2:	4828      	ldr	r0, [pc, #160]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d7a4:	f7f9 ff28 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800d7a8:	683b      	ldr	r3, [r7, #0]
 800d7aa:	69db      	ldr	r3, [r3, #28]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d010      	beq.n	800d7d2 <HAL_TIM_Encoder_Init+0x1ba>
 800d7b0:	683b      	ldr	r3, [r7, #0]
 800d7b2:	69db      	ldr	r3, [r3, #28]
 800d7b4:	2b04      	cmp	r3, #4
 800d7b6:	d00c      	beq.n	800d7d2 <HAL_TIM_Encoder_Init+0x1ba>
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	69db      	ldr	r3, [r3, #28]
 800d7bc:	2b08      	cmp	r3, #8
 800d7be:	d008      	beq.n	800d7d2 <HAL_TIM_Encoder_Init+0x1ba>
 800d7c0:	683b      	ldr	r3, [r7, #0]
 800d7c2:	69db      	ldr	r3, [r3, #28]
 800d7c4:	2b0c      	cmp	r3, #12
 800d7c6:	d004      	beq.n	800d7d2 <HAL_TIM_Encoder_Init+0x1ba>
 800d7c8:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800d7cc:	481d      	ldr	r0, [pc, #116]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d7ce:	f7f9 ff13 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	691b      	ldr	r3, [r3, #16]
 800d7d6:	2b0f      	cmp	r3, #15
 800d7d8:	d904      	bls.n	800d7e4 <HAL_TIM_Encoder_Init+0x1cc>
 800d7da:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800d7de:	4819      	ldr	r0, [pc, #100]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d7e0:	f7f9 ff0a 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800d7e4:	683b      	ldr	r3, [r7, #0]
 800d7e6:	6a1b      	ldr	r3, [r3, #32]
 800d7e8:	2b0f      	cmp	r3, #15
 800d7ea:	d904      	bls.n	800d7f6 <HAL_TIM_Encoder_Init+0x1de>
 800d7ec:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800d7f0:	4814      	ldr	r0, [pc, #80]	@ (800d844 <HAL_TIM_Encoder_Init+0x22c>)
 800d7f2:	f7f9 ff01 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7fe:	d004      	beq.n	800d80a <HAL_TIM_Encoder_Init+0x1f2>
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	4a0d      	ldr	r2, [pc, #52]	@ (800d83c <HAL_TIM_Encoder_Init+0x224>)
 800d806:	4293      	cmp	r3, r2
 800d808:	d107      	bne.n	800d81a <HAL_TIM_Encoder_Init+0x202>
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	68db      	ldr	r3, [r3, #12]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	bf14      	ite	ne
 800d812:	2301      	movne	r3, #1
 800d814:	2300      	moveq	r3, #0
 800d816:	b2db      	uxtb	r3, r3
 800d818:	e01a      	b.n	800d850 <HAL_TIM_Encoder_Init+0x238>
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	68db      	ldr	r3, [r3, #12]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d012      	beq.n	800d848 <HAL_TIM_Encoder_Init+0x230>
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	68db      	ldr	r3, [r3, #12]
 800d826:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d82a:	d20d      	bcs.n	800d848 <HAL_TIM_Encoder_Init+0x230>
 800d82c:	2301      	movs	r3, #1
 800d82e:	e00c      	b.n	800d84a <HAL_TIM_Encoder_Init+0x232>
 800d830:	40012c00 	.word	0x40012c00
 800d834:	40000400 	.word	0x40000400
 800d838:	40000800 	.word	0x40000800
 800d83c:	40000c00 	.word	0x40000c00
 800d840:	40013400 	.word	0x40013400
 800d844:	08012444 	.word	0x08012444
 800d848:	2300      	movs	r3, #0
 800d84a:	f003 0301 	and.w	r3, r3, #1
 800d84e:	b2db      	uxtb	r3, r3
 800d850:	2b00      	cmp	r3, #0
 800d852:	d104      	bne.n	800d85e <HAL_TIM_Encoder_Init+0x246>
 800d854:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800d858:	484f      	ldr	r0, [pc, #316]	@ (800d998 <HAL_TIM_Encoder_Init+0x380>)
 800d85a:	f7f9 fecd 	bl	80075f8 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d864:	b2db      	uxtb	r3, r3
 800d866:	2b00      	cmp	r3, #0
 800d868:	d106      	bne.n	800d878 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	2200      	movs	r2, #0
 800d86e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d872:	6878      	ldr	r0, [r7, #4]
 800d874:	f7fa faaa 	bl	8007dcc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2202      	movs	r2, #2
 800d87c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	689b      	ldr	r3, [r3, #8]
 800d886:	687a      	ldr	r2, [r7, #4]
 800d888:	6812      	ldr	r2, [r2, #0]
 800d88a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800d88e:	f023 0307 	bic.w	r3, r3, #7
 800d892:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681a      	ldr	r2, [r3, #0]
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	3304      	adds	r3, #4
 800d89c:	4619      	mov	r1, r3
 800d89e:	4610      	mov	r0, r2
 800d8a0:	f001 f886 	bl	800e9b0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	689b      	ldr	r3, [r3, #8]
 800d8aa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	699b      	ldr	r3, [r3, #24]
 800d8b2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	6a1b      	ldr	r3, [r3, #32]
 800d8ba:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	697a      	ldr	r2, [r7, #20]
 800d8c2:	4313      	orrs	r3, r2
 800d8c4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d8c6:	693b      	ldr	r3, [r7, #16]
 800d8c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d8cc:	f023 0303 	bic.w	r3, r3, #3
 800d8d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	689a      	ldr	r2, [r3, #8]
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	699b      	ldr	r3, [r3, #24]
 800d8da:	021b      	lsls	r3, r3, #8
 800d8dc:	4313      	orrs	r3, r2
 800d8de:	693a      	ldr	r2, [r7, #16]
 800d8e0:	4313      	orrs	r3, r2
 800d8e2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d8e4:	693b      	ldr	r3, [r7, #16]
 800d8e6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800d8ea:	f023 030c 	bic.w	r3, r3, #12
 800d8ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d8f0:	693b      	ldr	r3, [r7, #16]
 800d8f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d8f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d8fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d8fc:	683b      	ldr	r3, [r7, #0]
 800d8fe:	68da      	ldr	r2, [r3, #12]
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	69db      	ldr	r3, [r3, #28]
 800d904:	021b      	lsls	r3, r3, #8
 800d906:	4313      	orrs	r3, r2
 800d908:	693a      	ldr	r2, [r7, #16]
 800d90a:	4313      	orrs	r3, r2
 800d90c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	691b      	ldr	r3, [r3, #16]
 800d912:	011a      	lsls	r2, r3, #4
 800d914:	683b      	ldr	r3, [r7, #0]
 800d916:	6a1b      	ldr	r3, [r3, #32]
 800d918:	031b      	lsls	r3, r3, #12
 800d91a:	4313      	orrs	r3, r2
 800d91c:	693a      	ldr	r2, [r7, #16]
 800d91e:	4313      	orrs	r3, r2
 800d920:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800d928:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800d930:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d932:	683b      	ldr	r3, [r7, #0]
 800d934:	685a      	ldr	r2, [r3, #4]
 800d936:	683b      	ldr	r3, [r7, #0]
 800d938:	695b      	ldr	r3, [r3, #20]
 800d93a:	011b      	lsls	r3, r3, #4
 800d93c:	4313      	orrs	r3, r2
 800d93e:	68fa      	ldr	r2, [r7, #12]
 800d940:	4313      	orrs	r3, r2
 800d942:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	697a      	ldr	r2, [r7, #20]
 800d94a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	693a      	ldr	r2, [r7, #16]
 800d952:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	68fa      	ldr	r2, [r7, #12]
 800d95a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	2201      	movs	r2, #1
 800d960:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	2201      	movs	r2, #1
 800d968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	2201      	movs	r2, #1
 800d970:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	2201      	movs	r2, #1
 800d978:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	2201      	movs	r2, #1
 800d980:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	2201      	movs	r2, #1
 800d988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d98c:	2300      	movs	r3, #0
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3718      	adds	r7, #24
 800d992:	46bd      	mov	sp, r7
 800d994:	bd80      	pop	{r7, pc}
 800d996:	bf00      	nop
 800d998:	08012444 	.word	0x08012444

0800d99c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b084      	sub	sp, #16
 800d9a0:	af00      	add	r7, sp, #0
 800d9a2:	6078      	str	r0, [r7, #4]
 800d9a4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d9ac:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d9b4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d9bc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d9c4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	4a4d      	ldr	r2, [pc, #308]	@ (800db00 <HAL_TIM_Encoder_Start+0x164>)
 800d9cc:	4293      	cmp	r3, r2
 800d9ce:	d01d      	beq.n	800da0c <HAL_TIM_Encoder_Start+0x70>
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9d8:	d018      	beq.n	800da0c <HAL_TIM_Encoder_Start+0x70>
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	4a49      	ldr	r2, [pc, #292]	@ (800db04 <HAL_TIM_Encoder_Start+0x168>)
 800d9e0:	4293      	cmp	r3, r2
 800d9e2:	d013      	beq.n	800da0c <HAL_TIM_Encoder_Start+0x70>
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	4a47      	ldr	r2, [pc, #284]	@ (800db08 <HAL_TIM_Encoder_Start+0x16c>)
 800d9ea:	4293      	cmp	r3, r2
 800d9ec:	d00e      	beq.n	800da0c <HAL_TIM_Encoder_Start+0x70>
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	4a46      	ldr	r2, [pc, #280]	@ (800db0c <HAL_TIM_Encoder_Start+0x170>)
 800d9f4:	4293      	cmp	r3, r2
 800d9f6:	d009      	beq.n	800da0c <HAL_TIM_Encoder_Start+0x70>
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	4a44      	ldr	r2, [pc, #272]	@ (800db10 <HAL_TIM_Encoder_Start+0x174>)
 800d9fe:	4293      	cmp	r3, r2
 800da00:	d004      	beq.n	800da0c <HAL_TIM_Encoder_Start+0x70>
 800da02:	f640 41a1 	movw	r1, #3233	@ 0xca1
 800da06:	4843      	ldr	r0, [pc, #268]	@ (800db14 <HAL_TIM_Encoder_Start+0x178>)
 800da08:	f7f9 fdf6 	bl	80075f8 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d110      	bne.n	800da34 <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800da12:	7bfb      	ldrb	r3, [r7, #15]
 800da14:	2b01      	cmp	r3, #1
 800da16:	d102      	bne.n	800da1e <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800da18:	7b7b      	ldrb	r3, [r7, #13]
 800da1a:	2b01      	cmp	r3, #1
 800da1c:	d001      	beq.n	800da22 <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 800da1e:	2301      	movs	r3, #1
 800da20:	e069      	b.n	800daf6 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	2202      	movs	r2, #2
 800da26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	2202      	movs	r2, #2
 800da2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da32:	e031      	b.n	800da98 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800da34:	683b      	ldr	r3, [r7, #0]
 800da36:	2b04      	cmp	r3, #4
 800da38:	d110      	bne.n	800da5c <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800da3a:	7bbb      	ldrb	r3, [r7, #14]
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	d102      	bne.n	800da46 <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800da40:	7b3b      	ldrb	r3, [r7, #12]
 800da42:	2b01      	cmp	r3, #1
 800da44:	d001      	beq.n	800da4a <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 800da46:	2301      	movs	r3, #1
 800da48:	e055      	b.n	800daf6 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	2202      	movs	r2, #2
 800da4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	2202      	movs	r2, #2
 800da56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800da5a:	e01d      	b.n	800da98 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800da5c:	7bfb      	ldrb	r3, [r7, #15]
 800da5e:	2b01      	cmp	r3, #1
 800da60:	d108      	bne.n	800da74 <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800da62:	7bbb      	ldrb	r3, [r7, #14]
 800da64:	2b01      	cmp	r3, #1
 800da66:	d105      	bne.n	800da74 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800da68:	7b7b      	ldrb	r3, [r7, #13]
 800da6a:	2b01      	cmp	r3, #1
 800da6c:	d102      	bne.n	800da74 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800da6e:	7b3b      	ldrb	r3, [r7, #12]
 800da70:	2b01      	cmp	r3, #1
 800da72:	d001      	beq.n	800da78 <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 800da74:	2301      	movs	r3, #1
 800da76:	e03e      	b.n	800daf6 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2202      	movs	r2, #2
 800da7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	2202      	movs	r2, #2
 800da84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2202      	movs	r2, #2
 800da8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2202      	movs	r2, #2
 800da94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d003      	beq.n	800daa6 <HAL_TIM_Encoder_Start+0x10a>
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	2b04      	cmp	r3, #4
 800daa2:	d008      	beq.n	800dab6 <HAL_TIM_Encoder_Start+0x11a>
 800daa4:	e00f      	b.n	800dac6 <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	2201      	movs	r2, #1
 800daac:	2100      	movs	r1, #0
 800daae:	4618      	mov	r0, r3
 800dab0:	f001 fc1e 	bl	800f2f0 <TIM_CCxChannelCmd>
      break;
 800dab4:	e016      	b.n	800dae4 <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	2201      	movs	r2, #1
 800dabc:	2104      	movs	r1, #4
 800dabe:	4618      	mov	r0, r3
 800dac0:	f001 fc16 	bl	800f2f0 <TIM_CCxChannelCmd>
      break;
 800dac4:	e00e      	b.n	800dae4 <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	2201      	movs	r2, #1
 800dacc:	2100      	movs	r1, #0
 800dace:	4618      	mov	r0, r3
 800dad0:	f001 fc0e 	bl	800f2f0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	2201      	movs	r2, #1
 800dada:	2104      	movs	r1, #4
 800dadc:	4618      	mov	r0, r3
 800dade:	f001 fc07 	bl	800f2f0 <TIM_CCxChannelCmd>
      break;
 800dae2:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	681a      	ldr	r2, [r3, #0]
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	f042 0201 	orr.w	r2, r2, #1
 800daf2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800daf4:	2300      	movs	r3, #0
}
 800daf6:	4618      	mov	r0, r3
 800daf8:	3710      	adds	r7, #16
 800dafa:	46bd      	mov	sp, r7
 800dafc:	bd80      	pop	{r7, pc}
 800dafe:	bf00      	nop
 800db00:	40012c00 	.word	0x40012c00
 800db04:	40000400 	.word	0x40000400
 800db08:	40000800 	.word	0x40000800
 800db0c:	40000c00 	.word	0x40000c00
 800db10:	40013400 	.word	0x40013400
 800db14:	08012444 	.word	0x08012444

0800db18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b084      	sub	sp, #16
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	68db      	ldr	r3, [r3, #12]
 800db26:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	691b      	ldr	r3, [r3, #16]
 800db2e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800db30:	68bb      	ldr	r3, [r7, #8]
 800db32:	f003 0302 	and.w	r3, r3, #2
 800db36:	2b00      	cmp	r3, #0
 800db38:	d020      	beq.n	800db7c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	f003 0302 	and.w	r3, r3, #2
 800db40:	2b00      	cmp	r3, #0
 800db42:	d01b      	beq.n	800db7c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	f06f 0202 	mvn.w	r2, #2
 800db4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	2201      	movs	r2, #1
 800db52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	699b      	ldr	r3, [r3, #24]
 800db5a:	f003 0303 	and.w	r3, r3, #3
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d003      	beq.n	800db6a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800db62:	6878      	ldr	r0, [r7, #4]
 800db64:	f000 ff06 	bl	800e974 <HAL_TIM_IC_CaptureCallback>
 800db68:	e005      	b.n	800db76 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800db6a:	6878      	ldr	r0, [r7, #4]
 800db6c:	f000 fef8 	bl	800e960 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db70:	6878      	ldr	r0, [r7, #4]
 800db72:	f000 ff09 	bl	800e988 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	2200      	movs	r2, #0
 800db7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800db7c:	68bb      	ldr	r3, [r7, #8]
 800db7e:	f003 0304 	and.w	r3, r3, #4
 800db82:	2b00      	cmp	r3, #0
 800db84:	d020      	beq.n	800dbc8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	f003 0304 	and.w	r3, r3, #4
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d01b      	beq.n	800dbc8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	f06f 0204 	mvn.w	r2, #4
 800db98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	2202      	movs	r2, #2
 800db9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	699b      	ldr	r3, [r3, #24]
 800dba6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d003      	beq.n	800dbb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbae:	6878      	ldr	r0, [r7, #4]
 800dbb0:	f000 fee0 	bl	800e974 <HAL_TIM_IC_CaptureCallback>
 800dbb4:	e005      	b.n	800dbc2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbb6:	6878      	ldr	r0, [r7, #4]
 800dbb8:	f000 fed2 	bl	800e960 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	f000 fee3 	bl	800e988 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800dbc8:	68bb      	ldr	r3, [r7, #8]
 800dbca:	f003 0308 	and.w	r3, r3, #8
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d020      	beq.n	800dc14 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	f003 0308 	and.w	r3, r3, #8
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d01b      	beq.n	800dc14 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	f06f 0208 	mvn.w	r2, #8
 800dbe4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	2204      	movs	r2, #4
 800dbea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	69db      	ldr	r3, [r3, #28]
 800dbf2:	f003 0303 	and.w	r3, r3, #3
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d003      	beq.n	800dc02 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbfa:	6878      	ldr	r0, [r7, #4]
 800dbfc:	f000 feba 	bl	800e974 <HAL_TIM_IC_CaptureCallback>
 800dc00:	e005      	b.n	800dc0e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc02:	6878      	ldr	r0, [r7, #4]
 800dc04:	f000 feac 	bl	800e960 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc08:	6878      	ldr	r0, [r7, #4]
 800dc0a:	f000 febd 	bl	800e988 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	2200      	movs	r2, #0
 800dc12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800dc14:	68bb      	ldr	r3, [r7, #8]
 800dc16:	f003 0310 	and.w	r3, r3, #16
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d020      	beq.n	800dc60 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	f003 0310 	and.w	r3, r3, #16
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d01b      	beq.n	800dc60 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	f06f 0210 	mvn.w	r2, #16
 800dc30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	2208      	movs	r2, #8
 800dc36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	69db      	ldr	r3, [r3, #28]
 800dc3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d003      	beq.n	800dc4e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc46:	6878      	ldr	r0, [r7, #4]
 800dc48:	f000 fe94 	bl	800e974 <HAL_TIM_IC_CaptureCallback>
 800dc4c:	e005      	b.n	800dc5a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc4e:	6878      	ldr	r0, [r7, #4]
 800dc50:	f000 fe86 	bl	800e960 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc54:	6878      	ldr	r0, [r7, #4]
 800dc56:	f000 fe97 	bl	800e988 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	2200      	movs	r2, #0
 800dc5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dc60:	68bb      	ldr	r3, [r7, #8]
 800dc62:	f003 0301 	and.w	r3, r3, #1
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d00c      	beq.n	800dc84 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	f003 0301 	and.w	r3, r3, #1
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d007      	beq.n	800dc84 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	f06f 0201 	mvn.w	r2, #1
 800dc7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dc7e:	6878      	ldr	r0, [r7, #4]
 800dc80:	f7f8 fd58 	bl	8006734 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d104      	bne.n	800dc98 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800dc8e:	68bb      	ldr	r3, [r7, #8]
 800dc90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d00c      	beq.n	800dcb2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d007      	beq.n	800dcb2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800dcaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dcac:	6878      	ldr	r0, [r7, #4]
 800dcae:	f001 fe2f 	bl	800f910 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800dcb2:	68bb      	ldr	r3, [r7, #8]
 800dcb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d00c      	beq.n	800dcd6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d007      	beq.n	800dcd6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800dcce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dcd0:	6878      	ldr	r0, [r7, #4]
 800dcd2:	f001 fe27 	bl	800f924 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800dcd6:	68bb      	ldr	r3, [r7, #8]
 800dcd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d00c      	beq.n	800dcfa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d007      	beq.n	800dcfa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dcf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dcf4:	6878      	ldr	r0, [r7, #4]
 800dcf6:	f000 fe51 	bl	800e99c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800dcfa:	68bb      	ldr	r3, [r7, #8]
 800dcfc:	f003 0320 	and.w	r3, r3, #32
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d00c      	beq.n	800dd1e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	f003 0320 	and.w	r3, r3, #32
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d007      	beq.n	800dd1e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	f06f 0220 	mvn.w	r2, #32
 800dd16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dd18:	6878      	ldr	r0, [r7, #4]
 800dd1a:	f001 fdef 	bl	800f8fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dd1e:	bf00      	nop
 800dd20:	3710      	adds	r7, #16
 800dd22:	46bd      	mov	sp, r7
 800dd24:	bd80      	pop	{r7, pc}
	...

0800dd28 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800dd28:	b580      	push	{r7, lr}
 800dd2a:	b086      	sub	sp, #24
 800dd2c:	af00      	add	r7, sp, #0
 800dd2e:	60f8      	str	r0, [r7, #12]
 800dd30:	60b9      	str	r1, [r7, #8]
 800dd32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dd34:	2300      	movs	r3, #0
 800dd36:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d016      	beq.n	800dd6c <HAL_TIM_PWM_ConfigChannel+0x44>
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	2b04      	cmp	r3, #4
 800dd42:	d013      	beq.n	800dd6c <HAL_TIM_PWM_ConfigChannel+0x44>
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	2b08      	cmp	r3, #8
 800dd48:	d010      	beq.n	800dd6c <HAL_TIM_PWM_ConfigChannel+0x44>
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	2b0c      	cmp	r3, #12
 800dd4e:	d00d      	beq.n	800dd6c <HAL_TIM_PWM_ConfigChannel+0x44>
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	2b10      	cmp	r3, #16
 800dd54:	d00a      	beq.n	800dd6c <HAL_TIM_PWM_ConfigChannel+0x44>
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	2b14      	cmp	r3, #20
 800dd5a:	d007      	beq.n	800dd6c <HAL_TIM_PWM_ConfigChannel+0x44>
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	2b3c      	cmp	r3, #60	@ 0x3c
 800dd60:	d004      	beq.n	800dd6c <HAL_TIM_PWM_ConfigChannel+0x44>
 800dd62:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 800dd66:	488b      	ldr	r0, [pc, #556]	@ (800df94 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800dd68:	f7f9 fc46 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800dd6c:	68bb      	ldr	r3, [r7, #8]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	2b60      	cmp	r3, #96	@ 0x60
 800dd72:	d01c      	beq.n	800ddae <HAL_TIM_PWM_ConfigChannel+0x86>
 800dd74:	68bb      	ldr	r3, [r7, #8]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	2b70      	cmp	r3, #112	@ 0x70
 800dd7a:	d018      	beq.n	800ddae <HAL_TIM_PWM_ConfigChannel+0x86>
 800dd7c:	68bb      	ldr	r3, [r7, #8]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	4a85      	ldr	r2, [pc, #532]	@ (800df98 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800dd82:	4293      	cmp	r3, r2
 800dd84:	d013      	beq.n	800ddae <HAL_TIM_PWM_ConfigChannel+0x86>
 800dd86:	68bb      	ldr	r3, [r7, #8]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	4a84      	ldr	r2, [pc, #528]	@ (800df9c <HAL_TIM_PWM_ConfigChannel+0x274>)
 800dd8c:	4293      	cmp	r3, r2
 800dd8e:	d00e      	beq.n	800ddae <HAL_TIM_PWM_ConfigChannel+0x86>
 800dd90:	68bb      	ldr	r3, [r7, #8]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	4a82      	ldr	r2, [pc, #520]	@ (800dfa0 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800dd96:	4293      	cmp	r3, r2
 800dd98:	d009      	beq.n	800ddae <HAL_TIM_PWM_ConfigChannel+0x86>
 800dd9a:	68bb      	ldr	r3, [r7, #8]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	4a81      	ldr	r2, [pc, #516]	@ (800dfa4 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800dda0:	4293      	cmp	r3, r2
 800dda2:	d004      	beq.n	800ddae <HAL_TIM_PWM_ConfigChannel+0x86>
 800dda4:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 800dda8:	487a      	ldr	r0, [pc, #488]	@ (800df94 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800ddaa:	f7f9 fc25 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800ddae:	68bb      	ldr	r3, [r7, #8]
 800ddb0:	689b      	ldr	r3, [r3, #8]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d008      	beq.n	800ddc8 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800ddb6:	68bb      	ldr	r3, [r7, #8]
 800ddb8:	689b      	ldr	r3, [r3, #8]
 800ddba:	2b02      	cmp	r3, #2
 800ddbc:	d004      	beq.n	800ddc8 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800ddbe:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 800ddc2:	4874      	ldr	r0, [pc, #464]	@ (800df94 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800ddc4:	f7f9 fc18 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800ddc8:	68bb      	ldr	r3, [r7, #8]
 800ddca:	691b      	ldr	r3, [r3, #16]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d008      	beq.n	800dde2 <HAL_TIM_PWM_ConfigChannel+0xba>
 800ddd0:	68bb      	ldr	r3, [r7, #8]
 800ddd2:	691b      	ldr	r3, [r3, #16]
 800ddd4:	2b04      	cmp	r3, #4
 800ddd6:	d004      	beq.n	800dde2 <HAL_TIM_PWM_ConfigChannel+0xba>
 800ddd8:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 800dddc:	486d      	ldr	r0, [pc, #436]	@ (800df94 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800ddde:	f7f9 fc0b 	bl	80075f8 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dde8:	2b01      	cmp	r3, #1
 800ddea:	d101      	bne.n	800ddf0 <HAL_TIM_PWM_ConfigChannel+0xc8>
 800ddec:	2302      	movs	r3, #2
 800ddee:	e1d9      	b.n	800e1a4 <HAL_TIM_PWM_ConfigChannel+0x47c>
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	2201      	movs	r2, #1
 800ddf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	2b14      	cmp	r3, #20
 800ddfc:	f200 81ca 	bhi.w	800e194 <HAL_TIM_PWM_ConfigChannel+0x46c>
 800de00:	a201      	add	r2, pc, #4	@ (adr r2, 800de08 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800de02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de06:	bf00      	nop
 800de08:	0800de5d 	.word	0x0800de5d
 800de0c:	0800e195 	.word	0x0800e195
 800de10:	0800e195 	.word	0x0800e195
 800de14:	0800e195 	.word	0x0800e195
 800de18:	0800df01 	.word	0x0800df01
 800de1c:	0800e195 	.word	0x0800e195
 800de20:	0800e195 	.word	0x0800e195
 800de24:	0800e195 	.word	0x0800e195
 800de28:	0800dfc9 	.word	0x0800dfc9
 800de2c:	0800e195 	.word	0x0800e195
 800de30:	0800e195 	.word	0x0800e195
 800de34:	0800e195 	.word	0x0800e195
 800de38:	0800e04f 	.word	0x0800e04f
 800de3c:	0800e195 	.word	0x0800e195
 800de40:	0800e195 	.word	0x0800e195
 800de44:	0800e195 	.word	0x0800e195
 800de48:	0800e0d7 	.word	0x0800e0d7
 800de4c:	0800e195 	.word	0x0800e195
 800de50:	0800e195 	.word	0x0800e195
 800de54:	0800e195 	.word	0x0800e195
 800de58:	0800e135 	.word	0x0800e135
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	4a51      	ldr	r2, [pc, #324]	@ (800dfa8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800de62:	4293      	cmp	r3, r2
 800de64:	d02c      	beq.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de6e:	d027      	beq.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	4a4d      	ldr	r2, [pc, #308]	@ (800dfac <HAL_TIM_PWM_ConfigChannel+0x284>)
 800de76:	4293      	cmp	r3, r2
 800de78:	d022      	beq.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	4a4c      	ldr	r2, [pc, #304]	@ (800dfb0 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800de80:	4293      	cmp	r3, r2
 800de82:	d01d      	beq.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	4a4a      	ldr	r2, [pc, #296]	@ (800dfb4 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800de8a:	4293      	cmp	r3, r2
 800de8c:	d018      	beq.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	4a49      	ldr	r2, [pc, #292]	@ (800dfb8 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800de94:	4293      	cmp	r3, r2
 800de96:	d013      	beq.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	4a47      	ldr	r2, [pc, #284]	@ (800dfbc <HAL_TIM_PWM_ConfigChannel+0x294>)
 800de9e:	4293      	cmp	r3, r2
 800dea0:	d00e      	beq.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	4a46      	ldr	r2, [pc, #280]	@ (800dfc0 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800dea8:	4293      	cmp	r3, r2
 800deaa:	d009      	beq.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	4a44      	ldr	r2, [pc, #272]	@ (800dfc4 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 800deb2:	4293      	cmp	r3, r2
 800deb4:	d004      	beq.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800deb6:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 800deba:	4836      	ldr	r0, [pc, #216]	@ (800df94 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800debc:	f7f9 fb9c 	bl	80075f8 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	68b9      	ldr	r1, [r7, #8]
 800dec6:	4618      	mov	r0, r3
 800dec8:	f000 fe18 	bl	800eafc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	699a      	ldr	r2, [r3, #24]
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	f042 0208 	orr.w	r2, r2, #8
 800deda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	699a      	ldr	r2, [r3, #24]
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	f022 0204 	bic.w	r2, r2, #4
 800deea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	6999      	ldr	r1, [r3, #24]
 800def2:	68bb      	ldr	r3, [r7, #8]
 800def4:	691a      	ldr	r2, [r3, #16]
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	430a      	orrs	r2, r1
 800defc:	619a      	str	r2, [r3, #24]
      break;
 800defe:	e14c      	b.n	800e19a <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	4a28      	ldr	r2, [pc, #160]	@ (800dfa8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800df06:	4293      	cmp	r3, r2
 800df08:	d022      	beq.n	800df50 <HAL_TIM_PWM_ConfigChannel+0x228>
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df12:	d01d      	beq.n	800df50 <HAL_TIM_PWM_ConfigChannel+0x228>
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	4a24      	ldr	r2, [pc, #144]	@ (800dfac <HAL_TIM_PWM_ConfigChannel+0x284>)
 800df1a:	4293      	cmp	r3, r2
 800df1c:	d018      	beq.n	800df50 <HAL_TIM_PWM_ConfigChannel+0x228>
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	4a23      	ldr	r2, [pc, #140]	@ (800dfb0 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800df24:	4293      	cmp	r3, r2
 800df26:	d013      	beq.n	800df50 <HAL_TIM_PWM_ConfigChannel+0x228>
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	4a21      	ldr	r2, [pc, #132]	@ (800dfb4 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800df2e:	4293      	cmp	r3, r2
 800df30:	d00e      	beq.n	800df50 <HAL_TIM_PWM_ConfigChannel+0x228>
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	4a20      	ldr	r2, [pc, #128]	@ (800dfb8 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800df38:	4293      	cmp	r3, r2
 800df3a:	d009      	beq.n	800df50 <HAL_TIM_PWM_ConfigChannel+0x228>
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	4a1e      	ldr	r2, [pc, #120]	@ (800dfbc <HAL_TIM_PWM_ConfigChannel+0x294>)
 800df42:	4293      	cmp	r3, r2
 800df44:	d004      	beq.n	800df50 <HAL_TIM_PWM_ConfigChannel+0x228>
 800df46:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 800df4a:	4812      	ldr	r0, [pc, #72]	@ (800df94 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800df4c:	f7f9 fb54 	bl	80075f8 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	68b9      	ldr	r1, [r7, #8]
 800df56:	4618      	mov	r0, r3
 800df58:	f000 fe8a 	bl	800ec70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	699a      	ldr	r2, [r3, #24]
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800df6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	699a      	ldr	r2, [r3, #24]
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800df7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	6999      	ldr	r1, [r3, #24]
 800df82:	68bb      	ldr	r3, [r7, #8]
 800df84:	691b      	ldr	r3, [r3, #16]
 800df86:	021a      	lsls	r2, r3, #8
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	430a      	orrs	r2, r1
 800df8e:	619a      	str	r2, [r3, #24]
      break;
 800df90:	e103      	b.n	800e19a <HAL_TIM_PWM_ConfigChannel+0x472>
 800df92:	bf00      	nop
 800df94:	08012444 	.word	0x08012444
 800df98:	00010040 	.word	0x00010040
 800df9c:	00010050 	.word	0x00010050
 800dfa0:	00010060 	.word	0x00010060
 800dfa4:	00010070 	.word	0x00010070
 800dfa8:	40012c00 	.word	0x40012c00
 800dfac:	40000400 	.word	0x40000400
 800dfb0:	40000800 	.word	0x40000800
 800dfb4:	40000c00 	.word	0x40000c00
 800dfb8:	40013400 	.word	0x40013400
 800dfbc:	40014000 	.word	0x40014000
 800dfc0:	40014400 	.word	0x40014400
 800dfc4:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	4a77      	ldr	r2, [pc, #476]	@ (800e1ac <HAL_TIM_PWM_ConfigChannel+0x484>)
 800dfce:	4293      	cmp	r3, r2
 800dfd0:	d01d      	beq.n	800e00e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfda:	d018      	beq.n	800e00e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	4a73      	ldr	r2, [pc, #460]	@ (800e1b0 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800dfe2:	4293      	cmp	r3, r2
 800dfe4:	d013      	beq.n	800e00e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	4a72      	ldr	r2, [pc, #456]	@ (800e1b4 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800dfec:	4293      	cmp	r3, r2
 800dfee:	d00e      	beq.n	800e00e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	4a70      	ldr	r2, [pc, #448]	@ (800e1b8 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800dff6:	4293      	cmp	r3, r2
 800dff8:	d009      	beq.n	800e00e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	4a6f      	ldr	r2, [pc, #444]	@ (800e1bc <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e000:	4293      	cmp	r3, r2
 800e002:	d004      	beq.n	800e00e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e004:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 800e008:	486d      	ldr	r0, [pc, #436]	@ (800e1c0 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e00a:	f7f9 faf5 	bl	80075f8 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	68b9      	ldr	r1, [r7, #8]
 800e014:	4618      	mov	r0, r3
 800e016:	f000 fedd 	bl	800edd4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	69da      	ldr	r2, [r3, #28]
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	f042 0208 	orr.w	r2, r2, #8
 800e028:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	69da      	ldr	r2, [r3, #28]
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	f022 0204 	bic.w	r2, r2, #4
 800e038:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	69d9      	ldr	r1, [r3, #28]
 800e040:	68bb      	ldr	r3, [r7, #8]
 800e042:	691a      	ldr	r2, [r3, #16]
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	430a      	orrs	r2, r1
 800e04a:	61da      	str	r2, [r3, #28]
      break;
 800e04c:	e0a5      	b.n	800e19a <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	4a56      	ldr	r2, [pc, #344]	@ (800e1ac <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e054:	4293      	cmp	r3, r2
 800e056:	d01d      	beq.n	800e094 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e060:	d018      	beq.n	800e094 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	4a52      	ldr	r2, [pc, #328]	@ (800e1b0 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800e068:	4293      	cmp	r3, r2
 800e06a:	d013      	beq.n	800e094 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	4a50      	ldr	r2, [pc, #320]	@ (800e1b4 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800e072:	4293      	cmp	r3, r2
 800e074:	d00e      	beq.n	800e094 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	4a4f      	ldr	r2, [pc, #316]	@ (800e1b8 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800e07c:	4293      	cmp	r3, r2
 800e07e:	d009      	beq.n	800e094 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	4a4d      	ldr	r2, [pc, #308]	@ (800e1bc <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e086:	4293      	cmp	r3, r2
 800e088:	d004      	beq.n	800e094 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e08a:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 800e08e:	484c      	ldr	r0, [pc, #304]	@ (800e1c0 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e090:	f7f9 fab2 	bl	80075f8 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	68b9      	ldr	r1, [r7, #8]
 800e09a:	4618      	mov	r0, r3
 800e09c:	f000 ff4c 	bl	800ef38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	69da      	ldr	r2, [r3, #28]
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e0ae:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	69da      	ldr	r2, [r3, #28]
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e0be:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	69d9      	ldr	r1, [r3, #28]
 800e0c6:	68bb      	ldr	r3, [r7, #8]
 800e0c8:	691b      	ldr	r3, [r3, #16]
 800e0ca:	021a      	lsls	r2, r3, #8
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	430a      	orrs	r2, r1
 800e0d2:	61da      	str	r2, [r3, #28]
      break;
 800e0d4:	e061      	b.n	800e19a <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	4a34      	ldr	r2, [pc, #208]	@ (800e1ac <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e0dc:	4293      	cmp	r3, r2
 800e0de:	d009      	beq.n	800e0f4 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	4a35      	ldr	r2, [pc, #212]	@ (800e1bc <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e0e6:	4293      	cmp	r3, r2
 800e0e8:	d004      	beq.n	800e0f4 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800e0ea:	f241 1104 	movw	r1, #4356	@ 0x1104
 800e0ee:	4834      	ldr	r0, [pc, #208]	@ (800e1c0 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e0f0:	f7f9 fa82 	bl	80075f8 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	68b9      	ldr	r1, [r7, #8]
 800e0fa:	4618      	mov	r0, r3
 800e0fc:	f000 ff94 	bl	800f028 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	f042 0208 	orr.w	r2, r2, #8
 800e10e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f022 0204 	bic.w	r2, r2, #4
 800e11e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e126:	68bb      	ldr	r3, [r7, #8]
 800e128:	691a      	ldr	r2, [r3, #16]
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	430a      	orrs	r2, r1
 800e130:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e132:	e032      	b.n	800e19a <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	4a1c      	ldr	r2, [pc, #112]	@ (800e1ac <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e13a:	4293      	cmp	r3, r2
 800e13c:	d009      	beq.n	800e152 <HAL_TIM_PWM_ConfigChannel+0x42a>
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	4a1e      	ldr	r2, [pc, #120]	@ (800e1bc <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e144:	4293      	cmp	r3, r2
 800e146:	d004      	beq.n	800e152 <HAL_TIM_PWM_ConfigChannel+0x42a>
 800e148:	f241 1115 	movw	r1, #4373	@ 0x1115
 800e14c:	481c      	ldr	r0, [pc, #112]	@ (800e1c0 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e14e:	f7f9 fa53 	bl	80075f8 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	68b9      	ldr	r1, [r7, #8]
 800e158:	4618      	mov	r0, r3
 800e15a:	f000 ffc9 	bl	800f0f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e16c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e17c:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e184:	68bb      	ldr	r3, [r7, #8]
 800e186:	691b      	ldr	r3, [r3, #16]
 800e188:	021a      	lsls	r2, r3, #8
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	430a      	orrs	r2, r1
 800e190:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e192:	e002      	b.n	800e19a <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 800e194:	2301      	movs	r3, #1
 800e196:	75fb      	strb	r3, [r7, #23]
      break;
 800e198:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	2200      	movs	r2, #0
 800e19e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e1a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3718      	adds	r7, #24
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	bd80      	pop	{r7, pc}
 800e1ac:	40012c00 	.word	0x40012c00
 800e1b0:	40000400 	.word	0x40000400
 800e1b4:	40000800 	.word	0x40000800
 800e1b8:	40000c00 	.word	0x40000c00
 800e1bc:	40013400 	.word	0x40013400
 800e1c0:	08012444 	.word	0x08012444

0800e1c4 <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b082      	sub	sp, #8
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	6078      	str	r0, [r7, #4]
 800e1cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	4a33      	ldr	r2, [pc, #204]	@ (800e2a0 <HAL_TIM_GenerateEvent+0xdc>)
 800e1d4:	4293      	cmp	r3, r2
 800e1d6:	d036      	beq.n	800e246 <HAL_TIM_GenerateEvent+0x82>
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1e0:	d031      	beq.n	800e246 <HAL_TIM_GenerateEvent+0x82>
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	4a2f      	ldr	r2, [pc, #188]	@ (800e2a4 <HAL_TIM_GenerateEvent+0xe0>)
 800e1e8:	4293      	cmp	r3, r2
 800e1ea:	d02c      	beq.n	800e246 <HAL_TIM_GenerateEvent+0x82>
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	4a2d      	ldr	r2, [pc, #180]	@ (800e2a8 <HAL_TIM_GenerateEvent+0xe4>)
 800e1f2:	4293      	cmp	r3, r2
 800e1f4:	d027      	beq.n	800e246 <HAL_TIM_GenerateEvent+0x82>
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	4a2c      	ldr	r2, [pc, #176]	@ (800e2ac <HAL_TIM_GenerateEvent+0xe8>)
 800e1fc:	4293      	cmp	r3, r2
 800e1fe:	d022      	beq.n	800e246 <HAL_TIM_GenerateEvent+0x82>
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	4a2a      	ldr	r2, [pc, #168]	@ (800e2b0 <HAL_TIM_GenerateEvent+0xec>)
 800e206:	4293      	cmp	r3, r2
 800e208:	d01d      	beq.n	800e246 <HAL_TIM_GenerateEvent+0x82>
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	4a29      	ldr	r2, [pc, #164]	@ (800e2b4 <HAL_TIM_GenerateEvent+0xf0>)
 800e210:	4293      	cmp	r3, r2
 800e212:	d018      	beq.n	800e246 <HAL_TIM_GenerateEvent+0x82>
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	4a27      	ldr	r2, [pc, #156]	@ (800e2b8 <HAL_TIM_GenerateEvent+0xf4>)
 800e21a:	4293      	cmp	r3, r2
 800e21c:	d013      	beq.n	800e246 <HAL_TIM_GenerateEvent+0x82>
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	4a26      	ldr	r2, [pc, #152]	@ (800e2bc <HAL_TIM_GenerateEvent+0xf8>)
 800e224:	4293      	cmp	r3, r2
 800e226:	d00e      	beq.n	800e246 <HAL_TIM_GenerateEvent+0x82>
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	4a24      	ldr	r2, [pc, #144]	@ (800e2c0 <HAL_TIM_GenerateEvent+0xfc>)
 800e22e:	4293      	cmp	r3, r2
 800e230:	d009      	beq.n	800e246 <HAL_TIM_GenerateEvent+0x82>
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	4a23      	ldr	r2, [pc, #140]	@ (800e2c4 <HAL_TIM_GenerateEvent+0x100>)
 800e238:	4293      	cmp	r3, r2
 800e23a:	d004      	beq.n	800e246 <HAL_TIM_GenerateEvent+0x82>
 800e23c:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800e240:	4821      	ldr	r0, [pc, #132]	@ (800e2c8 <HAL_TIM_GenerateEvent+0x104>)
 800e242:	f7f9 f9d9 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e24c:	d202      	bcs.n	800e254 <HAL_TIM_GenerateEvent+0x90>
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d104      	bne.n	800e25e <HAL_TIM_GenerateEvent+0x9a>
 800e254:	f241 4181 	movw	r1, #5249	@ 0x1481
 800e258:	481b      	ldr	r0, [pc, #108]	@ (800e2c8 <HAL_TIM_GenerateEvent+0x104>)
 800e25a:	f7f9 f9cd 	bl	80075f8 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e264:	2b01      	cmp	r3, #1
 800e266:	d101      	bne.n	800e26c <HAL_TIM_GenerateEvent+0xa8>
 800e268:	2302      	movs	r3, #2
 800e26a:	e014      	b.n	800e296 <HAL_TIM_GenerateEvent+0xd2>
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2201      	movs	r2, #1
 800e270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	2202      	movs	r2, #2
 800e278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	683a      	ldr	r2, [r7, #0]
 800e282:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	2201      	movs	r2, #1
 800e288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	2200      	movs	r2, #0
 800e290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800e294:	2300      	movs	r3, #0
}
 800e296:	4618      	mov	r0, r3
 800e298:	3708      	adds	r7, #8
 800e29a:	46bd      	mov	sp, r7
 800e29c:	bd80      	pop	{r7, pc}
 800e29e:	bf00      	nop
 800e2a0:	40012c00 	.word	0x40012c00
 800e2a4:	40000400 	.word	0x40000400
 800e2a8:	40000800 	.word	0x40000800
 800e2ac:	40000c00 	.word	0x40000c00
 800e2b0:	40001000 	.word	0x40001000
 800e2b4:	40001400 	.word	0x40001400
 800e2b8:	40013400 	.word	0x40013400
 800e2bc:	40014000 	.word	0x40014000
 800e2c0:	40014400 	.word	0x40014400
 800e2c4:	40014800 	.word	0x40014800
 800e2c8:	08012444 	.word	0x08012444

0800e2cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e2cc:	b580      	push	{r7, lr}
 800e2ce:	b084      	sub	sp, #16
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	6078      	str	r0, [r7, #4]
 800e2d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e2e0:	2b01      	cmp	r3, #1
 800e2e2:	d101      	bne.n	800e2e8 <HAL_TIM_ConfigClockSource+0x1c>
 800e2e4:	2302      	movs	r3, #2
 800e2e6:	e329      	b.n	800e93c <HAL_TIM_ConfigClockSource+0x670>
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	2201      	movs	r2, #1
 800e2ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2202      	movs	r2, #2
 800e2f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800e2f8:	683b      	ldr	r3, [r7, #0]
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e300:	d029      	beq.n	800e356 <HAL_TIM_ConfigClockSource+0x8a>
 800e302:	683b      	ldr	r3, [r7, #0]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	2b70      	cmp	r3, #112	@ 0x70
 800e308:	d025      	beq.n	800e356 <HAL_TIM_ConfigClockSource+0x8a>
 800e30a:	683b      	ldr	r3, [r7, #0]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e312:	d020      	beq.n	800e356 <HAL_TIM_ConfigClockSource+0x8a>
 800e314:	683b      	ldr	r3, [r7, #0]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	2b40      	cmp	r3, #64	@ 0x40
 800e31a:	d01c      	beq.n	800e356 <HAL_TIM_ConfigClockSource+0x8a>
 800e31c:	683b      	ldr	r3, [r7, #0]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	2b50      	cmp	r3, #80	@ 0x50
 800e322:	d018      	beq.n	800e356 <HAL_TIM_ConfigClockSource+0x8a>
 800e324:	683b      	ldr	r3, [r7, #0]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	2b60      	cmp	r3, #96	@ 0x60
 800e32a:	d014      	beq.n	800e356 <HAL_TIM_ConfigClockSource+0x8a>
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	2b00      	cmp	r3, #0
 800e332:	d010      	beq.n	800e356 <HAL_TIM_ConfigClockSource+0x8a>
 800e334:	683b      	ldr	r3, [r7, #0]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	2b10      	cmp	r3, #16
 800e33a:	d00c      	beq.n	800e356 <HAL_TIM_ConfigClockSource+0x8a>
 800e33c:	683b      	ldr	r3, [r7, #0]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	2b20      	cmp	r3, #32
 800e342:	d008      	beq.n	800e356 <HAL_TIM_ConfigClockSource+0x8a>
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	2b30      	cmp	r3, #48	@ 0x30
 800e34a:	d004      	beq.n	800e356 <HAL_TIM_ConfigClockSource+0x8a>
 800e34c:	f241 5156 	movw	r1, #5462	@ 0x1556
 800e350:	4888      	ldr	r0, [pc, #544]	@ (800e574 <HAL_TIM_ConfigClockSource+0x2a8>)
 800e352:	f7f9 f951 	bl	80075f8 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	689b      	ldr	r3, [r3, #8]
 800e35c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e35e:	68bb      	ldr	r3, [r7, #8]
 800e360:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e364:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800e368:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e36a:	68bb      	ldr	r3, [r7, #8]
 800e36c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e370:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	68ba      	ldr	r2, [r7, #8]
 800e378:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e37a:	683b      	ldr	r3, [r7, #0]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e382:	f000 810d 	beq.w	800e5a0 <HAL_TIM_ConfigClockSource+0x2d4>
 800e386:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e38a:	f200 82ca 	bhi.w	800e922 <HAL_TIM_ConfigClockSource+0x656>
 800e38e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e392:	d02d      	beq.n	800e3f0 <HAL_TIM_ConfigClockSource+0x124>
 800e394:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e398:	f200 82c3 	bhi.w	800e922 <HAL_TIM_ConfigClockSource+0x656>
 800e39c:	2b70      	cmp	r3, #112	@ 0x70
 800e39e:	d06f      	beq.n	800e480 <HAL_TIM_ConfigClockSource+0x1b4>
 800e3a0:	2b70      	cmp	r3, #112	@ 0x70
 800e3a2:	f200 82be 	bhi.w	800e922 <HAL_TIM_ConfigClockSource+0x656>
 800e3a6:	2b60      	cmp	r3, #96	@ 0x60
 800e3a8:	f000 81d4 	beq.w	800e754 <HAL_TIM_ConfigClockSource+0x488>
 800e3ac:	2b60      	cmp	r3, #96	@ 0x60
 800e3ae:	f200 82b8 	bhi.w	800e922 <HAL_TIM_ConfigClockSource+0x656>
 800e3b2:	2b50      	cmp	r3, #80	@ 0x50
 800e3b4:	f000 8165 	beq.w	800e682 <HAL_TIM_ConfigClockSource+0x3b6>
 800e3b8:	2b50      	cmp	r3, #80	@ 0x50
 800e3ba:	f200 82b2 	bhi.w	800e922 <HAL_TIM_ConfigClockSource+0x656>
 800e3be:	2b40      	cmp	r3, #64	@ 0x40
 800e3c0:	f000 8223 	beq.w	800e80a <HAL_TIM_ConfigClockSource+0x53e>
 800e3c4:	2b40      	cmp	r3, #64	@ 0x40
 800e3c6:	f200 82ac 	bhi.w	800e922 <HAL_TIM_ConfigClockSource+0x656>
 800e3ca:	2b30      	cmp	r3, #48	@ 0x30
 800e3cc:	f000 8278 	beq.w	800e8c0 <HAL_TIM_ConfigClockSource+0x5f4>
 800e3d0:	2b30      	cmp	r3, #48	@ 0x30
 800e3d2:	f200 82a6 	bhi.w	800e922 <HAL_TIM_ConfigClockSource+0x656>
 800e3d6:	2b20      	cmp	r3, #32
 800e3d8:	f000 8272 	beq.w	800e8c0 <HAL_TIM_ConfigClockSource+0x5f4>
 800e3dc:	2b20      	cmp	r3, #32
 800e3de:	f200 82a0 	bhi.w	800e922 <HAL_TIM_ConfigClockSource+0x656>
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	f000 826c 	beq.w	800e8c0 <HAL_TIM_ConfigClockSource+0x5f4>
 800e3e8:	2b10      	cmp	r3, #16
 800e3ea:	f000 8269 	beq.w	800e8c0 <HAL_TIM_ConfigClockSource+0x5f4>
 800e3ee:	e298      	b.n	800e922 <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	4a60      	ldr	r2, [pc, #384]	@ (800e578 <HAL_TIM_ConfigClockSource+0x2ac>)
 800e3f6:	4293      	cmp	r3, r2
 800e3f8:	f000 8296 	beq.w	800e928 <HAL_TIM_ConfigClockSource+0x65c>
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e404:	f000 8290 	beq.w	800e928 <HAL_TIM_ConfigClockSource+0x65c>
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	4a5b      	ldr	r2, [pc, #364]	@ (800e57c <HAL_TIM_ConfigClockSource+0x2b0>)
 800e40e:	4293      	cmp	r3, r2
 800e410:	f000 828a 	beq.w	800e928 <HAL_TIM_ConfigClockSource+0x65c>
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	4a59      	ldr	r2, [pc, #356]	@ (800e580 <HAL_TIM_ConfigClockSource+0x2b4>)
 800e41a:	4293      	cmp	r3, r2
 800e41c:	f000 8284 	beq.w	800e928 <HAL_TIM_ConfigClockSource+0x65c>
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	4a57      	ldr	r2, [pc, #348]	@ (800e584 <HAL_TIM_ConfigClockSource+0x2b8>)
 800e426:	4293      	cmp	r3, r2
 800e428:	f000 827e 	beq.w	800e928 <HAL_TIM_ConfigClockSource+0x65c>
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	4a55      	ldr	r2, [pc, #340]	@ (800e588 <HAL_TIM_ConfigClockSource+0x2bc>)
 800e432:	4293      	cmp	r3, r2
 800e434:	f000 8278 	beq.w	800e928 <HAL_TIM_ConfigClockSource+0x65c>
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	4a53      	ldr	r2, [pc, #332]	@ (800e58c <HAL_TIM_ConfigClockSource+0x2c0>)
 800e43e:	4293      	cmp	r3, r2
 800e440:	f000 8272 	beq.w	800e928 <HAL_TIM_ConfigClockSource+0x65c>
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	4a51      	ldr	r2, [pc, #324]	@ (800e590 <HAL_TIM_ConfigClockSource+0x2c4>)
 800e44a:	4293      	cmp	r3, r2
 800e44c:	f000 826c 	beq.w	800e928 <HAL_TIM_ConfigClockSource+0x65c>
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	4a4f      	ldr	r2, [pc, #316]	@ (800e594 <HAL_TIM_ConfigClockSource+0x2c8>)
 800e456:	4293      	cmp	r3, r2
 800e458:	f000 8266 	beq.w	800e928 <HAL_TIM_ConfigClockSource+0x65c>
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	4a4d      	ldr	r2, [pc, #308]	@ (800e598 <HAL_TIM_ConfigClockSource+0x2cc>)
 800e462:	4293      	cmp	r3, r2
 800e464:	f000 8260 	beq.w	800e928 <HAL_TIM_ConfigClockSource+0x65c>
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	4a4b      	ldr	r2, [pc, #300]	@ (800e59c <HAL_TIM_ConfigClockSource+0x2d0>)
 800e46e:	4293      	cmp	r3, r2
 800e470:	f000 825a 	beq.w	800e928 <HAL_TIM_ConfigClockSource+0x65c>
 800e474:	f241 5162 	movw	r1, #5474	@ 0x1562
 800e478:	483e      	ldr	r0, [pc, #248]	@ (800e574 <HAL_TIM_ConfigClockSource+0x2a8>)
 800e47a:	f7f9 f8bd 	bl	80075f8 <assert_failed>
      break;
 800e47e:	e253      	b.n	800e928 <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	4a3c      	ldr	r2, [pc, #240]	@ (800e578 <HAL_TIM_ConfigClockSource+0x2ac>)
 800e486:	4293      	cmp	r3, r2
 800e488:	d022      	beq.n	800e4d0 <HAL_TIM_ConfigClockSource+0x204>
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e492:	d01d      	beq.n	800e4d0 <HAL_TIM_ConfigClockSource+0x204>
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	4a38      	ldr	r2, [pc, #224]	@ (800e57c <HAL_TIM_ConfigClockSource+0x2b0>)
 800e49a:	4293      	cmp	r3, r2
 800e49c:	d018      	beq.n	800e4d0 <HAL_TIM_ConfigClockSource+0x204>
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	4a37      	ldr	r2, [pc, #220]	@ (800e580 <HAL_TIM_ConfigClockSource+0x2b4>)
 800e4a4:	4293      	cmp	r3, r2
 800e4a6:	d013      	beq.n	800e4d0 <HAL_TIM_ConfigClockSource+0x204>
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	4a35      	ldr	r2, [pc, #212]	@ (800e584 <HAL_TIM_ConfigClockSource+0x2b8>)
 800e4ae:	4293      	cmp	r3, r2
 800e4b0:	d00e      	beq.n	800e4d0 <HAL_TIM_ConfigClockSource+0x204>
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	4a36      	ldr	r2, [pc, #216]	@ (800e590 <HAL_TIM_ConfigClockSource+0x2c4>)
 800e4b8:	4293      	cmp	r3, r2
 800e4ba:	d009      	beq.n	800e4d0 <HAL_TIM_ConfigClockSource+0x204>
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	4a34      	ldr	r2, [pc, #208]	@ (800e594 <HAL_TIM_ConfigClockSource+0x2c8>)
 800e4c2:	4293      	cmp	r3, r2
 800e4c4:	d004      	beq.n	800e4d0 <HAL_TIM_ConfigClockSource+0x204>
 800e4c6:	f241 5169 	movw	r1, #5481	@ 0x1569
 800e4ca:	482a      	ldr	r0, [pc, #168]	@ (800e574 <HAL_TIM_ConfigClockSource+0x2a8>)
 800e4cc:	f7f9 f894 	bl	80075f8 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800e4d0:	683b      	ldr	r3, [r7, #0]
 800e4d2:	689b      	ldr	r3, [r3, #8]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d013      	beq.n	800e500 <HAL_TIM_ConfigClockSource+0x234>
 800e4d8:	683b      	ldr	r3, [r7, #0]
 800e4da:	689b      	ldr	r3, [r3, #8]
 800e4dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e4e0:	d00e      	beq.n	800e500 <HAL_TIM_ConfigClockSource+0x234>
 800e4e2:	683b      	ldr	r3, [r7, #0]
 800e4e4:	689b      	ldr	r3, [r3, #8]
 800e4e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e4ea:	d009      	beq.n	800e500 <HAL_TIM_ConfigClockSource+0x234>
 800e4ec:	683b      	ldr	r3, [r7, #0]
 800e4ee:	689b      	ldr	r3, [r3, #8]
 800e4f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e4f4:	d004      	beq.n	800e500 <HAL_TIM_ConfigClockSource+0x234>
 800e4f6:	f241 516c 	movw	r1, #5484	@ 0x156c
 800e4fa:	481e      	ldr	r0, [pc, #120]	@ (800e574 <HAL_TIM_ConfigClockSource+0x2a8>)
 800e4fc:	f7f9 f87c 	bl	80075f8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e500:	683b      	ldr	r3, [r7, #0]
 800e502:	685b      	ldr	r3, [r3, #4]
 800e504:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e508:	d014      	beq.n	800e534 <HAL_TIM_ConfigClockSource+0x268>
 800e50a:	683b      	ldr	r3, [r7, #0]
 800e50c:	685b      	ldr	r3, [r3, #4]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d010      	beq.n	800e534 <HAL_TIM_ConfigClockSource+0x268>
 800e512:	683b      	ldr	r3, [r7, #0]
 800e514:	685b      	ldr	r3, [r3, #4]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d00c      	beq.n	800e534 <HAL_TIM_ConfigClockSource+0x268>
 800e51a:	683b      	ldr	r3, [r7, #0]
 800e51c:	685b      	ldr	r3, [r3, #4]
 800e51e:	2b02      	cmp	r3, #2
 800e520:	d008      	beq.n	800e534 <HAL_TIM_ConfigClockSource+0x268>
 800e522:	683b      	ldr	r3, [r7, #0]
 800e524:	685b      	ldr	r3, [r3, #4]
 800e526:	2b0a      	cmp	r3, #10
 800e528:	d004      	beq.n	800e534 <HAL_TIM_ConfigClockSource+0x268>
 800e52a:	f241 516d 	movw	r1, #5485	@ 0x156d
 800e52e:	4811      	ldr	r0, [pc, #68]	@ (800e574 <HAL_TIM_ConfigClockSource+0x2a8>)
 800e530:	f7f9 f862 	bl	80075f8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e534:	683b      	ldr	r3, [r7, #0]
 800e536:	68db      	ldr	r3, [r3, #12]
 800e538:	2b0f      	cmp	r3, #15
 800e53a:	d904      	bls.n	800e546 <HAL_TIM_ConfigClockSource+0x27a>
 800e53c:	f241 516e 	movw	r1, #5486	@ 0x156e
 800e540:	480c      	ldr	r0, [pc, #48]	@ (800e574 <HAL_TIM_ConfigClockSource+0x2a8>)
 800e542:	f7f9 f859 	bl	80075f8 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e54a:	683b      	ldr	r3, [r7, #0]
 800e54c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e54e:	683b      	ldr	r3, [r7, #0]
 800e550:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e552:	683b      	ldr	r3, [r7, #0]
 800e554:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e556:	f000 feab 	bl	800f2b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	689b      	ldr	r3, [r3, #8]
 800e560:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e562:	68bb      	ldr	r3, [r7, #8]
 800e564:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e568:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	68ba      	ldr	r2, [r7, #8]
 800e570:	609a      	str	r2, [r3, #8]
      break;
 800e572:	e1da      	b.n	800e92a <HAL_TIM_ConfigClockSource+0x65e>
 800e574:	08012444 	.word	0x08012444
 800e578:	40012c00 	.word	0x40012c00
 800e57c:	40000400 	.word	0x40000400
 800e580:	40000800 	.word	0x40000800
 800e584:	40000c00 	.word	0x40000c00
 800e588:	40001000 	.word	0x40001000
 800e58c:	40001400 	.word	0x40001400
 800e590:	40013400 	.word	0x40013400
 800e594:	40014000 	.word	0x40014000
 800e598:	40014400 	.word	0x40014400
 800e59c:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	4a64      	ldr	r2, [pc, #400]	@ (800e738 <HAL_TIM_ConfigClockSource+0x46c>)
 800e5a6:	4293      	cmp	r3, r2
 800e5a8:	d01d      	beq.n	800e5e6 <HAL_TIM_ConfigClockSource+0x31a>
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e5b2:	d018      	beq.n	800e5e6 <HAL_TIM_ConfigClockSource+0x31a>
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	4a60      	ldr	r2, [pc, #384]	@ (800e73c <HAL_TIM_ConfigClockSource+0x470>)
 800e5ba:	4293      	cmp	r3, r2
 800e5bc:	d013      	beq.n	800e5e6 <HAL_TIM_ConfigClockSource+0x31a>
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	4a5f      	ldr	r2, [pc, #380]	@ (800e740 <HAL_TIM_ConfigClockSource+0x474>)
 800e5c4:	4293      	cmp	r3, r2
 800e5c6:	d00e      	beq.n	800e5e6 <HAL_TIM_ConfigClockSource+0x31a>
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	4a5d      	ldr	r2, [pc, #372]	@ (800e744 <HAL_TIM_ConfigClockSource+0x478>)
 800e5ce:	4293      	cmp	r3, r2
 800e5d0:	d009      	beq.n	800e5e6 <HAL_TIM_ConfigClockSource+0x31a>
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	4a5c      	ldr	r2, [pc, #368]	@ (800e748 <HAL_TIM_ConfigClockSource+0x47c>)
 800e5d8:	4293      	cmp	r3, r2
 800e5da:	d004      	beq.n	800e5e6 <HAL_TIM_ConfigClockSource+0x31a>
 800e5dc:	f241 5181 	movw	r1, #5505	@ 0x1581
 800e5e0:	485a      	ldr	r0, [pc, #360]	@ (800e74c <HAL_TIM_ConfigClockSource+0x480>)
 800e5e2:	f7f9 f809 	bl	80075f8 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800e5e6:	683b      	ldr	r3, [r7, #0]
 800e5e8:	689b      	ldr	r3, [r3, #8]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d013      	beq.n	800e616 <HAL_TIM_ConfigClockSource+0x34a>
 800e5ee:	683b      	ldr	r3, [r7, #0]
 800e5f0:	689b      	ldr	r3, [r3, #8]
 800e5f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e5f6:	d00e      	beq.n	800e616 <HAL_TIM_ConfigClockSource+0x34a>
 800e5f8:	683b      	ldr	r3, [r7, #0]
 800e5fa:	689b      	ldr	r3, [r3, #8]
 800e5fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e600:	d009      	beq.n	800e616 <HAL_TIM_ConfigClockSource+0x34a>
 800e602:	683b      	ldr	r3, [r7, #0]
 800e604:	689b      	ldr	r3, [r3, #8]
 800e606:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e60a:	d004      	beq.n	800e616 <HAL_TIM_ConfigClockSource+0x34a>
 800e60c:	f241 5184 	movw	r1, #5508	@ 0x1584
 800e610:	484e      	ldr	r0, [pc, #312]	@ (800e74c <HAL_TIM_ConfigClockSource+0x480>)
 800e612:	f7f8 fff1 	bl	80075f8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e616:	683b      	ldr	r3, [r7, #0]
 800e618:	685b      	ldr	r3, [r3, #4]
 800e61a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e61e:	d014      	beq.n	800e64a <HAL_TIM_ConfigClockSource+0x37e>
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	685b      	ldr	r3, [r3, #4]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d010      	beq.n	800e64a <HAL_TIM_ConfigClockSource+0x37e>
 800e628:	683b      	ldr	r3, [r7, #0]
 800e62a:	685b      	ldr	r3, [r3, #4]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d00c      	beq.n	800e64a <HAL_TIM_ConfigClockSource+0x37e>
 800e630:	683b      	ldr	r3, [r7, #0]
 800e632:	685b      	ldr	r3, [r3, #4]
 800e634:	2b02      	cmp	r3, #2
 800e636:	d008      	beq.n	800e64a <HAL_TIM_ConfigClockSource+0x37e>
 800e638:	683b      	ldr	r3, [r7, #0]
 800e63a:	685b      	ldr	r3, [r3, #4]
 800e63c:	2b0a      	cmp	r3, #10
 800e63e:	d004      	beq.n	800e64a <HAL_TIM_ConfigClockSource+0x37e>
 800e640:	f241 5185 	movw	r1, #5509	@ 0x1585
 800e644:	4841      	ldr	r0, [pc, #260]	@ (800e74c <HAL_TIM_ConfigClockSource+0x480>)
 800e646:	f7f8 ffd7 	bl	80075f8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e64a:	683b      	ldr	r3, [r7, #0]
 800e64c:	68db      	ldr	r3, [r3, #12]
 800e64e:	2b0f      	cmp	r3, #15
 800e650:	d904      	bls.n	800e65c <HAL_TIM_ConfigClockSource+0x390>
 800e652:	f241 5186 	movw	r1, #5510	@ 0x1586
 800e656:	483d      	ldr	r0, [pc, #244]	@ (800e74c <HAL_TIM_ConfigClockSource+0x480>)
 800e658:	f7f8 ffce 	bl	80075f8 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e660:	683b      	ldr	r3, [r7, #0]
 800e662:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e66c:	f000 fe20 	bl	800f2b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	689a      	ldr	r2, [r3, #8]
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e67e:	609a      	str	r2, [r3, #8]
      break;
 800e680:	e153      	b.n	800e92a <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	4a2c      	ldr	r2, [pc, #176]	@ (800e738 <HAL_TIM_ConfigClockSource+0x46c>)
 800e688:	4293      	cmp	r3, r2
 800e68a:	d022      	beq.n	800e6d2 <HAL_TIM_ConfigClockSource+0x406>
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e694:	d01d      	beq.n	800e6d2 <HAL_TIM_ConfigClockSource+0x406>
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	4a28      	ldr	r2, [pc, #160]	@ (800e73c <HAL_TIM_ConfigClockSource+0x470>)
 800e69c:	4293      	cmp	r3, r2
 800e69e:	d018      	beq.n	800e6d2 <HAL_TIM_ConfigClockSource+0x406>
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	4a26      	ldr	r2, [pc, #152]	@ (800e740 <HAL_TIM_ConfigClockSource+0x474>)
 800e6a6:	4293      	cmp	r3, r2
 800e6a8:	d013      	beq.n	800e6d2 <HAL_TIM_ConfigClockSource+0x406>
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	4a25      	ldr	r2, [pc, #148]	@ (800e744 <HAL_TIM_ConfigClockSource+0x478>)
 800e6b0:	4293      	cmp	r3, r2
 800e6b2:	d00e      	beq.n	800e6d2 <HAL_TIM_ConfigClockSource+0x406>
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	4a23      	ldr	r2, [pc, #140]	@ (800e748 <HAL_TIM_ConfigClockSource+0x47c>)
 800e6ba:	4293      	cmp	r3, r2
 800e6bc:	d009      	beq.n	800e6d2 <HAL_TIM_ConfigClockSource+0x406>
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	4a23      	ldr	r2, [pc, #140]	@ (800e750 <HAL_TIM_ConfigClockSource+0x484>)
 800e6c4:	4293      	cmp	r3, r2
 800e6c6:	d004      	beq.n	800e6d2 <HAL_TIM_ConfigClockSource+0x406>
 800e6c8:	f241 5195 	movw	r1, #5525	@ 0x1595
 800e6cc:	481f      	ldr	r0, [pc, #124]	@ (800e74c <HAL_TIM_ConfigClockSource+0x480>)
 800e6ce:	f7f8 ff93 	bl	80075f8 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e6d2:	683b      	ldr	r3, [r7, #0]
 800e6d4:	685b      	ldr	r3, [r3, #4]
 800e6d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e6da:	d014      	beq.n	800e706 <HAL_TIM_ConfigClockSource+0x43a>
 800e6dc:	683b      	ldr	r3, [r7, #0]
 800e6de:	685b      	ldr	r3, [r3, #4]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d010      	beq.n	800e706 <HAL_TIM_ConfigClockSource+0x43a>
 800e6e4:	683b      	ldr	r3, [r7, #0]
 800e6e6:	685b      	ldr	r3, [r3, #4]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d00c      	beq.n	800e706 <HAL_TIM_ConfigClockSource+0x43a>
 800e6ec:	683b      	ldr	r3, [r7, #0]
 800e6ee:	685b      	ldr	r3, [r3, #4]
 800e6f0:	2b02      	cmp	r3, #2
 800e6f2:	d008      	beq.n	800e706 <HAL_TIM_ConfigClockSource+0x43a>
 800e6f4:	683b      	ldr	r3, [r7, #0]
 800e6f6:	685b      	ldr	r3, [r3, #4]
 800e6f8:	2b0a      	cmp	r3, #10
 800e6fa:	d004      	beq.n	800e706 <HAL_TIM_ConfigClockSource+0x43a>
 800e6fc:	f241 5198 	movw	r1, #5528	@ 0x1598
 800e700:	4812      	ldr	r0, [pc, #72]	@ (800e74c <HAL_TIM_ConfigClockSource+0x480>)
 800e702:	f7f8 ff79 	bl	80075f8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e706:	683b      	ldr	r3, [r7, #0]
 800e708:	68db      	ldr	r3, [r3, #12]
 800e70a:	2b0f      	cmp	r3, #15
 800e70c:	d904      	bls.n	800e718 <HAL_TIM_ConfigClockSource+0x44c>
 800e70e:	f241 5199 	movw	r1, #5529	@ 0x1599
 800e712:	480e      	ldr	r0, [pc, #56]	@ (800e74c <HAL_TIM_ConfigClockSource+0x480>)
 800e714:	f7f8 ff70 	bl	80075f8 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e71c:	683b      	ldr	r3, [r7, #0]
 800e71e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e720:	683b      	ldr	r3, [r7, #0]
 800e722:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e724:	461a      	mov	r2, r3
 800e726:	f000 fd49 	bl	800f1bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	2150      	movs	r1, #80	@ 0x50
 800e730:	4618      	mov	r0, r3
 800e732:	f000 fda2 	bl	800f27a <TIM_ITRx_SetConfig>
      break;
 800e736:	e0f8      	b.n	800e92a <HAL_TIM_ConfigClockSource+0x65e>
 800e738:	40012c00 	.word	0x40012c00
 800e73c:	40000400 	.word	0x40000400
 800e740:	40000800 	.word	0x40000800
 800e744:	40000c00 	.word	0x40000c00
 800e748:	40013400 	.word	0x40013400
 800e74c:	08012444 	.word	0x08012444
 800e750:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	4a7a      	ldr	r2, [pc, #488]	@ (800e944 <HAL_TIM_ConfigClockSource+0x678>)
 800e75a:	4293      	cmp	r3, r2
 800e75c:	d022      	beq.n	800e7a4 <HAL_TIM_ConfigClockSource+0x4d8>
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e766:	d01d      	beq.n	800e7a4 <HAL_TIM_ConfigClockSource+0x4d8>
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	4a76      	ldr	r2, [pc, #472]	@ (800e948 <HAL_TIM_ConfigClockSource+0x67c>)
 800e76e:	4293      	cmp	r3, r2
 800e770:	d018      	beq.n	800e7a4 <HAL_TIM_ConfigClockSource+0x4d8>
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	4a75      	ldr	r2, [pc, #468]	@ (800e94c <HAL_TIM_ConfigClockSource+0x680>)
 800e778:	4293      	cmp	r3, r2
 800e77a:	d013      	beq.n	800e7a4 <HAL_TIM_ConfigClockSource+0x4d8>
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	4a73      	ldr	r2, [pc, #460]	@ (800e950 <HAL_TIM_ConfigClockSource+0x684>)
 800e782:	4293      	cmp	r3, r2
 800e784:	d00e      	beq.n	800e7a4 <HAL_TIM_ConfigClockSource+0x4d8>
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	4a72      	ldr	r2, [pc, #456]	@ (800e954 <HAL_TIM_ConfigClockSource+0x688>)
 800e78c:	4293      	cmp	r3, r2
 800e78e:	d009      	beq.n	800e7a4 <HAL_TIM_ConfigClockSource+0x4d8>
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	4a70      	ldr	r2, [pc, #448]	@ (800e958 <HAL_TIM_ConfigClockSource+0x68c>)
 800e796:	4293      	cmp	r3, r2
 800e798:	d004      	beq.n	800e7a4 <HAL_TIM_ConfigClockSource+0x4d8>
 800e79a:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800e79e:	486f      	ldr	r0, [pc, #444]	@ (800e95c <HAL_TIM_ConfigClockSource+0x690>)
 800e7a0:	f7f8 ff2a 	bl	80075f8 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	685b      	ldr	r3, [r3, #4]
 800e7a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e7ac:	d014      	beq.n	800e7d8 <HAL_TIM_ConfigClockSource+0x50c>
 800e7ae:	683b      	ldr	r3, [r7, #0]
 800e7b0:	685b      	ldr	r3, [r3, #4]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d010      	beq.n	800e7d8 <HAL_TIM_ConfigClockSource+0x50c>
 800e7b6:	683b      	ldr	r3, [r7, #0]
 800e7b8:	685b      	ldr	r3, [r3, #4]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d00c      	beq.n	800e7d8 <HAL_TIM_ConfigClockSource+0x50c>
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	685b      	ldr	r3, [r3, #4]
 800e7c2:	2b02      	cmp	r3, #2
 800e7c4:	d008      	beq.n	800e7d8 <HAL_TIM_ConfigClockSource+0x50c>
 800e7c6:	683b      	ldr	r3, [r7, #0]
 800e7c8:	685b      	ldr	r3, [r3, #4]
 800e7ca:	2b0a      	cmp	r3, #10
 800e7cc:	d004      	beq.n	800e7d8 <HAL_TIM_ConfigClockSource+0x50c>
 800e7ce:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 800e7d2:	4862      	ldr	r0, [pc, #392]	@ (800e95c <HAL_TIM_ConfigClockSource+0x690>)
 800e7d4:	f7f8 ff10 	bl	80075f8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e7d8:	683b      	ldr	r3, [r7, #0]
 800e7da:	68db      	ldr	r3, [r3, #12]
 800e7dc:	2b0f      	cmp	r3, #15
 800e7de:	d904      	bls.n	800e7ea <HAL_TIM_ConfigClockSource+0x51e>
 800e7e0:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 800e7e4:	485d      	ldr	r0, [pc, #372]	@ (800e95c <HAL_TIM_ConfigClockSource+0x690>)
 800e7e6:	f7f8 ff07 	bl	80075f8 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e7f6:	461a      	mov	r2, r3
 800e7f8:	f000 fd0f 	bl	800f21a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	2160      	movs	r1, #96	@ 0x60
 800e802:	4618      	mov	r0, r3
 800e804:	f000 fd39 	bl	800f27a <TIM_ITRx_SetConfig>
      break;
 800e808:	e08f      	b.n	800e92a <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	4a4d      	ldr	r2, [pc, #308]	@ (800e944 <HAL_TIM_ConfigClockSource+0x678>)
 800e810:	4293      	cmp	r3, r2
 800e812:	d022      	beq.n	800e85a <HAL_TIM_ConfigClockSource+0x58e>
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e81c:	d01d      	beq.n	800e85a <HAL_TIM_ConfigClockSource+0x58e>
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	4a49      	ldr	r2, [pc, #292]	@ (800e948 <HAL_TIM_ConfigClockSource+0x67c>)
 800e824:	4293      	cmp	r3, r2
 800e826:	d018      	beq.n	800e85a <HAL_TIM_ConfigClockSource+0x58e>
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	4a47      	ldr	r2, [pc, #284]	@ (800e94c <HAL_TIM_ConfigClockSource+0x680>)
 800e82e:	4293      	cmp	r3, r2
 800e830:	d013      	beq.n	800e85a <HAL_TIM_ConfigClockSource+0x58e>
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	4a46      	ldr	r2, [pc, #280]	@ (800e950 <HAL_TIM_ConfigClockSource+0x684>)
 800e838:	4293      	cmp	r3, r2
 800e83a:	d00e      	beq.n	800e85a <HAL_TIM_ConfigClockSource+0x58e>
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	4a44      	ldr	r2, [pc, #272]	@ (800e954 <HAL_TIM_ConfigClockSource+0x688>)
 800e842:	4293      	cmp	r3, r2
 800e844:	d009      	beq.n	800e85a <HAL_TIM_ConfigClockSource+0x58e>
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	4a43      	ldr	r2, [pc, #268]	@ (800e958 <HAL_TIM_ConfigClockSource+0x68c>)
 800e84c:	4293      	cmp	r3, r2
 800e84e:	d004      	beq.n	800e85a <HAL_TIM_ConfigClockSource+0x58e>
 800e850:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 800e854:	4841      	ldr	r0, [pc, #260]	@ (800e95c <HAL_TIM_ConfigClockSource+0x690>)
 800e856:	f7f8 fecf 	bl	80075f8 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e85a:	683b      	ldr	r3, [r7, #0]
 800e85c:	685b      	ldr	r3, [r3, #4]
 800e85e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e862:	d014      	beq.n	800e88e <HAL_TIM_ConfigClockSource+0x5c2>
 800e864:	683b      	ldr	r3, [r7, #0]
 800e866:	685b      	ldr	r3, [r3, #4]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d010      	beq.n	800e88e <HAL_TIM_ConfigClockSource+0x5c2>
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	685b      	ldr	r3, [r3, #4]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d00c      	beq.n	800e88e <HAL_TIM_ConfigClockSource+0x5c2>
 800e874:	683b      	ldr	r3, [r7, #0]
 800e876:	685b      	ldr	r3, [r3, #4]
 800e878:	2b02      	cmp	r3, #2
 800e87a:	d008      	beq.n	800e88e <HAL_TIM_ConfigClockSource+0x5c2>
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	685b      	ldr	r3, [r3, #4]
 800e880:	2b0a      	cmp	r3, #10
 800e882:	d004      	beq.n	800e88e <HAL_TIM_ConfigClockSource+0x5c2>
 800e884:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 800e888:	4834      	ldr	r0, [pc, #208]	@ (800e95c <HAL_TIM_ConfigClockSource+0x690>)
 800e88a:	f7f8 feb5 	bl	80075f8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e88e:	683b      	ldr	r3, [r7, #0]
 800e890:	68db      	ldr	r3, [r3, #12]
 800e892:	2b0f      	cmp	r3, #15
 800e894:	d904      	bls.n	800e8a0 <HAL_TIM_ConfigClockSource+0x5d4>
 800e896:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 800e89a:	4830      	ldr	r0, [pc, #192]	@ (800e95c <HAL_TIM_ConfigClockSource+0x690>)
 800e89c:	f7f8 feac 	bl	80075f8 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e8a4:	683b      	ldr	r3, [r7, #0]
 800e8a6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e8a8:	683b      	ldr	r3, [r7, #0]
 800e8aa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e8ac:	461a      	mov	r2, r3
 800e8ae:	f000 fc85 	bl	800f1bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	2140      	movs	r1, #64	@ 0x40
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	f000 fcde 	bl	800f27a <TIM_ITRx_SetConfig>
      break;
 800e8be:	e034      	b.n	800e92a <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	4a1f      	ldr	r2, [pc, #124]	@ (800e944 <HAL_TIM_ConfigClockSource+0x678>)
 800e8c6:	4293      	cmp	r3, r2
 800e8c8:	d022      	beq.n	800e910 <HAL_TIM_ConfigClockSource+0x644>
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8d2:	d01d      	beq.n	800e910 <HAL_TIM_ConfigClockSource+0x644>
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	4a1b      	ldr	r2, [pc, #108]	@ (800e948 <HAL_TIM_ConfigClockSource+0x67c>)
 800e8da:	4293      	cmp	r3, r2
 800e8dc:	d018      	beq.n	800e910 <HAL_TIM_ConfigClockSource+0x644>
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	4a1a      	ldr	r2, [pc, #104]	@ (800e94c <HAL_TIM_ConfigClockSource+0x680>)
 800e8e4:	4293      	cmp	r3, r2
 800e8e6:	d013      	beq.n	800e910 <HAL_TIM_ConfigClockSource+0x644>
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	4a18      	ldr	r2, [pc, #96]	@ (800e950 <HAL_TIM_ConfigClockSource+0x684>)
 800e8ee:	4293      	cmp	r3, r2
 800e8f0:	d00e      	beq.n	800e910 <HAL_TIM_ConfigClockSource+0x644>
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	4a17      	ldr	r2, [pc, #92]	@ (800e954 <HAL_TIM_ConfigClockSource+0x688>)
 800e8f8:	4293      	cmp	r3, r2
 800e8fa:	d009      	beq.n	800e910 <HAL_TIM_ConfigClockSource+0x644>
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	4a15      	ldr	r2, [pc, #84]	@ (800e958 <HAL_TIM_ConfigClockSource+0x68c>)
 800e902:	4293      	cmp	r3, r2
 800e904:	d004      	beq.n	800e910 <HAL_TIM_ConfigClockSource+0x644>
 800e906:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 800e90a:	4814      	ldr	r0, [pc, #80]	@ (800e95c <HAL_TIM_ConfigClockSource+0x690>)
 800e90c:	f7f8 fe74 	bl	80075f8 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	681a      	ldr	r2, [r3, #0]
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	4619      	mov	r1, r3
 800e91a:	4610      	mov	r0, r2
 800e91c:	f000 fcad 	bl	800f27a <TIM_ITRx_SetConfig>
      break;
 800e920:	e003      	b.n	800e92a <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 800e922:	2301      	movs	r3, #1
 800e924:	73fb      	strb	r3, [r7, #15]
      break;
 800e926:	e000      	b.n	800e92a <HAL_TIM_ConfigClockSource+0x65e>
      break;
 800e928:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	2201      	movs	r2, #1
 800e92e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2200      	movs	r2, #0
 800e936:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e93a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e93c:	4618      	mov	r0, r3
 800e93e:	3710      	adds	r7, #16
 800e940:	46bd      	mov	sp, r7
 800e942:	bd80      	pop	{r7, pc}
 800e944:	40012c00 	.word	0x40012c00
 800e948:	40000400 	.word	0x40000400
 800e94c:	40000800 	.word	0x40000800
 800e950:	40000c00 	.word	0x40000c00
 800e954:	40013400 	.word	0x40013400
 800e958:	40014000 	.word	0x40014000
 800e95c:	08012444 	.word	0x08012444

0800e960 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e960:	b480      	push	{r7}
 800e962:	b083      	sub	sp, #12
 800e964:	af00      	add	r7, sp, #0
 800e966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e968:	bf00      	nop
 800e96a:	370c      	adds	r7, #12
 800e96c:	46bd      	mov	sp, r7
 800e96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e972:	4770      	bx	lr

0800e974 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e974:	b480      	push	{r7}
 800e976:	b083      	sub	sp, #12
 800e978:	af00      	add	r7, sp, #0
 800e97a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e97c:	bf00      	nop
 800e97e:	370c      	adds	r7, #12
 800e980:	46bd      	mov	sp, r7
 800e982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e986:	4770      	bx	lr

0800e988 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e988:	b480      	push	{r7}
 800e98a:	b083      	sub	sp, #12
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e990:	bf00      	nop
 800e992:	370c      	adds	r7, #12
 800e994:	46bd      	mov	sp, r7
 800e996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99a:	4770      	bx	lr

0800e99c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e99c:	b480      	push	{r7}
 800e99e:	b083      	sub	sp, #12
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e9a4:	bf00      	nop
 800e9a6:	370c      	adds	r7, #12
 800e9a8:	46bd      	mov	sp, r7
 800e9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ae:	4770      	bx	lr

0800e9b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e9b0:	b480      	push	{r7}
 800e9b2:	b085      	sub	sp, #20
 800e9b4:	af00      	add	r7, sp, #0
 800e9b6:	6078      	str	r0, [r7, #4]
 800e9b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	4a46      	ldr	r2, [pc, #280]	@ (800eadc <TIM_Base_SetConfig+0x12c>)
 800e9c4:	4293      	cmp	r3, r2
 800e9c6:	d013      	beq.n	800e9f0 <TIM_Base_SetConfig+0x40>
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e9ce:	d00f      	beq.n	800e9f0 <TIM_Base_SetConfig+0x40>
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	4a43      	ldr	r2, [pc, #268]	@ (800eae0 <TIM_Base_SetConfig+0x130>)
 800e9d4:	4293      	cmp	r3, r2
 800e9d6:	d00b      	beq.n	800e9f0 <TIM_Base_SetConfig+0x40>
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	4a42      	ldr	r2, [pc, #264]	@ (800eae4 <TIM_Base_SetConfig+0x134>)
 800e9dc:	4293      	cmp	r3, r2
 800e9de:	d007      	beq.n	800e9f0 <TIM_Base_SetConfig+0x40>
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	4a41      	ldr	r2, [pc, #260]	@ (800eae8 <TIM_Base_SetConfig+0x138>)
 800e9e4:	4293      	cmp	r3, r2
 800e9e6:	d003      	beq.n	800e9f0 <TIM_Base_SetConfig+0x40>
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	4a40      	ldr	r2, [pc, #256]	@ (800eaec <TIM_Base_SetConfig+0x13c>)
 800e9ec:	4293      	cmp	r3, r2
 800e9ee:	d108      	bne.n	800ea02 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e9f8:	683b      	ldr	r3, [r7, #0]
 800e9fa:	685b      	ldr	r3, [r3, #4]
 800e9fc:	68fa      	ldr	r2, [r7, #12]
 800e9fe:	4313      	orrs	r3, r2
 800ea00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	4a35      	ldr	r2, [pc, #212]	@ (800eadc <TIM_Base_SetConfig+0x12c>)
 800ea06:	4293      	cmp	r3, r2
 800ea08:	d01f      	beq.n	800ea4a <TIM_Base_SetConfig+0x9a>
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea10:	d01b      	beq.n	800ea4a <TIM_Base_SetConfig+0x9a>
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	4a32      	ldr	r2, [pc, #200]	@ (800eae0 <TIM_Base_SetConfig+0x130>)
 800ea16:	4293      	cmp	r3, r2
 800ea18:	d017      	beq.n	800ea4a <TIM_Base_SetConfig+0x9a>
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	4a31      	ldr	r2, [pc, #196]	@ (800eae4 <TIM_Base_SetConfig+0x134>)
 800ea1e:	4293      	cmp	r3, r2
 800ea20:	d013      	beq.n	800ea4a <TIM_Base_SetConfig+0x9a>
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	4a30      	ldr	r2, [pc, #192]	@ (800eae8 <TIM_Base_SetConfig+0x138>)
 800ea26:	4293      	cmp	r3, r2
 800ea28:	d00f      	beq.n	800ea4a <TIM_Base_SetConfig+0x9a>
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	4a2f      	ldr	r2, [pc, #188]	@ (800eaec <TIM_Base_SetConfig+0x13c>)
 800ea2e:	4293      	cmp	r3, r2
 800ea30:	d00b      	beq.n	800ea4a <TIM_Base_SetConfig+0x9a>
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	4a2e      	ldr	r2, [pc, #184]	@ (800eaf0 <TIM_Base_SetConfig+0x140>)
 800ea36:	4293      	cmp	r3, r2
 800ea38:	d007      	beq.n	800ea4a <TIM_Base_SetConfig+0x9a>
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	4a2d      	ldr	r2, [pc, #180]	@ (800eaf4 <TIM_Base_SetConfig+0x144>)
 800ea3e:	4293      	cmp	r3, r2
 800ea40:	d003      	beq.n	800ea4a <TIM_Base_SetConfig+0x9a>
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	4a2c      	ldr	r2, [pc, #176]	@ (800eaf8 <TIM_Base_SetConfig+0x148>)
 800ea46:	4293      	cmp	r3, r2
 800ea48:	d108      	bne.n	800ea5c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ea50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ea52:	683b      	ldr	r3, [r7, #0]
 800ea54:	68db      	ldr	r3, [r3, #12]
 800ea56:	68fa      	ldr	r2, [r7, #12]
 800ea58:	4313      	orrs	r3, r2
 800ea5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ea62:	683b      	ldr	r3, [r7, #0]
 800ea64:	695b      	ldr	r3, [r3, #20]
 800ea66:	4313      	orrs	r3, r2
 800ea68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	68fa      	ldr	r2, [r7, #12]
 800ea6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ea70:	683b      	ldr	r3, [r7, #0]
 800ea72:	689a      	ldr	r2, [r3, #8]
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ea78:	683b      	ldr	r3, [r7, #0]
 800ea7a:	681a      	ldr	r2, [r3, #0]
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	4a16      	ldr	r2, [pc, #88]	@ (800eadc <TIM_Base_SetConfig+0x12c>)
 800ea84:	4293      	cmp	r3, r2
 800ea86:	d00f      	beq.n	800eaa8 <TIM_Base_SetConfig+0xf8>
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	4a18      	ldr	r2, [pc, #96]	@ (800eaec <TIM_Base_SetConfig+0x13c>)
 800ea8c:	4293      	cmp	r3, r2
 800ea8e:	d00b      	beq.n	800eaa8 <TIM_Base_SetConfig+0xf8>
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	4a17      	ldr	r2, [pc, #92]	@ (800eaf0 <TIM_Base_SetConfig+0x140>)
 800ea94:	4293      	cmp	r3, r2
 800ea96:	d007      	beq.n	800eaa8 <TIM_Base_SetConfig+0xf8>
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	4a16      	ldr	r2, [pc, #88]	@ (800eaf4 <TIM_Base_SetConfig+0x144>)
 800ea9c:	4293      	cmp	r3, r2
 800ea9e:	d003      	beq.n	800eaa8 <TIM_Base_SetConfig+0xf8>
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	4a15      	ldr	r2, [pc, #84]	@ (800eaf8 <TIM_Base_SetConfig+0x148>)
 800eaa4:	4293      	cmp	r3, r2
 800eaa6:	d103      	bne.n	800eab0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	691a      	ldr	r2, [r3, #16]
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	2201      	movs	r2, #1
 800eab4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	691b      	ldr	r3, [r3, #16]
 800eaba:	f003 0301 	and.w	r3, r3, #1
 800eabe:	2b01      	cmp	r3, #1
 800eac0:	d105      	bne.n	800eace <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	691b      	ldr	r3, [r3, #16]
 800eac6:	f023 0201 	bic.w	r2, r3, #1
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	611a      	str	r2, [r3, #16]
  }
}
 800eace:	bf00      	nop
 800ead0:	3714      	adds	r7, #20
 800ead2:	46bd      	mov	sp, r7
 800ead4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead8:	4770      	bx	lr
 800eada:	bf00      	nop
 800eadc:	40012c00 	.word	0x40012c00
 800eae0:	40000400 	.word	0x40000400
 800eae4:	40000800 	.word	0x40000800
 800eae8:	40000c00 	.word	0x40000c00
 800eaec:	40013400 	.word	0x40013400
 800eaf0:	40014000 	.word	0x40014000
 800eaf4:	40014400 	.word	0x40014400
 800eaf8:	40014800 	.word	0x40014800

0800eafc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800eafc:	b580      	push	{r7, lr}
 800eafe:	b086      	sub	sp, #24
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	6078      	str	r0, [r7, #4]
 800eb04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	6a1b      	ldr	r3, [r3, #32]
 800eb0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	6a1b      	ldr	r3, [r3, #32]
 800eb10:	f023 0201 	bic.w	r2, r3, #1
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	685b      	ldr	r3, [r3, #4]
 800eb1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	699b      	ldr	r3, [r3, #24]
 800eb22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800eb2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	f023 0303 	bic.w	r3, r3, #3
 800eb36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800eb38:	683b      	ldr	r3, [r7, #0]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	68fa      	ldr	r2, [r7, #12]
 800eb3e:	4313      	orrs	r3, r2
 800eb40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800eb42:	697b      	ldr	r3, [r7, #20]
 800eb44:	f023 0302 	bic.w	r3, r3, #2
 800eb48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800eb4a:	683b      	ldr	r3, [r7, #0]
 800eb4c:	689b      	ldr	r3, [r3, #8]
 800eb4e:	697a      	ldr	r2, [r7, #20]
 800eb50:	4313      	orrs	r3, r2
 800eb52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	4a40      	ldr	r2, [pc, #256]	@ (800ec58 <TIM_OC1_SetConfig+0x15c>)
 800eb58:	4293      	cmp	r3, r2
 800eb5a:	d00f      	beq.n	800eb7c <TIM_OC1_SetConfig+0x80>
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	4a3f      	ldr	r2, [pc, #252]	@ (800ec5c <TIM_OC1_SetConfig+0x160>)
 800eb60:	4293      	cmp	r3, r2
 800eb62:	d00b      	beq.n	800eb7c <TIM_OC1_SetConfig+0x80>
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	4a3e      	ldr	r2, [pc, #248]	@ (800ec60 <TIM_OC1_SetConfig+0x164>)
 800eb68:	4293      	cmp	r3, r2
 800eb6a:	d007      	beq.n	800eb7c <TIM_OC1_SetConfig+0x80>
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	4a3d      	ldr	r2, [pc, #244]	@ (800ec64 <TIM_OC1_SetConfig+0x168>)
 800eb70:	4293      	cmp	r3, r2
 800eb72:	d003      	beq.n	800eb7c <TIM_OC1_SetConfig+0x80>
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	4a3c      	ldr	r2, [pc, #240]	@ (800ec68 <TIM_OC1_SetConfig+0x16c>)
 800eb78:	4293      	cmp	r3, r2
 800eb7a:	d119      	bne.n	800ebb0 <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800eb7c:	683b      	ldr	r3, [r7, #0]
 800eb7e:	68db      	ldr	r3, [r3, #12]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d008      	beq.n	800eb96 <TIM_OC1_SetConfig+0x9a>
 800eb84:	683b      	ldr	r3, [r7, #0]
 800eb86:	68db      	ldr	r3, [r3, #12]
 800eb88:	2b08      	cmp	r3, #8
 800eb8a:	d004      	beq.n	800eb96 <TIM_OC1_SetConfig+0x9a>
 800eb8c:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 800eb90:	4836      	ldr	r0, [pc, #216]	@ (800ec6c <TIM_OC1_SetConfig+0x170>)
 800eb92:	f7f8 fd31 	bl	80075f8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800eb96:	697b      	ldr	r3, [r7, #20]
 800eb98:	f023 0308 	bic.w	r3, r3, #8
 800eb9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800eb9e:	683b      	ldr	r3, [r7, #0]
 800eba0:	68db      	ldr	r3, [r3, #12]
 800eba2:	697a      	ldr	r2, [r7, #20]
 800eba4:	4313      	orrs	r3, r2
 800eba6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800eba8:	697b      	ldr	r3, [r7, #20]
 800ebaa:	f023 0304 	bic.w	r3, r3, #4
 800ebae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	4a29      	ldr	r2, [pc, #164]	@ (800ec58 <TIM_OC1_SetConfig+0x15c>)
 800ebb4:	4293      	cmp	r3, r2
 800ebb6:	d00f      	beq.n	800ebd8 <TIM_OC1_SetConfig+0xdc>
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	4a28      	ldr	r2, [pc, #160]	@ (800ec5c <TIM_OC1_SetConfig+0x160>)
 800ebbc:	4293      	cmp	r3, r2
 800ebbe:	d00b      	beq.n	800ebd8 <TIM_OC1_SetConfig+0xdc>
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	4a27      	ldr	r2, [pc, #156]	@ (800ec60 <TIM_OC1_SetConfig+0x164>)
 800ebc4:	4293      	cmp	r3, r2
 800ebc6:	d007      	beq.n	800ebd8 <TIM_OC1_SetConfig+0xdc>
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	4a26      	ldr	r2, [pc, #152]	@ (800ec64 <TIM_OC1_SetConfig+0x168>)
 800ebcc:	4293      	cmp	r3, r2
 800ebce:	d003      	beq.n	800ebd8 <TIM_OC1_SetConfig+0xdc>
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	4a25      	ldr	r2, [pc, #148]	@ (800ec68 <TIM_OC1_SetConfig+0x16c>)
 800ebd4:	4293      	cmp	r3, r2
 800ebd6:	d12d      	bne.n	800ec34 <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ebd8:	683b      	ldr	r3, [r7, #0]
 800ebda:	699b      	ldr	r3, [r3, #24]
 800ebdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ebe0:	d008      	beq.n	800ebf4 <TIM_OC1_SetConfig+0xf8>
 800ebe2:	683b      	ldr	r3, [r7, #0]
 800ebe4:	699b      	ldr	r3, [r3, #24]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d004      	beq.n	800ebf4 <TIM_OC1_SetConfig+0xf8>
 800ebea:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 800ebee:	481f      	ldr	r0, [pc, #124]	@ (800ec6c <TIM_OC1_SetConfig+0x170>)
 800ebf0:	f7f8 fd02 	bl	80075f8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	695b      	ldr	r3, [r3, #20]
 800ebf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ebfc:	d008      	beq.n	800ec10 <TIM_OC1_SetConfig+0x114>
 800ebfe:	683b      	ldr	r3, [r7, #0]
 800ec00:	695b      	ldr	r3, [r3, #20]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d004      	beq.n	800ec10 <TIM_OC1_SetConfig+0x114>
 800ec06:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 800ec0a:	4818      	ldr	r0, [pc, #96]	@ (800ec6c <TIM_OC1_SetConfig+0x170>)
 800ec0c:	f7f8 fcf4 	bl	80075f8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ec10:	693b      	ldr	r3, [r7, #16]
 800ec12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ec16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ec18:	693b      	ldr	r3, [r7, #16]
 800ec1a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ec1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ec20:	683b      	ldr	r3, [r7, #0]
 800ec22:	695b      	ldr	r3, [r3, #20]
 800ec24:	693a      	ldr	r2, [r7, #16]
 800ec26:	4313      	orrs	r3, r2
 800ec28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ec2a:	683b      	ldr	r3, [r7, #0]
 800ec2c:	699b      	ldr	r3, [r3, #24]
 800ec2e:	693a      	ldr	r2, [r7, #16]
 800ec30:	4313      	orrs	r3, r2
 800ec32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	693a      	ldr	r2, [r7, #16]
 800ec38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	68fa      	ldr	r2, [r7, #12]
 800ec3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	685a      	ldr	r2, [r3, #4]
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	697a      	ldr	r2, [r7, #20]
 800ec4c:	621a      	str	r2, [r3, #32]
}
 800ec4e:	bf00      	nop
 800ec50:	3718      	adds	r7, #24
 800ec52:	46bd      	mov	sp, r7
 800ec54:	bd80      	pop	{r7, pc}
 800ec56:	bf00      	nop
 800ec58:	40012c00 	.word	0x40012c00
 800ec5c:	40013400 	.word	0x40013400
 800ec60:	40014000 	.word	0x40014000
 800ec64:	40014400 	.word	0x40014400
 800ec68:	40014800 	.word	0x40014800
 800ec6c:	08012444 	.word	0x08012444

0800ec70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	b086      	sub	sp, #24
 800ec74:	af00      	add	r7, sp, #0
 800ec76:	6078      	str	r0, [r7, #4]
 800ec78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	6a1b      	ldr	r3, [r3, #32]
 800ec7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	6a1b      	ldr	r3, [r3, #32]
 800ec84:	f023 0210 	bic.w	r2, r3, #16
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	685b      	ldr	r3, [r3, #4]
 800ec90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	699b      	ldr	r3, [r3, #24]
 800ec96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ec9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ecaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ecac:	683b      	ldr	r3, [r7, #0]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	021b      	lsls	r3, r3, #8
 800ecb2:	68fa      	ldr	r2, [r7, #12]
 800ecb4:	4313      	orrs	r3, r2
 800ecb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ecb8:	697b      	ldr	r3, [r7, #20]
 800ecba:	f023 0320 	bic.w	r3, r3, #32
 800ecbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ecc0:	683b      	ldr	r3, [r7, #0]
 800ecc2:	689b      	ldr	r3, [r3, #8]
 800ecc4:	011b      	lsls	r3, r3, #4
 800ecc6:	697a      	ldr	r2, [r7, #20]
 800ecc8:	4313      	orrs	r3, r2
 800ecca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	4a3b      	ldr	r2, [pc, #236]	@ (800edbc <TIM_OC2_SetConfig+0x14c>)
 800ecd0:	4293      	cmp	r3, r2
 800ecd2:	d003      	beq.n	800ecdc <TIM_OC2_SetConfig+0x6c>
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	4a3a      	ldr	r2, [pc, #232]	@ (800edc0 <TIM_OC2_SetConfig+0x150>)
 800ecd8:	4293      	cmp	r3, r2
 800ecda:	d11a      	bne.n	800ed12 <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	68db      	ldr	r3, [r3, #12]
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d008      	beq.n	800ecf6 <TIM_OC2_SetConfig+0x86>
 800ece4:	683b      	ldr	r3, [r7, #0]
 800ece6:	68db      	ldr	r3, [r3, #12]
 800ece8:	2b08      	cmp	r3, #8
 800ecea:	d004      	beq.n	800ecf6 <TIM_OC2_SetConfig+0x86>
 800ecec:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 800ecf0:	4834      	ldr	r0, [pc, #208]	@ (800edc4 <TIM_OC2_SetConfig+0x154>)
 800ecf2:	f7f8 fc81 	bl	80075f8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ecf6:	697b      	ldr	r3, [r7, #20]
 800ecf8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ecfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ecfe:	683b      	ldr	r3, [r7, #0]
 800ed00:	68db      	ldr	r3, [r3, #12]
 800ed02:	011b      	lsls	r3, r3, #4
 800ed04:	697a      	ldr	r2, [r7, #20]
 800ed06:	4313      	orrs	r3, r2
 800ed08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ed0a:	697b      	ldr	r3, [r7, #20]
 800ed0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ed10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	4a29      	ldr	r2, [pc, #164]	@ (800edbc <TIM_OC2_SetConfig+0x14c>)
 800ed16:	4293      	cmp	r3, r2
 800ed18:	d00f      	beq.n	800ed3a <TIM_OC2_SetConfig+0xca>
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	4a28      	ldr	r2, [pc, #160]	@ (800edc0 <TIM_OC2_SetConfig+0x150>)
 800ed1e:	4293      	cmp	r3, r2
 800ed20:	d00b      	beq.n	800ed3a <TIM_OC2_SetConfig+0xca>
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	4a28      	ldr	r2, [pc, #160]	@ (800edc8 <TIM_OC2_SetConfig+0x158>)
 800ed26:	4293      	cmp	r3, r2
 800ed28:	d007      	beq.n	800ed3a <TIM_OC2_SetConfig+0xca>
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	4a27      	ldr	r2, [pc, #156]	@ (800edcc <TIM_OC2_SetConfig+0x15c>)
 800ed2e:	4293      	cmp	r3, r2
 800ed30:	d003      	beq.n	800ed3a <TIM_OC2_SetConfig+0xca>
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	4a26      	ldr	r2, [pc, #152]	@ (800edd0 <TIM_OC2_SetConfig+0x160>)
 800ed36:	4293      	cmp	r3, r2
 800ed38:	d12f      	bne.n	800ed9a <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	699b      	ldr	r3, [r3, #24]
 800ed3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ed42:	d008      	beq.n	800ed56 <TIM_OC2_SetConfig+0xe6>
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	699b      	ldr	r3, [r3, #24]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d004      	beq.n	800ed56 <TIM_OC2_SetConfig+0xe6>
 800ed4c:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 800ed50:	481c      	ldr	r0, [pc, #112]	@ (800edc4 <TIM_OC2_SetConfig+0x154>)
 800ed52:	f7f8 fc51 	bl	80075f8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ed56:	683b      	ldr	r3, [r7, #0]
 800ed58:	695b      	ldr	r3, [r3, #20]
 800ed5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ed5e:	d008      	beq.n	800ed72 <TIM_OC2_SetConfig+0x102>
 800ed60:	683b      	ldr	r3, [r7, #0]
 800ed62:	695b      	ldr	r3, [r3, #20]
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d004      	beq.n	800ed72 <TIM_OC2_SetConfig+0x102>
 800ed68:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 800ed6c:	4815      	ldr	r0, [pc, #84]	@ (800edc4 <TIM_OC2_SetConfig+0x154>)
 800ed6e:	f7f8 fc43 	bl	80075f8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ed72:	693b      	ldr	r3, [r7, #16]
 800ed74:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ed78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ed7a:	693b      	ldr	r3, [r7, #16]
 800ed7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ed80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ed82:	683b      	ldr	r3, [r7, #0]
 800ed84:	695b      	ldr	r3, [r3, #20]
 800ed86:	009b      	lsls	r3, r3, #2
 800ed88:	693a      	ldr	r2, [r7, #16]
 800ed8a:	4313      	orrs	r3, r2
 800ed8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ed8e:	683b      	ldr	r3, [r7, #0]
 800ed90:	699b      	ldr	r3, [r3, #24]
 800ed92:	009b      	lsls	r3, r3, #2
 800ed94:	693a      	ldr	r2, [r7, #16]
 800ed96:	4313      	orrs	r3, r2
 800ed98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	693a      	ldr	r2, [r7, #16]
 800ed9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	68fa      	ldr	r2, [r7, #12]
 800eda4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800eda6:	683b      	ldr	r3, [r7, #0]
 800eda8:	685a      	ldr	r2, [r3, #4]
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	697a      	ldr	r2, [r7, #20]
 800edb2:	621a      	str	r2, [r3, #32]
}
 800edb4:	bf00      	nop
 800edb6:	3718      	adds	r7, #24
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}
 800edbc:	40012c00 	.word	0x40012c00
 800edc0:	40013400 	.word	0x40013400
 800edc4:	08012444 	.word	0x08012444
 800edc8:	40014000 	.word	0x40014000
 800edcc:	40014400 	.word	0x40014400
 800edd0:	40014800 	.word	0x40014800

0800edd4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800edd4:	b580      	push	{r7, lr}
 800edd6:	b086      	sub	sp, #24
 800edd8:	af00      	add	r7, sp, #0
 800edda:	6078      	str	r0, [r7, #4]
 800eddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	6a1b      	ldr	r3, [r3, #32]
 800ede2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	6a1b      	ldr	r3, [r3, #32]
 800ede8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	685b      	ldr	r3, [r3, #4]
 800edf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	69db      	ldr	r3, [r3, #28]
 800edfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ee02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ee06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	f023 0303 	bic.w	r3, r3, #3
 800ee0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ee10:	683b      	ldr	r3, [r7, #0]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	68fa      	ldr	r2, [r7, #12]
 800ee16:	4313      	orrs	r3, r2
 800ee18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ee1a:	697b      	ldr	r3, [r7, #20]
 800ee1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ee20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	689b      	ldr	r3, [r3, #8]
 800ee26:	021b      	lsls	r3, r3, #8
 800ee28:	697a      	ldr	r2, [r7, #20]
 800ee2a:	4313      	orrs	r3, r2
 800ee2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	4a3b      	ldr	r2, [pc, #236]	@ (800ef20 <TIM_OC3_SetConfig+0x14c>)
 800ee32:	4293      	cmp	r3, r2
 800ee34:	d003      	beq.n	800ee3e <TIM_OC3_SetConfig+0x6a>
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	4a3a      	ldr	r2, [pc, #232]	@ (800ef24 <TIM_OC3_SetConfig+0x150>)
 800ee3a:	4293      	cmp	r3, r2
 800ee3c:	d11a      	bne.n	800ee74 <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ee3e:	683b      	ldr	r3, [r7, #0]
 800ee40:	68db      	ldr	r3, [r3, #12]
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d008      	beq.n	800ee58 <TIM_OC3_SetConfig+0x84>
 800ee46:	683b      	ldr	r3, [r7, #0]
 800ee48:	68db      	ldr	r3, [r3, #12]
 800ee4a:	2b08      	cmp	r3, #8
 800ee4c:	d004      	beq.n	800ee58 <TIM_OC3_SetConfig+0x84>
 800ee4e:	f641 4105 	movw	r1, #7173	@ 0x1c05
 800ee52:	4835      	ldr	r0, [pc, #212]	@ (800ef28 <TIM_OC3_SetConfig+0x154>)
 800ee54:	f7f8 fbd0 	bl	80075f8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ee58:	697b      	ldr	r3, [r7, #20]
 800ee5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ee5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ee60:	683b      	ldr	r3, [r7, #0]
 800ee62:	68db      	ldr	r3, [r3, #12]
 800ee64:	021b      	lsls	r3, r3, #8
 800ee66:	697a      	ldr	r2, [r7, #20]
 800ee68:	4313      	orrs	r3, r2
 800ee6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ee6c:	697b      	ldr	r3, [r7, #20]
 800ee6e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ee72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	4a2a      	ldr	r2, [pc, #168]	@ (800ef20 <TIM_OC3_SetConfig+0x14c>)
 800ee78:	4293      	cmp	r3, r2
 800ee7a:	d00f      	beq.n	800ee9c <TIM_OC3_SetConfig+0xc8>
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	4a29      	ldr	r2, [pc, #164]	@ (800ef24 <TIM_OC3_SetConfig+0x150>)
 800ee80:	4293      	cmp	r3, r2
 800ee82:	d00b      	beq.n	800ee9c <TIM_OC3_SetConfig+0xc8>
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	4a29      	ldr	r2, [pc, #164]	@ (800ef2c <TIM_OC3_SetConfig+0x158>)
 800ee88:	4293      	cmp	r3, r2
 800ee8a:	d007      	beq.n	800ee9c <TIM_OC3_SetConfig+0xc8>
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	4a28      	ldr	r2, [pc, #160]	@ (800ef30 <TIM_OC3_SetConfig+0x15c>)
 800ee90:	4293      	cmp	r3, r2
 800ee92:	d003      	beq.n	800ee9c <TIM_OC3_SetConfig+0xc8>
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	4a27      	ldr	r2, [pc, #156]	@ (800ef34 <TIM_OC3_SetConfig+0x160>)
 800ee98:	4293      	cmp	r3, r2
 800ee9a:	d12f      	bne.n	800eefc <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ee9c:	683b      	ldr	r3, [r7, #0]
 800ee9e:	699b      	ldr	r3, [r3, #24]
 800eea0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eea4:	d008      	beq.n	800eeb8 <TIM_OC3_SetConfig+0xe4>
 800eea6:	683b      	ldr	r3, [r7, #0]
 800eea8:	699b      	ldr	r3, [r3, #24]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d004      	beq.n	800eeb8 <TIM_OC3_SetConfig+0xe4>
 800eeae:	f641 4112 	movw	r1, #7186	@ 0x1c12
 800eeb2:	481d      	ldr	r0, [pc, #116]	@ (800ef28 <TIM_OC3_SetConfig+0x154>)
 800eeb4:	f7f8 fba0 	bl	80075f8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800eeb8:	683b      	ldr	r3, [r7, #0]
 800eeba:	695b      	ldr	r3, [r3, #20]
 800eebc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eec0:	d008      	beq.n	800eed4 <TIM_OC3_SetConfig+0x100>
 800eec2:	683b      	ldr	r3, [r7, #0]
 800eec4:	695b      	ldr	r3, [r3, #20]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d004      	beq.n	800eed4 <TIM_OC3_SetConfig+0x100>
 800eeca:	f641 4113 	movw	r1, #7187	@ 0x1c13
 800eece:	4816      	ldr	r0, [pc, #88]	@ (800ef28 <TIM_OC3_SetConfig+0x154>)
 800eed0:	f7f8 fb92 	bl	80075f8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800eed4:	693b      	ldr	r3, [r7, #16]
 800eed6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800eeda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800eedc:	693b      	ldr	r3, [r7, #16]
 800eede:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800eee2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800eee4:	683b      	ldr	r3, [r7, #0]
 800eee6:	695b      	ldr	r3, [r3, #20]
 800eee8:	011b      	lsls	r3, r3, #4
 800eeea:	693a      	ldr	r2, [r7, #16]
 800eeec:	4313      	orrs	r3, r2
 800eeee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800eef0:	683b      	ldr	r3, [r7, #0]
 800eef2:	699b      	ldr	r3, [r3, #24]
 800eef4:	011b      	lsls	r3, r3, #4
 800eef6:	693a      	ldr	r2, [r7, #16]
 800eef8:	4313      	orrs	r3, r2
 800eefa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	693a      	ldr	r2, [r7, #16]
 800ef00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	68fa      	ldr	r2, [r7, #12]
 800ef06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ef08:	683b      	ldr	r3, [r7, #0]
 800ef0a:	685a      	ldr	r2, [r3, #4]
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	697a      	ldr	r2, [r7, #20]
 800ef14:	621a      	str	r2, [r3, #32]
}
 800ef16:	bf00      	nop
 800ef18:	3718      	adds	r7, #24
 800ef1a:	46bd      	mov	sp, r7
 800ef1c:	bd80      	pop	{r7, pc}
 800ef1e:	bf00      	nop
 800ef20:	40012c00 	.word	0x40012c00
 800ef24:	40013400 	.word	0x40013400
 800ef28:	08012444 	.word	0x08012444
 800ef2c:	40014000 	.word	0x40014000
 800ef30:	40014400 	.word	0x40014400
 800ef34:	40014800 	.word	0x40014800

0800ef38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b086      	sub	sp, #24
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]
 800ef40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	6a1b      	ldr	r3, [r3, #32]
 800ef46:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	6a1b      	ldr	r3, [r3, #32]
 800ef4c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	685b      	ldr	r3, [r3, #4]
 800ef58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	69db      	ldr	r3, [r3, #28]
 800ef5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ef66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ef6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ef72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ef74:	683b      	ldr	r3, [r7, #0]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	021b      	lsls	r3, r3, #8
 800ef7a:	68fa      	ldr	r2, [r7, #12]
 800ef7c:	4313      	orrs	r3, r2
 800ef7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ef80:	693b      	ldr	r3, [r7, #16]
 800ef82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ef86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ef88:	683b      	ldr	r3, [r7, #0]
 800ef8a:	689b      	ldr	r3, [r3, #8]
 800ef8c:	031b      	lsls	r3, r3, #12
 800ef8e:	693a      	ldr	r2, [r7, #16]
 800ef90:	4313      	orrs	r3, r2
 800ef92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	4a1e      	ldr	r2, [pc, #120]	@ (800f010 <TIM_OC4_SetConfig+0xd8>)
 800ef98:	4293      	cmp	r3, r2
 800ef9a:	d00f      	beq.n	800efbc <TIM_OC4_SetConfig+0x84>
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	4a1d      	ldr	r2, [pc, #116]	@ (800f014 <TIM_OC4_SetConfig+0xdc>)
 800efa0:	4293      	cmp	r3, r2
 800efa2:	d00b      	beq.n	800efbc <TIM_OC4_SetConfig+0x84>
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	4a1c      	ldr	r2, [pc, #112]	@ (800f018 <TIM_OC4_SetConfig+0xe0>)
 800efa8:	4293      	cmp	r3, r2
 800efaa:	d007      	beq.n	800efbc <TIM_OC4_SetConfig+0x84>
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	4a1b      	ldr	r2, [pc, #108]	@ (800f01c <TIM_OC4_SetConfig+0xe4>)
 800efb0:	4293      	cmp	r3, r2
 800efb2:	d003      	beq.n	800efbc <TIM_OC4_SetConfig+0x84>
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	4a1a      	ldr	r2, [pc, #104]	@ (800f020 <TIM_OC4_SetConfig+0xe8>)
 800efb8:	4293      	cmp	r3, r2
 800efba:	d117      	bne.n	800efec <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800efbc:	683b      	ldr	r3, [r7, #0]
 800efbe:	695b      	ldr	r3, [r3, #20]
 800efc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800efc4:	d008      	beq.n	800efd8 <TIM_OC4_SetConfig+0xa0>
 800efc6:	683b      	ldr	r3, [r7, #0]
 800efc8:	695b      	ldr	r3, [r3, #20]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d004      	beq.n	800efd8 <TIM_OC4_SetConfig+0xa0>
 800efce:	f641 4152 	movw	r1, #7250	@ 0x1c52
 800efd2:	4814      	ldr	r0, [pc, #80]	@ (800f024 <TIM_OC4_SetConfig+0xec>)
 800efd4:	f7f8 fb10 	bl	80075f8 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800efd8:	697b      	ldr	r3, [r7, #20]
 800efda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800efde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800efe0:	683b      	ldr	r3, [r7, #0]
 800efe2:	695b      	ldr	r3, [r3, #20]
 800efe4:	019b      	lsls	r3, r3, #6
 800efe6:	697a      	ldr	r2, [r7, #20]
 800efe8:	4313      	orrs	r3, r2
 800efea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	697a      	ldr	r2, [r7, #20]
 800eff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	68fa      	ldr	r2, [r7, #12]
 800eff6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800eff8:	683b      	ldr	r3, [r7, #0]
 800effa:	685a      	ldr	r2, [r3, #4]
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	693a      	ldr	r2, [r7, #16]
 800f004:	621a      	str	r2, [r3, #32]
}
 800f006:	bf00      	nop
 800f008:	3718      	adds	r7, #24
 800f00a:	46bd      	mov	sp, r7
 800f00c:	bd80      	pop	{r7, pc}
 800f00e:	bf00      	nop
 800f010:	40012c00 	.word	0x40012c00
 800f014:	40013400 	.word	0x40013400
 800f018:	40014000 	.word	0x40014000
 800f01c:	40014400 	.word	0x40014400
 800f020:	40014800 	.word	0x40014800
 800f024:	08012444 	.word	0x08012444

0800f028 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f028:	b480      	push	{r7}
 800f02a:	b087      	sub	sp, #28
 800f02c:	af00      	add	r7, sp, #0
 800f02e:	6078      	str	r0, [r7, #4]
 800f030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	6a1b      	ldr	r3, [r3, #32]
 800f036:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	6a1b      	ldr	r3, [r3, #32]
 800f03c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	685b      	ldr	r3, [r3, #4]
 800f048:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f04e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f05a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f05c:	683b      	ldr	r3, [r7, #0]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	68fa      	ldr	r2, [r7, #12]
 800f062:	4313      	orrs	r3, r2
 800f064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f066:	693b      	ldr	r3, [r7, #16]
 800f068:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f06c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f06e:	683b      	ldr	r3, [r7, #0]
 800f070:	689b      	ldr	r3, [r3, #8]
 800f072:	041b      	lsls	r3, r3, #16
 800f074:	693a      	ldr	r2, [r7, #16]
 800f076:	4313      	orrs	r3, r2
 800f078:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	4a17      	ldr	r2, [pc, #92]	@ (800f0dc <TIM_OC5_SetConfig+0xb4>)
 800f07e:	4293      	cmp	r3, r2
 800f080:	d00f      	beq.n	800f0a2 <TIM_OC5_SetConfig+0x7a>
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	4a16      	ldr	r2, [pc, #88]	@ (800f0e0 <TIM_OC5_SetConfig+0xb8>)
 800f086:	4293      	cmp	r3, r2
 800f088:	d00b      	beq.n	800f0a2 <TIM_OC5_SetConfig+0x7a>
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	4a15      	ldr	r2, [pc, #84]	@ (800f0e4 <TIM_OC5_SetConfig+0xbc>)
 800f08e:	4293      	cmp	r3, r2
 800f090:	d007      	beq.n	800f0a2 <TIM_OC5_SetConfig+0x7a>
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	4a14      	ldr	r2, [pc, #80]	@ (800f0e8 <TIM_OC5_SetConfig+0xc0>)
 800f096:	4293      	cmp	r3, r2
 800f098:	d003      	beq.n	800f0a2 <TIM_OC5_SetConfig+0x7a>
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	4a13      	ldr	r2, [pc, #76]	@ (800f0ec <TIM_OC5_SetConfig+0xc4>)
 800f09e:	4293      	cmp	r3, r2
 800f0a0:	d109      	bne.n	800f0b6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f0a2:	697b      	ldr	r3, [r7, #20]
 800f0a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f0a8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f0aa:	683b      	ldr	r3, [r7, #0]
 800f0ac:	695b      	ldr	r3, [r3, #20]
 800f0ae:	021b      	lsls	r3, r3, #8
 800f0b0:	697a      	ldr	r2, [r7, #20]
 800f0b2:	4313      	orrs	r3, r2
 800f0b4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	697a      	ldr	r2, [r7, #20]
 800f0ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	68fa      	ldr	r2, [r7, #12]
 800f0c0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f0c2:	683b      	ldr	r3, [r7, #0]
 800f0c4:	685a      	ldr	r2, [r3, #4]
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	693a      	ldr	r2, [r7, #16]
 800f0ce:	621a      	str	r2, [r3, #32]
}
 800f0d0:	bf00      	nop
 800f0d2:	371c      	adds	r7, #28
 800f0d4:	46bd      	mov	sp, r7
 800f0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0da:	4770      	bx	lr
 800f0dc:	40012c00 	.word	0x40012c00
 800f0e0:	40013400 	.word	0x40013400
 800f0e4:	40014000 	.word	0x40014000
 800f0e8:	40014400 	.word	0x40014400
 800f0ec:	40014800 	.word	0x40014800

0800f0f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f0f0:	b480      	push	{r7}
 800f0f2:	b087      	sub	sp, #28
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	6078      	str	r0, [r7, #4]
 800f0f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	6a1b      	ldr	r3, [r3, #32]
 800f0fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	6a1b      	ldr	r3, [r3, #32]
 800f104:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	685b      	ldr	r3, [r3, #4]
 800f110:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f11e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	021b      	lsls	r3, r3, #8
 800f12a:	68fa      	ldr	r2, [r7, #12]
 800f12c:	4313      	orrs	r3, r2
 800f12e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f130:	693b      	ldr	r3, [r7, #16]
 800f132:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f136:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f138:	683b      	ldr	r3, [r7, #0]
 800f13a:	689b      	ldr	r3, [r3, #8]
 800f13c:	051b      	lsls	r3, r3, #20
 800f13e:	693a      	ldr	r2, [r7, #16]
 800f140:	4313      	orrs	r3, r2
 800f142:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	4a18      	ldr	r2, [pc, #96]	@ (800f1a8 <TIM_OC6_SetConfig+0xb8>)
 800f148:	4293      	cmp	r3, r2
 800f14a:	d00f      	beq.n	800f16c <TIM_OC6_SetConfig+0x7c>
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	4a17      	ldr	r2, [pc, #92]	@ (800f1ac <TIM_OC6_SetConfig+0xbc>)
 800f150:	4293      	cmp	r3, r2
 800f152:	d00b      	beq.n	800f16c <TIM_OC6_SetConfig+0x7c>
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	4a16      	ldr	r2, [pc, #88]	@ (800f1b0 <TIM_OC6_SetConfig+0xc0>)
 800f158:	4293      	cmp	r3, r2
 800f15a:	d007      	beq.n	800f16c <TIM_OC6_SetConfig+0x7c>
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	4a15      	ldr	r2, [pc, #84]	@ (800f1b4 <TIM_OC6_SetConfig+0xc4>)
 800f160:	4293      	cmp	r3, r2
 800f162:	d003      	beq.n	800f16c <TIM_OC6_SetConfig+0x7c>
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	4a14      	ldr	r2, [pc, #80]	@ (800f1b8 <TIM_OC6_SetConfig+0xc8>)
 800f168:	4293      	cmp	r3, r2
 800f16a:	d109      	bne.n	800f180 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f16c:	697b      	ldr	r3, [r7, #20]
 800f16e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f172:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f174:	683b      	ldr	r3, [r7, #0]
 800f176:	695b      	ldr	r3, [r3, #20]
 800f178:	029b      	lsls	r3, r3, #10
 800f17a:	697a      	ldr	r2, [r7, #20]
 800f17c:	4313      	orrs	r3, r2
 800f17e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	697a      	ldr	r2, [r7, #20]
 800f184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	68fa      	ldr	r2, [r7, #12]
 800f18a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f18c:	683b      	ldr	r3, [r7, #0]
 800f18e:	685a      	ldr	r2, [r3, #4]
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	693a      	ldr	r2, [r7, #16]
 800f198:	621a      	str	r2, [r3, #32]
}
 800f19a:	bf00      	nop
 800f19c:	371c      	adds	r7, #28
 800f19e:	46bd      	mov	sp, r7
 800f1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a4:	4770      	bx	lr
 800f1a6:	bf00      	nop
 800f1a8:	40012c00 	.word	0x40012c00
 800f1ac:	40013400 	.word	0x40013400
 800f1b0:	40014000 	.word	0x40014000
 800f1b4:	40014400 	.word	0x40014400
 800f1b8:	40014800 	.word	0x40014800

0800f1bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f1bc:	b480      	push	{r7}
 800f1be:	b087      	sub	sp, #28
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	60f8      	str	r0, [r7, #12]
 800f1c4:	60b9      	str	r1, [r7, #8]
 800f1c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	6a1b      	ldr	r3, [r3, #32]
 800f1cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	6a1b      	ldr	r3, [r3, #32]
 800f1d2:	f023 0201 	bic.w	r2, r3, #1
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	699b      	ldr	r3, [r3, #24]
 800f1de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f1e0:	693b      	ldr	r3, [r7, #16]
 800f1e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f1e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	011b      	lsls	r3, r3, #4
 800f1ec:	693a      	ldr	r2, [r7, #16]
 800f1ee:	4313      	orrs	r3, r2
 800f1f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f1f2:	697b      	ldr	r3, [r7, #20]
 800f1f4:	f023 030a 	bic.w	r3, r3, #10
 800f1f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f1fa:	697a      	ldr	r2, [r7, #20]
 800f1fc:	68bb      	ldr	r3, [r7, #8]
 800f1fe:	4313      	orrs	r3, r2
 800f200:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	693a      	ldr	r2, [r7, #16]
 800f206:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	697a      	ldr	r2, [r7, #20]
 800f20c:	621a      	str	r2, [r3, #32]
}
 800f20e:	bf00      	nop
 800f210:	371c      	adds	r7, #28
 800f212:	46bd      	mov	sp, r7
 800f214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f218:	4770      	bx	lr

0800f21a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f21a:	b480      	push	{r7}
 800f21c:	b087      	sub	sp, #28
 800f21e:	af00      	add	r7, sp, #0
 800f220:	60f8      	str	r0, [r7, #12]
 800f222:	60b9      	str	r1, [r7, #8]
 800f224:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	6a1b      	ldr	r3, [r3, #32]
 800f22a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	6a1b      	ldr	r3, [r3, #32]
 800f230:	f023 0210 	bic.w	r2, r3, #16
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	699b      	ldr	r3, [r3, #24]
 800f23c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f23e:	693b      	ldr	r3, [r7, #16]
 800f240:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f244:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	031b      	lsls	r3, r3, #12
 800f24a:	693a      	ldr	r2, [r7, #16]
 800f24c:	4313      	orrs	r3, r2
 800f24e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f250:	697b      	ldr	r3, [r7, #20]
 800f252:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f256:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f258:	68bb      	ldr	r3, [r7, #8]
 800f25a:	011b      	lsls	r3, r3, #4
 800f25c:	697a      	ldr	r2, [r7, #20]
 800f25e:	4313      	orrs	r3, r2
 800f260:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	693a      	ldr	r2, [r7, #16]
 800f266:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	697a      	ldr	r2, [r7, #20]
 800f26c:	621a      	str	r2, [r3, #32]
}
 800f26e:	bf00      	nop
 800f270:	371c      	adds	r7, #28
 800f272:	46bd      	mov	sp, r7
 800f274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f278:	4770      	bx	lr

0800f27a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f27a:	b480      	push	{r7}
 800f27c:	b085      	sub	sp, #20
 800f27e:	af00      	add	r7, sp, #0
 800f280:	6078      	str	r0, [r7, #4]
 800f282:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	689b      	ldr	r3, [r3, #8]
 800f288:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f290:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f292:	683a      	ldr	r2, [r7, #0]
 800f294:	68fb      	ldr	r3, [r7, #12]
 800f296:	4313      	orrs	r3, r2
 800f298:	f043 0307 	orr.w	r3, r3, #7
 800f29c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	68fa      	ldr	r2, [r7, #12]
 800f2a2:	609a      	str	r2, [r3, #8]
}
 800f2a4:	bf00      	nop
 800f2a6:	3714      	adds	r7, #20
 800f2a8:	46bd      	mov	sp, r7
 800f2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ae:	4770      	bx	lr

0800f2b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f2b0:	b480      	push	{r7}
 800f2b2:	b087      	sub	sp, #28
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	60f8      	str	r0, [r7, #12]
 800f2b8:	60b9      	str	r1, [r7, #8]
 800f2ba:	607a      	str	r2, [r7, #4]
 800f2bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	689b      	ldr	r3, [r3, #8]
 800f2c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f2c4:	697b      	ldr	r3, [r7, #20]
 800f2c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f2ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f2cc:	683b      	ldr	r3, [r7, #0]
 800f2ce:	021a      	lsls	r2, r3, #8
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	431a      	orrs	r2, r3
 800f2d4:	68bb      	ldr	r3, [r7, #8]
 800f2d6:	4313      	orrs	r3, r2
 800f2d8:	697a      	ldr	r2, [r7, #20]
 800f2da:	4313      	orrs	r3, r2
 800f2dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	697a      	ldr	r2, [r7, #20]
 800f2e2:	609a      	str	r2, [r3, #8]
}
 800f2e4:	bf00      	nop
 800f2e6:	371c      	adds	r7, #28
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ee:	4770      	bx	lr

0800f2f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f2f0:	b580      	push	{r7, lr}
 800f2f2:	b086      	sub	sp, #24
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	60f8      	str	r0, [r7, #12]
 800f2f8:	60b9      	str	r1, [r7, #8]
 800f2fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	4a2f      	ldr	r2, [pc, #188]	@ (800f3bc <TIM_CCxChannelCmd+0xcc>)
 800f300:	4293      	cmp	r3, r2
 800f302:	d024      	beq.n	800f34e <TIM_CCxChannelCmd+0x5e>
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f30a:	d020      	beq.n	800f34e <TIM_CCxChannelCmd+0x5e>
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	4a2c      	ldr	r2, [pc, #176]	@ (800f3c0 <TIM_CCxChannelCmd+0xd0>)
 800f310:	4293      	cmp	r3, r2
 800f312:	d01c      	beq.n	800f34e <TIM_CCxChannelCmd+0x5e>
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	4a2b      	ldr	r2, [pc, #172]	@ (800f3c4 <TIM_CCxChannelCmd+0xd4>)
 800f318:	4293      	cmp	r3, r2
 800f31a:	d018      	beq.n	800f34e <TIM_CCxChannelCmd+0x5e>
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	4a2a      	ldr	r2, [pc, #168]	@ (800f3c8 <TIM_CCxChannelCmd+0xd8>)
 800f320:	4293      	cmp	r3, r2
 800f322:	d014      	beq.n	800f34e <TIM_CCxChannelCmd+0x5e>
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	4a29      	ldr	r2, [pc, #164]	@ (800f3cc <TIM_CCxChannelCmd+0xdc>)
 800f328:	4293      	cmp	r3, r2
 800f32a:	d010      	beq.n	800f34e <TIM_CCxChannelCmd+0x5e>
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	4a28      	ldr	r2, [pc, #160]	@ (800f3d0 <TIM_CCxChannelCmd+0xe0>)
 800f330:	4293      	cmp	r3, r2
 800f332:	d00c      	beq.n	800f34e <TIM_CCxChannelCmd+0x5e>
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	4a27      	ldr	r2, [pc, #156]	@ (800f3d4 <TIM_CCxChannelCmd+0xe4>)
 800f338:	4293      	cmp	r3, r2
 800f33a:	d008      	beq.n	800f34e <TIM_CCxChannelCmd+0x5e>
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	4a26      	ldr	r2, [pc, #152]	@ (800f3d8 <TIM_CCxChannelCmd+0xe8>)
 800f340:	4293      	cmp	r3, r2
 800f342:	d004      	beq.n	800f34e <TIM_CCxChannelCmd+0x5e>
 800f344:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 800f348:	4824      	ldr	r0, [pc, #144]	@ (800f3dc <TIM_CCxChannelCmd+0xec>)
 800f34a:	f7f8 f955 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800f34e:	68bb      	ldr	r3, [r7, #8]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d016      	beq.n	800f382 <TIM_CCxChannelCmd+0x92>
 800f354:	68bb      	ldr	r3, [r7, #8]
 800f356:	2b04      	cmp	r3, #4
 800f358:	d013      	beq.n	800f382 <TIM_CCxChannelCmd+0x92>
 800f35a:	68bb      	ldr	r3, [r7, #8]
 800f35c:	2b08      	cmp	r3, #8
 800f35e:	d010      	beq.n	800f382 <TIM_CCxChannelCmd+0x92>
 800f360:	68bb      	ldr	r3, [r7, #8]
 800f362:	2b0c      	cmp	r3, #12
 800f364:	d00d      	beq.n	800f382 <TIM_CCxChannelCmd+0x92>
 800f366:	68bb      	ldr	r3, [r7, #8]
 800f368:	2b10      	cmp	r3, #16
 800f36a:	d00a      	beq.n	800f382 <TIM_CCxChannelCmd+0x92>
 800f36c:	68bb      	ldr	r3, [r7, #8]
 800f36e:	2b14      	cmp	r3, #20
 800f370:	d007      	beq.n	800f382 <TIM_CCxChannelCmd+0x92>
 800f372:	68bb      	ldr	r3, [r7, #8]
 800f374:	2b3c      	cmp	r3, #60	@ 0x3c
 800f376:	d004      	beq.n	800f382 <TIM_CCxChannelCmd+0x92>
 800f378:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 800f37c:	4817      	ldr	r0, [pc, #92]	@ (800f3dc <TIM_CCxChannelCmd+0xec>)
 800f37e:	f7f8 f93b 	bl	80075f8 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f382:	68bb      	ldr	r3, [r7, #8]
 800f384:	f003 031f 	and.w	r3, r3, #31
 800f388:	2201      	movs	r2, #1
 800f38a:	fa02 f303 	lsl.w	r3, r2, r3
 800f38e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	6a1a      	ldr	r2, [r3, #32]
 800f394:	697b      	ldr	r3, [r7, #20]
 800f396:	43db      	mvns	r3, r3
 800f398:	401a      	ands	r2, r3
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	6a1a      	ldr	r2, [r3, #32]
 800f3a2:	68bb      	ldr	r3, [r7, #8]
 800f3a4:	f003 031f 	and.w	r3, r3, #31
 800f3a8:	6879      	ldr	r1, [r7, #4]
 800f3aa:	fa01 f303 	lsl.w	r3, r1, r3
 800f3ae:	431a      	orrs	r2, r3
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	621a      	str	r2, [r3, #32]
}
 800f3b4:	bf00      	nop
 800f3b6:	3718      	adds	r7, #24
 800f3b8:	46bd      	mov	sp, r7
 800f3ba:	bd80      	pop	{r7, pc}
 800f3bc:	40012c00 	.word	0x40012c00
 800f3c0:	40000400 	.word	0x40000400
 800f3c4:	40000800 	.word	0x40000800
 800f3c8:	40000c00 	.word	0x40000c00
 800f3cc:	40013400 	.word	0x40013400
 800f3d0:	40014000 	.word	0x40014000
 800f3d4:	40014400 	.word	0x40014400
 800f3d8:	40014800 	.word	0x40014800
 800f3dc:	08012444 	.word	0x08012444

0800f3e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f3e0:	b580      	push	{r7, lr}
 800f3e2:	b084      	sub	sp, #16
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	6078      	str	r0, [r7, #4]
 800f3e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	4a34      	ldr	r2, [pc, #208]	@ (800f4c0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800f3f0:	4293      	cmp	r3, r2
 800f3f2:	d02c      	beq.n	800f44e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f3fc:	d027      	beq.n	800f44e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	4a30      	ldr	r2, [pc, #192]	@ (800f4c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800f404:	4293      	cmp	r3, r2
 800f406:	d022      	beq.n	800f44e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	4a2e      	ldr	r2, [pc, #184]	@ (800f4c8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800f40e:	4293      	cmp	r3, r2
 800f410:	d01d      	beq.n	800f44e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	4a2d      	ldr	r2, [pc, #180]	@ (800f4cc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800f418:	4293      	cmp	r3, r2
 800f41a:	d018      	beq.n	800f44e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	4a2b      	ldr	r2, [pc, #172]	@ (800f4d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800f422:	4293      	cmp	r3, r2
 800f424:	d013      	beq.n	800f44e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	4a2a      	ldr	r2, [pc, #168]	@ (800f4d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800f42c:	4293      	cmp	r3, r2
 800f42e:	d00e      	beq.n	800f44e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	4a28      	ldr	r2, [pc, #160]	@ (800f4d8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800f436:	4293      	cmp	r3, r2
 800f438:	d009      	beq.n	800f44e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	4a27      	ldr	r2, [pc, #156]	@ (800f4dc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800f440:	4293      	cmp	r3, r2
 800f442:	d004      	beq.n	800f44e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f444:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 800f448:	4825      	ldr	r0, [pc, #148]	@ (800f4e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f44a:	f7f8 f8d5 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	2b00      	cmp	r3, #0
 800f454:	d020      	beq.n	800f498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f456:	683b      	ldr	r3, [r7, #0]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	2b10      	cmp	r3, #16
 800f45c:	d01c      	beq.n	800f498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f45e:	683b      	ldr	r3, [r7, #0]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	2b20      	cmp	r3, #32
 800f464:	d018      	beq.n	800f498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	2b30      	cmp	r3, #48	@ 0x30
 800f46c:	d014      	beq.n	800f498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f46e:	683b      	ldr	r3, [r7, #0]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	2b40      	cmp	r3, #64	@ 0x40
 800f474:	d010      	beq.n	800f498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f476:	683b      	ldr	r3, [r7, #0]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	2b50      	cmp	r3, #80	@ 0x50
 800f47c:	d00c      	beq.n	800f498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f47e:	683b      	ldr	r3, [r7, #0]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	2b60      	cmp	r3, #96	@ 0x60
 800f484:	d008      	beq.n	800f498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f486:	683b      	ldr	r3, [r7, #0]
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	2b70      	cmp	r3, #112	@ 0x70
 800f48c:	d004      	beq.n	800f498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f48e:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800f492:	4813      	ldr	r0, [pc, #76]	@ (800f4e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f494:	f7f8 f8b0 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800f498:	683b      	ldr	r3, [r7, #0]
 800f49a:	689b      	ldr	r3, [r3, #8]
 800f49c:	2b80      	cmp	r3, #128	@ 0x80
 800f49e:	d008      	beq.n	800f4b2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800f4a0:	683b      	ldr	r3, [r7, #0]
 800f4a2:	689b      	ldr	r3, [r3, #8]
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d004      	beq.n	800f4b2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800f4a8:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 800f4ac:	480c      	ldr	r0, [pc, #48]	@ (800f4e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f4ae:	f7f8 f8a3 	bl	80075f8 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f4b8:	2b01      	cmp	r3, #1
 800f4ba:	d113      	bne.n	800f4e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>
 800f4bc:	2302      	movs	r3, #2
 800f4be:	e0d3      	b.n	800f668 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 800f4c0:	40012c00 	.word	0x40012c00
 800f4c4:	40000400 	.word	0x40000400
 800f4c8:	40000800 	.word	0x40000800
 800f4cc:	40000c00 	.word	0x40000c00
 800f4d0:	40001000 	.word	0x40001000
 800f4d4:	40001400 	.word	0x40001400
 800f4d8:	40013400 	.word	0x40013400
 800f4dc:	40014000 	.word	0x40014000
 800f4e0:	0801247c 	.word	0x0801247c
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	2201      	movs	r2, #1
 800f4e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	2202      	movs	r2, #2
 800f4f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	685b      	ldr	r3, [r3, #4]
 800f4fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	689b      	ldr	r3, [r3, #8]
 800f502:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	4a59      	ldr	r2, [pc, #356]	@ (800f670 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800f50a:	4293      	cmp	r3, r2
 800f50c:	d004      	beq.n	800f518 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	4a58      	ldr	r2, [pc, #352]	@ (800f674 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800f514:	4293      	cmp	r3, r2
 800f516:	d161      	bne.n	800f5dc <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800f518:	683b      	ldr	r3, [r7, #0]
 800f51a:	685b      	ldr	r3, [r3, #4]
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d054      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f520:	683b      	ldr	r3, [r7, #0]
 800f522:	685b      	ldr	r3, [r3, #4]
 800f524:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f528:	d04f      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f52a:	683b      	ldr	r3, [r7, #0]
 800f52c:	685b      	ldr	r3, [r3, #4]
 800f52e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f532:	d04a      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f534:	683b      	ldr	r3, [r7, #0]
 800f536:	685b      	ldr	r3, [r3, #4]
 800f538:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f53c:	d045      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f53e:	683b      	ldr	r3, [r7, #0]
 800f540:	685b      	ldr	r3, [r3, #4]
 800f542:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f546:	d040      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f548:	683b      	ldr	r3, [r7, #0]
 800f54a:	685b      	ldr	r3, [r3, #4]
 800f54c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800f550:	d03b      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f552:	683b      	ldr	r3, [r7, #0]
 800f554:	685b      	ldr	r3, [r3, #4]
 800f556:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f55a:	d036      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f55c:	683b      	ldr	r3, [r7, #0]
 800f55e:	685b      	ldr	r3, [r3, #4]
 800f560:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f564:	d031      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f566:	683b      	ldr	r3, [r7, #0]
 800f568:	685b      	ldr	r3, [r3, #4]
 800f56a:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800f56e:	d02c      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f570:	683b      	ldr	r3, [r7, #0]
 800f572:	685b      	ldr	r3, [r3, #4]
 800f574:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f578:	d027      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f57a:	683b      	ldr	r3, [r7, #0]
 800f57c:	685b      	ldr	r3, [r3, #4]
 800f57e:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800f582:	d022      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f584:	683b      	ldr	r3, [r7, #0]
 800f586:	685b      	ldr	r3, [r3, #4]
 800f588:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f58c:	d01d      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f58e:	683b      	ldr	r3, [r7, #0]
 800f590:	685b      	ldr	r3, [r3, #4]
 800f592:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800f596:	d018      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f598:	683b      	ldr	r3, [r7, #0]
 800f59a:	685b      	ldr	r3, [r3, #4]
 800f59c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800f5a0:	d013      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f5a2:	683b      	ldr	r3, [r7, #0]
 800f5a4:	685b      	ldr	r3, [r3, #4]
 800f5a6:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800f5aa:	d00e      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f5ac:	683b      	ldr	r3, [r7, #0]
 800f5ae:	685b      	ldr	r3, [r3, #4]
 800f5b0:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800f5b4:	d009      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	685b      	ldr	r3, [r3, #4]
 800f5ba:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800f5be:	d004      	beq.n	800f5ca <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f5c0:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800f5c4:	482c      	ldr	r0, [pc, #176]	@ (800f678 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800f5c6:	f7f8 f817 	bl	80075f8 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f5d0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f5d2:	683b      	ldr	r3, [r7, #0]
 800f5d4:	685b      	ldr	r3, [r3, #4]
 800f5d6:	68fa      	ldr	r2, [r7, #12]
 800f5d8:	4313      	orrs	r3, r2
 800f5da:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f5e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f5e4:	683b      	ldr	r3, [r7, #0]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	68fa      	ldr	r2, [r7, #12]
 800f5ea:	4313      	orrs	r3, r2
 800f5ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	68fa      	ldr	r2, [r7, #12]
 800f5f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	4a1d      	ldr	r2, [pc, #116]	@ (800f670 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800f5fc:	4293      	cmp	r3, r2
 800f5fe:	d01d      	beq.n	800f63c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f608:	d018      	beq.n	800f63c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	4a1b      	ldr	r2, [pc, #108]	@ (800f67c <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800f610:	4293      	cmp	r3, r2
 800f612:	d013      	beq.n	800f63c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	681b      	ldr	r3, [r3, #0]
 800f618:	4a19      	ldr	r2, [pc, #100]	@ (800f680 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800f61a:	4293      	cmp	r3, r2
 800f61c:	d00e      	beq.n	800f63c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	4a18      	ldr	r2, [pc, #96]	@ (800f684 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800f624:	4293      	cmp	r3, r2
 800f626:	d009      	beq.n	800f63c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	4a11      	ldr	r2, [pc, #68]	@ (800f674 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800f62e:	4293      	cmp	r3, r2
 800f630:	d004      	beq.n	800f63c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	4a14      	ldr	r2, [pc, #80]	@ (800f688 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800f638:	4293      	cmp	r3, r2
 800f63a:	d10c      	bne.n	800f656 <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f63c:	68bb      	ldr	r3, [r7, #8]
 800f63e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f642:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f644:	683b      	ldr	r3, [r7, #0]
 800f646:	689b      	ldr	r3, [r3, #8]
 800f648:	68ba      	ldr	r2, [r7, #8]
 800f64a:	4313      	orrs	r3, r2
 800f64c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	68ba      	ldr	r2, [r7, #8]
 800f654:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	2201      	movs	r2, #1
 800f65a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	2200      	movs	r2, #0
 800f662:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f666:	2300      	movs	r3, #0
}
 800f668:	4618      	mov	r0, r3
 800f66a:	3710      	adds	r7, #16
 800f66c:	46bd      	mov	sp, r7
 800f66e:	bd80      	pop	{r7, pc}
 800f670:	40012c00 	.word	0x40012c00
 800f674:	40013400 	.word	0x40013400
 800f678:	0801247c 	.word	0x0801247c
 800f67c:	40000400 	.word	0x40000400
 800f680:	40000800 	.word	0x40000800
 800f684:	40000c00 	.word	0x40000c00
 800f688:	40014000 	.word	0x40014000

0800f68c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f68c:	b580      	push	{r7, lr}
 800f68e:	b084      	sub	sp, #16
 800f690:	af00      	add	r7, sp, #0
 800f692:	6078      	str	r0, [r7, #4]
 800f694:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f696:	2300      	movs	r3, #0
 800f698:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	4a91      	ldr	r2, [pc, #580]	@ (800f8e4 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800f6a0:	4293      	cmp	r3, r2
 800f6a2:	d018      	beq.n	800f6d6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	4a8f      	ldr	r2, [pc, #572]	@ (800f8e8 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800f6aa:	4293      	cmp	r3, r2
 800f6ac:	d013      	beq.n	800f6d6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	4a8e      	ldr	r2, [pc, #568]	@ (800f8ec <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 800f6b4:	4293      	cmp	r3, r2
 800f6b6:	d00e      	beq.n	800f6d6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	4a8c      	ldr	r2, [pc, #560]	@ (800f8f0 <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 800f6be:	4293      	cmp	r3, r2
 800f6c0:	d009      	beq.n	800f6d6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	4a8b      	ldr	r2, [pc, #556]	@ (800f8f4 <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 800f6c8:	4293      	cmp	r3, r2
 800f6ca:	d004      	beq.n	800f6d6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f6cc:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 800f6d0:	4889      	ldr	r0, [pc, #548]	@ (800f8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f6d2:	f7f7 ff91 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800f6d6:	683b      	ldr	r3, [r7, #0]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f6de:	d008      	beq.n	800f6f2 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800f6e0:	683b      	ldr	r3, [r7, #0]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d004      	beq.n	800f6f2 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800f6e8:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 800f6ec:	4882      	ldr	r0, [pc, #520]	@ (800f8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f6ee:	f7f7 ff83 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800f6f2:	683b      	ldr	r3, [r7, #0]
 800f6f4:	685b      	ldr	r3, [r3, #4]
 800f6f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f6fa:	d008      	beq.n	800f70e <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800f6fc:	683b      	ldr	r3, [r7, #0]
 800f6fe:	685b      	ldr	r3, [r3, #4]
 800f700:	2b00      	cmp	r3, #0
 800f702:	d004      	beq.n	800f70e <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800f704:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 800f708:	487b      	ldr	r0, [pc, #492]	@ (800f8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f70a:	f7f7 ff75 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800f70e:	683b      	ldr	r3, [r7, #0]
 800f710:	689b      	ldr	r3, [r3, #8]
 800f712:	2b00      	cmp	r3, #0
 800f714:	d013      	beq.n	800f73e <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f716:	683b      	ldr	r3, [r7, #0]
 800f718:	689b      	ldr	r3, [r3, #8]
 800f71a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f71e:	d00e      	beq.n	800f73e <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f720:	683b      	ldr	r3, [r7, #0]
 800f722:	689b      	ldr	r3, [r3, #8]
 800f724:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f728:	d009      	beq.n	800f73e <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f72a:	683b      	ldr	r3, [r7, #0]
 800f72c:	689b      	ldr	r3, [r3, #8]
 800f72e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f732:	d004      	beq.n	800f73e <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f734:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 800f738:	486f      	ldr	r0, [pc, #444]	@ (800f8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f73a:	f7f7 ff5d 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800f73e:	683b      	ldr	r3, [r7, #0]
 800f740:	68db      	ldr	r3, [r3, #12]
 800f742:	2bff      	cmp	r3, #255	@ 0xff
 800f744:	d904      	bls.n	800f750 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 800f746:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 800f74a:	486b      	ldr	r0, [pc, #428]	@ (800f8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f74c:	f7f7 ff54 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800f750:	683b      	ldr	r3, [r7, #0]
 800f752:	691b      	ldr	r3, [r3, #16]
 800f754:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f758:	d008      	beq.n	800f76c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800f75a:	683b      	ldr	r3, [r7, #0]
 800f75c:	691b      	ldr	r3, [r3, #16]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d004      	beq.n	800f76c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800f762:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 800f766:	4864      	ldr	r0, [pc, #400]	@ (800f8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f768:	f7f7 ff46 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800f76c:	683b      	ldr	r3, [r7, #0]
 800f76e:	695b      	ldr	r3, [r3, #20]
 800f770:	2b00      	cmp	r3, #0
 800f772:	d009      	beq.n	800f788 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800f774:	683b      	ldr	r3, [r7, #0]
 800f776:	695b      	ldr	r3, [r3, #20]
 800f778:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f77c:	d004      	beq.n	800f788 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800f77e:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 800f782:	485d      	ldr	r0, [pc, #372]	@ (800f8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f784:	f7f7 ff38 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800f788:	683b      	ldr	r3, [r7, #0]
 800f78a:	699b      	ldr	r3, [r3, #24]
 800f78c:	2b0f      	cmp	r3, #15
 800f78e:	d904      	bls.n	800f79a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800f790:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 800f794:	4858      	ldr	r0, [pc, #352]	@ (800f8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f796:	f7f7 ff2f 	bl	80075f8 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800f79a:	683b      	ldr	r3, [r7, #0]
 800f79c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f79e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f7a2:	d008      	beq.n	800f7b6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800f7a4:	683b      	ldr	r3, [r7, #0]
 800f7a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d004      	beq.n	800f7b6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800f7ac:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 800f7b0:	4851      	ldr	r0, [pc, #324]	@ (800f8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f7b2:	f7f7 ff21 	bl	80075f8 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f7bc:	2b01      	cmp	r3, #1
 800f7be:	d101      	bne.n	800f7c4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 800f7c0:	2302      	movs	r3, #2
 800f7c2:	e08a      	b.n	800f8da <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	2201      	movs	r2, #1
 800f7c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f7d2:	683b      	ldr	r3, [r7, #0]
 800f7d4:	68db      	ldr	r3, [r3, #12]
 800f7d6:	4313      	orrs	r3, r2
 800f7d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f7e0:	683b      	ldr	r3, [r7, #0]
 800f7e2:	689b      	ldr	r3, [r3, #8]
 800f7e4:	4313      	orrs	r3, r2
 800f7e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f7ee:	683b      	ldr	r3, [r7, #0]
 800f7f0:	685b      	ldr	r3, [r3, #4]
 800f7f2:	4313      	orrs	r3, r2
 800f7f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f7fc:	683b      	ldr	r3, [r7, #0]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	4313      	orrs	r3, r2
 800f802:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f80a:	683b      	ldr	r3, [r7, #0]
 800f80c:	691b      	ldr	r3, [r3, #16]
 800f80e:	4313      	orrs	r3, r2
 800f810:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f818:	683b      	ldr	r3, [r7, #0]
 800f81a:	695b      	ldr	r3, [r3, #20]
 800f81c:	4313      	orrs	r3, r2
 800f81e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f826:	683b      	ldr	r3, [r7, #0]
 800f828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f82a:	4313      	orrs	r3, r2
 800f82c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f834:	683b      	ldr	r3, [r7, #0]
 800f836:	699b      	ldr	r3, [r3, #24]
 800f838:	041b      	lsls	r3, r3, #16
 800f83a:	4313      	orrs	r3, r2
 800f83c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	4a28      	ldr	r2, [pc, #160]	@ (800f8e4 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800f844:	4293      	cmp	r3, r2
 800f846:	d004      	beq.n	800f852 <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	4a26      	ldr	r2, [pc, #152]	@ (800f8e8 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800f84e:	4293      	cmp	r3, r2
 800f850:	d13a      	bne.n	800f8c8 <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800f852:	683b      	ldr	r3, [r7, #0]
 800f854:	69db      	ldr	r3, [r3, #28]
 800f856:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f85a:	d008      	beq.n	800f86e <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	69db      	ldr	r3, [r3, #28]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d004      	beq.n	800f86e <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800f864:	f640 0112 	movw	r1, #2066	@ 0x812
 800f868:	4823      	ldr	r0, [pc, #140]	@ (800f8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f86a:	f7f7 fec5 	bl	80075f8 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800f86e:	683b      	ldr	r3, [r7, #0]
 800f870:	6a1b      	ldr	r3, [r3, #32]
 800f872:	2b00      	cmp	r3, #0
 800f874:	d009      	beq.n	800f88a <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800f876:	683b      	ldr	r3, [r7, #0]
 800f878:	6a1b      	ldr	r3, [r3, #32]
 800f87a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f87e:	d004      	beq.n	800f88a <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800f880:	f640 0113 	movw	r1, #2067	@ 0x813
 800f884:	481c      	ldr	r0, [pc, #112]	@ (800f8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f886:	f7f7 feb7 	bl	80075f8 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800f88a:	683b      	ldr	r3, [r7, #0]
 800f88c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f88e:	2b0f      	cmp	r3, #15
 800f890:	d904      	bls.n	800f89c <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 800f892:	f640 0114 	movw	r1, #2068	@ 0x814
 800f896:	4818      	ldr	r0, [pc, #96]	@ (800f8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f898:	f7f7 feae 	bl	80075f8 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f8a2:	683b      	ldr	r3, [r7, #0]
 800f8a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8a6:	051b      	lsls	r3, r3, #20
 800f8a8:	4313      	orrs	r3, r2
 800f8aa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f8ac:	68fb      	ldr	r3, [r7, #12]
 800f8ae:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f8b2:	683b      	ldr	r3, [r7, #0]
 800f8b4:	69db      	ldr	r3, [r3, #28]
 800f8b6:	4313      	orrs	r3, r2
 800f8b8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800f8c0:	683b      	ldr	r3, [r7, #0]
 800f8c2:	6a1b      	ldr	r3, [r3, #32]
 800f8c4:	4313      	orrs	r3, r2
 800f8c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	68fa      	ldr	r2, [r7, #12]
 800f8ce:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	2200      	movs	r2, #0
 800f8d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f8d8:	2300      	movs	r3, #0
}
 800f8da:	4618      	mov	r0, r3
 800f8dc:	3710      	adds	r7, #16
 800f8de:	46bd      	mov	sp, r7
 800f8e0:	bd80      	pop	{r7, pc}
 800f8e2:	bf00      	nop
 800f8e4:	40012c00 	.word	0x40012c00
 800f8e8:	40013400 	.word	0x40013400
 800f8ec:	40014000 	.word	0x40014000
 800f8f0:	40014400 	.word	0x40014400
 800f8f4:	40014800 	.word	0x40014800
 800f8f8:	0801247c 	.word	0x0801247c

0800f8fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f8fc:	b480      	push	{r7}
 800f8fe:	b083      	sub	sp, #12
 800f900:	af00      	add	r7, sp, #0
 800f902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f904:	bf00      	nop
 800f906:	370c      	adds	r7, #12
 800f908:	46bd      	mov	sp, r7
 800f90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90e:	4770      	bx	lr

0800f910 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f910:	b480      	push	{r7}
 800f912:	b083      	sub	sp, #12
 800f914:	af00      	add	r7, sp, #0
 800f916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f918:	bf00      	nop
 800f91a:	370c      	adds	r7, #12
 800f91c:	46bd      	mov	sp, r7
 800f91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f922:	4770      	bx	lr

0800f924 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f924:	b480      	push	{r7}
 800f926:	b083      	sub	sp, #12
 800f928:	af00      	add	r7, sp, #0
 800f92a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f92c:	bf00      	nop
 800f92e:	370c      	adds	r7, #12
 800f930:	46bd      	mov	sp, r7
 800f932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f936:	4770      	bx	lr

0800f938 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f938:	b580      	push	{r7, lr}
 800f93a:	b082      	sub	sp, #8
 800f93c:	af00      	add	r7, sp, #0
 800f93e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	2b00      	cmp	r3, #0
 800f944:	d101      	bne.n	800f94a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f946:	2301      	movs	r3, #1
 800f948:	e08b      	b.n	800fa62 <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	699b      	ldr	r3, [r3, #24]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d023      	beq.n	800f99a <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	4a45      	ldr	r2, [pc, #276]	@ (800fa6c <HAL_UART_Init+0x134>)
 800f958:	4293      	cmp	r3, r2
 800f95a:	d041      	beq.n	800f9e0 <HAL_UART_Init+0xa8>
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	4a43      	ldr	r2, [pc, #268]	@ (800fa70 <HAL_UART_Init+0x138>)
 800f962:	4293      	cmp	r3, r2
 800f964:	d03c      	beq.n	800f9e0 <HAL_UART_Init+0xa8>
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	4a42      	ldr	r2, [pc, #264]	@ (800fa74 <HAL_UART_Init+0x13c>)
 800f96c:	4293      	cmp	r3, r2
 800f96e:	d037      	beq.n	800f9e0 <HAL_UART_Init+0xa8>
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	4a40      	ldr	r2, [pc, #256]	@ (800fa78 <HAL_UART_Init+0x140>)
 800f976:	4293      	cmp	r3, r2
 800f978:	d032      	beq.n	800f9e0 <HAL_UART_Init+0xa8>
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	4a3f      	ldr	r2, [pc, #252]	@ (800fa7c <HAL_UART_Init+0x144>)
 800f980:	4293      	cmp	r3, r2
 800f982:	d02d      	beq.n	800f9e0 <HAL_UART_Init+0xa8>
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	4a3d      	ldr	r2, [pc, #244]	@ (800fa80 <HAL_UART_Init+0x148>)
 800f98a:	4293      	cmp	r3, r2
 800f98c:	d028      	beq.n	800f9e0 <HAL_UART_Init+0xa8>
 800f98e:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800f992:	483c      	ldr	r0, [pc, #240]	@ (800fa84 <HAL_UART_Init+0x14c>)
 800f994:	f7f7 fe30 	bl	80075f8 <assert_failed>
 800f998:	e022      	b.n	800f9e0 <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	4a33      	ldr	r2, [pc, #204]	@ (800fa6c <HAL_UART_Init+0x134>)
 800f9a0:	4293      	cmp	r3, r2
 800f9a2:	d01d      	beq.n	800f9e0 <HAL_UART_Init+0xa8>
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	4a31      	ldr	r2, [pc, #196]	@ (800fa70 <HAL_UART_Init+0x138>)
 800f9aa:	4293      	cmp	r3, r2
 800f9ac:	d018      	beq.n	800f9e0 <HAL_UART_Init+0xa8>
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	4a30      	ldr	r2, [pc, #192]	@ (800fa74 <HAL_UART_Init+0x13c>)
 800f9b4:	4293      	cmp	r3, r2
 800f9b6:	d013      	beq.n	800f9e0 <HAL_UART_Init+0xa8>
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	4a2e      	ldr	r2, [pc, #184]	@ (800fa78 <HAL_UART_Init+0x140>)
 800f9be:	4293      	cmp	r3, r2
 800f9c0:	d00e      	beq.n	800f9e0 <HAL_UART_Init+0xa8>
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	4a2d      	ldr	r2, [pc, #180]	@ (800fa7c <HAL_UART_Init+0x144>)
 800f9c8:	4293      	cmp	r3, r2
 800f9ca:	d009      	beq.n	800f9e0 <HAL_UART_Init+0xa8>
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	4a2b      	ldr	r2, [pc, #172]	@ (800fa80 <HAL_UART_Init+0x148>)
 800f9d2:	4293      	cmp	r3, r2
 800f9d4:	d004      	beq.n	800f9e0 <HAL_UART_Init+0xa8>
 800f9d6:	f240 1157 	movw	r1, #343	@ 0x157
 800f9da:	482a      	ldr	r0, [pc, #168]	@ (800fa84 <HAL_UART_Init+0x14c>)
 800f9dc:	f7f7 fe0c 	bl	80075f8 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d106      	bne.n	800f9f6 <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	2200      	movs	r2, #0
 800f9ec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f9f0:	6878      	ldr	r0, [r7, #4]
 800f9f2:	f7f8 fb3b 	bl	800806c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	2224      	movs	r2, #36	@ 0x24
 800f9fa:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	681a      	ldr	r2, [r3, #0]
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	f022 0201 	bic.w	r2, r2, #1
 800fa0a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d002      	beq.n	800fa1a <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 800fa14:	6878      	ldr	r0, [r7, #4]
 800fa16:	f000 fc1f 	bl	8010258 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fa1a:	6878      	ldr	r0, [r7, #4]
 800fa1c:	f000 f8be 	bl	800fb9c <UART_SetConfig>
 800fa20:	4603      	mov	r3, r0
 800fa22:	2b01      	cmp	r3, #1
 800fa24:	d101      	bne.n	800fa2a <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 800fa26:	2301      	movs	r3, #1
 800fa28:	e01b      	b.n	800fa62 <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	685a      	ldr	r2, [r3, #4]
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fa38:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	689a      	ldr	r2, [r3, #8]
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fa48:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	681a      	ldr	r2, [r3, #0]
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	f042 0201 	orr.w	r2, r2, #1
 800fa58:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fa5a:	6878      	ldr	r0, [r7, #4]
 800fa5c:	f000 fd5c 	bl	8010518 <UART_CheckIdleState>
 800fa60:	4603      	mov	r3, r0
}
 800fa62:	4618      	mov	r0, r3
 800fa64:	3708      	adds	r7, #8
 800fa66:	46bd      	mov	sp, r7
 800fa68:	bd80      	pop	{r7, pc}
 800fa6a:	bf00      	nop
 800fa6c:	40013800 	.word	0x40013800
 800fa70:	40004400 	.word	0x40004400
 800fa74:	40004800 	.word	0x40004800
 800fa78:	40004c00 	.word	0x40004c00
 800fa7c:	40005000 	.word	0x40005000
 800fa80:	40008000 	.word	0x40008000
 800fa84:	080124b8 	.word	0x080124b8

0800fa88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fa88:	b580      	push	{r7, lr}
 800fa8a:	b08a      	sub	sp, #40	@ 0x28
 800fa8c:	af02      	add	r7, sp, #8
 800fa8e:	60f8      	str	r0, [r7, #12]
 800fa90:	60b9      	str	r1, [r7, #8]
 800fa92:	603b      	str	r3, [r7, #0]
 800fa94:	4613      	mov	r3, r2
 800fa96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa9c:	2b20      	cmp	r3, #32
 800fa9e:	d177      	bne.n	800fb90 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800faa0:	68bb      	ldr	r3, [r7, #8]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d002      	beq.n	800faac <HAL_UART_Transmit+0x24>
 800faa6:	88fb      	ldrh	r3, [r7, #6]
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d101      	bne.n	800fab0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800faac:	2301      	movs	r3, #1
 800faae:	e070      	b.n	800fb92 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	2200      	movs	r2, #0
 800fab4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	2221      	movs	r2, #33	@ 0x21
 800fabc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fabe:	f7f8 fbc5 	bl	800824c <HAL_GetTick>
 800fac2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	88fa      	ldrh	r2, [r7, #6]
 800fac8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	88fa      	ldrh	r2, [r7, #6]
 800fad0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	689b      	ldr	r3, [r3, #8]
 800fad8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fadc:	d108      	bne.n	800faf0 <HAL_UART_Transmit+0x68>
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	691b      	ldr	r3, [r3, #16]
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d104      	bne.n	800faf0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800fae6:	2300      	movs	r3, #0
 800fae8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800faea:	68bb      	ldr	r3, [r7, #8]
 800faec:	61bb      	str	r3, [r7, #24]
 800faee:	e003      	b.n	800faf8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800faf0:	68bb      	ldr	r3, [r7, #8]
 800faf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800faf4:	2300      	movs	r3, #0
 800faf6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800faf8:	e02f      	b.n	800fb5a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fafa:	683b      	ldr	r3, [r7, #0]
 800fafc:	9300      	str	r3, [sp, #0]
 800fafe:	697b      	ldr	r3, [r7, #20]
 800fb00:	2200      	movs	r2, #0
 800fb02:	2180      	movs	r1, #128	@ 0x80
 800fb04:	68f8      	ldr	r0, [r7, #12]
 800fb06:	f000 fdaf 	bl	8010668 <UART_WaitOnFlagUntilTimeout>
 800fb0a:	4603      	mov	r3, r0
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d004      	beq.n	800fb1a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	2220      	movs	r2, #32
 800fb14:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800fb16:	2303      	movs	r3, #3
 800fb18:	e03b      	b.n	800fb92 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800fb1a:	69fb      	ldr	r3, [r7, #28]
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d10b      	bne.n	800fb38 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fb20:	69bb      	ldr	r3, [r7, #24]
 800fb22:	881a      	ldrh	r2, [r3, #0]
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fb2c:	b292      	uxth	r2, r2
 800fb2e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800fb30:	69bb      	ldr	r3, [r7, #24]
 800fb32:	3302      	adds	r3, #2
 800fb34:	61bb      	str	r3, [r7, #24]
 800fb36:	e007      	b.n	800fb48 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800fb38:	69fb      	ldr	r3, [r7, #28]
 800fb3a:	781a      	ldrb	r2, [r3, #0]
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800fb42:	69fb      	ldr	r3, [r7, #28]
 800fb44:	3301      	adds	r3, #1
 800fb46:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800fb4e:	b29b      	uxth	r3, r3
 800fb50:	3b01      	subs	r3, #1
 800fb52:	b29a      	uxth	r2, r3
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800fb60:	b29b      	uxth	r3, r3
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d1c9      	bne.n	800fafa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800fb66:	683b      	ldr	r3, [r7, #0]
 800fb68:	9300      	str	r3, [sp, #0]
 800fb6a:	697b      	ldr	r3, [r7, #20]
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	2140      	movs	r1, #64	@ 0x40
 800fb70:	68f8      	ldr	r0, [r7, #12]
 800fb72:	f000 fd79 	bl	8010668 <UART_WaitOnFlagUntilTimeout>
 800fb76:	4603      	mov	r3, r0
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d004      	beq.n	800fb86 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	2220      	movs	r2, #32
 800fb80:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800fb82:	2303      	movs	r3, #3
 800fb84:	e005      	b.n	800fb92 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	2220      	movs	r2, #32
 800fb8a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800fb8c:	2300      	movs	r3, #0
 800fb8e:	e000      	b.n	800fb92 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800fb90:	2302      	movs	r3, #2
  }
}
 800fb92:	4618      	mov	r0, r3
 800fb94:	3720      	adds	r7, #32
 800fb96:	46bd      	mov	sp, r7
 800fb98:	bd80      	pop	{r7, pc}
	...

0800fb9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fb9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fba0:	b08a      	sub	sp, #40	@ 0x28
 800fba2:	af00      	add	r7, sp, #0
 800fba4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fba6:	2300      	movs	r3, #0
 800fba8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	685b      	ldr	r3, [r3, #4]
 800fbb0:	4a9e      	ldr	r2, [pc, #632]	@ (800fe2c <UART_SetConfig+0x290>)
 800fbb2:	4293      	cmp	r3, r2
 800fbb4:	d904      	bls.n	800fbc0 <UART_SetConfig+0x24>
 800fbb6:	f640 4158 	movw	r1, #3160	@ 0xc58
 800fbba:	489d      	ldr	r0, [pc, #628]	@ (800fe30 <UART_SetConfig+0x294>)
 800fbbc:	f7f7 fd1c 	bl	80075f8 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	689b      	ldr	r3, [r3, #8]
 800fbc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fbc8:	d00d      	beq.n	800fbe6 <UART_SetConfig+0x4a>
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	689b      	ldr	r3, [r3, #8]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d009      	beq.n	800fbe6 <UART_SetConfig+0x4a>
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	689b      	ldr	r3, [r3, #8]
 800fbd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fbda:	d004      	beq.n	800fbe6 <UART_SetConfig+0x4a>
 800fbdc:	f640 4159 	movw	r1, #3161	@ 0xc59
 800fbe0:	4893      	ldr	r0, [pc, #588]	@ (800fe30 <UART_SetConfig+0x294>)
 800fbe2:	f7f7 fd09 	bl	80075f8 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	4a92      	ldr	r2, [pc, #584]	@ (800fe34 <UART_SetConfig+0x298>)
 800fbec:	4293      	cmp	r3, r2
 800fbee:	d10e      	bne.n	800fc0e <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	68db      	ldr	r3, [r3, #12]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d030      	beq.n	800fc5a <UART_SetConfig+0xbe>
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	68db      	ldr	r3, [r3, #12]
 800fbfc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fc00:	d02b      	beq.n	800fc5a <UART_SetConfig+0xbe>
 800fc02:	f640 415c 	movw	r1, #3164	@ 0xc5c
 800fc06:	488a      	ldr	r0, [pc, #552]	@ (800fe30 <UART_SetConfig+0x294>)
 800fc08:	f7f7 fcf6 	bl	80075f8 <assert_failed>
 800fc0c:	e025      	b.n	800fc5a <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	68db      	ldr	r3, [r3, #12]
 800fc12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fc16:	d012      	beq.n	800fc3e <UART_SetConfig+0xa2>
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	68db      	ldr	r3, [r3, #12]
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d00e      	beq.n	800fc3e <UART_SetConfig+0xa2>
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	68db      	ldr	r3, [r3, #12]
 800fc24:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fc28:	d009      	beq.n	800fc3e <UART_SetConfig+0xa2>
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	68db      	ldr	r3, [r3, #12]
 800fc2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fc32:	d004      	beq.n	800fc3e <UART_SetConfig+0xa2>
 800fc34:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 800fc38:	487d      	ldr	r0, [pc, #500]	@ (800fe30 <UART_SetConfig+0x294>)
 800fc3a:	f7f7 fcdd 	bl	80075f8 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	6a1b      	ldr	r3, [r3, #32]
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d009      	beq.n	800fc5a <UART_SetConfig+0xbe>
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	6a1b      	ldr	r3, [r3, #32]
 800fc4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fc4e:	d004      	beq.n	800fc5a <UART_SetConfig+0xbe>
 800fc50:	f640 4161 	movw	r1, #3169	@ 0xc61
 800fc54:	4876      	ldr	r0, [pc, #472]	@ (800fe30 <UART_SetConfig+0x294>)
 800fc56:	f7f7 fccf 	bl	80075f8 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	691b      	ldr	r3, [r3, #16]
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d00e      	beq.n	800fc80 <UART_SetConfig+0xe4>
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	691b      	ldr	r3, [r3, #16]
 800fc66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fc6a:	d009      	beq.n	800fc80 <UART_SetConfig+0xe4>
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	691b      	ldr	r3, [r3, #16]
 800fc70:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800fc74:	d004      	beq.n	800fc80 <UART_SetConfig+0xe4>
 800fc76:	f640 4164 	movw	r1, #3172	@ 0xc64
 800fc7a:	486d      	ldr	r0, [pc, #436]	@ (800fe30 <UART_SetConfig+0x294>)
 800fc7c:	f7f7 fcbc 	bl	80075f8 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	695b      	ldr	r3, [r3, #20]
 800fc84:	f023 030c 	bic.w	r3, r3, #12
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d103      	bne.n	800fc94 <UART_SetConfig+0xf8>
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	695b      	ldr	r3, [r3, #20]
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d104      	bne.n	800fc9e <UART_SetConfig+0x102>
 800fc94:	f640 4165 	movw	r1, #3173	@ 0xc65
 800fc98:	4865      	ldr	r0, [pc, #404]	@ (800fe30 <UART_SetConfig+0x294>)
 800fc9a:	f7f7 fcad 	bl	80075f8 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	699b      	ldr	r3, [r3, #24]
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d013      	beq.n	800fcce <UART_SetConfig+0x132>
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	699b      	ldr	r3, [r3, #24]
 800fcaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fcae:	d00e      	beq.n	800fcce <UART_SetConfig+0x132>
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	699b      	ldr	r3, [r3, #24]
 800fcb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fcb8:	d009      	beq.n	800fcce <UART_SetConfig+0x132>
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	699b      	ldr	r3, [r3, #24]
 800fcbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fcc2:	d004      	beq.n	800fcce <UART_SetConfig+0x132>
 800fcc4:	f640 4166 	movw	r1, #3174	@ 0xc66
 800fcc8:	4859      	ldr	r0, [pc, #356]	@ (800fe30 <UART_SetConfig+0x294>)
 800fcca:	f7f7 fc95 	bl	80075f8 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	69db      	ldr	r3, [r3, #28]
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d009      	beq.n	800fcea <UART_SetConfig+0x14e>
 800fcd6:	68fb      	ldr	r3, [r7, #12]
 800fcd8:	69db      	ldr	r3, [r3, #28]
 800fcda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fcde:	d004      	beq.n	800fcea <UART_SetConfig+0x14e>
 800fce0:	f640 4167 	movw	r1, #3175	@ 0xc67
 800fce4:	4852      	ldr	r0, [pc, #328]	@ (800fe30 <UART_SetConfig+0x294>)
 800fce6:	f7f7 fc87 	bl	80075f8 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	689a      	ldr	r2, [r3, #8]
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	691b      	ldr	r3, [r3, #16]
 800fcf2:	431a      	orrs	r2, r3
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	695b      	ldr	r3, [r3, #20]
 800fcf8:	431a      	orrs	r2, r3
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	69db      	ldr	r3, [r3, #28]
 800fcfe:	4313      	orrs	r3, r2
 800fd00:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	681a      	ldr	r2, [r3, #0]
 800fd08:	4b4b      	ldr	r3, [pc, #300]	@ (800fe38 <UART_SetConfig+0x29c>)
 800fd0a:	4013      	ands	r3, r2
 800fd0c:	68fa      	ldr	r2, [r7, #12]
 800fd0e:	6812      	ldr	r2, [r2, #0]
 800fd10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fd12:	430b      	orrs	r3, r1
 800fd14:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fd16:	68fb      	ldr	r3, [r7, #12]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	685b      	ldr	r3, [r3, #4]
 800fd1c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	68da      	ldr	r2, [r3, #12]
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	430a      	orrs	r2, r1
 800fd2a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	699b      	ldr	r3, [r3, #24]
 800fd30:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	4a3f      	ldr	r2, [pc, #252]	@ (800fe34 <UART_SetConfig+0x298>)
 800fd38:	4293      	cmp	r3, r2
 800fd3a:	d004      	beq.n	800fd46 <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	6a1b      	ldr	r3, [r3, #32]
 800fd40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fd42:	4313      	orrs	r3, r2
 800fd44:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	689b      	ldr	r3, [r3, #8]
 800fd4c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fd56:	430a      	orrs	r2, r1
 800fd58:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	4a37      	ldr	r2, [pc, #220]	@ (800fe3c <UART_SetConfig+0x2a0>)
 800fd60:	4293      	cmp	r3, r2
 800fd62:	d125      	bne.n	800fdb0 <UART_SetConfig+0x214>
 800fd64:	4b36      	ldr	r3, [pc, #216]	@ (800fe40 <UART_SetConfig+0x2a4>)
 800fd66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fd6a:	f003 0303 	and.w	r3, r3, #3
 800fd6e:	2b03      	cmp	r3, #3
 800fd70:	d81a      	bhi.n	800fda8 <UART_SetConfig+0x20c>
 800fd72:	a201      	add	r2, pc, #4	@ (adr r2, 800fd78 <UART_SetConfig+0x1dc>)
 800fd74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd78:	0800fd89 	.word	0x0800fd89
 800fd7c:	0800fd99 	.word	0x0800fd99
 800fd80:	0800fd91 	.word	0x0800fd91
 800fd84:	0800fda1 	.word	0x0800fda1
 800fd88:	2301      	movs	r3, #1
 800fd8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fd8e:	e114      	b.n	800ffba <UART_SetConfig+0x41e>
 800fd90:	2302      	movs	r3, #2
 800fd92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fd96:	e110      	b.n	800ffba <UART_SetConfig+0x41e>
 800fd98:	2304      	movs	r3, #4
 800fd9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fd9e:	e10c      	b.n	800ffba <UART_SetConfig+0x41e>
 800fda0:	2308      	movs	r3, #8
 800fda2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fda6:	e108      	b.n	800ffba <UART_SetConfig+0x41e>
 800fda8:	2310      	movs	r3, #16
 800fdaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fdae:	e104      	b.n	800ffba <UART_SetConfig+0x41e>
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	4a23      	ldr	r2, [pc, #140]	@ (800fe44 <UART_SetConfig+0x2a8>)
 800fdb6:	4293      	cmp	r3, r2
 800fdb8:	d146      	bne.n	800fe48 <UART_SetConfig+0x2ac>
 800fdba:	4b21      	ldr	r3, [pc, #132]	@ (800fe40 <UART_SetConfig+0x2a4>)
 800fdbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fdc0:	f003 030c 	and.w	r3, r3, #12
 800fdc4:	2b0c      	cmp	r3, #12
 800fdc6:	d82d      	bhi.n	800fe24 <UART_SetConfig+0x288>
 800fdc8:	a201      	add	r2, pc, #4	@ (adr r2, 800fdd0 <UART_SetConfig+0x234>)
 800fdca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdce:	bf00      	nop
 800fdd0:	0800fe05 	.word	0x0800fe05
 800fdd4:	0800fe25 	.word	0x0800fe25
 800fdd8:	0800fe25 	.word	0x0800fe25
 800fddc:	0800fe25 	.word	0x0800fe25
 800fde0:	0800fe15 	.word	0x0800fe15
 800fde4:	0800fe25 	.word	0x0800fe25
 800fde8:	0800fe25 	.word	0x0800fe25
 800fdec:	0800fe25 	.word	0x0800fe25
 800fdf0:	0800fe0d 	.word	0x0800fe0d
 800fdf4:	0800fe25 	.word	0x0800fe25
 800fdf8:	0800fe25 	.word	0x0800fe25
 800fdfc:	0800fe25 	.word	0x0800fe25
 800fe00:	0800fe1d 	.word	0x0800fe1d
 800fe04:	2300      	movs	r3, #0
 800fe06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe0a:	e0d6      	b.n	800ffba <UART_SetConfig+0x41e>
 800fe0c:	2302      	movs	r3, #2
 800fe0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe12:	e0d2      	b.n	800ffba <UART_SetConfig+0x41e>
 800fe14:	2304      	movs	r3, #4
 800fe16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe1a:	e0ce      	b.n	800ffba <UART_SetConfig+0x41e>
 800fe1c:	2308      	movs	r3, #8
 800fe1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe22:	e0ca      	b.n	800ffba <UART_SetConfig+0x41e>
 800fe24:	2310      	movs	r3, #16
 800fe26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe2a:	e0c6      	b.n	800ffba <UART_SetConfig+0x41e>
 800fe2c:	00989680 	.word	0x00989680
 800fe30:	080124b8 	.word	0x080124b8
 800fe34:	40008000 	.word	0x40008000
 800fe38:	efff69f3 	.word	0xefff69f3
 800fe3c:	40013800 	.word	0x40013800
 800fe40:	40021000 	.word	0x40021000
 800fe44:	40004400 	.word	0x40004400
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	4aae      	ldr	r2, [pc, #696]	@ (8010108 <UART_SetConfig+0x56c>)
 800fe4e:	4293      	cmp	r3, r2
 800fe50:	d125      	bne.n	800fe9e <UART_SetConfig+0x302>
 800fe52:	4bae      	ldr	r3, [pc, #696]	@ (801010c <UART_SetConfig+0x570>)
 800fe54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fe58:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800fe5c:	2b30      	cmp	r3, #48	@ 0x30
 800fe5e:	d016      	beq.n	800fe8e <UART_SetConfig+0x2f2>
 800fe60:	2b30      	cmp	r3, #48	@ 0x30
 800fe62:	d818      	bhi.n	800fe96 <UART_SetConfig+0x2fa>
 800fe64:	2b20      	cmp	r3, #32
 800fe66:	d00a      	beq.n	800fe7e <UART_SetConfig+0x2e2>
 800fe68:	2b20      	cmp	r3, #32
 800fe6a:	d814      	bhi.n	800fe96 <UART_SetConfig+0x2fa>
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d002      	beq.n	800fe76 <UART_SetConfig+0x2da>
 800fe70:	2b10      	cmp	r3, #16
 800fe72:	d008      	beq.n	800fe86 <UART_SetConfig+0x2ea>
 800fe74:	e00f      	b.n	800fe96 <UART_SetConfig+0x2fa>
 800fe76:	2300      	movs	r3, #0
 800fe78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe7c:	e09d      	b.n	800ffba <UART_SetConfig+0x41e>
 800fe7e:	2302      	movs	r3, #2
 800fe80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe84:	e099      	b.n	800ffba <UART_SetConfig+0x41e>
 800fe86:	2304      	movs	r3, #4
 800fe88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe8c:	e095      	b.n	800ffba <UART_SetConfig+0x41e>
 800fe8e:	2308      	movs	r3, #8
 800fe90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe94:	e091      	b.n	800ffba <UART_SetConfig+0x41e>
 800fe96:	2310      	movs	r3, #16
 800fe98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe9c:	e08d      	b.n	800ffba <UART_SetConfig+0x41e>
 800fe9e:	68fb      	ldr	r3, [r7, #12]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	4a9b      	ldr	r2, [pc, #620]	@ (8010110 <UART_SetConfig+0x574>)
 800fea4:	4293      	cmp	r3, r2
 800fea6:	d125      	bne.n	800fef4 <UART_SetConfig+0x358>
 800fea8:	4b98      	ldr	r3, [pc, #608]	@ (801010c <UART_SetConfig+0x570>)
 800feaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800feae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800feb2:	2bc0      	cmp	r3, #192	@ 0xc0
 800feb4:	d016      	beq.n	800fee4 <UART_SetConfig+0x348>
 800feb6:	2bc0      	cmp	r3, #192	@ 0xc0
 800feb8:	d818      	bhi.n	800feec <UART_SetConfig+0x350>
 800feba:	2b80      	cmp	r3, #128	@ 0x80
 800febc:	d00a      	beq.n	800fed4 <UART_SetConfig+0x338>
 800febe:	2b80      	cmp	r3, #128	@ 0x80
 800fec0:	d814      	bhi.n	800feec <UART_SetConfig+0x350>
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d002      	beq.n	800fecc <UART_SetConfig+0x330>
 800fec6:	2b40      	cmp	r3, #64	@ 0x40
 800fec8:	d008      	beq.n	800fedc <UART_SetConfig+0x340>
 800feca:	e00f      	b.n	800feec <UART_SetConfig+0x350>
 800fecc:	2300      	movs	r3, #0
 800fece:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fed2:	e072      	b.n	800ffba <UART_SetConfig+0x41e>
 800fed4:	2302      	movs	r3, #2
 800fed6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800feda:	e06e      	b.n	800ffba <UART_SetConfig+0x41e>
 800fedc:	2304      	movs	r3, #4
 800fede:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fee2:	e06a      	b.n	800ffba <UART_SetConfig+0x41e>
 800fee4:	2308      	movs	r3, #8
 800fee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800feea:	e066      	b.n	800ffba <UART_SetConfig+0x41e>
 800feec:	2310      	movs	r3, #16
 800feee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fef2:	e062      	b.n	800ffba <UART_SetConfig+0x41e>
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	681b      	ldr	r3, [r3, #0]
 800fef8:	4a86      	ldr	r2, [pc, #536]	@ (8010114 <UART_SetConfig+0x578>)
 800fefa:	4293      	cmp	r3, r2
 800fefc:	d12a      	bne.n	800ff54 <UART_SetConfig+0x3b8>
 800fefe:	4b83      	ldr	r3, [pc, #524]	@ (801010c <UART_SetConfig+0x570>)
 800ff00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ff08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ff0c:	d01a      	beq.n	800ff44 <UART_SetConfig+0x3a8>
 800ff0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ff12:	d81b      	bhi.n	800ff4c <UART_SetConfig+0x3b0>
 800ff14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ff18:	d00c      	beq.n	800ff34 <UART_SetConfig+0x398>
 800ff1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ff1e:	d815      	bhi.n	800ff4c <UART_SetConfig+0x3b0>
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d003      	beq.n	800ff2c <UART_SetConfig+0x390>
 800ff24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ff28:	d008      	beq.n	800ff3c <UART_SetConfig+0x3a0>
 800ff2a:	e00f      	b.n	800ff4c <UART_SetConfig+0x3b0>
 800ff2c:	2300      	movs	r3, #0
 800ff2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff32:	e042      	b.n	800ffba <UART_SetConfig+0x41e>
 800ff34:	2302      	movs	r3, #2
 800ff36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff3a:	e03e      	b.n	800ffba <UART_SetConfig+0x41e>
 800ff3c:	2304      	movs	r3, #4
 800ff3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff42:	e03a      	b.n	800ffba <UART_SetConfig+0x41e>
 800ff44:	2308      	movs	r3, #8
 800ff46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff4a:	e036      	b.n	800ffba <UART_SetConfig+0x41e>
 800ff4c:	2310      	movs	r3, #16
 800ff4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff52:	e032      	b.n	800ffba <UART_SetConfig+0x41e>
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	4a6f      	ldr	r2, [pc, #444]	@ (8010118 <UART_SetConfig+0x57c>)
 800ff5a:	4293      	cmp	r3, r2
 800ff5c:	d12a      	bne.n	800ffb4 <UART_SetConfig+0x418>
 800ff5e:	4b6b      	ldr	r3, [pc, #428]	@ (801010c <UART_SetConfig+0x570>)
 800ff60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff64:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ff68:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ff6c:	d01a      	beq.n	800ffa4 <UART_SetConfig+0x408>
 800ff6e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ff72:	d81b      	bhi.n	800ffac <UART_SetConfig+0x410>
 800ff74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ff78:	d00c      	beq.n	800ff94 <UART_SetConfig+0x3f8>
 800ff7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ff7e:	d815      	bhi.n	800ffac <UART_SetConfig+0x410>
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d003      	beq.n	800ff8c <UART_SetConfig+0x3f0>
 800ff84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ff88:	d008      	beq.n	800ff9c <UART_SetConfig+0x400>
 800ff8a:	e00f      	b.n	800ffac <UART_SetConfig+0x410>
 800ff8c:	2300      	movs	r3, #0
 800ff8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff92:	e012      	b.n	800ffba <UART_SetConfig+0x41e>
 800ff94:	2302      	movs	r3, #2
 800ff96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff9a:	e00e      	b.n	800ffba <UART_SetConfig+0x41e>
 800ff9c:	2304      	movs	r3, #4
 800ff9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ffa2:	e00a      	b.n	800ffba <UART_SetConfig+0x41e>
 800ffa4:	2308      	movs	r3, #8
 800ffa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ffaa:	e006      	b.n	800ffba <UART_SetConfig+0x41e>
 800ffac:	2310      	movs	r3, #16
 800ffae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ffb2:	e002      	b.n	800ffba <UART_SetConfig+0x41e>
 800ffb4:	2310      	movs	r3, #16
 800ffb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	681b      	ldr	r3, [r3, #0]
 800ffbe:	4a56      	ldr	r2, [pc, #344]	@ (8010118 <UART_SetConfig+0x57c>)
 800ffc0:	4293      	cmp	r3, r2
 800ffc2:	d17a      	bne.n	80100ba <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ffc4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ffc8:	2b08      	cmp	r3, #8
 800ffca:	d824      	bhi.n	8010016 <UART_SetConfig+0x47a>
 800ffcc:	a201      	add	r2, pc, #4	@ (adr r2, 800ffd4 <UART_SetConfig+0x438>)
 800ffce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffd2:	bf00      	nop
 800ffd4:	0800fff9 	.word	0x0800fff9
 800ffd8:	08010017 	.word	0x08010017
 800ffdc:	08010001 	.word	0x08010001
 800ffe0:	08010017 	.word	0x08010017
 800ffe4:	08010007 	.word	0x08010007
 800ffe8:	08010017 	.word	0x08010017
 800ffec:	08010017 	.word	0x08010017
 800fff0:	08010017 	.word	0x08010017
 800fff4:	0801000f 	.word	0x0801000f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fff8:	f7fa fd5c 	bl	800aab4 <HAL_RCC_GetPCLK1Freq>
 800fffc:	61f8      	str	r0, [r7, #28]
        break;
 800fffe:	e010      	b.n	8010022 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010000:	4b46      	ldr	r3, [pc, #280]	@ (801011c <UART_SetConfig+0x580>)
 8010002:	61fb      	str	r3, [r7, #28]
        break;
 8010004:	e00d      	b.n	8010022 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010006:	f7fa fcbd 	bl	800a984 <HAL_RCC_GetSysClockFreq>
 801000a:	61f8      	str	r0, [r7, #28]
        break;
 801000c:	e009      	b.n	8010022 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801000e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010012:	61fb      	str	r3, [r7, #28]
        break;
 8010014:	e005      	b.n	8010022 <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 8010016:	2300      	movs	r3, #0
 8010018:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801001a:	2301      	movs	r3, #1
 801001c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8010020:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010022:	69fb      	ldr	r3, [r7, #28]
 8010024:	2b00      	cmp	r3, #0
 8010026:	f000 8107 	beq.w	8010238 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	685a      	ldr	r2, [r3, #4]
 801002e:	4613      	mov	r3, r2
 8010030:	005b      	lsls	r3, r3, #1
 8010032:	4413      	add	r3, r2
 8010034:	69fa      	ldr	r2, [r7, #28]
 8010036:	429a      	cmp	r2, r3
 8010038:	d305      	bcc.n	8010046 <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	685b      	ldr	r3, [r3, #4]
 801003e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8010040:	69fa      	ldr	r2, [r7, #28]
 8010042:	429a      	cmp	r2, r3
 8010044:	d903      	bls.n	801004e <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 8010046:	2301      	movs	r3, #1
 8010048:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801004c:	e0f4      	b.n	8010238 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 801004e:	69fb      	ldr	r3, [r7, #28]
 8010050:	2200      	movs	r2, #0
 8010052:	461c      	mov	r4, r3
 8010054:	4615      	mov	r5, r2
 8010056:	f04f 0200 	mov.w	r2, #0
 801005a:	f04f 0300 	mov.w	r3, #0
 801005e:	022b      	lsls	r3, r5, #8
 8010060:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8010064:	0222      	lsls	r2, r4, #8
 8010066:	68f9      	ldr	r1, [r7, #12]
 8010068:	6849      	ldr	r1, [r1, #4]
 801006a:	0849      	lsrs	r1, r1, #1
 801006c:	2000      	movs	r0, #0
 801006e:	4688      	mov	r8, r1
 8010070:	4681      	mov	r9, r0
 8010072:	eb12 0a08 	adds.w	sl, r2, r8
 8010076:	eb43 0b09 	adc.w	fp, r3, r9
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	685b      	ldr	r3, [r3, #4]
 801007e:	2200      	movs	r2, #0
 8010080:	603b      	str	r3, [r7, #0]
 8010082:	607a      	str	r2, [r7, #4]
 8010084:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010088:	4650      	mov	r0, sl
 801008a:	4659      	mov	r1, fp
 801008c:	f7f0 f940 	bl	8000310 <__aeabi_uldivmod>
 8010090:	4602      	mov	r2, r0
 8010092:	460b      	mov	r3, r1
 8010094:	4613      	mov	r3, r2
 8010096:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010098:	69bb      	ldr	r3, [r7, #24]
 801009a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801009e:	d308      	bcc.n	80100b2 <UART_SetConfig+0x516>
 80100a0:	69bb      	ldr	r3, [r7, #24]
 80100a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80100a6:	d204      	bcs.n	80100b2 <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 80100a8:	68fb      	ldr	r3, [r7, #12]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	69ba      	ldr	r2, [r7, #24]
 80100ae:	60da      	str	r2, [r3, #12]
 80100b0:	e0c2      	b.n	8010238 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 80100b2:	2301      	movs	r3, #1
 80100b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80100b8:	e0be      	b.n	8010238 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	69db      	ldr	r3, [r3, #28]
 80100be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80100c2:	d16a      	bne.n	801019a <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 80100c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80100c8:	2b08      	cmp	r3, #8
 80100ca:	d834      	bhi.n	8010136 <UART_SetConfig+0x59a>
 80100cc:	a201      	add	r2, pc, #4	@ (adr r2, 80100d4 <UART_SetConfig+0x538>)
 80100ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100d2:	bf00      	nop
 80100d4:	080100f9 	.word	0x080100f9
 80100d8:	08010101 	.word	0x08010101
 80100dc:	08010121 	.word	0x08010121
 80100e0:	08010137 	.word	0x08010137
 80100e4:	08010127 	.word	0x08010127
 80100e8:	08010137 	.word	0x08010137
 80100ec:	08010137 	.word	0x08010137
 80100f0:	08010137 	.word	0x08010137
 80100f4:	0801012f 	.word	0x0801012f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80100f8:	f7fa fcdc 	bl	800aab4 <HAL_RCC_GetPCLK1Freq>
 80100fc:	61f8      	str	r0, [r7, #28]
        break;
 80100fe:	e020      	b.n	8010142 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010100:	f7fa fcee 	bl	800aae0 <HAL_RCC_GetPCLK2Freq>
 8010104:	61f8      	str	r0, [r7, #28]
        break;
 8010106:	e01c      	b.n	8010142 <UART_SetConfig+0x5a6>
 8010108:	40004800 	.word	0x40004800
 801010c:	40021000 	.word	0x40021000
 8010110:	40004c00 	.word	0x40004c00
 8010114:	40005000 	.word	0x40005000
 8010118:	40008000 	.word	0x40008000
 801011c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010120:	4b4c      	ldr	r3, [pc, #304]	@ (8010254 <UART_SetConfig+0x6b8>)
 8010122:	61fb      	str	r3, [r7, #28]
        break;
 8010124:	e00d      	b.n	8010142 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010126:	f7fa fc2d 	bl	800a984 <HAL_RCC_GetSysClockFreq>
 801012a:	61f8      	str	r0, [r7, #28]
        break;
 801012c:	e009      	b.n	8010142 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801012e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010132:	61fb      	str	r3, [r7, #28]
        break;
 8010134:	e005      	b.n	8010142 <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 8010136:	2300      	movs	r3, #0
 8010138:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801013a:	2301      	movs	r3, #1
 801013c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8010140:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010142:	69fb      	ldr	r3, [r7, #28]
 8010144:	2b00      	cmp	r3, #0
 8010146:	d077      	beq.n	8010238 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8010148:	69fb      	ldr	r3, [r7, #28]
 801014a:	005a      	lsls	r2, r3, #1
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	685b      	ldr	r3, [r3, #4]
 8010150:	085b      	lsrs	r3, r3, #1
 8010152:	441a      	add	r2, r3
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	685b      	ldr	r3, [r3, #4]
 8010158:	fbb2 f3f3 	udiv	r3, r2, r3
 801015c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801015e:	69bb      	ldr	r3, [r7, #24]
 8010160:	2b0f      	cmp	r3, #15
 8010162:	d916      	bls.n	8010192 <UART_SetConfig+0x5f6>
 8010164:	69bb      	ldr	r3, [r7, #24]
 8010166:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801016a:	d212      	bcs.n	8010192 <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801016c:	69bb      	ldr	r3, [r7, #24]
 801016e:	b29b      	uxth	r3, r3
 8010170:	f023 030f 	bic.w	r3, r3, #15
 8010174:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010176:	69bb      	ldr	r3, [r7, #24]
 8010178:	085b      	lsrs	r3, r3, #1
 801017a:	b29b      	uxth	r3, r3
 801017c:	f003 0307 	and.w	r3, r3, #7
 8010180:	b29a      	uxth	r2, r3
 8010182:	8afb      	ldrh	r3, [r7, #22]
 8010184:	4313      	orrs	r3, r2
 8010186:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	8afa      	ldrh	r2, [r7, #22]
 801018e:	60da      	str	r2, [r3, #12]
 8010190:	e052      	b.n	8010238 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 8010192:	2301      	movs	r3, #1
 8010194:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8010198:	e04e      	b.n	8010238 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 801019a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801019e:	2b08      	cmp	r3, #8
 80101a0:	d827      	bhi.n	80101f2 <UART_SetConfig+0x656>
 80101a2:	a201      	add	r2, pc, #4	@ (adr r2, 80101a8 <UART_SetConfig+0x60c>)
 80101a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101a8:	080101cd 	.word	0x080101cd
 80101ac:	080101d5 	.word	0x080101d5
 80101b0:	080101dd 	.word	0x080101dd
 80101b4:	080101f3 	.word	0x080101f3
 80101b8:	080101e3 	.word	0x080101e3
 80101bc:	080101f3 	.word	0x080101f3
 80101c0:	080101f3 	.word	0x080101f3
 80101c4:	080101f3 	.word	0x080101f3
 80101c8:	080101eb 	.word	0x080101eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80101cc:	f7fa fc72 	bl	800aab4 <HAL_RCC_GetPCLK1Freq>
 80101d0:	61f8      	str	r0, [r7, #28]
        break;
 80101d2:	e014      	b.n	80101fe <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80101d4:	f7fa fc84 	bl	800aae0 <HAL_RCC_GetPCLK2Freq>
 80101d8:	61f8      	str	r0, [r7, #28]
        break;
 80101da:	e010      	b.n	80101fe <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80101dc:	4b1d      	ldr	r3, [pc, #116]	@ (8010254 <UART_SetConfig+0x6b8>)
 80101de:	61fb      	str	r3, [r7, #28]
        break;
 80101e0:	e00d      	b.n	80101fe <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80101e2:	f7fa fbcf 	bl	800a984 <HAL_RCC_GetSysClockFreq>
 80101e6:	61f8      	str	r0, [r7, #28]
        break;
 80101e8:	e009      	b.n	80101fe <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80101ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80101ee:	61fb      	str	r3, [r7, #28]
        break;
 80101f0:	e005      	b.n	80101fe <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 80101f2:	2300      	movs	r3, #0
 80101f4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80101f6:	2301      	movs	r3, #1
 80101f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80101fc:	bf00      	nop
    }

    if (pclk != 0U)
 80101fe:	69fb      	ldr	r3, [r7, #28]
 8010200:	2b00      	cmp	r3, #0
 8010202:	d019      	beq.n	8010238 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	685b      	ldr	r3, [r3, #4]
 8010208:	085a      	lsrs	r2, r3, #1
 801020a:	69fb      	ldr	r3, [r7, #28]
 801020c:	441a      	add	r2, r3
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	685b      	ldr	r3, [r3, #4]
 8010212:	fbb2 f3f3 	udiv	r3, r2, r3
 8010216:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010218:	69bb      	ldr	r3, [r7, #24]
 801021a:	2b0f      	cmp	r3, #15
 801021c:	d909      	bls.n	8010232 <UART_SetConfig+0x696>
 801021e:	69bb      	ldr	r3, [r7, #24]
 8010220:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010224:	d205      	bcs.n	8010232 <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010226:	69bb      	ldr	r3, [r7, #24]
 8010228:	b29a      	uxth	r2, r3
 801022a:	68fb      	ldr	r3, [r7, #12]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	60da      	str	r2, [r3, #12]
 8010230:	e002      	b.n	8010238 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 8010232:	2301      	movs	r3, #1
 8010234:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	2200      	movs	r2, #0
 801023c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	2200      	movs	r2, #0
 8010242:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8010244:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8010248:	4618      	mov	r0, r3
 801024a:	3728      	adds	r7, #40	@ 0x28
 801024c:	46bd      	mov	sp, r7
 801024e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010252:	bf00      	nop
 8010254:	00f42400 	.word	0x00f42400

08010258 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010258:	b580      	push	{r7, lr}
 801025a:	b082      	sub	sp, #8
 801025c:	af00      	add	r7, sp, #0
 801025e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010264:	2bff      	cmp	r3, #255	@ 0xff
 8010266:	d904      	bls.n	8010272 <UART_AdvFeatureConfig+0x1a>
 8010268:	f640 514d 	movw	r1, #3405	@ 0xd4d
 801026c:	4891      	ldr	r0, [pc, #580]	@ (80104b4 <UART_AdvFeatureConfig+0x25c>)
 801026e:	f7f7 f9c3 	bl	80075f8 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010276:	f003 0308 	and.w	r3, r3, #8
 801027a:	2b00      	cmp	r3, #0
 801027c:	d018      	beq.n	80102b0 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010282:	2b00      	cmp	r3, #0
 8010284:	d009      	beq.n	801029a <UART_AdvFeatureConfig+0x42>
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801028a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801028e:	d004      	beq.n	801029a <UART_AdvFeatureConfig+0x42>
 8010290:	f640 5152 	movw	r1, #3410	@ 0xd52
 8010294:	4887      	ldr	r0, [pc, #540]	@ (80104b4 <UART_AdvFeatureConfig+0x25c>)
 8010296:	f7f7 f9af 	bl	80075f8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	685b      	ldr	r3, [r3, #4]
 80102a0:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	430a      	orrs	r2, r1
 80102ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102b4:	f003 0301 	and.w	r3, r3, #1
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d018      	beq.n	80102ee <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d009      	beq.n	80102d8 <UART_AdvFeatureConfig+0x80>
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80102cc:	d004      	beq.n	80102d8 <UART_AdvFeatureConfig+0x80>
 80102ce:	f640 5159 	movw	r1, #3417	@ 0xd59
 80102d2:	4878      	ldr	r0, [pc, #480]	@ (80104b4 <UART_AdvFeatureConfig+0x25c>)
 80102d4:	f7f7 f990 	bl	80075f8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	685b      	ldr	r3, [r3, #4]
 80102de:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	430a      	orrs	r2, r1
 80102ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102f2:	f003 0302 	and.w	r3, r3, #2
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d018      	beq.n	801032c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d009      	beq.n	8010316 <UART_AdvFeatureConfig+0xbe>
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010306:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801030a:	d004      	beq.n	8010316 <UART_AdvFeatureConfig+0xbe>
 801030c:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 8010310:	4868      	ldr	r0, [pc, #416]	@ (80104b4 <UART_AdvFeatureConfig+0x25c>)
 8010312:	f7f7 f971 	bl	80075f8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	685b      	ldr	r3, [r3, #4]
 801031c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	430a      	orrs	r2, r1
 801032a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010330:	f003 0304 	and.w	r3, r3, #4
 8010334:	2b00      	cmp	r3, #0
 8010336:	d018      	beq.n	801036a <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801033c:	2b00      	cmp	r3, #0
 801033e:	d009      	beq.n	8010354 <UART_AdvFeatureConfig+0xfc>
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010344:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010348:	d004      	beq.n	8010354 <UART_AdvFeatureConfig+0xfc>
 801034a:	f640 5167 	movw	r1, #3431	@ 0xd67
 801034e:	4859      	ldr	r0, [pc, #356]	@ (80104b4 <UART_AdvFeatureConfig+0x25c>)
 8010350:	f7f7 f952 	bl	80075f8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	685b      	ldr	r3, [r3, #4]
 801035a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	430a      	orrs	r2, r1
 8010368:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801036e:	f003 0310 	and.w	r3, r3, #16
 8010372:	2b00      	cmp	r3, #0
 8010374:	d018      	beq.n	80103a8 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801037a:	2b00      	cmp	r3, #0
 801037c:	d009      	beq.n	8010392 <UART_AdvFeatureConfig+0x13a>
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010386:	d004      	beq.n	8010392 <UART_AdvFeatureConfig+0x13a>
 8010388:	f640 516e 	movw	r1, #3438	@ 0xd6e
 801038c:	4849      	ldr	r0, [pc, #292]	@ (80104b4 <UART_AdvFeatureConfig+0x25c>)
 801038e:	f7f7 f933 	bl	80075f8 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	689b      	ldr	r3, [r3, #8]
 8010398:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	430a      	orrs	r2, r1
 80103a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103ac:	f003 0320 	and.w	r3, r3, #32
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d018      	beq.n	80103e6 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d009      	beq.n	80103d0 <UART_AdvFeatureConfig+0x178>
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80103c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80103c4:	d004      	beq.n	80103d0 <UART_AdvFeatureConfig+0x178>
 80103c6:	f640 5175 	movw	r1, #3445	@ 0xd75
 80103ca:	483a      	ldr	r0, [pc, #232]	@ (80104b4 <UART_AdvFeatureConfig+0x25c>)
 80103cc:	f7f7 f914 	bl	80075f8 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	689b      	ldr	r3, [r3, #8]
 80103d6:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	430a      	orrs	r2, r1
 80103e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d06c      	beq.n	80104cc <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	4a30      	ldr	r2, [pc, #192]	@ (80104b8 <UART_AdvFeatureConfig+0x260>)
 80103f8:	4293      	cmp	r3, r2
 80103fa:	d018      	beq.n	801042e <UART_AdvFeatureConfig+0x1d6>
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	4a2e      	ldr	r2, [pc, #184]	@ (80104bc <UART_AdvFeatureConfig+0x264>)
 8010402:	4293      	cmp	r3, r2
 8010404:	d013      	beq.n	801042e <UART_AdvFeatureConfig+0x1d6>
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	4a2d      	ldr	r2, [pc, #180]	@ (80104c0 <UART_AdvFeatureConfig+0x268>)
 801040c:	4293      	cmp	r3, r2
 801040e:	d00e      	beq.n	801042e <UART_AdvFeatureConfig+0x1d6>
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	4a2b      	ldr	r2, [pc, #172]	@ (80104c4 <UART_AdvFeatureConfig+0x26c>)
 8010416:	4293      	cmp	r3, r2
 8010418:	d009      	beq.n	801042e <UART_AdvFeatureConfig+0x1d6>
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	4a2a      	ldr	r2, [pc, #168]	@ (80104c8 <UART_AdvFeatureConfig+0x270>)
 8010420:	4293      	cmp	r3, r2
 8010422:	d004      	beq.n	801042e <UART_AdvFeatureConfig+0x1d6>
 8010424:	f640 517c 	movw	r1, #3452	@ 0xd7c
 8010428:	4822      	ldr	r0, [pc, #136]	@ (80104b4 <UART_AdvFeatureConfig+0x25c>)
 801042a:	f7f7 f8e5 	bl	80075f8 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010432:	2b00      	cmp	r3, #0
 8010434:	d009      	beq.n	801044a <UART_AdvFeatureConfig+0x1f2>
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801043a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801043e:	d004      	beq.n	801044a <UART_AdvFeatureConfig+0x1f2>
 8010440:	f640 517d 	movw	r1, #3453	@ 0xd7d
 8010444:	481b      	ldr	r0, [pc, #108]	@ (80104b4 <UART_AdvFeatureConfig+0x25c>)
 8010446:	f7f7 f8d7 	bl	80075f8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	685b      	ldr	r3, [r3, #4]
 8010450:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	681b      	ldr	r3, [r3, #0]
 801045c:	430a      	orrs	r2, r1
 801045e:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010464:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010468:	d130      	bne.n	80104cc <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801046e:	2b00      	cmp	r3, #0
 8010470:	d013      	beq.n	801049a <UART_AdvFeatureConfig+0x242>
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010476:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801047a:	d00e      	beq.n	801049a <UART_AdvFeatureConfig+0x242>
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010480:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010484:	d009      	beq.n	801049a <UART_AdvFeatureConfig+0x242>
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801048a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 801048e:	d004      	beq.n	801049a <UART_AdvFeatureConfig+0x242>
 8010490:	f640 5182 	movw	r1, #3458	@ 0xd82
 8010494:	4807      	ldr	r0, [pc, #28]	@ (80104b4 <UART_AdvFeatureConfig+0x25c>)
 8010496:	f7f7 f8af 	bl	80075f8 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	685b      	ldr	r3, [r3, #4]
 80104a0:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	430a      	orrs	r2, r1
 80104ae:	605a      	str	r2, [r3, #4]
 80104b0:	e00c      	b.n	80104cc <UART_AdvFeatureConfig+0x274>
 80104b2:	bf00      	nop
 80104b4:	080124b8 	.word	0x080124b8
 80104b8:	40013800 	.word	0x40013800
 80104bc:	40004400 	.word	0x40004400
 80104c0:	40004800 	.word	0x40004800
 80104c4:	40004c00 	.word	0x40004c00
 80104c8:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d018      	beq.n	801050a <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d009      	beq.n	80104f4 <UART_AdvFeatureConfig+0x29c>
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80104e4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80104e8:	d004      	beq.n	80104f4 <UART_AdvFeatureConfig+0x29c>
 80104ea:	f640 518a 	movw	r1, #3466	@ 0xd8a
 80104ee:	4809      	ldr	r0, [pc, #36]	@ (8010514 <UART_AdvFeatureConfig+0x2bc>)
 80104f0:	f7f7 f882 	bl	80075f8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	685b      	ldr	r3, [r3, #4]
 80104fa:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	681b      	ldr	r3, [r3, #0]
 8010506:	430a      	orrs	r2, r1
 8010508:	605a      	str	r2, [r3, #4]
  }
}
 801050a:	bf00      	nop
 801050c:	3708      	adds	r7, #8
 801050e:	46bd      	mov	sp, r7
 8010510:	bd80      	pop	{r7, pc}
 8010512:	bf00      	nop
 8010514:	080124b8 	.word	0x080124b8

08010518 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010518:	b580      	push	{r7, lr}
 801051a:	b098      	sub	sp, #96	@ 0x60
 801051c:	af02      	add	r7, sp, #8
 801051e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	2200      	movs	r2, #0
 8010524:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010528:	f7f7 fe90 	bl	800824c <HAL_GetTick>
 801052c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	f003 0308 	and.w	r3, r3, #8
 8010538:	2b08      	cmp	r3, #8
 801053a:	d12e      	bne.n	801059a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801053c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010540:	9300      	str	r3, [sp, #0]
 8010542:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010544:	2200      	movs	r2, #0
 8010546:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801054a:	6878      	ldr	r0, [r7, #4]
 801054c:	f000 f88c 	bl	8010668 <UART_WaitOnFlagUntilTimeout>
 8010550:	4603      	mov	r3, r0
 8010552:	2b00      	cmp	r3, #0
 8010554:	d021      	beq.n	801059a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801055c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801055e:	e853 3f00 	ldrex	r3, [r3]
 8010562:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010566:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801056a:	653b      	str	r3, [r7, #80]	@ 0x50
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	461a      	mov	r2, r3
 8010572:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010574:	647b      	str	r3, [r7, #68]	@ 0x44
 8010576:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010578:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801057a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801057c:	e841 2300 	strex	r3, r2, [r1]
 8010580:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010584:	2b00      	cmp	r3, #0
 8010586:	d1e6      	bne.n	8010556 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	2220      	movs	r2, #32
 801058c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	2200      	movs	r2, #0
 8010592:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010596:	2303      	movs	r3, #3
 8010598:	e062      	b.n	8010660 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	f003 0304 	and.w	r3, r3, #4
 80105a4:	2b04      	cmp	r3, #4
 80105a6:	d149      	bne.n	801063c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80105a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80105ac:	9300      	str	r3, [sp, #0]
 80105ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80105b0:	2200      	movs	r2, #0
 80105b2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80105b6:	6878      	ldr	r0, [r7, #4]
 80105b8:	f000 f856 	bl	8010668 <UART_WaitOnFlagUntilTimeout>
 80105bc:	4603      	mov	r3, r0
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d03c      	beq.n	801063c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105ca:	e853 3f00 	ldrex	r3, [r3]
 80105ce:	623b      	str	r3, [r7, #32]
   return(result);
 80105d0:	6a3b      	ldr	r3, [r7, #32]
 80105d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80105d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	461a      	mov	r2, r3
 80105de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80105e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80105e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80105e8:	e841 2300 	strex	r3, r2, [r1]
 80105ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80105ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d1e6      	bne.n	80105c2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	3308      	adds	r3, #8
 80105fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105fc:	693b      	ldr	r3, [r7, #16]
 80105fe:	e853 3f00 	ldrex	r3, [r3]
 8010602:	60fb      	str	r3, [r7, #12]
   return(result);
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	f023 0301 	bic.w	r3, r3, #1
 801060a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	3308      	adds	r3, #8
 8010612:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010614:	61fa      	str	r2, [r7, #28]
 8010616:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010618:	69b9      	ldr	r1, [r7, #24]
 801061a:	69fa      	ldr	r2, [r7, #28]
 801061c:	e841 2300 	strex	r3, r2, [r1]
 8010620:	617b      	str	r3, [r7, #20]
   return(result);
 8010622:	697b      	ldr	r3, [r7, #20]
 8010624:	2b00      	cmp	r3, #0
 8010626:	d1e5      	bne.n	80105f4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	2220      	movs	r2, #32
 801062c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	2200      	movs	r2, #0
 8010634:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010638:	2303      	movs	r3, #3
 801063a:	e011      	b.n	8010660 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	2220      	movs	r2, #32
 8010640:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	2220      	movs	r2, #32
 8010646:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	2200      	movs	r2, #0
 801064e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	2200      	movs	r2, #0
 8010654:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	2200      	movs	r2, #0
 801065a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 801065e:	2300      	movs	r3, #0
}
 8010660:	4618      	mov	r0, r3
 8010662:	3758      	adds	r7, #88	@ 0x58
 8010664:	46bd      	mov	sp, r7
 8010666:	bd80      	pop	{r7, pc}

08010668 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010668:	b580      	push	{r7, lr}
 801066a:	b084      	sub	sp, #16
 801066c:	af00      	add	r7, sp, #0
 801066e:	60f8      	str	r0, [r7, #12]
 8010670:	60b9      	str	r1, [r7, #8]
 8010672:	603b      	str	r3, [r7, #0]
 8010674:	4613      	mov	r3, r2
 8010676:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010678:	e04f      	b.n	801071a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801067a:	69bb      	ldr	r3, [r7, #24]
 801067c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010680:	d04b      	beq.n	801071a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010682:	f7f7 fde3 	bl	800824c <HAL_GetTick>
 8010686:	4602      	mov	r2, r0
 8010688:	683b      	ldr	r3, [r7, #0]
 801068a:	1ad3      	subs	r3, r2, r3
 801068c:	69ba      	ldr	r2, [r7, #24]
 801068e:	429a      	cmp	r2, r3
 8010690:	d302      	bcc.n	8010698 <UART_WaitOnFlagUntilTimeout+0x30>
 8010692:	69bb      	ldr	r3, [r7, #24]
 8010694:	2b00      	cmp	r3, #0
 8010696:	d101      	bne.n	801069c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010698:	2303      	movs	r3, #3
 801069a:	e04e      	b.n	801073a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801069c:	68fb      	ldr	r3, [r7, #12]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	f003 0304 	and.w	r3, r3, #4
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d037      	beq.n	801071a <UART_WaitOnFlagUntilTimeout+0xb2>
 80106aa:	68bb      	ldr	r3, [r7, #8]
 80106ac:	2b80      	cmp	r3, #128	@ 0x80
 80106ae:	d034      	beq.n	801071a <UART_WaitOnFlagUntilTimeout+0xb2>
 80106b0:	68bb      	ldr	r3, [r7, #8]
 80106b2:	2b40      	cmp	r3, #64	@ 0x40
 80106b4:	d031      	beq.n	801071a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	69db      	ldr	r3, [r3, #28]
 80106bc:	f003 0308 	and.w	r3, r3, #8
 80106c0:	2b08      	cmp	r3, #8
 80106c2:	d110      	bne.n	80106e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	2208      	movs	r2, #8
 80106ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80106cc:	68f8      	ldr	r0, [r7, #12]
 80106ce:	f000 f838 	bl	8010742 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	2208      	movs	r2, #8
 80106d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	2200      	movs	r2, #0
 80106de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80106e2:	2301      	movs	r3, #1
 80106e4:	e029      	b.n	801073a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	69db      	ldr	r3, [r3, #28]
 80106ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80106f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80106f4:	d111      	bne.n	801071a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80106fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010700:	68f8      	ldr	r0, [r7, #12]
 8010702:	f000 f81e 	bl	8010742 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	2220      	movs	r2, #32
 801070a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	2200      	movs	r2, #0
 8010712:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010716:	2303      	movs	r3, #3
 8010718:	e00f      	b.n	801073a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801071a:	68fb      	ldr	r3, [r7, #12]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	69da      	ldr	r2, [r3, #28]
 8010720:	68bb      	ldr	r3, [r7, #8]
 8010722:	4013      	ands	r3, r2
 8010724:	68ba      	ldr	r2, [r7, #8]
 8010726:	429a      	cmp	r2, r3
 8010728:	bf0c      	ite	eq
 801072a:	2301      	moveq	r3, #1
 801072c:	2300      	movne	r3, #0
 801072e:	b2db      	uxtb	r3, r3
 8010730:	461a      	mov	r2, r3
 8010732:	79fb      	ldrb	r3, [r7, #7]
 8010734:	429a      	cmp	r2, r3
 8010736:	d0a0      	beq.n	801067a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010738:	2300      	movs	r3, #0
}
 801073a:	4618      	mov	r0, r3
 801073c:	3710      	adds	r7, #16
 801073e:	46bd      	mov	sp, r7
 8010740:	bd80      	pop	{r7, pc}

08010742 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010742:	b480      	push	{r7}
 8010744:	b095      	sub	sp, #84	@ 0x54
 8010746:	af00      	add	r7, sp, #0
 8010748:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	681b      	ldr	r3, [r3, #0]
 801074e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010752:	e853 3f00 	ldrex	r3, [r3]
 8010756:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801075a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801075e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	461a      	mov	r2, r3
 8010766:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010768:	643b      	str	r3, [r7, #64]	@ 0x40
 801076a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801076c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801076e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010770:	e841 2300 	strex	r3, r2, [r1]
 8010774:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010778:	2b00      	cmp	r3, #0
 801077a:	d1e6      	bne.n	801074a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	3308      	adds	r3, #8
 8010782:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010784:	6a3b      	ldr	r3, [r7, #32]
 8010786:	e853 3f00 	ldrex	r3, [r3]
 801078a:	61fb      	str	r3, [r7, #28]
   return(result);
 801078c:	69fb      	ldr	r3, [r7, #28]
 801078e:	f023 0301 	bic.w	r3, r3, #1
 8010792:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	681b      	ldr	r3, [r3, #0]
 8010798:	3308      	adds	r3, #8
 801079a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801079c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801079e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80107a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80107a4:	e841 2300 	strex	r3, r2, [r1]
 80107a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80107aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d1e5      	bne.n	801077c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80107b4:	2b01      	cmp	r3, #1
 80107b6:	d118      	bne.n	80107ea <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	e853 3f00 	ldrex	r3, [r3]
 80107c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80107c6:	68bb      	ldr	r3, [r7, #8]
 80107c8:	f023 0310 	bic.w	r3, r3, #16
 80107cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	461a      	mov	r2, r3
 80107d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107d6:	61bb      	str	r3, [r7, #24]
 80107d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107da:	6979      	ldr	r1, [r7, #20]
 80107dc:	69ba      	ldr	r2, [r7, #24]
 80107de:	e841 2300 	strex	r3, r2, [r1]
 80107e2:	613b      	str	r3, [r7, #16]
   return(result);
 80107e4:	693b      	ldr	r3, [r7, #16]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d1e6      	bne.n	80107b8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	2220      	movs	r2, #32
 80107ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	2200      	movs	r2, #0
 80107f6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	2200      	movs	r2, #0
 80107fc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80107fe:	bf00      	nop
 8010800:	3754      	adds	r7, #84	@ 0x54
 8010802:	46bd      	mov	sp, r7
 8010804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010808:	4770      	bx	lr
	...

0801080c <calloc>:
 801080c:	4b02      	ldr	r3, [pc, #8]	@ (8010818 <calloc+0xc>)
 801080e:	460a      	mov	r2, r1
 8010810:	4601      	mov	r1, r0
 8010812:	6818      	ldr	r0, [r3, #0]
 8010814:	f000 b802 	b.w	801081c <_calloc_r>
 8010818:	20000030 	.word	0x20000030

0801081c <_calloc_r>:
 801081c:	b570      	push	{r4, r5, r6, lr}
 801081e:	fba1 5402 	umull	r5, r4, r1, r2
 8010822:	b934      	cbnz	r4, 8010832 <_calloc_r+0x16>
 8010824:	4629      	mov	r1, r5
 8010826:	f000 f83f 	bl	80108a8 <_malloc_r>
 801082a:	4606      	mov	r6, r0
 801082c:	b928      	cbnz	r0, 801083a <_calloc_r+0x1e>
 801082e:	4630      	mov	r0, r6
 8010830:	bd70      	pop	{r4, r5, r6, pc}
 8010832:	220c      	movs	r2, #12
 8010834:	6002      	str	r2, [r0, #0]
 8010836:	2600      	movs	r6, #0
 8010838:	e7f9      	b.n	801082e <_calloc_r+0x12>
 801083a:	462a      	mov	r2, r5
 801083c:	4621      	mov	r1, r4
 801083e:	f000 fbb9 	bl	8010fb4 <memset>
 8010842:	e7f4      	b.n	801082e <_calloc_r+0x12>

08010844 <malloc>:
 8010844:	4b02      	ldr	r3, [pc, #8]	@ (8010850 <malloc+0xc>)
 8010846:	4601      	mov	r1, r0
 8010848:	6818      	ldr	r0, [r3, #0]
 801084a:	f000 b82d 	b.w	80108a8 <_malloc_r>
 801084e:	bf00      	nop
 8010850:	20000030 	.word	0x20000030

08010854 <free>:
 8010854:	4b02      	ldr	r3, [pc, #8]	@ (8010860 <free+0xc>)
 8010856:	4601      	mov	r1, r0
 8010858:	6818      	ldr	r0, [r3, #0]
 801085a:	f000 bc45 	b.w	80110e8 <_free_r>
 801085e:	bf00      	nop
 8010860:	20000030 	.word	0x20000030

08010864 <sbrk_aligned>:
 8010864:	b570      	push	{r4, r5, r6, lr}
 8010866:	4e0f      	ldr	r6, [pc, #60]	@ (80108a4 <sbrk_aligned+0x40>)
 8010868:	460c      	mov	r4, r1
 801086a:	6831      	ldr	r1, [r6, #0]
 801086c:	4605      	mov	r5, r0
 801086e:	b911      	cbnz	r1, 8010876 <sbrk_aligned+0x12>
 8010870:	f000 fbdc 	bl	801102c <_sbrk_r>
 8010874:	6030      	str	r0, [r6, #0]
 8010876:	4621      	mov	r1, r4
 8010878:	4628      	mov	r0, r5
 801087a:	f000 fbd7 	bl	801102c <_sbrk_r>
 801087e:	1c43      	adds	r3, r0, #1
 8010880:	d103      	bne.n	801088a <sbrk_aligned+0x26>
 8010882:	f04f 34ff 	mov.w	r4, #4294967295
 8010886:	4620      	mov	r0, r4
 8010888:	bd70      	pop	{r4, r5, r6, pc}
 801088a:	1cc4      	adds	r4, r0, #3
 801088c:	f024 0403 	bic.w	r4, r4, #3
 8010890:	42a0      	cmp	r0, r4
 8010892:	d0f8      	beq.n	8010886 <sbrk_aligned+0x22>
 8010894:	1a21      	subs	r1, r4, r0
 8010896:	4628      	mov	r0, r5
 8010898:	f000 fbc8 	bl	801102c <_sbrk_r>
 801089c:	3001      	adds	r0, #1
 801089e:	d1f2      	bne.n	8010886 <sbrk_aligned+0x22>
 80108a0:	e7ef      	b.n	8010882 <sbrk_aligned+0x1e>
 80108a2:	bf00      	nop
 80108a4:	20004ee8 	.word	0x20004ee8

080108a8 <_malloc_r>:
 80108a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80108ac:	1ccd      	adds	r5, r1, #3
 80108ae:	f025 0503 	bic.w	r5, r5, #3
 80108b2:	3508      	adds	r5, #8
 80108b4:	2d0c      	cmp	r5, #12
 80108b6:	bf38      	it	cc
 80108b8:	250c      	movcc	r5, #12
 80108ba:	2d00      	cmp	r5, #0
 80108bc:	4606      	mov	r6, r0
 80108be:	db01      	blt.n	80108c4 <_malloc_r+0x1c>
 80108c0:	42a9      	cmp	r1, r5
 80108c2:	d904      	bls.n	80108ce <_malloc_r+0x26>
 80108c4:	230c      	movs	r3, #12
 80108c6:	6033      	str	r3, [r6, #0]
 80108c8:	2000      	movs	r0, #0
 80108ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80108ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80109a4 <_malloc_r+0xfc>
 80108d2:	f000 f869 	bl	80109a8 <__malloc_lock>
 80108d6:	f8d8 3000 	ldr.w	r3, [r8]
 80108da:	461c      	mov	r4, r3
 80108dc:	bb44      	cbnz	r4, 8010930 <_malloc_r+0x88>
 80108de:	4629      	mov	r1, r5
 80108e0:	4630      	mov	r0, r6
 80108e2:	f7ff ffbf 	bl	8010864 <sbrk_aligned>
 80108e6:	1c43      	adds	r3, r0, #1
 80108e8:	4604      	mov	r4, r0
 80108ea:	d158      	bne.n	801099e <_malloc_r+0xf6>
 80108ec:	f8d8 4000 	ldr.w	r4, [r8]
 80108f0:	4627      	mov	r7, r4
 80108f2:	2f00      	cmp	r7, #0
 80108f4:	d143      	bne.n	801097e <_malloc_r+0xd6>
 80108f6:	2c00      	cmp	r4, #0
 80108f8:	d04b      	beq.n	8010992 <_malloc_r+0xea>
 80108fa:	6823      	ldr	r3, [r4, #0]
 80108fc:	4639      	mov	r1, r7
 80108fe:	4630      	mov	r0, r6
 8010900:	eb04 0903 	add.w	r9, r4, r3
 8010904:	f000 fb92 	bl	801102c <_sbrk_r>
 8010908:	4581      	cmp	r9, r0
 801090a:	d142      	bne.n	8010992 <_malloc_r+0xea>
 801090c:	6821      	ldr	r1, [r4, #0]
 801090e:	1a6d      	subs	r5, r5, r1
 8010910:	4629      	mov	r1, r5
 8010912:	4630      	mov	r0, r6
 8010914:	f7ff ffa6 	bl	8010864 <sbrk_aligned>
 8010918:	3001      	adds	r0, #1
 801091a:	d03a      	beq.n	8010992 <_malloc_r+0xea>
 801091c:	6823      	ldr	r3, [r4, #0]
 801091e:	442b      	add	r3, r5
 8010920:	6023      	str	r3, [r4, #0]
 8010922:	f8d8 3000 	ldr.w	r3, [r8]
 8010926:	685a      	ldr	r2, [r3, #4]
 8010928:	bb62      	cbnz	r2, 8010984 <_malloc_r+0xdc>
 801092a:	f8c8 7000 	str.w	r7, [r8]
 801092e:	e00f      	b.n	8010950 <_malloc_r+0xa8>
 8010930:	6822      	ldr	r2, [r4, #0]
 8010932:	1b52      	subs	r2, r2, r5
 8010934:	d420      	bmi.n	8010978 <_malloc_r+0xd0>
 8010936:	2a0b      	cmp	r2, #11
 8010938:	d917      	bls.n	801096a <_malloc_r+0xc2>
 801093a:	1961      	adds	r1, r4, r5
 801093c:	42a3      	cmp	r3, r4
 801093e:	6025      	str	r5, [r4, #0]
 8010940:	bf18      	it	ne
 8010942:	6059      	strne	r1, [r3, #4]
 8010944:	6863      	ldr	r3, [r4, #4]
 8010946:	bf08      	it	eq
 8010948:	f8c8 1000 	streq.w	r1, [r8]
 801094c:	5162      	str	r2, [r4, r5]
 801094e:	604b      	str	r3, [r1, #4]
 8010950:	4630      	mov	r0, r6
 8010952:	f000 f82f 	bl	80109b4 <__malloc_unlock>
 8010956:	f104 000b 	add.w	r0, r4, #11
 801095a:	1d23      	adds	r3, r4, #4
 801095c:	f020 0007 	bic.w	r0, r0, #7
 8010960:	1ac2      	subs	r2, r0, r3
 8010962:	bf1c      	itt	ne
 8010964:	1a1b      	subne	r3, r3, r0
 8010966:	50a3      	strne	r3, [r4, r2]
 8010968:	e7af      	b.n	80108ca <_malloc_r+0x22>
 801096a:	6862      	ldr	r2, [r4, #4]
 801096c:	42a3      	cmp	r3, r4
 801096e:	bf0c      	ite	eq
 8010970:	f8c8 2000 	streq.w	r2, [r8]
 8010974:	605a      	strne	r2, [r3, #4]
 8010976:	e7eb      	b.n	8010950 <_malloc_r+0xa8>
 8010978:	4623      	mov	r3, r4
 801097a:	6864      	ldr	r4, [r4, #4]
 801097c:	e7ae      	b.n	80108dc <_malloc_r+0x34>
 801097e:	463c      	mov	r4, r7
 8010980:	687f      	ldr	r7, [r7, #4]
 8010982:	e7b6      	b.n	80108f2 <_malloc_r+0x4a>
 8010984:	461a      	mov	r2, r3
 8010986:	685b      	ldr	r3, [r3, #4]
 8010988:	42a3      	cmp	r3, r4
 801098a:	d1fb      	bne.n	8010984 <_malloc_r+0xdc>
 801098c:	2300      	movs	r3, #0
 801098e:	6053      	str	r3, [r2, #4]
 8010990:	e7de      	b.n	8010950 <_malloc_r+0xa8>
 8010992:	230c      	movs	r3, #12
 8010994:	6033      	str	r3, [r6, #0]
 8010996:	4630      	mov	r0, r6
 8010998:	f000 f80c 	bl	80109b4 <__malloc_unlock>
 801099c:	e794      	b.n	80108c8 <_malloc_r+0x20>
 801099e:	6005      	str	r5, [r0, #0]
 80109a0:	e7d6      	b.n	8010950 <_malloc_r+0xa8>
 80109a2:	bf00      	nop
 80109a4:	20004eec 	.word	0x20004eec

080109a8 <__malloc_lock>:
 80109a8:	4801      	ldr	r0, [pc, #4]	@ (80109b0 <__malloc_lock+0x8>)
 80109aa:	f000 bb8c 	b.w	80110c6 <__retarget_lock_acquire_recursive>
 80109ae:	bf00      	nop
 80109b0:	20005030 	.word	0x20005030

080109b4 <__malloc_unlock>:
 80109b4:	4801      	ldr	r0, [pc, #4]	@ (80109bc <__malloc_unlock+0x8>)
 80109b6:	f000 bb87 	b.w	80110c8 <__retarget_lock_release_recursive>
 80109ba:	bf00      	nop
 80109bc:	20005030 	.word	0x20005030

080109c0 <std>:
 80109c0:	2300      	movs	r3, #0
 80109c2:	b510      	push	{r4, lr}
 80109c4:	4604      	mov	r4, r0
 80109c6:	e9c0 3300 	strd	r3, r3, [r0]
 80109ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80109ce:	6083      	str	r3, [r0, #8]
 80109d0:	8181      	strh	r1, [r0, #12]
 80109d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80109d4:	81c2      	strh	r2, [r0, #14]
 80109d6:	6183      	str	r3, [r0, #24]
 80109d8:	4619      	mov	r1, r3
 80109da:	2208      	movs	r2, #8
 80109dc:	305c      	adds	r0, #92	@ 0x5c
 80109de:	f000 fae9 	bl	8010fb4 <memset>
 80109e2:	4b0d      	ldr	r3, [pc, #52]	@ (8010a18 <std+0x58>)
 80109e4:	6263      	str	r3, [r4, #36]	@ 0x24
 80109e6:	4b0d      	ldr	r3, [pc, #52]	@ (8010a1c <std+0x5c>)
 80109e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80109ea:	4b0d      	ldr	r3, [pc, #52]	@ (8010a20 <std+0x60>)
 80109ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80109ee:	4b0d      	ldr	r3, [pc, #52]	@ (8010a24 <std+0x64>)
 80109f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80109f2:	4b0d      	ldr	r3, [pc, #52]	@ (8010a28 <std+0x68>)
 80109f4:	6224      	str	r4, [r4, #32]
 80109f6:	429c      	cmp	r4, r3
 80109f8:	d006      	beq.n	8010a08 <std+0x48>
 80109fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80109fe:	4294      	cmp	r4, r2
 8010a00:	d002      	beq.n	8010a08 <std+0x48>
 8010a02:	33d0      	adds	r3, #208	@ 0xd0
 8010a04:	429c      	cmp	r4, r3
 8010a06:	d105      	bne.n	8010a14 <std+0x54>
 8010a08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010a10:	f000 bb58 	b.w	80110c4 <__retarget_lock_init_recursive>
 8010a14:	bd10      	pop	{r4, pc}
 8010a16:	bf00      	nop
 8010a18:	08010d8d 	.word	0x08010d8d
 8010a1c:	08010daf 	.word	0x08010daf
 8010a20:	08010de7 	.word	0x08010de7
 8010a24:	08010e0b 	.word	0x08010e0b
 8010a28:	20004ef0 	.word	0x20004ef0

08010a2c <stdio_exit_handler>:
 8010a2c:	4a02      	ldr	r2, [pc, #8]	@ (8010a38 <stdio_exit_handler+0xc>)
 8010a2e:	4903      	ldr	r1, [pc, #12]	@ (8010a3c <stdio_exit_handler+0x10>)
 8010a30:	4803      	ldr	r0, [pc, #12]	@ (8010a40 <stdio_exit_handler+0x14>)
 8010a32:	f000 b869 	b.w	8010b08 <_fwalk_sglue>
 8010a36:	bf00      	nop
 8010a38:	20000024 	.word	0x20000024
 8010a3c:	08011ad1 	.word	0x08011ad1
 8010a40:	20000034 	.word	0x20000034

08010a44 <cleanup_stdio>:
 8010a44:	6841      	ldr	r1, [r0, #4]
 8010a46:	4b0c      	ldr	r3, [pc, #48]	@ (8010a78 <cleanup_stdio+0x34>)
 8010a48:	4299      	cmp	r1, r3
 8010a4a:	b510      	push	{r4, lr}
 8010a4c:	4604      	mov	r4, r0
 8010a4e:	d001      	beq.n	8010a54 <cleanup_stdio+0x10>
 8010a50:	f001 f83e 	bl	8011ad0 <_fflush_r>
 8010a54:	68a1      	ldr	r1, [r4, #8]
 8010a56:	4b09      	ldr	r3, [pc, #36]	@ (8010a7c <cleanup_stdio+0x38>)
 8010a58:	4299      	cmp	r1, r3
 8010a5a:	d002      	beq.n	8010a62 <cleanup_stdio+0x1e>
 8010a5c:	4620      	mov	r0, r4
 8010a5e:	f001 f837 	bl	8011ad0 <_fflush_r>
 8010a62:	68e1      	ldr	r1, [r4, #12]
 8010a64:	4b06      	ldr	r3, [pc, #24]	@ (8010a80 <cleanup_stdio+0x3c>)
 8010a66:	4299      	cmp	r1, r3
 8010a68:	d004      	beq.n	8010a74 <cleanup_stdio+0x30>
 8010a6a:	4620      	mov	r0, r4
 8010a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010a70:	f001 b82e 	b.w	8011ad0 <_fflush_r>
 8010a74:	bd10      	pop	{r4, pc}
 8010a76:	bf00      	nop
 8010a78:	20004ef0 	.word	0x20004ef0
 8010a7c:	20004f58 	.word	0x20004f58
 8010a80:	20004fc0 	.word	0x20004fc0

08010a84 <global_stdio_init.part.0>:
 8010a84:	b510      	push	{r4, lr}
 8010a86:	4b0b      	ldr	r3, [pc, #44]	@ (8010ab4 <global_stdio_init.part.0+0x30>)
 8010a88:	4c0b      	ldr	r4, [pc, #44]	@ (8010ab8 <global_stdio_init.part.0+0x34>)
 8010a8a:	4a0c      	ldr	r2, [pc, #48]	@ (8010abc <global_stdio_init.part.0+0x38>)
 8010a8c:	601a      	str	r2, [r3, #0]
 8010a8e:	4620      	mov	r0, r4
 8010a90:	2200      	movs	r2, #0
 8010a92:	2104      	movs	r1, #4
 8010a94:	f7ff ff94 	bl	80109c0 <std>
 8010a98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010a9c:	2201      	movs	r2, #1
 8010a9e:	2109      	movs	r1, #9
 8010aa0:	f7ff ff8e 	bl	80109c0 <std>
 8010aa4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010aa8:	2202      	movs	r2, #2
 8010aaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010aae:	2112      	movs	r1, #18
 8010ab0:	f7ff bf86 	b.w	80109c0 <std>
 8010ab4:	20005028 	.word	0x20005028
 8010ab8:	20004ef0 	.word	0x20004ef0
 8010abc:	08010a2d 	.word	0x08010a2d

08010ac0 <__sfp_lock_acquire>:
 8010ac0:	4801      	ldr	r0, [pc, #4]	@ (8010ac8 <__sfp_lock_acquire+0x8>)
 8010ac2:	f000 bb00 	b.w	80110c6 <__retarget_lock_acquire_recursive>
 8010ac6:	bf00      	nop
 8010ac8:	20005031 	.word	0x20005031

08010acc <__sfp_lock_release>:
 8010acc:	4801      	ldr	r0, [pc, #4]	@ (8010ad4 <__sfp_lock_release+0x8>)
 8010ace:	f000 bafb 	b.w	80110c8 <__retarget_lock_release_recursive>
 8010ad2:	bf00      	nop
 8010ad4:	20005031 	.word	0x20005031

08010ad8 <__sinit>:
 8010ad8:	b510      	push	{r4, lr}
 8010ada:	4604      	mov	r4, r0
 8010adc:	f7ff fff0 	bl	8010ac0 <__sfp_lock_acquire>
 8010ae0:	6a23      	ldr	r3, [r4, #32]
 8010ae2:	b11b      	cbz	r3, 8010aec <__sinit+0x14>
 8010ae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010ae8:	f7ff bff0 	b.w	8010acc <__sfp_lock_release>
 8010aec:	4b04      	ldr	r3, [pc, #16]	@ (8010b00 <__sinit+0x28>)
 8010aee:	6223      	str	r3, [r4, #32]
 8010af0:	4b04      	ldr	r3, [pc, #16]	@ (8010b04 <__sinit+0x2c>)
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d1f5      	bne.n	8010ae4 <__sinit+0xc>
 8010af8:	f7ff ffc4 	bl	8010a84 <global_stdio_init.part.0>
 8010afc:	e7f2      	b.n	8010ae4 <__sinit+0xc>
 8010afe:	bf00      	nop
 8010b00:	08010a45 	.word	0x08010a45
 8010b04:	20005028 	.word	0x20005028

08010b08 <_fwalk_sglue>:
 8010b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010b0c:	4607      	mov	r7, r0
 8010b0e:	4688      	mov	r8, r1
 8010b10:	4614      	mov	r4, r2
 8010b12:	2600      	movs	r6, #0
 8010b14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010b18:	f1b9 0901 	subs.w	r9, r9, #1
 8010b1c:	d505      	bpl.n	8010b2a <_fwalk_sglue+0x22>
 8010b1e:	6824      	ldr	r4, [r4, #0]
 8010b20:	2c00      	cmp	r4, #0
 8010b22:	d1f7      	bne.n	8010b14 <_fwalk_sglue+0xc>
 8010b24:	4630      	mov	r0, r6
 8010b26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010b2a:	89ab      	ldrh	r3, [r5, #12]
 8010b2c:	2b01      	cmp	r3, #1
 8010b2e:	d907      	bls.n	8010b40 <_fwalk_sglue+0x38>
 8010b30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010b34:	3301      	adds	r3, #1
 8010b36:	d003      	beq.n	8010b40 <_fwalk_sglue+0x38>
 8010b38:	4629      	mov	r1, r5
 8010b3a:	4638      	mov	r0, r7
 8010b3c:	47c0      	blx	r8
 8010b3e:	4306      	orrs	r6, r0
 8010b40:	3568      	adds	r5, #104	@ 0x68
 8010b42:	e7e9      	b.n	8010b18 <_fwalk_sglue+0x10>

08010b44 <iprintf>:
 8010b44:	b40f      	push	{r0, r1, r2, r3}
 8010b46:	b507      	push	{r0, r1, r2, lr}
 8010b48:	4906      	ldr	r1, [pc, #24]	@ (8010b64 <iprintf+0x20>)
 8010b4a:	ab04      	add	r3, sp, #16
 8010b4c:	6808      	ldr	r0, [r1, #0]
 8010b4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b52:	6881      	ldr	r1, [r0, #8]
 8010b54:	9301      	str	r3, [sp, #4]
 8010b56:	f000 fc93 	bl	8011480 <_vfiprintf_r>
 8010b5a:	b003      	add	sp, #12
 8010b5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010b60:	b004      	add	sp, #16
 8010b62:	4770      	bx	lr
 8010b64:	20000030 	.word	0x20000030

08010b68 <_puts_r>:
 8010b68:	6a03      	ldr	r3, [r0, #32]
 8010b6a:	b570      	push	{r4, r5, r6, lr}
 8010b6c:	6884      	ldr	r4, [r0, #8]
 8010b6e:	4605      	mov	r5, r0
 8010b70:	460e      	mov	r6, r1
 8010b72:	b90b      	cbnz	r3, 8010b78 <_puts_r+0x10>
 8010b74:	f7ff ffb0 	bl	8010ad8 <__sinit>
 8010b78:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010b7a:	07db      	lsls	r3, r3, #31
 8010b7c:	d405      	bmi.n	8010b8a <_puts_r+0x22>
 8010b7e:	89a3      	ldrh	r3, [r4, #12]
 8010b80:	0598      	lsls	r0, r3, #22
 8010b82:	d402      	bmi.n	8010b8a <_puts_r+0x22>
 8010b84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010b86:	f000 fa9e 	bl	80110c6 <__retarget_lock_acquire_recursive>
 8010b8a:	89a3      	ldrh	r3, [r4, #12]
 8010b8c:	0719      	lsls	r1, r3, #28
 8010b8e:	d502      	bpl.n	8010b96 <_puts_r+0x2e>
 8010b90:	6923      	ldr	r3, [r4, #16]
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d135      	bne.n	8010c02 <_puts_r+0x9a>
 8010b96:	4621      	mov	r1, r4
 8010b98:	4628      	mov	r0, r5
 8010b9a:	f000 f9b5 	bl	8010f08 <__swsetup_r>
 8010b9e:	b380      	cbz	r0, 8010c02 <_puts_r+0x9a>
 8010ba0:	f04f 35ff 	mov.w	r5, #4294967295
 8010ba4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010ba6:	07da      	lsls	r2, r3, #31
 8010ba8:	d405      	bmi.n	8010bb6 <_puts_r+0x4e>
 8010baa:	89a3      	ldrh	r3, [r4, #12]
 8010bac:	059b      	lsls	r3, r3, #22
 8010bae:	d402      	bmi.n	8010bb6 <_puts_r+0x4e>
 8010bb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010bb2:	f000 fa89 	bl	80110c8 <__retarget_lock_release_recursive>
 8010bb6:	4628      	mov	r0, r5
 8010bb8:	bd70      	pop	{r4, r5, r6, pc}
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	da04      	bge.n	8010bc8 <_puts_r+0x60>
 8010bbe:	69a2      	ldr	r2, [r4, #24]
 8010bc0:	429a      	cmp	r2, r3
 8010bc2:	dc17      	bgt.n	8010bf4 <_puts_r+0x8c>
 8010bc4:	290a      	cmp	r1, #10
 8010bc6:	d015      	beq.n	8010bf4 <_puts_r+0x8c>
 8010bc8:	6823      	ldr	r3, [r4, #0]
 8010bca:	1c5a      	adds	r2, r3, #1
 8010bcc:	6022      	str	r2, [r4, #0]
 8010bce:	7019      	strb	r1, [r3, #0]
 8010bd0:	68a3      	ldr	r3, [r4, #8]
 8010bd2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010bd6:	3b01      	subs	r3, #1
 8010bd8:	60a3      	str	r3, [r4, #8]
 8010bda:	2900      	cmp	r1, #0
 8010bdc:	d1ed      	bne.n	8010bba <_puts_r+0x52>
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	da11      	bge.n	8010c06 <_puts_r+0x9e>
 8010be2:	4622      	mov	r2, r4
 8010be4:	210a      	movs	r1, #10
 8010be6:	4628      	mov	r0, r5
 8010be8:	f000 f950 	bl	8010e8c <__swbuf_r>
 8010bec:	3001      	adds	r0, #1
 8010bee:	d0d7      	beq.n	8010ba0 <_puts_r+0x38>
 8010bf0:	250a      	movs	r5, #10
 8010bf2:	e7d7      	b.n	8010ba4 <_puts_r+0x3c>
 8010bf4:	4622      	mov	r2, r4
 8010bf6:	4628      	mov	r0, r5
 8010bf8:	f000 f948 	bl	8010e8c <__swbuf_r>
 8010bfc:	3001      	adds	r0, #1
 8010bfe:	d1e7      	bne.n	8010bd0 <_puts_r+0x68>
 8010c00:	e7ce      	b.n	8010ba0 <_puts_r+0x38>
 8010c02:	3e01      	subs	r6, #1
 8010c04:	e7e4      	b.n	8010bd0 <_puts_r+0x68>
 8010c06:	6823      	ldr	r3, [r4, #0]
 8010c08:	1c5a      	adds	r2, r3, #1
 8010c0a:	6022      	str	r2, [r4, #0]
 8010c0c:	220a      	movs	r2, #10
 8010c0e:	701a      	strb	r2, [r3, #0]
 8010c10:	e7ee      	b.n	8010bf0 <_puts_r+0x88>
	...

08010c14 <puts>:
 8010c14:	4b02      	ldr	r3, [pc, #8]	@ (8010c20 <puts+0xc>)
 8010c16:	4601      	mov	r1, r0
 8010c18:	6818      	ldr	r0, [r3, #0]
 8010c1a:	f7ff bfa5 	b.w	8010b68 <_puts_r>
 8010c1e:	bf00      	nop
 8010c20:	20000030 	.word	0x20000030

08010c24 <setvbuf>:
 8010c24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010c28:	461d      	mov	r5, r3
 8010c2a:	4b57      	ldr	r3, [pc, #348]	@ (8010d88 <setvbuf+0x164>)
 8010c2c:	681f      	ldr	r7, [r3, #0]
 8010c2e:	4604      	mov	r4, r0
 8010c30:	460e      	mov	r6, r1
 8010c32:	4690      	mov	r8, r2
 8010c34:	b127      	cbz	r7, 8010c40 <setvbuf+0x1c>
 8010c36:	6a3b      	ldr	r3, [r7, #32]
 8010c38:	b913      	cbnz	r3, 8010c40 <setvbuf+0x1c>
 8010c3a:	4638      	mov	r0, r7
 8010c3c:	f7ff ff4c 	bl	8010ad8 <__sinit>
 8010c40:	f1b8 0f02 	cmp.w	r8, #2
 8010c44:	d006      	beq.n	8010c54 <setvbuf+0x30>
 8010c46:	f1b8 0f01 	cmp.w	r8, #1
 8010c4a:	f200 809a 	bhi.w	8010d82 <setvbuf+0x15e>
 8010c4e:	2d00      	cmp	r5, #0
 8010c50:	f2c0 8097 	blt.w	8010d82 <setvbuf+0x15e>
 8010c54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010c56:	07d9      	lsls	r1, r3, #31
 8010c58:	d405      	bmi.n	8010c66 <setvbuf+0x42>
 8010c5a:	89a3      	ldrh	r3, [r4, #12]
 8010c5c:	059a      	lsls	r2, r3, #22
 8010c5e:	d402      	bmi.n	8010c66 <setvbuf+0x42>
 8010c60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010c62:	f000 fa30 	bl	80110c6 <__retarget_lock_acquire_recursive>
 8010c66:	4621      	mov	r1, r4
 8010c68:	4638      	mov	r0, r7
 8010c6a:	f000 ff31 	bl	8011ad0 <_fflush_r>
 8010c6e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010c70:	b141      	cbz	r1, 8010c84 <setvbuf+0x60>
 8010c72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010c76:	4299      	cmp	r1, r3
 8010c78:	d002      	beq.n	8010c80 <setvbuf+0x5c>
 8010c7a:	4638      	mov	r0, r7
 8010c7c:	f000 fa34 	bl	80110e8 <_free_r>
 8010c80:	2300      	movs	r3, #0
 8010c82:	6363      	str	r3, [r4, #52]	@ 0x34
 8010c84:	2300      	movs	r3, #0
 8010c86:	61a3      	str	r3, [r4, #24]
 8010c88:	6063      	str	r3, [r4, #4]
 8010c8a:	89a3      	ldrh	r3, [r4, #12]
 8010c8c:	061b      	lsls	r3, r3, #24
 8010c8e:	d503      	bpl.n	8010c98 <setvbuf+0x74>
 8010c90:	6921      	ldr	r1, [r4, #16]
 8010c92:	4638      	mov	r0, r7
 8010c94:	f000 fa28 	bl	80110e8 <_free_r>
 8010c98:	89a3      	ldrh	r3, [r4, #12]
 8010c9a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8010c9e:	f023 0303 	bic.w	r3, r3, #3
 8010ca2:	f1b8 0f02 	cmp.w	r8, #2
 8010ca6:	81a3      	strh	r3, [r4, #12]
 8010ca8:	d061      	beq.n	8010d6e <setvbuf+0x14a>
 8010caa:	ab01      	add	r3, sp, #4
 8010cac:	466a      	mov	r2, sp
 8010cae:	4621      	mov	r1, r4
 8010cb0:	4638      	mov	r0, r7
 8010cb2:	f000 ff35 	bl	8011b20 <__swhatbuf_r>
 8010cb6:	89a3      	ldrh	r3, [r4, #12]
 8010cb8:	4318      	orrs	r0, r3
 8010cba:	81a0      	strh	r0, [r4, #12]
 8010cbc:	bb2d      	cbnz	r5, 8010d0a <setvbuf+0xe6>
 8010cbe:	9d00      	ldr	r5, [sp, #0]
 8010cc0:	4628      	mov	r0, r5
 8010cc2:	f7ff fdbf 	bl	8010844 <malloc>
 8010cc6:	4606      	mov	r6, r0
 8010cc8:	2800      	cmp	r0, #0
 8010cca:	d152      	bne.n	8010d72 <setvbuf+0x14e>
 8010ccc:	f8dd 9000 	ldr.w	r9, [sp]
 8010cd0:	45a9      	cmp	r9, r5
 8010cd2:	d140      	bne.n	8010d56 <setvbuf+0x132>
 8010cd4:	f04f 35ff 	mov.w	r5, #4294967295
 8010cd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010cdc:	f043 0202 	orr.w	r2, r3, #2
 8010ce0:	81a2      	strh	r2, [r4, #12]
 8010ce2:	2200      	movs	r2, #0
 8010ce4:	60a2      	str	r2, [r4, #8]
 8010ce6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8010cea:	6022      	str	r2, [r4, #0]
 8010cec:	6122      	str	r2, [r4, #16]
 8010cee:	2201      	movs	r2, #1
 8010cf0:	6162      	str	r2, [r4, #20]
 8010cf2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010cf4:	07d6      	lsls	r6, r2, #31
 8010cf6:	d404      	bmi.n	8010d02 <setvbuf+0xde>
 8010cf8:	0598      	lsls	r0, r3, #22
 8010cfa:	d402      	bmi.n	8010d02 <setvbuf+0xde>
 8010cfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010cfe:	f000 f9e3 	bl	80110c8 <__retarget_lock_release_recursive>
 8010d02:	4628      	mov	r0, r5
 8010d04:	b003      	add	sp, #12
 8010d06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010d0a:	2e00      	cmp	r6, #0
 8010d0c:	d0d8      	beq.n	8010cc0 <setvbuf+0x9c>
 8010d0e:	6a3b      	ldr	r3, [r7, #32]
 8010d10:	b913      	cbnz	r3, 8010d18 <setvbuf+0xf4>
 8010d12:	4638      	mov	r0, r7
 8010d14:	f7ff fee0 	bl	8010ad8 <__sinit>
 8010d18:	f1b8 0f01 	cmp.w	r8, #1
 8010d1c:	bf08      	it	eq
 8010d1e:	89a3      	ldrheq	r3, [r4, #12]
 8010d20:	6026      	str	r6, [r4, #0]
 8010d22:	bf04      	itt	eq
 8010d24:	f043 0301 	orreq.w	r3, r3, #1
 8010d28:	81a3      	strheq	r3, [r4, #12]
 8010d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d2e:	f013 0208 	ands.w	r2, r3, #8
 8010d32:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8010d36:	d01e      	beq.n	8010d76 <setvbuf+0x152>
 8010d38:	07d9      	lsls	r1, r3, #31
 8010d3a:	bf41      	itttt	mi
 8010d3c:	2200      	movmi	r2, #0
 8010d3e:	426d      	negmi	r5, r5
 8010d40:	60a2      	strmi	r2, [r4, #8]
 8010d42:	61a5      	strmi	r5, [r4, #24]
 8010d44:	bf58      	it	pl
 8010d46:	60a5      	strpl	r5, [r4, #8]
 8010d48:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010d4a:	07d2      	lsls	r2, r2, #31
 8010d4c:	d401      	bmi.n	8010d52 <setvbuf+0x12e>
 8010d4e:	059b      	lsls	r3, r3, #22
 8010d50:	d513      	bpl.n	8010d7a <setvbuf+0x156>
 8010d52:	2500      	movs	r5, #0
 8010d54:	e7d5      	b.n	8010d02 <setvbuf+0xde>
 8010d56:	4648      	mov	r0, r9
 8010d58:	f7ff fd74 	bl	8010844 <malloc>
 8010d5c:	4606      	mov	r6, r0
 8010d5e:	2800      	cmp	r0, #0
 8010d60:	d0b8      	beq.n	8010cd4 <setvbuf+0xb0>
 8010d62:	89a3      	ldrh	r3, [r4, #12]
 8010d64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d68:	81a3      	strh	r3, [r4, #12]
 8010d6a:	464d      	mov	r5, r9
 8010d6c:	e7cf      	b.n	8010d0e <setvbuf+0xea>
 8010d6e:	2500      	movs	r5, #0
 8010d70:	e7b2      	b.n	8010cd8 <setvbuf+0xb4>
 8010d72:	46a9      	mov	r9, r5
 8010d74:	e7f5      	b.n	8010d62 <setvbuf+0x13e>
 8010d76:	60a2      	str	r2, [r4, #8]
 8010d78:	e7e6      	b.n	8010d48 <setvbuf+0x124>
 8010d7a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d7c:	f000 f9a4 	bl	80110c8 <__retarget_lock_release_recursive>
 8010d80:	e7e7      	b.n	8010d52 <setvbuf+0x12e>
 8010d82:	f04f 35ff 	mov.w	r5, #4294967295
 8010d86:	e7bc      	b.n	8010d02 <setvbuf+0xde>
 8010d88:	20000030 	.word	0x20000030

08010d8c <__sread>:
 8010d8c:	b510      	push	{r4, lr}
 8010d8e:	460c      	mov	r4, r1
 8010d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d94:	f000 f938 	bl	8011008 <_read_r>
 8010d98:	2800      	cmp	r0, #0
 8010d9a:	bfab      	itete	ge
 8010d9c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010d9e:	89a3      	ldrhlt	r3, [r4, #12]
 8010da0:	181b      	addge	r3, r3, r0
 8010da2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010da6:	bfac      	ite	ge
 8010da8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010daa:	81a3      	strhlt	r3, [r4, #12]
 8010dac:	bd10      	pop	{r4, pc}

08010dae <__swrite>:
 8010dae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010db2:	461f      	mov	r7, r3
 8010db4:	898b      	ldrh	r3, [r1, #12]
 8010db6:	05db      	lsls	r3, r3, #23
 8010db8:	4605      	mov	r5, r0
 8010dba:	460c      	mov	r4, r1
 8010dbc:	4616      	mov	r6, r2
 8010dbe:	d505      	bpl.n	8010dcc <__swrite+0x1e>
 8010dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010dc4:	2302      	movs	r3, #2
 8010dc6:	2200      	movs	r2, #0
 8010dc8:	f000 f90c 	bl	8010fe4 <_lseek_r>
 8010dcc:	89a3      	ldrh	r3, [r4, #12]
 8010dce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010dd2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010dd6:	81a3      	strh	r3, [r4, #12]
 8010dd8:	4632      	mov	r2, r6
 8010dda:	463b      	mov	r3, r7
 8010ddc:	4628      	mov	r0, r5
 8010dde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010de2:	f000 b933 	b.w	801104c <_write_r>

08010de6 <__sseek>:
 8010de6:	b510      	push	{r4, lr}
 8010de8:	460c      	mov	r4, r1
 8010dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010dee:	f000 f8f9 	bl	8010fe4 <_lseek_r>
 8010df2:	1c43      	adds	r3, r0, #1
 8010df4:	89a3      	ldrh	r3, [r4, #12]
 8010df6:	bf15      	itete	ne
 8010df8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010dfa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010dfe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010e02:	81a3      	strheq	r3, [r4, #12]
 8010e04:	bf18      	it	ne
 8010e06:	81a3      	strhne	r3, [r4, #12]
 8010e08:	bd10      	pop	{r4, pc}

08010e0a <__sclose>:
 8010e0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e0e:	f000 b8d9 	b.w	8010fc4 <_close_r>

08010e12 <_vsniprintf_r>:
 8010e12:	b530      	push	{r4, r5, lr}
 8010e14:	4614      	mov	r4, r2
 8010e16:	2c00      	cmp	r4, #0
 8010e18:	b09b      	sub	sp, #108	@ 0x6c
 8010e1a:	4605      	mov	r5, r0
 8010e1c:	461a      	mov	r2, r3
 8010e1e:	da05      	bge.n	8010e2c <_vsniprintf_r+0x1a>
 8010e20:	238b      	movs	r3, #139	@ 0x8b
 8010e22:	6003      	str	r3, [r0, #0]
 8010e24:	f04f 30ff 	mov.w	r0, #4294967295
 8010e28:	b01b      	add	sp, #108	@ 0x6c
 8010e2a:	bd30      	pop	{r4, r5, pc}
 8010e2c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010e30:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010e34:	f04f 0300 	mov.w	r3, #0
 8010e38:	9319      	str	r3, [sp, #100]	@ 0x64
 8010e3a:	bf14      	ite	ne
 8010e3c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010e40:	4623      	moveq	r3, r4
 8010e42:	9302      	str	r3, [sp, #8]
 8010e44:	9305      	str	r3, [sp, #20]
 8010e46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010e4a:	9100      	str	r1, [sp, #0]
 8010e4c:	9104      	str	r1, [sp, #16]
 8010e4e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8010e52:	4669      	mov	r1, sp
 8010e54:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8010e56:	f000 f9ed 	bl	8011234 <_svfiprintf_r>
 8010e5a:	1c43      	adds	r3, r0, #1
 8010e5c:	bfbc      	itt	lt
 8010e5e:	238b      	movlt	r3, #139	@ 0x8b
 8010e60:	602b      	strlt	r3, [r5, #0]
 8010e62:	2c00      	cmp	r4, #0
 8010e64:	d0e0      	beq.n	8010e28 <_vsniprintf_r+0x16>
 8010e66:	9b00      	ldr	r3, [sp, #0]
 8010e68:	2200      	movs	r2, #0
 8010e6a:	701a      	strb	r2, [r3, #0]
 8010e6c:	e7dc      	b.n	8010e28 <_vsniprintf_r+0x16>
	...

08010e70 <vsniprintf>:
 8010e70:	b507      	push	{r0, r1, r2, lr}
 8010e72:	9300      	str	r3, [sp, #0]
 8010e74:	4613      	mov	r3, r2
 8010e76:	460a      	mov	r2, r1
 8010e78:	4601      	mov	r1, r0
 8010e7a:	4803      	ldr	r0, [pc, #12]	@ (8010e88 <vsniprintf+0x18>)
 8010e7c:	6800      	ldr	r0, [r0, #0]
 8010e7e:	f7ff ffc8 	bl	8010e12 <_vsniprintf_r>
 8010e82:	b003      	add	sp, #12
 8010e84:	f85d fb04 	ldr.w	pc, [sp], #4
 8010e88:	20000030 	.word	0x20000030

08010e8c <__swbuf_r>:
 8010e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e8e:	460e      	mov	r6, r1
 8010e90:	4614      	mov	r4, r2
 8010e92:	4605      	mov	r5, r0
 8010e94:	b118      	cbz	r0, 8010e9e <__swbuf_r+0x12>
 8010e96:	6a03      	ldr	r3, [r0, #32]
 8010e98:	b90b      	cbnz	r3, 8010e9e <__swbuf_r+0x12>
 8010e9a:	f7ff fe1d 	bl	8010ad8 <__sinit>
 8010e9e:	69a3      	ldr	r3, [r4, #24]
 8010ea0:	60a3      	str	r3, [r4, #8]
 8010ea2:	89a3      	ldrh	r3, [r4, #12]
 8010ea4:	071a      	lsls	r2, r3, #28
 8010ea6:	d501      	bpl.n	8010eac <__swbuf_r+0x20>
 8010ea8:	6923      	ldr	r3, [r4, #16]
 8010eaa:	b943      	cbnz	r3, 8010ebe <__swbuf_r+0x32>
 8010eac:	4621      	mov	r1, r4
 8010eae:	4628      	mov	r0, r5
 8010eb0:	f000 f82a 	bl	8010f08 <__swsetup_r>
 8010eb4:	b118      	cbz	r0, 8010ebe <__swbuf_r+0x32>
 8010eb6:	f04f 37ff 	mov.w	r7, #4294967295
 8010eba:	4638      	mov	r0, r7
 8010ebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010ebe:	6823      	ldr	r3, [r4, #0]
 8010ec0:	6922      	ldr	r2, [r4, #16]
 8010ec2:	1a98      	subs	r0, r3, r2
 8010ec4:	6963      	ldr	r3, [r4, #20]
 8010ec6:	b2f6      	uxtb	r6, r6
 8010ec8:	4283      	cmp	r3, r0
 8010eca:	4637      	mov	r7, r6
 8010ecc:	dc05      	bgt.n	8010eda <__swbuf_r+0x4e>
 8010ece:	4621      	mov	r1, r4
 8010ed0:	4628      	mov	r0, r5
 8010ed2:	f000 fdfd 	bl	8011ad0 <_fflush_r>
 8010ed6:	2800      	cmp	r0, #0
 8010ed8:	d1ed      	bne.n	8010eb6 <__swbuf_r+0x2a>
 8010eda:	68a3      	ldr	r3, [r4, #8]
 8010edc:	3b01      	subs	r3, #1
 8010ede:	60a3      	str	r3, [r4, #8]
 8010ee0:	6823      	ldr	r3, [r4, #0]
 8010ee2:	1c5a      	adds	r2, r3, #1
 8010ee4:	6022      	str	r2, [r4, #0]
 8010ee6:	701e      	strb	r6, [r3, #0]
 8010ee8:	6962      	ldr	r2, [r4, #20]
 8010eea:	1c43      	adds	r3, r0, #1
 8010eec:	429a      	cmp	r2, r3
 8010eee:	d004      	beq.n	8010efa <__swbuf_r+0x6e>
 8010ef0:	89a3      	ldrh	r3, [r4, #12]
 8010ef2:	07db      	lsls	r3, r3, #31
 8010ef4:	d5e1      	bpl.n	8010eba <__swbuf_r+0x2e>
 8010ef6:	2e0a      	cmp	r6, #10
 8010ef8:	d1df      	bne.n	8010eba <__swbuf_r+0x2e>
 8010efa:	4621      	mov	r1, r4
 8010efc:	4628      	mov	r0, r5
 8010efe:	f000 fde7 	bl	8011ad0 <_fflush_r>
 8010f02:	2800      	cmp	r0, #0
 8010f04:	d0d9      	beq.n	8010eba <__swbuf_r+0x2e>
 8010f06:	e7d6      	b.n	8010eb6 <__swbuf_r+0x2a>

08010f08 <__swsetup_r>:
 8010f08:	b538      	push	{r3, r4, r5, lr}
 8010f0a:	4b29      	ldr	r3, [pc, #164]	@ (8010fb0 <__swsetup_r+0xa8>)
 8010f0c:	4605      	mov	r5, r0
 8010f0e:	6818      	ldr	r0, [r3, #0]
 8010f10:	460c      	mov	r4, r1
 8010f12:	b118      	cbz	r0, 8010f1c <__swsetup_r+0x14>
 8010f14:	6a03      	ldr	r3, [r0, #32]
 8010f16:	b90b      	cbnz	r3, 8010f1c <__swsetup_r+0x14>
 8010f18:	f7ff fdde 	bl	8010ad8 <__sinit>
 8010f1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f20:	0719      	lsls	r1, r3, #28
 8010f22:	d422      	bmi.n	8010f6a <__swsetup_r+0x62>
 8010f24:	06da      	lsls	r2, r3, #27
 8010f26:	d407      	bmi.n	8010f38 <__swsetup_r+0x30>
 8010f28:	2209      	movs	r2, #9
 8010f2a:	602a      	str	r2, [r5, #0]
 8010f2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010f30:	81a3      	strh	r3, [r4, #12]
 8010f32:	f04f 30ff 	mov.w	r0, #4294967295
 8010f36:	e033      	b.n	8010fa0 <__swsetup_r+0x98>
 8010f38:	0758      	lsls	r0, r3, #29
 8010f3a:	d512      	bpl.n	8010f62 <__swsetup_r+0x5a>
 8010f3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010f3e:	b141      	cbz	r1, 8010f52 <__swsetup_r+0x4a>
 8010f40:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010f44:	4299      	cmp	r1, r3
 8010f46:	d002      	beq.n	8010f4e <__swsetup_r+0x46>
 8010f48:	4628      	mov	r0, r5
 8010f4a:	f000 f8cd 	bl	80110e8 <_free_r>
 8010f4e:	2300      	movs	r3, #0
 8010f50:	6363      	str	r3, [r4, #52]	@ 0x34
 8010f52:	89a3      	ldrh	r3, [r4, #12]
 8010f54:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010f58:	81a3      	strh	r3, [r4, #12]
 8010f5a:	2300      	movs	r3, #0
 8010f5c:	6063      	str	r3, [r4, #4]
 8010f5e:	6923      	ldr	r3, [r4, #16]
 8010f60:	6023      	str	r3, [r4, #0]
 8010f62:	89a3      	ldrh	r3, [r4, #12]
 8010f64:	f043 0308 	orr.w	r3, r3, #8
 8010f68:	81a3      	strh	r3, [r4, #12]
 8010f6a:	6923      	ldr	r3, [r4, #16]
 8010f6c:	b94b      	cbnz	r3, 8010f82 <__swsetup_r+0x7a>
 8010f6e:	89a3      	ldrh	r3, [r4, #12]
 8010f70:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010f74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010f78:	d003      	beq.n	8010f82 <__swsetup_r+0x7a>
 8010f7a:	4621      	mov	r1, r4
 8010f7c:	4628      	mov	r0, r5
 8010f7e:	f000 fdf5 	bl	8011b6c <__smakebuf_r>
 8010f82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f86:	f013 0201 	ands.w	r2, r3, #1
 8010f8a:	d00a      	beq.n	8010fa2 <__swsetup_r+0x9a>
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	60a2      	str	r2, [r4, #8]
 8010f90:	6962      	ldr	r2, [r4, #20]
 8010f92:	4252      	negs	r2, r2
 8010f94:	61a2      	str	r2, [r4, #24]
 8010f96:	6922      	ldr	r2, [r4, #16]
 8010f98:	b942      	cbnz	r2, 8010fac <__swsetup_r+0xa4>
 8010f9a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010f9e:	d1c5      	bne.n	8010f2c <__swsetup_r+0x24>
 8010fa0:	bd38      	pop	{r3, r4, r5, pc}
 8010fa2:	0799      	lsls	r1, r3, #30
 8010fa4:	bf58      	it	pl
 8010fa6:	6962      	ldrpl	r2, [r4, #20]
 8010fa8:	60a2      	str	r2, [r4, #8]
 8010faa:	e7f4      	b.n	8010f96 <__swsetup_r+0x8e>
 8010fac:	2000      	movs	r0, #0
 8010fae:	e7f7      	b.n	8010fa0 <__swsetup_r+0x98>
 8010fb0:	20000030 	.word	0x20000030

08010fb4 <memset>:
 8010fb4:	4402      	add	r2, r0
 8010fb6:	4603      	mov	r3, r0
 8010fb8:	4293      	cmp	r3, r2
 8010fba:	d100      	bne.n	8010fbe <memset+0xa>
 8010fbc:	4770      	bx	lr
 8010fbe:	f803 1b01 	strb.w	r1, [r3], #1
 8010fc2:	e7f9      	b.n	8010fb8 <memset+0x4>

08010fc4 <_close_r>:
 8010fc4:	b538      	push	{r3, r4, r5, lr}
 8010fc6:	4d06      	ldr	r5, [pc, #24]	@ (8010fe0 <_close_r+0x1c>)
 8010fc8:	2300      	movs	r3, #0
 8010fca:	4604      	mov	r4, r0
 8010fcc:	4608      	mov	r0, r1
 8010fce:	602b      	str	r3, [r5, #0]
 8010fd0:	f7f6 fcc6 	bl	8007960 <_close>
 8010fd4:	1c43      	adds	r3, r0, #1
 8010fd6:	d102      	bne.n	8010fde <_close_r+0x1a>
 8010fd8:	682b      	ldr	r3, [r5, #0]
 8010fda:	b103      	cbz	r3, 8010fde <_close_r+0x1a>
 8010fdc:	6023      	str	r3, [r4, #0]
 8010fde:	bd38      	pop	{r3, r4, r5, pc}
 8010fe0:	2000502c 	.word	0x2000502c

08010fe4 <_lseek_r>:
 8010fe4:	b538      	push	{r3, r4, r5, lr}
 8010fe6:	4d07      	ldr	r5, [pc, #28]	@ (8011004 <_lseek_r+0x20>)
 8010fe8:	4604      	mov	r4, r0
 8010fea:	4608      	mov	r0, r1
 8010fec:	4611      	mov	r1, r2
 8010fee:	2200      	movs	r2, #0
 8010ff0:	602a      	str	r2, [r5, #0]
 8010ff2:	461a      	mov	r2, r3
 8010ff4:	f7f6 fcdb 	bl	80079ae <_lseek>
 8010ff8:	1c43      	adds	r3, r0, #1
 8010ffa:	d102      	bne.n	8011002 <_lseek_r+0x1e>
 8010ffc:	682b      	ldr	r3, [r5, #0]
 8010ffe:	b103      	cbz	r3, 8011002 <_lseek_r+0x1e>
 8011000:	6023      	str	r3, [r4, #0]
 8011002:	bd38      	pop	{r3, r4, r5, pc}
 8011004:	2000502c 	.word	0x2000502c

08011008 <_read_r>:
 8011008:	b538      	push	{r3, r4, r5, lr}
 801100a:	4d07      	ldr	r5, [pc, #28]	@ (8011028 <_read_r+0x20>)
 801100c:	4604      	mov	r4, r0
 801100e:	4608      	mov	r0, r1
 8011010:	4611      	mov	r1, r2
 8011012:	2200      	movs	r2, #0
 8011014:	602a      	str	r2, [r5, #0]
 8011016:	461a      	mov	r2, r3
 8011018:	f7f6 fc85 	bl	8007926 <_read>
 801101c:	1c43      	adds	r3, r0, #1
 801101e:	d102      	bne.n	8011026 <_read_r+0x1e>
 8011020:	682b      	ldr	r3, [r5, #0]
 8011022:	b103      	cbz	r3, 8011026 <_read_r+0x1e>
 8011024:	6023      	str	r3, [r4, #0]
 8011026:	bd38      	pop	{r3, r4, r5, pc}
 8011028:	2000502c 	.word	0x2000502c

0801102c <_sbrk_r>:
 801102c:	b538      	push	{r3, r4, r5, lr}
 801102e:	4d06      	ldr	r5, [pc, #24]	@ (8011048 <_sbrk_r+0x1c>)
 8011030:	2300      	movs	r3, #0
 8011032:	4604      	mov	r4, r0
 8011034:	4608      	mov	r0, r1
 8011036:	602b      	str	r3, [r5, #0]
 8011038:	f7f6 fcc6 	bl	80079c8 <_sbrk>
 801103c:	1c43      	adds	r3, r0, #1
 801103e:	d102      	bne.n	8011046 <_sbrk_r+0x1a>
 8011040:	682b      	ldr	r3, [r5, #0]
 8011042:	b103      	cbz	r3, 8011046 <_sbrk_r+0x1a>
 8011044:	6023      	str	r3, [r4, #0]
 8011046:	bd38      	pop	{r3, r4, r5, pc}
 8011048:	2000502c 	.word	0x2000502c

0801104c <_write_r>:
 801104c:	b538      	push	{r3, r4, r5, lr}
 801104e:	4d07      	ldr	r5, [pc, #28]	@ (801106c <_write_r+0x20>)
 8011050:	4604      	mov	r4, r0
 8011052:	4608      	mov	r0, r1
 8011054:	4611      	mov	r1, r2
 8011056:	2200      	movs	r2, #0
 8011058:	602a      	str	r2, [r5, #0]
 801105a:	461a      	mov	r2, r3
 801105c:	f7f1 fba8 	bl	80027b0 <_write>
 8011060:	1c43      	adds	r3, r0, #1
 8011062:	d102      	bne.n	801106a <_write_r+0x1e>
 8011064:	682b      	ldr	r3, [r5, #0]
 8011066:	b103      	cbz	r3, 801106a <_write_r+0x1e>
 8011068:	6023      	str	r3, [r4, #0]
 801106a:	bd38      	pop	{r3, r4, r5, pc}
 801106c:	2000502c 	.word	0x2000502c

08011070 <__errno>:
 8011070:	4b01      	ldr	r3, [pc, #4]	@ (8011078 <__errno+0x8>)
 8011072:	6818      	ldr	r0, [r3, #0]
 8011074:	4770      	bx	lr
 8011076:	bf00      	nop
 8011078:	20000030 	.word	0x20000030

0801107c <__libc_init_array>:
 801107c:	b570      	push	{r4, r5, r6, lr}
 801107e:	4d0d      	ldr	r5, [pc, #52]	@ (80110b4 <__libc_init_array+0x38>)
 8011080:	4c0d      	ldr	r4, [pc, #52]	@ (80110b8 <__libc_init_array+0x3c>)
 8011082:	1b64      	subs	r4, r4, r5
 8011084:	10a4      	asrs	r4, r4, #2
 8011086:	2600      	movs	r6, #0
 8011088:	42a6      	cmp	r6, r4
 801108a:	d109      	bne.n	80110a0 <__libc_init_array+0x24>
 801108c:	4d0b      	ldr	r5, [pc, #44]	@ (80110bc <__libc_init_array+0x40>)
 801108e:	4c0c      	ldr	r4, [pc, #48]	@ (80110c0 <__libc_init_array+0x44>)
 8011090:	f000 fe1a 	bl	8011cc8 <_init>
 8011094:	1b64      	subs	r4, r4, r5
 8011096:	10a4      	asrs	r4, r4, #2
 8011098:	2600      	movs	r6, #0
 801109a:	42a6      	cmp	r6, r4
 801109c:	d105      	bne.n	80110aa <__libc_init_array+0x2e>
 801109e:	bd70      	pop	{r4, r5, r6, pc}
 80110a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80110a4:	4798      	blx	r3
 80110a6:	3601      	adds	r6, #1
 80110a8:	e7ee      	b.n	8011088 <__libc_init_array+0xc>
 80110aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80110ae:	4798      	blx	r3
 80110b0:	3601      	adds	r6, #1
 80110b2:	e7f2      	b.n	801109a <__libc_init_array+0x1e>
 80110b4:	080125f0 	.word	0x080125f0
 80110b8:	080125f0 	.word	0x080125f0
 80110bc:	080125f0 	.word	0x080125f0
 80110c0:	080125f4 	.word	0x080125f4

080110c4 <__retarget_lock_init_recursive>:
 80110c4:	4770      	bx	lr

080110c6 <__retarget_lock_acquire_recursive>:
 80110c6:	4770      	bx	lr

080110c8 <__retarget_lock_release_recursive>:
 80110c8:	4770      	bx	lr

080110ca <memcpy>:
 80110ca:	440a      	add	r2, r1
 80110cc:	4291      	cmp	r1, r2
 80110ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80110d2:	d100      	bne.n	80110d6 <memcpy+0xc>
 80110d4:	4770      	bx	lr
 80110d6:	b510      	push	{r4, lr}
 80110d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80110dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80110e0:	4291      	cmp	r1, r2
 80110e2:	d1f9      	bne.n	80110d8 <memcpy+0xe>
 80110e4:	bd10      	pop	{r4, pc}
	...

080110e8 <_free_r>:
 80110e8:	b538      	push	{r3, r4, r5, lr}
 80110ea:	4605      	mov	r5, r0
 80110ec:	2900      	cmp	r1, #0
 80110ee:	d041      	beq.n	8011174 <_free_r+0x8c>
 80110f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80110f4:	1f0c      	subs	r4, r1, #4
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	bfb8      	it	lt
 80110fa:	18e4      	addlt	r4, r4, r3
 80110fc:	f7ff fc54 	bl	80109a8 <__malloc_lock>
 8011100:	4a1d      	ldr	r2, [pc, #116]	@ (8011178 <_free_r+0x90>)
 8011102:	6813      	ldr	r3, [r2, #0]
 8011104:	b933      	cbnz	r3, 8011114 <_free_r+0x2c>
 8011106:	6063      	str	r3, [r4, #4]
 8011108:	6014      	str	r4, [r2, #0]
 801110a:	4628      	mov	r0, r5
 801110c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011110:	f7ff bc50 	b.w	80109b4 <__malloc_unlock>
 8011114:	42a3      	cmp	r3, r4
 8011116:	d908      	bls.n	801112a <_free_r+0x42>
 8011118:	6820      	ldr	r0, [r4, #0]
 801111a:	1821      	adds	r1, r4, r0
 801111c:	428b      	cmp	r3, r1
 801111e:	bf01      	itttt	eq
 8011120:	6819      	ldreq	r1, [r3, #0]
 8011122:	685b      	ldreq	r3, [r3, #4]
 8011124:	1809      	addeq	r1, r1, r0
 8011126:	6021      	streq	r1, [r4, #0]
 8011128:	e7ed      	b.n	8011106 <_free_r+0x1e>
 801112a:	461a      	mov	r2, r3
 801112c:	685b      	ldr	r3, [r3, #4]
 801112e:	b10b      	cbz	r3, 8011134 <_free_r+0x4c>
 8011130:	42a3      	cmp	r3, r4
 8011132:	d9fa      	bls.n	801112a <_free_r+0x42>
 8011134:	6811      	ldr	r1, [r2, #0]
 8011136:	1850      	adds	r0, r2, r1
 8011138:	42a0      	cmp	r0, r4
 801113a:	d10b      	bne.n	8011154 <_free_r+0x6c>
 801113c:	6820      	ldr	r0, [r4, #0]
 801113e:	4401      	add	r1, r0
 8011140:	1850      	adds	r0, r2, r1
 8011142:	4283      	cmp	r3, r0
 8011144:	6011      	str	r1, [r2, #0]
 8011146:	d1e0      	bne.n	801110a <_free_r+0x22>
 8011148:	6818      	ldr	r0, [r3, #0]
 801114a:	685b      	ldr	r3, [r3, #4]
 801114c:	6053      	str	r3, [r2, #4]
 801114e:	4408      	add	r0, r1
 8011150:	6010      	str	r0, [r2, #0]
 8011152:	e7da      	b.n	801110a <_free_r+0x22>
 8011154:	d902      	bls.n	801115c <_free_r+0x74>
 8011156:	230c      	movs	r3, #12
 8011158:	602b      	str	r3, [r5, #0]
 801115a:	e7d6      	b.n	801110a <_free_r+0x22>
 801115c:	6820      	ldr	r0, [r4, #0]
 801115e:	1821      	adds	r1, r4, r0
 8011160:	428b      	cmp	r3, r1
 8011162:	bf04      	itt	eq
 8011164:	6819      	ldreq	r1, [r3, #0]
 8011166:	685b      	ldreq	r3, [r3, #4]
 8011168:	6063      	str	r3, [r4, #4]
 801116a:	bf04      	itt	eq
 801116c:	1809      	addeq	r1, r1, r0
 801116e:	6021      	streq	r1, [r4, #0]
 8011170:	6054      	str	r4, [r2, #4]
 8011172:	e7ca      	b.n	801110a <_free_r+0x22>
 8011174:	bd38      	pop	{r3, r4, r5, pc}
 8011176:	bf00      	nop
 8011178:	20004eec 	.word	0x20004eec

0801117c <__ssputs_r>:
 801117c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011180:	688e      	ldr	r6, [r1, #8]
 8011182:	461f      	mov	r7, r3
 8011184:	42be      	cmp	r6, r7
 8011186:	680b      	ldr	r3, [r1, #0]
 8011188:	4682      	mov	sl, r0
 801118a:	460c      	mov	r4, r1
 801118c:	4690      	mov	r8, r2
 801118e:	d82d      	bhi.n	80111ec <__ssputs_r+0x70>
 8011190:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011194:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011198:	d026      	beq.n	80111e8 <__ssputs_r+0x6c>
 801119a:	6965      	ldr	r5, [r4, #20]
 801119c:	6909      	ldr	r1, [r1, #16]
 801119e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80111a2:	eba3 0901 	sub.w	r9, r3, r1
 80111a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80111aa:	1c7b      	adds	r3, r7, #1
 80111ac:	444b      	add	r3, r9
 80111ae:	106d      	asrs	r5, r5, #1
 80111b0:	429d      	cmp	r5, r3
 80111b2:	bf38      	it	cc
 80111b4:	461d      	movcc	r5, r3
 80111b6:	0553      	lsls	r3, r2, #21
 80111b8:	d527      	bpl.n	801120a <__ssputs_r+0x8e>
 80111ba:	4629      	mov	r1, r5
 80111bc:	f7ff fb74 	bl	80108a8 <_malloc_r>
 80111c0:	4606      	mov	r6, r0
 80111c2:	b360      	cbz	r0, 801121e <__ssputs_r+0xa2>
 80111c4:	6921      	ldr	r1, [r4, #16]
 80111c6:	464a      	mov	r2, r9
 80111c8:	f7ff ff7f 	bl	80110ca <memcpy>
 80111cc:	89a3      	ldrh	r3, [r4, #12]
 80111ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80111d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80111d6:	81a3      	strh	r3, [r4, #12]
 80111d8:	6126      	str	r6, [r4, #16]
 80111da:	6165      	str	r5, [r4, #20]
 80111dc:	444e      	add	r6, r9
 80111de:	eba5 0509 	sub.w	r5, r5, r9
 80111e2:	6026      	str	r6, [r4, #0]
 80111e4:	60a5      	str	r5, [r4, #8]
 80111e6:	463e      	mov	r6, r7
 80111e8:	42be      	cmp	r6, r7
 80111ea:	d900      	bls.n	80111ee <__ssputs_r+0x72>
 80111ec:	463e      	mov	r6, r7
 80111ee:	6820      	ldr	r0, [r4, #0]
 80111f0:	4632      	mov	r2, r6
 80111f2:	4641      	mov	r1, r8
 80111f4:	f000 fcf6 	bl	8011be4 <memmove>
 80111f8:	68a3      	ldr	r3, [r4, #8]
 80111fa:	1b9b      	subs	r3, r3, r6
 80111fc:	60a3      	str	r3, [r4, #8]
 80111fe:	6823      	ldr	r3, [r4, #0]
 8011200:	4433      	add	r3, r6
 8011202:	6023      	str	r3, [r4, #0]
 8011204:	2000      	movs	r0, #0
 8011206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801120a:	462a      	mov	r2, r5
 801120c:	f000 fd26 	bl	8011c5c <_realloc_r>
 8011210:	4606      	mov	r6, r0
 8011212:	2800      	cmp	r0, #0
 8011214:	d1e0      	bne.n	80111d8 <__ssputs_r+0x5c>
 8011216:	6921      	ldr	r1, [r4, #16]
 8011218:	4650      	mov	r0, sl
 801121a:	f7ff ff65 	bl	80110e8 <_free_r>
 801121e:	230c      	movs	r3, #12
 8011220:	f8ca 3000 	str.w	r3, [sl]
 8011224:	89a3      	ldrh	r3, [r4, #12]
 8011226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801122a:	81a3      	strh	r3, [r4, #12]
 801122c:	f04f 30ff 	mov.w	r0, #4294967295
 8011230:	e7e9      	b.n	8011206 <__ssputs_r+0x8a>
	...

08011234 <_svfiprintf_r>:
 8011234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011238:	4698      	mov	r8, r3
 801123a:	898b      	ldrh	r3, [r1, #12]
 801123c:	061b      	lsls	r3, r3, #24
 801123e:	b09d      	sub	sp, #116	@ 0x74
 8011240:	4607      	mov	r7, r0
 8011242:	460d      	mov	r5, r1
 8011244:	4614      	mov	r4, r2
 8011246:	d510      	bpl.n	801126a <_svfiprintf_r+0x36>
 8011248:	690b      	ldr	r3, [r1, #16]
 801124a:	b973      	cbnz	r3, 801126a <_svfiprintf_r+0x36>
 801124c:	2140      	movs	r1, #64	@ 0x40
 801124e:	f7ff fb2b 	bl	80108a8 <_malloc_r>
 8011252:	6028      	str	r0, [r5, #0]
 8011254:	6128      	str	r0, [r5, #16]
 8011256:	b930      	cbnz	r0, 8011266 <_svfiprintf_r+0x32>
 8011258:	230c      	movs	r3, #12
 801125a:	603b      	str	r3, [r7, #0]
 801125c:	f04f 30ff 	mov.w	r0, #4294967295
 8011260:	b01d      	add	sp, #116	@ 0x74
 8011262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011266:	2340      	movs	r3, #64	@ 0x40
 8011268:	616b      	str	r3, [r5, #20]
 801126a:	2300      	movs	r3, #0
 801126c:	9309      	str	r3, [sp, #36]	@ 0x24
 801126e:	2320      	movs	r3, #32
 8011270:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011274:	f8cd 800c 	str.w	r8, [sp, #12]
 8011278:	2330      	movs	r3, #48	@ 0x30
 801127a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011418 <_svfiprintf_r+0x1e4>
 801127e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011282:	f04f 0901 	mov.w	r9, #1
 8011286:	4623      	mov	r3, r4
 8011288:	469a      	mov	sl, r3
 801128a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801128e:	b10a      	cbz	r2, 8011294 <_svfiprintf_r+0x60>
 8011290:	2a25      	cmp	r2, #37	@ 0x25
 8011292:	d1f9      	bne.n	8011288 <_svfiprintf_r+0x54>
 8011294:	ebba 0b04 	subs.w	fp, sl, r4
 8011298:	d00b      	beq.n	80112b2 <_svfiprintf_r+0x7e>
 801129a:	465b      	mov	r3, fp
 801129c:	4622      	mov	r2, r4
 801129e:	4629      	mov	r1, r5
 80112a0:	4638      	mov	r0, r7
 80112a2:	f7ff ff6b 	bl	801117c <__ssputs_r>
 80112a6:	3001      	adds	r0, #1
 80112a8:	f000 80a7 	beq.w	80113fa <_svfiprintf_r+0x1c6>
 80112ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80112ae:	445a      	add	r2, fp
 80112b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80112b2:	f89a 3000 	ldrb.w	r3, [sl]
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	f000 809f 	beq.w	80113fa <_svfiprintf_r+0x1c6>
 80112bc:	2300      	movs	r3, #0
 80112be:	f04f 32ff 	mov.w	r2, #4294967295
 80112c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80112c6:	f10a 0a01 	add.w	sl, sl, #1
 80112ca:	9304      	str	r3, [sp, #16]
 80112cc:	9307      	str	r3, [sp, #28]
 80112ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80112d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80112d4:	4654      	mov	r4, sl
 80112d6:	2205      	movs	r2, #5
 80112d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112dc:	484e      	ldr	r0, [pc, #312]	@ (8011418 <_svfiprintf_r+0x1e4>)
 80112de:	f7ee ff77 	bl	80001d0 <memchr>
 80112e2:	9a04      	ldr	r2, [sp, #16]
 80112e4:	b9d8      	cbnz	r0, 801131e <_svfiprintf_r+0xea>
 80112e6:	06d0      	lsls	r0, r2, #27
 80112e8:	bf44      	itt	mi
 80112ea:	2320      	movmi	r3, #32
 80112ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80112f0:	0711      	lsls	r1, r2, #28
 80112f2:	bf44      	itt	mi
 80112f4:	232b      	movmi	r3, #43	@ 0x2b
 80112f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80112fa:	f89a 3000 	ldrb.w	r3, [sl]
 80112fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8011300:	d015      	beq.n	801132e <_svfiprintf_r+0xfa>
 8011302:	9a07      	ldr	r2, [sp, #28]
 8011304:	4654      	mov	r4, sl
 8011306:	2000      	movs	r0, #0
 8011308:	f04f 0c0a 	mov.w	ip, #10
 801130c:	4621      	mov	r1, r4
 801130e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011312:	3b30      	subs	r3, #48	@ 0x30
 8011314:	2b09      	cmp	r3, #9
 8011316:	d94b      	bls.n	80113b0 <_svfiprintf_r+0x17c>
 8011318:	b1b0      	cbz	r0, 8011348 <_svfiprintf_r+0x114>
 801131a:	9207      	str	r2, [sp, #28]
 801131c:	e014      	b.n	8011348 <_svfiprintf_r+0x114>
 801131e:	eba0 0308 	sub.w	r3, r0, r8
 8011322:	fa09 f303 	lsl.w	r3, r9, r3
 8011326:	4313      	orrs	r3, r2
 8011328:	9304      	str	r3, [sp, #16]
 801132a:	46a2      	mov	sl, r4
 801132c:	e7d2      	b.n	80112d4 <_svfiprintf_r+0xa0>
 801132e:	9b03      	ldr	r3, [sp, #12]
 8011330:	1d19      	adds	r1, r3, #4
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	9103      	str	r1, [sp, #12]
 8011336:	2b00      	cmp	r3, #0
 8011338:	bfbb      	ittet	lt
 801133a:	425b      	neglt	r3, r3
 801133c:	f042 0202 	orrlt.w	r2, r2, #2
 8011340:	9307      	strge	r3, [sp, #28]
 8011342:	9307      	strlt	r3, [sp, #28]
 8011344:	bfb8      	it	lt
 8011346:	9204      	strlt	r2, [sp, #16]
 8011348:	7823      	ldrb	r3, [r4, #0]
 801134a:	2b2e      	cmp	r3, #46	@ 0x2e
 801134c:	d10a      	bne.n	8011364 <_svfiprintf_r+0x130>
 801134e:	7863      	ldrb	r3, [r4, #1]
 8011350:	2b2a      	cmp	r3, #42	@ 0x2a
 8011352:	d132      	bne.n	80113ba <_svfiprintf_r+0x186>
 8011354:	9b03      	ldr	r3, [sp, #12]
 8011356:	1d1a      	adds	r2, r3, #4
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	9203      	str	r2, [sp, #12]
 801135c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011360:	3402      	adds	r4, #2
 8011362:	9305      	str	r3, [sp, #20]
 8011364:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011428 <_svfiprintf_r+0x1f4>
 8011368:	7821      	ldrb	r1, [r4, #0]
 801136a:	2203      	movs	r2, #3
 801136c:	4650      	mov	r0, sl
 801136e:	f7ee ff2f 	bl	80001d0 <memchr>
 8011372:	b138      	cbz	r0, 8011384 <_svfiprintf_r+0x150>
 8011374:	9b04      	ldr	r3, [sp, #16]
 8011376:	eba0 000a 	sub.w	r0, r0, sl
 801137a:	2240      	movs	r2, #64	@ 0x40
 801137c:	4082      	lsls	r2, r0
 801137e:	4313      	orrs	r3, r2
 8011380:	3401      	adds	r4, #1
 8011382:	9304      	str	r3, [sp, #16]
 8011384:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011388:	4824      	ldr	r0, [pc, #144]	@ (801141c <_svfiprintf_r+0x1e8>)
 801138a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801138e:	2206      	movs	r2, #6
 8011390:	f7ee ff1e 	bl	80001d0 <memchr>
 8011394:	2800      	cmp	r0, #0
 8011396:	d036      	beq.n	8011406 <_svfiprintf_r+0x1d2>
 8011398:	4b21      	ldr	r3, [pc, #132]	@ (8011420 <_svfiprintf_r+0x1ec>)
 801139a:	bb1b      	cbnz	r3, 80113e4 <_svfiprintf_r+0x1b0>
 801139c:	9b03      	ldr	r3, [sp, #12]
 801139e:	3307      	adds	r3, #7
 80113a0:	f023 0307 	bic.w	r3, r3, #7
 80113a4:	3308      	adds	r3, #8
 80113a6:	9303      	str	r3, [sp, #12]
 80113a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113aa:	4433      	add	r3, r6
 80113ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80113ae:	e76a      	b.n	8011286 <_svfiprintf_r+0x52>
 80113b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80113b4:	460c      	mov	r4, r1
 80113b6:	2001      	movs	r0, #1
 80113b8:	e7a8      	b.n	801130c <_svfiprintf_r+0xd8>
 80113ba:	2300      	movs	r3, #0
 80113bc:	3401      	adds	r4, #1
 80113be:	9305      	str	r3, [sp, #20]
 80113c0:	4619      	mov	r1, r3
 80113c2:	f04f 0c0a 	mov.w	ip, #10
 80113c6:	4620      	mov	r0, r4
 80113c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80113cc:	3a30      	subs	r2, #48	@ 0x30
 80113ce:	2a09      	cmp	r2, #9
 80113d0:	d903      	bls.n	80113da <_svfiprintf_r+0x1a6>
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	d0c6      	beq.n	8011364 <_svfiprintf_r+0x130>
 80113d6:	9105      	str	r1, [sp, #20]
 80113d8:	e7c4      	b.n	8011364 <_svfiprintf_r+0x130>
 80113da:	fb0c 2101 	mla	r1, ip, r1, r2
 80113de:	4604      	mov	r4, r0
 80113e0:	2301      	movs	r3, #1
 80113e2:	e7f0      	b.n	80113c6 <_svfiprintf_r+0x192>
 80113e4:	ab03      	add	r3, sp, #12
 80113e6:	9300      	str	r3, [sp, #0]
 80113e8:	462a      	mov	r2, r5
 80113ea:	4b0e      	ldr	r3, [pc, #56]	@ (8011424 <_svfiprintf_r+0x1f0>)
 80113ec:	a904      	add	r1, sp, #16
 80113ee:	4638      	mov	r0, r7
 80113f0:	f3af 8000 	nop.w
 80113f4:	1c42      	adds	r2, r0, #1
 80113f6:	4606      	mov	r6, r0
 80113f8:	d1d6      	bne.n	80113a8 <_svfiprintf_r+0x174>
 80113fa:	89ab      	ldrh	r3, [r5, #12]
 80113fc:	065b      	lsls	r3, r3, #25
 80113fe:	f53f af2d 	bmi.w	801125c <_svfiprintf_r+0x28>
 8011402:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011404:	e72c      	b.n	8011260 <_svfiprintf_r+0x2c>
 8011406:	ab03      	add	r3, sp, #12
 8011408:	9300      	str	r3, [sp, #0]
 801140a:	462a      	mov	r2, r5
 801140c:	4b05      	ldr	r3, [pc, #20]	@ (8011424 <_svfiprintf_r+0x1f0>)
 801140e:	a904      	add	r1, sp, #16
 8011410:	4638      	mov	r0, r7
 8011412:	f000 f9bb 	bl	801178c <_printf_i>
 8011416:	e7ed      	b.n	80113f4 <_svfiprintf_r+0x1c0>
 8011418:	080125b4 	.word	0x080125b4
 801141c:	080125be 	.word	0x080125be
 8011420:	00000000 	.word	0x00000000
 8011424:	0801117d 	.word	0x0801117d
 8011428:	080125ba 	.word	0x080125ba

0801142c <__sfputc_r>:
 801142c:	6893      	ldr	r3, [r2, #8]
 801142e:	3b01      	subs	r3, #1
 8011430:	2b00      	cmp	r3, #0
 8011432:	b410      	push	{r4}
 8011434:	6093      	str	r3, [r2, #8]
 8011436:	da08      	bge.n	801144a <__sfputc_r+0x1e>
 8011438:	6994      	ldr	r4, [r2, #24]
 801143a:	42a3      	cmp	r3, r4
 801143c:	db01      	blt.n	8011442 <__sfputc_r+0x16>
 801143e:	290a      	cmp	r1, #10
 8011440:	d103      	bne.n	801144a <__sfputc_r+0x1e>
 8011442:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011446:	f7ff bd21 	b.w	8010e8c <__swbuf_r>
 801144a:	6813      	ldr	r3, [r2, #0]
 801144c:	1c58      	adds	r0, r3, #1
 801144e:	6010      	str	r0, [r2, #0]
 8011450:	7019      	strb	r1, [r3, #0]
 8011452:	4608      	mov	r0, r1
 8011454:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011458:	4770      	bx	lr

0801145a <__sfputs_r>:
 801145a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801145c:	4606      	mov	r6, r0
 801145e:	460f      	mov	r7, r1
 8011460:	4614      	mov	r4, r2
 8011462:	18d5      	adds	r5, r2, r3
 8011464:	42ac      	cmp	r4, r5
 8011466:	d101      	bne.n	801146c <__sfputs_r+0x12>
 8011468:	2000      	movs	r0, #0
 801146a:	e007      	b.n	801147c <__sfputs_r+0x22>
 801146c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011470:	463a      	mov	r2, r7
 8011472:	4630      	mov	r0, r6
 8011474:	f7ff ffda 	bl	801142c <__sfputc_r>
 8011478:	1c43      	adds	r3, r0, #1
 801147a:	d1f3      	bne.n	8011464 <__sfputs_r+0xa>
 801147c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011480 <_vfiprintf_r>:
 8011480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011484:	460d      	mov	r5, r1
 8011486:	b09d      	sub	sp, #116	@ 0x74
 8011488:	4614      	mov	r4, r2
 801148a:	4698      	mov	r8, r3
 801148c:	4606      	mov	r6, r0
 801148e:	b118      	cbz	r0, 8011498 <_vfiprintf_r+0x18>
 8011490:	6a03      	ldr	r3, [r0, #32]
 8011492:	b90b      	cbnz	r3, 8011498 <_vfiprintf_r+0x18>
 8011494:	f7ff fb20 	bl	8010ad8 <__sinit>
 8011498:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801149a:	07d9      	lsls	r1, r3, #31
 801149c:	d405      	bmi.n	80114aa <_vfiprintf_r+0x2a>
 801149e:	89ab      	ldrh	r3, [r5, #12]
 80114a0:	059a      	lsls	r2, r3, #22
 80114a2:	d402      	bmi.n	80114aa <_vfiprintf_r+0x2a>
 80114a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80114a6:	f7ff fe0e 	bl	80110c6 <__retarget_lock_acquire_recursive>
 80114aa:	89ab      	ldrh	r3, [r5, #12]
 80114ac:	071b      	lsls	r3, r3, #28
 80114ae:	d501      	bpl.n	80114b4 <_vfiprintf_r+0x34>
 80114b0:	692b      	ldr	r3, [r5, #16]
 80114b2:	b99b      	cbnz	r3, 80114dc <_vfiprintf_r+0x5c>
 80114b4:	4629      	mov	r1, r5
 80114b6:	4630      	mov	r0, r6
 80114b8:	f7ff fd26 	bl	8010f08 <__swsetup_r>
 80114bc:	b170      	cbz	r0, 80114dc <_vfiprintf_r+0x5c>
 80114be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80114c0:	07dc      	lsls	r4, r3, #31
 80114c2:	d504      	bpl.n	80114ce <_vfiprintf_r+0x4e>
 80114c4:	f04f 30ff 	mov.w	r0, #4294967295
 80114c8:	b01d      	add	sp, #116	@ 0x74
 80114ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114ce:	89ab      	ldrh	r3, [r5, #12]
 80114d0:	0598      	lsls	r0, r3, #22
 80114d2:	d4f7      	bmi.n	80114c4 <_vfiprintf_r+0x44>
 80114d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80114d6:	f7ff fdf7 	bl	80110c8 <__retarget_lock_release_recursive>
 80114da:	e7f3      	b.n	80114c4 <_vfiprintf_r+0x44>
 80114dc:	2300      	movs	r3, #0
 80114de:	9309      	str	r3, [sp, #36]	@ 0x24
 80114e0:	2320      	movs	r3, #32
 80114e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80114e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80114ea:	2330      	movs	r3, #48	@ 0x30
 80114ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801169c <_vfiprintf_r+0x21c>
 80114f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80114f4:	f04f 0901 	mov.w	r9, #1
 80114f8:	4623      	mov	r3, r4
 80114fa:	469a      	mov	sl, r3
 80114fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011500:	b10a      	cbz	r2, 8011506 <_vfiprintf_r+0x86>
 8011502:	2a25      	cmp	r2, #37	@ 0x25
 8011504:	d1f9      	bne.n	80114fa <_vfiprintf_r+0x7a>
 8011506:	ebba 0b04 	subs.w	fp, sl, r4
 801150a:	d00b      	beq.n	8011524 <_vfiprintf_r+0xa4>
 801150c:	465b      	mov	r3, fp
 801150e:	4622      	mov	r2, r4
 8011510:	4629      	mov	r1, r5
 8011512:	4630      	mov	r0, r6
 8011514:	f7ff ffa1 	bl	801145a <__sfputs_r>
 8011518:	3001      	adds	r0, #1
 801151a:	f000 80a7 	beq.w	801166c <_vfiprintf_r+0x1ec>
 801151e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011520:	445a      	add	r2, fp
 8011522:	9209      	str	r2, [sp, #36]	@ 0x24
 8011524:	f89a 3000 	ldrb.w	r3, [sl]
 8011528:	2b00      	cmp	r3, #0
 801152a:	f000 809f 	beq.w	801166c <_vfiprintf_r+0x1ec>
 801152e:	2300      	movs	r3, #0
 8011530:	f04f 32ff 	mov.w	r2, #4294967295
 8011534:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011538:	f10a 0a01 	add.w	sl, sl, #1
 801153c:	9304      	str	r3, [sp, #16]
 801153e:	9307      	str	r3, [sp, #28]
 8011540:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011544:	931a      	str	r3, [sp, #104]	@ 0x68
 8011546:	4654      	mov	r4, sl
 8011548:	2205      	movs	r2, #5
 801154a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801154e:	4853      	ldr	r0, [pc, #332]	@ (801169c <_vfiprintf_r+0x21c>)
 8011550:	f7ee fe3e 	bl	80001d0 <memchr>
 8011554:	9a04      	ldr	r2, [sp, #16]
 8011556:	b9d8      	cbnz	r0, 8011590 <_vfiprintf_r+0x110>
 8011558:	06d1      	lsls	r1, r2, #27
 801155a:	bf44      	itt	mi
 801155c:	2320      	movmi	r3, #32
 801155e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011562:	0713      	lsls	r3, r2, #28
 8011564:	bf44      	itt	mi
 8011566:	232b      	movmi	r3, #43	@ 0x2b
 8011568:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801156c:	f89a 3000 	ldrb.w	r3, [sl]
 8011570:	2b2a      	cmp	r3, #42	@ 0x2a
 8011572:	d015      	beq.n	80115a0 <_vfiprintf_r+0x120>
 8011574:	9a07      	ldr	r2, [sp, #28]
 8011576:	4654      	mov	r4, sl
 8011578:	2000      	movs	r0, #0
 801157a:	f04f 0c0a 	mov.w	ip, #10
 801157e:	4621      	mov	r1, r4
 8011580:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011584:	3b30      	subs	r3, #48	@ 0x30
 8011586:	2b09      	cmp	r3, #9
 8011588:	d94b      	bls.n	8011622 <_vfiprintf_r+0x1a2>
 801158a:	b1b0      	cbz	r0, 80115ba <_vfiprintf_r+0x13a>
 801158c:	9207      	str	r2, [sp, #28]
 801158e:	e014      	b.n	80115ba <_vfiprintf_r+0x13a>
 8011590:	eba0 0308 	sub.w	r3, r0, r8
 8011594:	fa09 f303 	lsl.w	r3, r9, r3
 8011598:	4313      	orrs	r3, r2
 801159a:	9304      	str	r3, [sp, #16]
 801159c:	46a2      	mov	sl, r4
 801159e:	e7d2      	b.n	8011546 <_vfiprintf_r+0xc6>
 80115a0:	9b03      	ldr	r3, [sp, #12]
 80115a2:	1d19      	adds	r1, r3, #4
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	9103      	str	r1, [sp, #12]
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	bfbb      	ittet	lt
 80115ac:	425b      	neglt	r3, r3
 80115ae:	f042 0202 	orrlt.w	r2, r2, #2
 80115b2:	9307      	strge	r3, [sp, #28]
 80115b4:	9307      	strlt	r3, [sp, #28]
 80115b6:	bfb8      	it	lt
 80115b8:	9204      	strlt	r2, [sp, #16]
 80115ba:	7823      	ldrb	r3, [r4, #0]
 80115bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80115be:	d10a      	bne.n	80115d6 <_vfiprintf_r+0x156>
 80115c0:	7863      	ldrb	r3, [r4, #1]
 80115c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80115c4:	d132      	bne.n	801162c <_vfiprintf_r+0x1ac>
 80115c6:	9b03      	ldr	r3, [sp, #12]
 80115c8:	1d1a      	adds	r2, r3, #4
 80115ca:	681b      	ldr	r3, [r3, #0]
 80115cc:	9203      	str	r2, [sp, #12]
 80115ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80115d2:	3402      	adds	r4, #2
 80115d4:	9305      	str	r3, [sp, #20]
 80115d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80116ac <_vfiprintf_r+0x22c>
 80115da:	7821      	ldrb	r1, [r4, #0]
 80115dc:	2203      	movs	r2, #3
 80115de:	4650      	mov	r0, sl
 80115e0:	f7ee fdf6 	bl	80001d0 <memchr>
 80115e4:	b138      	cbz	r0, 80115f6 <_vfiprintf_r+0x176>
 80115e6:	9b04      	ldr	r3, [sp, #16]
 80115e8:	eba0 000a 	sub.w	r0, r0, sl
 80115ec:	2240      	movs	r2, #64	@ 0x40
 80115ee:	4082      	lsls	r2, r0
 80115f0:	4313      	orrs	r3, r2
 80115f2:	3401      	adds	r4, #1
 80115f4:	9304      	str	r3, [sp, #16]
 80115f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115fa:	4829      	ldr	r0, [pc, #164]	@ (80116a0 <_vfiprintf_r+0x220>)
 80115fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011600:	2206      	movs	r2, #6
 8011602:	f7ee fde5 	bl	80001d0 <memchr>
 8011606:	2800      	cmp	r0, #0
 8011608:	d03f      	beq.n	801168a <_vfiprintf_r+0x20a>
 801160a:	4b26      	ldr	r3, [pc, #152]	@ (80116a4 <_vfiprintf_r+0x224>)
 801160c:	bb1b      	cbnz	r3, 8011656 <_vfiprintf_r+0x1d6>
 801160e:	9b03      	ldr	r3, [sp, #12]
 8011610:	3307      	adds	r3, #7
 8011612:	f023 0307 	bic.w	r3, r3, #7
 8011616:	3308      	adds	r3, #8
 8011618:	9303      	str	r3, [sp, #12]
 801161a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801161c:	443b      	add	r3, r7
 801161e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011620:	e76a      	b.n	80114f8 <_vfiprintf_r+0x78>
 8011622:	fb0c 3202 	mla	r2, ip, r2, r3
 8011626:	460c      	mov	r4, r1
 8011628:	2001      	movs	r0, #1
 801162a:	e7a8      	b.n	801157e <_vfiprintf_r+0xfe>
 801162c:	2300      	movs	r3, #0
 801162e:	3401      	adds	r4, #1
 8011630:	9305      	str	r3, [sp, #20]
 8011632:	4619      	mov	r1, r3
 8011634:	f04f 0c0a 	mov.w	ip, #10
 8011638:	4620      	mov	r0, r4
 801163a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801163e:	3a30      	subs	r2, #48	@ 0x30
 8011640:	2a09      	cmp	r2, #9
 8011642:	d903      	bls.n	801164c <_vfiprintf_r+0x1cc>
 8011644:	2b00      	cmp	r3, #0
 8011646:	d0c6      	beq.n	80115d6 <_vfiprintf_r+0x156>
 8011648:	9105      	str	r1, [sp, #20]
 801164a:	e7c4      	b.n	80115d6 <_vfiprintf_r+0x156>
 801164c:	fb0c 2101 	mla	r1, ip, r1, r2
 8011650:	4604      	mov	r4, r0
 8011652:	2301      	movs	r3, #1
 8011654:	e7f0      	b.n	8011638 <_vfiprintf_r+0x1b8>
 8011656:	ab03      	add	r3, sp, #12
 8011658:	9300      	str	r3, [sp, #0]
 801165a:	462a      	mov	r2, r5
 801165c:	4b12      	ldr	r3, [pc, #72]	@ (80116a8 <_vfiprintf_r+0x228>)
 801165e:	a904      	add	r1, sp, #16
 8011660:	4630      	mov	r0, r6
 8011662:	f3af 8000 	nop.w
 8011666:	4607      	mov	r7, r0
 8011668:	1c78      	adds	r0, r7, #1
 801166a:	d1d6      	bne.n	801161a <_vfiprintf_r+0x19a>
 801166c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801166e:	07d9      	lsls	r1, r3, #31
 8011670:	d405      	bmi.n	801167e <_vfiprintf_r+0x1fe>
 8011672:	89ab      	ldrh	r3, [r5, #12]
 8011674:	059a      	lsls	r2, r3, #22
 8011676:	d402      	bmi.n	801167e <_vfiprintf_r+0x1fe>
 8011678:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801167a:	f7ff fd25 	bl	80110c8 <__retarget_lock_release_recursive>
 801167e:	89ab      	ldrh	r3, [r5, #12]
 8011680:	065b      	lsls	r3, r3, #25
 8011682:	f53f af1f 	bmi.w	80114c4 <_vfiprintf_r+0x44>
 8011686:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011688:	e71e      	b.n	80114c8 <_vfiprintf_r+0x48>
 801168a:	ab03      	add	r3, sp, #12
 801168c:	9300      	str	r3, [sp, #0]
 801168e:	462a      	mov	r2, r5
 8011690:	4b05      	ldr	r3, [pc, #20]	@ (80116a8 <_vfiprintf_r+0x228>)
 8011692:	a904      	add	r1, sp, #16
 8011694:	4630      	mov	r0, r6
 8011696:	f000 f879 	bl	801178c <_printf_i>
 801169a:	e7e4      	b.n	8011666 <_vfiprintf_r+0x1e6>
 801169c:	080125b4 	.word	0x080125b4
 80116a0:	080125be 	.word	0x080125be
 80116a4:	00000000 	.word	0x00000000
 80116a8:	0801145b 	.word	0x0801145b
 80116ac:	080125ba 	.word	0x080125ba

080116b0 <_printf_common>:
 80116b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116b4:	4616      	mov	r6, r2
 80116b6:	4698      	mov	r8, r3
 80116b8:	688a      	ldr	r2, [r1, #8]
 80116ba:	690b      	ldr	r3, [r1, #16]
 80116bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80116c0:	4293      	cmp	r3, r2
 80116c2:	bfb8      	it	lt
 80116c4:	4613      	movlt	r3, r2
 80116c6:	6033      	str	r3, [r6, #0]
 80116c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80116cc:	4607      	mov	r7, r0
 80116ce:	460c      	mov	r4, r1
 80116d0:	b10a      	cbz	r2, 80116d6 <_printf_common+0x26>
 80116d2:	3301      	adds	r3, #1
 80116d4:	6033      	str	r3, [r6, #0]
 80116d6:	6823      	ldr	r3, [r4, #0]
 80116d8:	0699      	lsls	r1, r3, #26
 80116da:	bf42      	ittt	mi
 80116dc:	6833      	ldrmi	r3, [r6, #0]
 80116de:	3302      	addmi	r3, #2
 80116e0:	6033      	strmi	r3, [r6, #0]
 80116e2:	6825      	ldr	r5, [r4, #0]
 80116e4:	f015 0506 	ands.w	r5, r5, #6
 80116e8:	d106      	bne.n	80116f8 <_printf_common+0x48>
 80116ea:	f104 0a19 	add.w	sl, r4, #25
 80116ee:	68e3      	ldr	r3, [r4, #12]
 80116f0:	6832      	ldr	r2, [r6, #0]
 80116f2:	1a9b      	subs	r3, r3, r2
 80116f4:	42ab      	cmp	r3, r5
 80116f6:	dc26      	bgt.n	8011746 <_printf_common+0x96>
 80116f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80116fc:	6822      	ldr	r2, [r4, #0]
 80116fe:	3b00      	subs	r3, #0
 8011700:	bf18      	it	ne
 8011702:	2301      	movne	r3, #1
 8011704:	0692      	lsls	r2, r2, #26
 8011706:	d42b      	bmi.n	8011760 <_printf_common+0xb0>
 8011708:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801170c:	4641      	mov	r1, r8
 801170e:	4638      	mov	r0, r7
 8011710:	47c8      	blx	r9
 8011712:	3001      	adds	r0, #1
 8011714:	d01e      	beq.n	8011754 <_printf_common+0xa4>
 8011716:	6823      	ldr	r3, [r4, #0]
 8011718:	6922      	ldr	r2, [r4, #16]
 801171a:	f003 0306 	and.w	r3, r3, #6
 801171e:	2b04      	cmp	r3, #4
 8011720:	bf02      	ittt	eq
 8011722:	68e5      	ldreq	r5, [r4, #12]
 8011724:	6833      	ldreq	r3, [r6, #0]
 8011726:	1aed      	subeq	r5, r5, r3
 8011728:	68a3      	ldr	r3, [r4, #8]
 801172a:	bf0c      	ite	eq
 801172c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011730:	2500      	movne	r5, #0
 8011732:	4293      	cmp	r3, r2
 8011734:	bfc4      	itt	gt
 8011736:	1a9b      	subgt	r3, r3, r2
 8011738:	18ed      	addgt	r5, r5, r3
 801173a:	2600      	movs	r6, #0
 801173c:	341a      	adds	r4, #26
 801173e:	42b5      	cmp	r5, r6
 8011740:	d11a      	bne.n	8011778 <_printf_common+0xc8>
 8011742:	2000      	movs	r0, #0
 8011744:	e008      	b.n	8011758 <_printf_common+0xa8>
 8011746:	2301      	movs	r3, #1
 8011748:	4652      	mov	r2, sl
 801174a:	4641      	mov	r1, r8
 801174c:	4638      	mov	r0, r7
 801174e:	47c8      	blx	r9
 8011750:	3001      	adds	r0, #1
 8011752:	d103      	bne.n	801175c <_printf_common+0xac>
 8011754:	f04f 30ff 	mov.w	r0, #4294967295
 8011758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801175c:	3501      	adds	r5, #1
 801175e:	e7c6      	b.n	80116ee <_printf_common+0x3e>
 8011760:	18e1      	adds	r1, r4, r3
 8011762:	1c5a      	adds	r2, r3, #1
 8011764:	2030      	movs	r0, #48	@ 0x30
 8011766:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801176a:	4422      	add	r2, r4
 801176c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011770:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011774:	3302      	adds	r3, #2
 8011776:	e7c7      	b.n	8011708 <_printf_common+0x58>
 8011778:	2301      	movs	r3, #1
 801177a:	4622      	mov	r2, r4
 801177c:	4641      	mov	r1, r8
 801177e:	4638      	mov	r0, r7
 8011780:	47c8      	blx	r9
 8011782:	3001      	adds	r0, #1
 8011784:	d0e6      	beq.n	8011754 <_printf_common+0xa4>
 8011786:	3601      	adds	r6, #1
 8011788:	e7d9      	b.n	801173e <_printf_common+0x8e>
	...

0801178c <_printf_i>:
 801178c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011790:	7e0f      	ldrb	r7, [r1, #24]
 8011792:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011794:	2f78      	cmp	r7, #120	@ 0x78
 8011796:	4691      	mov	r9, r2
 8011798:	4680      	mov	r8, r0
 801179a:	460c      	mov	r4, r1
 801179c:	469a      	mov	sl, r3
 801179e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80117a2:	d807      	bhi.n	80117b4 <_printf_i+0x28>
 80117a4:	2f62      	cmp	r7, #98	@ 0x62
 80117a6:	d80a      	bhi.n	80117be <_printf_i+0x32>
 80117a8:	2f00      	cmp	r7, #0
 80117aa:	f000 80d1 	beq.w	8011950 <_printf_i+0x1c4>
 80117ae:	2f58      	cmp	r7, #88	@ 0x58
 80117b0:	f000 80b8 	beq.w	8011924 <_printf_i+0x198>
 80117b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80117b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80117bc:	e03a      	b.n	8011834 <_printf_i+0xa8>
 80117be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80117c2:	2b15      	cmp	r3, #21
 80117c4:	d8f6      	bhi.n	80117b4 <_printf_i+0x28>
 80117c6:	a101      	add	r1, pc, #4	@ (adr r1, 80117cc <_printf_i+0x40>)
 80117c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80117cc:	08011825 	.word	0x08011825
 80117d0:	08011839 	.word	0x08011839
 80117d4:	080117b5 	.word	0x080117b5
 80117d8:	080117b5 	.word	0x080117b5
 80117dc:	080117b5 	.word	0x080117b5
 80117e0:	080117b5 	.word	0x080117b5
 80117e4:	08011839 	.word	0x08011839
 80117e8:	080117b5 	.word	0x080117b5
 80117ec:	080117b5 	.word	0x080117b5
 80117f0:	080117b5 	.word	0x080117b5
 80117f4:	080117b5 	.word	0x080117b5
 80117f8:	08011937 	.word	0x08011937
 80117fc:	08011863 	.word	0x08011863
 8011800:	080118f1 	.word	0x080118f1
 8011804:	080117b5 	.word	0x080117b5
 8011808:	080117b5 	.word	0x080117b5
 801180c:	08011959 	.word	0x08011959
 8011810:	080117b5 	.word	0x080117b5
 8011814:	08011863 	.word	0x08011863
 8011818:	080117b5 	.word	0x080117b5
 801181c:	080117b5 	.word	0x080117b5
 8011820:	080118f9 	.word	0x080118f9
 8011824:	6833      	ldr	r3, [r6, #0]
 8011826:	1d1a      	adds	r2, r3, #4
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	6032      	str	r2, [r6, #0]
 801182c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011830:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011834:	2301      	movs	r3, #1
 8011836:	e09c      	b.n	8011972 <_printf_i+0x1e6>
 8011838:	6833      	ldr	r3, [r6, #0]
 801183a:	6820      	ldr	r0, [r4, #0]
 801183c:	1d19      	adds	r1, r3, #4
 801183e:	6031      	str	r1, [r6, #0]
 8011840:	0606      	lsls	r6, r0, #24
 8011842:	d501      	bpl.n	8011848 <_printf_i+0xbc>
 8011844:	681d      	ldr	r5, [r3, #0]
 8011846:	e003      	b.n	8011850 <_printf_i+0xc4>
 8011848:	0645      	lsls	r5, r0, #25
 801184a:	d5fb      	bpl.n	8011844 <_printf_i+0xb8>
 801184c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011850:	2d00      	cmp	r5, #0
 8011852:	da03      	bge.n	801185c <_printf_i+0xd0>
 8011854:	232d      	movs	r3, #45	@ 0x2d
 8011856:	426d      	negs	r5, r5
 8011858:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801185c:	4858      	ldr	r0, [pc, #352]	@ (80119c0 <_printf_i+0x234>)
 801185e:	230a      	movs	r3, #10
 8011860:	e011      	b.n	8011886 <_printf_i+0xfa>
 8011862:	6821      	ldr	r1, [r4, #0]
 8011864:	6833      	ldr	r3, [r6, #0]
 8011866:	0608      	lsls	r0, r1, #24
 8011868:	f853 5b04 	ldr.w	r5, [r3], #4
 801186c:	d402      	bmi.n	8011874 <_printf_i+0xe8>
 801186e:	0649      	lsls	r1, r1, #25
 8011870:	bf48      	it	mi
 8011872:	b2ad      	uxthmi	r5, r5
 8011874:	2f6f      	cmp	r7, #111	@ 0x6f
 8011876:	4852      	ldr	r0, [pc, #328]	@ (80119c0 <_printf_i+0x234>)
 8011878:	6033      	str	r3, [r6, #0]
 801187a:	bf14      	ite	ne
 801187c:	230a      	movne	r3, #10
 801187e:	2308      	moveq	r3, #8
 8011880:	2100      	movs	r1, #0
 8011882:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011886:	6866      	ldr	r6, [r4, #4]
 8011888:	60a6      	str	r6, [r4, #8]
 801188a:	2e00      	cmp	r6, #0
 801188c:	db05      	blt.n	801189a <_printf_i+0x10e>
 801188e:	6821      	ldr	r1, [r4, #0]
 8011890:	432e      	orrs	r6, r5
 8011892:	f021 0104 	bic.w	r1, r1, #4
 8011896:	6021      	str	r1, [r4, #0]
 8011898:	d04b      	beq.n	8011932 <_printf_i+0x1a6>
 801189a:	4616      	mov	r6, r2
 801189c:	fbb5 f1f3 	udiv	r1, r5, r3
 80118a0:	fb03 5711 	mls	r7, r3, r1, r5
 80118a4:	5dc7      	ldrb	r7, [r0, r7]
 80118a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80118aa:	462f      	mov	r7, r5
 80118ac:	42bb      	cmp	r3, r7
 80118ae:	460d      	mov	r5, r1
 80118b0:	d9f4      	bls.n	801189c <_printf_i+0x110>
 80118b2:	2b08      	cmp	r3, #8
 80118b4:	d10b      	bne.n	80118ce <_printf_i+0x142>
 80118b6:	6823      	ldr	r3, [r4, #0]
 80118b8:	07df      	lsls	r7, r3, #31
 80118ba:	d508      	bpl.n	80118ce <_printf_i+0x142>
 80118bc:	6923      	ldr	r3, [r4, #16]
 80118be:	6861      	ldr	r1, [r4, #4]
 80118c0:	4299      	cmp	r1, r3
 80118c2:	bfde      	ittt	le
 80118c4:	2330      	movle	r3, #48	@ 0x30
 80118c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80118ca:	f106 36ff 	addle.w	r6, r6, #4294967295
 80118ce:	1b92      	subs	r2, r2, r6
 80118d0:	6122      	str	r2, [r4, #16]
 80118d2:	f8cd a000 	str.w	sl, [sp]
 80118d6:	464b      	mov	r3, r9
 80118d8:	aa03      	add	r2, sp, #12
 80118da:	4621      	mov	r1, r4
 80118dc:	4640      	mov	r0, r8
 80118de:	f7ff fee7 	bl	80116b0 <_printf_common>
 80118e2:	3001      	adds	r0, #1
 80118e4:	d14a      	bne.n	801197c <_printf_i+0x1f0>
 80118e6:	f04f 30ff 	mov.w	r0, #4294967295
 80118ea:	b004      	add	sp, #16
 80118ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80118f0:	6823      	ldr	r3, [r4, #0]
 80118f2:	f043 0320 	orr.w	r3, r3, #32
 80118f6:	6023      	str	r3, [r4, #0]
 80118f8:	4832      	ldr	r0, [pc, #200]	@ (80119c4 <_printf_i+0x238>)
 80118fa:	2778      	movs	r7, #120	@ 0x78
 80118fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011900:	6823      	ldr	r3, [r4, #0]
 8011902:	6831      	ldr	r1, [r6, #0]
 8011904:	061f      	lsls	r7, r3, #24
 8011906:	f851 5b04 	ldr.w	r5, [r1], #4
 801190a:	d402      	bmi.n	8011912 <_printf_i+0x186>
 801190c:	065f      	lsls	r7, r3, #25
 801190e:	bf48      	it	mi
 8011910:	b2ad      	uxthmi	r5, r5
 8011912:	6031      	str	r1, [r6, #0]
 8011914:	07d9      	lsls	r1, r3, #31
 8011916:	bf44      	itt	mi
 8011918:	f043 0320 	orrmi.w	r3, r3, #32
 801191c:	6023      	strmi	r3, [r4, #0]
 801191e:	b11d      	cbz	r5, 8011928 <_printf_i+0x19c>
 8011920:	2310      	movs	r3, #16
 8011922:	e7ad      	b.n	8011880 <_printf_i+0xf4>
 8011924:	4826      	ldr	r0, [pc, #152]	@ (80119c0 <_printf_i+0x234>)
 8011926:	e7e9      	b.n	80118fc <_printf_i+0x170>
 8011928:	6823      	ldr	r3, [r4, #0]
 801192a:	f023 0320 	bic.w	r3, r3, #32
 801192e:	6023      	str	r3, [r4, #0]
 8011930:	e7f6      	b.n	8011920 <_printf_i+0x194>
 8011932:	4616      	mov	r6, r2
 8011934:	e7bd      	b.n	80118b2 <_printf_i+0x126>
 8011936:	6833      	ldr	r3, [r6, #0]
 8011938:	6825      	ldr	r5, [r4, #0]
 801193a:	6961      	ldr	r1, [r4, #20]
 801193c:	1d18      	adds	r0, r3, #4
 801193e:	6030      	str	r0, [r6, #0]
 8011940:	062e      	lsls	r6, r5, #24
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	d501      	bpl.n	801194a <_printf_i+0x1be>
 8011946:	6019      	str	r1, [r3, #0]
 8011948:	e002      	b.n	8011950 <_printf_i+0x1c4>
 801194a:	0668      	lsls	r0, r5, #25
 801194c:	d5fb      	bpl.n	8011946 <_printf_i+0x1ba>
 801194e:	8019      	strh	r1, [r3, #0]
 8011950:	2300      	movs	r3, #0
 8011952:	6123      	str	r3, [r4, #16]
 8011954:	4616      	mov	r6, r2
 8011956:	e7bc      	b.n	80118d2 <_printf_i+0x146>
 8011958:	6833      	ldr	r3, [r6, #0]
 801195a:	1d1a      	adds	r2, r3, #4
 801195c:	6032      	str	r2, [r6, #0]
 801195e:	681e      	ldr	r6, [r3, #0]
 8011960:	6862      	ldr	r2, [r4, #4]
 8011962:	2100      	movs	r1, #0
 8011964:	4630      	mov	r0, r6
 8011966:	f7ee fc33 	bl	80001d0 <memchr>
 801196a:	b108      	cbz	r0, 8011970 <_printf_i+0x1e4>
 801196c:	1b80      	subs	r0, r0, r6
 801196e:	6060      	str	r0, [r4, #4]
 8011970:	6863      	ldr	r3, [r4, #4]
 8011972:	6123      	str	r3, [r4, #16]
 8011974:	2300      	movs	r3, #0
 8011976:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801197a:	e7aa      	b.n	80118d2 <_printf_i+0x146>
 801197c:	6923      	ldr	r3, [r4, #16]
 801197e:	4632      	mov	r2, r6
 8011980:	4649      	mov	r1, r9
 8011982:	4640      	mov	r0, r8
 8011984:	47d0      	blx	sl
 8011986:	3001      	adds	r0, #1
 8011988:	d0ad      	beq.n	80118e6 <_printf_i+0x15a>
 801198a:	6823      	ldr	r3, [r4, #0]
 801198c:	079b      	lsls	r3, r3, #30
 801198e:	d413      	bmi.n	80119b8 <_printf_i+0x22c>
 8011990:	68e0      	ldr	r0, [r4, #12]
 8011992:	9b03      	ldr	r3, [sp, #12]
 8011994:	4298      	cmp	r0, r3
 8011996:	bfb8      	it	lt
 8011998:	4618      	movlt	r0, r3
 801199a:	e7a6      	b.n	80118ea <_printf_i+0x15e>
 801199c:	2301      	movs	r3, #1
 801199e:	4632      	mov	r2, r6
 80119a0:	4649      	mov	r1, r9
 80119a2:	4640      	mov	r0, r8
 80119a4:	47d0      	blx	sl
 80119a6:	3001      	adds	r0, #1
 80119a8:	d09d      	beq.n	80118e6 <_printf_i+0x15a>
 80119aa:	3501      	adds	r5, #1
 80119ac:	68e3      	ldr	r3, [r4, #12]
 80119ae:	9903      	ldr	r1, [sp, #12]
 80119b0:	1a5b      	subs	r3, r3, r1
 80119b2:	42ab      	cmp	r3, r5
 80119b4:	dcf2      	bgt.n	801199c <_printf_i+0x210>
 80119b6:	e7eb      	b.n	8011990 <_printf_i+0x204>
 80119b8:	2500      	movs	r5, #0
 80119ba:	f104 0619 	add.w	r6, r4, #25
 80119be:	e7f5      	b.n	80119ac <_printf_i+0x220>
 80119c0:	080125c5 	.word	0x080125c5
 80119c4:	080125d6 	.word	0x080125d6

080119c8 <__sflush_r>:
 80119c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80119cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119d0:	0716      	lsls	r6, r2, #28
 80119d2:	4605      	mov	r5, r0
 80119d4:	460c      	mov	r4, r1
 80119d6:	d454      	bmi.n	8011a82 <__sflush_r+0xba>
 80119d8:	684b      	ldr	r3, [r1, #4]
 80119da:	2b00      	cmp	r3, #0
 80119dc:	dc02      	bgt.n	80119e4 <__sflush_r+0x1c>
 80119de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	dd48      	ble.n	8011a76 <__sflush_r+0xae>
 80119e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80119e6:	2e00      	cmp	r6, #0
 80119e8:	d045      	beq.n	8011a76 <__sflush_r+0xae>
 80119ea:	2300      	movs	r3, #0
 80119ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80119f0:	682f      	ldr	r7, [r5, #0]
 80119f2:	6a21      	ldr	r1, [r4, #32]
 80119f4:	602b      	str	r3, [r5, #0]
 80119f6:	d030      	beq.n	8011a5a <__sflush_r+0x92>
 80119f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80119fa:	89a3      	ldrh	r3, [r4, #12]
 80119fc:	0759      	lsls	r1, r3, #29
 80119fe:	d505      	bpl.n	8011a0c <__sflush_r+0x44>
 8011a00:	6863      	ldr	r3, [r4, #4]
 8011a02:	1ad2      	subs	r2, r2, r3
 8011a04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011a06:	b10b      	cbz	r3, 8011a0c <__sflush_r+0x44>
 8011a08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011a0a:	1ad2      	subs	r2, r2, r3
 8011a0c:	2300      	movs	r3, #0
 8011a0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011a10:	6a21      	ldr	r1, [r4, #32]
 8011a12:	4628      	mov	r0, r5
 8011a14:	47b0      	blx	r6
 8011a16:	1c43      	adds	r3, r0, #1
 8011a18:	89a3      	ldrh	r3, [r4, #12]
 8011a1a:	d106      	bne.n	8011a2a <__sflush_r+0x62>
 8011a1c:	6829      	ldr	r1, [r5, #0]
 8011a1e:	291d      	cmp	r1, #29
 8011a20:	d82b      	bhi.n	8011a7a <__sflush_r+0xb2>
 8011a22:	4a2a      	ldr	r2, [pc, #168]	@ (8011acc <__sflush_r+0x104>)
 8011a24:	40ca      	lsrs	r2, r1
 8011a26:	07d6      	lsls	r6, r2, #31
 8011a28:	d527      	bpl.n	8011a7a <__sflush_r+0xb2>
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	6062      	str	r2, [r4, #4]
 8011a2e:	04d9      	lsls	r1, r3, #19
 8011a30:	6922      	ldr	r2, [r4, #16]
 8011a32:	6022      	str	r2, [r4, #0]
 8011a34:	d504      	bpl.n	8011a40 <__sflush_r+0x78>
 8011a36:	1c42      	adds	r2, r0, #1
 8011a38:	d101      	bne.n	8011a3e <__sflush_r+0x76>
 8011a3a:	682b      	ldr	r3, [r5, #0]
 8011a3c:	b903      	cbnz	r3, 8011a40 <__sflush_r+0x78>
 8011a3e:	6560      	str	r0, [r4, #84]	@ 0x54
 8011a40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011a42:	602f      	str	r7, [r5, #0]
 8011a44:	b1b9      	cbz	r1, 8011a76 <__sflush_r+0xae>
 8011a46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011a4a:	4299      	cmp	r1, r3
 8011a4c:	d002      	beq.n	8011a54 <__sflush_r+0x8c>
 8011a4e:	4628      	mov	r0, r5
 8011a50:	f7ff fb4a 	bl	80110e8 <_free_r>
 8011a54:	2300      	movs	r3, #0
 8011a56:	6363      	str	r3, [r4, #52]	@ 0x34
 8011a58:	e00d      	b.n	8011a76 <__sflush_r+0xae>
 8011a5a:	2301      	movs	r3, #1
 8011a5c:	4628      	mov	r0, r5
 8011a5e:	47b0      	blx	r6
 8011a60:	4602      	mov	r2, r0
 8011a62:	1c50      	adds	r0, r2, #1
 8011a64:	d1c9      	bne.n	80119fa <__sflush_r+0x32>
 8011a66:	682b      	ldr	r3, [r5, #0]
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d0c6      	beq.n	80119fa <__sflush_r+0x32>
 8011a6c:	2b1d      	cmp	r3, #29
 8011a6e:	d001      	beq.n	8011a74 <__sflush_r+0xac>
 8011a70:	2b16      	cmp	r3, #22
 8011a72:	d11e      	bne.n	8011ab2 <__sflush_r+0xea>
 8011a74:	602f      	str	r7, [r5, #0]
 8011a76:	2000      	movs	r0, #0
 8011a78:	e022      	b.n	8011ac0 <__sflush_r+0xf8>
 8011a7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011a7e:	b21b      	sxth	r3, r3
 8011a80:	e01b      	b.n	8011aba <__sflush_r+0xf2>
 8011a82:	690f      	ldr	r7, [r1, #16]
 8011a84:	2f00      	cmp	r7, #0
 8011a86:	d0f6      	beq.n	8011a76 <__sflush_r+0xae>
 8011a88:	0793      	lsls	r3, r2, #30
 8011a8a:	680e      	ldr	r6, [r1, #0]
 8011a8c:	bf08      	it	eq
 8011a8e:	694b      	ldreq	r3, [r1, #20]
 8011a90:	600f      	str	r7, [r1, #0]
 8011a92:	bf18      	it	ne
 8011a94:	2300      	movne	r3, #0
 8011a96:	eba6 0807 	sub.w	r8, r6, r7
 8011a9a:	608b      	str	r3, [r1, #8]
 8011a9c:	f1b8 0f00 	cmp.w	r8, #0
 8011aa0:	dde9      	ble.n	8011a76 <__sflush_r+0xae>
 8011aa2:	6a21      	ldr	r1, [r4, #32]
 8011aa4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011aa6:	4643      	mov	r3, r8
 8011aa8:	463a      	mov	r2, r7
 8011aaa:	4628      	mov	r0, r5
 8011aac:	47b0      	blx	r6
 8011aae:	2800      	cmp	r0, #0
 8011ab0:	dc08      	bgt.n	8011ac4 <__sflush_r+0xfc>
 8011ab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011aba:	81a3      	strh	r3, [r4, #12]
 8011abc:	f04f 30ff 	mov.w	r0, #4294967295
 8011ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ac4:	4407      	add	r7, r0
 8011ac6:	eba8 0800 	sub.w	r8, r8, r0
 8011aca:	e7e7      	b.n	8011a9c <__sflush_r+0xd4>
 8011acc:	20400001 	.word	0x20400001

08011ad0 <_fflush_r>:
 8011ad0:	b538      	push	{r3, r4, r5, lr}
 8011ad2:	690b      	ldr	r3, [r1, #16]
 8011ad4:	4605      	mov	r5, r0
 8011ad6:	460c      	mov	r4, r1
 8011ad8:	b913      	cbnz	r3, 8011ae0 <_fflush_r+0x10>
 8011ada:	2500      	movs	r5, #0
 8011adc:	4628      	mov	r0, r5
 8011ade:	bd38      	pop	{r3, r4, r5, pc}
 8011ae0:	b118      	cbz	r0, 8011aea <_fflush_r+0x1a>
 8011ae2:	6a03      	ldr	r3, [r0, #32]
 8011ae4:	b90b      	cbnz	r3, 8011aea <_fflush_r+0x1a>
 8011ae6:	f7fe fff7 	bl	8010ad8 <__sinit>
 8011aea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d0f3      	beq.n	8011ada <_fflush_r+0xa>
 8011af2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011af4:	07d0      	lsls	r0, r2, #31
 8011af6:	d404      	bmi.n	8011b02 <_fflush_r+0x32>
 8011af8:	0599      	lsls	r1, r3, #22
 8011afa:	d402      	bmi.n	8011b02 <_fflush_r+0x32>
 8011afc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011afe:	f7ff fae2 	bl	80110c6 <__retarget_lock_acquire_recursive>
 8011b02:	4628      	mov	r0, r5
 8011b04:	4621      	mov	r1, r4
 8011b06:	f7ff ff5f 	bl	80119c8 <__sflush_r>
 8011b0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011b0c:	07da      	lsls	r2, r3, #31
 8011b0e:	4605      	mov	r5, r0
 8011b10:	d4e4      	bmi.n	8011adc <_fflush_r+0xc>
 8011b12:	89a3      	ldrh	r3, [r4, #12]
 8011b14:	059b      	lsls	r3, r3, #22
 8011b16:	d4e1      	bmi.n	8011adc <_fflush_r+0xc>
 8011b18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011b1a:	f7ff fad5 	bl	80110c8 <__retarget_lock_release_recursive>
 8011b1e:	e7dd      	b.n	8011adc <_fflush_r+0xc>

08011b20 <__swhatbuf_r>:
 8011b20:	b570      	push	{r4, r5, r6, lr}
 8011b22:	460c      	mov	r4, r1
 8011b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011b28:	2900      	cmp	r1, #0
 8011b2a:	b096      	sub	sp, #88	@ 0x58
 8011b2c:	4615      	mov	r5, r2
 8011b2e:	461e      	mov	r6, r3
 8011b30:	da0d      	bge.n	8011b4e <__swhatbuf_r+0x2e>
 8011b32:	89a3      	ldrh	r3, [r4, #12]
 8011b34:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011b38:	f04f 0100 	mov.w	r1, #0
 8011b3c:	bf14      	ite	ne
 8011b3e:	2340      	movne	r3, #64	@ 0x40
 8011b40:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011b44:	2000      	movs	r0, #0
 8011b46:	6031      	str	r1, [r6, #0]
 8011b48:	602b      	str	r3, [r5, #0]
 8011b4a:	b016      	add	sp, #88	@ 0x58
 8011b4c:	bd70      	pop	{r4, r5, r6, pc}
 8011b4e:	466a      	mov	r2, sp
 8011b50:	f000 f862 	bl	8011c18 <_fstat_r>
 8011b54:	2800      	cmp	r0, #0
 8011b56:	dbec      	blt.n	8011b32 <__swhatbuf_r+0x12>
 8011b58:	9901      	ldr	r1, [sp, #4]
 8011b5a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011b5e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011b62:	4259      	negs	r1, r3
 8011b64:	4159      	adcs	r1, r3
 8011b66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011b6a:	e7eb      	b.n	8011b44 <__swhatbuf_r+0x24>

08011b6c <__smakebuf_r>:
 8011b6c:	898b      	ldrh	r3, [r1, #12]
 8011b6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011b70:	079d      	lsls	r5, r3, #30
 8011b72:	4606      	mov	r6, r0
 8011b74:	460c      	mov	r4, r1
 8011b76:	d507      	bpl.n	8011b88 <__smakebuf_r+0x1c>
 8011b78:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011b7c:	6023      	str	r3, [r4, #0]
 8011b7e:	6123      	str	r3, [r4, #16]
 8011b80:	2301      	movs	r3, #1
 8011b82:	6163      	str	r3, [r4, #20]
 8011b84:	b003      	add	sp, #12
 8011b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b88:	ab01      	add	r3, sp, #4
 8011b8a:	466a      	mov	r2, sp
 8011b8c:	f7ff ffc8 	bl	8011b20 <__swhatbuf_r>
 8011b90:	9f00      	ldr	r7, [sp, #0]
 8011b92:	4605      	mov	r5, r0
 8011b94:	4639      	mov	r1, r7
 8011b96:	4630      	mov	r0, r6
 8011b98:	f7fe fe86 	bl	80108a8 <_malloc_r>
 8011b9c:	b948      	cbnz	r0, 8011bb2 <__smakebuf_r+0x46>
 8011b9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ba2:	059a      	lsls	r2, r3, #22
 8011ba4:	d4ee      	bmi.n	8011b84 <__smakebuf_r+0x18>
 8011ba6:	f023 0303 	bic.w	r3, r3, #3
 8011baa:	f043 0302 	orr.w	r3, r3, #2
 8011bae:	81a3      	strh	r3, [r4, #12]
 8011bb0:	e7e2      	b.n	8011b78 <__smakebuf_r+0xc>
 8011bb2:	89a3      	ldrh	r3, [r4, #12]
 8011bb4:	6020      	str	r0, [r4, #0]
 8011bb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011bba:	81a3      	strh	r3, [r4, #12]
 8011bbc:	9b01      	ldr	r3, [sp, #4]
 8011bbe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011bc2:	b15b      	cbz	r3, 8011bdc <__smakebuf_r+0x70>
 8011bc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011bc8:	4630      	mov	r0, r6
 8011bca:	f000 f837 	bl	8011c3c <_isatty_r>
 8011bce:	b128      	cbz	r0, 8011bdc <__smakebuf_r+0x70>
 8011bd0:	89a3      	ldrh	r3, [r4, #12]
 8011bd2:	f023 0303 	bic.w	r3, r3, #3
 8011bd6:	f043 0301 	orr.w	r3, r3, #1
 8011bda:	81a3      	strh	r3, [r4, #12]
 8011bdc:	89a3      	ldrh	r3, [r4, #12]
 8011bde:	431d      	orrs	r5, r3
 8011be0:	81a5      	strh	r5, [r4, #12]
 8011be2:	e7cf      	b.n	8011b84 <__smakebuf_r+0x18>

08011be4 <memmove>:
 8011be4:	4288      	cmp	r0, r1
 8011be6:	b510      	push	{r4, lr}
 8011be8:	eb01 0402 	add.w	r4, r1, r2
 8011bec:	d902      	bls.n	8011bf4 <memmove+0x10>
 8011bee:	4284      	cmp	r4, r0
 8011bf0:	4623      	mov	r3, r4
 8011bf2:	d807      	bhi.n	8011c04 <memmove+0x20>
 8011bf4:	1e43      	subs	r3, r0, #1
 8011bf6:	42a1      	cmp	r1, r4
 8011bf8:	d008      	beq.n	8011c0c <memmove+0x28>
 8011bfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011bfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011c02:	e7f8      	b.n	8011bf6 <memmove+0x12>
 8011c04:	4402      	add	r2, r0
 8011c06:	4601      	mov	r1, r0
 8011c08:	428a      	cmp	r2, r1
 8011c0a:	d100      	bne.n	8011c0e <memmove+0x2a>
 8011c0c:	bd10      	pop	{r4, pc}
 8011c0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011c12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011c16:	e7f7      	b.n	8011c08 <memmove+0x24>

08011c18 <_fstat_r>:
 8011c18:	b538      	push	{r3, r4, r5, lr}
 8011c1a:	4d07      	ldr	r5, [pc, #28]	@ (8011c38 <_fstat_r+0x20>)
 8011c1c:	2300      	movs	r3, #0
 8011c1e:	4604      	mov	r4, r0
 8011c20:	4608      	mov	r0, r1
 8011c22:	4611      	mov	r1, r2
 8011c24:	602b      	str	r3, [r5, #0]
 8011c26:	f7f5 fea7 	bl	8007978 <_fstat>
 8011c2a:	1c43      	adds	r3, r0, #1
 8011c2c:	d102      	bne.n	8011c34 <_fstat_r+0x1c>
 8011c2e:	682b      	ldr	r3, [r5, #0]
 8011c30:	b103      	cbz	r3, 8011c34 <_fstat_r+0x1c>
 8011c32:	6023      	str	r3, [r4, #0]
 8011c34:	bd38      	pop	{r3, r4, r5, pc}
 8011c36:	bf00      	nop
 8011c38:	2000502c 	.word	0x2000502c

08011c3c <_isatty_r>:
 8011c3c:	b538      	push	{r3, r4, r5, lr}
 8011c3e:	4d06      	ldr	r5, [pc, #24]	@ (8011c58 <_isatty_r+0x1c>)
 8011c40:	2300      	movs	r3, #0
 8011c42:	4604      	mov	r4, r0
 8011c44:	4608      	mov	r0, r1
 8011c46:	602b      	str	r3, [r5, #0]
 8011c48:	f7f5 fea6 	bl	8007998 <_isatty>
 8011c4c:	1c43      	adds	r3, r0, #1
 8011c4e:	d102      	bne.n	8011c56 <_isatty_r+0x1a>
 8011c50:	682b      	ldr	r3, [r5, #0]
 8011c52:	b103      	cbz	r3, 8011c56 <_isatty_r+0x1a>
 8011c54:	6023      	str	r3, [r4, #0]
 8011c56:	bd38      	pop	{r3, r4, r5, pc}
 8011c58:	2000502c 	.word	0x2000502c

08011c5c <_realloc_r>:
 8011c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c60:	4607      	mov	r7, r0
 8011c62:	4614      	mov	r4, r2
 8011c64:	460d      	mov	r5, r1
 8011c66:	b921      	cbnz	r1, 8011c72 <_realloc_r+0x16>
 8011c68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011c6c:	4611      	mov	r1, r2
 8011c6e:	f7fe be1b 	b.w	80108a8 <_malloc_r>
 8011c72:	b92a      	cbnz	r2, 8011c80 <_realloc_r+0x24>
 8011c74:	f7ff fa38 	bl	80110e8 <_free_r>
 8011c78:	4625      	mov	r5, r4
 8011c7a:	4628      	mov	r0, r5
 8011c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c80:	f000 f81a 	bl	8011cb8 <_malloc_usable_size_r>
 8011c84:	4284      	cmp	r4, r0
 8011c86:	4606      	mov	r6, r0
 8011c88:	d802      	bhi.n	8011c90 <_realloc_r+0x34>
 8011c8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011c8e:	d8f4      	bhi.n	8011c7a <_realloc_r+0x1e>
 8011c90:	4621      	mov	r1, r4
 8011c92:	4638      	mov	r0, r7
 8011c94:	f7fe fe08 	bl	80108a8 <_malloc_r>
 8011c98:	4680      	mov	r8, r0
 8011c9a:	b908      	cbnz	r0, 8011ca0 <_realloc_r+0x44>
 8011c9c:	4645      	mov	r5, r8
 8011c9e:	e7ec      	b.n	8011c7a <_realloc_r+0x1e>
 8011ca0:	42b4      	cmp	r4, r6
 8011ca2:	4622      	mov	r2, r4
 8011ca4:	4629      	mov	r1, r5
 8011ca6:	bf28      	it	cs
 8011ca8:	4632      	movcs	r2, r6
 8011caa:	f7ff fa0e 	bl	80110ca <memcpy>
 8011cae:	4629      	mov	r1, r5
 8011cb0:	4638      	mov	r0, r7
 8011cb2:	f7ff fa19 	bl	80110e8 <_free_r>
 8011cb6:	e7f1      	b.n	8011c9c <_realloc_r+0x40>

08011cb8 <_malloc_usable_size_r>:
 8011cb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011cbc:	1f18      	subs	r0, r3, #4
 8011cbe:	2b00      	cmp	r3, #0
 8011cc0:	bfbc      	itt	lt
 8011cc2:	580b      	ldrlt	r3, [r1, r0]
 8011cc4:	18c0      	addlt	r0, r0, r3
 8011cc6:	4770      	bx	lr

08011cc8 <_init>:
 8011cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cca:	bf00      	nop
 8011ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011cce:	bc08      	pop	{r3}
 8011cd0:	469e      	mov	lr, r3
 8011cd2:	4770      	bx	lr

08011cd4 <_fini>:
 8011cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cd6:	bf00      	nop
 8011cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011cda:	bc08      	pop	{r3}
 8011cdc:	469e      	mov	lr, r3
 8011cde:	4770      	bx	lr
