// Seed: 2880170187
module module_0 (
    output wand id_0,
    input  tri0 id_1,
    output wire id_2,
    input  wor  id_3,
    input  tri0 id_4
);
  wire [-1 : -1] id_6;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri1 id_6,
    output wor id_7,
    input uwire id_8,
    input wire id_9,
    output tri id_10,
    input wand id_11,
    output logic id_12
    , id_20,
    input tri0 id_13,
    input wand id_14,
    input tri1 id_15,
    input wand id_16,
    output wire id_17,
    output supply1 id_18
);
  always @(id_1 or posedge -1) begin : LABEL_0
    id_12 = -1'b0;
  end
  module_0 modCall_1 (
      id_17,
      id_1,
      id_6,
      id_4,
      id_4
  );
endmodule
