
RTOS_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004014  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000264  080041c0  080041c0  000051c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004424  08004424  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004424  08004424  00005424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800442c  0800442c  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800442c  0800442c  0000542c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004430  08004430  00005430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004434  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006010  2**0
                  CONTENTS
 10 .bss          000007d4  20000010  20000010  00006010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200007e4  200007e4  00006010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 13 .debug_info   000113e9  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000241f  00000000  00000000  00017429  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e08  00000000  00000000  00019848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000add  00000000  00000000  0001a650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024650  00000000  00000000  0001b12d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fd47  00000000  00000000  0003f77d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db6ac  00000000  00000000  0004f4c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012ab70  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b84  00000000  00000000  0012abb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  0012e738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000010 	.word	0x20000010
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080041a8 	.word	0x080041a8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000014 	.word	0x20000014
 80001e8:	080041a8 	.word	0x080041a8

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8000518:	b590      	push	{r4, r7, lr}
 800051a:	b089      	sub	sp, #36	@ 0x24
 800051c:	af02      	add	r7, sp, #8
 800051e:	4604      	mov	r4, r0
 8000520:	4608      	mov	r0, r1
 8000522:	4611      	mov	r1, r2
 8000524:	461a      	mov	r2, r3
 8000526:	4623      	mov	r3, r4
 8000528:	71fb      	strb	r3, [r7, #7]
 800052a:	4603      	mov	r3, r0
 800052c:	71bb      	strb	r3, [r7, #6]
 800052e:	460b      	mov	r3, r1
 8000530:	717b      	strb	r3, [r7, #5]
 8000532:	4613      	mov	r3, r2
 8000534:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8000536:	79fb      	ldrb	r3, [r7, #7]
 8000538:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 800053a:	7dfb      	ldrb	r3, [r7, #23]
 800053c:	2b1f      	cmp	r3, #31
 800053e:	d802      	bhi.n	8000546 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8000540:	2300      	movs	r3, #0
 8000542:	71fb      	strb	r3, [r7, #7]
 8000544:	e002      	b.n	800054c <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8000546:	7dfb      	ldrb	r3, [r7, #23]
 8000548:	3b20      	subs	r3, #32
 800054a:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800054c:	2300      	movs	r3, #0
 800054e:	753b      	strb	r3, [r7, #20]
 8000550:	e012      	b.n	8000578 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8000552:	7dfa      	ldrb	r2, [r7, #23]
 8000554:	7d38      	ldrb	r0, [r7, #20]
 8000556:	7d39      	ldrb	r1, [r7, #20]
 8000558:	4c3b      	ldr	r4, [pc, #236]	@ (8000648 <ILI9341_Draw_Char+0x130>)
 800055a:	4613      	mov	r3, r2
 800055c:	005b      	lsls	r3, r3, #1
 800055e:	4413      	add	r3, r2
 8000560:	005b      	lsls	r3, r3, #1
 8000562:	4423      	add	r3, r4
 8000564:	4403      	add	r3, r0
 8000566:	781a      	ldrb	r2, [r3, #0]
 8000568:	f101 0318 	add.w	r3, r1, #24
 800056c:	443b      	add	r3, r7
 800056e:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000572:	7d3b      	ldrb	r3, [r7, #20]
 8000574:	3301      	adds	r3, #1
 8000576:	753b      	strb	r3, [r7, #20]
 8000578:	7d3b      	ldrb	r3, [r7, #20]
 800057a:	2b05      	cmp	r3, #5
 800057c:	d9e9      	bls.n	8000552 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 800057e:	79bb      	ldrb	r3, [r7, #6]
 8000580:	b298      	uxth	r0, r3
 8000582:	797b      	ldrb	r3, [r7, #5]
 8000584:	b299      	uxth	r1, r3
 8000586:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000588:	461a      	mov	r2, r3
 800058a:	0052      	lsls	r2, r2, #1
 800058c:	4413      	add	r3, r2
 800058e:	005b      	lsls	r3, r3, #1
 8000590:	b29a      	uxth	r2, r3
 8000592:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000594:	00db      	lsls	r3, r3, #3
 8000596:	b29c      	uxth	r4, r3
 8000598:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800059a:	9300      	str	r3, [sp, #0]
 800059c:	4623      	mov	r3, r4
 800059e:	f000 fc45 	bl	8000e2c <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 80005a2:	2300      	movs	r3, #0
 80005a4:	757b      	strb	r3, [r7, #21]
 80005a6:	e047      	b.n	8000638 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80005a8:	2300      	movs	r3, #0
 80005aa:	75bb      	strb	r3, [r7, #22]
 80005ac:	e03e      	b.n	800062c <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 80005ae:	7d7b      	ldrb	r3, [r7, #21]
 80005b0:	3318      	adds	r3, #24
 80005b2:	443b      	add	r3, r7
 80005b4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80005b8:	461a      	mov	r2, r3
 80005ba:	7dbb      	ldrb	r3, [r7, #22]
 80005bc:	fa42 f303 	asr.w	r3, r2, r3
 80005c0:	f003 0301 	and.w	r3, r3, #1
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d02e      	beq.n	8000626 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 80005c8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80005ca:	2b01      	cmp	r3, #1
 80005cc:	d110      	bne.n	80005f0 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 80005ce:	79bb      	ldrb	r3, [r7, #6]
 80005d0:	b29a      	uxth	r2, r3
 80005d2:	7d7b      	ldrb	r3, [r7, #21]
 80005d4:	b29b      	uxth	r3, r3
 80005d6:	4413      	add	r3, r2
 80005d8:	b298      	uxth	r0, r3
 80005da:	797b      	ldrb	r3, [r7, #5]
 80005dc:	b29a      	uxth	r2, r3
 80005de:	7dbb      	ldrb	r3, [r7, #22]
 80005e0:	b29b      	uxth	r3, r3
 80005e2:	4413      	add	r3, r2
 80005e4:	b29b      	uxth	r3, r3
 80005e6:	887a      	ldrh	r2, [r7, #2]
 80005e8:	4619      	mov	r1, r3
 80005ea:	f000 fb55 	bl	8000c98 <ILI9341_Draw_Pixel>
 80005ee:	e01a      	b.n	8000626 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80005f0:	79bb      	ldrb	r3, [r7, #6]
 80005f2:	b29a      	uxth	r2, r3
 80005f4:	7d7b      	ldrb	r3, [r7, #21]
 80005f6:	b29b      	uxth	r3, r3
 80005f8:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80005fa:	fb11 f303 	smulbb	r3, r1, r3
 80005fe:	b29b      	uxth	r3, r3
 8000600:	4413      	add	r3, r2
 8000602:	b298      	uxth	r0, r3
 8000604:	797b      	ldrb	r3, [r7, #5]
 8000606:	b29a      	uxth	r2, r3
 8000608:	7dbb      	ldrb	r3, [r7, #22]
 800060a:	b29b      	uxth	r3, r3
 800060c:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800060e:	fb11 f303 	smulbb	r3, r1, r3
 8000612:	b29b      	uxth	r3, r3
 8000614:	4413      	add	r3, r2
 8000616:	b299      	uxth	r1, r3
 8000618:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 800061a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800061c:	887b      	ldrh	r3, [r7, #2]
 800061e:	9300      	str	r3, [sp, #0]
 8000620:	4623      	mov	r3, r4
 8000622:	f000 fc03 	bl	8000e2c <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8000626:	7dbb      	ldrb	r3, [r7, #22]
 8000628:	3301      	adds	r3, #1
 800062a:	75bb      	strb	r3, [r7, #22]
 800062c:	7dbb      	ldrb	r3, [r7, #22]
 800062e:	2b07      	cmp	r3, #7
 8000630:	d9bd      	bls.n	80005ae <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000632:	7d7b      	ldrb	r3, [r7, #21]
 8000634:	3301      	adds	r3, #1
 8000636:	757b      	strb	r3, [r7, #21]
 8000638:	7d7b      	ldrb	r3, [r7, #21]
 800063a:	2b05      	cmp	r3, #5
 800063c:	d9b4      	bls.n	80005a8 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 800063e:	bf00      	nop
 8000640:	bf00      	nop
 8000642:	371c      	adds	r7, #28
 8000644:	46bd      	mov	sp, r7
 8000646:	bd90      	pop	{r4, r7, pc}
 8000648:	080041cc 	.word	0x080041cc

0800064c <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b085      	sub	sp, #20
 8000650:	af02      	add	r7, sp, #8
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	4608      	mov	r0, r1
 8000656:	4611      	mov	r1, r2
 8000658:	461a      	mov	r2, r3
 800065a:	4603      	mov	r3, r0
 800065c:	70fb      	strb	r3, [r7, #3]
 800065e:	460b      	mov	r3, r1
 8000660:	70bb      	strb	r3, [r7, #2]
 8000662:	4613      	mov	r3, r2
 8000664:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8000666:	e017      	b.n	8000698 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	1c5a      	adds	r2, r3, #1
 800066c:	607a      	str	r2, [r7, #4]
 800066e:	7818      	ldrb	r0, [r3, #0]
 8000670:	883c      	ldrh	r4, [r7, #0]
 8000672:	78ba      	ldrb	r2, [r7, #2]
 8000674:	78f9      	ldrb	r1, [r7, #3]
 8000676:	8bbb      	ldrh	r3, [r7, #28]
 8000678:	9301      	str	r3, [sp, #4]
 800067a:	8b3b      	ldrh	r3, [r7, #24]
 800067c:	9300      	str	r3, [sp, #0]
 800067e:	4623      	mov	r3, r4
 8000680:	f7ff ff4a 	bl	8000518 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8000684:	8b3b      	ldrh	r3, [r7, #24]
 8000686:	b2db      	uxtb	r3, r3
 8000688:	461a      	mov	r2, r3
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	4413      	add	r3, r2
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	b2da      	uxtb	r2, r3
 8000692:	78fb      	ldrb	r3, [r7, #3]
 8000694:	4413      	add	r3, r2
 8000696:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d1e3      	bne.n	8000668 <ILI9341_Draw_Text+0x1c>
    }
}
 80006a0:	bf00      	nop
 80006a2:	bf00      	nop
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd90      	pop	{r4, r7, pc}
	...

080006ac <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80006b0:	2200      	movs	r2, #0
 80006b2:	2101      	movs	r1, #1
 80006b4:	4802      	ldr	r0, [pc, #8]	@ (80006c0 <ILI9341_SPI_Init+0x14>)
 80006b6:	f001 ff17 	bl	80024e8 <HAL_GPIO_WritePin>
}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	40021800 	.word	0x40021800

080006c4 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80006ce:	1df9      	adds	r1, r7, #7
 80006d0:	2301      	movs	r3, #1
 80006d2:	2201      	movs	r2, #1
 80006d4:	4803      	ldr	r0, [pc, #12]	@ (80006e4 <ILI9341_SPI_Send+0x20>)
 80006d6:	f002 fd50 	bl	800317a <HAL_SPI_Transmit>
}
 80006da:	bf00      	nop
 80006dc:	3708      	adds	r7, #8
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000254 	.word	0x20000254

080006e8 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80006f2:	2200      	movs	r2, #0
 80006f4:	2101      	movs	r1, #1
 80006f6:	480a      	ldr	r0, [pc, #40]	@ (8000720 <ILI9341_Write_Command+0x38>)
 80006f8:	f001 fef6 	bl	80024e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80006fc:	2200      	movs	r2, #0
 80006fe:	2101      	movs	r1, #1
 8000700:	4808      	ldr	r0, [pc, #32]	@ (8000724 <ILI9341_Write_Command+0x3c>)
 8000702:	f001 fef1 	bl	80024e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8000706:	79fb      	ldrb	r3, [r7, #7]
 8000708:	4618      	mov	r0, r3
 800070a:	f7ff ffdb 	bl	80006c4 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800070e:	2201      	movs	r2, #1
 8000710:	2101      	movs	r1, #1
 8000712:	4803      	ldr	r0, [pc, #12]	@ (8000720 <ILI9341_Write_Command+0x38>)
 8000714:	f001 fee8 	bl	80024e8 <HAL_GPIO_WritePin>
}
 8000718:	bf00      	nop
 800071a:	3708      	adds	r7, #8
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	40021800 	.word	0x40021800
 8000724:	40020c00 	.word	0x40020c00

08000728 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000732:	2201      	movs	r2, #1
 8000734:	2101      	movs	r1, #1
 8000736:	480a      	ldr	r0, [pc, #40]	@ (8000760 <ILI9341_Write_Data+0x38>)
 8000738:	f001 fed6 	bl	80024e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	2101      	movs	r1, #1
 8000740:	4808      	ldr	r0, [pc, #32]	@ (8000764 <ILI9341_Write_Data+0x3c>)
 8000742:	f001 fed1 	bl	80024e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ffbb 	bl	80006c4 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800074e:	2201      	movs	r2, #1
 8000750:	2101      	movs	r1, #1
 8000752:	4804      	ldr	r0, [pc, #16]	@ (8000764 <ILI9341_Write_Data+0x3c>)
 8000754:	f001 fec8 	bl	80024e8 <HAL_GPIO_WritePin>
}
 8000758:	bf00      	nop
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	40020c00 	.word	0x40020c00
 8000764:	40021800 	.word	0x40021800

08000768 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8000768:	b590      	push	{r4, r7, lr}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	4604      	mov	r4, r0
 8000770:	4608      	mov	r0, r1
 8000772:	4611      	mov	r1, r2
 8000774:	461a      	mov	r2, r3
 8000776:	4623      	mov	r3, r4
 8000778:	80fb      	strh	r3, [r7, #6]
 800077a:	4603      	mov	r3, r0
 800077c:	80bb      	strh	r3, [r7, #4]
 800077e:	460b      	mov	r3, r1
 8000780:	807b      	strh	r3, [r7, #2]
 8000782:	4613      	mov	r3, r2
 8000784:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8000786:	202a      	movs	r0, #42	@ 0x2a
 8000788:	f7ff ffae 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 800078c:	88fb      	ldrh	r3, [r7, #6]
 800078e:	0a1b      	lsrs	r3, r3, #8
 8000790:	b29b      	uxth	r3, r3
 8000792:	b2db      	uxtb	r3, r3
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ffc7 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 800079a:	88fb      	ldrh	r3, [r7, #6]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	4618      	mov	r0, r3
 80007a0:	f7ff ffc2 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80007a4:	887b      	ldrh	r3, [r7, #2]
 80007a6:	0a1b      	lsrs	r3, r3, #8
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	4618      	mov	r0, r3
 80007ae:	f7ff ffbb 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80007b2:	887b      	ldrh	r3, [r7, #2]
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ffb6 	bl	8000728 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80007bc:	202b      	movs	r0, #43	@ 0x2b
 80007be:	f7ff ff93 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80007c2:	88bb      	ldrh	r3, [r7, #4]
 80007c4:	0a1b      	lsrs	r3, r3, #8
 80007c6:	b29b      	uxth	r3, r3
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	4618      	mov	r0, r3
 80007cc:	f7ff ffac 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80007d0:	88bb      	ldrh	r3, [r7, #4]
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	4618      	mov	r0, r3
 80007d6:	f7ff ffa7 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80007da:	883b      	ldrh	r3, [r7, #0]
 80007dc:	0a1b      	lsrs	r3, r3, #8
 80007de:	b29b      	uxth	r3, r3
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff ffa0 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80007e8:	883b      	ldrh	r3, [r7, #0]
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	4618      	mov	r0, r3
 80007ee:	f7ff ff9b 	bl	8000728 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80007f2:	202c      	movs	r0, #44	@ 0x2c
 80007f4:	f7ff ff78 	bl	80006e8 <ILI9341_Write_Command>
}
 80007f8:	bf00      	nop
 80007fa:	370c      	adds	r7, #12
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd90      	pop	{r4, r7, pc}

08000800 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8000804:	2200      	movs	r2, #0
 8000806:	2102      	movs	r1, #2
 8000808:	480a      	ldr	r0, [pc, #40]	@ (8000834 <ILI9341_Reset+0x34>)
 800080a:	f001 fe6d 	bl	80024e8 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800080e:	20c8      	movs	r0, #200	@ 0xc8
 8000810:	f001 f864 	bl	80018dc <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000814:	2200      	movs	r2, #0
 8000816:	2101      	movs	r1, #1
 8000818:	4807      	ldr	r0, [pc, #28]	@ (8000838 <ILI9341_Reset+0x38>)
 800081a:	f001 fe65 	bl	80024e8 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800081e:	20c8      	movs	r0, #200	@ 0xc8
 8000820:	f001 f85c 	bl	80018dc <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8000824:	2201      	movs	r2, #1
 8000826:	2102      	movs	r1, #2
 8000828:	4802      	ldr	r0, [pc, #8]	@ (8000834 <ILI9341_Reset+0x34>)
 800082a:	f001 fe5d 	bl	80024e8 <HAL_GPIO_WritePin>
}
 800082e:	bf00      	nop
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	40020c00 	.word	0x40020c00
 8000838:	40021800 	.word	0x40021800

0800083c <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 800084a:	2036      	movs	r0, #54	@ 0x36
 800084c:	f7ff ff4c 	bl	80006e8 <ILI9341_Write_Command>
HAL_Delay(1);
 8000850:	2001      	movs	r0, #1
 8000852:	f001 f843 	bl	80018dc <HAL_Delay>
	
switch(screen_rotation) 
 8000856:	7bfb      	ldrb	r3, [r7, #15]
 8000858:	2b03      	cmp	r3, #3
 800085a:	d837      	bhi.n	80008cc <ILI9341_Set_Rotation+0x90>
 800085c:	a201      	add	r2, pc, #4	@ (adr r2, 8000864 <ILI9341_Set_Rotation+0x28>)
 800085e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000862:	bf00      	nop
 8000864:	08000875 	.word	0x08000875
 8000868:	0800088b 	.word	0x0800088b
 800086c:	080008a1 	.word	0x080008a1
 8000870:	080008b7 	.word	0x080008b7
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8000874:	2048      	movs	r0, #72	@ 0x48
 8000876:	f7ff ff57 	bl	8000728 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 800087a:	4b17      	ldr	r3, [pc, #92]	@ (80008d8 <ILI9341_Set_Rotation+0x9c>)
 800087c:	22f0      	movs	r2, #240	@ 0xf0
 800087e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000880:	4b16      	ldr	r3, [pc, #88]	@ (80008dc <ILI9341_Set_Rotation+0xa0>)
 8000882:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000886:	801a      	strh	r2, [r3, #0]
			break;
 8000888:	e021      	b.n	80008ce <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 800088a:	2028      	movs	r0, #40	@ 0x28
 800088c:	f7ff ff4c 	bl	8000728 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000890:	4b11      	ldr	r3, [pc, #68]	@ (80008d8 <ILI9341_Set_Rotation+0x9c>)
 8000892:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000896:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000898:	4b10      	ldr	r3, [pc, #64]	@ (80008dc <ILI9341_Set_Rotation+0xa0>)
 800089a:	22f0      	movs	r2, #240	@ 0xf0
 800089c:	801a      	strh	r2, [r3, #0]
			break;
 800089e:	e016      	b.n	80008ce <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 80008a0:	2088      	movs	r0, #136	@ 0x88
 80008a2:	f7ff ff41 	bl	8000728 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80008a6:	4b0c      	ldr	r3, [pc, #48]	@ (80008d8 <ILI9341_Set_Rotation+0x9c>)
 80008a8:	22f0      	movs	r2, #240	@ 0xf0
 80008aa:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80008ac:	4b0b      	ldr	r3, [pc, #44]	@ (80008dc <ILI9341_Set_Rotation+0xa0>)
 80008ae:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80008b2:	801a      	strh	r2, [r3, #0]
			break;
 80008b4:	e00b      	b.n	80008ce <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80008b6:	20e8      	movs	r0, #232	@ 0xe8
 80008b8:	f7ff ff36 	bl	8000728 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80008bc:	4b06      	ldr	r3, [pc, #24]	@ (80008d8 <ILI9341_Set_Rotation+0x9c>)
 80008be:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80008c2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80008c4:	4b05      	ldr	r3, [pc, #20]	@ (80008dc <ILI9341_Set_Rotation+0xa0>)
 80008c6:	22f0      	movs	r2, #240	@ 0xf0
 80008c8:	801a      	strh	r2, [r3, #0]
			break;
 80008ca:	e000      	b.n	80008ce <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80008cc:	bf00      	nop
	}
}
 80008ce:	bf00      	nop
 80008d0:	3710      	adds	r7, #16
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	20000002 	.word	0x20000002
 80008dc:	20000000 	.word	0x20000000

080008e0 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80008e4:	2201      	movs	r2, #1
 80008e6:	2102      	movs	r1, #2
 80008e8:	4802      	ldr	r0, [pc, #8]	@ (80008f4 <ILI9341_Enable+0x14>)
 80008ea:	f001 fdfd 	bl	80024e8 <HAL_GPIO_WritePin>
}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40020c00 	.word	0x40020c00

080008f8 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0

ILI9341_Enable();
 80008fc:	f7ff fff0 	bl	80008e0 <ILI9341_Enable>
ILI9341_SPI_Init();
 8000900:	f7ff fed4 	bl	80006ac <ILI9341_SPI_Init>
ILI9341_Reset();
 8000904:	f7ff ff7c 	bl	8000800 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8000908:	2001      	movs	r0, #1
 800090a:	f7ff feed 	bl	80006e8 <ILI9341_Write_Command>
HAL_Delay(1000);
 800090e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000912:	f000 ffe3 	bl	80018dc <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8000916:	20cb      	movs	r0, #203	@ 0xcb
 8000918:	f7ff fee6 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 800091c:	2039      	movs	r0, #57	@ 0x39
 800091e:	f7ff ff03 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8000922:	202c      	movs	r0, #44	@ 0x2c
 8000924:	f7ff ff00 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000928:	2000      	movs	r0, #0
 800092a:	f7ff fefd 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 800092e:	2034      	movs	r0, #52	@ 0x34
 8000930:	f7ff fefa 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8000934:	2002      	movs	r0, #2
 8000936:	f7ff fef7 	bl	8000728 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 800093a:	20cf      	movs	r0, #207	@ 0xcf
 800093c:	f7ff fed4 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000940:	2000      	movs	r0, #0
 8000942:	f7ff fef1 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000946:	20c1      	movs	r0, #193	@ 0xc1
 8000948:	f7ff feee 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 800094c:	2030      	movs	r0, #48	@ 0x30
 800094e:	f7ff feeb 	bl	8000728 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8000952:	20e8      	movs	r0, #232	@ 0xe8
 8000954:	f7ff fec8 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8000958:	2085      	movs	r0, #133	@ 0x85
 800095a:	f7ff fee5 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800095e:	2000      	movs	r0, #0
 8000960:	f7ff fee2 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8000964:	2078      	movs	r0, #120	@ 0x78
 8000966:	f7ff fedf 	bl	8000728 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 800096a:	20ea      	movs	r0, #234	@ 0xea
 800096c:	f7ff febc 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000970:	2000      	movs	r0, #0
 8000972:	f7ff fed9 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000976:	2000      	movs	r0, #0
 8000978:	f7ff fed6 	bl	8000728 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 800097c:	20ed      	movs	r0, #237	@ 0xed
 800097e:	f7ff feb3 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8000982:	2064      	movs	r0, #100	@ 0x64
 8000984:	f7ff fed0 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000988:	2003      	movs	r0, #3
 800098a:	f7ff fecd 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 800098e:	2012      	movs	r0, #18
 8000990:	f7ff feca 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8000994:	2081      	movs	r0, #129	@ 0x81
 8000996:	f7ff fec7 	bl	8000728 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 800099a:	20f7      	movs	r0, #247	@ 0xf7
 800099c:	f7ff fea4 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 80009a0:	2020      	movs	r0, #32
 80009a2:	f7ff fec1 	bl	8000728 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 80009a6:	20c0      	movs	r0, #192	@ 0xc0
 80009a8:	f7ff fe9e 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80009ac:	2023      	movs	r0, #35	@ 0x23
 80009ae:	f7ff febb 	bl	8000728 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80009b2:	20c1      	movs	r0, #193	@ 0xc1
 80009b4:	f7ff fe98 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80009b8:	2010      	movs	r0, #16
 80009ba:	f7ff feb5 	bl	8000728 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80009be:	20c5      	movs	r0, #197	@ 0xc5
 80009c0:	f7ff fe92 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80009c4:	203e      	movs	r0, #62	@ 0x3e
 80009c6:	f7ff feaf 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80009ca:	2028      	movs	r0, #40	@ 0x28
 80009cc:	f7ff feac 	bl	8000728 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80009d0:	20c7      	movs	r0, #199	@ 0xc7
 80009d2:	f7ff fe89 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80009d6:	2086      	movs	r0, #134	@ 0x86
 80009d8:	f7ff fea6 	bl	8000728 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80009dc:	2036      	movs	r0, #54	@ 0x36
 80009de:	f7ff fe83 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80009e2:	2048      	movs	r0, #72	@ 0x48
 80009e4:	f7ff fea0 	bl	8000728 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80009e8:	203a      	movs	r0, #58	@ 0x3a
 80009ea:	f7ff fe7d 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80009ee:	2055      	movs	r0, #85	@ 0x55
 80009f0:	f7ff fe9a 	bl	8000728 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 80009f4:	20b1      	movs	r0, #177	@ 0xb1
 80009f6:	f7ff fe77 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80009fa:	2000      	movs	r0, #0
 80009fc:	f7ff fe94 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8000a00:	2018      	movs	r0, #24
 8000a02:	f7ff fe91 	bl	8000728 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8000a06:	20b6      	movs	r0, #182	@ 0xb6
 8000a08:	f7ff fe6e 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8000a0c:	2008      	movs	r0, #8
 8000a0e:	f7ff fe8b 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8000a12:	2082      	movs	r0, #130	@ 0x82
 8000a14:	f7ff fe88 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8000a18:	2027      	movs	r0, #39	@ 0x27
 8000a1a:	f7ff fe85 	bl	8000728 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8000a1e:	20f2      	movs	r0, #242	@ 0xf2
 8000a20:	f7ff fe62 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000a24:	2000      	movs	r0, #0
 8000a26:	f7ff fe7f 	bl	8000728 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8000a2a:	2026      	movs	r0, #38	@ 0x26
 8000a2c:	f7ff fe5c 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8000a30:	2001      	movs	r0, #1
 8000a32:	f7ff fe79 	bl	8000728 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8000a36:	20e0      	movs	r0, #224	@ 0xe0
 8000a38:	f7ff fe56 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8000a3c:	200f      	movs	r0, #15
 8000a3e:	f7ff fe73 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000a42:	2031      	movs	r0, #49	@ 0x31
 8000a44:	f7ff fe70 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8000a48:	202b      	movs	r0, #43	@ 0x2b
 8000a4a:	f7ff fe6d 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000a4e:	200c      	movs	r0, #12
 8000a50:	f7ff fe6a 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000a54:	200e      	movs	r0, #14
 8000a56:	f7ff fe67 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000a5a:	2008      	movs	r0, #8
 8000a5c:	f7ff fe64 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8000a60:	204e      	movs	r0, #78	@ 0x4e
 8000a62:	f7ff fe61 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8000a66:	20f1      	movs	r0, #241	@ 0xf1
 8000a68:	f7ff fe5e 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8000a6c:	2037      	movs	r0, #55	@ 0x37
 8000a6e:	f7ff fe5b 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000a72:	2007      	movs	r0, #7
 8000a74:	f7ff fe58 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8000a78:	2010      	movs	r0, #16
 8000a7a:	f7ff fe55 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000a7e:	2003      	movs	r0, #3
 8000a80:	f7ff fe52 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000a84:	200e      	movs	r0, #14
 8000a86:	f7ff fe4f 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8000a8a:	2009      	movs	r0, #9
 8000a8c:	f7ff fe4c 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000a90:	2000      	movs	r0, #0
 8000a92:	f7ff fe49 	bl	8000728 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8000a96:	20e1      	movs	r0, #225	@ 0xe1
 8000a98:	f7ff fe26 	bl	80006e8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000a9c:	2000      	movs	r0, #0
 8000a9e:	f7ff fe43 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000aa2:	200e      	movs	r0, #14
 8000aa4:	f7ff fe40 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8000aa8:	2014      	movs	r0, #20
 8000aaa:	f7ff fe3d 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000aae:	2003      	movs	r0, #3
 8000ab0:	f7ff fe3a 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8000ab4:	2011      	movs	r0, #17
 8000ab6:	f7ff fe37 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000aba:	2007      	movs	r0, #7
 8000abc:	f7ff fe34 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000ac0:	2031      	movs	r0, #49	@ 0x31
 8000ac2:	f7ff fe31 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000ac6:	20c1      	movs	r0, #193	@ 0xc1
 8000ac8:	f7ff fe2e 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8000acc:	2048      	movs	r0, #72	@ 0x48
 8000ace:	f7ff fe2b 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000ad2:	2008      	movs	r0, #8
 8000ad4:	f7ff fe28 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000ad8:	200f      	movs	r0, #15
 8000ada:	f7ff fe25 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000ade:	200c      	movs	r0, #12
 8000ae0:	f7ff fe22 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000ae4:	2031      	movs	r0, #49	@ 0x31
 8000ae6:	f7ff fe1f 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8000aea:	2036      	movs	r0, #54	@ 0x36
 8000aec:	f7ff fe1c 	bl	8000728 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000af0:	200f      	movs	r0, #15
 8000af2:	f7ff fe19 	bl	8000728 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8000af6:	2011      	movs	r0, #17
 8000af8:	f7ff fdf6 	bl	80006e8 <ILI9341_Write_Command>
HAL_Delay(120);
 8000afc:	2078      	movs	r0, #120	@ 0x78
 8000afe:	f000 feed 	bl	80018dc <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8000b02:	2029      	movs	r0, #41	@ 0x29
 8000b04:	f7ff fdf0 	bl	80006e8 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000b08:	2000      	movs	r0, #0
 8000b0a:	f7ff fe97 	bl	800083c <ILI9341_Set_Rotation>
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
	...

08000b14 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8000b14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b18:	b08d      	sub	sp, #52	@ 0x34
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	6039      	str	r1, [r7, #0]
 8000b20:	80fb      	strh	r3, [r7, #6]
 8000b22:	466b      	mov	r3, sp
 8000b24:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	005b      	lsls	r3, r3, #1
 8000b2e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000b32:	d202      	bcs.n	8000b3a <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b38:	e002      	b.n	8000b40 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8000b3a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000b40:	2201      	movs	r2, #1
 8000b42:	2101      	movs	r1, #1
 8000b44:	483e      	ldr	r0, [pc, #248]	@ (8000c40 <ILI9341_Draw_Colour_Burst+0x12c>)
 8000b46:	f001 fccf 	bl	80024e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	483d      	ldr	r0, [pc, #244]	@ (8000c44 <ILI9341_Draw_Colour_Burst+0x130>)
 8000b50:	f001 fcca 	bl	80024e8 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8000b54:	88fb      	ldrh	r3, [r7, #6]
 8000b56:	0a1b      	lsrs	r3, r3, #8
 8000b58:	b29b      	uxth	r3, r3
 8000b5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8000b5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000b60:	460b      	mov	r3, r1
 8000b62:	3b01      	subs	r3, #1
 8000b64:	61fb      	str	r3, [r7, #28]
 8000b66:	2300      	movs	r3, #0
 8000b68:	4688      	mov	r8, r1
 8000b6a:	4699      	mov	r9, r3
 8000b6c:	f04f 0200 	mov.w	r2, #0
 8000b70:	f04f 0300 	mov.w	r3, #0
 8000b74:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000b78:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000b7c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000b80:	2300      	movs	r3, #0
 8000b82:	460c      	mov	r4, r1
 8000b84:	461d      	mov	r5, r3
 8000b86:	f04f 0200 	mov.w	r2, #0
 8000b8a:	f04f 0300 	mov.w	r3, #0
 8000b8e:	00eb      	lsls	r3, r5, #3
 8000b90:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000b94:	00e2      	lsls	r2, r4, #3
 8000b96:	1dcb      	adds	r3, r1, #7
 8000b98:	08db      	lsrs	r3, r3, #3
 8000b9a:	00db      	lsls	r3, r3, #3
 8000b9c:	ebad 0d03 	sub.w	sp, sp, r3
 8000ba0:	466b      	mov	r3, sp
 8000ba2:	3300      	adds	r3, #0
 8000ba4:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000baa:	e00e      	b.n	8000bca <ILI9341_Draw_Colour_Burst+0xb6>
	{
		burst_buffer[j] = 	chifted;
 8000bac:	69ba      	ldr	r2, [r7, #24]
 8000bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bb0:	4413      	add	r3, r2
 8000bb2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000bb6:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8000bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bba:	3301      	adds	r3, #1
 8000bbc:	88fa      	ldrh	r2, [r7, #6]
 8000bbe:	b2d1      	uxtb	r1, r2
 8000bc0:	69ba      	ldr	r2, [r7, #24]
 8000bc2:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bc6:	3302      	adds	r3, #2
 8000bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000bca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d3ec      	bcc.n	8000bac <ILI9341_Draw_Colour_Burst+0x98>
	}

uint32_t Sending_Size = Size*2;
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8000bd8:	697a      	ldr	r2, [r7, #20]
 8000bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000be0:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000be6:	fbb3 f2f2 	udiv	r2, r3, r2
 8000bea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000bec:	fb01 f202 	mul.w	r2, r1, r2
 8000bf0:	1a9b      	subs	r3, r3, r2
 8000bf2:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d010      	beq.n	8000c1c <ILI9341_Draw_Colour_Burst+0x108>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bfe:	e009      	b.n	8000c14 <ILI9341_Draw_Colour_Burst+0x100>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8000c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c02:	b29a      	uxth	r2, r3
 8000c04:	230a      	movs	r3, #10
 8000c06:	69b9      	ldr	r1, [r7, #24]
 8000c08:	480f      	ldr	r0, [pc, #60]	@ (8000c48 <ILI9341_Draw_Colour_Burst+0x134>)
 8000c0a:	f002 fab6 	bl	800317a <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c10:	3301      	adds	r3, #1
 8000c12:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	d3f1      	bcc.n	8000c00 <ILI9341_Draw_Colour_Burst+0xec>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	b29a      	uxth	r2, r3
 8000c20:	230a      	movs	r3, #10
 8000c22:	69b9      	ldr	r1, [r7, #24]
 8000c24:	4808      	ldr	r0, [pc, #32]	@ (8000c48 <ILI9341_Draw_Colour_Burst+0x134>)
 8000c26:	f002 faa8 	bl	800317a <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	4805      	ldr	r0, [pc, #20]	@ (8000c44 <ILI9341_Draw_Colour_Burst+0x130>)
 8000c30:	f001 fc5a 	bl	80024e8 <HAL_GPIO_WritePin>
 8000c34:	46b5      	mov	sp, r6
}
 8000c36:	bf00      	nop
 8000c38:	3734      	adds	r7, #52	@ 0x34
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000c40:	40020c00 	.word	0x40020c00
 8000c44:	40021800 	.word	0x40021800
 8000c48:	20000254 	.word	0x20000254

08000c4c <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8000c56:	4b0e      	ldr	r3, [pc, #56]	@ (8000c90 <ILI9341_Fill_Screen+0x44>)
 8000c58:	881b      	ldrh	r3, [r3, #0]
 8000c5a:	b29a      	uxth	r2, r3
 8000c5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c94 <ILI9341_Fill_Screen+0x48>)
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	b29b      	uxth	r3, r3
 8000c62:	2100      	movs	r1, #0
 8000c64:	2000      	movs	r0, #0
 8000c66:	f7ff fd7f 	bl	8000768 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8000c6a:	4b09      	ldr	r3, [pc, #36]	@ (8000c90 <ILI9341_Fill_Screen+0x44>)
 8000c6c:	881b      	ldrh	r3, [r3, #0]
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	461a      	mov	r2, r3
 8000c72:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <ILI9341_Fill_Screen+0x48>)
 8000c74:	881b      	ldrh	r3, [r3, #0]
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	fb02 f303 	mul.w	r3, r2, r3
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	88fb      	ldrh	r3, [r7, #6]
 8000c80:	4611      	mov	r1, r2
 8000c82:	4618      	mov	r0, r3
 8000c84:	f7ff ff46 	bl	8000b14 <ILI9341_Draw_Colour_Burst>
}
 8000c88:	bf00      	nop
 8000c8a:	3708      	adds	r7, #8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000002 	.word	0x20000002
 8000c94:	20000000 	.word	0x20000000

08000c98 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	80fb      	strh	r3, [r7, #6]
 8000ca2:	460b      	mov	r3, r1
 8000ca4:	80bb      	strh	r3, [r7, #4]
 8000ca6:	4613      	mov	r3, r2
 8000ca8:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000caa:	4b5b      	ldr	r3, [pc, #364]	@ (8000e18 <ILI9341_Draw_Pixel+0x180>)
 8000cac:	881b      	ldrh	r3, [r3, #0]
 8000cae:	b29b      	uxth	r3, r3
 8000cb0:	88fa      	ldrh	r2, [r7, #6]
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	f080 80ac 	bcs.w	8000e10 <ILI9341_Draw_Pixel+0x178>
 8000cb8:	4b58      	ldr	r3, [pc, #352]	@ (8000e1c <ILI9341_Draw_Pixel+0x184>)
 8000cba:	881b      	ldrh	r3, [r3, #0]
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	88ba      	ldrh	r2, [r7, #4]
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	f080 80a5 	bcs.w	8000e10 <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	2101      	movs	r1, #1
 8000cca:	4855      	ldr	r0, [pc, #340]	@ (8000e20 <ILI9341_Draw_Pixel+0x188>)
 8000ccc:	f001 fc0c 	bl	80024e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	4853      	ldr	r0, [pc, #332]	@ (8000e24 <ILI9341_Draw_Pixel+0x18c>)
 8000cd6:	f001 fc07 	bl	80024e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8000cda:	202a      	movs	r0, #42	@ 0x2a
 8000cdc:	f7ff fcf2 	bl	80006c4 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	484e      	ldr	r0, [pc, #312]	@ (8000e20 <ILI9341_Draw_Pixel+0x188>)
 8000ce6:	f001 fbff 	bl	80024e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000cea:	2201      	movs	r2, #1
 8000cec:	2101      	movs	r1, #1
 8000cee:	484d      	ldr	r0, [pc, #308]	@ (8000e24 <ILI9341_Draw_Pixel+0x18c>)
 8000cf0:	f001 fbfa 	bl	80024e8 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	484a      	ldr	r0, [pc, #296]	@ (8000e24 <ILI9341_Draw_Pixel+0x18c>)
 8000cfa:	f001 fbf5 	bl	80024e8 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8000cfe:	88fb      	ldrh	r3, [r7, #6]
 8000d00:	0a1b      	lsrs	r3, r3, #8
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	753b      	strb	r3, [r7, #20]
 8000d08:	88fb      	ldrh	r3, [r7, #6]
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	757b      	strb	r3, [r7, #21]
 8000d0e:	88fb      	ldrh	r3, [r7, #6]
 8000d10:	3301      	adds	r3, #1
 8000d12:	121b      	asrs	r3, r3, #8
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	75bb      	strb	r3, [r7, #22]
 8000d18:	88fb      	ldrh	r3, [r7, #6]
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8000d22:	f107 0114 	add.w	r1, r7, #20
 8000d26:	2301      	movs	r3, #1
 8000d28:	2204      	movs	r2, #4
 8000d2a:	483f      	ldr	r0, [pc, #252]	@ (8000e28 <ILI9341_Draw_Pixel+0x190>)
 8000d2c:	f002 fa25 	bl	800317a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000d30:	2201      	movs	r2, #1
 8000d32:	2101      	movs	r1, #1
 8000d34:	483b      	ldr	r0, [pc, #236]	@ (8000e24 <ILI9341_Draw_Pixel+0x18c>)
 8000d36:	f001 fbd7 	bl	80024e8 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	4838      	ldr	r0, [pc, #224]	@ (8000e20 <ILI9341_Draw_Pixel+0x188>)
 8000d40:	f001 fbd2 	bl	80024e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000d44:	2200      	movs	r2, #0
 8000d46:	2101      	movs	r1, #1
 8000d48:	4836      	ldr	r0, [pc, #216]	@ (8000e24 <ILI9341_Draw_Pixel+0x18c>)
 8000d4a:	f001 fbcd 	bl	80024e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8000d4e:	202b      	movs	r0, #43	@ 0x2b
 8000d50:	f7ff fcb8 	bl	80006c4 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000d54:	2201      	movs	r2, #1
 8000d56:	2101      	movs	r1, #1
 8000d58:	4831      	ldr	r0, [pc, #196]	@ (8000e20 <ILI9341_Draw_Pixel+0x188>)
 8000d5a:	f001 fbc5 	bl	80024e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000d5e:	2201      	movs	r2, #1
 8000d60:	2101      	movs	r1, #1
 8000d62:	4830      	ldr	r0, [pc, #192]	@ (8000e24 <ILI9341_Draw_Pixel+0x18c>)
 8000d64:	f001 fbc0 	bl	80024e8 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	482d      	ldr	r0, [pc, #180]	@ (8000e24 <ILI9341_Draw_Pixel+0x18c>)
 8000d6e:	f001 fbbb 	bl	80024e8 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8000d72:	88bb      	ldrh	r3, [r7, #4]
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	743b      	strb	r3, [r7, #16]
 8000d7c:	88bb      	ldrh	r3, [r7, #4]
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	747b      	strb	r3, [r7, #17]
 8000d82:	88bb      	ldrh	r3, [r7, #4]
 8000d84:	3301      	adds	r3, #1
 8000d86:	121b      	asrs	r3, r3, #8
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	74bb      	strb	r3, [r7, #18]
 8000d8c:	88bb      	ldrh	r3, [r7, #4]
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	3301      	adds	r3, #1
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8000d96:	f107 0110 	add.w	r1, r7, #16
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	2204      	movs	r2, #4
 8000d9e:	4822      	ldr	r0, [pc, #136]	@ (8000e28 <ILI9341_Draw_Pixel+0x190>)
 8000da0:	f002 f9eb 	bl	800317a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000da4:	2201      	movs	r2, #1
 8000da6:	2101      	movs	r1, #1
 8000da8:	481e      	ldr	r0, [pc, #120]	@ (8000e24 <ILI9341_Draw_Pixel+0x18c>)
 8000daa:	f001 fb9d 	bl	80024e8 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000dae:	2200      	movs	r2, #0
 8000db0:	2101      	movs	r1, #1
 8000db2:	481b      	ldr	r0, [pc, #108]	@ (8000e20 <ILI9341_Draw_Pixel+0x188>)
 8000db4:	f001 fb98 	bl	80024e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000db8:	2200      	movs	r2, #0
 8000dba:	2101      	movs	r1, #1
 8000dbc:	4819      	ldr	r0, [pc, #100]	@ (8000e24 <ILI9341_Draw_Pixel+0x18c>)
 8000dbe:	f001 fb93 	bl	80024e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8000dc2:	202c      	movs	r0, #44	@ 0x2c
 8000dc4:	f7ff fc7e 	bl	80006c4 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2101      	movs	r1, #1
 8000dcc:	4814      	ldr	r0, [pc, #80]	@ (8000e20 <ILI9341_Draw_Pixel+0x188>)
 8000dce:	f001 fb8b 	bl	80024e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	4813      	ldr	r0, [pc, #76]	@ (8000e24 <ILI9341_Draw_Pixel+0x18c>)
 8000dd8:	f001 fb86 	bl	80024e8 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2101      	movs	r1, #1
 8000de0:	4810      	ldr	r0, [pc, #64]	@ (8000e24 <ILI9341_Draw_Pixel+0x18c>)
 8000de2:	f001 fb81 	bl	80024e8 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8000de6:	887b      	ldrh	r3, [r7, #2]
 8000de8:	0a1b      	lsrs	r3, r3, #8
 8000dea:	b29b      	uxth	r3, r3
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	733b      	strb	r3, [r7, #12]
 8000df0:	887b      	ldrh	r3, [r7, #2]
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8000df6:	f107 010c 	add.w	r1, r7, #12
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	2202      	movs	r2, #2
 8000dfe:	480a      	ldr	r0, [pc, #40]	@ (8000e28 <ILI9341_Draw_Pixel+0x190>)
 8000e00:	f002 f9bb 	bl	800317a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000e04:	2201      	movs	r2, #1
 8000e06:	2101      	movs	r1, #1
 8000e08:	4806      	ldr	r0, [pc, #24]	@ (8000e24 <ILI9341_Draw_Pixel+0x18c>)
 8000e0a:	f001 fb6d 	bl	80024e8 <HAL_GPIO_WritePin>
 8000e0e:	e000      	b.n	8000e12 <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000e10:	bf00      	nop
	
}
 8000e12:	3718      	adds	r7, #24
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20000002 	.word	0x20000002
 8000e1c:	20000000 	.word	0x20000000
 8000e20:	40020c00 	.word	0x40020c00
 8000e24:	40021800 	.word	0x40021800
 8000e28:	20000254 	.word	0x20000254

08000e2c <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8000e2c:	b590      	push	{r4, r7, lr}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4604      	mov	r4, r0
 8000e34:	4608      	mov	r0, r1
 8000e36:	4611      	mov	r1, r2
 8000e38:	461a      	mov	r2, r3
 8000e3a:	4623      	mov	r3, r4
 8000e3c:	80fb      	strh	r3, [r7, #6]
 8000e3e:	4603      	mov	r3, r0
 8000e40:	80bb      	strh	r3, [r7, #4]
 8000e42:	460b      	mov	r3, r1
 8000e44:	807b      	strh	r3, [r7, #2]
 8000e46:	4613      	mov	r3, r2
 8000e48:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000e4a:	4b24      	ldr	r3, [pc, #144]	@ (8000edc <ILI9341_Draw_Rectangle+0xb0>)
 8000e4c:	881b      	ldrh	r3, [r3, #0]
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	88fa      	ldrh	r2, [r7, #6]
 8000e52:	429a      	cmp	r2, r3
 8000e54:	d23d      	bcs.n	8000ed2 <ILI9341_Draw_Rectangle+0xa6>
 8000e56:	4b22      	ldr	r3, [pc, #136]	@ (8000ee0 <ILI9341_Draw_Rectangle+0xb4>)
 8000e58:	881b      	ldrh	r3, [r3, #0]
 8000e5a:	b29b      	uxth	r3, r3
 8000e5c:	88ba      	ldrh	r2, [r7, #4]
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	d237      	bcs.n	8000ed2 <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8000e62:	88fa      	ldrh	r2, [r7, #6]
 8000e64:	887b      	ldrh	r3, [r7, #2]
 8000e66:	4413      	add	r3, r2
 8000e68:	4a1c      	ldr	r2, [pc, #112]	@ (8000edc <ILI9341_Draw_Rectangle+0xb0>)
 8000e6a:	8812      	ldrh	r2, [r2, #0]
 8000e6c:	b292      	uxth	r2, r2
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	dd05      	ble.n	8000e7e <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8000e72:	4b1a      	ldr	r3, [pc, #104]	@ (8000edc <ILI9341_Draw_Rectangle+0xb0>)
 8000e74:	881b      	ldrh	r3, [r3, #0]
 8000e76:	b29a      	uxth	r2, r3
 8000e78:	88fb      	ldrh	r3, [r7, #6]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8000e7e:	88ba      	ldrh	r2, [r7, #4]
 8000e80:	883b      	ldrh	r3, [r7, #0]
 8000e82:	4413      	add	r3, r2
 8000e84:	4a16      	ldr	r2, [pc, #88]	@ (8000ee0 <ILI9341_Draw_Rectangle+0xb4>)
 8000e86:	8812      	ldrh	r2, [r2, #0]
 8000e88:	b292      	uxth	r2, r2
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	dd05      	ble.n	8000e9a <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8000e8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ee0 <ILI9341_Draw_Rectangle+0xb4>)
 8000e90:	881b      	ldrh	r3, [r3, #0]
 8000e92:	b29a      	uxth	r2, r3
 8000e94:	88bb      	ldrh	r3, [r7, #4]
 8000e96:	1ad3      	subs	r3, r2, r3
 8000e98:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8000e9a:	88fa      	ldrh	r2, [r7, #6]
 8000e9c:	887b      	ldrh	r3, [r7, #2]
 8000e9e:	4413      	add	r3, r2
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	b29c      	uxth	r4, r3
 8000ea6:	88ba      	ldrh	r2, [r7, #4]
 8000ea8:	883b      	ldrh	r3, [r7, #0]
 8000eaa:	4413      	add	r3, r2
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	3b01      	subs	r3, #1
 8000eb0:	b29b      	uxth	r3, r3
 8000eb2:	88b9      	ldrh	r1, [r7, #4]
 8000eb4:	88f8      	ldrh	r0, [r7, #6]
 8000eb6:	4622      	mov	r2, r4
 8000eb8:	f7ff fc56 	bl	8000768 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8000ebc:	883b      	ldrh	r3, [r7, #0]
 8000ebe:	887a      	ldrh	r2, [r7, #2]
 8000ec0:	fb02 f303 	mul.w	r3, r2, r3
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	8b3b      	ldrh	r3, [r7, #24]
 8000ec8:	4611      	mov	r1, r2
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff fe22 	bl	8000b14 <ILI9341_Draw_Colour_Burst>
 8000ed0:	e000      	b.n	8000ed4 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000ed2:	bf00      	nop
}
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd90      	pop	{r4, r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000002 	.word	0x20000002
 8000ee0:	20000000 	.word	0x20000000

08000ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eea:	f000 fc85 	bl	80017f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eee:	f000 f823 	bl	8000f38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef2:	f000 f967 	bl	80011c4 <MX_GPIO_Init>
  MX_ETH_Init();
 8000ef6:	f000 f889 	bl	800100c <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000efa:	f000 f90b 	bl	8001114 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000efe:	f000 f933 	bl	8001168 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI5_Init();
 8000f02:	f000 f8d1 	bl	80010a8 <MX_SPI5_Init>
//  HAL_Delay(100);
//  HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_SET);
//  HAL_Delay(100);

  // 2.  
  ILI9341_Init();
 8000f06:	f7ff fcf7 	bl	80008f8 <ILI9341_Init>

  // 3.   
  ILI9341_Fill_Screen(GREEN);
 8000f0a:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8000f0e:	f7ff fe9d 	bl	8000c4c <ILI9341_Fill_Screen>
  HAL_Delay(500);
 8000f12:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f16:	f000 fce1 	bl	80018dc <HAL_Delay>

  ILI9341_Draw_Text("Hello World", 50, 100, WHITE, 2, BLACK);
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	9301      	str	r3, [sp, #4]
 8000f1e:	2302      	movs	r3, #2
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f26:	2264      	movs	r2, #100	@ 0x64
 8000f28:	2132      	movs	r1, #50	@ 0x32
 8000f2a:	4802      	ldr	r0, [pc, #8]	@ (8000f34 <main+0x50>)
 8000f2c:	f7ff fb8e 	bl	800064c <ILI9341_Draw_Text>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f30:	bf00      	nop
 8000f32:	e7fd      	b.n	8000f30 <main+0x4c>
 8000f34:	080041c0 	.word	0x080041c0

08000f38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b094      	sub	sp, #80	@ 0x50
 8000f3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f3e:	f107 0320 	add.w	r3, r7, #32
 8000f42:	2230      	movs	r2, #48	@ 0x30
 8000f44:	2100      	movs	r1, #0
 8000f46:	4618      	mov	r0, r3
 8000f48:	f003 f902 	bl	8004150 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f4c:	f107 030c 	add.w	r3, r7, #12
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
 8000f5a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	60bb      	str	r3, [r7, #8]
 8000f60:	4b28      	ldr	r3, [pc, #160]	@ (8001004 <SystemClock_Config+0xcc>)
 8000f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f64:	4a27      	ldr	r2, [pc, #156]	@ (8001004 <SystemClock_Config+0xcc>)
 8000f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f6c:	4b25      	ldr	r3, [pc, #148]	@ (8001004 <SystemClock_Config+0xcc>)
 8000f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f74:	60bb      	str	r3, [r7, #8]
 8000f76:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f78:	2300      	movs	r3, #0
 8000f7a:	607b      	str	r3, [r7, #4]
 8000f7c:	4b22      	ldr	r3, [pc, #136]	@ (8001008 <SystemClock_Config+0xd0>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a21      	ldr	r2, [pc, #132]	@ (8001008 <SystemClock_Config+0xd0>)
 8000f82:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f86:	6013      	str	r3, [r2, #0]
 8000f88:	4b1f      	ldr	r3, [pc, #124]	@ (8001008 <SystemClock_Config+0xd0>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f90:	607b      	str	r3, [r7, #4]
 8000f92:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f94:	2301      	movs	r3, #1
 8000f96:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000f98:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000f9c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fa2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fa8:	2304      	movs	r3, #4
 8000faa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000fac:	23a8      	movs	r3, #168	@ 0xa8
 8000fae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000fb4:	2307      	movs	r3, #7
 8000fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fb8:	f107 0320 	add.w	r3, r7, #32
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f001 fbbb 	bl	8002738 <HAL_RCC_OscConfig>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000fc8:	f000 f9cc 	bl	8001364 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fcc:	230f      	movs	r3, #15
 8000fce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fd8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000fdc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fe2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000fe4:	f107 030c 	add.w	r3, r7, #12
 8000fe8:	2105      	movs	r1, #5
 8000fea:	4618      	mov	r0, r3
 8000fec:	f001 fe1c 	bl	8002c28 <HAL_RCC_ClockConfig>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ff6:	f000 f9b5 	bl	8001364 <Error_Handler>
  }
}
 8000ffa:	bf00      	nop
 8000ffc:	3750      	adds	r7, #80	@ 0x50
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40023800 	.word	0x40023800
 8001008:	40007000 	.word	0x40007000

0800100c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001010:	4b1f      	ldr	r3, [pc, #124]	@ (8001090 <MX_ETH_Init+0x84>)
 8001012:	4a20      	ldr	r2, [pc, #128]	@ (8001094 <MX_ETH_Init+0x88>)
 8001014:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001016:	4b20      	ldr	r3, [pc, #128]	@ (8001098 <MX_ETH_Init+0x8c>)
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800101c:	4b1e      	ldr	r3, [pc, #120]	@ (8001098 <MX_ETH_Init+0x8c>)
 800101e:	2280      	movs	r2, #128	@ 0x80
 8001020:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001022:	4b1d      	ldr	r3, [pc, #116]	@ (8001098 <MX_ETH_Init+0x8c>)
 8001024:	22e1      	movs	r2, #225	@ 0xe1
 8001026:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001028:	4b1b      	ldr	r3, [pc, #108]	@ (8001098 <MX_ETH_Init+0x8c>)
 800102a:	2200      	movs	r2, #0
 800102c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800102e:	4b1a      	ldr	r3, [pc, #104]	@ (8001098 <MX_ETH_Init+0x8c>)
 8001030:	2200      	movs	r2, #0
 8001032:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001034:	4b18      	ldr	r3, [pc, #96]	@ (8001098 <MX_ETH_Init+0x8c>)
 8001036:	2200      	movs	r2, #0
 8001038:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800103a:	4b15      	ldr	r3, [pc, #84]	@ (8001090 <MX_ETH_Init+0x84>)
 800103c:	4a16      	ldr	r2, [pc, #88]	@ (8001098 <MX_ETH_Init+0x8c>)
 800103e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001040:	4b13      	ldr	r3, [pc, #76]	@ (8001090 <MX_ETH_Init+0x84>)
 8001042:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001046:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001048:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <MX_ETH_Init+0x84>)
 800104a:	4a14      	ldr	r2, [pc, #80]	@ (800109c <MX_ETH_Init+0x90>)
 800104c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800104e:	4b10      	ldr	r3, [pc, #64]	@ (8001090 <MX_ETH_Init+0x84>)
 8001050:	4a13      	ldr	r2, [pc, #76]	@ (80010a0 <MX_ETH_Init+0x94>)
 8001052:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001054:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <MX_ETH_Init+0x84>)
 8001056:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800105a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800105c:	480c      	ldr	r0, [pc, #48]	@ (8001090 <MX_ETH_Init+0x84>)
 800105e:	f000 fd47 	bl	8001af0 <HAL_ETH_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001068:	f000 f97c 	bl	8001364 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800106c:	2238      	movs	r2, #56	@ 0x38
 800106e:	2100      	movs	r1, #0
 8001070:	480c      	ldr	r0, [pc, #48]	@ (80010a4 <MX_ETH_Init+0x98>)
 8001072:	f003 f86d 	bl	8004150 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001076:	4b0b      	ldr	r3, [pc, #44]	@ (80010a4 <MX_ETH_Init+0x98>)
 8001078:	2221      	movs	r2, #33	@ 0x21
 800107a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800107c:	4b09      	ldr	r3, [pc, #36]	@ (80010a4 <MX_ETH_Init+0x98>)
 800107e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001082:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001084:	4b07      	ldr	r3, [pc, #28]	@ (80010a4 <MX_ETH_Init+0x98>)
 8001086:	2200      	movs	r2, #0
 8001088:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200001a4 	.word	0x200001a4
 8001094:	40028000 	.word	0x40028000
 8001098:	200007d8 	.word	0x200007d8
 800109c:	20000104 	.word	0x20000104
 80010a0:	20000064 	.word	0x20000064
 80010a4:	2000002c 	.word	0x2000002c

080010a8 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80010ac:	4b17      	ldr	r3, [pc, #92]	@ (800110c <MX_SPI5_Init+0x64>)
 80010ae:	4a18      	ldr	r2, [pc, #96]	@ (8001110 <MX_SPI5_Init+0x68>)
 80010b0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80010b2:	4b16      	ldr	r3, [pc, #88]	@ (800110c <MX_SPI5_Init+0x64>)
 80010b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010b8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80010ba:	4b14      	ldr	r3, [pc, #80]	@ (800110c <MX_SPI5_Init+0x64>)
 80010bc:	2200      	movs	r2, #0
 80010be:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80010c0:	4b12      	ldr	r3, [pc, #72]	@ (800110c <MX_SPI5_Init+0x64>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010c6:	4b11      	ldr	r3, [pc, #68]	@ (800110c <MX_SPI5_Init+0x64>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010cc:	4b0f      	ldr	r3, [pc, #60]	@ (800110c <MX_SPI5_Init+0x64>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80010d2:	4b0e      	ldr	r3, [pc, #56]	@ (800110c <MX_SPI5_Init+0x64>)
 80010d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010d8:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80010da:	4b0c      	ldr	r3, [pc, #48]	@ (800110c <MX_SPI5_Init+0x64>)
 80010dc:	2220      	movs	r2, #32
 80010de:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010e0:	4b0a      	ldr	r3, [pc, #40]	@ (800110c <MX_SPI5_Init+0x64>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80010e6:	4b09      	ldr	r3, [pc, #36]	@ (800110c <MX_SPI5_Init+0x64>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010ec:	4b07      	ldr	r3, [pc, #28]	@ (800110c <MX_SPI5_Init+0x64>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 80010f2:	4b06      	ldr	r3, [pc, #24]	@ (800110c <MX_SPI5_Init+0x64>)
 80010f4:	220a      	movs	r2, #10
 80010f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80010f8:	4804      	ldr	r0, [pc, #16]	@ (800110c <MX_SPI5_Init+0x64>)
 80010fa:	f001 ffb5 	bl	8003068 <HAL_SPI_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001104:	f000 f92e 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20000254 	.word	0x20000254
 8001110:	40015000 	.word	0x40015000

08001114 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001118:	4b11      	ldr	r3, [pc, #68]	@ (8001160 <MX_USART3_UART_Init+0x4c>)
 800111a:	4a12      	ldr	r2, [pc, #72]	@ (8001164 <MX_USART3_UART_Init+0x50>)
 800111c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800111e:	4b10      	ldr	r3, [pc, #64]	@ (8001160 <MX_USART3_UART_Init+0x4c>)
 8001120:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001124:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001126:	4b0e      	ldr	r3, [pc, #56]	@ (8001160 <MX_USART3_UART_Init+0x4c>)
 8001128:	2200      	movs	r2, #0
 800112a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800112c:	4b0c      	ldr	r3, [pc, #48]	@ (8001160 <MX_USART3_UART_Init+0x4c>)
 800112e:	2200      	movs	r2, #0
 8001130:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001132:	4b0b      	ldr	r3, [pc, #44]	@ (8001160 <MX_USART3_UART_Init+0x4c>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001138:	4b09      	ldr	r3, [pc, #36]	@ (8001160 <MX_USART3_UART_Init+0x4c>)
 800113a:	220c      	movs	r2, #12
 800113c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800113e:	4b08      	ldr	r3, [pc, #32]	@ (8001160 <MX_USART3_UART_Init+0x4c>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001144:	4b06      	ldr	r3, [pc, #24]	@ (8001160 <MX_USART3_UART_Init+0x4c>)
 8001146:	2200      	movs	r2, #0
 8001148:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800114a:	4805      	ldr	r0, [pc, #20]	@ (8001160 <MX_USART3_UART_Init+0x4c>)
 800114c:	f002 fa36 	bl	80035bc <HAL_UART_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001156:	f000 f905 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	200002ac 	.word	0x200002ac
 8001164:	40004800 	.word	0x40004800

08001168 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800116c:	4b14      	ldr	r3, [pc, #80]	@ (80011c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800116e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001172:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001174:	4b12      	ldr	r3, [pc, #72]	@ (80011c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001176:	2204      	movs	r2, #4
 8001178:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800117a:	4b11      	ldr	r3, [pc, #68]	@ (80011c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800117c:	2202      	movs	r2, #2
 800117e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001180:	4b0f      	ldr	r3, [pc, #60]	@ (80011c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001182:	2200      	movs	r2, #0
 8001184:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001186:	4b0e      	ldr	r3, [pc, #56]	@ (80011c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001188:	2202      	movs	r2, #2
 800118a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800118c:	4b0c      	ldr	r3, [pc, #48]	@ (80011c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800118e:	2201      	movs	r2, #1
 8001190:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001192:	4b0b      	ldr	r3, [pc, #44]	@ (80011c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001194:	2200      	movs	r2, #0
 8001196:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001198:	4b09      	ldr	r3, [pc, #36]	@ (80011c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800119a:	2200      	movs	r2, #0
 800119c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800119e:	4b08      	ldr	r3, [pc, #32]	@ (80011c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011a0:	2201      	movs	r2, #1
 80011a2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80011a4:	4b06      	ldr	r3, [pc, #24]	@ (80011c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80011aa:	4805      	ldr	r0, [pc, #20]	@ (80011c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011ac:	f001 f9b5 	bl	800251a <HAL_PCD_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80011b6:	f000 f8d5 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200002f4 	.word	0x200002f4

080011c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08c      	sub	sp, #48	@ 0x30
 80011c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ca:	f107 031c 	add.w	r3, r7, #28
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	605a      	str	r2, [r3, #4]
 80011d4:	609a      	str	r2, [r3, #8]
 80011d6:	60da      	str	r2, [r3, #12]
 80011d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	61bb      	str	r3, [r7, #24]
 80011de:	4b5c      	ldr	r3, [pc, #368]	@ (8001350 <MX_GPIO_Init+0x18c>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	4a5b      	ldr	r2, [pc, #364]	@ (8001350 <MX_GPIO_Init+0x18c>)
 80011e4:	f043 0304 	orr.w	r3, r3, #4
 80011e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ea:	4b59      	ldr	r3, [pc, #356]	@ (8001350 <MX_GPIO_Init+0x18c>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	f003 0304 	and.w	r3, r3, #4
 80011f2:	61bb      	str	r3, [r7, #24]
 80011f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	4b55      	ldr	r3, [pc, #340]	@ (8001350 <MX_GPIO_Init+0x18c>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	4a54      	ldr	r2, [pc, #336]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001200:	f043 0320 	orr.w	r3, r3, #32
 8001204:	6313      	str	r3, [r2, #48]	@ 0x30
 8001206:	4b52      	ldr	r3, [pc, #328]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	f003 0320 	and.w	r3, r3, #32
 800120e:	617b      	str	r3, [r7, #20]
 8001210:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	613b      	str	r3, [r7, #16]
 8001216:	4b4e      	ldr	r3, [pc, #312]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	4a4d      	ldr	r2, [pc, #308]	@ (8001350 <MX_GPIO_Init+0x18c>)
 800121c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001220:	6313      	str	r3, [r2, #48]	@ 0x30
 8001222:	4b4b      	ldr	r3, [pc, #300]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800122a:	613b      	str	r3, [r7, #16]
 800122c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
 8001232:	4b47      	ldr	r3, [pc, #284]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	4a46      	ldr	r2, [pc, #280]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	6313      	str	r3, [r2, #48]	@ 0x30
 800123e:	4b44      	ldr	r3, [pc, #272]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	4b40      	ldr	r3, [pc, #256]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	4a3f      	ldr	r2, [pc, #252]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001254:	f043 0302 	orr.w	r3, r3, #2
 8001258:	6313      	str	r3, [r2, #48]	@ 0x30
 800125a:	4b3d      	ldr	r3, [pc, #244]	@ (8001350 <MX_GPIO_Init+0x18c>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	f003 0302 	and.w	r3, r3, #2
 8001262:	60bb      	str	r3, [r7, #8]
 8001264:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	607b      	str	r3, [r7, #4]
 800126a:	4b39      	ldr	r3, [pc, #228]	@ (8001350 <MX_GPIO_Init+0x18c>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	4a38      	ldr	r2, [pc, #224]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001270:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001274:	6313      	str	r3, [r2, #48]	@ 0x30
 8001276:	4b36      	ldr	r3, [pc, #216]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800127e:	607b      	str	r3, [r7, #4]
 8001280:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	603b      	str	r3, [r7, #0]
 8001286:	4b32      	ldr	r3, [pc, #200]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	4a31      	ldr	r2, [pc, #196]	@ (8001350 <MX_GPIO_Init+0x18c>)
 800128c:	f043 0308 	orr.w	r3, r3, #8
 8001290:	6313      	str	r3, [r2, #48]	@ 0x30
 8001292:	4b2f      	ldr	r3, [pc, #188]	@ (8001350 <MX_GPIO_Init+0x18c>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	f003 0308 	and.w	r3, r3, #8
 800129a:	603b      	str	r3, [r7, #0]
 800129c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800129e:	2200      	movs	r2, #0
 80012a0:	f244 0181 	movw	r1, #16513	@ 0x4081
 80012a4:	482b      	ldr	r0, [pc, #172]	@ (8001354 <MX_GPIO_Init+0x190>)
 80012a6:	f001 f91f 	bl	80024e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CS_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80012aa:	2200      	movs	r2, #0
 80012ac:	2141      	movs	r1, #65	@ 0x41
 80012ae:	482a      	ldr	r0, [pc, #168]	@ (8001358 <MX_GPIO_Init+0x194>)
 80012b0:	f001 f91a 	bl	80024e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RESET_Pin|DC_RS_Pin, GPIO_PIN_RESET);
 80012b4:	2200      	movs	r2, #0
 80012b6:	2103      	movs	r1, #3
 80012b8:	4828      	ldr	r0, [pc, #160]	@ (800135c <MX_GPIO_Init+0x198>)
 80012ba:	f001 f915 	bl	80024e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80012be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012c4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80012ce:	f107 031c 	add.w	r3, r7, #28
 80012d2:	4619      	mov	r1, r3
 80012d4:	4822      	ldr	r0, [pc, #136]	@ (8001360 <MX_GPIO_Init+0x19c>)
 80012d6:	f000 ff5b 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80012da:	f244 0381 	movw	r3, #16513	@ 0x4081
 80012de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e0:	2301      	movs	r3, #1
 80012e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e8:	2300      	movs	r3, #0
 80012ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ec:	f107 031c 	add.w	r3, r7, #28
 80012f0:	4619      	mov	r1, r3
 80012f2:	4818      	ldr	r0, [pc, #96]	@ (8001354 <MX_GPIO_Init+0x190>)
 80012f4:	f000 ff4c 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = CS_Pin|USB_PowerSwitchOn_Pin;
 80012f8:	2341      	movs	r3, #65	@ 0x41
 80012fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012fc:	2301      	movs	r3, #1
 80012fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001304:	2300      	movs	r3, #0
 8001306:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001308:	f107 031c 	add.w	r3, r7, #28
 800130c:	4619      	mov	r1, r3
 800130e:	4812      	ldr	r0, [pc, #72]	@ (8001358 <MX_GPIO_Init+0x194>)
 8001310:	f000 ff3e 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001314:	2380      	movs	r3, #128	@ 0x80
 8001316:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001318:	2300      	movs	r3, #0
 800131a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001320:	f107 031c 	add.w	r3, r7, #28
 8001324:	4619      	mov	r1, r3
 8001326:	480c      	ldr	r0, [pc, #48]	@ (8001358 <MX_GPIO_Init+0x194>)
 8001328:	f000 ff32 	bl	8002190 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin DC_RS_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|DC_RS_Pin;
 800132c:	2303      	movs	r3, #3
 800132e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001330:	2301      	movs	r3, #1
 8001332:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001338:	2300      	movs	r3, #0
 800133a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800133c:	f107 031c 	add.w	r3, r7, #28
 8001340:	4619      	mov	r1, r3
 8001342:	4806      	ldr	r0, [pc, #24]	@ (800135c <MX_GPIO_Init+0x198>)
 8001344:	f000 ff24 	bl	8002190 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001348:	bf00      	nop
 800134a:	3730      	adds	r7, #48	@ 0x30
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40023800 	.word	0x40023800
 8001354:	40020400 	.word	0x40020400
 8001358:	40021800 	.word	0x40021800
 800135c:	40020c00 	.word	0x40020c00
 8001360:	40020800 	.word	0x40020800

08001364 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001368:	b672      	cpsid	i
}
 800136a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800136c:	bf00      	nop
 800136e:	e7fd      	b.n	800136c <Error_Handler+0x8>

08001370 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	607b      	str	r3, [r7, #4]
 800137a:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <HAL_MspInit+0x4c>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137e:	4a0f      	ldr	r2, [pc, #60]	@ (80013bc <HAL_MspInit+0x4c>)
 8001380:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001384:	6453      	str	r3, [r2, #68]	@ 0x44
 8001386:	4b0d      	ldr	r3, [pc, #52]	@ (80013bc <HAL_MspInit+0x4c>)
 8001388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800138e:	607b      	str	r3, [r7, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	603b      	str	r3, [r7, #0]
 8001396:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <HAL_MspInit+0x4c>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139a:	4a08      	ldr	r2, [pc, #32]	@ (80013bc <HAL_MspInit+0x4c>)
 800139c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013a2:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <HAL_MspInit+0x4c>)
 80013a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013aa:	603b      	str	r3, [r7, #0]
 80013ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	40023800 	.word	0x40023800

080013c0 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08e      	sub	sp, #56	@ 0x38
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a55      	ldr	r2, [pc, #340]	@ (8001534 <HAL_ETH_MspInit+0x174>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	f040 80a4 	bne.w	800152c <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80013e4:	2300      	movs	r3, #0
 80013e6:	623b      	str	r3, [r7, #32]
 80013e8:	4b53      	ldr	r3, [pc, #332]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 80013ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ec:	4a52      	ldr	r2, [pc, #328]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 80013ee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80013f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f4:	4b50      	ldr	r3, [pc, #320]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 80013f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013fc:	623b      	str	r3, [r7, #32]
 80013fe:	6a3b      	ldr	r3, [r7, #32]
 8001400:	2300      	movs	r3, #0
 8001402:	61fb      	str	r3, [r7, #28]
 8001404:	4b4c      	ldr	r3, [pc, #304]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 8001406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001408:	4a4b      	ldr	r2, [pc, #300]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 800140a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800140e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001410:	4b49      	ldr	r3, [pc, #292]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 8001412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001414:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001418:	61fb      	str	r3, [r7, #28]
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	2300      	movs	r3, #0
 800141e:	61bb      	str	r3, [r7, #24]
 8001420:	4b45      	ldr	r3, [pc, #276]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 8001422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001424:	4a44      	ldr	r2, [pc, #272]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 8001426:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800142a:	6313      	str	r3, [r2, #48]	@ 0x30
 800142c:	4b42      	ldr	r3, [pc, #264]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 800142e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001430:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001434:	61bb      	str	r3, [r7, #24]
 8001436:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001438:	2300      	movs	r3, #0
 800143a:	617b      	str	r3, [r7, #20]
 800143c:	4b3e      	ldr	r3, [pc, #248]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 800143e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001440:	4a3d      	ldr	r2, [pc, #244]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 8001442:	f043 0304 	orr.w	r3, r3, #4
 8001446:	6313      	str	r3, [r2, #48]	@ 0x30
 8001448:	4b3b      	ldr	r3, [pc, #236]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 800144a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144c:	f003 0304 	and.w	r3, r3, #4
 8001450:	617b      	str	r3, [r7, #20]
 8001452:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001454:	2300      	movs	r3, #0
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	4b37      	ldr	r3, [pc, #220]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 800145a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145c:	4a36      	ldr	r2, [pc, #216]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	6313      	str	r3, [r2, #48]	@ 0x30
 8001464:	4b34      	ldr	r3, [pc, #208]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 8001466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001468:	f003 0301 	and.w	r3, r3, #1
 800146c:	613b      	str	r3, [r7, #16]
 800146e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001470:	2300      	movs	r3, #0
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	4b30      	ldr	r3, [pc, #192]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 8001476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001478:	4a2f      	ldr	r2, [pc, #188]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 800147a:	f043 0302 	orr.w	r3, r3, #2
 800147e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001480:	4b2d      	ldr	r3, [pc, #180]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 8001482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001484:	f003 0302 	and.w	r3, r3, #2
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800148c:	2300      	movs	r3, #0
 800148e:	60bb      	str	r3, [r7, #8]
 8001490:	4b29      	ldr	r3, [pc, #164]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 8001492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001494:	4a28      	ldr	r2, [pc, #160]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 8001496:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800149a:	6313      	str	r3, [r2, #48]	@ 0x30
 800149c:	4b26      	ldr	r3, [pc, #152]	@ (8001538 <HAL_ETH_MspInit+0x178>)
 800149e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014a4:	60bb      	str	r3, [r7, #8]
 80014a6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80014a8:	2332      	movs	r3, #50	@ 0x32
 80014aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ac:	2302      	movs	r3, #2
 80014ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b4:	2303      	movs	r3, #3
 80014b6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014b8:	230b      	movs	r3, #11
 80014ba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014c0:	4619      	mov	r1, r3
 80014c2:	481e      	ldr	r0, [pc, #120]	@ (800153c <HAL_ETH_MspInit+0x17c>)
 80014c4:	f000 fe64 	bl	8002190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80014c8:	2386      	movs	r3, #134	@ 0x86
 80014ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014cc:	2302      	movs	r3, #2
 80014ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d4:	2303      	movs	r3, #3
 80014d6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014d8:	230b      	movs	r3, #11
 80014da:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014e0:	4619      	mov	r1, r3
 80014e2:	4817      	ldr	r0, [pc, #92]	@ (8001540 <HAL_ETH_MspInit+0x180>)
 80014e4:	f000 fe54 	bl	8002190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80014e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ee:	2302      	movs	r3, #2
 80014f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f6:	2303      	movs	r3, #3
 80014f8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014fa:	230b      	movs	r3, #11
 80014fc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80014fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001502:	4619      	mov	r1, r3
 8001504:	480f      	ldr	r0, [pc, #60]	@ (8001544 <HAL_ETH_MspInit+0x184>)
 8001506:	f000 fe43 	bl	8002190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800150a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800150e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001510:	2302      	movs	r3, #2
 8001512:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001514:	2300      	movs	r3, #0
 8001516:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001518:	2303      	movs	r3, #3
 800151a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800151c:	230b      	movs	r3, #11
 800151e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001520:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001524:	4619      	mov	r1, r3
 8001526:	4808      	ldr	r0, [pc, #32]	@ (8001548 <HAL_ETH_MspInit+0x188>)
 8001528:	f000 fe32 	bl	8002190 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 800152c:	bf00      	nop
 800152e:	3738      	adds	r7, #56	@ 0x38
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40028000 	.word	0x40028000
 8001538:	40023800 	.word	0x40023800
 800153c:	40020800 	.word	0x40020800
 8001540:	40020000 	.word	0x40020000
 8001544:	40020400 	.word	0x40020400
 8001548:	40021800 	.word	0x40021800

0800154c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08a      	sub	sp, #40	@ 0x28
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001554:	f107 0314 	add.w	r3, r7, #20
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
 8001562:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a19      	ldr	r2, [pc, #100]	@ (80015d0 <HAL_SPI_MspInit+0x84>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d12c      	bne.n	80015c8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	613b      	str	r3, [r7, #16]
 8001572:	4b18      	ldr	r3, [pc, #96]	@ (80015d4 <HAL_SPI_MspInit+0x88>)
 8001574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001576:	4a17      	ldr	r2, [pc, #92]	@ (80015d4 <HAL_SPI_MspInit+0x88>)
 8001578:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800157c:	6453      	str	r3, [r2, #68]	@ 0x44
 800157e:	4b15      	ldr	r3, [pc, #84]	@ (80015d4 <HAL_SPI_MspInit+0x88>)
 8001580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001582:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	4b11      	ldr	r3, [pc, #68]	@ (80015d4 <HAL_SPI_MspInit+0x88>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	4a10      	ldr	r2, [pc, #64]	@ (80015d4 <HAL_SPI_MspInit+0x88>)
 8001594:	f043 0320 	orr.w	r3, r3, #32
 8001598:	6313      	str	r3, [r2, #48]	@ 0x30
 800159a:	4b0e      	ldr	r3, [pc, #56]	@ (80015d4 <HAL_SPI_MspInit+0x88>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	f003 0320 	and.w	r3, r3, #32
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80015a6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80015aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ac:	2302      	movs	r3, #2
 80015ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b4:	2303      	movs	r3, #3
 80015b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80015b8:	2305      	movs	r3, #5
 80015ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	4619      	mov	r1, r3
 80015c2:	4805      	ldr	r0, [pc, #20]	@ (80015d8 <HAL_SPI_MspInit+0x8c>)
 80015c4:	f000 fde4 	bl	8002190 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 80015c8:	bf00      	nop
 80015ca:	3728      	adds	r7, #40	@ 0x28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40015000 	.word	0x40015000
 80015d4:	40023800 	.word	0x40023800
 80015d8:	40021400 	.word	0x40021400

080015dc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08a      	sub	sp, #40	@ 0x28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a19      	ldr	r2, [pc, #100]	@ (8001660 <HAL_UART_MspInit+0x84>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d12c      	bne.n	8001658 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
 8001602:	4b18      	ldr	r3, [pc, #96]	@ (8001664 <HAL_UART_MspInit+0x88>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001606:	4a17      	ldr	r2, [pc, #92]	@ (8001664 <HAL_UART_MspInit+0x88>)
 8001608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800160c:	6413      	str	r3, [r2, #64]	@ 0x40
 800160e:	4b15      	ldr	r3, [pc, #84]	@ (8001664 <HAL_UART_MspInit+0x88>)
 8001610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001612:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001616:	613b      	str	r3, [r7, #16]
 8001618:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	4b11      	ldr	r3, [pc, #68]	@ (8001664 <HAL_UART_MspInit+0x88>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	4a10      	ldr	r2, [pc, #64]	@ (8001664 <HAL_UART_MspInit+0x88>)
 8001624:	f043 0308 	orr.w	r3, r3, #8
 8001628:	6313      	str	r3, [r2, #48]	@ 0x30
 800162a:	4b0e      	ldr	r3, [pc, #56]	@ (8001664 <HAL_UART_MspInit+0x88>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	f003 0308 	and.w	r3, r3, #8
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001636:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800163a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163c:	2302      	movs	r3, #2
 800163e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001644:	2303      	movs	r3, #3
 8001646:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001648:	2307      	movs	r3, #7
 800164a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800164c:	f107 0314 	add.w	r3, r7, #20
 8001650:	4619      	mov	r1, r3
 8001652:	4805      	ldr	r0, [pc, #20]	@ (8001668 <HAL_UART_MspInit+0x8c>)
 8001654:	f000 fd9c 	bl	8002190 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001658:	bf00      	nop
 800165a:	3728      	adds	r7, #40	@ 0x28
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	40004800 	.word	0x40004800
 8001664:	40023800 	.word	0x40023800
 8001668:	40020c00 	.word	0x40020c00

0800166c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08a      	sub	sp, #40	@ 0x28
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800168c:	d13f      	bne.n	800170e <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	613b      	str	r3, [r7, #16]
 8001692:	4b21      	ldr	r3, [pc, #132]	@ (8001718 <HAL_PCD_MspInit+0xac>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	4a20      	ldr	r2, [pc, #128]	@ (8001718 <HAL_PCD_MspInit+0xac>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6313      	str	r3, [r2, #48]	@ 0x30
 800169e:	4b1e      	ldr	r3, [pc, #120]	@ (8001718 <HAL_PCD_MspInit+0xac>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	613b      	str	r3, [r7, #16]
 80016a8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80016aa:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80016ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b0:	2302      	movs	r3, #2
 80016b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b8:	2303      	movs	r3, #3
 80016ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80016bc:	230a      	movs	r3, #10
 80016be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	4619      	mov	r1, r3
 80016c6:	4815      	ldr	r0, [pc, #84]	@ (800171c <HAL_PCD_MspInit+0xb0>)
 80016c8:	f000 fd62 	bl	8002190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80016cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d2:	2300      	movs	r3, #0
 80016d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	480e      	ldr	r0, [pc, #56]	@ (800171c <HAL_PCD_MspInit+0xb0>)
 80016e2:	f000 fd55 	bl	8002190 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80016e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001718 <HAL_PCD_MspInit+0xac>)
 80016e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001718 <HAL_PCD_MspInit+0xac>)
 80016ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016f0:	6353      	str	r3, [r2, #52]	@ 0x34
 80016f2:	2300      	movs	r3, #0
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	4b08      	ldr	r3, [pc, #32]	@ (8001718 <HAL_PCD_MspInit+0xac>)
 80016f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fa:	4a07      	ldr	r2, [pc, #28]	@ (8001718 <HAL_PCD_MspInit+0xac>)
 80016fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001700:	6453      	str	r3, [r2, #68]	@ 0x44
 8001702:	4b05      	ldr	r3, [pc, #20]	@ (8001718 <HAL_PCD_MspInit+0xac>)
 8001704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001706:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800170e:	bf00      	nop
 8001710:	3728      	adds	r7, #40	@ 0x28
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40023800 	.word	0x40023800
 800171c:	40020000 	.word	0x40020000

08001720 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <NMI_Handler+0x4>

08001728 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <HardFault_Handler+0x4>

08001730 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001734:	bf00      	nop
 8001736:	e7fd      	b.n	8001734 <MemManage_Handler+0x4>

08001738 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800173c:	bf00      	nop
 800173e:	e7fd      	b.n	800173c <BusFault_Handler+0x4>

08001740 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001744:	bf00      	nop
 8001746:	e7fd      	b.n	8001744 <UsageFault_Handler+0x4>

08001748 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001756:	b480      	push	{r7}
 8001758:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001776:	f000 f891 	bl	800189c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
	...

08001780 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001784:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <SystemInit+0x20>)
 8001786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800178a:	4a05      	ldr	r2, [pc, #20]	@ (80017a0 <SystemInit+0x20>)
 800178c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001790:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001794:	bf00      	nop
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80017a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017a8:	f7ff ffea 	bl	8001780 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017ac:	480c      	ldr	r0, [pc, #48]	@ (80017e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017ae:	490d      	ldr	r1, [pc, #52]	@ (80017e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017b0:	4a0d      	ldr	r2, [pc, #52]	@ (80017e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b4:	e002      	b.n	80017bc <LoopCopyDataInit>

080017b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ba:	3304      	adds	r3, #4

080017bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c0:	d3f9      	bcc.n	80017b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017c2:	4a0a      	ldr	r2, [pc, #40]	@ (80017ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017c4:	4c0a      	ldr	r4, [pc, #40]	@ (80017f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017c8:	e001      	b.n	80017ce <LoopFillZerobss>

080017ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017cc:	3204      	adds	r2, #4

080017ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d0:	d3fb      	bcc.n	80017ca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80017d2:	f002 fcc5 	bl	8004160 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017d6:	f7ff fb85 	bl	8000ee4 <main>
  bx  lr    
 80017da:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80017dc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80017e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e4:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80017e8:	08004434 	.word	0x08004434
  ldr r2, =_sbss
 80017ec:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80017f0:	200007e4 	.word	0x200007e4

080017f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017f4:	e7fe      	b.n	80017f4 <ADC_IRQHandler>
	...

080017f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001838 <HAL_Init+0x40>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a0d      	ldr	r2, [pc, #52]	@ (8001838 <HAL_Init+0x40>)
 8001802:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001806:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001808:	4b0b      	ldr	r3, [pc, #44]	@ (8001838 <HAL_Init+0x40>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a0a      	ldr	r2, [pc, #40]	@ (8001838 <HAL_Init+0x40>)
 800180e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001812:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001814:	4b08      	ldr	r3, [pc, #32]	@ (8001838 <HAL_Init+0x40>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a07      	ldr	r2, [pc, #28]	@ (8001838 <HAL_Init+0x40>)
 800181a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800181e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001820:	2003      	movs	r0, #3
 8001822:	f000 f931 	bl	8001a88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001826:	200f      	movs	r0, #15
 8001828:	f000 f808 	bl	800183c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800182c:	f7ff fda0 	bl	8001370 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40023c00 	.word	0x40023c00

0800183c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001844:	4b12      	ldr	r3, [pc, #72]	@ (8001890 <HAL_InitTick+0x54>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	4b12      	ldr	r3, [pc, #72]	@ (8001894 <HAL_InitTick+0x58>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	4619      	mov	r1, r3
 800184e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001852:	fbb3 f3f1 	udiv	r3, r3, r1
 8001856:	fbb2 f3f3 	udiv	r3, r2, r3
 800185a:	4618      	mov	r0, r3
 800185c:	f000 f93b 	bl	8001ad6 <HAL_SYSTICK_Config>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e00e      	b.n	8001888 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b0f      	cmp	r3, #15
 800186e:	d80a      	bhi.n	8001886 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001870:	2200      	movs	r2, #0
 8001872:	6879      	ldr	r1, [r7, #4]
 8001874:	f04f 30ff 	mov.w	r0, #4294967295
 8001878:	f000 f911 	bl	8001a9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800187c:	4a06      	ldr	r2, [pc, #24]	@ (8001898 <HAL_InitTick+0x5c>)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001882:	2300      	movs	r3, #0
 8001884:	e000      	b.n	8001888 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000004 	.word	0x20000004
 8001894:	2000000c 	.word	0x2000000c
 8001898:	20000008 	.word	0x20000008

0800189c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018a0:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <HAL_IncTick+0x20>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b06      	ldr	r3, [pc, #24]	@ (80018c0 <HAL_IncTick+0x24>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4413      	add	r3, r2
 80018ac:	4a04      	ldr	r2, [pc, #16]	@ (80018c0 <HAL_IncTick+0x24>)
 80018ae:	6013      	str	r3, [r2, #0]
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	2000000c 	.word	0x2000000c
 80018c0:	200007e0 	.word	0x200007e0

080018c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  return uwTick;
 80018c8:	4b03      	ldr	r3, [pc, #12]	@ (80018d8 <HAL_GetTick+0x14>)
 80018ca:	681b      	ldr	r3, [r3, #0]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	200007e0 	.word	0x200007e0

080018dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018e4:	f7ff ffee 	bl	80018c4 <HAL_GetTick>
 80018e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018f4:	d005      	beq.n	8001902 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <HAL_Delay+0x44>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	461a      	mov	r2, r3
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	4413      	add	r3, r2
 8001900:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001902:	bf00      	nop
 8001904:	f7ff ffde 	bl	80018c4 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	429a      	cmp	r2, r3
 8001912:	d8f7      	bhi.n	8001904 <HAL_Delay+0x28>
  {
  }
}
 8001914:	bf00      	nop
 8001916:	bf00      	nop
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	2000000c 	.word	0x2000000c

08001924 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001934:	4b0c      	ldr	r3, [pc, #48]	@ (8001968 <__NVIC_SetPriorityGrouping+0x44>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800193a:	68ba      	ldr	r2, [r7, #8]
 800193c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001940:	4013      	ands	r3, r2
 8001942:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800194c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001950:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001954:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001956:	4a04      	ldr	r2, [pc, #16]	@ (8001968 <__NVIC_SetPriorityGrouping+0x44>)
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	60d3      	str	r3, [r2, #12]
}
 800195c:	bf00      	nop
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001970:	4b04      	ldr	r3, [pc, #16]	@ (8001984 <__NVIC_GetPriorityGrouping+0x18>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	0a1b      	lsrs	r3, r3, #8
 8001976:	f003 0307 	and.w	r3, r3, #7
}
 800197a:	4618      	mov	r0, r3
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	6039      	str	r1, [r7, #0]
 8001992:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001998:	2b00      	cmp	r3, #0
 800199a:	db0a      	blt.n	80019b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	490c      	ldr	r1, [pc, #48]	@ (80019d4 <__NVIC_SetPriority+0x4c>)
 80019a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a6:	0112      	lsls	r2, r2, #4
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	440b      	add	r3, r1
 80019ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b0:	e00a      	b.n	80019c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	b2da      	uxtb	r2, r3
 80019b6:	4908      	ldr	r1, [pc, #32]	@ (80019d8 <__NVIC_SetPriority+0x50>)
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	f003 030f 	and.w	r3, r3, #15
 80019be:	3b04      	subs	r3, #4
 80019c0:	0112      	lsls	r2, r2, #4
 80019c2:	b2d2      	uxtb	r2, r2
 80019c4:	440b      	add	r3, r1
 80019c6:	761a      	strb	r2, [r3, #24]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	e000e100 	.word	0xe000e100
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019dc:	b480      	push	{r7}
 80019de:	b089      	sub	sp, #36	@ 0x24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	f1c3 0307 	rsb	r3, r3, #7
 80019f6:	2b04      	cmp	r3, #4
 80019f8:	bf28      	it	cs
 80019fa:	2304      	movcs	r3, #4
 80019fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	3304      	adds	r3, #4
 8001a02:	2b06      	cmp	r3, #6
 8001a04:	d902      	bls.n	8001a0c <NVIC_EncodePriority+0x30>
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3b03      	subs	r3, #3
 8001a0a:	e000      	b.n	8001a0e <NVIC_EncodePriority+0x32>
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a10:	f04f 32ff 	mov.w	r2, #4294967295
 8001a14:	69bb      	ldr	r3, [r7, #24]
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	43da      	mvns	r2, r3
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	401a      	ands	r2, r3
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a24:	f04f 31ff 	mov.w	r1, #4294967295
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2e:	43d9      	mvns	r1, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a34:	4313      	orrs	r3, r2
         );
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3724      	adds	r7, #36	@ 0x24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
	...

08001a44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a54:	d301      	bcc.n	8001a5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a56:	2301      	movs	r3, #1
 8001a58:	e00f      	b.n	8001a7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a84 <SysTick_Config+0x40>)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a62:	210f      	movs	r1, #15
 8001a64:	f04f 30ff 	mov.w	r0, #4294967295
 8001a68:	f7ff ff8e 	bl	8001988 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a6c:	4b05      	ldr	r3, [pc, #20]	@ (8001a84 <SysTick_Config+0x40>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a72:	4b04      	ldr	r3, [pc, #16]	@ (8001a84 <SysTick_Config+0x40>)
 8001a74:	2207      	movs	r2, #7
 8001a76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	e000e010 	.word	0xe000e010

08001a88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff ff47 	bl	8001924 <__NVIC_SetPriorityGrouping>
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b086      	sub	sp, #24
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
 8001aaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aac:	2300      	movs	r3, #0
 8001aae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab0:	f7ff ff5c 	bl	800196c <__NVIC_GetPriorityGrouping>
 8001ab4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	68b9      	ldr	r1, [r7, #8]
 8001aba:	6978      	ldr	r0, [r7, #20]
 8001abc:	f7ff ff8e 	bl	80019dc <NVIC_EncodePriority>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac6:	4611      	mov	r1, r2
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff5d 	bl	8001988 <__NVIC_SetPriority>
}
 8001ace:	bf00      	nop
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f7ff ffb0 	bl	8001a44 <SysTick_Config>
 8001ae4:	4603      	mov	r3, r0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
	...

08001af0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e08a      	b.n	8001c18 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d106      	bne.n	8001b1a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2220      	movs	r2, #32
 8001b10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f7ff fc53 	bl	80013c0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60bb      	str	r3, [r7, #8]
 8001b1e:	4b40      	ldr	r3, [pc, #256]	@ (8001c20 <HAL_ETH_Init+0x130>)
 8001b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b22:	4a3f      	ldr	r2, [pc, #252]	@ (8001c20 <HAL_ETH_Init+0x130>)
 8001b24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c20 <HAL_ETH_Init+0x130>)
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b32:	60bb      	str	r3, [r7, #8]
 8001b34:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001b36:	4b3b      	ldr	r3, [pc, #236]	@ (8001c24 <HAL_ETH_Init+0x134>)
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	4a3a      	ldr	r2, [pc, #232]	@ (8001c24 <HAL_ETH_Init+0x134>)
 8001b3c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001b40:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001b42:	4b38      	ldr	r3, [pc, #224]	@ (8001c24 <HAL_ETH_Init+0x134>)
 8001b44:	685a      	ldr	r2, [r3, #4]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	4936      	ldr	r1, [pc, #216]	@ (8001c24 <HAL_ETH_Init+0x134>)
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001b50:	4b34      	ldr	r3, [pc, #208]	@ (8001c24 <HAL_ETH_Init+0x134>)
 8001b52:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	6812      	ldr	r2, [r2, #0]
 8001b62:	f043 0301 	orr.w	r3, r3, #1
 8001b66:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001b6a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b6c:	f7ff feaa 	bl	80018c4 <HAL_GetTick>
 8001b70:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001b72:	e011      	b.n	8001b98 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001b74:	f7ff fea6 	bl	80018c4 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001b82:	d909      	bls.n	8001b98 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2204      	movs	r2, #4
 8001b88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	22e0      	movs	r2, #224	@ 0xe0
 8001b90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e03f      	b.n	8001c18 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d1e4      	bne.n	8001b74 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f000 f97a 	bl	8001ea4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f000 fa25 	bl	8002000 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f000 fa7b 	bl	80020b2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f000 f9e3 	bl	8001f90 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001bd8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	6812      	ldr	r2, [r2, #0]
 8001be6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001bee:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001c02:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2210      	movs	r2, #16
 8001c12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40023800 	.word	0x40023800
 8001c24:	40013800 	.word	0x40013800

08001c28 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	4b53      	ldr	r3, [pc, #332]	@ (8001d8c <ETH_SetMACConfig+0x164>)
 8001c3e:	4013      	ands	r3, r2
 8001c40:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	7b9b      	ldrb	r3, [r3, #14]
 8001c46:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001c48:	683a      	ldr	r2, [r7, #0]
 8001c4a:	7c12      	ldrb	r2, [r2, #16]
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d102      	bne.n	8001c56 <ETH_SetMACConfig+0x2e>
 8001c50:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001c54:	e000      	b.n	8001c58 <ETH_SetMACConfig+0x30>
 8001c56:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001c58:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001c5a:	683a      	ldr	r2, [r7, #0]
 8001c5c:	7c52      	ldrb	r2, [r2, #17]
 8001c5e:	2a00      	cmp	r2, #0
 8001c60:	d102      	bne.n	8001c68 <ETH_SetMACConfig+0x40>
 8001c62:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001c66:	e000      	b.n	8001c6a <ETH_SetMACConfig+0x42>
 8001c68:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001c6a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001c70:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	7fdb      	ldrb	r3, [r3, #31]
 8001c76:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001c78:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001c7e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001c80:	683a      	ldr	r2, [r7, #0]
 8001c82:	7f92      	ldrb	r2, [r2, #30]
 8001c84:	2a00      	cmp	r2, #0
 8001c86:	d102      	bne.n	8001c8e <ETH_SetMACConfig+0x66>
 8001c88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c8c:	e000      	b.n	8001c90 <ETH_SetMACConfig+0x68>
 8001c8e:	2200      	movs	r2, #0
                        macconf->Speed |
 8001c90:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	7f1b      	ldrb	r3, [r3, #28]
 8001c96:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001c98:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001c9e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	791b      	ldrb	r3, [r3, #4]
 8001ca4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001ca6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001ca8:	683a      	ldr	r2, [r7, #0]
 8001caa:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001cae:	2a00      	cmp	r2, #0
 8001cb0:	d102      	bne.n	8001cb8 <ETH_SetMACConfig+0x90>
 8001cb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cb6:	e000      	b.n	8001cba <ETH_SetMACConfig+0x92>
 8001cb8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001cba:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	7bdb      	ldrb	r3, [r3, #15]
 8001cc0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001cc2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001cc8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001cd0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	68fa      	ldr	r2, [r7, #12]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001cea:	2001      	movs	r0, #1
 8001cec:	f7ff fdf6 	bl	80018dc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	699b      	ldr	r3, [r3, #24]
 8001cfe:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001d00:	68fa      	ldr	r2, [r7, #12]
 8001d02:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001d06:	4013      	ands	r3, r2
 8001d08:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d0e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001d16:	2a00      	cmp	r2, #0
 8001d18:	d101      	bne.n	8001d1e <ETH_SetMACConfig+0xf6>
 8001d1a:	2280      	movs	r2, #128	@ 0x80
 8001d1c:	e000      	b.n	8001d20 <ETH_SetMACConfig+0xf8>
 8001d1e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001d20:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001d26:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001d28:	683a      	ldr	r2, [r7, #0]
 8001d2a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001d2e:	2a01      	cmp	r2, #1
 8001d30:	d101      	bne.n	8001d36 <ETH_SetMACConfig+0x10e>
 8001d32:	2208      	movs	r2, #8
 8001d34:	e000      	b.n	8001d38 <ETH_SetMACConfig+0x110>
 8001d36:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001d38:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001d3a:	683a      	ldr	r2, [r7, #0]
 8001d3c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001d40:	2a01      	cmp	r2, #1
 8001d42:	d101      	bne.n	8001d48 <ETH_SetMACConfig+0x120>
 8001d44:	2204      	movs	r2, #4
 8001d46:	e000      	b.n	8001d4a <ETH_SetMACConfig+0x122>
 8001d48:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001d4a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001d4c:	683a      	ldr	r2, [r7, #0]
 8001d4e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8001d52:	2a01      	cmp	r2, #1
 8001d54:	d101      	bne.n	8001d5a <ETH_SetMACConfig+0x132>
 8001d56:	2202      	movs	r2, #2
 8001d58:	e000      	b.n	8001d5c <ETH_SetMACConfig+0x134>
 8001d5a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	68fa      	ldr	r2, [r7, #12]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	68fa      	ldr	r2, [r7, #12]
 8001d6a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d74:	2001      	movs	r0, #1
 8001d76:	f7ff fdb1 	bl	80018dc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	619a      	str	r2, [r3, #24]
}
 8001d82:	bf00      	nop
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	fd20810f 	.word	0xfd20810f

08001d90 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	4b3d      	ldr	r3, [pc, #244]	@ (8001ea0 <ETH_SetDMAConfig+0x110>)
 8001daa:	4013      	ands	r3, r2
 8001dac:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	7b1b      	ldrb	r3, [r3, #12]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d102      	bne.n	8001dbc <ETH_SetDMAConfig+0x2c>
 8001db6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001dba:	e000      	b.n	8001dbe <ETH_SetDMAConfig+0x2e>
 8001dbc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	7b5b      	ldrb	r3, [r3, #13]
 8001dc2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001dc4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001dc6:	683a      	ldr	r2, [r7, #0]
 8001dc8:	7f52      	ldrb	r2, [r2, #29]
 8001dca:	2a00      	cmp	r2, #0
 8001dcc:	d102      	bne.n	8001dd4 <ETH_SetDMAConfig+0x44>
 8001dce:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001dd2:	e000      	b.n	8001dd6 <ETH_SetDMAConfig+0x46>
 8001dd4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001dd6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	7b9b      	ldrb	r3, [r3, #14]
 8001ddc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001dde:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001de4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	7f1b      	ldrb	r3, [r3, #28]
 8001dea:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001dec:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	7f9b      	ldrb	r3, [r3, #30]
 8001df2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001df4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001dfa:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e02:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001e04:	4313      	orrs	r3, r2
 8001e06:	68fa      	ldr	r2, [r7, #12]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e14:	461a      	mov	r2, r3
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e26:	2001      	movs	r0, #1
 8001e28:	f7ff fd58 	bl	80018dc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e34:	461a      	mov	r2, r3
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	791b      	ldrb	r3, [r3, #4]
 8001e3e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001e44:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001e4a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001e50:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e58:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001e5a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e60:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001e62:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001e68:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	6812      	ldr	r2, [r2, #0]
 8001e6e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001e72:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001e76:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e84:	2001      	movs	r0, #1
 8001e86:	f7ff fd29 	bl	80018dc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e92:	461a      	mov	r2, r3
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6013      	str	r3, [r2, #0]
}
 8001e98:	bf00      	nop
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	f8de3f23 	.word	0xf8de3f23

08001ea4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b0a6      	sub	sp, #152	@ 0x98
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001eac:	2301      	movs	r3, #1
 8001eae:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001eda:	2300      	movs	r3, #0
 8001edc:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001eea:	2300      	movs	r3, #0
 8001eec:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001f00:	2300      	movs	r3, #0
 8001f02:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001f06:	2300      	movs	r3, #0
 8001f08:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001f0c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f10:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001f12:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001f1e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001f22:	4619      	mov	r1, r3
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff fe7f 	bl	8001c28 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001f32:	2301      	movs	r3, #1
 8001f34:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001f40:	2300      	movs	r3, #0
 8001f42:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001f46:	2300      	movs	r3, #0
 8001f48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001f50:	2301      	movs	r3, #1
 8001f52:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001f56:	2301      	movs	r3, #1
 8001f58:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001f5a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f5e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001f60:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f64:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001f66:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f6a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001f72:	2300      	movs	r3, #0
 8001f74:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001f76:	2300      	movs	r3, #0
 8001f78:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001f7a:	f107 0308 	add.w	r3, r7, #8
 8001f7e:	4619      	mov	r1, r3
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff ff05 	bl	8001d90 <ETH_SetDMAConfig>
}
 8001f86:	bf00      	nop
 8001f88:	3798      	adds	r7, #152	@ 0x98
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
	...

08001f90 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b087      	sub	sp, #28
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	60b9      	str	r1, [r7, #8]
 8001f9a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	3305      	adds	r3, #5
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	021b      	lsls	r3, r3, #8
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	3204      	adds	r2, #4
 8001fa8:	7812      	ldrb	r2, [r2, #0]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001fae:	68ba      	ldr	r2, [r7, #8]
 8001fb0:	4b11      	ldr	r3, [pc, #68]	@ (8001ff8 <ETH_MACAddressConfig+0x68>)
 8001fb2:	4413      	add	r3, r2
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	3303      	adds	r3, #3
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	061a      	lsls	r2, r3, #24
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	3302      	adds	r3, #2
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	041b      	lsls	r3, r3, #16
 8001fca:	431a      	orrs	r2, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	021b      	lsls	r3, r3, #8
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	7812      	ldrb	r2, [r2, #0]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001fde:	68ba      	ldr	r2, [r7, #8]
 8001fe0:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <ETH_MACAddressConfig+0x6c>)
 8001fe2:	4413      	add	r3, r2
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	6013      	str	r3, [r2, #0]
}
 8001fea:	bf00      	nop
 8001fec:	371c      	adds	r7, #28
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	40028040 	.word	0x40028040
 8001ffc:	40028044 	.word	0x40028044

08002000 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002008:	2300      	movs	r3, #0
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	e03e      	b.n	800208c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	68d9      	ldr	r1, [r3, #12]
 8002012:	68fa      	ldr	r2, [r7, #12]
 8002014:	4613      	mov	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	4413      	add	r3, r2
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	440b      	add	r3, r1
 800201e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	2200      	movs	r2, #0
 800202a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	2200      	movs	r2, #0
 8002030:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	2200      	movs	r2, #0
 8002036:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002038:	68b9      	ldr	r1, [r7, #8]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	3206      	adds	r2, #6
 8002040:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2b02      	cmp	r3, #2
 8002054:	d80c      	bhi.n	8002070 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	68d9      	ldr	r1, [r3, #12]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	1c5a      	adds	r2, r3, #1
 800205e:	4613      	mov	r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4413      	add	r3, r2
 8002064:	00db      	lsls	r3, r3, #3
 8002066:	440b      	add	r3, r1
 8002068:	461a      	mov	r2, r3
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	e004      	b.n	800207a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	461a      	mov	r2, r3
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	3301      	adds	r3, #1
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2b03      	cmp	r3, #3
 8002090:	d9bd      	bls.n	800200e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68da      	ldr	r2, [r3, #12]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020a4:	611a      	str	r2, [r3, #16]
}
 80020a6:	bf00      	nop
 80020a8:	3714      	adds	r7, #20
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr

080020b2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b085      	sub	sp, #20
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	e048      	b.n	8002152 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6919      	ldr	r1, [r3, #16]
 80020c4:	68fa      	ldr	r2, [r7, #12]
 80020c6:	4613      	mov	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	440b      	add	r3, r1
 80020d0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	2200      	movs	r2, #0
 80020dc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	2200      	movs	r2, #0
 80020e2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	2200      	movs	r2, #0
 80020e8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	2200      	movs	r2, #0
 80020ee:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	2200      	movs	r2, #0
 80020f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80020fc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	695b      	ldr	r3, [r3, #20]
 8002102:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002116:	68b9      	ldr	r1, [r7, #8]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	3212      	adds	r2, #18
 800211e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2b02      	cmp	r3, #2
 8002126:	d80c      	bhi.n	8002142 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6919      	ldr	r1, [r3, #16]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	1c5a      	adds	r2, r3, #1
 8002130:	4613      	mov	r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	4413      	add	r3, r2
 8002136:	00db      	lsls	r3, r3, #3
 8002138:	440b      	add	r3, r1
 800213a:	461a      	mov	r2, r3
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	60da      	str	r2, [r3, #12]
 8002140:	e004      	b.n	800214c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	691b      	ldr	r3, [r3, #16]
 8002146:	461a      	mov	r2, r3
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	3301      	adds	r3, #1
 8002150:	60fb      	str	r3, [r7, #12]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2b03      	cmp	r3, #3
 8002156:	d9b3      	bls.n	80020c0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	691a      	ldr	r2, [r3, #16]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002182:	60da      	str	r2, [r3, #12]
}
 8002184:	bf00      	nop
 8002186:	3714      	adds	r7, #20
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002190:	b480      	push	{r7}
 8002192:	b089      	sub	sp, #36	@ 0x24
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800219e:	2300      	movs	r3, #0
 80021a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021a2:	2300      	movs	r3, #0
 80021a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
 80021aa:	e177      	b.n	800249c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021ac:	2201      	movs	r2, #1
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	697a      	ldr	r2, [r7, #20]
 80021bc:	4013      	ands	r3, r2
 80021be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	f040 8166 	bne.w	8002496 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f003 0303 	and.w	r3, r3, #3
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d005      	beq.n	80021e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d130      	bne.n	8002244 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	2203      	movs	r2, #3
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43db      	mvns	r3, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4013      	ands	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	68da      	ldr	r2, [r3, #12]
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	fa02 f303 	lsl.w	r3, r2, r3
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	4313      	orrs	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002218:	2201      	movs	r2, #1
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	43db      	mvns	r3, r3
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	4013      	ands	r3, r2
 8002226:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	091b      	lsrs	r3, r3, #4
 800222e:	f003 0201 	and.w	r2, r3, #1
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	4313      	orrs	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 0303 	and.w	r3, r3, #3
 800224c:	2b03      	cmp	r3, #3
 800224e:	d017      	beq.n	8002280 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	2203      	movs	r2, #3
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	43db      	mvns	r3, r3
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	4013      	ands	r3, r2
 8002266:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	4313      	orrs	r3, r2
 8002278:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f003 0303 	and.w	r3, r3, #3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d123      	bne.n	80022d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	08da      	lsrs	r2, r3, #3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3208      	adds	r2, #8
 8002294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002298:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	f003 0307 	and.w	r3, r3, #7
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	220f      	movs	r2, #15
 80022a4:	fa02 f303 	lsl.w	r3, r2, r3
 80022a8:	43db      	mvns	r3, r3
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4013      	ands	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	691a      	ldr	r2, [r3, #16]
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	08da      	lsrs	r2, r3, #3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	3208      	adds	r2, #8
 80022ce:	69b9      	ldr	r1, [r7, #24]
 80022d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	2203      	movs	r2, #3
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	43db      	mvns	r3, r3
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	4013      	ands	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 0203 	and.w	r2, r3, #3
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	4313      	orrs	r3, r2
 8002300:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002310:	2b00      	cmp	r3, #0
 8002312:	f000 80c0 	beq.w	8002496 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	4b66      	ldr	r3, [pc, #408]	@ (80024b4 <HAL_GPIO_Init+0x324>)
 800231c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231e:	4a65      	ldr	r2, [pc, #404]	@ (80024b4 <HAL_GPIO_Init+0x324>)
 8002320:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002324:	6453      	str	r3, [r2, #68]	@ 0x44
 8002326:	4b63      	ldr	r3, [pc, #396]	@ (80024b4 <HAL_GPIO_Init+0x324>)
 8002328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800232a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002332:	4a61      	ldr	r2, [pc, #388]	@ (80024b8 <HAL_GPIO_Init+0x328>)
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	089b      	lsrs	r3, r3, #2
 8002338:	3302      	adds	r3, #2
 800233a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800233e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	220f      	movs	r2, #15
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43db      	mvns	r3, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4013      	ands	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a58      	ldr	r2, [pc, #352]	@ (80024bc <HAL_GPIO_Init+0x32c>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d037      	beq.n	80023ce <HAL_GPIO_Init+0x23e>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a57      	ldr	r2, [pc, #348]	@ (80024c0 <HAL_GPIO_Init+0x330>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d031      	beq.n	80023ca <HAL_GPIO_Init+0x23a>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a56      	ldr	r2, [pc, #344]	@ (80024c4 <HAL_GPIO_Init+0x334>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d02b      	beq.n	80023c6 <HAL_GPIO_Init+0x236>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a55      	ldr	r2, [pc, #340]	@ (80024c8 <HAL_GPIO_Init+0x338>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d025      	beq.n	80023c2 <HAL_GPIO_Init+0x232>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a54      	ldr	r2, [pc, #336]	@ (80024cc <HAL_GPIO_Init+0x33c>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d01f      	beq.n	80023be <HAL_GPIO_Init+0x22e>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a53      	ldr	r2, [pc, #332]	@ (80024d0 <HAL_GPIO_Init+0x340>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d019      	beq.n	80023ba <HAL_GPIO_Init+0x22a>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a52      	ldr	r2, [pc, #328]	@ (80024d4 <HAL_GPIO_Init+0x344>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d013      	beq.n	80023b6 <HAL_GPIO_Init+0x226>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a51      	ldr	r2, [pc, #324]	@ (80024d8 <HAL_GPIO_Init+0x348>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d00d      	beq.n	80023b2 <HAL_GPIO_Init+0x222>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a50      	ldr	r2, [pc, #320]	@ (80024dc <HAL_GPIO_Init+0x34c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d007      	beq.n	80023ae <HAL_GPIO_Init+0x21e>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a4f      	ldr	r2, [pc, #316]	@ (80024e0 <HAL_GPIO_Init+0x350>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d101      	bne.n	80023aa <HAL_GPIO_Init+0x21a>
 80023a6:	2309      	movs	r3, #9
 80023a8:	e012      	b.n	80023d0 <HAL_GPIO_Init+0x240>
 80023aa:	230a      	movs	r3, #10
 80023ac:	e010      	b.n	80023d0 <HAL_GPIO_Init+0x240>
 80023ae:	2308      	movs	r3, #8
 80023b0:	e00e      	b.n	80023d0 <HAL_GPIO_Init+0x240>
 80023b2:	2307      	movs	r3, #7
 80023b4:	e00c      	b.n	80023d0 <HAL_GPIO_Init+0x240>
 80023b6:	2306      	movs	r3, #6
 80023b8:	e00a      	b.n	80023d0 <HAL_GPIO_Init+0x240>
 80023ba:	2305      	movs	r3, #5
 80023bc:	e008      	b.n	80023d0 <HAL_GPIO_Init+0x240>
 80023be:	2304      	movs	r3, #4
 80023c0:	e006      	b.n	80023d0 <HAL_GPIO_Init+0x240>
 80023c2:	2303      	movs	r3, #3
 80023c4:	e004      	b.n	80023d0 <HAL_GPIO_Init+0x240>
 80023c6:	2302      	movs	r3, #2
 80023c8:	e002      	b.n	80023d0 <HAL_GPIO_Init+0x240>
 80023ca:	2301      	movs	r3, #1
 80023cc:	e000      	b.n	80023d0 <HAL_GPIO_Init+0x240>
 80023ce:	2300      	movs	r3, #0
 80023d0:	69fa      	ldr	r2, [r7, #28]
 80023d2:	f002 0203 	and.w	r2, r2, #3
 80023d6:	0092      	lsls	r2, r2, #2
 80023d8:	4093      	lsls	r3, r2
 80023da:	69ba      	ldr	r2, [r7, #24]
 80023dc:	4313      	orrs	r3, r2
 80023de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023e0:	4935      	ldr	r1, [pc, #212]	@ (80024b8 <HAL_GPIO_Init+0x328>)
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	089b      	lsrs	r3, r3, #2
 80023e6:	3302      	adds	r3, #2
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023ee:	4b3d      	ldr	r3, [pc, #244]	@ (80024e4 <HAL_GPIO_Init+0x354>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	43db      	mvns	r3, r3
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	4013      	ands	r3, r2
 80023fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d003      	beq.n	8002412 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	4313      	orrs	r3, r2
 8002410:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002412:	4a34      	ldr	r2, [pc, #208]	@ (80024e4 <HAL_GPIO_Init+0x354>)
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002418:	4b32      	ldr	r3, [pc, #200]	@ (80024e4 <HAL_GPIO_Init+0x354>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	43db      	mvns	r3, r3
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	4013      	ands	r3, r2
 8002426:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d003      	beq.n	800243c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	4313      	orrs	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800243c:	4a29      	ldr	r2, [pc, #164]	@ (80024e4 <HAL_GPIO_Init+0x354>)
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002442:	4b28      	ldr	r3, [pc, #160]	@ (80024e4 <HAL_GPIO_Init+0x354>)
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	43db      	mvns	r3, r3
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	4013      	ands	r3, r2
 8002450:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d003      	beq.n	8002466 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	4313      	orrs	r3, r2
 8002464:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002466:	4a1f      	ldr	r2, [pc, #124]	@ (80024e4 <HAL_GPIO_Init+0x354>)
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800246c:	4b1d      	ldr	r3, [pc, #116]	@ (80024e4 <HAL_GPIO_Init+0x354>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	43db      	mvns	r3, r3
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	4013      	ands	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d003      	beq.n	8002490 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	4313      	orrs	r3, r2
 800248e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002490:	4a14      	ldr	r2, [pc, #80]	@ (80024e4 <HAL_GPIO_Init+0x354>)
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	3301      	adds	r3, #1
 800249a:	61fb      	str	r3, [r7, #28]
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	2b0f      	cmp	r3, #15
 80024a0:	f67f ae84 	bls.w	80021ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024a4:	bf00      	nop
 80024a6:	bf00      	nop
 80024a8:	3724      	adds	r7, #36	@ 0x24
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	40023800 	.word	0x40023800
 80024b8:	40013800 	.word	0x40013800
 80024bc:	40020000 	.word	0x40020000
 80024c0:	40020400 	.word	0x40020400
 80024c4:	40020800 	.word	0x40020800
 80024c8:	40020c00 	.word	0x40020c00
 80024cc:	40021000 	.word	0x40021000
 80024d0:	40021400 	.word	0x40021400
 80024d4:	40021800 	.word	0x40021800
 80024d8:	40021c00 	.word	0x40021c00
 80024dc:	40022000 	.word	0x40022000
 80024e0:	40022400 	.word	0x40022400
 80024e4:	40013c00 	.word	0x40013c00

080024e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	460b      	mov	r3, r1
 80024f2:	807b      	strh	r3, [r7, #2]
 80024f4:	4613      	mov	r3, r2
 80024f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024f8:	787b      	ldrb	r3, [r7, #1]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d003      	beq.n	8002506 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024fe:	887a      	ldrh	r2, [r7, #2]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002504:	e003      	b.n	800250e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002506:	887b      	ldrh	r3, [r7, #2]
 8002508:	041a      	lsls	r2, r3, #16
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	619a      	str	r2, [r3, #24]
}
 800250e:	bf00      	nop
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b086      	sub	sp, #24
 800251e:	af02      	add	r7, sp, #8
 8002520:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d101      	bne.n	800252c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e101      	b.n	8002730 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d106      	bne.n	800254c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f7ff f890 	bl	800166c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2203      	movs	r2, #3
 8002550:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800255a:	d102      	bne.n	8002562 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4618      	mov	r0, r3
 8002568:	f001 fb50 	bl	8003c0c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6818      	ldr	r0, [r3, #0]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	7c1a      	ldrb	r2, [r3, #16]
 8002574:	f88d 2000 	strb.w	r2, [sp]
 8002578:	3304      	adds	r3, #4
 800257a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800257c:	f001 fae2 	bl	8003b44 <USB_CoreInit>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d005      	beq.n	8002592 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2202      	movs	r2, #2
 800258a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e0ce      	b.n	8002730 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2100      	movs	r1, #0
 8002598:	4618      	mov	r0, r3
 800259a:	f001 fb48 	bl	8003c2e <USB_SetCurrentMode>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d005      	beq.n	80025b0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2202      	movs	r2, #2
 80025a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e0bf      	b.n	8002730 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025b0:	2300      	movs	r3, #0
 80025b2:	73fb      	strb	r3, [r7, #15]
 80025b4:	e04a      	b.n	800264c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80025b6:	7bfa      	ldrb	r2, [r7, #15]
 80025b8:	6879      	ldr	r1, [r7, #4]
 80025ba:	4613      	mov	r3, r2
 80025bc:	00db      	lsls	r3, r3, #3
 80025be:	4413      	add	r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	440b      	add	r3, r1
 80025c4:	3315      	adds	r3, #21
 80025c6:	2201      	movs	r2, #1
 80025c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80025ca:	7bfa      	ldrb	r2, [r7, #15]
 80025cc:	6879      	ldr	r1, [r7, #4]
 80025ce:	4613      	mov	r3, r2
 80025d0:	00db      	lsls	r3, r3, #3
 80025d2:	4413      	add	r3, r2
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	440b      	add	r3, r1
 80025d8:	3314      	adds	r3, #20
 80025da:	7bfa      	ldrb	r2, [r7, #15]
 80025dc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80025de:	7bfa      	ldrb	r2, [r7, #15]
 80025e0:	7bfb      	ldrb	r3, [r7, #15]
 80025e2:	b298      	uxth	r0, r3
 80025e4:	6879      	ldr	r1, [r7, #4]
 80025e6:	4613      	mov	r3, r2
 80025e8:	00db      	lsls	r3, r3, #3
 80025ea:	4413      	add	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	440b      	add	r3, r1
 80025f0:	332e      	adds	r3, #46	@ 0x2e
 80025f2:	4602      	mov	r2, r0
 80025f4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80025f6:	7bfa      	ldrb	r2, [r7, #15]
 80025f8:	6879      	ldr	r1, [r7, #4]
 80025fa:	4613      	mov	r3, r2
 80025fc:	00db      	lsls	r3, r3, #3
 80025fe:	4413      	add	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	440b      	add	r3, r1
 8002604:	3318      	adds	r3, #24
 8002606:	2200      	movs	r2, #0
 8002608:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800260a:	7bfa      	ldrb	r2, [r7, #15]
 800260c:	6879      	ldr	r1, [r7, #4]
 800260e:	4613      	mov	r3, r2
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	4413      	add	r3, r2
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	440b      	add	r3, r1
 8002618:	331c      	adds	r3, #28
 800261a:	2200      	movs	r2, #0
 800261c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800261e:	7bfa      	ldrb	r2, [r7, #15]
 8002620:	6879      	ldr	r1, [r7, #4]
 8002622:	4613      	mov	r3, r2
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	4413      	add	r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	440b      	add	r3, r1
 800262c:	3320      	adds	r3, #32
 800262e:	2200      	movs	r2, #0
 8002630:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002632:	7bfa      	ldrb	r2, [r7, #15]
 8002634:	6879      	ldr	r1, [r7, #4]
 8002636:	4613      	mov	r3, r2
 8002638:	00db      	lsls	r3, r3, #3
 800263a:	4413      	add	r3, r2
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	440b      	add	r3, r1
 8002640:	3324      	adds	r3, #36	@ 0x24
 8002642:	2200      	movs	r2, #0
 8002644:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002646:	7bfb      	ldrb	r3, [r7, #15]
 8002648:	3301      	adds	r3, #1
 800264a:	73fb      	strb	r3, [r7, #15]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	791b      	ldrb	r3, [r3, #4]
 8002650:	7bfa      	ldrb	r2, [r7, #15]
 8002652:	429a      	cmp	r2, r3
 8002654:	d3af      	bcc.n	80025b6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002656:	2300      	movs	r3, #0
 8002658:	73fb      	strb	r3, [r7, #15]
 800265a:	e044      	b.n	80026e6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800265c:	7bfa      	ldrb	r2, [r7, #15]
 800265e:	6879      	ldr	r1, [r7, #4]
 8002660:	4613      	mov	r3, r2
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	4413      	add	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	440b      	add	r3, r1
 800266a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800266e:	2200      	movs	r2, #0
 8002670:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002672:	7bfa      	ldrb	r2, [r7, #15]
 8002674:	6879      	ldr	r1, [r7, #4]
 8002676:	4613      	mov	r3, r2
 8002678:	00db      	lsls	r3, r3, #3
 800267a:	4413      	add	r3, r2
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	440b      	add	r3, r1
 8002680:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002684:	7bfa      	ldrb	r2, [r7, #15]
 8002686:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002688:	7bfa      	ldrb	r2, [r7, #15]
 800268a:	6879      	ldr	r1, [r7, #4]
 800268c:	4613      	mov	r3, r2
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	4413      	add	r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	440b      	add	r3, r1
 8002696:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800269a:	2200      	movs	r2, #0
 800269c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800269e:	7bfa      	ldrb	r2, [r7, #15]
 80026a0:	6879      	ldr	r1, [r7, #4]
 80026a2:	4613      	mov	r3, r2
 80026a4:	00db      	lsls	r3, r3, #3
 80026a6:	4413      	add	r3, r2
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	440b      	add	r3, r1
 80026ac:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80026b4:	7bfa      	ldrb	r2, [r7, #15]
 80026b6:	6879      	ldr	r1, [r7, #4]
 80026b8:	4613      	mov	r3, r2
 80026ba:	00db      	lsls	r3, r3, #3
 80026bc:	4413      	add	r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	440b      	add	r3, r1
 80026c2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80026c6:	2200      	movs	r2, #0
 80026c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80026ca:	7bfa      	ldrb	r2, [r7, #15]
 80026cc:	6879      	ldr	r1, [r7, #4]
 80026ce:	4613      	mov	r3, r2
 80026d0:	00db      	lsls	r3, r3, #3
 80026d2:	4413      	add	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	440b      	add	r3, r1
 80026d8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026e0:	7bfb      	ldrb	r3, [r7, #15]
 80026e2:	3301      	adds	r3, #1
 80026e4:	73fb      	strb	r3, [r7, #15]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	791b      	ldrb	r3, [r3, #4]
 80026ea:	7bfa      	ldrb	r2, [r7, #15]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d3b5      	bcc.n	800265c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6818      	ldr	r0, [r3, #0]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	7c1a      	ldrb	r2, [r3, #16]
 80026f8:	f88d 2000 	strb.w	r2, [sp]
 80026fc:	3304      	adds	r3, #4
 80026fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002700:	f001 fae2 	bl	8003cc8 <USB_DevInit>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d005      	beq.n	8002716 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2202      	movs	r2, #2
 800270e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e00c      	b.n	8002730 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	f001 fcaa 	bl	8004082 <USB_DevDisconnect>

  return HAL_OK;
 800272e:	2300      	movs	r3, #0
}
 8002730:	4618      	mov	r0, r3
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e267      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	2b00      	cmp	r3, #0
 8002754:	d075      	beq.n	8002842 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002756:	4b88      	ldr	r3, [pc, #544]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f003 030c 	and.w	r3, r3, #12
 800275e:	2b04      	cmp	r3, #4
 8002760:	d00c      	beq.n	800277c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002762:	4b85      	ldr	r3, [pc, #532]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800276a:	2b08      	cmp	r3, #8
 800276c:	d112      	bne.n	8002794 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800276e:	4b82      	ldr	r3, [pc, #520]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002776:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800277a:	d10b      	bne.n	8002794 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800277c:	4b7e      	ldr	r3, [pc, #504]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d05b      	beq.n	8002840 <HAL_RCC_OscConfig+0x108>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d157      	bne.n	8002840 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e242      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800279c:	d106      	bne.n	80027ac <HAL_RCC_OscConfig+0x74>
 800279e:	4b76      	ldr	r3, [pc, #472]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a75      	ldr	r2, [pc, #468]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80027a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027a8:	6013      	str	r3, [r2, #0]
 80027aa:	e01d      	b.n	80027e8 <HAL_RCC_OscConfig+0xb0>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027b4:	d10c      	bne.n	80027d0 <HAL_RCC_OscConfig+0x98>
 80027b6:	4b70      	ldr	r3, [pc, #448]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a6f      	ldr	r2, [pc, #444]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80027bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027c0:	6013      	str	r3, [r2, #0]
 80027c2:	4b6d      	ldr	r3, [pc, #436]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a6c      	ldr	r2, [pc, #432]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80027c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027cc:	6013      	str	r3, [r2, #0]
 80027ce:	e00b      	b.n	80027e8 <HAL_RCC_OscConfig+0xb0>
 80027d0:	4b69      	ldr	r3, [pc, #420]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a68      	ldr	r2, [pc, #416]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80027d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027da:	6013      	str	r3, [r2, #0]
 80027dc:	4b66      	ldr	r3, [pc, #408]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a65      	ldr	r2, [pc, #404]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80027e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d013      	beq.n	8002818 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f0:	f7ff f868 	bl	80018c4 <HAL_GetTick>
 80027f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027f6:	e008      	b.n	800280a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f8:	f7ff f864 	bl	80018c4 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	2b64      	cmp	r3, #100	@ 0x64
 8002804:	d901      	bls.n	800280a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e207      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800280a:	4b5b      	ldr	r3, [pc, #364]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d0f0      	beq.n	80027f8 <HAL_RCC_OscConfig+0xc0>
 8002816:	e014      	b.n	8002842 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002818:	f7ff f854 	bl	80018c4 <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002820:	f7ff f850 	bl	80018c4 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b64      	cmp	r3, #100	@ 0x64
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e1f3      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002832:	4b51      	ldr	r3, [pc, #324]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1f0      	bne.n	8002820 <HAL_RCC_OscConfig+0xe8>
 800283e:	e000      	b.n	8002842 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002840:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d063      	beq.n	8002916 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800284e:	4b4a      	ldr	r3, [pc, #296]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f003 030c 	and.w	r3, r3, #12
 8002856:	2b00      	cmp	r3, #0
 8002858:	d00b      	beq.n	8002872 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800285a:	4b47      	ldr	r3, [pc, #284]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002862:	2b08      	cmp	r3, #8
 8002864:	d11c      	bne.n	80028a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002866:	4b44      	ldr	r3, [pc, #272]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d116      	bne.n	80028a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002872:	4b41      	ldr	r3, [pc, #260]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0302 	and.w	r3, r3, #2
 800287a:	2b00      	cmp	r3, #0
 800287c:	d005      	beq.n	800288a <HAL_RCC_OscConfig+0x152>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d001      	beq.n	800288a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e1c7      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800288a:	4b3b      	ldr	r3, [pc, #236]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	00db      	lsls	r3, r3, #3
 8002898:	4937      	ldr	r1, [pc, #220]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 800289a:	4313      	orrs	r3, r2
 800289c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800289e:	e03a      	b.n	8002916 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d020      	beq.n	80028ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028a8:	4b34      	ldr	r3, [pc, #208]	@ (800297c <HAL_RCC_OscConfig+0x244>)
 80028aa:	2201      	movs	r2, #1
 80028ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ae:	f7ff f809 	bl	80018c4 <HAL_GetTick>
 80028b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028b4:	e008      	b.n	80028c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028b6:	f7ff f805 	bl	80018c4 <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d901      	bls.n	80028c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e1a8      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d0f0      	beq.n	80028b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028d4:	4b28      	ldr	r3, [pc, #160]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	691b      	ldr	r3, [r3, #16]
 80028e0:	00db      	lsls	r3, r3, #3
 80028e2:	4925      	ldr	r1, [pc, #148]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 80028e4:	4313      	orrs	r3, r2
 80028e6:	600b      	str	r3, [r1, #0]
 80028e8:	e015      	b.n	8002916 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028ea:	4b24      	ldr	r3, [pc, #144]	@ (800297c <HAL_RCC_OscConfig+0x244>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f0:	f7fe ffe8 	bl	80018c4 <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028f6:	e008      	b.n	800290a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028f8:	f7fe ffe4 	bl	80018c4 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b02      	cmp	r3, #2
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e187      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800290a:	4b1b      	ldr	r3, [pc, #108]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1f0      	bne.n	80028f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0308 	and.w	r3, r3, #8
 800291e:	2b00      	cmp	r3, #0
 8002920:	d036      	beq.n	8002990 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d016      	beq.n	8002958 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800292a:	4b15      	ldr	r3, [pc, #84]	@ (8002980 <HAL_RCC_OscConfig+0x248>)
 800292c:	2201      	movs	r2, #1
 800292e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002930:	f7fe ffc8 	bl	80018c4 <HAL_GetTick>
 8002934:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002938:	f7fe ffc4 	bl	80018c4 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b02      	cmp	r3, #2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e167      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800294a:	4b0b      	ldr	r3, [pc, #44]	@ (8002978 <HAL_RCC_OscConfig+0x240>)
 800294c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d0f0      	beq.n	8002938 <HAL_RCC_OscConfig+0x200>
 8002956:	e01b      	b.n	8002990 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002958:	4b09      	ldr	r3, [pc, #36]	@ (8002980 <HAL_RCC_OscConfig+0x248>)
 800295a:	2200      	movs	r2, #0
 800295c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800295e:	f7fe ffb1 	bl	80018c4 <HAL_GetTick>
 8002962:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002964:	e00e      	b.n	8002984 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002966:	f7fe ffad 	bl	80018c4 <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	2b02      	cmp	r3, #2
 8002972:	d907      	bls.n	8002984 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e150      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
 8002978:	40023800 	.word	0x40023800
 800297c:	42470000 	.word	0x42470000
 8002980:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002984:	4b88      	ldr	r3, [pc, #544]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002986:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1ea      	bne.n	8002966 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0304 	and.w	r3, r3, #4
 8002998:	2b00      	cmp	r3, #0
 800299a:	f000 8097 	beq.w	8002acc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800299e:	2300      	movs	r3, #0
 80029a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029a2:	4b81      	ldr	r3, [pc, #516]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 80029a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10f      	bne.n	80029ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	60bb      	str	r3, [r7, #8]
 80029b2:	4b7d      	ldr	r3, [pc, #500]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 80029b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b6:	4a7c      	ldr	r2, [pc, #496]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 80029b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80029be:	4b7a      	ldr	r3, [pc, #488]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 80029c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029c6:	60bb      	str	r3, [r7, #8]
 80029c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029ca:	2301      	movs	r3, #1
 80029cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ce:	4b77      	ldr	r3, [pc, #476]	@ (8002bac <HAL_RCC_OscConfig+0x474>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d118      	bne.n	8002a0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029da:	4b74      	ldr	r3, [pc, #464]	@ (8002bac <HAL_RCC_OscConfig+0x474>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a73      	ldr	r2, [pc, #460]	@ (8002bac <HAL_RCC_OscConfig+0x474>)
 80029e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029e6:	f7fe ff6d 	bl	80018c4 <HAL_GetTick>
 80029ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ec:	e008      	b.n	8002a00 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ee:	f7fe ff69 	bl	80018c4 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d901      	bls.n	8002a00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e10c      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a00:	4b6a      	ldr	r3, [pc, #424]	@ (8002bac <HAL_RCC_OscConfig+0x474>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d0f0      	beq.n	80029ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d106      	bne.n	8002a22 <HAL_RCC_OscConfig+0x2ea>
 8002a14:	4b64      	ldr	r3, [pc, #400]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002a16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a18:	4a63      	ldr	r2, [pc, #396]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002a1a:	f043 0301 	orr.w	r3, r3, #1
 8002a1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a20:	e01c      	b.n	8002a5c <HAL_RCC_OscConfig+0x324>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	2b05      	cmp	r3, #5
 8002a28:	d10c      	bne.n	8002a44 <HAL_RCC_OscConfig+0x30c>
 8002a2a:	4b5f      	ldr	r3, [pc, #380]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a2e:	4a5e      	ldr	r2, [pc, #376]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002a30:	f043 0304 	orr.w	r3, r3, #4
 8002a34:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a36:	4b5c      	ldr	r3, [pc, #368]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a3a:	4a5b      	ldr	r2, [pc, #364]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002a3c:	f043 0301 	orr.w	r3, r3, #1
 8002a40:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a42:	e00b      	b.n	8002a5c <HAL_RCC_OscConfig+0x324>
 8002a44:	4b58      	ldr	r3, [pc, #352]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a48:	4a57      	ldr	r2, [pc, #348]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002a4a:	f023 0301 	bic.w	r3, r3, #1
 8002a4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a50:	4b55      	ldr	r3, [pc, #340]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002a52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a54:	4a54      	ldr	r2, [pc, #336]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002a56:	f023 0304 	bic.w	r3, r3, #4
 8002a5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d015      	beq.n	8002a90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a64:	f7fe ff2e 	bl	80018c4 <HAL_GetTick>
 8002a68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a6a:	e00a      	b.n	8002a82 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a6c:	f7fe ff2a 	bl	80018c4 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e0cb      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a82:	4b49      	ldr	r3, [pc, #292]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d0ee      	beq.n	8002a6c <HAL_RCC_OscConfig+0x334>
 8002a8e:	e014      	b.n	8002aba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a90:	f7fe ff18 	bl	80018c4 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a96:	e00a      	b.n	8002aae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a98:	f7fe ff14 	bl	80018c4 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e0b5      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aae:	4b3e      	ldr	r3, [pc, #248]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1ee      	bne.n	8002a98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002aba:	7dfb      	ldrb	r3, [r7, #23]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d105      	bne.n	8002acc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ac0:	4b39      	ldr	r3, [pc, #228]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac4:	4a38      	ldr	r2, [pc, #224]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002ac6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002aca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f000 80a1 	beq.w	8002c18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ad6:	4b34      	ldr	r3, [pc, #208]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f003 030c 	and.w	r3, r3, #12
 8002ade:	2b08      	cmp	r3, #8
 8002ae0:	d05c      	beq.n	8002b9c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	699b      	ldr	r3, [r3, #24]
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d141      	bne.n	8002b6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aea:	4b31      	ldr	r3, [pc, #196]	@ (8002bb0 <HAL_RCC_OscConfig+0x478>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af0:	f7fe fee8 	bl	80018c4 <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af8:	f7fe fee4 	bl	80018c4 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e087      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b0a:	4b27      	ldr	r3, [pc, #156]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1f0      	bne.n	8002af8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	69da      	ldr	r2, [r3, #28]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	431a      	orrs	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b24:	019b      	lsls	r3, r3, #6
 8002b26:	431a      	orrs	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2c:	085b      	lsrs	r3, r3, #1
 8002b2e:	3b01      	subs	r3, #1
 8002b30:	041b      	lsls	r3, r3, #16
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b38:	061b      	lsls	r3, r3, #24
 8002b3a:	491b      	ldr	r1, [pc, #108]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b40:	4b1b      	ldr	r3, [pc, #108]	@ (8002bb0 <HAL_RCC_OscConfig+0x478>)
 8002b42:	2201      	movs	r2, #1
 8002b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b46:	f7fe febd 	bl	80018c4 <HAL_GetTick>
 8002b4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b4c:	e008      	b.n	8002b60 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b4e:	f7fe feb9 	bl	80018c4 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e05c      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b60:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d0f0      	beq.n	8002b4e <HAL_RCC_OscConfig+0x416>
 8002b6c:	e054      	b.n	8002c18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b6e:	4b10      	ldr	r3, [pc, #64]	@ (8002bb0 <HAL_RCC_OscConfig+0x478>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b74:	f7fe fea6 	bl	80018c4 <HAL_GetTick>
 8002b78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b7a:	e008      	b.n	8002b8e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b7c:	f7fe fea2 	bl	80018c4 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e045      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b8e:	4b06      	ldr	r3, [pc, #24]	@ (8002ba8 <HAL_RCC_OscConfig+0x470>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1f0      	bne.n	8002b7c <HAL_RCC_OscConfig+0x444>
 8002b9a:	e03d      	b.n	8002c18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d107      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e038      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	40007000 	.word	0x40007000
 8002bb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002bb4:	4b1b      	ldr	r3, [pc, #108]	@ (8002c24 <HAL_RCC_OscConfig+0x4ec>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d028      	beq.n	8002c14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d121      	bne.n	8002c14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d11a      	bne.n	8002c14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002be4:	4013      	ands	r3, r2
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002bea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d111      	bne.n	8002c14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfa:	085b      	lsrs	r3, r3, #1
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d107      	bne.n	8002c14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d001      	beq.n	8002c18 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e000      	b.n	8002c1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3718      	adds	r7, #24
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	40023800 	.word	0x40023800

08002c28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d101      	bne.n	8002c3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e0cc      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c3c:	4b68      	ldr	r3, [pc, #416]	@ (8002de0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 030f 	and.w	r3, r3, #15
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d90c      	bls.n	8002c64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c4a:	4b65      	ldr	r3, [pc, #404]	@ (8002de0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c4c:	683a      	ldr	r2, [r7, #0]
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c52:	4b63      	ldr	r3, [pc, #396]	@ (8002de0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 030f 	and.w	r3, r3, #15
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d001      	beq.n	8002c64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e0b8      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d020      	beq.n	8002cb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0304 	and.w	r3, r3, #4
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d005      	beq.n	8002c88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c7c:	4b59      	ldr	r3, [pc, #356]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	4a58      	ldr	r2, [pc, #352]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c82:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c86:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0308 	and.w	r3, r3, #8
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d005      	beq.n	8002ca0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c94:	4b53      	ldr	r3, [pc, #332]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	4a52      	ldr	r2, [pc, #328]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ca0:	4b50      	ldr	r3, [pc, #320]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	494d      	ldr	r1, [pc, #308]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d044      	beq.n	8002d48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d107      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cc6:	4b47      	ldr	r3, [pc, #284]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d119      	bne.n	8002d06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e07f      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d003      	beq.n	8002ce6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ce2:	2b03      	cmp	r3, #3
 8002ce4:	d107      	bne.n	8002cf6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ce6:	4b3f      	ldr	r3, [pc, #252]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d109      	bne.n	8002d06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e06f      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf6:	4b3b      	ldr	r3, [pc, #236]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d101      	bne.n	8002d06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e067      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d06:	4b37      	ldr	r3, [pc, #220]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f023 0203 	bic.w	r2, r3, #3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	4934      	ldr	r1, [pc, #208]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d18:	f7fe fdd4 	bl	80018c4 <HAL_GetTick>
 8002d1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d1e:	e00a      	b.n	8002d36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d20:	f7fe fdd0 	bl	80018c4 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e04f      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d36:	4b2b      	ldr	r3, [pc, #172]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f003 020c 	and.w	r2, r3, #12
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d1eb      	bne.n	8002d20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d48:	4b25      	ldr	r3, [pc, #148]	@ (8002de0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 030f 	and.w	r3, r3, #15
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d20c      	bcs.n	8002d70 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d56:	4b22      	ldr	r3, [pc, #136]	@ (8002de0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d58:	683a      	ldr	r2, [r7, #0]
 8002d5a:	b2d2      	uxtb	r2, r2
 8002d5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d5e:	4b20      	ldr	r3, [pc, #128]	@ (8002de0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 030f 	and.w	r3, r3, #15
 8002d66:	683a      	ldr	r2, [r7, #0]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d001      	beq.n	8002d70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e032      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0304 	and.w	r3, r3, #4
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d008      	beq.n	8002d8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d7c:	4b19      	ldr	r3, [pc, #100]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	4916      	ldr	r1, [pc, #88]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0308 	and.w	r3, r3, #8
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d009      	beq.n	8002dae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d9a:	4b12      	ldr	r3, [pc, #72]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	00db      	lsls	r3, r3, #3
 8002da8:	490e      	ldr	r1, [pc, #56]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dae:	f000 f821 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8002db2:	4602      	mov	r2, r0
 8002db4:	4b0b      	ldr	r3, [pc, #44]	@ (8002de4 <HAL_RCC_ClockConfig+0x1bc>)
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	091b      	lsrs	r3, r3, #4
 8002dba:	f003 030f 	and.w	r3, r3, #15
 8002dbe:	490a      	ldr	r1, [pc, #40]	@ (8002de8 <HAL_RCC_ClockConfig+0x1c0>)
 8002dc0:	5ccb      	ldrb	r3, [r1, r3]
 8002dc2:	fa22 f303 	lsr.w	r3, r2, r3
 8002dc6:	4a09      	ldr	r2, [pc, #36]	@ (8002dec <HAL_RCC_ClockConfig+0x1c4>)
 8002dc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002dca:	4b09      	ldr	r3, [pc, #36]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7fe fd34 	bl	800183c <HAL_InitTick>

  return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40023c00 	.word	0x40023c00
 8002de4:	40023800 	.word	0x40023800
 8002de8:	0800440c 	.word	0x0800440c
 8002dec:	20000004 	.word	0x20000004
 8002df0:	20000008 	.word	0x20000008

08002df4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002df4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002df8:	b094      	sub	sp, #80	@ 0x50
 8002dfa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002e00:	2300      	movs	r3, #0
 8002e02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002e04:	2300      	movs	r3, #0
 8002e06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e0c:	4b79      	ldr	r3, [pc, #484]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 030c 	and.w	r3, r3, #12
 8002e14:	2b08      	cmp	r3, #8
 8002e16:	d00d      	beq.n	8002e34 <HAL_RCC_GetSysClockFreq+0x40>
 8002e18:	2b08      	cmp	r3, #8
 8002e1a:	f200 80e1 	bhi.w	8002fe0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d002      	beq.n	8002e28 <HAL_RCC_GetSysClockFreq+0x34>
 8002e22:	2b04      	cmp	r3, #4
 8002e24:	d003      	beq.n	8002e2e <HAL_RCC_GetSysClockFreq+0x3a>
 8002e26:	e0db      	b.n	8002fe0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e28:	4b73      	ldr	r3, [pc, #460]	@ (8002ff8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e2c:	e0db      	b.n	8002fe6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e2e:	4b73      	ldr	r3, [pc, #460]	@ (8002ffc <HAL_RCC_GetSysClockFreq+0x208>)
 8002e30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e32:	e0d8      	b.n	8002fe6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e34:	4b6f      	ldr	r3, [pc, #444]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e3e:	4b6d      	ldr	r3, [pc, #436]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d063      	beq.n	8002f12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e4a:	4b6a      	ldr	r3, [pc, #424]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	099b      	lsrs	r3, r3, #6
 8002e50:	2200      	movs	r2, #0
 8002e52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e5e:	2300      	movs	r3, #0
 8002e60:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002e66:	4622      	mov	r2, r4
 8002e68:	462b      	mov	r3, r5
 8002e6a:	f04f 0000 	mov.w	r0, #0
 8002e6e:	f04f 0100 	mov.w	r1, #0
 8002e72:	0159      	lsls	r1, r3, #5
 8002e74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e78:	0150      	lsls	r0, r2, #5
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	4621      	mov	r1, r4
 8002e80:	1a51      	subs	r1, r2, r1
 8002e82:	6139      	str	r1, [r7, #16]
 8002e84:	4629      	mov	r1, r5
 8002e86:	eb63 0301 	sbc.w	r3, r3, r1
 8002e8a:	617b      	str	r3, [r7, #20]
 8002e8c:	f04f 0200 	mov.w	r2, #0
 8002e90:	f04f 0300 	mov.w	r3, #0
 8002e94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e98:	4659      	mov	r1, fp
 8002e9a:	018b      	lsls	r3, r1, #6
 8002e9c:	4651      	mov	r1, sl
 8002e9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ea2:	4651      	mov	r1, sl
 8002ea4:	018a      	lsls	r2, r1, #6
 8002ea6:	4651      	mov	r1, sl
 8002ea8:	ebb2 0801 	subs.w	r8, r2, r1
 8002eac:	4659      	mov	r1, fp
 8002eae:	eb63 0901 	sbc.w	r9, r3, r1
 8002eb2:	f04f 0200 	mov.w	r2, #0
 8002eb6:	f04f 0300 	mov.w	r3, #0
 8002eba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ebe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ec2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ec6:	4690      	mov	r8, r2
 8002ec8:	4699      	mov	r9, r3
 8002eca:	4623      	mov	r3, r4
 8002ecc:	eb18 0303 	adds.w	r3, r8, r3
 8002ed0:	60bb      	str	r3, [r7, #8]
 8002ed2:	462b      	mov	r3, r5
 8002ed4:	eb49 0303 	adc.w	r3, r9, r3
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	f04f 0200 	mov.w	r2, #0
 8002ede:	f04f 0300 	mov.w	r3, #0
 8002ee2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002ee6:	4629      	mov	r1, r5
 8002ee8:	024b      	lsls	r3, r1, #9
 8002eea:	4621      	mov	r1, r4
 8002eec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ef0:	4621      	mov	r1, r4
 8002ef2:	024a      	lsls	r2, r1, #9
 8002ef4:	4610      	mov	r0, r2
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002efa:	2200      	movs	r2, #0
 8002efc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002efe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f04:	f7fd f972 	bl	80001ec <__aeabi_uldivmod>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f10:	e058      	b.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f12:	4b38      	ldr	r3, [pc, #224]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	099b      	lsrs	r3, r3, #6
 8002f18:	2200      	movs	r2, #0
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	4611      	mov	r1, r2
 8002f1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f22:	623b      	str	r3, [r7, #32]
 8002f24:	2300      	movs	r3, #0
 8002f26:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f2c:	4642      	mov	r2, r8
 8002f2e:	464b      	mov	r3, r9
 8002f30:	f04f 0000 	mov.w	r0, #0
 8002f34:	f04f 0100 	mov.w	r1, #0
 8002f38:	0159      	lsls	r1, r3, #5
 8002f3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f3e:	0150      	lsls	r0, r2, #5
 8002f40:	4602      	mov	r2, r0
 8002f42:	460b      	mov	r3, r1
 8002f44:	4641      	mov	r1, r8
 8002f46:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f4a:	4649      	mov	r1, r9
 8002f4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f50:	f04f 0200 	mov.w	r2, #0
 8002f54:	f04f 0300 	mov.w	r3, #0
 8002f58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f64:	ebb2 040a 	subs.w	r4, r2, sl
 8002f68:	eb63 050b 	sbc.w	r5, r3, fp
 8002f6c:	f04f 0200 	mov.w	r2, #0
 8002f70:	f04f 0300 	mov.w	r3, #0
 8002f74:	00eb      	lsls	r3, r5, #3
 8002f76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f7a:	00e2      	lsls	r2, r4, #3
 8002f7c:	4614      	mov	r4, r2
 8002f7e:	461d      	mov	r5, r3
 8002f80:	4643      	mov	r3, r8
 8002f82:	18e3      	adds	r3, r4, r3
 8002f84:	603b      	str	r3, [r7, #0]
 8002f86:	464b      	mov	r3, r9
 8002f88:	eb45 0303 	adc.w	r3, r5, r3
 8002f8c:	607b      	str	r3, [r7, #4]
 8002f8e:	f04f 0200 	mov.w	r2, #0
 8002f92:	f04f 0300 	mov.w	r3, #0
 8002f96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f9a:	4629      	mov	r1, r5
 8002f9c:	028b      	lsls	r3, r1, #10
 8002f9e:	4621      	mov	r1, r4
 8002fa0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fa4:	4621      	mov	r1, r4
 8002fa6:	028a      	lsls	r2, r1, #10
 8002fa8:	4610      	mov	r0, r2
 8002faa:	4619      	mov	r1, r3
 8002fac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fae:	2200      	movs	r2, #0
 8002fb0:	61bb      	str	r3, [r7, #24]
 8002fb2:	61fa      	str	r2, [r7, #28]
 8002fb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fb8:	f7fd f918 	bl	80001ec <__aeabi_uldivmod>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	0c1b      	lsrs	r3, r3, #16
 8002fca:	f003 0303 	and.w	r3, r3, #3
 8002fce:	3301      	adds	r3, #1
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002fd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002fd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fdc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002fde:	e002      	b.n	8002fe6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fe0:	4b05      	ldr	r3, [pc, #20]	@ (8002ff8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002fe4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fe6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3750      	adds	r7, #80	@ 0x50
 8002fec:	46bd      	mov	sp, r7
 8002fee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40023800 	.word	0x40023800
 8002ff8:	00f42400 	.word	0x00f42400
 8002ffc:	007a1200 	.word	0x007a1200

08003000 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003004:	4b03      	ldr	r3, [pc, #12]	@ (8003014 <HAL_RCC_GetHCLKFreq+0x14>)
 8003006:	681b      	ldr	r3, [r3, #0]
}
 8003008:	4618      	mov	r0, r3
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	20000004 	.word	0x20000004

08003018 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800301c:	f7ff fff0 	bl	8003000 <HAL_RCC_GetHCLKFreq>
 8003020:	4602      	mov	r2, r0
 8003022:	4b05      	ldr	r3, [pc, #20]	@ (8003038 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	0a9b      	lsrs	r3, r3, #10
 8003028:	f003 0307 	and.w	r3, r3, #7
 800302c:	4903      	ldr	r1, [pc, #12]	@ (800303c <HAL_RCC_GetPCLK1Freq+0x24>)
 800302e:	5ccb      	ldrb	r3, [r1, r3]
 8003030:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003034:	4618      	mov	r0, r3
 8003036:	bd80      	pop	{r7, pc}
 8003038:	40023800 	.word	0x40023800
 800303c:	0800441c 	.word	0x0800441c

08003040 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003044:	f7ff ffdc 	bl	8003000 <HAL_RCC_GetHCLKFreq>
 8003048:	4602      	mov	r2, r0
 800304a:	4b05      	ldr	r3, [pc, #20]	@ (8003060 <HAL_RCC_GetPCLK2Freq+0x20>)
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	0b5b      	lsrs	r3, r3, #13
 8003050:	f003 0307 	and.w	r3, r3, #7
 8003054:	4903      	ldr	r1, [pc, #12]	@ (8003064 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003056:	5ccb      	ldrb	r3, [r1, r3]
 8003058:	fa22 f303 	lsr.w	r3, r2, r3
}
 800305c:	4618      	mov	r0, r3
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40023800 	.word	0x40023800
 8003064:	0800441c 	.word	0x0800441c

08003068 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d101      	bne.n	800307a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e07b      	b.n	8003172 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307e:	2b00      	cmp	r3, #0
 8003080:	d108      	bne.n	8003094 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800308a:	d009      	beq.n	80030a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	61da      	str	r2, [r3, #28]
 8003092:	e005      	b.n	80030a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d106      	bne.n	80030c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f7fe fa46 	bl	800154c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2202      	movs	r2, #2
 80030c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80030e8:	431a      	orrs	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030f2:	431a      	orrs	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	691b      	ldr	r3, [r3, #16]
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	431a      	orrs	r2, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	f003 0301 	and.w	r3, r3, #1
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	699b      	ldr	r3, [r3, #24]
 800310c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003110:	431a      	orrs	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	69db      	ldr	r3, [r3, #28]
 8003116:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800311a:	431a      	orrs	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a1b      	ldr	r3, [r3, #32]
 8003120:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003124:	ea42 0103 	orr.w	r1, r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800312c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	430a      	orrs	r2, r1
 8003136:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	0c1b      	lsrs	r3, r3, #16
 800313e:	f003 0104 	and.w	r1, r3, #4
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003146:	f003 0210 	and.w	r2, r3, #16
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	430a      	orrs	r2, r1
 8003150:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	69da      	ldr	r2, [r3, #28]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003160:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3708      	adds	r7, #8
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b088      	sub	sp, #32
 800317e:	af00      	add	r7, sp, #0
 8003180:	60f8      	str	r0, [r7, #12]
 8003182:	60b9      	str	r1, [r7, #8]
 8003184:	603b      	str	r3, [r7, #0]
 8003186:	4613      	mov	r3, r2
 8003188:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800318a:	f7fe fb9b 	bl	80018c4 <HAL_GetTick>
 800318e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003190:	88fb      	ldrh	r3, [r7, #6]
 8003192:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2b01      	cmp	r3, #1
 800319e:	d001      	beq.n	80031a4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80031a0:	2302      	movs	r3, #2
 80031a2:	e12a      	b.n	80033fa <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d002      	beq.n	80031b0 <HAL_SPI_Transmit+0x36>
 80031aa:	88fb      	ldrh	r3, [r7, #6]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d101      	bne.n	80031b4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e122      	b.n	80033fa <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d101      	bne.n	80031c2 <HAL_SPI_Transmit+0x48>
 80031be:	2302      	movs	r3, #2
 80031c0:	e11b      	b.n	80033fa <HAL_SPI_Transmit+0x280>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2201      	movs	r2, #1
 80031c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2203      	movs	r2, #3
 80031ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	68ba      	ldr	r2, [r7, #8]
 80031dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	88fa      	ldrh	r2, [r7, #6]
 80031e2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	88fa      	ldrh	r2, [r7, #6]
 80031e8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2200      	movs	r2, #0
 80031f4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2200      	movs	r2, #0
 80031fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003210:	d10f      	bne.n	8003232 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003220:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003230:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800323c:	2b40      	cmp	r3, #64	@ 0x40
 800323e:	d007      	beq.n	8003250 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800324e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003258:	d152      	bne.n	8003300 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d002      	beq.n	8003268 <HAL_SPI_Transmit+0xee>
 8003262:	8b7b      	ldrh	r3, [r7, #26]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d145      	bne.n	80032f4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800326c:	881a      	ldrh	r2, [r3, #0]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003278:	1c9a      	adds	r2, r3, #2
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003282:	b29b      	uxth	r3, r3
 8003284:	3b01      	subs	r3, #1
 8003286:	b29a      	uxth	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800328c:	e032      	b.n	80032f4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f003 0302 	and.w	r3, r3, #2
 8003298:	2b02      	cmp	r3, #2
 800329a:	d112      	bne.n	80032c2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a0:	881a      	ldrh	r2, [r3, #0]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ac:	1c9a      	adds	r2, r3, #2
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	3b01      	subs	r3, #1
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	86da      	strh	r2, [r3, #54]	@ 0x36
 80032c0:	e018      	b.n	80032f4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032c2:	f7fe faff 	bl	80018c4 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d803      	bhi.n	80032da <HAL_SPI_Transmit+0x160>
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d8:	d102      	bne.n	80032e0 <HAL_SPI_Transmit+0x166>
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d109      	bne.n	80032f4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e082      	b.n	80033fa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1c7      	bne.n	800328e <HAL_SPI_Transmit+0x114>
 80032fe:	e053      	b.n	80033a8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d002      	beq.n	800330e <HAL_SPI_Transmit+0x194>
 8003308:	8b7b      	ldrh	r3, [r7, #26]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d147      	bne.n	800339e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	330c      	adds	r3, #12
 8003318:	7812      	ldrb	r2, [r2, #0]
 800331a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003320:	1c5a      	adds	r2, r3, #1
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800332a:	b29b      	uxth	r3, r3
 800332c:	3b01      	subs	r3, #1
 800332e:	b29a      	uxth	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003334:	e033      	b.n	800339e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b02      	cmp	r3, #2
 8003342:	d113      	bne.n	800336c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	330c      	adds	r3, #12
 800334e:	7812      	ldrb	r2, [r2, #0]
 8003350:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003356:	1c5a      	adds	r2, r3, #1
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003360:	b29b      	uxth	r3, r3
 8003362:	3b01      	subs	r3, #1
 8003364:	b29a      	uxth	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	86da      	strh	r2, [r3, #54]	@ 0x36
 800336a:	e018      	b.n	800339e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800336c:	f7fe faaa 	bl	80018c4 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	429a      	cmp	r2, r3
 800337a:	d803      	bhi.n	8003384 <HAL_SPI_Transmit+0x20a>
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003382:	d102      	bne.n	800338a <HAL_SPI_Transmit+0x210>
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d109      	bne.n	800339e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e02d      	b.n	80033fa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1c6      	bne.n	8003336 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033a8:	69fa      	ldr	r2, [r7, #28]
 80033aa:	6839      	ldr	r1, [r7, #0]
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 f8b1 	bl	8003514 <SPI_EndRxTxTransaction>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d002      	beq.n	80033be <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2220      	movs	r2, #32
 80033bc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10a      	bne.n	80033dc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80033c6:	2300      	movs	r3, #0
 80033c8:	617b      	str	r3, [r7, #20]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	617b      	str	r3, [r7, #20]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	617b      	str	r3, [r7, #20]
 80033da:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d001      	beq.n	80033f8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e000      	b.n	80033fa <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80033f8:	2300      	movs	r3, #0
  }
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3720      	adds	r7, #32
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
	...

08003404 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b088      	sub	sp, #32
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	603b      	str	r3, [r7, #0]
 8003410:	4613      	mov	r3, r2
 8003412:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003414:	f7fe fa56 	bl	80018c4 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800341c:	1a9b      	subs	r3, r3, r2
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	4413      	add	r3, r2
 8003422:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003424:	f7fe fa4e 	bl	80018c4 <HAL_GetTick>
 8003428:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800342a:	4b39      	ldr	r3, [pc, #228]	@ (8003510 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	015b      	lsls	r3, r3, #5
 8003430:	0d1b      	lsrs	r3, r3, #20
 8003432:	69fa      	ldr	r2, [r7, #28]
 8003434:	fb02 f303 	mul.w	r3, r2, r3
 8003438:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800343a:	e055      	b.n	80034e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003442:	d051      	beq.n	80034e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003444:	f7fe fa3e 	bl	80018c4 <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	69fa      	ldr	r2, [r7, #28]
 8003450:	429a      	cmp	r2, r3
 8003452:	d902      	bls.n	800345a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d13d      	bne.n	80034d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003468:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003472:	d111      	bne.n	8003498 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800347c:	d004      	beq.n	8003488 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003486:	d107      	bne.n	8003498 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003496:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800349c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034a0:	d10f      	bne.n	80034c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034b0:	601a      	str	r2, [r3, #0]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e018      	b.n	8003508 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d102      	bne.n	80034e2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80034dc:	2300      	movs	r3, #0
 80034de:	61fb      	str	r3, [r7, #28]
 80034e0:	e002      	b.n	80034e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	3b01      	subs	r3, #1
 80034e6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689a      	ldr	r2, [r3, #8]
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	4013      	ands	r3, r2
 80034f2:	68ba      	ldr	r2, [r7, #8]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	bf0c      	ite	eq
 80034f8:	2301      	moveq	r3, #1
 80034fa:	2300      	movne	r3, #0
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	461a      	mov	r2, r3
 8003500:	79fb      	ldrb	r3, [r7, #7]
 8003502:	429a      	cmp	r2, r3
 8003504:	d19a      	bne.n	800343c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3720      	adds	r7, #32
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	20000004 	.word	0x20000004

08003514 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b088      	sub	sp, #32
 8003518:	af02      	add	r7, sp, #8
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	9300      	str	r3, [sp, #0]
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	2201      	movs	r2, #1
 8003528:	2102      	movs	r1, #2
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f7ff ff6a 	bl	8003404 <SPI_WaitFlagStateUntilTimeout>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d007      	beq.n	8003546 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800353a:	f043 0220 	orr.w	r2, r3, #32
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e032      	b.n	80035ac <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003546:	4b1b      	ldr	r3, [pc, #108]	@ (80035b4 <SPI_EndRxTxTransaction+0xa0>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a1b      	ldr	r2, [pc, #108]	@ (80035b8 <SPI_EndRxTxTransaction+0xa4>)
 800354c:	fba2 2303 	umull	r2, r3, r2, r3
 8003550:	0d5b      	lsrs	r3, r3, #21
 8003552:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003556:	fb02 f303 	mul.w	r3, r2, r3
 800355a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003564:	d112      	bne.n	800358c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	9300      	str	r3, [sp, #0]
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	2200      	movs	r2, #0
 800356e:	2180      	movs	r1, #128	@ 0x80
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f7ff ff47 	bl	8003404 <SPI_WaitFlagStateUntilTimeout>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d016      	beq.n	80035aa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003580:	f043 0220 	orr.w	r2, r3, #32
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e00f      	b.n	80035ac <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d00a      	beq.n	80035a8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	3b01      	subs	r3, #1
 8003596:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035a2:	2b80      	cmp	r3, #128	@ 0x80
 80035a4:	d0f2      	beq.n	800358c <SPI_EndRxTxTransaction+0x78>
 80035a6:	e000      	b.n	80035aa <SPI_EndRxTxTransaction+0x96>
        break;
 80035a8:	bf00      	nop
  }

  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3718      	adds	r7, #24
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	20000004 	.word	0x20000004
 80035b8:	165e9f81 	.word	0x165e9f81

080035bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e042      	b.n	8003654 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d106      	bne.n	80035e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7fd fffa 	bl	80015dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2224      	movs	r2, #36	@ 0x24
 80035ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68da      	ldr	r2, [r3, #12]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f000 f82b 	bl	800365c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	691a      	ldr	r2, [r3, #16]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003614:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	695a      	ldr	r2, [r3, #20]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003624:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68da      	ldr	r2, [r3, #12]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003634:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2220      	movs	r2, #32
 8003640:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2220      	movs	r2, #32
 8003648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003652:	2300      	movs	r3, #0
}
 8003654:	4618      	mov	r0, r3
 8003656:	3708      	adds	r7, #8
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800365c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003660:	b0c0      	sub	sp, #256	@ 0x100
 8003662:	af00      	add	r7, sp, #0
 8003664:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003678:	68d9      	ldr	r1, [r3, #12]
 800367a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	ea40 0301 	orr.w	r3, r0, r1
 8003684:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800368a:	689a      	ldr	r2, [r3, #8]
 800368c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003690:	691b      	ldr	r3, [r3, #16]
 8003692:	431a      	orrs	r2, r3
 8003694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	431a      	orrs	r2, r3
 800369c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036a0:	69db      	ldr	r3, [r3, #28]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80036a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80036b4:	f021 010c 	bic.w	r1, r1, #12
 80036b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80036c2:	430b      	orrs	r3, r1
 80036c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	695b      	ldr	r3, [r3, #20]
 80036ce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80036d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036d6:	6999      	ldr	r1, [r3, #24]
 80036d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	ea40 0301 	orr.w	r3, r0, r1
 80036e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80036e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	4b8f      	ldr	r3, [pc, #572]	@ (8003928 <UART_SetConfig+0x2cc>)
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d005      	beq.n	80036fc <UART_SetConfig+0xa0>
 80036f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	4b8d      	ldr	r3, [pc, #564]	@ (800392c <UART_SetConfig+0x2d0>)
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d104      	bne.n	8003706 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80036fc:	f7ff fca0 	bl	8003040 <HAL_RCC_GetPCLK2Freq>
 8003700:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003704:	e003      	b.n	800370e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003706:	f7ff fc87 	bl	8003018 <HAL_RCC_GetPCLK1Freq>
 800370a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800370e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003712:	69db      	ldr	r3, [r3, #28]
 8003714:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003718:	f040 810c 	bne.w	8003934 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800371c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003720:	2200      	movs	r2, #0
 8003722:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003726:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800372a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800372e:	4622      	mov	r2, r4
 8003730:	462b      	mov	r3, r5
 8003732:	1891      	adds	r1, r2, r2
 8003734:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003736:	415b      	adcs	r3, r3
 8003738:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800373a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800373e:	4621      	mov	r1, r4
 8003740:	eb12 0801 	adds.w	r8, r2, r1
 8003744:	4629      	mov	r1, r5
 8003746:	eb43 0901 	adc.w	r9, r3, r1
 800374a:	f04f 0200 	mov.w	r2, #0
 800374e:	f04f 0300 	mov.w	r3, #0
 8003752:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003756:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800375a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800375e:	4690      	mov	r8, r2
 8003760:	4699      	mov	r9, r3
 8003762:	4623      	mov	r3, r4
 8003764:	eb18 0303 	adds.w	r3, r8, r3
 8003768:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800376c:	462b      	mov	r3, r5
 800376e:	eb49 0303 	adc.w	r3, r9, r3
 8003772:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003776:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003782:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003786:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800378a:	460b      	mov	r3, r1
 800378c:	18db      	adds	r3, r3, r3
 800378e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003790:	4613      	mov	r3, r2
 8003792:	eb42 0303 	adc.w	r3, r2, r3
 8003796:	657b      	str	r3, [r7, #84]	@ 0x54
 8003798:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800379c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80037a0:	f7fc fd24 	bl	80001ec <__aeabi_uldivmod>
 80037a4:	4602      	mov	r2, r0
 80037a6:	460b      	mov	r3, r1
 80037a8:	4b61      	ldr	r3, [pc, #388]	@ (8003930 <UART_SetConfig+0x2d4>)
 80037aa:	fba3 2302 	umull	r2, r3, r3, r2
 80037ae:	095b      	lsrs	r3, r3, #5
 80037b0:	011c      	lsls	r4, r3, #4
 80037b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037b6:	2200      	movs	r2, #0
 80037b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80037bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80037c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80037c4:	4642      	mov	r2, r8
 80037c6:	464b      	mov	r3, r9
 80037c8:	1891      	adds	r1, r2, r2
 80037ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 80037cc:	415b      	adcs	r3, r3
 80037ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80037d4:	4641      	mov	r1, r8
 80037d6:	eb12 0a01 	adds.w	sl, r2, r1
 80037da:	4649      	mov	r1, r9
 80037dc:	eb43 0b01 	adc.w	fp, r3, r1
 80037e0:	f04f 0200 	mov.w	r2, #0
 80037e4:	f04f 0300 	mov.w	r3, #0
 80037e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80037ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80037f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80037f4:	4692      	mov	sl, r2
 80037f6:	469b      	mov	fp, r3
 80037f8:	4643      	mov	r3, r8
 80037fa:	eb1a 0303 	adds.w	r3, sl, r3
 80037fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003802:	464b      	mov	r3, r9
 8003804:	eb4b 0303 	adc.w	r3, fp, r3
 8003808:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800380c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003818:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800381c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003820:	460b      	mov	r3, r1
 8003822:	18db      	adds	r3, r3, r3
 8003824:	643b      	str	r3, [r7, #64]	@ 0x40
 8003826:	4613      	mov	r3, r2
 8003828:	eb42 0303 	adc.w	r3, r2, r3
 800382c:	647b      	str	r3, [r7, #68]	@ 0x44
 800382e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003832:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003836:	f7fc fcd9 	bl	80001ec <__aeabi_uldivmod>
 800383a:	4602      	mov	r2, r0
 800383c:	460b      	mov	r3, r1
 800383e:	4611      	mov	r1, r2
 8003840:	4b3b      	ldr	r3, [pc, #236]	@ (8003930 <UART_SetConfig+0x2d4>)
 8003842:	fba3 2301 	umull	r2, r3, r3, r1
 8003846:	095b      	lsrs	r3, r3, #5
 8003848:	2264      	movs	r2, #100	@ 0x64
 800384a:	fb02 f303 	mul.w	r3, r2, r3
 800384e:	1acb      	subs	r3, r1, r3
 8003850:	00db      	lsls	r3, r3, #3
 8003852:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003856:	4b36      	ldr	r3, [pc, #216]	@ (8003930 <UART_SetConfig+0x2d4>)
 8003858:	fba3 2302 	umull	r2, r3, r3, r2
 800385c:	095b      	lsrs	r3, r3, #5
 800385e:	005b      	lsls	r3, r3, #1
 8003860:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003864:	441c      	add	r4, r3
 8003866:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800386a:	2200      	movs	r2, #0
 800386c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003870:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003874:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003878:	4642      	mov	r2, r8
 800387a:	464b      	mov	r3, r9
 800387c:	1891      	adds	r1, r2, r2
 800387e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003880:	415b      	adcs	r3, r3
 8003882:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003884:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003888:	4641      	mov	r1, r8
 800388a:	1851      	adds	r1, r2, r1
 800388c:	6339      	str	r1, [r7, #48]	@ 0x30
 800388e:	4649      	mov	r1, r9
 8003890:	414b      	adcs	r3, r1
 8003892:	637b      	str	r3, [r7, #52]	@ 0x34
 8003894:	f04f 0200 	mov.w	r2, #0
 8003898:	f04f 0300 	mov.w	r3, #0
 800389c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80038a0:	4659      	mov	r1, fp
 80038a2:	00cb      	lsls	r3, r1, #3
 80038a4:	4651      	mov	r1, sl
 80038a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038aa:	4651      	mov	r1, sl
 80038ac:	00ca      	lsls	r2, r1, #3
 80038ae:	4610      	mov	r0, r2
 80038b0:	4619      	mov	r1, r3
 80038b2:	4603      	mov	r3, r0
 80038b4:	4642      	mov	r2, r8
 80038b6:	189b      	adds	r3, r3, r2
 80038b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80038bc:	464b      	mov	r3, r9
 80038be:	460a      	mov	r2, r1
 80038c0:	eb42 0303 	adc.w	r3, r2, r3
 80038c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80038c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80038d4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80038d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80038dc:	460b      	mov	r3, r1
 80038de:	18db      	adds	r3, r3, r3
 80038e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038e2:	4613      	mov	r3, r2
 80038e4:	eb42 0303 	adc.w	r3, r2, r3
 80038e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80038f2:	f7fc fc7b 	bl	80001ec <__aeabi_uldivmod>
 80038f6:	4602      	mov	r2, r0
 80038f8:	460b      	mov	r3, r1
 80038fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003930 <UART_SetConfig+0x2d4>)
 80038fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003900:	095b      	lsrs	r3, r3, #5
 8003902:	2164      	movs	r1, #100	@ 0x64
 8003904:	fb01 f303 	mul.w	r3, r1, r3
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	00db      	lsls	r3, r3, #3
 800390c:	3332      	adds	r3, #50	@ 0x32
 800390e:	4a08      	ldr	r2, [pc, #32]	@ (8003930 <UART_SetConfig+0x2d4>)
 8003910:	fba2 2303 	umull	r2, r3, r2, r3
 8003914:	095b      	lsrs	r3, r3, #5
 8003916:	f003 0207 	and.w	r2, r3, #7
 800391a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4422      	add	r2, r4
 8003922:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003924:	e106      	b.n	8003b34 <UART_SetConfig+0x4d8>
 8003926:	bf00      	nop
 8003928:	40011000 	.word	0x40011000
 800392c:	40011400 	.word	0x40011400
 8003930:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003934:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003938:	2200      	movs	r2, #0
 800393a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800393e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003942:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003946:	4642      	mov	r2, r8
 8003948:	464b      	mov	r3, r9
 800394a:	1891      	adds	r1, r2, r2
 800394c:	6239      	str	r1, [r7, #32]
 800394e:	415b      	adcs	r3, r3
 8003950:	627b      	str	r3, [r7, #36]	@ 0x24
 8003952:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003956:	4641      	mov	r1, r8
 8003958:	1854      	adds	r4, r2, r1
 800395a:	4649      	mov	r1, r9
 800395c:	eb43 0501 	adc.w	r5, r3, r1
 8003960:	f04f 0200 	mov.w	r2, #0
 8003964:	f04f 0300 	mov.w	r3, #0
 8003968:	00eb      	lsls	r3, r5, #3
 800396a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800396e:	00e2      	lsls	r2, r4, #3
 8003970:	4614      	mov	r4, r2
 8003972:	461d      	mov	r5, r3
 8003974:	4643      	mov	r3, r8
 8003976:	18e3      	adds	r3, r4, r3
 8003978:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800397c:	464b      	mov	r3, r9
 800397e:	eb45 0303 	adc.w	r3, r5, r3
 8003982:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003986:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003992:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003996:	f04f 0200 	mov.w	r2, #0
 800399a:	f04f 0300 	mov.w	r3, #0
 800399e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80039a2:	4629      	mov	r1, r5
 80039a4:	008b      	lsls	r3, r1, #2
 80039a6:	4621      	mov	r1, r4
 80039a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039ac:	4621      	mov	r1, r4
 80039ae:	008a      	lsls	r2, r1, #2
 80039b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80039b4:	f7fc fc1a 	bl	80001ec <__aeabi_uldivmod>
 80039b8:	4602      	mov	r2, r0
 80039ba:	460b      	mov	r3, r1
 80039bc:	4b60      	ldr	r3, [pc, #384]	@ (8003b40 <UART_SetConfig+0x4e4>)
 80039be:	fba3 2302 	umull	r2, r3, r3, r2
 80039c2:	095b      	lsrs	r3, r3, #5
 80039c4:	011c      	lsls	r4, r3, #4
 80039c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039ca:	2200      	movs	r2, #0
 80039cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80039d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80039d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80039d8:	4642      	mov	r2, r8
 80039da:	464b      	mov	r3, r9
 80039dc:	1891      	adds	r1, r2, r2
 80039de:	61b9      	str	r1, [r7, #24]
 80039e0:	415b      	adcs	r3, r3
 80039e2:	61fb      	str	r3, [r7, #28]
 80039e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039e8:	4641      	mov	r1, r8
 80039ea:	1851      	adds	r1, r2, r1
 80039ec:	6139      	str	r1, [r7, #16]
 80039ee:	4649      	mov	r1, r9
 80039f0:	414b      	adcs	r3, r1
 80039f2:	617b      	str	r3, [r7, #20]
 80039f4:	f04f 0200 	mov.w	r2, #0
 80039f8:	f04f 0300 	mov.w	r3, #0
 80039fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a00:	4659      	mov	r1, fp
 8003a02:	00cb      	lsls	r3, r1, #3
 8003a04:	4651      	mov	r1, sl
 8003a06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a0a:	4651      	mov	r1, sl
 8003a0c:	00ca      	lsls	r2, r1, #3
 8003a0e:	4610      	mov	r0, r2
 8003a10:	4619      	mov	r1, r3
 8003a12:	4603      	mov	r3, r0
 8003a14:	4642      	mov	r2, r8
 8003a16:	189b      	adds	r3, r3, r2
 8003a18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a1c:	464b      	mov	r3, r9
 8003a1e:	460a      	mov	r2, r1
 8003a20:	eb42 0303 	adc.w	r3, r2, r3
 8003a24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003a34:	f04f 0200 	mov.w	r2, #0
 8003a38:	f04f 0300 	mov.w	r3, #0
 8003a3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003a40:	4649      	mov	r1, r9
 8003a42:	008b      	lsls	r3, r1, #2
 8003a44:	4641      	mov	r1, r8
 8003a46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a4a:	4641      	mov	r1, r8
 8003a4c:	008a      	lsls	r2, r1, #2
 8003a4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003a52:	f7fc fbcb 	bl	80001ec <__aeabi_uldivmod>
 8003a56:	4602      	mov	r2, r0
 8003a58:	460b      	mov	r3, r1
 8003a5a:	4611      	mov	r1, r2
 8003a5c:	4b38      	ldr	r3, [pc, #224]	@ (8003b40 <UART_SetConfig+0x4e4>)
 8003a5e:	fba3 2301 	umull	r2, r3, r3, r1
 8003a62:	095b      	lsrs	r3, r3, #5
 8003a64:	2264      	movs	r2, #100	@ 0x64
 8003a66:	fb02 f303 	mul.w	r3, r2, r3
 8003a6a:	1acb      	subs	r3, r1, r3
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	3332      	adds	r3, #50	@ 0x32
 8003a70:	4a33      	ldr	r2, [pc, #204]	@ (8003b40 <UART_SetConfig+0x4e4>)
 8003a72:	fba2 2303 	umull	r2, r3, r2, r3
 8003a76:	095b      	lsrs	r3, r3, #5
 8003a78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a7c:	441c      	add	r4, r3
 8003a7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a82:	2200      	movs	r2, #0
 8003a84:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a86:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003a8c:	4642      	mov	r2, r8
 8003a8e:	464b      	mov	r3, r9
 8003a90:	1891      	adds	r1, r2, r2
 8003a92:	60b9      	str	r1, [r7, #8]
 8003a94:	415b      	adcs	r3, r3
 8003a96:	60fb      	str	r3, [r7, #12]
 8003a98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a9c:	4641      	mov	r1, r8
 8003a9e:	1851      	adds	r1, r2, r1
 8003aa0:	6039      	str	r1, [r7, #0]
 8003aa2:	4649      	mov	r1, r9
 8003aa4:	414b      	adcs	r3, r1
 8003aa6:	607b      	str	r3, [r7, #4]
 8003aa8:	f04f 0200 	mov.w	r2, #0
 8003aac:	f04f 0300 	mov.w	r3, #0
 8003ab0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ab4:	4659      	mov	r1, fp
 8003ab6:	00cb      	lsls	r3, r1, #3
 8003ab8:	4651      	mov	r1, sl
 8003aba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003abe:	4651      	mov	r1, sl
 8003ac0:	00ca      	lsls	r2, r1, #3
 8003ac2:	4610      	mov	r0, r2
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	4642      	mov	r2, r8
 8003aca:	189b      	adds	r3, r3, r2
 8003acc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ace:	464b      	mov	r3, r9
 8003ad0:	460a      	mov	r2, r1
 8003ad2:	eb42 0303 	adc.w	r3, r2, r3
 8003ad6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ae2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ae4:	f04f 0200 	mov.w	r2, #0
 8003ae8:	f04f 0300 	mov.w	r3, #0
 8003aec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003af0:	4649      	mov	r1, r9
 8003af2:	008b      	lsls	r3, r1, #2
 8003af4:	4641      	mov	r1, r8
 8003af6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003afa:	4641      	mov	r1, r8
 8003afc:	008a      	lsls	r2, r1, #2
 8003afe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003b02:	f7fc fb73 	bl	80001ec <__aeabi_uldivmod>
 8003b06:	4602      	mov	r2, r0
 8003b08:	460b      	mov	r3, r1
 8003b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b40 <UART_SetConfig+0x4e4>)
 8003b0c:	fba3 1302 	umull	r1, r3, r3, r2
 8003b10:	095b      	lsrs	r3, r3, #5
 8003b12:	2164      	movs	r1, #100	@ 0x64
 8003b14:	fb01 f303 	mul.w	r3, r1, r3
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	011b      	lsls	r3, r3, #4
 8003b1c:	3332      	adds	r3, #50	@ 0x32
 8003b1e:	4a08      	ldr	r2, [pc, #32]	@ (8003b40 <UART_SetConfig+0x4e4>)
 8003b20:	fba2 2303 	umull	r2, r3, r2, r3
 8003b24:	095b      	lsrs	r3, r3, #5
 8003b26:	f003 020f 	and.w	r2, r3, #15
 8003b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4422      	add	r2, r4
 8003b32:	609a      	str	r2, [r3, #8]
}
 8003b34:	bf00      	nop
 8003b36:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b40:	51eb851f 	.word	0x51eb851f

08003b44 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003b44:	b084      	sub	sp, #16
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b084      	sub	sp, #16
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
 8003b4e:	f107 001c 	add.w	r0, r7, #28
 8003b52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003b56:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d123      	bne.n	8003ba6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b62:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003b72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003b86:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d105      	bne.n	8003b9a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 faa0 	bl	80040e0 <USB_CoreReset>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	73fb      	strb	r3, [r7, #15]
 8003ba4:	e01b      	b.n	8003bde <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 fa94 	bl	80040e0 <USB_CoreReset>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003bbc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d106      	bne.n	8003bd2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	639a      	str	r2, [r3, #56]	@ 0x38
 8003bd0:	e005      	b.n	8003bde <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bd6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003bde:	7fbb      	ldrb	r3, [r7, #30]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d10b      	bne.n	8003bfc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f043 0206 	orr.w	r2, r3, #6
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f043 0220 	orr.w	r2, r3, #32
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003c08:	b004      	add	sp, #16
 8003c0a:	4770      	bx	lr

08003c0c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f023 0201 	bic.w	r2, r3, #1
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr

08003c2e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b084      	sub	sp, #16
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
 8003c36:	460b      	mov	r3, r1
 8003c38:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003c4a:	78fb      	ldrb	r3, [r7, #3]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d115      	bne.n	8003c7c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003c5c:	200a      	movs	r0, #10
 8003c5e:	f7fd fe3d 	bl	80018dc <HAL_Delay>
      ms += 10U;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	330a      	adds	r3, #10
 8003c66:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f000 fa2b 	bl	80040c4 <USB_GetMode>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d01e      	beq.n	8003cb2 <USB_SetCurrentMode+0x84>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2bc7      	cmp	r3, #199	@ 0xc7
 8003c78:	d9f0      	bls.n	8003c5c <USB_SetCurrentMode+0x2e>
 8003c7a:	e01a      	b.n	8003cb2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003c7c:	78fb      	ldrb	r3, [r7, #3]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d115      	bne.n	8003cae <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003c8e:	200a      	movs	r0, #10
 8003c90:	f7fd fe24 	bl	80018dc <HAL_Delay>
      ms += 10U;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	330a      	adds	r3, #10
 8003c98:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f000 fa12 	bl	80040c4 <USB_GetMode>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d005      	beq.n	8003cb2 <USB_SetCurrentMode+0x84>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2bc7      	cmp	r3, #199	@ 0xc7
 8003caa:	d9f0      	bls.n	8003c8e <USB_SetCurrentMode+0x60>
 8003cac:	e001      	b.n	8003cb2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e005      	b.n	8003cbe <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2bc8      	cmp	r3, #200	@ 0xc8
 8003cb6:	d101      	bne.n	8003cbc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e000      	b.n	8003cbe <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
	...

08003cc8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003cc8:	b084      	sub	sp, #16
 8003cca:	b580      	push	{r7, lr}
 8003ccc:	b086      	sub	sp, #24
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
 8003cd2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003cd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	613b      	str	r3, [r7, #16]
 8003ce6:	e009      	b.n	8003cfc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	3340      	adds	r3, #64	@ 0x40
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	4413      	add	r3, r2
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	613b      	str	r3, [r7, #16]
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	2b0e      	cmp	r3, #14
 8003d00:	d9f2      	bls.n	8003ce8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003d02:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d11c      	bne.n	8003d44 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	68fa      	ldr	r2, [r7, #12]
 8003d14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d18:	f043 0302 	orr.w	r3, r3, #2
 8003d1c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d22:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d3a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	639a      	str	r2, [r3, #56]	@ 0x38
 8003d42:	e00b      	b.n	8003d5c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d48:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d54:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003d62:	461a      	mov	r2, r3
 8003d64:	2300      	movs	r3, #0
 8003d66:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003d68:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d10d      	bne.n	8003d8c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003d70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d104      	bne.n	8003d82 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003d78:	2100      	movs	r1, #0
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f000 f968 	bl	8004050 <USB_SetDevSpeed>
 8003d80:	e008      	b.n	8003d94 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003d82:	2101      	movs	r1, #1
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 f963 	bl	8004050 <USB_SetDevSpeed>
 8003d8a:	e003      	b.n	8003d94 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003d8c:	2103      	movs	r1, #3
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f95e 	bl	8004050 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003d94:	2110      	movs	r1, #16
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f000 f8fa 	bl	8003f90 <USB_FlushTxFifo>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 f924 	bl	8003ff4 <USB_FlushRxFifo>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d001      	beq.n	8003db6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dc8:	461a      	mov	r2, r3
 8003dca:	2300      	movs	r3, #0
 8003dcc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003dda:	2300      	movs	r3, #0
 8003ddc:	613b      	str	r3, [r7, #16]
 8003dde:	e043      	b.n	8003e68 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	015a      	lsls	r2, r3, #5
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	4413      	add	r3, r2
 8003de8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003df2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003df6:	d118      	bne.n	8003e2a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10a      	bne.n	8003e14 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	015a      	lsls	r2, r3, #5
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	4413      	add	r3, r2
 8003e06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003e10:	6013      	str	r3, [r2, #0]
 8003e12:	e013      	b.n	8003e3c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	015a      	lsls	r2, r3, #5
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e20:	461a      	mov	r2, r3
 8003e22:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003e26:	6013      	str	r3, [r2, #0]
 8003e28:	e008      	b.n	8003e3c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	015a      	lsls	r2, r3, #5
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	4413      	add	r3, r2
 8003e32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e36:	461a      	mov	r2, r3
 8003e38:	2300      	movs	r3, #0
 8003e3a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	015a      	lsls	r2, r3, #5
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	4413      	add	r3, r2
 8003e44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e48:	461a      	mov	r2, r3
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	015a      	lsls	r2, r3, #5
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	4413      	add	r3, r2
 8003e56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003e60:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	3301      	adds	r3, #1
 8003e66:	613b      	str	r3, [r7, #16]
 8003e68:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d3b5      	bcc.n	8003de0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003e74:	2300      	movs	r3, #0
 8003e76:	613b      	str	r3, [r7, #16]
 8003e78:	e043      	b.n	8003f02 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	015a      	lsls	r2, r3, #5
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	4413      	add	r3, r2
 8003e82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003e8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003e90:	d118      	bne.n	8003ec4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d10a      	bne.n	8003eae <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	015a      	lsls	r2, r3, #5
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003eaa:	6013      	str	r3, [r2, #0]
 8003eac:	e013      	b.n	8003ed6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	015a      	lsls	r2, r3, #5
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003eba:	461a      	mov	r2, r3
 8003ebc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003ec0:	6013      	str	r3, [r2, #0]
 8003ec2:	e008      	b.n	8003ed6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	015a      	lsls	r2, r3, #5
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	4413      	add	r3, r2
 8003ecc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	015a      	lsls	r2, r3, #5
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	4413      	add	r3, r2
 8003ede:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	015a      	lsls	r2, r3, #5
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	4413      	add	r3, r2
 8003ef0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003efa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	3301      	adds	r3, #1
 8003f00:	613b      	str	r3, [r7, #16]
 8003f02:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003f06:	461a      	mov	r2, r3
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d3b5      	bcc.n	8003e7a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f20:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003f2e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003f30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d105      	bne.n	8003f44 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	f043 0210 	orr.w	r2, r3, #16
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	699a      	ldr	r2, [r3, #24]
 8003f48:	4b10      	ldr	r3, [pc, #64]	@ (8003f8c <USB_DevInit+0x2c4>)
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003f50:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d005      	beq.n	8003f64 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	f043 0208 	orr.w	r2, r3, #8
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003f64:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d107      	bne.n	8003f7c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	699b      	ldr	r3, [r3, #24]
 8003f70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003f74:	f043 0304 	orr.w	r3, r3, #4
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003f7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3718      	adds	r7, #24
 8003f82:	46bd      	mov	sp, r7
 8003f84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003f88:	b004      	add	sp, #16
 8003f8a:	4770      	bx	lr
 8003f8c:	803c3800 	.word	0x803c3800

08003f90 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003faa:	d901      	bls.n	8003fb0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003fac:	2303      	movs	r3, #3
 8003fae:	e01b      	b.n	8003fe8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	691b      	ldr	r3, [r3, #16]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	daf2      	bge.n	8003f9e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	019b      	lsls	r3, r3, #6
 8003fc0:	f043 0220 	orr.w	r2, r3, #32
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	3301      	adds	r3, #1
 8003fcc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003fd4:	d901      	bls.n	8003fda <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e006      	b.n	8003fe8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b20      	cmp	r3, #32
 8003fe4:	d0f0      	beq.n	8003fc8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3714      	adds	r7, #20
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	3301      	adds	r3, #1
 8004004:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800400c:	d901      	bls.n	8004012 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e018      	b.n	8004044 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	2b00      	cmp	r3, #0
 8004018:	daf2      	bge.n	8004000 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800401a:	2300      	movs	r3, #0
 800401c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2210      	movs	r2, #16
 8004022:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	3301      	adds	r3, #1
 8004028:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004030:	d901      	bls.n	8004036 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e006      	b.n	8004044 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	f003 0310 	and.w	r3, r3, #16
 800403e:	2b10      	cmp	r3, #16
 8004040:	d0f0      	beq.n	8004024 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	3714      	adds	r7, #20
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	460b      	mov	r3, r1
 800405a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	78fb      	ldrb	r3, [r7, #3]
 800406a:	68f9      	ldr	r1, [r7, #12]
 800406c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004070:	4313      	orrs	r3, r2
 8004072:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3714      	adds	r7, #20
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004082:	b480      	push	{r7}
 8004084:	b085      	sub	sp, #20
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800409c:	f023 0303 	bic.w	r3, r3, #3
 80040a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040b0:	f043 0302 	orr.w	r3, r3, #2
 80040b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3714      	adds	r7, #20
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	695b      	ldr	r3, [r3, #20]
 80040d0:	f003 0301 	and.w	r3, r3, #1
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80040e8:	2300      	movs	r3, #0
 80040ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	3301      	adds	r3, #1
 80040f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80040f8:	d901      	bls.n	80040fe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e022      	b.n	8004144 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	2b00      	cmp	r3, #0
 8004104:	daf2      	bge.n	80040ec <USB_CoreReset+0xc>

  count = 10U;
 8004106:	230a      	movs	r3, #10
 8004108:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800410a:	e002      	b.n	8004112 <USB_CoreReset+0x32>
  {
    count--;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	3b01      	subs	r3, #1
 8004110:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1f9      	bne.n	800410c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	f043 0201 	orr.w	r2, r3, #1
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	3301      	adds	r3, #1
 8004128:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004130:	d901      	bls.n	8004136 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e006      	b.n	8004144 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	691b      	ldr	r3, [r3, #16]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b01      	cmp	r3, #1
 8004140:	d0f0      	beq.n	8004124 <USB_CoreReset+0x44>

  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <memset>:
 8004150:	4402      	add	r2, r0
 8004152:	4603      	mov	r3, r0
 8004154:	4293      	cmp	r3, r2
 8004156:	d100      	bne.n	800415a <memset+0xa>
 8004158:	4770      	bx	lr
 800415a:	f803 1b01 	strb.w	r1, [r3], #1
 800415e:	e7f9      	b.n	8004154 <memset+0x4>

08004160 <__libc_init_array>:
 8004160:	b570      	push	{r4, r5, r6, lr}
 8004162:	4d0d      	ldr	r5, [pc, #52]	@ (8004198 <__libc_init_array+0x38>)
 8004164:	4c0d      	ldr	r4, [pc, #52]	@ (800419c <__libc_init_array+0x3c>)
 8004166:	1b64      	subs	r4, r4, r5
 8004168:	10a4      	asrs	r4, r4, #2
 800416a:	2600      	movs	r6, #0
 800416c:	42a6      	cmp	r6, r4
 800416e:	d109      	bne.n	8004184 <__libc_init_array+0x24>
 8004170:	4d0b      	ldr	r5, [pc, #44]	@ (80041a0 <__libc_init_array+0x40>)
 8004172:	4c0c      	ldr	r4, [pc, #48]	@ (80041a4 <__libc_init_array+0x44>)
 8004174:	f000 f818 	bl	80041a8 <_init>
 8004178:	1b64      	subs	r4, r4, r5
 800417a:	10a4      	asrs	r4, r4, #2
 800417c:	2600      	movs	r6, #0
 800417e:	42a6      	cmp	r6, r4
 8004180:	d105      	bne.n	800418e <__libc_init_array+0x2e>
 8004182:	bd70      	pop	{r4, r5, r6, pc}
 8004184:	f855 3b04 	ldr.w	r3, [r5], #4
 8004188:	4798      	blx	r3
 800418a:	3601      	adds	r6, #1
 800418c:	e7ee      	b.n	800416c <__libc_init_array+0xc>
 800418e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004192:	4798      	blx	r3
 8004194:	3601      	adds	r6, #1
 8004196:	e7f2      	b.n	800417e <__libc_init_array+0x1e>
 8004198:	0800442c 	.word	0x0800442c
 800419c:	0800442c 	.word	0x0800442c
 80041a0:	0800442c 	.word	0x0800442c
 80041a4:	08004430 	.word	0x08004430

080041a8 <_init>:
 80041a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041aa:	bf00      	nop
 80041ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041ae:	bc08      	pop	{r3}
 80041b0:	469e      	mov	lr, r3
 80041b2:	4770      	bx	lr

080041b4 <_fini>:
 80041b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041b6:	bf00      	nop
 80041b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041ba:	bc08      	pop	{r3}
 80041bc:	469e      	mov	lr, r3
 80041be:	4770      	bx	lr
