Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Feb  1 09:16:19 2025
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                  Violations  
---------  ----------------  -----------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                             19          
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree           3           
TIMING-6   Critical Warning  No common primary clock between related clocks               3           
TIMING-7   Critical Warning  No common node between related clocks                        2           
DPIR-2     Warning           Asynchronous driver check                                    1408        
TIMING-18  Warning           Missing input or output delay                                46          
XDCB-2     Warning           Clock defined on multiple objects                            2           
XDCB-4     Warning           create_clock constraint set on both sides of diff pair port  1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.143        0.000                      0                10826       -0.100       -0.506                      9                10810        0.750        0.000                       0                  6316  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk100m               {0.000 5.000}        10.000          100.000         
ftdi_clk              {0.000 5.000}        10.000          100.000         
sysclk                {0.000 2.500}        5.000           200.000         
sysclk_bufg           {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100m                     7.097        0.000                      0                10315        0.012        0.000                      0                10315        4.300        0.000                       0                  6133  
ftdi_clk                    3.170        0.000                      0                  335        0.042        0.000                      0                  335        4.468        0.000                       0                   179  
sysclk_bufg                                                                                                                                                             0.750        0.000                       0                     2  
  clk_out2_clk_wiz_0                                                                                                                                                    8.710        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ftdi_clk      clk100m             3.545        0.000                      0                   14        4.770        0.000                      0                    6  
sysclk_bufg   clk100m             0.143        0.000                      0                   19       -0.100       -0.506                      9                   19  
clk100m       ftdi_clk            7.967        0.000                      0                   42        0.161        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk100m            clk100m                  8.768        0.000                      0                   70        0.136        0.000                      0                   70  
**async_default**  ftdi_clk           ftdi_clk                 9.156        0.000                      0                   70        0.139        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk100m       
(none)        ftdi_clk      clk100m       
(none)                      ftdi_clk      
(none)        clk100m       ftdi_clk      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ftdi_clk                    
(none)                      clk100m       
(none)                      ftdi_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100m
  To Clock:  clk100m

Setup :            0  Failing Endpoints,  Worst Slack        7.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.300ns (11.130%)  route 2.396ns (88.870%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.929ns (routing 1.112ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.710ns (routing 1.012ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.929     1.929    compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X48Y141        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.008 r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/Q
                         net (fo=614, routed)         1.671     3.679    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[1]
    SLICE_X45Y140        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     3.777 f  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_4/O
                         net (fo=35, routed)          0.358     4.135    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_4_n_0
    SLICE_X46Y147        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.258 r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1/O
                         net (fo=5, routed)           0.367     4.625    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1_n_0
    SLICE_X46Y149        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.710    11.710    compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X46Y149        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep__1/C
                         clock pessimism              0.136    11.846    
                         clock uncertainty           -0.064    11.782    
    SLICE_X46Y149        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    11.722    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         11.722    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.300ns (11.138%)  route 2.394ns (88.862%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.929ns (routing 1.112ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.710ns (routing 1.012ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.929     1.929    compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X48Y141        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.008 r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/Q
                         net (fo=614, routed)         1.671     3.679    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[1]
    SLICE_X45Y140        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     3.777 f  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_4/O
                         net (fo=35, routed)          0.358     4.135    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_4_n_0
    SLICE_X46Y147        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.258 r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1/O
                         net (fo=5, routed)           0.365     4.623    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1_n_0
    SLICE_X46Y149        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.710    11.710    compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X46Y149        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep/C
                         clock pessimism              0.136    11.846    
                         clock uncertainty           -0.064    11.782    
    SLICE_X46Y149        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    11.722    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         11.722    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.298ns (11.027%)  route 2.404ns (88.973%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 11.766 - 10.000 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 1.112ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.766ns (routing 1.012ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.990     1.990    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X46Y196        FDRE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y196        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.070 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg[1]/Q
                         net (fo=145, routed)         2.147     4.217    compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg_n_0_[1]
    SLICE_X43Y198        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     4.287 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[50]_i_3__0/O
                         net (fo=1, routed)           0.206     4.493    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[50]_i_3__0_n_0
    SLICE_X43Y193        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.641 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[50]_i_1__0/O
                         net (fo=1, routed)           0.051     4.692    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[50]_i_1__0_n_0
    SLICE_X43Y193        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.766    11.766    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X43Y193        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[50]/C
                         clock pessimism              0.139    11.905    
                         clock uncertainty           -0.064    11.842    
    SLICE_X43Y193        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.867    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[50]
  -------------------------------------------------------------------
                         required time                         11.867    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.474ns (17.673%)  route 2.208ns (82.327%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 11.780 - 10.000 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 1.112ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.780ns (routing 1.012ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.990     1.990    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X47Y196        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y196        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.069 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep/Q
                         net (fo=101, routed)         1.487     3.556    compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep_n_0
    SLICE_X43Y181        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     3.653 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[38]_i_5__0/O
                         net (fo=1, routed)           0.105     3.758    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[38]_i_5__0_n_0
    SLICE_X43Y181        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     3.906 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[38]_i_2__0/O
                         net (fo=1, routed)           0.563     4.469    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[38]_i_2__0_n_0
    SLICE_X42Y192        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.619 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[38]_i_1__0/O
                         net (fo=1, routed)           0.053     4.672    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[38]_i_1__0_n_0
    SLICE_X42Y192        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.780    11.780    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X42Y192        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[38]/C
                         clock pessimism              0.139    11.919    
                         clock uncertainty           -0.064    11.856    
    SLICE_X42Y192        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.881    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                         11.881    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.274ns (10.220%)  route 2.407ns (89.780%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 11.792 - 10.000 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 1.112ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.792ns (routing 1.012ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.990     1.990    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X46Y196        FDRE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y196        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.070 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg[1]/Q
                         net (fo=145, routed)         1.995     4.065    compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg_n_0_[1]
    SLICE_X41Y199        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.070     4.135 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[23]_i_3__0/O
                         net (fo=1, routed)           0.361     4.496    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[23]_i_3__0_n_0
    SLICE_X41Y190        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.620 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[23]_i_1__0/O
                         net (fo=1, routed)           0.051     4.671    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[23]_i_1__0_n_0
    SLICE_X41Y190        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.792    11.792    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X41Y190        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[23]/C
                         clock pessimism              0.139    11.932    
                         clock uncertainty           -0.064    11.868    
    SLICE_X41Y190        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.893    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[23]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.300ns (11.794%)  route 2.244ns (88.206%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 11.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.929ns (routing 1.112ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.705ns (routing 1.012ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.929     1.929    compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X48Y141        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.008 r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/Q
                         net (fo=614, routed)         1.671     3.679    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[1]
    SLICE_X45Y140        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     3.777 f  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_4/O
                         net (fo=35, routed)          0.358     4.135    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_4_n_0
    SLICE_X46Y147        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.258 r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1/O
                         net (fo=5, routed)           0.215     4.473    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1_n_0
    SLICE_X43Y146        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.705    11.705    compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X43Y146        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[1]/C
                         clock pessimism              0.136    11.841    
                         clock uncertainty           -0.064    11.777    
    SLICE_X43Y146        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    11.717    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.308ns (11.643%)  route 2.337ns (88.357%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 11.782 - 10.000 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 1.112ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.782ns (routing 1.012ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.990     1.990    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X46Y196        FDRE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y196        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.070 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg[1]/Q
                         net (fo=145, routed)         1.963     4.033    compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg_n_0_[1]
    SLICE_X42Y198        MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.076     4.109 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[22]_i_3__0/O
                         net (fo=1, routed)           0.316     4.425    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[22]_i_3__0_n_0
    SLICE_X42Y194        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.577 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[22]_i_1__0/O
                         net (fo=1, routed)           0.058     4.635    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[22]_i_1__0_n_0
    SLICE_X42Y194        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.782    11.782    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X42Y194        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[22]/C
                         clock pessimism              0.139    11.921    
                         clock uncertainty           -0.064    11.858    
    SLICE_X42Y194        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.883    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         11.883    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.300ns (11.813%)  route 2.240ns (88.187%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.929ns (routing 1.112ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.713ns (routing 1.012ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.929     1.929    compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X48Y141        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.008 r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/Q
                         net (fo=614, routed)         1.671     3.679    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[1]
    SLICE_X45Y140        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     3.777 f  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_4/O
                         net (fo=35, routed)          0.358     4.135    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_4_n_0
    SLICE_X46Y147        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.258 r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1/O
                         net (fo=5, routed)           0.211     4.469    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1_n_0
    SLICE_X46Y147        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.713    11.713    compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X46Y147        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]/C
                         clock pessimism              0.135    11.849    
                         clock uncertainty           -0.064    11.785    
    SLICE_X46Y147        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.725    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.300ns (11.823%)  route 2.238ns (88.177%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.929ns (routing 1.112ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.713ns (routing 1.012ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.929     1.929    compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X48Y141        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.008 r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[1]/Q
                         net (fo=614, routed)         1.671     3.679    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[1]
    SLICE_X45Y140        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     3.777 f  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_4/O
                         net (fo=35, routed)          0.358     4.135    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_4_n_0
    SLICE_X46Y147        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.258 r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1/O
                         net (fo=5, routed)           0.209     4.467    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1_n_0
    SLICE_X46Y147        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.713    11.713    compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X46Y147        FDCE                                         r  compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep__0/C
                         clock pessimism              0.135    11.849    
                         clock uncertainty           -0.064    11.785    
    SLICE_X46Y147        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    11.725    compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.271ns  (required time - arrival time)
  Source:                 compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.273ns (10.259%)  route 2.388ns (89.741%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 11.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 1.112ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.771ns (routing 1.012ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.990     1.990    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X46Y196        FDRE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y196        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.070 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg[1]/Q
                         net (fo=145, routed)         2.102     4.172    compression_core/gen_channels[1].channel_inst/pixel_transpose/rd_counter_r_reg_n_0_[1]
    SLICE_X47Y190        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     4.242 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[64]_i_3__0/O
                         net (fo=1, routed)           0.236     4.478    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[64]_i_3__0_n_0
    SLICE_X46Y190        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.601 r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[64]_i_1__0/O
                         net (fo=1, routed)           0.050     4.651    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o[64]_i_1__0_n_0
    SLICE_X46Y190        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.771    11.771    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X46Y190        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[64]/C
                         clock pessimism              0.189    11.961    
                         clock uncertainty           -0.064    11.897    
    SLICE_X46Y190        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.922    compression_core/gen_channels[1].channel_inst/pixel_transpose/data_o_reg[64]
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                  7.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 compression_core/gen_channels[0].channel_inst/row_dct/data_o_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/quantizer/data_reg/shift_reg_reg[60][1]_srl2_core_en_delay_shift_reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.059ns (40.972%)  route 0.085ns (59.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.726ns (routing 1.012ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.964ns (routing 1.112ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.726     1.726    compression_core/gen_channels[0].channel_inst/row_dct/clk_out2
    SLICE_X51Y169        FDCE                                         r  compression_core/gen_channels[0].channel_inst/row_dct/data_o_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y169        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.785 r  compression_core/gen_channels[0].channel_inst/row_dct/data_o_reg[60]/Q
                         net (fo=1, routed)           0.085     1.870    compression_core/gen_channels[0].channel_inst/quantizer/data_reg/Q[60]
    SLICE_X52Y170        SRL16E                                       r  compression_core/gen_channels[0].channel_inst/quantizer/data_reg/shift_reg_reg[60][1]_srl2_core_en_delay_shift_reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.964     1.964    compression_core/gen_channels[0].channel_inst/quantizer/data_reg/clk_out2
    SLICE_X52Y170        SRL16E                                       r  compression_core/gen_channels[0].channel_inst/quantizer/data_reg/shift_reg_reg[60][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
                         clock pessimism             -0.135     1.829    
    SLICE_X52Y170        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     1.858    compression_core/gen_channels[0].channel_inst/quantizer/data_reg/shift_reg_reg[60][1]_srl2_core_en_delay_shift_reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 compression_core/gen_channels[1].channel_inst/pixel_divider/shifted_pixels_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[1].channel_inst/pixel_transpose/input_pixel_r_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.152%)  route 0.127ns (67.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.763ns (routing 1.012ns, distribution 0.751ns)
  Clock Net Delay (Destination): 2.012ns (routing 1.112ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.763     1.763    compression_core/gen_channels[1].channel_inst/pixel_divider/clk_out2
    SLICE_X48Y186        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_divider/shifted_pixels_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.823 r  compression_core/gen_channels[1].channel_inst/pixel_divider/shifted_pixels_reg[67]/Q
                         net (fo=2, routed)           0.127     1.949    compression_core/gen_channels[1].channel_inst/pixel_transpose/D[52]
    SLICE_X47Y185        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/input_pixel_r_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        2.012     2.012    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X47Y185        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/input_pixel_r_reg[52]/C
                         clock pessimism             -0.139     1.873    
    SLICE_X47Y185        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.935    compression_core/gen_channels[1].channel_inst/pixel_transpose/input_pixel_r_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 compression_core/gen_channels[0].channel_inst/quantizer/data_reg/shift_reg_reg[71][3]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/quantizer/data_o_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.060ns (43.485%)  route 0.078ns (56.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.718ns (routing 1.012ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.961ns (routing 1.112ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.718     1.718    compression_core/gen_channels[0].channel_inst/quantizer/data_reg/clk_out2
    SLICE_X54Y171        FDCE                                         r  compression_core/gen_channels[0].channel_inst/quantizer/data_reg/shift_reg_reg[71][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.778 r  compression_core/gen_channels[0].channel_inst/quantizer/data_reg/shift_reg_reg[71][3]/Q
                         net (fo=4, routed)           0.078     1.856    compression_core/gen_channels[0].channel_inst/quantizer/data_reg_n_143
    SLICE_X54Y170        FDCE                                         r  compression_core/gen_channels[0].channel_inst/quantizer/data_o_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.961     1.961    compression_core/gen_channels[0].channel_inst/quantizer/clk_out2
    SLICE_X54Y170        FDCE                                         r  compression_core/gen_channels[0].channel_inst/quantizer/data_o_reg[47]/C
                         clock pessimism             -0.183     1.778    
    SLICE_X54Y170        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.838    compression_core/gen_channels[0].channel_inst/quantizer/data_o_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 compression_core/gen_channels[0].channel_inst/input_sipo_reg/data_x_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/input_sipo_reg/data_x_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.074ns (routing 0.606ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.673ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.074     1.074    compression_core/gen_channels[0].channel_inst/input_sipo_reg/clk_out2
    SLICE_X51Y131        FDCE                                         r  compression_core/gen_channels[0].channel_inst/input_sipo_reg/data_x_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.113 r  compression_core/gen_channels[0].channel_inst/input_sipo_reg/data_x_reg[32]/Q
                         net (fo=2, routed)           0.035     1.148    compression_core/gen_channels[0].channel_inst/input_sipo_reg/data_x[32]
    SLICE_X51Y131        FDCE                                         r  compression_core/gen_channels[0].channel_inst/input_sipo_reg/data_x_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.213     1.213    compression_core/gen_channels[0].channel_inst/input_sipo_reg/clk_out2
    SLICE_X51Y131        FDCE                                         r  compression_core/gen_channels[0].channel_inst/input_sipo_reg/data_x_reg[24]/C
                         clock pessimism             -0.133     1.080    
    SLICE_X51Y131        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.127    compression_core/gen_channels[0].channel_inst/input_sipo_reg/data_x_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.059ns (27.401%)  route 0.156ns (72.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.729ns (routing 1.012ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.112ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.729     1.729    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/clk_out2
    SLICE_X54Y173        FDCE                                         r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y173        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.788 r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/Q
                         net (fo=28, routed)          0.156     1.944    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/ADDRD3
    SLICE_X55Y172        RAMD32                                       r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.966     1.966    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/WCLK
    SLICE_X55Y172        RAMD32                                       r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMA/CLK
                         clock pessimism             -0.135     1.831    
    SLICE_X55Y172        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.922    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMA
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.059ns (27.401%)  route 0.156ns (72.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.729ns (routing 1.012ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.112ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.729     1.729    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/clk_out2
    SLICE_X54Y173        FDCE                                         r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y173        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.788 r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/Q
                         net (fo=28, routed)          0.156     1.944    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/ADDRD3
    SLICE_X55Y172        RAMD32                                       r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.966     1.966    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/WCLK
    SLICE_X55Y172        RAMD32                                       r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMA_D1/CLK
                         clock pessimism             -0.135     1.831    
    SLICE_X55Y172        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.922    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.059ns (27.401%)  route 0.156ns (72.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.729ns (routing 1.012ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.112ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.729     1.729    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/clk_out2
    SLICE_X54Y173        FDCE                                         r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y173        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.788 r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/Q
                         net (fo=28, routed)          0.156     1.944    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/ADDRD3
    SLICE_X55Y172        RAMD32                                       r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.966     1.966    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/WCLK
    SLICE_X55Y172        RAMD32                                       r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMB/CLK
                         clock pessimism             -0.135     1.831    
    SLICE_X55Y172        RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.922    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMB
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.059ns (27.401%)  route 0.156ns (72.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.729ns (routing 1.012ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.112ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.729     1.729    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/clk_out2
    SLICE_X54Y173        FDCE                                         r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y173        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.788 r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/Q
                         net (fo=28, routed)          0.156     1.944    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/ADDRD3
    SLICE_X55Y172        RAMD32                                       r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.966     1.966    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/WCLK
    SLICE_X55Y172        RAMD32                                       r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMB_D1/CLK
                         clock pessimism             -0.135     1.831    
    SLICE_X55Y172        RAMD32 (Hold_F6LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.922    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.059ns (27.401%)  route 0.156ns (72.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.729ns (routing 1.012ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.112ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.729     1.729    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/clk_out2
    SLICE_X54Y173        FDCE                                         r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y173        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.788 r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/Q
                         net (fo=28, routed)          0.156     1.944    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/ADDRD3
    SLICE_X55Y172        RAMD32                                       r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.966     1.966    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/WCLK
    SLICE_X55Y172        RAMD32                                       r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMC/CLK
                         clock pessimism             -0.135     1.831    
    SLICE_X55Y172        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.922    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMC
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.059ns (27.401%)  route 0.156ns (72.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.729ns (routing 1.012ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.112ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.729     1.729    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/clk_out2
    SLICE_X54Y173        FDCE                                         r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y173        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.788 r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/addr_x_reg[3]/Q
                         net (fo=28, routed)          0.156     1.944    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/ADDRD3
    SLICE_X55Y172        RAMD32                                       r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.966     1.966    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/WCLK
    SLICE_X55Y172        RAMD32                                       r  compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMC_D1/CLK
                         clock pessimism             -0.135     1.831    
    SLICE_X55Y172        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.922    compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_inst0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/clkout2_buf/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            1.666         10.000      8.334      URAM288_X0Y44  ultra_ram_pixel_output_buffer/mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK  n/a            1.666         10.000      8.334      URAM288_X0Y45  ultra_ram_pixel_output_buffer/mem_reg_uram_1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         10.000      8.936      SLICE_X49Y131  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[10][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         10.000      8.936      SLICE_X49Y137  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[11][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         10.000      8.936      SLICE_X50Y130  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[15][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         10.000      8.936      SLICE_X49Y131  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[16][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         10.000      8.936      SLICE_X50Y130  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[17][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         10.000      8.936      SLICE_X50Y130  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[18][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         10.000      8.936      SLICE_X50Y130  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[19][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         10.000      8.936      SLICE_X50Y133  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[20][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         5.000       4.300      URAM288_X0Y44  ultra_ram_pixel_output_buffer/mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK  n/a            0.700         5.000       4.300      URAM288_X0Y44  ultra_ram_pixel_output_buffer/mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         5.000       4.300      URAM288_X0Y45  ultra_ram_pixel_output_buffer/mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK  n/a            0.700         5.000       4.300      URAM288_X0Y45  ultra_ram_pixel_output_buffer/mem_reg_uram_1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         5.000       4.468      SLICE_X49Y131  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[10][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         5.000       4.468      SLICE_X49Y131  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[10][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         5.000       4.468      SLICE_X49Y137  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[11][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         5.000       4.468      SLICE_X49Y137  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[11][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         5.000       4.468      SLICE_X50Y130  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[15][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         5.000       4.468      SLICE_X50Y130  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[15][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         5.000       4.300      URAM288_X0Y44  ultra_ram_pixel_output_buffer/mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK  n/a            0.700         5.000       4.300      URAM288_X0Y44  ultra_ram_pixel_output_buffer/mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         5.000       4.300      URAM288_X0Y45  ultra_ram_pixel_output_buffer/mem_reg_uram_1/CLK
High Pulse Width  Fast    URAM288/CLK  n/a            0.700         5.000       4.300      URAM288_X0Y45  ultra_ram_pixel_output_buffer/mem_reg_uram_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         5.000       4.468      SLICE_X49Y131  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[10][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         5.000       4.468      SLICE_X49Y131  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[10][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         5.000       4.468      SLICE_X49Y137  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[11][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         5.000       4.468      SLICE_X49Y137  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[11][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         5.000       4.468      SLICE_X50Y130  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[15][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         5.000       4.468      SLICE_X50Y130  compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[15][1]_srl2_core_en_delay_shift_reg_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.602ns  (logic 0.218ns (13.604%)  route 1.384ns (86.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 11.408 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.001ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.961     7.692    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X31Y166        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     7.831 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.424     8.255    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X29Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.784    11.408    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism              0.313    11.721    
                         clock uncertainty           -0.235    11.485    
    SLICE_X29Y165        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    11.425    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.602ns  (logic 0.218ns (13.604%)  route 1.384ns (86.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 11.408 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.001ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.961     7.692    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X31Y166        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     7.831 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.424     8.255    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X29Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.784    11.408    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.313    11.721    
                         clock uncertainty           -0.235    11.485    
    SLICE_X29Y165        FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    11.425    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.602ns  (logic 0.218ns (13.604%)  route 1.384ns (86.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 11.408 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.001ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.961     7.692    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X31Y166        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     7.831 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.424     8.255    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X29Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.784    11.408    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.313    11.721    
                         clock uncertainty           -0.235    11.485    
    SLICE_X29Y165        FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    11.425    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.602ns  (logic 0.218ns (13.604%)  route 1.384ns (86.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 11.408 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.001ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.961     7.692    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X31Y166        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     7.831 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.424     8.255    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X29Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.784    11.408    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                         clock pessimism              0.313    11.721    
                         clock uncertainty           -0.235    11.485    
    SLICE_X29Y165        FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    11.425    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.608ns  (logic 0.218ns (13.554%)  route 1.390ns (86.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 11.415 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.001ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.961     7.692    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X31Y166        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     7.831 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.429     8.261    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X32Y168        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.791    11.415    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y168        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                         clock pessimism              0.313    11.728    
                         clock uncertainty           -0.235    11.492    
    SLICE_X32Y168        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    11.431    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.606ns  (logic 0.218ns (13.571%)  route 1.388ns (86.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 11.415 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.001ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.961     7.692    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X31Y166        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     7.831 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.427     8.259    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X32Y168        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.791    11.415    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y168        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.313    11.728    
                         clock uncertainty           -0.235    11.492    
    SLICE_X32Y168        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    11.431    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.510ns  (logic 0.218ns (14.438%)  route 1.292ns (85.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 11.415 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.001ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.961     7.692    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X31Y166        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     7.831 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.331     8.162    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X32Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.791    11.415    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.313    11.728    
                         clock uncertainty           -0.235    11.492    
    SLICE_X32Y166        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    11.431    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.510ns  (logic 0.218ns (14.438%)  route 1.292ns (85.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 11.415 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.001ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.961     7.692    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X31Y166        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     7.831 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.331     8.162    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X32Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.791    11.415    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.313    11.728    
                         clock uncertainty           -0.235    11.492    
    SLICE_X32Y166        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.431    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.510ns  (logic 0.218ns (14.438%)  route 1.292ns (85.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 11.415 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.001ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.961     7.692    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X31Y166        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     7.831 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.331     8.162    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X32Y166        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.791    11.415    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y166        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.313    11.728    
                         clock uncertainty           -0.235    11.492    
    SLICE_X32Y166        FDPE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    11.432    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.510ns  (logic 0.218ns (14.438%)  route 1.292ns (85.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 11.415 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.001ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.961     7.692    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X31Y166        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     7.831 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.331     8.162    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X32Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.791    11.415    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.313    11.728    
                         clock uncertainty           -0.235    11.492    
    SLICE_X32Y166        FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    11.432    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (61.867%)  route 0.036ns (38.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Net Delay (Source):      0.522ns (routing 0.000ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.001ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.522     0.877    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.916 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.030     0.946    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X41Y145        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.966 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.006     0.972    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.591     1.172    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.289     0.883    
    SLICE_X41Y145        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.930    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ft600_send_recv/reg_ftdi_oe_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/reg_ftdi_rd_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.807%)  route 0.036ns (37.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 6.059 - 5.000 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 5.774 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.419     5.774    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     5.813 r  ft600_send_recv/reg_ftdi_oe_n_reg/Q
                         net (fo=5, routed)           0.029     5.841    ft600_send_recv/ftdi_oe_n_o_OBUF
    SLICE_X0Y158         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     5.862 r  ft600_send_recv/reg_ftdi_rd_n_i_1/O
                         net (fo=1, routed)           0.007     5.869    ft600_send_recv/reg_ftdi_rd_n_i_1_n_0
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.478     6.059    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/C  (IS_INVERTED)
                         clock pessimism             -0.279     5.780    
    SLICE_X0Y158         FDPE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     5.827    ft600_send_recv/reg_ftdi_rd_n_reg
  -------------------------------------------------------------------
                         required time                         -5.827    
                         arrival time                           5.869    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Net Delay (Source):      0.519ns (routing 0.000ns, distribution 0.519ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.001ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.519     0.874    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y144        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.913 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.025     0.937    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X40Y144        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     0.970 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.006     0.976    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X40Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.588     1.169    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.289     0.880    
    SLICE_X40Y144        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.927    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.041ns (36.380%)  route 0.072ns (63.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      0.521ns (routing 0.000ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.521     0.876    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y146        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.917 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.072     0.989    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X41Y145        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.587     1.168    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.277     0.890    
    SLICE_X41Y145        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.936    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ft600_send_recv/reg_ftdi_oe_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/reg_ftdi_oe_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.751%)  route 0.044ns (41.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 6.059 - 5.000 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 5.774 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.419     5.774    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     5.813 r  ft600_send_recv/reg_ftdi_oe_n_reg/Q
                         net (fo=5, routed)           0.029     5.841    ft600_send_recv/ftdi_oe_n_o_OBUF
    SLICE_X0Y158         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     5.864 r  ft600_send_recv/reg_ftdi_oe_n_i_1/O
                         net (fo=1, routed)           0.015     5.879    ft600_send_recv/reg_ftdi_oe_n_i_1_n_0
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.478     6.059    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
                         clock pessimism             -0.279     5.780    
    SLICE_X0Y158         FDPE (Hold_BFF_SLICEL_C_D)
                                                      0.046     5.826    ft600_send_recv/reg_ftdi_oe_n_reg
  -------------------------------------------------------------------
                         required time                         -5.826    
                         arrival time                           5.879    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ft600_send_recv/reg_ftdi_oe_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/write_rd_delay_flag_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.586%)  route 0.035ns (32.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 6.059 - 5.000 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 5.774 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.419     5.774    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     5.813 f  ft600_send_recv/reg_ftdi_oe_n_reg/Q
                         net (fo=5, routed)           0.029     5.841    ft600_send_recv/ftdi_oe_n_o_OBUF
    SLICE_X0Y158         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     5.874 r  ft600_send_recv/write_rd_delay_flag_i_1/O
                         net (fo=1, routed)           0.006     5.880    ft600_send_recv/write_rd_delay_flag_i_1_n_0
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/write_rd_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.478     6.059    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/write_rd_delay_flag_reg/C  (IS_INVERTED)
                         clock pessimism             -0.279     5.780    
    SLICE_X0Y158         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     5.827    ft600_send_recv/write_rd_delay_flag_reg
  -------------------------------------------------------------------
                         required time                         -5.827    
                         arrival time                           5.880    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.060ns (53.421%)  route 0.052ns (46.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Net Delay (Source):      0.519ns (routing 0.000ns, distribution 0.519ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.001ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.519     0.874    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.914 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           0.046     0.960    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X40Y144        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     0.980 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.006     0.986    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X40Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.588     1.169    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism             -0.284     0.885    
    SLICE_X40Y144        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.932    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.058ns (21.065%)  route 0.217ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.001ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.814     1.438    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.496 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.217     1.713    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A2
    SLICE_X42Y143        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.975     1.892    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X42Y143        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -0.322     1.569    
    SLICE_X42Y143        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR2)
                                                      0.090     1.659    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.058ns (21.065%)  route 0.217ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.001ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.814     1.438    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.496 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.217     1.713    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A2
    SLICE_X42Y143        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.975     1.892    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X42Y143        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -0.322     1.569    
    SLICE_X42Y143        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR2)
                                                      0.090     1.659    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.058ns (21.065%)  route 0.217ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.001ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.814     1.438    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.496 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.217     1.713    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A2
    SLICE_X42Y143        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.975     1.892    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X42Y143        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism             -0.322     1.569    
    SLICE_X42Y143        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR2)
                                                      0.090     1.659    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ftdi_clk_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         10.000      8.710      BUFGCE_X0Y68   ftdi_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X42Y144  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_bufg
  To Clock:  sysclk_bufg

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_bufg
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { IBUFDS_inst/IBUFCTRL_INST/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_1/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_10/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_11/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_12/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_13/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_14/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_15/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_16/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_2/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_3/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_4/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_5/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_6/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_7/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_8/O ultra_ram_pixel_output_buffer/output_cdc_fifo_i_9/O }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         5.000       3.710      BUFGCE_X0Y79  sys_clk/inst/clkin1_bufg/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3     sys_clk/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3     sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3     sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3     sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3     sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3     sys_clk/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y86  sys_clk/inst/clkout2_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCM_X0Y3     sys_clk/inst/mmcme4_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  clk100m

Setup :            0  Failing Endpoints,  Worst Slack        3.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.770ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_rd_state_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100m rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.346ns  (logic 0.164ns (12.182%)  route 1.182ns (87.818%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 11.749 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.749ns (routing 1.012ns, distribution 0.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.890     7.622    ft600_send_recv/ftdi_be_io_TRI[0]
    SLICE_X36Y168        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     7.672 r  ft600_send_recv/FSM_sequential_rd_state_r[1]_i_6__1/O
                         net (fo=1, routed)           0.090     7.762    ft600_send_recv/FSM_sequential_rd_state_r[1]_i_6__1_n_0
    SLICE_X36Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     7.797 r  ft600_send_recv/FSM_sequential_rd_state_r[1]_i_1__1/O
                         net (fo=2, routed)           0.202     7.999    ft600_send_recv_n_22
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.749    11.749    clk_100m
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[0]/C
                         clock pessimism              0.000    11.749    
                         clock uncertainty           -0.146    11.603    
    SLICE_X36Y168        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.544    FSM_sequential_rd_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.544    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_rd_state_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100m rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.282ns  (logic 0.164ns (12.790%)  route 1.118ns (87.210%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 11.751 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.751ns (routing 1.012ns, distribution 0.739ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.890     7.622    ft600_send_recv/ftdi_be_io_TRI[0]
    SLICE_X36Y168        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     7.672 r  ft600_send_recv/FSM_sequential_rd_state_r[1]_i_6__1/O
                         net (fo=1, routed)           0.090     7.762    ft600_send_recv/FSM_sequential_rd_state_r[1]_i_6__1_n_0
    SLICE_X36Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     7.797 r  ft600_send_recv/FSM_sequential_rd_state_r[1]_i_1__1/O
                         net (fo=2, routed)           0.138     7.935    ft600_send_recv_n_22
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.751    11.751    clk_100m
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[1]/C
                         clock pessimism              0.000    11.751    
                         clock uncertainty           -0.146    11.605    
    SLICE_X36Y168        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.545    FSM_sequential_rd_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_rd_state_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100m rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.263ns  (logic 0.147ns (11.636%)  route 1.116ns (88.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 11.751 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.751ns (routing 1.012ns, distribution 0.739ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.890     7.622    ft600_send_recv/ftdi_be_io_TRI[0]
    SLICE_X36Y168        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     7.690 r  ft600_send_recv/FSM_sequential_rd_state_r[1]_i_2__1/O
                         net (fo=1, routed)           0.226     7.916    rd_state_r__1[1]
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.751    11.751    clk_100m
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[1]/C
                         clock pessimism              0.000    11.751    
                         clock uncertainty           -0.146    11.605    
    SLICE_X36Y168        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.630    FSM_sequential_rd_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 ft600_send_recv/ready_to_send_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_valid_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100m rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.138ns  (logic 0.079ns (6.942%)  route 1.059ns (93.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 6.660 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.744ns (routing 0.001ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.712ns (routing 1.012ns, distribution 0.700ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.744     6.660    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/ready_to_send_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.739 r  ft600_send_recv/ready_to_send_o_reg/Q
                         net (fo=3, routed)           1.059     7.798    p_0_out[0]
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.712    11.712    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
                         clock pessimism              0.000    11.712    
                         clock uncertainty           -0.146    11.566    
    SLICE_X41Y150        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.591    data_in_valid_delay_reg
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_rd_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100m rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.155ns  (logic 0.236ns (20.428%)  route 0.919ns (79.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 11.749 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 6.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.749ns (routing 1.012ns, distribution 0.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.904     7.636    ft600_send_recv/ftdi_be_io_TRI[0]
    SLICE_X36Y168        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     7.793 r  ft600_send_recv/FSM_sequential_rd_state_r[0]_i_1__1/O
                         net (fo=1, routed)           0.015     7.808    rd_state_r__1[0]
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.749    11.749    clk_100m
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[0]/C
                         clock pessimism              0.000    11.749    
                         clock uncertainty           -0.146    11.603    
    SLICE_X36Y168        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.628    FSM_sequential_rd_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 ft600_send_recv/ready_to_send_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_en_delay/shift_reg_reg[0][5]_srl6_core_en_delay_shift_reg_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100m rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.976ns  (logic 0.079ns (8.098%)  route 0.897ns (91.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 11.753 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 6.660 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.744ns (routing 0.001ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.753ns (routing 1.012ns, distribution 0.741ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.744     6.660    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/ready_to_send_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.739 r  ft600_send_recv/ready_to_send_o_reg/Q
                         net (fo=3, routed)           0.897     7.636    core_en_delay/p_0_out[0]
    SLICE_X42Y161        SRL16E                                       r  core_en_delay/shift_reg_reg[0][5]_srl6_core_en_delay_shift_reg_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.753    11.753    core_en_delay/clk_out2
    SLICE_X42Y161        SRL16E                                       r  core_en_delay/shift_reg_reg[0][5]_srl6_core_en_delay_shift_reg_reg_c_4/CLK
                         clock pessimism              0.000    11.753    
                         clock uncertainty           -0.146    11.607    
    SLICE_X42Y161        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060    11.547    core_en_delay/shift_reg_reg[0][5]_srl6_core_en_delay_shift_reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             9.638ns  (required time - arrival time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.387ns  (logic 0.079ns (20.413%)  route 0.308ns (79.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y166                                     0.000     0.000 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X34Y166        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.308     0.387    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X34Y166        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y166        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.667ns  (required time - arrival time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.358ns  (logic 0.079ns (22.067%)  route 0.279ns (77.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y167                                     0.000     0.000 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X34Y167        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.279     0.358    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y167        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  9.667    

Slack (MET) :             9.700ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.325ns  (logic 0.076ns (23.385%)  route 0.249ns (76.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143                                     0.000     0.000 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y143        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.249     0.325    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X42Y143        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y143        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    10.025    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  9.700    

Slack (MET) :             9.705ns  (required time - arrival time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.320ns  (logic 0.078ns (24.375%)  route 0.242ns (75.625%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y166                                     0.000     0.000 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X34Y166        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.242     0.320    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X34Y166        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y166        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  9.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.770ns  (arrival time - required time)
  Source:                 ft600_send_recv/ready_to_send_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_en_delay/shift_reg_reg[0][5]_srl6_core_en_delay_shift_reg_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk100m rise@0.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.649ns  (logic 0.058ns (8.941%)  route 0.591ns (91.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.271ns = ( 6.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.647ns (routing 0.001ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.974ns (routing 1.112ns, distribution 0.862ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.647     6.271    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/ready_to_send_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     6.329 r  ft600_send_recv/ready_to_send_o_reg/Q
                         net (fo=3, routed)           0.591     6.919    core_en_delay/p_0_out[0]
    SLICE_X42Y161        SRL16E                                       r  core_en_delay/shift_reg_reg[0][5]_srl6_core_en_delay_shift_reg_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.974     1.974    core_en_delay/clk_out2
    SLICE_X42Y161        SRL16E                                       r  core_en_delay/shift_reg_reg[0][5]_srl6_core_en_delay_shift_reg_reg_c_4/CLK
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.146     2.120    
    SLICE_X42Y161        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     2.149    core_en_delay/shift_reg_reg[0][5]_srl6_core_en_delay_shift_reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           6.919    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.811ns  (arrival time - required time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_rd_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk100m rise@0.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.736ns  (logic 0.149ns (20.237%)  route 0.587ns (79.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.265ns = ( 6.265 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.641ns (routing 0.001ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.982ns (routing 1.112ns, distribution 0.870ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.641     6.265    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.323 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.578     6.901    ft600_send_recv/ftdi_be_io_TRI[0]
    SLICE_X36Y168        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.091     6.992 r  ft600_send_recv/FSM_sequential_rd_state_r[0]_i_1__1/O
                         net (fo=1, routed)           0.009     7.001    rd_state_r__1[0]
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.982     1.982    clk_100m
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[0]/C
                         clock pessimism              0.000     1.982    
                         clock uncertainty            0.146     2.128    
    SLICE_X36Y168        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.190    FSM_sequential_rd_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           7.001    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.859ns  (arrival time - required time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_rd_state_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk100m rise@0.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.789ns  (logic 0.090ns (11.403%)  route 0.699ns (88.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.265ns = ( 6.265 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.641ns (routing 0.001ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.987ns (routing 1.112ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.641     6.265    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.323 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.568     6.891    ft600_send_recv/ftdi_be_io_TRI[0]
    SLICE_X36Y168        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     6.923 r  ft600_send_recv/FSM_sequential_rd_state_r[1]_i_2__1/O
                         net (fo=1, routed)           0.131     7.054    rd_state_r__1[1]
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.987     1.987    clk_100m
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[1]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.146     2.133    
    SLICE_X36Y168        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.195    FSM_sequential_rd_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           7.054    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.886ns  (arrival time - required time)
  Source:                 ft600_send_recv/ready_to_send_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_valid_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk100m rise@0.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.747ns  (logic 0.058ns (7.764%)  route 0.689ns (92.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.271ns = ( 6.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.647ns (routing 0.001ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.925ns (routing 1.112ns, distribution 0.813ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.647     6.271    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/ready_to_send_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     6.329 r  ft600_send_recv/ready_to_send_o_reg/Q
                         net (fo=3, routed)           0.689     7.018    p_0_out[0]
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.925     1.925    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
                         clock pessimism              0.000     1.925    
                         clock uncertainty            0.146     2.071    
    SLICE_X41Y150        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.131    data_in_valid_delay_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           7.018    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.954ns  (arrival time - required time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_rd_state_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk100m rise@0.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.809ns  (logic 0.115ns (14.210%)  route 0.694ns (85.790%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.265ns = ( 6.265 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.641ns (routing 0.001ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.987ns (routing 1.112ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.641     6.265    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.323 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.568     6.891    ft600_send_recv/ftdi_be_io_TRI[0]
    SLICE_X36Y168        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     6.926 r  ft600_send_recv/FSM_sequential_rd_state_r[1]_i_6__1/O
                         net (fo=1, routed)           0.057     6.983    ft600_send_recv/FSM_sequential_rd_state_r[1]_i_6__1_n_0
    SLICE_X36Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.022     7.005 r  ft600_send_recv/FSM_sequential_rd_state_r[1]_i_1__1/O
                         net (fo=2, routed)           0.069     7.074    ft600_send_recv_n_22
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.987     1.987    clk_100m
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[1]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.146     2.133    
    SLICE_X36Y168        FDCE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.013     2.120    FSM_sequential_rd_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           7.074    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.989ns  (arrival time - required time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_rd_state_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk100m rise@0.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.839ns  (logic 0.115ns (13.702%)  route 0.724ns (86.298%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.265ns = ( 6.265 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.641ns (routing 0.001ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.982ns (routing 1.112ns, distribution 0.870ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.641     6.265    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.323 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.568     6.891    ft600_send_recv/ftdi_be_io_TRI[0]
    SLICE_X36Y168        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     6.926 r  ft600_send_recv/FSM_sequential_rd_state_r[1]_i_6__1/O
                         net (fo=1, routed)           0.057     6.983    ft600_send_recv/FSM_sequential_rd_state_r[1]_i_6__1_n_0
    SLICE_X36Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.022     7.005 r  ft600_send_recv/FSM_sequential_rd_state_r[1]_i_1__1/O
                         net (fo=2, routed)           0.099     7.104    ft600_send_recv_n_22
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.982     1.982    clk_100m
    SLICE_X36Y168        FDCE                                         r  FSM_sequential_rd_state_r_reg[0]/C
                         clock pessimism              0.000     1.982    
                         clock uncertainty            0.146     2.128    
    SLICE_X36Y168        FDCE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.013     2.115    FSM_sequential_rd_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           7.104    
  -------------------------------------------------------------------
                         slack                                  4.989    





---------------------------------------------------------------------------------------------------
From Clock:  sysclk_bufg
  To Clock:  clk100m

Setup :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
Hold  :            9  Failing Endpoints,  Worst Slack       -0.100ns,  Total Violation       -0.506ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100m rise@10.000ns - sysclk_bufg fall@7.500ns)
  Data Path Delay:        4.006ns  (logic 0.146ns (3.645%)  route 3.860ns (96.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.500 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 1.012ns, distribution 0.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg fall edge)
                                                      7.500     7.500 f  
    SLICE_X77Y167        LUT5                         0.000     7.500 f  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                         net (fo=17, routed)          0.446     7.946    ultra_ram_pixel_output_buffer/output_word_select_reg[6]
    SLICE_X80Y168        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     8.092 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_1/O
                         net (fo=2, routed)           3.414    11.506    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/D
    SLICE_X32Y168        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.769    11.769    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X32Y168        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism              0.000    11.769    
                         clock uncertainty           -0.064    11.705    
    SLICE_X32Y168        RAMD32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.056    11.649    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         11.649    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100m rise@10.000ns - sysclk_bufg fall@7.500ns)
  Data Path Delay:        3.991ns  (logic 0.146ns (3.658%)  route 3.845ns (96.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.500 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 1.012ns, distribution 0.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg fall edge)
                                                      7.500     7.500 f  
    SLICE_X77Y167        LUT5                         0.000     7.500 f  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                         net (fo=17, routed)          0.446     7.946    ultra_ram_pixel_output_buffer/output_word_select_reg[6]
    SLICE_X80Y168        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     8.092 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_1/O
                         net (fo=2, routed)           3.399    11.491    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/D
    SLICE_X32Y168        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.769    11.769    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X32Y168        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/CLK
                         clock pessimism              0.000    11.769    
                         clock uncertainty           -0.064    11.705    
    SLICE_X32Y168        RAMD32 (Setup_H5LUT_SLICEM_CLK_I)
                                                     -0.069    11.636    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP
  -------------------------------------------------------------------
                         required time                         11.636    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100m rise@10.000ns - sysclk_bufg fall@7.500ns)
  Data Path Delay:        3.790ns  (logic 0.050ns (1.319%)  route 3.740ns (98.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 11.768 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.500 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.768ns (routing 1.012ns, distribution 0.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg fall edge)
                                                      7.500     7.500 f  
    SLICE_X77Y167        LUT5                         0.000     7.500 f  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                         net (fo=17, routed)          0.502     8.002    ultra_ram_pixel_output_buffer/output_word_select_reg[6]
    SLICE_X80Y167        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     8.052 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_12/O
                         net (fo=1, routed)           3.238    11.290    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.768    11.768    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.000    11.768    
                         clock uncertainty           -0.064    11.704    
    SLICE_X32Y167        RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.056    11.648    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100m rise@10.000ns - sysclk_bufg fall@7.500ns)
  Data Path Delay:        3.627ns  (logic 0.100ns (2.757%)  route 3.527ns (97.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 11.768 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.500 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.768ns (routing 1.012ns, distribution 0.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg fall edge)
                                                      7.500     7.500 f  
    SLICE_X77Y167        LUT5                         0.000     7.500 f  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                         net (fo=17, routed)          0.225     7.725    ultra_ram_pixel_output_buffer/output_word_select_reg[6]
    SLICE_X79Y166        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     7.825 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_13/O
                         net (fo=1, routed)           3.302    11.127    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.768    11.768    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.000    11.768    
                         clock uncertainty           -0.064    11.704    
    SLICE_X32Y167        RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.080    11.624    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100m rise@10.000ns - sysclk_bufg fall@7.500ns)
  Data Path Delay:        3.618ns  (logic 0.035ns (0.968%)  route 3.583ns (99.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 11.768 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.500 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.768ns (routing 1.012ns, distribution 0.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg fall edge)
                                                      7.500     7.500 f  
    SLICE_X77Y167        LUT5                         0.000     7.500 f  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                         net (fo=17, routed)          0.410     7.910    ultra_ram_pixel_output_buffer/output_word_select_reg[6]
    SLICE_X80Y167        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     7.945 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_9/O
                         net (fo=1, routed)           3.173    11.118    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.768    11.768    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.000    11.768    
                         clock uncertainty           -0.064    11.704    
    SLICE_X32Y167        RAMD32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.080    11.624    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100m rise@10.000ns - sysclk_bufg fall@7.500ns)
  Data Path Delay:        3.618ns  (logic 0.035ns (0.967%)  route 3.583ns (99.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 11.768 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.500 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.768ns (routing 1.012ns, distribution 0.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg fall edge)
                                                      7.500     7.500 f  
    SLICE_X77Y167        LUT5                         0.000     7.500 f  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                         net (fo=17, routed)          0.433     7.933    ultra_ram_pixel_output_buffer/output_word_select_reg[6]
    SLICE_X80Y168        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     7.968 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_7/O
                         net (fo=1, routed)           3.150    11.118    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.768    11.768    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.000    11.768    
                         clock uncertainty           -0.064    11.704    
    SLICE_X32Y167        RAMD32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.079    11.625    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100m rise@10.000ns - sysclk_bufg fall@7.500ns)
  Data Path Delay:        3.606ns  (logic 0.052ns (1.442%)  route 3.554ns (98.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 11.768 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.500 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.768ns (routing 1.012ns, distribution 0.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg fall edge)
                                                      7.500     7.500 f  
    SLICE_X77Y167        LUT5                         0.000     7.500 f  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                         net (fo=17, routed)          0.407     7.907    ultra_ram_pixel_output_buffer/output_word_select_reg[6]
    SLICE_X79Y167        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     7.959 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_10/O
                         net (fo=1, routed)           3.147    11.106    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID0
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.768    11.768    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.000    11.768    
                         clock uncertainty           -0.064    11.704    
    SLICE_X32Y167        RAMD32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.058    11.646    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100m rise@10.000ns - sysclk_bufg fall@7.500ns)
  Data Path Delay:        3.604ns  (logic 0.035ns (0.971%)  route 3.569ns (99.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 11.768 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.500 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.768ns (routing 1.012ns, distribution 0.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg fall edge)
                                                      7.500     7.500 f  
    SLICE_X77Y167        LUT5                         0.000     7.500 f  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                         net (fo=17, routed)          0.408     7.908    ultra_ram_pixel_output_buffer/output_word_select_reg[6]
    SLICE_X80Y167        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     7.943 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_14/O
                         net (fo=1, routed)           3.161    11.104    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.768    11.768    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.000    11.768    
                         clock uncertainty           -0.064    11.704    
    SLICE_X32Y167        RAMD32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.056    11.648    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100m rise@10.000ns - sysclk_bufg fall@7.500ns)
  Data Path Delay:        3.518ns  (logic 0.124ns (3.525%)  route 3.394ns (96.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 11.768 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.500 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.768ns (routing 1.012ns, distribution 0.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg fall edge)
                                                      7.500     7.500 f  
    SLICE_X77Y167        LUT5                         0.000     7.500 f  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                         net (fo=17, routed)          0.252     7.752    ultra_ram_pixel_output_buffer/output_word_select_reg[6]
    SLICE_X79Y168        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     7.876 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_3/O
                         net (fo=1, routed)           3.142    11.018    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.768    11.768    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism              0.000    11.768    
                         clock uncertainty           -0.064    11.704    
    SLICE_X32Y167        RAMD32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.079    11.625    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100m rise@10.000ns - sysclk_bufg fall@7.500ns)
  Data Path Delay:        3.491ns  (logic 0.089ns (2.550%)  route 3.402ns (97.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 11.768 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.500 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.768ns (routing 1.012ns, distribution 0.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg fall edge)
                                                      7.500     7.500 f  
    SLICE_X77Y167        LUT5                         0.000     7.500 f  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_18/O
                         net (fo=17, routed)          0.245     7.745    ultra_ram_pixel_output_buffer/output_word_select_reg[6]
    SLICE_X79Y168        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     7.834 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_5/O
                         net (fo=1, routed)           3.157    10.991    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF1
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.768    11.768    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                         clock pessimism              0.000    11.768    
                         clock uncertainty           -0.064    11.704    
    SLICE_X32Y167        RAMD32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.081    11.623    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  0.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.100ns  (arrival time - required time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_15/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - sysclk_bufg rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.000ns (0.000%)  route 2.014ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg rise edge)
                                                      0.000     0.000 r  
    SLICE_X78Y167        LUT5                         0.000     0.000 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_15/O
                         net (fo=1, routed)           2.014     2.014    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.064     2.056    
    SLICE_X32Y167        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.058     2.114    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_11/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - sysclk_bufg rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.000ns (0.000%)  route 2.047ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg rise edge)
                                                      0.000     0.000 r  
    SLICE_X78Y167        LUT5                         0.000     0.000 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_11/O
                         net (fo=1, routed)           2.047     2.047    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.064     2.056    
    SLICE_X32Y167        RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.060     2.116    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_2/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - sysclk_bufg rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.000ns (0.000%)  route 2.048ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.993ns (routing 1.112ns, distribution 0.881ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg rise edge)
                                                      0.000     0.000 r  
    SLICE_X79Y168        LUT5                         0.000     0.000 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_2/O
                         net (fo=2, routed)           2.048     2.048    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/D
    SLICE_X32Y168        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.993     1.993    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X32Y168        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.064     2.057    
    SLICE_X32Y168        RAMD32 (Hold_H6LUT_SLICEM_CLK_I)
                                                      0.056     2.113    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_4/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - sysclk_bufg rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.000ns (0.000%)  route 2.071ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg rise edge)
                                                      0.000     0.000 r  
    SLICE_X79Y169        LUT5                         0.000     0.000 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_4/O
                         net (fo=1, routed)           2.071     2.071    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.064     2.056    
    SLICE_X32Y167        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     2.134    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_2/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - sysclk_bufg rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.000ns (0.000%)  route 2.055ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.993ns (routing 1.112ns, distribution 0.881ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg rise edge)
                                                      0.000     0.000 r  
    SLICE_X79Y168        LUT5                         0.000     0.000 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_2/O
                         net (fo=2, routed)           2.055     2.055    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/D
    SLICE_X32Y168        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.993     1.993    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X32Y168        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.064     2.057    
    SLICE_X32Y168        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.060     2.117    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_8/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - sysclk_bufg rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.000ns (0.000%)  route 2.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg rise edge)
                                                      0.000     0.000 r  
    SLICE_X79Y167        LUT5                         0.000     0.000 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_8/O
                         net (fo=1, routed)           2.074     2.074    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.064     2.056    
    SLICE_X32Y167        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     2.133    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.054ns  (arrival time - required time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_14/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - sysclk_bufg rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.000ns (0.000%)  route 2.080ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg rise edge)
                                                      0.000     0.000 r  
    SLICE_X80Y167        LUT5                         0.000     0.000 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_14/O
                         net (fo=1, routed)           2.080     2.080    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.064     2.056    
    SLICE_X32Y167        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     2.134    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_16/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - sysclk_bufg rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.000ns (0.000%)  route 2.106ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg rise edge)
                                                      0.000     0.000 r  
    SLICE_X79Y167        LUT5                         0.000     0.000 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_16/O
                         net (fo=1, routed)           2.106     2.106    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.064     2.056    
    SLICE_X32Y167        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.131    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.013ns  (arrival time - required time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_6/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - sysclk_bufg rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.000ns (0.000%)  route 2.121ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg rise edge)
                                                      0.000     0.000 r  
    SLICE_X79Y169        LUT5                         0.000     0.000 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_6/O
                         net (fo=1, routed)           2.121     2.121    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.064     2.056    
    SLICE_X32Y167        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     2.134    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 ultra_ram_pixel_output_buffer/output_cdc_fifo_i_3/O
                            (clock source 'sysclk_bufg'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - sysclk_bufg rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.000ns (0.000%)  route 2.121ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_bufg rise edge)
                                                      0.000     0.000 r  
    SLICE_X79Y168        LUT5                         0.000     0.000 r  ultra_ram_pixel_output_buffer/output_cdc_fifo_i_3/O
                         net (fo=1, routed)           2.121     2.121    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.064     2.056    
    SLICE_X32Y167        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.060     2.116    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.005    





---------------------------------------------------------------------------------------------------
From Clock:  clk100m
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.168ns (13.436%)  route 1.082ns (86.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.925ns (routing 1.112ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.925     1.925    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.004 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.390     2.394    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.483 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.692     3.175    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.845    11.469    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.000    11.469    
                         clock uncertainty           -0.146    11.323    
    SLICE_X42Y144        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.143    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.168ns (13.436%)  route 1.082ns (86.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.925ns (routing 1.112ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.925     1.925    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.004 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.390     2.394    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.483 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.692     3.175    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.845    11.469    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.000    11.469    
                         clock uncertainty           -0.146    11.323    
    SLICE_X42Y144        RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.143    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.168ns (13.436%)  route 1.082ns (86.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.925ns (routing 1.112ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.925     1.925    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.004 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.390     2.394    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.483 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.692     3.175    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.845    11.469    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.000    11.469    
                         clock uncertainty           -0.146    11.323    
    SLICE_X42Y144        RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.143    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.168ns (13.436%)  route 1.082ns (86.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.925ns (routing 1.112ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.925     1.925    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.004 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.390     2.394    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.483 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.692     3.175    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.845    11.469    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.000    11.469    
                         clock uncertainty           -0.146    11.323    
    SLICE_X42Y144        RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.143    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.168ns (13.436%)  route 1.082ns (86.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.925ns (routing 1.112ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.925     1.925    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.004 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.390     2.394    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.483 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.692     3.175    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.845    11.469    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.000    11.469    
                         clock uncertainty           -0.146    11.323    
    SLICE_X42Y144        RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.143    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.168ns (13.436%)  route 1.082ns (86.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.925ns (routing 1.112ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.925     1.925    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.004 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.390     2.394    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.483 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.692     3.175    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.845    11.469    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.000    11.469    
                         clock uncertainty           -0.146    11.323    
    SLICE_X42Y144        RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.143    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.168ns (13.436%)  route 1.082ns (86.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.925ns (routing 1.112ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.925     1.925    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.004 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.390     2.394    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.483 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.692     3.175    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.845    11.469    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.000    11.469    
                         clock uncertainty           -0.146    11.323    
    SLICE_X42Y144        RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.143    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.168ns (13.436%)  route 1.082ns (86.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.925ns (routing 1.112ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.925     1.925    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.004 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.390     2.394    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.483 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.692     3.175    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.845    11.469    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.000    11.469    
                         clock uncertainty           -0.146    11.323    
    SLICE_X42Y144        RAMD32 (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.143    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.168ns (13.436%)  route 1.082ns (86.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.925ns (routing 1.112ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.925     1.925    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.004 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.390     2.394    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.483 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.692     3.175    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.845    11.469    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.000    11.469    
                         clock uncertainty           -0.146    11.323    
    SLICE_X42Y144        RAMD32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.143    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.168ns (13.436%)  route 1.082ns (86.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.925ns (routing 1.112ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.925     1.925    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.004 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.390     2.394    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.483 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.692     3.175    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.845    11.469    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.000    11.469    
                         clock uncertainty           -0.146    11.323    
    SLICE_X42Y144        RAMD32 (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.143    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  7.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.079ns (17.177%)  route 0.381ns (82.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.062ns (routing 0.606ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.062     1.062    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.101 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.207     1.308    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_en
    SLICE_X41Y145        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     1.348 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.174     1.522    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.587     1.168    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     1.168    
                         clock uncertainty            0.146     1.314    
    SLICE_X41Y145        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.361    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.079ns (16.427%)  route 0.402ns (83.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.062ns (routing 0.606ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.062     1.062    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.101 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.207     1.308    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_en
    SLICE_X41Y145        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     1.348 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.195     1.543    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.587     1.168    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     1.168    
                         clock uncertainty            0.146     1.314    
    SLICE_X41Y145        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.361    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.074ns (14.488%)  route 0.437ns (85.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.062ns (routing 0.606ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.001ns, distribution 0.590ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.062     1.062    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.101 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.206     1.307    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.342 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.231     1.573    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X41Y146        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.591     1.172    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y146        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.000     1.172    
                         clock uncertainty            0.146     1.318    
    SLICE_X41Y146        FDCE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.007     1.311    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.074ns (14.490%)  route 0.437ns (85.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.062ns (routing 0.606ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.062     1.062    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.101 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.206     1.307    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.342 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.231     1.573    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X41Y145        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.587     1.168    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.000     1.168    
                         clock uncertainty            0.146     1.314    
    SLICE_X41Y145        FDPE (Hold_DFF_SLICEL_C_CE)
                                                     -0.008     1.306    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.074ns (14.490%)  route 0.437ns (85.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.062ns (routing 0.606ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.062     1.062    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.101 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.206     1.307    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.342 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.231     1.573    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.587     1.168    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.000     1.168    
                         clock uncertainty            0.146     1.314    
    SLICE_X41Y145        FDCE (Hold_CFF_SLICEL_C_CE)
                                                     -0.008     1.306    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.074ns (14.490%)  route 0.437ns (85.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.062ns (routing 0.606ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.062     1.062    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.101 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.206     1.307    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.342 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.231     1.573    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.587     1.168    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.000     1.168    
                         clock uncertainty            0.146     1.314    
    SLICE_X41Y145        FDCE (Hold_BFF_SLICEL_C_CE)
                                                     -0.008     1.306    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.074ns (14.490%)  route 0.437ns (85.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.062ns (routing 0.606ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.062     1.062    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.101 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.206     1.307    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.342 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.231     1.573    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.587     1.168    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.000     1.168    
                         clock uncertainty            0.146     1.314    
    SLICE_X41Y145        FDCE (Hold_AFF_SLICEL_C_CE)
                                                     -0.008     1.306    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.074ns (14.293%)  route 0.444ns (85.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.062ns (routing 0.606ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.001ns, distribution 0.590ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.062     1.062    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.101 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.206     1.307    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.342 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.238     1.580    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.591     1.172    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.000     1.172    
                         clock uncertainty            0.146     1.318    
    SLICE_X41Y145        FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.311    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.074ns (14.293%)  route 0.444ns (85.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.062ns (routing 0.606ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.001ns, distribution 0.590ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.062     1.062    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.101 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.206     1.307    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.342 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.238     1.580    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.591     1.172    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.000     1.172    
                         clock uncertainty            0.146     1.318    
    SLICE_X41Y145        FDCE (Hold_FFF2_SLICEL_C_CE)
                                                     -0.007     1.311    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 data_in_valid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.074ns (14.293%)  route 0.444ns (85.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.062ns (routing 0.606ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.001ns, distribution 0.590ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.062     1.062    clk_100m
    SLICE_X41Y150        FDRE                                         r  data_in_valid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.101 r  data_in_valid_delay_reg/Q
                         net (fo=2, routed)           0.206     1.307    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X41Y145        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.342 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.238     1.580    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X41Y145        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.591     1.172    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.000     1.172    
                         clock uncertainty            0.146     1.318    
    SLICE_X41Y145        FDPE (Hold_GFF2_SLICEL_C_CE)
                                                     -0.007     1.311    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100m
  To Clock:  clk100m

Setup :            0  Failing Endpoints,  Worst Slack        8.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.081ns (7.999%)  route 0.932ns (92.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.112ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.714ns (routing 1.012ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.939     1.939    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.020 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.932     2.952    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X45Y162        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.714    11.714    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X45Y162        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.135    11.849    
                         clock uncertainty           -0.064    11.786    
    SLICE_X45Y162        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.720    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.081ns (7.999%)  route 0.932ns (92.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.112ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.714ns (routing 1.012ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.939     1.939    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.020 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.932     2.952    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X45Y162        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.714    11.714    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X45Y162        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism              0.135    11.849    
                         clock uncertainty           -0.064    11.786    
    SLICE_X45Y162        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.720    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.081ns (8.007%)  route 0.931ns (91.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.112ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.717ns (routing 1.012ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.939     1.939    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.020 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.931     2.951    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X45Y161        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.717    11.717    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X45Y161        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.135    11.853    
                         clock uncertainty           -0.064    11.789    
    SLICE_X45Y161        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.723    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.081ns (8.007%)  route 0.931ns (91.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.112ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.717ns (routing 1.012ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.939     1.939    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.020 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.931     2.951    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X45Y161        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.717    11.717    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X45Y161        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism              0.135    11.853    
                         clock uncertainty           -0.064    11.789    
    SLICE_X45Y161        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.723    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.081ns (8.007%)  route 0.931ns (91.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.112ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.717ns (routing 1.012ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.939     1.939    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.020 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.931     2.951    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X45Y161        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.717    11.717    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X45Y161        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism              0.135    11.853    
                         clock uncertainty           -0.064    11.789    
    SLICE_X45Y161        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    11.723    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.081ns (8.007%)  route 0.931ns (91.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.112ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.717ns (routing 1.012ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.939     1.939    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.020 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.931     2.951    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X45Y161        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.717    11.717    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X45Y161        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              0.135    11.853    
                         clock uncertainty           -0.064    11.789    
    SLICE_X45Y161        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    11.723    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.081ns (8.007%)  route 0.931ns (91.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.112ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.717ns (routing 1.012ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.939     1.939    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.020 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.931     2.951    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X45Y161        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.717    11.717    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X45Y161        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism              0.135    11.853    
                         clock uncertainty           -0.064    11.789    
    SLICE_X45Y161        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.723    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.081ns (8.039%)  route 0.927ns (91.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.112ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.719ns (routing 1.012ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.939     1.939    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.020 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.927     2.947    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X45Y158        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.719    11.719    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X45Y158        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism              0.135    11.854    
                         clock uncertainty           -0.064    11.791    
    SLICE_X45Y158        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.725    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.081ns (8.071%)  route 0.923ns (91.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.112ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.012ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.939     1.939    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.020 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.923     2.943    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X45Y155        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.715    11.715    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.135    11.850    
                         clock uncertainty           -0.064    11.787    
    SLICE_X45Y155        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.721    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         11.721    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100m rise@10.000ns - clk100m rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.081ns (8.071%)  route 0.923ns (91.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.112ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.012ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.939     1.939    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.020 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.923     2.943    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X45Y155        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)   10.000    10.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000    10.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.715    11.715    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.135    11.850    
                         clock uncertainty           -0.064    11.787    
    SLICE_X45Y155        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.721    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         11.721    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  8.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.202%)  route 0.129ns (76.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.079ns (routing 0.606ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.673ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.079     1.079    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y165        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.118 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.129     1.247    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y167        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.220     1.220    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y167        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.090     1.130    
    SLICE_X33Y167        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.110    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.202%)  route 0.129ns (76.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.079ns (routing 0.606ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.673ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.079     1.079    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y165        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.118 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.129     1.247    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y167        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.220     1.220    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y167        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.090     1.130    
    SLICE_X33Y167        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.110    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.202%)  route 0.129ns (76.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.079ns (routing 0.606ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.673ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.079     1.079    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y165        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.118 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.129     1.247    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y167        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.220     1.220    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y167        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.090     1.130    
    SLICE_X33Y167        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.110    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.202%)  route 0.129ns (76.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.079ns (routing 0.606ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.673ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.079     1.079    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y165        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.118 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.129     1.247    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y167        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.220     1.220    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y167        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.090     1.130    
    SLICE_X33Y167        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.110    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.070ns (routing 0.606ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.673ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.070     1.070    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.110 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.087     1.197    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X41Y147        FDPE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.204     1.204    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.126     1.078    
    SLICE_X41Y147        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.058    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.070ns (routing 0.606ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.673ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.070     1.070    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.110 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.087     1.197    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X41Y147        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.204     1.204    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.126     1.078    
    SLICE_X41Y147        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.058    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.070ns (routing 0.606ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.673ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.070     1.070    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.110 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.087     1.197    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X41Y147        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.204     1.204    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.126     1.078    
    SLICE_X41Y147        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.058    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.202%)  route 0.129ns (76.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.079ns (routing 0.606ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.673ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.079     1.079    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y165        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.118 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.129     1.247    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y167        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.216     1.216    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y167        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.090     1.126    
    SLICE_X33Y167        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.106    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.202%)  route 0.129ns (76.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.079ns (routing 0.606ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.673ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.079     1.079    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y165        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.118 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.129     1.247    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y167        FDPE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.216     1.216    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y167        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.090     1.126    
    SLICE_X33Y167        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.106    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100m rise@0.000ns - clk100m rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.202%)  route 0.129ns (76.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.079ns (routing 0.606ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.673ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.079     1.079    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y165        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.118 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.129     1.247    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y167        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.216     1.216    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y167        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.090     1.126    
    SLICE_X33Y167        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.106    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.156ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.080ns (11.463%)  route 0.618ns (88.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.001ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.940     1.856    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.936 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.618     2.554    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
    SLICE_X41Y145        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.812    11.436    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.375    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X41Y145        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.710    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  9.156    

Slack (MET) :             9.156ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.080ns (11.463%)  route 0.618ns (88.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.001ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.940     1.856    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.936 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.618     2.554    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
    SLICE_X41Y145        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.812    11.436    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.375    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X41Y145        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.710    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  9.156    

Slack (MET) :             9.156ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.080ns (11.463%)  route 0.618ns (88.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.001ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.940     1.856    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.936 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.618     2.554    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y145        FDPE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.812    11.436    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.375    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X41Y145        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.066    11.710    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  9.156    

Slack (MET) :             9.156ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.080ns (11.463%)  route 0.618ns (88.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.001ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.940     1.856    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.936 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.618     2.554    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y145        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.812    11.436    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.375    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X41Y145        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.710    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  9.156    

Slack (MET) :             9.156ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.080ns (11.463%)  route 0.618ns (88.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.001ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.940     1.856    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.936 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.618     2.554    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y145        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.812    11.436    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.375    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X41Y145        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    11.710    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  9.156    

Slack (MET) :             9.156ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.080ns (11.463%)  route 0.618ns (88.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.001ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.940     1.856    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.936 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.618     2.554    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y145        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.812    11.436    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.375    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X41Y145        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.710    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  9.156    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.080ns (11.479%)  route 0.617ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.001ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.940     1.856    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.936 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.617     2.553    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y145        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.814    11.438    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.375    11.813    
                         clock uncertainty           -0.035    11.778    
    SLICE_X41Y145        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.712    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.080ns (11.479%)  route 0.617ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.001ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.940     1.856    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.936 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.617     2.553    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y145        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.814    11.438    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.375    11.813    
                         clock uncertainty           -0.035    11.778    
    SLICE_X41Y145        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.712    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.080ns (11.479%)  route 0.617ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.001ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.940     1.856    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.936 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.617     2.553    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y145        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.814    11.438    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.375    11.813    
                         clock uncertainty           -0.035    11.778    
    SLICE_X41Y145        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    11.712    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.080ns (11.479%)  route 0.617ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.001ns, distribution 0.939ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.001ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.940     1.856    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.936 f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.617     2.553    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y145        FDCE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.814    11.438    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y145        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.375    11.813    
                         clock uncertainty           -0.035    11.778    
    SLICE_X41Y145        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    11.712    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  9.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.041ns (27.002%)  route 0.111ns (72.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.513ns (routing 0.000ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.566ns (routing 0.001ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.513     0.868    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.909 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.111     1.019    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X31Y165        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.566     1.146    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism             -0.246     0.900    
    SLICE_X31Y165        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     0.880    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.041ns (27.002%)  route 0.111ns (72.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.513ns (routing 0.000ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.566ns (routing 0.001ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.513     0.868    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.909 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.111     1.019    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X31Y165        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.566     1.146    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism             -0.246     0.900    
    SLICE_X31Y165        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     0.880    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.041ns (27.002%)  route 0.111ns (72.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.513ns (routing 0.000ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.566ns (routing 0.001ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.513     0.868    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.909 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.111     1.019    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X31Y165        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.566     1.146    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism             -0.246     0.900    
    SLICE_X31Y165        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     0.880    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.041ns (27.002%)  route 0.111ns (72.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.513ns (routing 0.000ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.566ns (routing 0.001ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.513     0.868    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.909 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.111     1.019    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y165        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.566     1.146    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -0.246     0.900    
    SLICE_X31Y165        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     0.880    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.041ns (27.002%)  route 0.111ns (72.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.513ns (routing 0.000ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.566ns (routing 0.001ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.513     0.868    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.909 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.111     1.019    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y165        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.566     1.146    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism             -0.246     0.900    
    SLICE_X31Y165        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     0.880    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.041ns (27.002%)  route 0.111ns (72.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.513ns (routing 0.000ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.566ns (routing 0.001ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.513     0.868    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.909 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.111     1.019    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y165        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.566     1.146    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.246     0.900    
    SLICE_X31Y165        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     0.880    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.041ns (27.002%)  route 0.111ns (72.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.513ns (routing 0.000ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.566ns (routing 0.001ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.513     0.868    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.909 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.111     1.019    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y165        FDCE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.566     1.146    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism             -0.246     0.900    
    SLICE_X31Y165        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     0.880    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.041ns (22.049%)  route 0.145ns (77.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.513ns (routing 0.000ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.513     0.868    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.909 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.145     1.054    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y166        FDPE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.573     1.154    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X31Y166        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.246     0.907    
    SLICE_X31Y166        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.887    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.041ns (22.049%)  route 0.145ns (77.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.513ns (routing 0.000ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.513     0.868    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.909 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.145     1.054    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y166        FDPE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.573     1.154    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X31Y166        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.246     0.907    
    SLICE_X31Y166        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     0.887    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.041ns (22.049%)  route 0.145ns (77.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.513ns (routing 0.000ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.513     0.868    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.909 f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.145     1.054    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y166        FDPE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.573     1.154    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X31Y166        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.246     0.907    
    SLICE_X31Y166        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.887    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.166    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100m

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.860ns  (logic 0.515ns (13.329%)  route 3.346ns (86.671%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.738ns (routing 1.012ns, distribution 0.726ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.346     3.860    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y164        FDPE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.738     1.738    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y164        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.860ns  (logic 0.515ns (13.329%)  route 3.346ns (86.671%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.738ns (routing 1.012ns, distribution 0.726ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.346     3.860    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y164        FDPE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.738     1.738    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y164        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.620ns  (logic 0.515ns (14.214%)  route 3.105ns (85.786%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.723ns (routing 1.012ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.105     3.620    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X41Y147        FDPE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.723     1.723    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.620ns  (logic 0.515ns (14.214%)  route 3.105ns (85.786%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.723ns (routing 1.012ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.105     3.620    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X41Y147        FDPE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.723     1.723    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.150ns (9.149%)  route 1.485ns (90.851%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.208ns (routing 0.673ns, distribution 0.535ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        1.485     1.635    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X41Y147        FDPE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.208     1.208    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.150ns (9.149%)  route 1.485ns (90.851%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.208ns (routing 0.673ns, distribution 0.535ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        1.485     1.635    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X41Y147        FDPE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.208     1.208    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.150ns (8.536%)  route 1.603ns (91.464%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.216ns (routing 0.673ns, distribution 0.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        1.603     1.752    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y164        FDPE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.216     1.216    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y164        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.150ns (8.536%)  route 1.603ns (91.464%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.216ns (routing 0.673ns, distribution 0.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        1.603     1.752    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y164        FDPE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.216     1.216    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y164        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  clk100m

Max Delay            18 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.921ns  (logic 0.281ns (30.510%)  route 0.640ns (69.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.975ns (routing 0.001ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.012ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.975     1.892    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X42Y143        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     2.173 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.640     2.813    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.715     1.715    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.288ns (31.338%)  route 0.631ns (68.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.962ns (routing 0.001ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.012ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.962     1.878    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     2.166 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.631     2.797    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.715     1.715    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.917ns  (logic 0.281ns (30.643%)  route 0.636ns (69.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.962ns (routing 0.001ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.012ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.962     1.878    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     2.159 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.636     2.795    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.715     1.715    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.295ns (32.998%)  route 0.599ns (67.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.962ns (routing 0.001ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.012ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.962     1.878    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     2.173 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.599     2.772    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.715     1.715    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.295ns (34.144%)  route 0.569ns (65.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.975ns (routing 0.001ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.012ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.975     1.892    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X42Y143        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     2.187 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.569     2.756    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.715     1.715    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.295ns (33.830%)  route 0.577ns (66.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.962ns (routing 0.001ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.012ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.962     1.878    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     2.173 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.577     2.750    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.715     1.715    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.821ns  (logic 0.304ns (37.028%)  route 0.517ns (62.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.962ns (routing 0.001ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.012ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.962     1.878    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.304     2.182 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.517     2.699    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.715     1.715    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.302ns (38.918%)  route 0.474ns (61.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.962ns (routing 0.001ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.012ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.962     1.878    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     2.180 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/O
                         net (fo=1, routed)           0.474     2.654    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.715     1.715    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y155        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.080ns (11.333%)  route 0.626ns (88.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.925ns (routing 0.001ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.744ns (routing 1.012ns, distribution 0.732ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.925     1.841    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.921 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.626     2.547    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X34Y165        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.744     1.744    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X34Y165        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.287ns (47.993%)  route 0.311ns (52.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.962ns (routing 0.001ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.725ns (routing 1.012ns, distribution 0.713ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.962     1.878    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287     2.165 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.311     2.476    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X42Y141        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.725     1.725    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X42Y141        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.038ns (29.921%)  route 0.089ns (70.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.505ns (routing 0.000ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.673ns, distribution 0.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.505     0.860    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y167        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.898 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.089     0.987    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.217     1.217    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.041ns (32.800%)  route 0.084ns (67.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.517ns (routing 0.000ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.673ns, distribution 0.535ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.517     0.872    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X41Y142        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.913 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.084     0.997    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X41Y142        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.208     1.208    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y142        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (32.999%)  route 0.079ns (67.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.524ns (routing 0.000ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.673ns, distribution 0.532ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.524     0.879    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.918 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.079     0.997    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X41Y146        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.205     1.205    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X41Y146        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.505ns (routing 0.000ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.673ns, distribution 0.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.505     0.860    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X34Y166        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y166        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.899 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.100     0.999    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X34Y166        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.217     1.217    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X34Y166        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.517ns (routing 0.000ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.673ns, distribution 0.535ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.517     0.872    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X41Y142        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.911 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.089     1.000    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X42Y142        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.208     1.208    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y142        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.037ns (30.328%)  route 0.085ns (69.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.528ns (routing 0.000ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.673ns, distribution 0.534ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.528     0.883    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y143        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.920 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.085     1.005    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X42Y143        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.207     1.207    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y143        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.505ns (routing 0.000ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.673ns, distribution 0.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.505     0.860    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y167        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.899 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.111     1.010    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.217     1.217    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.950%)  route 0.103ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.528ns (routing 0.000ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.673ns, distribution 0.534ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.528     0.883    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y143        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.921 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.103     1.024    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X42Y143        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.207     1.207    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y143        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.505ns (routing 0.000ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.673ns, distribution 0.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.505     0.860    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X34Y166        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y166        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.899 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.130     1.029    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X34Y166        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.217     1.217    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X34Y166        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.110ns (63.584%)  route 0.063ns (36.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.542ns (routing 0.000ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.673ns, distribution 0.533ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.542     0.897    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X42Y144        RAMD32                                       r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.110     1.007 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.063     1.070    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X42Y141        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.206     1.206    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X42Y141        FDCE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.852ns  (logic 0.515ns (13.359%)  route 3.337ns (86.641%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.797ns (routing 0.001ns, distribution 0.796ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.337     3.852    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X33Y165        FDPE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.797     1.421    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.852ns  (logic 0.515ns (13.359%)  route 3.337ns (86.641%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.797ns (routing 0.001ns, distribution 0.796ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.337     3.852    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X33Y165        FDPE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.797     1.421    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.617ns  (logic 0.515ns (14.226%)  route 3.102ns (85.774%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.802ns (routing 0.001ns, distribution 0.801ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.102     3.617    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y146        FDPE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.802     1.426    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.617ns  (logic 0.515ns (14.226%)  route 3.102ns (85.774%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.802ns (routing 0.001ns, distribution 0.801ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.102     3.617    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y146        FDPE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.802     1.426    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.150ns (9.166%)  route 1.482ns (90.834%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.580ns (routing 0.001ns, distribution 0.579ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        1.482     1.632    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y146        FDPE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.580     1.160    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.150ns (9.166%)  route 1.482ns (90.834%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.580ns (routing 0.001ns, distribution 0.579ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        1.482     1.632    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y146        FDPE                                         f  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.580     1.160    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y146        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.150ns (8.561%)  route 1.598ns (91.439%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        1.598     1.747    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X33Y165        FDPE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.583     1.163    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.150ns (8.561%)  route 1.598ns (91.439%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        1.598     1.747    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X33Y165        FDPE                                         f  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.583     1.163    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100m
  To Clock:  ftdi_clk

Max Delay            18 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.289ns (36.675%)  route 0.499ns (63.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.001ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     2.281 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.499     2.780    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X29Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.785     1.409    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.295ns (39.021%)  route 0.461ns (60.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.001ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     2.287 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.461     2.748    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X29Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.784     1.408    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.743ns  (logic 0.287ns (38.627%)  route 0.456ns (61.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.001ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287     2.279 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.456     2.735    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X32Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.790     1.414    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.792ns  (logic 0.081ns (10.232%)  route 0.711ns (89.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.939ns (routing 1.112ns, distribution 0.827ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.001ns, distribution 0.815ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.939     1.939    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y147        FDPE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.020 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.711     2.731    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X40Y146        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.816     1.440    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X40Y146        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.718ns  (logic 0.288ns (40.111%)  route 0.430ns (59.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.001ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     2.280 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.430     2.710    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X29Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.784     1.408    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.292ns (43.388%)  route 0.381ns (56.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.001ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     2.284 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.381     2.665    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X31Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.780     1.404    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.281ns (42.576%)  route 0.379ns (57.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.001ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     2.273 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.379     2.652    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X29Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.785     1.409    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.631ns  (logic 0.288ns (45.642%)  route 0.343ns (54.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.001ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     2.280 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.343     2.623    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X29Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.785     1.409    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y166        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.281ns (45.104%)  route 0.342ns (54.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.993ns (routing 1.112ns, distribution 0.881ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.001ns, distribution 0.790ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.993     1.993    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X32Y168        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y168        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     2.274 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.342     2.616    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X32Y168        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.791     1.415    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y168        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.616ns  (logic 0.307ns (49.838%)  route 0.309ns (50.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.992ns (routing 1.112ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.001ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.992     1.992    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y167        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     2.299 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.309     2.608    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X31Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.780     1.404    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y165        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.008%)  route 0.066ns (62.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.079ns (routing 0.606ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.579ns (routing 0.001ns, distribution 0.578ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.079     1.079    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y165        FDPE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y165        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.118 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.066     1.184    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X33Y165        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.579     1.159    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X33Y165        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.520%)  route 0.083ns (67.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.068ns (routing 0.606ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.001ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.068     1.068    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.108 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.083     1.191    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X41Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.588     1.169    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.077ns (routing 0.606ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.077     1.077    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y167        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.116 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.084     1.200    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.573     1.153    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.077ns (routing 0.606ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.077     1.077    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y167        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.115 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.086     1.201    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.573     1.153    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y167        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.078ns (routing 0.606ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.571ns (routing 0.001ns, distribution 0.570ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.078     1.078    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X33Y168        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y168        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.117 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.090     1.207    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X33Y168        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.571     1.152    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y168        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.068ns (routing 0.606ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.001ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.068     1.068    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.107 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.105     1.212    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X40Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.588     1.169    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.068ns (routing 0.606ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.001ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.068     1.068    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.107 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.107     1.214    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X41Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.588     1.169    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.068ns (routing 0.606ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.001ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.068     1.068    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.107 r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.110     1.217    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.588     1.169    input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y144        FDRE                                         r  input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.078ns (routing 0.606ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.571ns (routing 0.001ns, distribution 0.570ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.078     1.078    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X33Y168        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.117 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.101     1.218    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X33Y168        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.571     1.152    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y168        FDRE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.105ns (68.182%)  route 0.049ns (31.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.098ns (routing 0.606ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.574ns (routing 0.001ns, distribution 0.573ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.098     1.098    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X32Y168        RAMD32                                       r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y168        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.105     1.203 r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.049     1.252    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X32Y168        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.574     1.155    output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y168        FDCE                                         r  output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.945ns  (logic 1.452ns (24.425%)  route 4.493ns (75.575%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        4.493     5.007    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.937     5.945 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.945    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 0.579ns (21.495%)  route 2.113ns (78.505%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        2.113     2.263    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.429     2.692 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.692    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.935ns  (logic 3.043ns (25.493%)  route 8.892ns (74.507%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          8.892    15.624    ftdi_data_io_IOBUF[3]_inst/T
    B15                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.964    18.587 r  ftdi_data_io_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.587    ftdi_data_io[3]
    B15                                                               r  ftdi_data_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.899ns  (logic 3.028ns (27.779%)  route 7.871ns (72.221%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          7.871    14.603    ftdi_data_io_IOBUF[6]_inst/T
    D13                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.949    17.551 r  ftdi_data_io_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.551    ftdi_data_io[6]
    D13                                                               r  ftdi_data_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.928ns  (logic 3.025ns (30.466%)  route 6.903ns (69.534%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          6.903    13.635    ftdi_data_io_IOBUF[7]_inst/T
    C13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.946    16.580 r  ftdi_data_io_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.580    ftdi_data_io[7]
    C13                                                               r  ftdi_data_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.903ns  (logic 3.047ns (34.221%)  route 5.856ns (65.779%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          5.856    12.588    ftdi_data_io_IOBUF[5]_inst/T
    A14                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.968    15.555 r  ftdi_data_io_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.555    ftdi_data_io[5]
    A14                                                               r  ftdi_data_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.849ns  (logic 3.036ns (38.677%)  route 4.813ns (61.323%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          4.813    11.545    ftdi_data_io_IOBUF[11]_inst/T
    B12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.957    14.502 r  ftdi_data_io_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.502    ftdi_data_io[11]
    B12                                                               r  ftdi_data_io[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 3.045ns (39.556%)  route 4.653ns (60.444%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          4.653    11.385    ftdi_data_io_IOBUF[4]_inst/T
    B14                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.966    14.351 r  ftdi_data_io_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.351    ftdi_data_io[4]
    B14                                                               r  ftdi_data_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 3.053ns (45.196%)  route 3.701ns (54.804%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          3.701    10.433    ftdi_data_io_IOBUF[2]_inst/T
    A15                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.974    13.406 r  ftdi_data_io_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.406    ftdi_data_io[2]
    A15                                                               r  ftdi_data_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.726ns  (logic 3.025ns (44.980%)  route 3.700ns (55.020%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          3.700    10.432    ftdi_data_io_IOBUF[1]_inst/T
    D15                  OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      2.946    13.378 r  ftdi_data_io_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.378    ftdi_data_io[1]
    D15                                                               r  ftdi_data_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.625ns  (logic 3.031ns (45.749%)  route 3.594ns (54.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          3.594    10.326    ftdi_data_io_IOBUF[9]_inst/T
    C12                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.952    13.278 r  ftdi_data_io_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.278    ftdi_data_io[9]
    C12                                                               r  ftdi_data_io[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.580ns  (logic 3.053ns (54.705%)  route 2.527ns (45.295%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.736     6.652    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.731 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          2.527     9.259    ftdi_data_io_IOBUF[10]_inst/T
    A12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.974    12.232 r  ftdi_data_io_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.232    ftdi_data_io[10]
    A12                                                               r  ftdi_data_io[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.859ns  (logic 0.485ns (56.470%)  route 0.374ns (43.530%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.416     5.771    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     5.810 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.374     6.184    ftdi_data_io_IOBUF[15]_inst/T
    D9                   OBUFT (TriStatE_OUTBUF_HPIOB_SNGL_T_O)
                                                      0.446     6.630 r  ftdi_data_io_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.630    ftdi_data_io[15]
    D9                                                                r  ftdi_data_io[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.861ns  (logic 0.499ns (57.936%)  route 0.362ns (42.064%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.416     5.771    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     5.810 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.362     6.172    ftdi_data_io_IOBUF[14]_inst/T
    C8                   OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.460     6.632 r  ftdi_data_io_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.632    ftdi_data_io[14]
    C8                                                                r  ftdi_data_io[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.891ns  (logic 0.494ns (55.467%)  route 0.397ns (44.533%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.416     5.771    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     5.810 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=51, routed)          0.397     6.207    ftdi_data_io_IOBUF[13]_inst/T
    D8                   OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.455     6.662 r  ftdi_data_io_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.662    ftdi_data_io[13]
    D8                                                                r  ftdi_data_io[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_ftdi_wr_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_wr_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.894ns  (logic 0.472ns (52.799%)  route 0.422ns (47.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.416     5.771    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/reg_ftdi_wr_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     5.810 r  ft600_send_recv/reg_ftdi_wr_n_reg/Q
                         net (fo=1, routed)           0.422     6.232    ftdi_wr_n_o_OBUF
    D11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.433     6.665 r  ftdi_wr_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.665    ftdi_wr_n_o
    D11                                                               r  ftdi_wr_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_ftdi_be_output_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_be_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.925ns  (logic 0.473ns (51.125%)  route 0.452ns (48.875%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.413ns (routing 0.000ns, distribution 0.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.413     5.768    ft600_send_recv/CLK
    SLICE_X0Y155         FDCE                                         r  ft600_send_recv/reg_ftdi_be_output_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y155         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     5.809 r  ft600_send_recv/reg_ftdi_be_output_reg[1]/Q
                         net (fo=3, routed)           0.452     6.261    ftdi_be_io_IOBUF[0]_inst/I
    E11                  OBUFT (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.432     6.693 r  ftdi_be_io_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.693    ftdi_be_io[0]
    E11                                                               r  ftdi_be_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]_lopt_replica/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.473ns (50.829%)  route 0.458ns (49.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.421     5.776    ft600_send_recv/CLK
    SLICE_X0Y165         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[2]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     5.815 r  ft600_send_recv/reg_LED_data_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.458     6.273    lopt_2
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.434     6.707 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.707    led_o[2]
    J10                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_ftdi_oe_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_oe_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.480ns (51.095%)  route 0.459ns (48.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.419     5.774    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     5.813 r  ft600_send_recv/reg_ftdi_oe_n_reg/Q
                         net (fo=5, routed)           0.459     6.272    ftdi_oe_n_o_OBUF
    B10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.441     6.712 r  ftdi_oe_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.712    ftdi_oe_n_o
    B10                                                               r  ftdi_oe_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]_lopt_replica/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.940ns  (logic 0.478ns (50.859%)  route 0.462ns (49.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.421     5.776    ft600_send_recv/CLK
    SLICE_X0Y165         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[3]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     5.816 r  ft600_send_recv/reg_LED_data_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.462     6.278    lopt_3
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.438     6.716 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.716    led_o[3]
    G11                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_rd_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.483ns (50.226%)  route 0.478ns (49.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.419     5.774    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     5.814 r  ft600_send_recv/reg_ftdi_rd_n_reg/Q
                         net (fo=4, routed)           0.478     6.292    ftdi_rd_n_o_OBUF
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.443     6.735 r  ftdi_rd_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.735    ftdi_rd_n_o
    A10                                                               r  ftdi_rd_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.448ns (46.788%)  route 0.510ns (53.212%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.422     5.777    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     5.816 r  ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           0.510     6.326    ftdi_data_io_IOBUF[0]_inst/I
    E15                  OBUFT (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.409     6.735 r  ftdi_data_io_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.735    ftdi_data_io[0]
    E15                                                               r  ftdi_data_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100m

Max Delay          5084 Endpoints
Min Delay          5084 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[0].channel_inst/input_sipo_reg/valid_x_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.603ns (12.793%)  route 4.108ns (87.207%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.715ns (routing 1.012ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.847     4.361    compression_core/gen_channels[0].channel_inst/input_sipo_reg/ftdi_rstn_o_OBUF
    SLICE_X47Y161        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     4.449 r  compression_core/gen_channels[0].channel_inst/input_sipo_reg/valid_x_i_1/O
                         net (fo=1, routed)           0.261     4.710    compression_core/gen_channels[0].channel_inst/input_sipo_reg/valid_x_i_1_n_0
    SLICE_X47Y161        FDRE                                         r  compression_core/gen_channels[0].channel_inst/input_sipo_reg/valid_x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.715     1.715    compression_core/gen_channels[0].channel_inst/input_sipo_reg/clk_out2
    SLICE_X47Y161        FDRE                                         r  compression_core/gen_channels[0].channel_inst/input_sipo_reg/valid_x_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[182]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.567ns  (logic 0.515ns (11.266%)  route 4.052ns (88.734%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.738ns (routing 1.012ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        4.052     4.567    compression_core/gen_channels[1].channel_inst/pixel_transpose/AR[0]
    SLICE_X42Y179        FDCE                                         f  compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[182]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.738     1.738    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X42Y179        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[182]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[183]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.567ns  (logic 0.515ns (11.266%)  route 4.052ns (88.734%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.738ns (routing 1.012ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        4.052     4.567    compression_core/gen_channels[1].channel_inst/pixel_transpose/AR[0]
    SLICE_X42Y179        FDCE                                         f  compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[183]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.738     1.738    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X42Y179        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[183]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[191]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 0.515ns (11.274%)  route 4.049ns (88.726%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.737ns (routing 1.012ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        4.049     4.564    compression_core/gen_channels[1].channel_inst/pixel_transpose/AR[0]
    SLICE_X42Y179        FDCE                                         f  compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[191]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.737     1.737    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X42Y179        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[191]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[192]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 0.515ns (11.274%)  route 4.049ns (88.726%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.737ns (routing 1.012ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        4.049     4.564    compression_core/gen_channels[1].channel_inst/pixel_transpose/AR[0]
    SLICE_X42Y179        FDCE                                         f  compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[192]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.737     1.737    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X42Y179        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[192]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[193]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 0.515ns (11.274%)  route 4.049ns (88.726%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.737ns (routing 1.012ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        4.049     4.564    compression_core/gen_channels[1].channel_inst/pixel_transpose/AR[0]
    SLICE_X42Y179        FDCE                                         f  compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[193]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.737     1.737    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X42Y179        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[193]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[194]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 0.515ns (11.274%)  route 4.049ns (88.726%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.737ns (routing 1.012ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        4.049     4.564    compression_core/gen_channels[1].channel_inst/pixel_transpose/AR[0]
    SLICE_X42Y179        FDCE                                         f  compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[194]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.737     1.737    compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X42Y179        FDCE                                         r  compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[194]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/quantizer/data_o_reg[58]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 0.515ns (11.316%)  route 4.033ns (88.684%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.740ns (routing 1.012ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        4.033     4.547    compression_core/gen_channels[1].channel_inst/quantizer/AR[0]
    SLICE_X33Y179        FDCE                                         f  compression_core/gen_channels[1].channel_inst/quantizer/data_o_reg[58]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.740     1.740    compression_core/gen_channels[1].channel_inst/quantizer/clk_out2
    SLICE_X33Y179        FDCE                                         r  compression_core/gen_channels[1].channel_inst/quantizer/data_o_reg[58]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/quantizer/data_o_reg[59]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 0.515ns (11.316%)  route 4.033ns (88.684%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.740ns (routing 1.012ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        4.033     4.547    compression_core/gen_channels[1].channel_inst/quantizer/AR[0]
    SLICE_X33Y179        FDCE                                         f  compression_core/gen_channels[1].channel_inst/quantizer/data_o_reg[59]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.740     1.740    compression_core/gen_channels[1].channel_inst/quantizer/clk_out2
    SLICE_X33Y179        FDCE                                         r  compression_core/gen_channels[1].channel_inst/quantizer/data_o_reg[59]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/quantizer/data_o_reg[60]/CLR
                            (recovery check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 0.515ns (11.316%)  route 4.033ns (88.684%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.740ns (routing 1.012ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        4.033     4.547    compression_core/gen_channels[1].channel_inst/quantizer/AR[0]
    SLICE_X33Y179        FDCE                                         f  compression_core/gen_channels[1].channel_inst/quantizer/data_o_reg[60]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.740     1.740    compression_core/gen_channels[1].channel_inst/quantizer/clk_out2
    SLICE_X33Y179        FDCE                                         r  compression_core/gen_channels[1].channel_inst/quantizer/data_o_reg[60]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[1]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.150ns (16.377%)  route 0.764ns (83.623%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.284ns (routing 0.673ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        0.764     0.913    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/AR[0]
    SLICE_X28Y203        FDCE                                         f  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.284     1.284    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/clk_out2
    SLICE_X28Y203        FDCE                                         r  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b1_r_reg[0]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.150ns (16.377%)  route 0.764ns (83.623%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.284ns (routing 0.673ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        0.764     0.913    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/AR[0]
    SLICE_X28Y203        FDCE                                         f  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b1_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.284     1.284    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/clk_out2
    SLICE_X28Y203        FDCE                                         r  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b1_r_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[5]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.150ns (16.359%)  route 0.765ns (83.641%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.285ns (routing 0.673ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        0.765     0.914    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/AR[0]
    SLICE_X28Y203        FDCE                                         f  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.285     1.285    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/clk_out2
    SLICE_X28Y203        FDCE                                         r  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[6]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.150ns (16.359%)  route 0.765ns (83.641%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.285ns (routing 0.673ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        0.765     0.914    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/AR[0]
    SLICE_X28Y203        FDCE                                         f  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.285     1.285    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/clk_out2
    SLICE_X28Y203        FDCE                                         r  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[7]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.150ns (16.359%)  route 0.765ns (83.641%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.285ns (routing 0.673ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        0.765     0.914    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/AR[0]
    SLICE_X28Y203        FDCE                                         f  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.285     1.285    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/clk_out2
    SLICE_X28Y203        FDCE                                         r  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[7]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[8]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.150ns (16.359%)  route 0.765ns (83.641%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.285ns (routing 0.673ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        0.765     0.914    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/AR[0]
    SLICE_X28Y203        FDCE                                         f  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.285     1.285    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/clk_out2
    SLICE_X28Y203        FDCE                                         r  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a2_r_reg[8]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b0_r_reg[3]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.150ns (16.359%)  route 0.765ns (83.641%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.289ns (routing 0.673ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        0.765     0.914    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/AR[0]
    SLICE_X28Y201        FDCE                                         f  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b0_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.289     1.289    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/clk_out2
    SLICE_X28Y201        FDCE                                         r  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b0_r_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b1_r_reg[3]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.150ns (16.359%)  route 0.765ns (83.641%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.289ns (routing 0.673ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        0.765     0.914    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/AR[0]
    SLICE_X28Y201        FDCE                                         f  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b1_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.289     1.289    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/clk_out2
    SLICE_X28Y201        FDCE                                         r  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b1_r_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b1_r_reg[5]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.150ns (16.359%)  route 0.765ns (83.641%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.285ns (routing 0.673ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        0.765     0.914    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/AR[0]
    SLICE_X28Y203        FDCE                                         f  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b1_r_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.285     1.285    compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/clk_out2
    SLICE_X28Y203        FDCE                                         r  compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b1_r_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/simd_add.a0_r_reg[10]/CLR
                            (removal check against rising-edge clock clk100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.150ns (16.359%)  route 0.765ns (83.641%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.289ns (routing 0.673ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        0.765     0.914    compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/AR[0]
    SLICE_X28Y201        FDCE                                         f  compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/simd_add.a0_r_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100m rise edge)    0.000     0.000 r  
    BUFGCE_X0Y86         BUFGCE                       0.000     0.000 r  sys_clk/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6213, routed)        1.289     1.289    compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/clk_out2
    SLICE_X28Y201        FDCE                                         r  compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/simd_add.a0_r_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/end_write_delay_flag_reg/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 0.515ns (11.649%)  route 3.903ns (88.351%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 6.271 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.903     4.417    ft600_send_recv/ready_to_send_o_reg_0
    SLICE_X0Y158         FDCE                                         f  ft600_send_recv/end_write_delay_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.647     6.271    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/end_write_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/ready_to_send_o_reg/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 0.515ns (11.649%)  route 3.903ns (88.351%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 6.271 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.903     4.417    ft600_send_recv/ready_to_send_o_reg_0
    SLICE_X0Y158         FDCE                                         f  ft600_send_recv/ready_to_send_o_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.647     6.271    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/ready_to_send_o_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_oe_n_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 0.515ns (11.649%)  route 3.903ns (88.351%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 6.271 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.903     4.417    ft600_send_recv/ready_to_send_o_reg_0
    SLICE_X0Y158         FDPE                                         f  ft600_send_recv/reg_ftdi_oe_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.647     6.271    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_rd_n_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 0.515ns (11.649%)  route 3.903ns (88.351%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 6.271 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.903     4.417    ft600_send_recv/ready_to_send_o_reg_0
    SLICE_X0Y158         FDPE                                         f  ft600_send_recv/reg_ftdi_rd_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.647     6.271    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/write_rd_delay_flag_reg/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 0.515ns (11.649%)  route 3.903ns (88.351%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 6.271 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.903     4.417    ft600_send_recv/ready_to_send_o_reg_0
    SLICE_X0Y158         FDCE                                         f  ft600_send_recv/write_rd_delay_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.647     6.271    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/write_rd_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_LED_data_out_reg[0]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 0.515ns (11.651%)  route 3.902ns (88.349%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 6.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.902     4.416    ft600_send_recv/ready_to_send_o_reg_0
    SLICE_X0Y158         FDCE                                         f  ft600_send_recv/reg_LED_data_out_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.649     6.273    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_LED_data_out_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 0.515ns (11.651%)  route 3.902ns (88.349%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 6.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.902     4.416    ft600_send_recv/ready_to_send_o_reg_0
    SLICE_X0Y158         FDCE                                         f  ft600_send_recv/reg_LED_data_out_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.649     6.273    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_LED_data_out_reg[2]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 0.515ns (11.651%)  route 3.902ns (88.349%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 6.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.902     4.416    ft600_send_recv/ready_to_send_o_reg_0
    SLICE_X0Y158         FDCE                                         f  ft600_send_recv/reg_LED_data_out_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.649     6.273    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_LED_data_out_reg[3]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 0.515ns (11.651%)  route 3.902ns (88.349%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 6.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.902     4.416    ft600_send_recv/ready_to_send_o_reg_0
    SLICE_X0Y158         FDCE                                         f  ft600_send_recv/reg_LED_data_out_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.649     6.273    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_LED_data_out_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.413ns  (logic 0.515ns (11.659%)  route 3.899ns (88.341%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 6.275 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.651ns (routing 0.001ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5122, routed)        3.899     4.413    ft600_send_recv/ready_to_send_o_reg_0
    SLICE_X0Y166         FDCE                                         f  ft600_send_recv/reg_LED_data_out_reg[0]_lopt_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.651     6.275    ft600_send_recv/CLK
    SLICE_X0Y166         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[0]_lopt_replica/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftdi_rxf_n_i
                            (input port)
  Destination:            ft600_send_recv/end_write_delay_flag_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.218ns (39.223%)  route 0.338ns (60.777%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 6.059 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.332     0.529    ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X0Y158         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     0.549 r  ft600_send_recv/end_write_delay_flag_i_1/O
                         net (fo=1, routed)           0.006     0.555    ft600_send_recv/end_write_delay_flag_i_1_n_0
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/end_write_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.478     6.059    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/end_write_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n_i
                            (input port)
  Destination:            ft600_send_recv/write_rd_delay_flag_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.218ns (39.082%)  route 0.340ns (60.918%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 6.059 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.334     0.532    ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X0Y158         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.020     0.552 r  ft600_send_recv/write_rd_delay_flag_i_1/O
                         net (fo=1, routed)           0.006     0.558    ft600_send_recv/write_rd_delay_flag_i_1_n_0
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/write_rd_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.478     6.059    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/write_rd_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n_i
                            (input port)
  Destination:            ft600_send_recv/ftdi_data_tx_en_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.199ns (35.145%)  route 0.367ns (64.855%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 6.057 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  ftdi_txe_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_i_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 r  ftdi_txe_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_i_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 r  ftdi_txe_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.367     0.566    ft600_send_recv/ftdi_txe_n_i_IBUF
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.477     6.057    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n_i
                            (input port)
  Destination:            ft600_send_recv/ready_to_send_o_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.220ns (38.542%)  route 0.351ns (61.458%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 6.059 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 f  ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 f  ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.334     0.532    ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X0Y158         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     0.554 r  ft600_send_recv/ready_to_send_o_i_1/O
                         net (fo=1, routed)           0.017     0.571    ft600_send_recv/ready_to_send_o_i_1_n_0
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/ready_to_send_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.478     6.059    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/ready_to_send_o_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_wr_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.199ns (34.297%)  route 0.381ns (65.703%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 6.057 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  ftdi_txe_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_i_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 r  ftdi_txe_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_i_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 r  ftdi_txe_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.381     0.580    ft600_send_recv/ftdi_txe_n_i_IBUF
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/reg_ftdi_wr_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.477     6.057    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/reg_ftdi_wr_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_be_output_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.232ns (38.071%)  route 0.377ns (61.929%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 6.052 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.472ns (routing 0.001ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  ftdi_txe_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_i_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 f  ftdi_txe_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_i_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 f  ftdi_txe_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.371     0.570    ft600_send_recv/ftdi_txe_n_i_IBUF
    SLICE_X0Y155         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.603 r  ft600_send_recv/reg_ftdi_be_output[1]_i_1/O
                         net (fo=1, routed)           0.006     0.609    ft600_send_recv/reg_ftdi_be_output[1]_i_1_n_0
    SLICE_X0Y155         FDCE                                         r  ft600_send_recv/reg_ftdi_be_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.472     6.052    ft600_send_recv/CLK
    SLICE_X0Y155         FDCE                                         r  ft600_send_recv/reg_ftdi_be_output_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_rd_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.246ns (40.144%)  route 0.367ns (59.856%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 6.059 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.360     0.558    ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X0Y158         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.048     0.606 r  ft600_send_recv/reg_ftdi_rd_n_i_1/O
                         net (fo=1, routed)           0.007     0.613    ft600_send_recv/reg_ftdi_rd_n_i_1_n_0
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.478     6.059    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_oe_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.248ns (39.820%)  route 0.375ns (60.180%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 6.059 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.360     0.558    ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X0Y158         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.050     0.608 r  ft600_send_recv/reg_ftdi_oe_n_i_1/O
                         net (fo=1, routed)           0.015     0.623    ft600_send_recv/reg_ftdi_oe_n_i_1_n_0
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.478     6.059    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_wr_n_reg/CE
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.219ns (34.153%)  route 0.422ns (65.847%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 6.057 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  ftdi_txe_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_i_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 r  ftdi_txe_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_i_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 r  ftdi_txe_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.351     0.550    ft600_send_recv/ftdi_txe_n_i_IBUF
    SLICE_X0Y156         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.570 r  ft600_send_recv/reg_ftdi_wr_n_i_1/O
                         net (fo=1, routed)           0.071     0.641    ft600_send_recv/reg_ftdi_wr_n_i_1_n_0
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/reg_ftdi_wr_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.477     6.057    ft600_send_recv/CLK
    SLICE_X0Y156         FDPE                                         r  ft600_send_recv/reg_ftdi_wr_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_data_io[0]
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_data_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.175ns (26.523%)  route 0.486ns (73.477%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ftdi_data_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_data_io_IOBUF[0]_inst/IO
    E15                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.175     0.175 r  ftdi_data_io_IOBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.175    ftdi_data_io_IOBUF[0]_inst/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.175 r  ftdi_data_io_IOBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.486     0.661    ft600_send_recv/reg_ftdi_data_i_reg[15]_1[0]
    SLICE_X15Y144        FDRE                                         r  ft600_send_recv/reg_ftdi_data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.524     1.105    ft600_send_recv/CLK
    SLICE_X15Y144        FDRE                                         r  ft600_send_recv/reg_ftdi_data_i_reg[0]/C





