Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,5248
design__instance__area,42550.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,45
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0023962242994457483
power__switching__total,0.0009429817437194288
power__leakage__total,5.121535551211309E-8
power__total,0.003339257324114442
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2906171219265834
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2908896816868374
timing__hold__ws__corner:nom_tt_025C_1v80,0.312850088024035
timing__setup__ws__corner:nom_tt_025C_1v80,10.866754914596646
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312850
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,12.824330
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,7
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,45
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3081353870387453
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.30839895399224554
timing__hold__ws__corner:nom_ss_100C_1v60,0.854963013474
timing__setup__ws__corner:nom_ss_100C_1v60,5.454662653728423
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.854963
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,5.454663
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,45
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2823178160047313
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2825936509230006
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1090627619085578
timing__setup__ws__corner:nom_ff_n40C_1v95,11.190658494388765
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109063
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.983212
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,11
design__max_fanout_violation__count,45
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27828992675747477
clock__skew__worst_setup,0.27847949734429095
timing__hold__ws,0.10702378175501619
timing__setup__ws,5.233998271826791
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107024
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,5.233998
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,5248
design__instance__area__stdcell,42550.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.586385
design__instance__utilization__stdcell,0.586385
design__instance__count__class:inverter,120
design__instance__count__class:sequential_cell,745
design__instance__count__class:multi_input_combinational_cell,2529
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4320
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,73833.2
design__violations,0
design__instance__count__class:timing_repair_buffer,706
design__instance__count__class:clock_buffer,64
design__instance__count__class:clock_inverter,45
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,505
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
route__net,4178
route__net__special,2
route__drc_errors__iter:1,1684
route__wirelength__iter:1,83883
route__drc_errors__iter:2,685
route__wirelength__iter:2,82937
route__drc_errors__iter:3,644
route__wirelength__iter:3,82978
route__drc_errors__iter:4,98
route__wirelength__iter:4,82780
route__drc_errors__iter:5,35
route__wirelength__iter:5,82794
route__drc_errors__iter:6,0
route__wirelength__iter:6,82796
route__drc_errors,0
route__wirelength,82796
route__vias,27634
route__vias__singlecut,27634
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,488.01
timing__unannotated_net__count__corner:nom_tt_025C_1v80,77
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,77
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,77
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,45
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2865033014147905
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.28669026297742506
timing__hold__ws__corner:min_tt_025C_1v80,0.30961456497186307
timing__setup__ws__corner:min_tt_025C_1v80,10.884433218362334
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309615
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,12.963443
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,77
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,7
design__max_fanout_violation__count__corner:min_ss_100C_1v60,45
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.30227896041821656
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3023339164594898
timing__hold__ws__corner:min_ss_100C_1v60,0.8498552102601485
timing__setup__ws__corner:min_ss_100C_1v60,5.666685059361962
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.849855
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,5.666685
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,77
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,45
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.27828992675747477
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.27847949734429095
timing__hold__ws__corner:min_ff_n40C_1v95,0.10702378175501619
timing__setup__ws__corner:min_ff_n40C_1v95,11.20235402815015
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107024
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,19.002201
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,77
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,45
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2983273990060617
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2988423204594458
timing__hold__ws__corner:max_tt_025C_1v80,0.315005697109612
timing__setup__ws__corner:max_tt_025C_1v80,10.845877392072719
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.315006
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,12.704645
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,77
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,11
design__max_fanout_violation__count__corner:max_ss_100C_1v60,45
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3161756224104741
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.31667699914257474
timing__hold__ws__corner:max_ss_100C_1v60,0.8584326825686875
timing__setup__ws__corner:max_ss_100C_1v60,5.233998271826791
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.858433
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,5.233998
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,77
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,45
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2884379206010659
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2889571164132157
timing__hold__ws__corner:max_ff_n40C_1v95,0.11111140100268685
timing__setup__ws__corner:max_ff_n40C_1v95,11.176560437934146
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.111111
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,15.529578
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,77
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,77
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000771659
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00010329
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000142143
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00010329
design_powergrid__voltage__worst,0.00010329
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.00010329
design_powergrid__drop__worst__net:VPWR,0.0000771659
design_powergrid__voltage__worst__net:VGND,0.00010329
design_powergrid__drop__worst__net:VGND,0.00010329
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000012500000000000000599021700298241199789117672480642795562744140625
ir__drop__worst,0.00007720000000000000624743312638287306981510482728481292724609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
