# This is a makefile that runs a complex build process

# Set variables for compiler and flags
CC = gcc
CFLAGS = -Wall -Werror -g

# Define targets and their dependencies
all: main.o functions.o
	$(CC) $(CFLAGS) -o program main.o functions.o

main.o: main.c
	$(CC) $(CFLAGS) -c main.c

functions.o: functions.c
	$(CC) $(CFLAGS) -c functions.c

# Clean up generated files
clean:
	rm -f *.o program