vcs -l vcs.log -sverilog -debug_all -full64 ./generator.sv ./driver.sv ./monitor.sv ./scoreboard.sv ./environment.sv ./top.sv ./test.sv ./interface.sv ./accumulator.v 
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
       Version O-2018.09-SP1_Full64 -- Mon May 20 14:55:17 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file './generator.sv'
Parsing design file './driver.sv'
Parsing design file './monitor.sv'
Parsing design file './scoreboard.sv'
Parsing design file './environment.sv'
Parsing design file './top.sv'
Parsing design file './test.sv'
Parsing design file './interface.sv'
Parsing design file './accumulator.v'
Top Level Modules:
       top
TimeScale is 1 ns / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
4 modules and 0 UDP read.
recompiling module top
recompiling module test
recompiling module ac_if
recompiling module accumulator
All of 4 modules done
make[1]: Entering directory `/Users/students/cadiga/850/850/csrc'
make[1]: Leaving directory `/Users/students/cadiga/850/850/csrc'
make[1]: Entering directory `/Users/students/cadiga/850/850/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/packages/synopsys/vcs_mx/O-2018.09-SP1/linux64/lib -L/packages/synopsys/vcs_mx/O-2018.09-SP1/linux64/lib   objs/amcQw_d.o   _199261_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /packages/synopsys/vcs_mx/O-2018.09-SP1/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /packages/synopsys/vcs_mx/O-2018.09-SP1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/Users/students/cadiga/850/850/csrc'
CPU time: .397 seconds to compile + .363 seconds to elab + .288 seconds to link
./simv -l simv.log +ntb_random_seed=1
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP1_Full64; Runtime version O-2018.09-SP1_Full64;  May 20 14:55 2024
VCD+ Writer O-2018.09-SP1_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
** PASS: Reset operation successful (sum = 0)
PASS: DUT output is correct. Expected: 211, Got: 211
*********Sum output saturated to 16'hFFFF; Finishing simulation**********
$finish called from file "./driver.sv", line 68.
$finish at simulation time              5035000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5035000 ps
CPU Time:      0.250 seconds;       Data structure size:   0.0Mb
Mon May 20 14:55:18 2024
