// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Block_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        select_r,
        size,
        test_data_address0,
        test_data_ce0,
        test_data_q0,
        compressed_address0,
        compressed_ce0,
        compressed_we0,
        compressed_d0,
        compressed_q0,
        dec_result_address0,
        dec_result_ce0,
        dec_result_we0,
        dec_result_d0
);

parameter    ap_ST_fsm_state1 = 77'b1;
parameter    ap_ST_fsm_state2 = 77'b10;
parameter    ap_ST_fsm_state3 = 77'b100;
parameter    ap_ST_fsm_state4 = 77'b1000;
parameter    ap_ST_fsm_state5 = 77'b10000;
parameter    ap_ST_fsm_state6 = 77'b100000;
parameter    ap_ST_fsm_state7 = 77'b1000000;
parameter    ap_ST_fsm_state8 = 77'b10000000;
parameter    ap_ST_fsm_state9 = 77'b100000000;
parameter    ap_ST_fsm_state10 = 77'b1000000000;
parameter    ap_ST_fsm_state11 = 77'b10000000000;
parameter    ap_ST_fsm_state12 = 77'b100000000000;
parameter    ap_ST_fsm_state13 = 77'b1000000000000;
parameter    ap_ST_fsm_state14 = 77'b10000000000000;
parameter    ap_ST_fsm_state15 = 77'b100000000000000;
parameter    ap_ST_fsm_state16 = 77'b1000000000000000;
parameter    ap_ST_fsm_state17 = 77'b10000000000000000;
parameter    ap_ST_fsm_state18 = 77'b100000000000000000;
parameter    ap_ST_fsm_state19 = 77'b1000000000000000000;
parameter    ap_ST_fsm_state20 = 77'b10000000000000000000;
parameter    ap_ST_fsm_state21 = 77'b100000000000000000000;
parameter    ap_ST_fsm_state22 = 77'b1000000000000000000000;
parameter    ap_ST_fsm_state23 = 77'b10000000000000000000000;
parameter    ap_ST_fsm_state24 = 77'b100000000000000000000000;
parameter    ap_ST_fsm_state25 = 77'b1000000000000000000000000;
parameter    ap_ST_fsm_state26 = 77'b10000000000000000000000000;
parameter    ap_ST_fsm_state27 = 77'b100000000000000000000000000;
parameter    ap_ST_fsm_state28 = 77'b1000000000000000000000000000;
parameter    ap_ST_fsm_state29 = 77'b10000000000000000000000000000;
parameter    ap_ST_fsm_state30 = 77'b100000000000000000000000000000;
parameter    ap_ST_fsm_state31 = 77'b1000000000000000000000000000000;
parameter    ap_ST_fsm_state32 = 77'b10000000000000000000000000000000;
parameter    ap_ST_fsm_state33 = 77'b100000000000000000000000000000000;
parameter    ap_ST_fsm_state34 = 77'b1000000000000000000000000000000000;
parameter    ap_ST_fsm_state35 = 77'b10000000000000000000000000000000000;
parameter    ap_ST_fsm_state36 = 77'b100000000000000000000000000000000000;
parameter    ap_ST_fsm_state37 = 77'b1000000000000000000000000000000000000;
parameter    ap_ST_fsm_state38 = 77'b10000000000000000000000000000000000000;
parameter    ap_ST_fsm_state39 = 77'b100000000000000000000000000000000000000;
parameter    ap_ST_fsm_state40 = 77'b1000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state41 = 77'b10000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state42 = 77'b100000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state43 = 77'b1000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state44 = 77'b10000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state45 = 77'b100000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state46 = 77'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state47 = 77'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state48 = 77'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state49 = 77'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state50 = 77'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state51 = 77'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state52 = 77'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state53 = 77'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state54 = 77'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state55 = 77'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state56 = 77'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state57 = 77'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state58 = 77'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state59 = 77'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state60 = 77'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state61 = 77'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state62 = 77'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state63 = 77'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state64 = 77'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state65 = 77'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state66 = 77'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state67 = 77'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state68 = 77'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state69 = 77'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state70 = 77'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state71 = 77'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state72 = 77'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state73 = 77'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state74 = 77'b10000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state75 = 77'b100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state76 = 77'b1000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state77 = 77'b10000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_4A = 32'b1001010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_49 = 32'b1001001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_39 = 32'b111001;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_4C = 32'b1001100;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_4B = 32'b1001011;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv5_8 = 5'b1000;
parameter    ap_const_lv5_A = 5'b1010;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_16 = 5'b10110;
parameter    ap_const_lv5_17 = 5'b10111;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv32_FFFFFFFE = 32'b11111111111111111111111111111110;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv39_7FFFFFFFD4 = 39'b111111111111111111111111111111111010100;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_1F = 5'b11111;
parameter    ap_const_lv5_9 = 5'b1001;
parameter    ap_const_lv6_17 = 6'b10111;
parameter    ap_const_lv6_3F = 6'b111111;
parameter    ap_const_lv6_15 = 6'b10101;
parameter    ap_const_lv43_234 = 43'b1000110100;
parameter    ap_const_lv32_2A = 32'b101010;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] select_r;
input  [31:0] size;
output  [1:0] test_data_address0;
output   test_data_ce0;
input  [31:0] test_data_q0;
output  [1:0] compressed_address0;
output   compressed_ce0;
output   compressed_we0;
output  [31:0] compressed_d0;
input  [31:0] compressed_q0;
output  [1:0] dec_result_address0;
output   dec_result_ce0;
output   dec_result_we0;
output  [31:0] dec_result_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[1:0] test_data_address0;
reg test_data_ce0;
reg[1:0] compressed_address0;
reg compressed_ce0;
reg compressed_we0;
reg[1:0] dec_result_address0;
reg dec_result_ce0;
reg dec_result_we0;
reg[31:0] dec_result_d0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [76:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [31:0] ih;
reg   [2:0] dec_del_bpl_address0;
reg    dec_del_bpl_ce0;
reg    dec_del_bpl_we0;
wire   [31:0] dec_del_bpl_q0;
reg   [2:0] dec_del_dltx_address0;
reg    dec_del_dltx_ce0;
reg    dec_del_dltx_we0;
wire   [31:0] dec_del_dltx_q0;
reg    dec_del_dltx_ce1;
reg    dec_del_dltx_we1;
wire   [31:0] dec_del_dltx_q1;
reg   [31:0] dec_rlt1;
reg   [31:0] dec_al1;
reg   [31:0] dec_rlt2;
reg   [31:0] dec_al2;
reg   [31:0] dec_sl;
reg   [31:0] dec_detl;
reg   [3:0] qq4_code4_table_address0;
reg    qq4_code4_table_ce0;
wire   [15:0] qq4_code4_table_q0;
reg   [31:0] dec_dlt;
reg   [31:0] il;
wire   [5:0] qq6_code6_table_address0;
reg    qq6_code6_table_ce0;
wire   [15:0] qq6_code6_table_q0;
reg   [31:0] rl;
reg   [31:0] dec_nbl;
reg   [31:0] dec_plt;
reg   [31:0] dec_plt1;
reg   [31:0] dec_plt2;
reg   [2:0] dec_del_bph_address0;
reg    dec_del_bph_ce0;
reg    dec_del_bph_we0;
wire   [31:0] dec_del_bph_q0;
reg   [2:0] dec_del_dhx_address0;
reg    dec_del_dhx_ce0;
reg    dec_del_dhx_we0;
wire   [31:0] dec_del_dhx_q0;
reg    dec_del_dhx_ce1;
reg    dec_del_dhx_we1;
wire   [31:0] dec_del_dhx_q1;
reg   [31:0] dec_rh1;
reg   [31:0] dec_ah1;
reg   [31:0] dec_rh2;
reg   [31:0] dec_ah2;
reg   [31:0] dec_sh;
reg  signed [31:0] dec_deth;
reg   [1:0] qq2_code2_table_address0;
reg    qq2_code2_table_ce0;
wire   [13:0] qq2_code2_table_q0;
reg   [31:0] dec_dh;
reg   [31:0] dec_nbh;
reg   [31:0] dec_ph;
reg   [31:0] dec_ph1;
reg   [31:0] dec_ph2;
reg   [4:0] tqmf_address0;
reg    tqmf_ce0;
reg    tqmf_we0;
wire   [31:0] tqmf_q0;
reg   [4:0] tqmf_address1;
reg    tqmf_ce1;
reg    tqmf_we1;
reg   [31:0] tqmf_d1;
wire   [31:0] tqmf_q1;
reg   [4:0] h_address0;
reg    h_ce0;
wire   [14:0] h_q0;
reg   [4:0] h_address1;
reg    h_ce1;
wire   [14:0] h_q1;
reg   [31:0] xh;
reg   [2:0] delay_bpl_address0;
reg    delay_bpl_ce0;
reg    delay_bpl_we0;
wire   [31:0] delay_bpl_q0;
reg   [2:0] delay_dltx_address0;
reg    delay_dltx_ce0;
reg    delay_dltx_we0;
wire   [31:0] delay_dltx_q0;
reg    delay_dltx_ce1;
reg    delay_dltx_we1;
wire   [31:0] delay_dltx_q1;
reg   [31:0] rlt1;
reg   [31:0] al1;
reg   [31:0] rlt2;
reg   [31:0] al2;
reg   [31:0] sl;
reg   [31:0] detl;
reg   [31:0] dlt;
reg   [31:0] nbl;
reg   [31:0] plt;
reg   [31:0] plt1;
reg   [31:0] plt2;
reg   [2:0] delay_bph_address0;
reg    delay_bph_ce0;
reg    delay_bph_we0;
wire   [31:0] delay_bph_q0;
reg   [2:0] delay_dhx_address0;
reg    delay_dhx_ce0;
reg    delay_dhx_we0;
wire   [31:0] delay_dhx_q0;
reg    delay_dhx_ce1;
reg    delay_dhx_we1;
wire   [31:0] delay_dhx_q1;
reg   [31:0] rh1;
reg   [31:0] ah1;
reg   [31:0] rh2;
reg   [31:0] ah2;
reg   [31:0] sh;
reg  signed [31:0] deth;
reg   [31:0] dh;
reg   [31:0] nbh;
reg   [31:0] ph;
reg   [31:0] ph1;
reg   [31:0] ph2;
reg   [3:0] accumc_address0;
reg    accumc_ce0;
reg    accumc_we0;
reg   [31:0] accumc_d0;
wire   [31:0] accumc_q0;
reg   [3:0] accumd_address0;
reg    accumd_ce0;
reg    accumd_we0;
reg   [31:0] accumd_d0;
wire   [31:0] accumd_q0;
reg   [31:0] reg_925;
wire   [0:0] ap_CS_fsm_state4;
wire   [0:0] ap_CS_fsm_state67;
reg  signed [13:0] reg_930;
wire   [0:0] ap_CS_fsm_state5;
wire   [0:0] ap_CS_fsm_state68;
reg  signed [15:0] reg_934;
wire   [0:0] ap_CS_fsm_state7;
wire   [0:0] ap_CS_fsm_state57;
wire   [31:0] grp_filtez_fu_755_ap_return;
reg   [31:0] reg_938;
wire   [0:0] ap_CS_fsm_state10;
wire    grp_filtez_fu_755_ap_done;
wire   [0:0] ap_CS_fsm_state54;
wire    grp_filtep_fu_801_ap_done;
wire    grp_filtep_fu_809_ap_done;
reg   [31:0] reg_942;
wire   [0:0] ap_CS_fsm_state11;
wire   [0:0] ap_CS_fsm_state13;
reg   [31:0] reg_949;
wire   [14:0] grp_logscl_fu_829_ap_return;
reg   [14:0] reg_955;
wire   [0:0] ap_CS_fsm_state12;
wire    grp_logscl_fu_829_ap_done;
wire    grp_logsch_fu_837_ap_done;
wire    grp_upzero_fu_778_ap_done;
wire    grp_uppol2_fu_769_ap_done;
wire   [0:0] ap_CS_fsm_state64;
wire   [14:0] grp_logsch_fu_837_ap_return;
reg   [14:0] reg_960;
wire   [0:0] ap_CS_fsm_state75;
wire   [14:0] grp_uppol2_fu_769_ap_return;
reg   [14:0] reg_965;
wire   [0:0] ap_CS_fsm_state14;
wire    grp_scalel_fu_845_ap_done;
wire    grp_uppol1_fu_793_ap_done;
reg  signed [31:0] reg_970;
wire   [0:0] ap_CS_fsm_state19;
wire   [0:0] ap_CS_fsm_state25;
reg  signed [14:0] reg_974;
wire   [0:0] ap_CS_fsm_state40;
reg  signed [14:0] reg_978;
reg  signed [31:0] reg_982;
wire   [0:0] ap_CS_fsm_state34;
wire   [0:0] ap_CS_fsm_state46;
reg   [31:0] reg_986;
wire   [0:0] ap_CS_fsm_state52;
wire   [0:0] exitcond_i_i_fu_2179_p2;
wire   [0:0] ap_CS_fsm_state63;
reg   [31:0] reg_993;
reg   [31:0] reg_999;
wire   [0:0] ap_CS_fsm_state74;
reg   [31:0] reg_1006;
wire   [0:0] tmp_fu_1012_p2;
reg   [0:0] tmp_reg_2805;
wire   [31:0] tmp_32_fu_1072_p3;
reg   [31:0] tmp_32_reg_2809;
wire   [0:0] ap_CS_fsm_state2;
wire   [0:0] tmp_34_fu_1080_p2;
wire   [5:0] tmp_36_fu_1151_p1;
reg   [5:0] tmp_36_reg_2826;
wire   [0:0] ap_CS_fsm_state3;
reg   [3:0] tmp_18_reg_2832;
wire   [0:0] ap_CS_fsm_state6;
reg  signed [15:0] qq6_code6_table_load_reg_2862;
wire  signed [46:0] tmp_73_cast_fu_1221_p1;
wire   [0:0] ap_CS_fsm_state8;
reg   [29:0] tmp_10_reg_2883;
wire   [0:0] ap_CS_fsm_state9;
wire  signed [31:0] tmp_11_fu_1260_p1;
reg  signed [31:0] tmp_11_reg_2888;
reg   [31:0] tmp_48_reg_2903;
reg   [31:0] tmp_52_reg_2909;
reg   [31:0] dec_ph1_load_reg_2961;
reg   [31:0] dec_ph2_load_reg_2967;
reg   [31:0] dec_plt1_load_reg_2978;
reg   [31:0] dec_plt2_load_reg_2984;
wire   [31:0] tmp_69_fu_1530_p2;
reg  signed [31:0] tmp_69_reg_2989;
wire   [31:0] tmp_70_fu_1536_p2;
reg   [31:0] tmp_70_reg_2995;
wire  signed [49:0] xa1_cast_fu_1683_p1;
wire   [0:0] ap_CS_fsm_state17;
wire  signed [49:0] xa2_cast_fu_1687_p1;
wire   [0:0] ap_CS_fsm_state18;
wire   [3:0] p_rec2_i_i_fu_1708_p2;
reg   [3:0] p_rec2_i_i_reg_3035;
wire   [0:0] exitcond_fu_1702_p2;
wire   [4:0] phitmp_i_i3_fu_1725_p2;
reg   [4:0] phitmp_i_i3_reg_3045;
reg  signed [31:0] accumd_load_1_reg_3050;
wire   [0:0] ap_CS_fsm_state20;
wire   [45:0] grp_fu_1739_p2;
reg   [45:0] tmp_81_reg_3075;
wire   [0:0] ap_CS_fsm_state23;
wire   [45:0] grp_fu_1752_p2;
reg   [45:0] tmp_82_reg_3080;
wire   [49:0] xa1_2_fu_1761_p2;
wire   [0:0] ap_CS_fsm_state24;
wire   [49:0] xa2_2_fu_1770_p2;
wire   [0:0] ap_CS_fsm_state26;
wire   [38:0] grp_fu_1780_p2;
reg   [38:0] tmp_77_reg_3100;
wire   [0:0] ap_CS_fsm_state29;
reg   [31:0] tmp_79_reg_3105;
wire   [0:0] ap_CS_fsm_state30;
reg   [31:0] tmp_80_reg_3110;
reg   [3:0] accumc_addr_1_reg_3115;
wire   [0:0] ap_CS_fsm_state31;
reg   [3:0] accumd_addr_1_reg_3120;
wire   [4:0] p_rec_i_i_fu_1887_p2;
reg   [4:0] p_rec_i_i_reg_3125;
wire   [3:0] i_6_fu_1911_p2;
reg   [3:0] i_6_reg_3143;
wire   [31:0] i_5_fu_1933_p2;
wire   [0:0] ap_CS_fsm_state33;
wire   [0:0] ap_CS_fsm_state35;
wire   [0:0] ap_CS_fsm_state36;
reg   [31:0] test_data_load_reg_3163;
wire   [0:0] ap_CS_fsm_state37;
reg   [31:0] test_data_load_1_reg_3173;
wire   [0:0] ap_CS_fsm_state38;
wire  signed [49:0] xa_cast_fu_1995_p1;
wire  signed [49:0] xb_cast_fu_1999_p1;
wire   [0:0] ap_CS_fsm_state39;
wire   [3:0] i_fu_2015_p2;
reg   [3:0] i_reg_3201;
wire   [0:0] exitcond2_i_i_fu_2009_p2;
wire   [4:0] phitmp_i_i_fu_2033_p2;
reg   [4:0] phitmp_i_i_reg_3216;
reg  signed [31:0] tqmf_ptr_load_reg_3221;
wire   [0:0] ap_CS_fsm_state41;
wire   [45:0] grp_fu_2047_p2;
reg   [45:0] tmp_73_reg_3246;
wire   [0:0] ap_CS_fsm_state44;
wire   [45:0] grp_fu_2060_p2;
reg   [45:0] tmp_74_reg_3251;
wire   [49:0] xa_2_fu_2069_p2;
wire   [0:0] ap_CS_fsm_state45;
wire   [49:0] xb_2_fu_2078_p2;
wire   [0:0] ap_CS_fsm_state47;
wire   [38:0] grp_fu_2088_p2;
reg   [38:0] tmp_71_reg_3271;
wire   [0:0] ap_CS_fsm_state50;
wire   [46:0] xa_1_fu_2105_p2;
reg   [46:0] xa_1_reg_3276;
wire   [0:0] ap_CS_fsm_state51;
wire   [46:0] xb_1_fu_2145_p2;
reg   [46:0] xb_1_reg_3282;
reg   [4:0] tqmf_addr_2_reg_3288;
wire   [5:0] tqmf_ptr1_0_rec_i_i_fu_2162_p2;
reg   [5:0] tqmf_ptr1_0_rec_i_i_reg_3293;
wire   [4:0] i_4_fu_2185_p2;
reg   [4:0] i_4_reg_3306;
reg   [31:0] tmp_84_reg_3311;
wire   [31:0] tmp_89_fu_2247_p2;
reg   [31:0] tmp_89_reg_3336;
wire   [31:0] grp_filtep_fu_809_ap_return;
reg   [31:0] tmp_100_reg_3341;
wire   [0:0] ap_CS_fsm_state55;
wire   [5:0] grp_quantl_fu_817_ap_return;
reg   [5:0] tmp_90_reg_3352;
wire   [0:0] ap_CS_fsm_state56;
wire    grp_quantl_fu_817_ap_done;
reg   [31:0] tmp_23_reg_3363;
wire   [0:0] ap_CS_fsm_state58;
reg   [31:0] tmp_93_reg_3379;
wire   [0:0] ap_CS_fsm_state61;
reg   [31:0] plt1_load_reg_3406;
reg   [31:0] plt2_load_reg_3412;
wire   [31:0] tmp_101_fu_2397_p2;
reg   [31:0] tmp_101_reg_3417;
wire   [42:0] grp_fu_2339_p2;
reg   [42:0] tmp_103_reg_3422;
wire   [0:0] tmp_102_fu_2442_p3;
reg   [0:0] tmp_102_reg_3427;
wire   [0:0] ap_CS_fsm_state65;
wire   [0:0] tmp_105_fu_2499_p2;
reg   [0:0] tmp_105_reg_3432;
wire  signed [44:0] tmp_159_cast1_fu_2557_p1;
reg  signed [44:0] tmp_159_cast1_reg_3436;
wire   [0:0] ap_CS_fsm_state66;
wire   [31:0] i_7_fu_2656_p2;
reg   [31:0] i_7_reg_3446;
wire   [0:0] ap_CS_fsm_state69;
reg   [29:0] tmp_26_reg_3456;
wire   [0:0] ap_CS_fsm_state72;
wire  signed [31:0] tmp_27_fu_2681_p1;
reg  signed [31:0] tmp_27_reg_3461;
wire   [0:0] ap_CS_fsm_state73;
reg   [31:0] ph1_load_reg_3477;
reg   [31:0] ph2_load_reg_3483;
wire    grp_filtez_fu_755_ap_start;
wire    grp_filtez_fu_755_ap_idle;
wire    grp_filtez_fu_755_ap_ready;
wire   [2:0] grp_filtez_fu_755_bpl_address0;
wire    grp_filtez_fu_755_bpl_ce0;
reg   [31:0] grp_filtez_fu_755_bpl_q0;
wire   [2:0] grp_filtez_fu_755_dlt_address0;
wire    grp_filtez_fu_755_dlt_ce0;
reg   [31:0] grp_filtez_fu_755_dlt_q0;
wire    grp_uppol2_fu_769_ap_start;
wire    grp_uppol2_fu_769_ap_idle;
wire    grp_uppol2_fu_769_ap_ready;
reg   [31:0] grp_uppol2_fu_769_al1;
reg   [31:0] grp_uppol2_fu_769_al2;
reg   [31:0] grp_uppol2_fu_769_plt;
reg   [31:0] grp_uppol2_fu_769_plt1;
reg   [31:0] grp_uppol2_fu_769_plt2;
wire    grp_upzero_fu_778_ap_start;
wire    grp_upzero_fu_778_ap_idle;
wire    grp_upzero_fu_778_ap_ready;
reg   [31:0] grp_upzero_fu_778_dlt;
wire   [2:0] grp_upzero_fu_778_dlti_address0;
wire    grp_upzero_fu_778_dlti_ce0;
wire    grp_upzero_fu_778_dlti_we0;
wire   [31:0] grp_upzero_fu_778_dlti_d0;
reg   [31:0] grp_upzero_fu_778_dlti_q0;
wire   [2:0] grp_upzero_fu_778_dlti_address1;
wire    grp_upzero_fu_778_dlti_ce1;
wire    grp_upzero_fu_778_dlti_we1;
wire   [31:0] grp_upzero_fu_778_dlti_d1;
reg   [31:0] grp_upzero_fu_778_dlti_q1;
wire   [2:0] grp_upzero_fu_778_bli_address0;
wire    grp_upzero_fu_778_bli_ce0;
wire    grp_upzero_fu_778_bli_we0;
wire   [31:0] grp_upzero_fu_778_bli_d0;
reg   [31:0] grp_upzero_fu_778_bli_q0;
wire    grp_uppol1_fu_793_ap_start;
wire    grp_uppol1_fu_793_ap_idle;
wire    grp_uppol1_fu_793_ap_ready;
reg   [31:0] grp_uppol1_fu_793_al1;
reg   [31:0] grp_uppol1_fu_793_plt;
reg   [31:0] grp_uppol1_fu_793_plt1;
wire   [15:0] grp_uppol1_fu_793_ap_return;
wire    grp_filtep_fu_801_ap_start;
wire    grp_filtep_fu_801_ap_idle;
wire    grp_filtep_fu_801_ap_ready;
reg   [31:0] grp_filtep_fu_801_rlt1;
reg   [31:0] grp_filtep_fu_801_al1;
reg   [31:0] grp_filtep_fu_801_rlt2;
reg   [31:0] grp_filtep_fu_801_al2;
wire   [31:0] grp_filtep_fu_801_ap_return;
wire    grp_filtep_fu_809_ap_start;
wire    grp_filtep_fu_809_ap_idle;
wire    grp_filtep_fu_809_ap_ready;
reg   [31:0] grp_filtep_fu_809_rlt1;
reg   [31:0] grp_filtep_fu_809_al1;
reg   [31:0] grp_filtep_fu_809_rlt2;
reg   [31:0] grp_filtep_fu_809_al2;
wire    grp_quantl_fu_817_ap_start;
wire    grp_quantl_fu_817_ap_idle;
wire    grp_quantl_fu_817_ap_ready;
wire    grp_logscl_fu_829_ap_start;
wire    grp_logscl_fu_829_ap_idle;
wire    grp_logscl_fu_829_ap_ready;
reg   [5:0] grp_logscl_fu_829_il;
reg   [31:0] grp_logscl_fu_829_nbl;
wire    grp_logsch_fu_837_ap_start;
wire    grp_logsch_fu_837_ap_idle;
wire    grp_logsch_fu_837_ap_ready;
reg   [31:0] grp_logsch_fu_837_nbh;
wire    grp_scalel_fu_845_ap_start;
wire    grp_scalel_fu_845_ap_idle;
wire    grp_scalel_fu_845_ap_ready;
reg   [14:0] grp_scalel_fu_845_nbl;
reg   [4:0] grp_scalel_fu_845_shift_constant;
wire   [14:0] grp_scalel_fu_845_ap_return;
reg   [31:0] i_0_i1_reg_603;
reg   [31:0] i_0_i_reg_615;
wire   [0:0] ap_CS_fsm_state77;
reg   [3:0] ad_ptr_0_rec_i_i_reg_627;
reg   [4:0] h_ptr_0_rec_i_i_reg_638;
reg   [49:0] xa2_0_i_i_reg_649;
reg   [49:0] xa1_0_i_i_reg_659;
reg   [4:0] ad_ptr_1_rec_i_i_reg_669;
wire   [0:0] ap_CS_fsm_state32;
reg   [3:0] i_1_i_i4_reg_680;
reg   [4:0] tqmf_ptr_0_rec_i_i_reg_691;
reg   [3:0] i_0_i_i_reg_702;
reg   [49:0] xa_0_i_i_reg_713;
reg   [49:0] xb_0_i_i_reg_723;
reg   [5:0] tqmf_ptr_0_pn_rec_i_s_reg_733;
wire   [0:0] ap_CS_fsm_state53;
reg   [4:0] i_1_i_i_reg_744;
reg    ap_reg_grp_filtez_fu_755_ap_start;
reg    ap_reg_grp_uppol2_fu_769_ap_start;
reg    ap_reg_grp_upzero_fu_778_ap_start;
reg    ap_reg_grp_uppol1_fu_793_ap_start;
wire   [0:0] ap_CS_fsm_state15;
wire   [0:0] ap_CS_fsm_state76;
wire   [0:0] ap_CS_fsm_state16;
reg    ap_reg_grp_filtep_fu_801_ap_start;
reg    ap_reg_grp_filtep_fu_809_ap_start;
reg    ap_reg_grp_quantl_fu_817_ap_start;
reg    ap_reg_grp_logscl_fu_829_ap_start;
reg    ap_reg_grp_logsch_fu_837_ap_start;
reg    ap_reg_grp_scalel_fu_845_ap_start;
wire  signed [63:0] tmp_42_fu_1141_p1;
wire  signed [63:0] tmp_61_fu_1185_p1;
wire   [63:0] tmp_46_fu_1190_p1;
wire  signed [63:0] tmp_50_fu_1194_p1;
wire   [63:0] h_ptr_0_rec_i_i_cast_fu_1691_p1;
wire   [63:0] ad_ptr_0_rec_i_i_cas_fu_1696_p1;
wire   [63:0] h_ptr_0_sum9_i_i_cas_fu_1720_p1;
wire   [63:0] ac_ptr_0_sum_i_i_cas_fu_1881_p1;
wire   [63:0] ad_ptr_0_sum7_i_i_ca_fu_1899_p1;
wire  signed [63:0] tmp_106_fu_1917_p1;
wire   [0:0] exitcond_i_i5_fu_1905_p2;
wire  signed [63:0] tmp_108_fu_1928_p1;
wire  signed [63:0] tmp_s_fu_1949_p1;
wire  signed [63:0] tmp_40_fu_1960_p1;
wire   [63:0] tqmf_ptr_0_rec_i_i_c_fu_2003_p1;
wire   [63:0] tqmf_ptr_0_sum67_i_i_1_fu_2027_p1;
wire   [63:0] p_sum_i_i_cast_fu_2157_p1;
wire   [63:0] tqmf_ptr_0_sum_i_i_c_fu_2174_p1;
wire   [63:0] tmp_91_fu_2291_p1;
wire  signed [63:0] tmp_109_fu_2573_p1;
wire  signed [63:0] tmp_121_fu_2651_p1;
wire  signed [31:0] tmp_43_fu_1165_p1;
wire   [31:0] tmp_158_cast_cast_ca_fu_2450_p3;
wire   [31:0] tmp_167_cast_cast_ca_fu_2560_p3;
wire   [31:0] tmp_58_fu_1631_p2;
wire  signed [31:0] p_trunc_ext1_fu_1603_p1;
wire  signed [31:0] tmp_88_ext_fu_1583_p1;
wire   [31:0] grp_fu_885_p2;
wire   [31:0] p_trunc45_ext_fu_1554_p1;
wire   [31:0] tmp_142_ext_fu_2356_p1;
wire   [31:0] tmp_53_fu_1412_p2;
wire   [31:0] tmp_85_ext_fu_1447_p1;
wire   [31:0] tmp_49_fu_1407_p2;
wire   [31:0] tmp_68_fu_1502_p2;
wire  signed [31:0] p_trunc2_ext_fu_1564_p1;
wire  signed [31:0] tmp_102_ext_fu_1484_p1;
wire   [31:0] tmp_60_fu_1429_p2;
wire   [31:0] p_trunc46_ext_fu_1613_p1;
wire   [31:0] tmp_99_ext_fu_1593_p1;
wire   [31:0] tmp_63_fu_1263_p2;
wire   [31:0] tmp_99_fu_2533_p2;
wire  signed [31:0] p_trunc3_ext_fu_2515_p1;
wire  signed [31:0] tmp_152_ext_fu_2417_p1;
wire   [31:0] p_trunc_ext_fu_2505_p1;
wire   [31:0] tmp_149_ext_fu_2407_p1;
wire   [31:0] tmp_94_fu_2345_p2;
wire   [0:0] ap_CS_fsm_state62;
wire   [31:0] tmp_116_fu_2781_p2;
wire  signed [31:0] p_trunc4_ext_fu_2763_p1;
wire  signed [31:0] tmp_176_ext_fu_2743_p1;
wire   [31:0] n_assign_fu_2431_p2;
wire   [31:0] p_trunc44_ext_fu_2753_p1;
wire   [31:0] tmp_173_ext_fu_2733_p1;
wire   [31:0] tmp_113_fu_2690_p2;
wire   [31:0] tmp_28_fu_1018_p2;
wire   [31:0] p_neg2_fu_1032_p2;
wire   [30:0] p_lshr2_fu_1038_p4;
wire   [0:0] tmp_29_fu_1024_p3;
wire   [30:0] p_neg_t2_fu_1048_p2;
wire   [30:0] tmp_30_fu_1054_p4;
wire   [30:0] tmp_31_fu_1064_p3;
wire   [31:0] p_neg1_fu_1093_p2;
wire   [30:0] p_lshr1_fu_1099_p4;
wire   [31:0] tmp_12_fu_1109_p1;
wire   [30:0] p_lshr_f1_fu_1119_p4;
wire   [0:0] tmp_35_fu_1085_p3;
wire   [31:0] p_neg_t1_fu_1113_p2;
wire   [31:0] tmp_14_fu_1129_p1;
wire   [31:0] tmp_41_fu_1133_p3;
wire   [25:0] tmp_15_fu_1155_p4;
wire  signed [31:0] grp_fu_1229_p1;
wire  signed [31:0] grp_fu_1238_p1;
wire   [44:0] grp_fu_1211_p2;
wire   [46:0] grp_fu_1229_p2;
wire   [46:0] grp_fu_1238_p2;
wire  signed [6:0] grp_fu_1577_p0;
wire   [35:0] p_shl3_fu_1655_p3;
wire   [33:0] p_shl4_fu_1666_p3;
wire  signed [36:0] p_shl3_cast_fu_1662_p1;
wire  signed [36:0] p_shl4_cast_fu_1673_p1;
wire   [36:0] xa1_fu_1677_p2;
wire   [38:0] grp_fu_1577_p2;
wire   [4:0] h_ptr_0_sum9_i_i_fu_1714_p2;
wire  signed [49:0] tmp_129_cast_fu_1758_p1;
wire  signed [49:0] tmp_132_cast_fu_1767_p1;
wire  signed [6:0] grp_fu_1780_p0;
wire   [45:0] tmp_75_fu_1786_p1;
wire  signed [45:0] tmp_120_cast_fu_1794_p1;
wire   [35:0] p_shl7_fu_1803_p3;
wire   [33:0] p_shl8_fu_1815_p3;
wire  signed [36:0] p_shl7_cast_fu_1811_p1;
wire  signed [36:0] p_shl8_cast_fu_1823_p1;
wire   [36:0] tmp_78_fu_1827_p2;
wire   [45:0] tmp_76_fu_1790_p1;
wire  signed [45:0] tmp_122_cast_fu_1833_p1;
wire   [45:0] xa1_1_fu_1797_p2;
wire   [45:0] xa2_1_fu_1837_p2;
wire   [4:0] ac_ptr_0_sum_i_i_fu_1875_p2;
wire   [4:0] ad_ptr_0_sum7_i_i_fu_1893_p2;
wire   [31:0] tmp_107_fu_1922_p2;
wire  signed [6:0] grp_fu_1943_p1;
wire   [31:0] tmp_39_fu_1954_p2;
wire   [35:0] p_shl_fu_1965_p3;
wire   [33:0] p_shl2_fu_1977_p3;
wire  signed [36:0] p_shl_cast_fu_1973_p1;
wire  signed [36:0] p_shl2_cast_fu_1985_p1;
wire   [36:0] xa_fu_1989_p2;
wire   [38:0] grp_fu_1943_p2;
wire   [4:0] tqmf_ptr_0_sum67_i_i_fu_2021_p2;
wire  signed [49:0] tmp_115_cast_fu_2066_p1;
wire  signed [49:0] tmp_118_cast_fu_2075_p1;
wire  signed [6:0] grp_fu_2088_p0;
wire   [46:0] tmp_38_fu_2098_p1;
wire  signed [46:0] tmp_110_cast_fu_2102_p1;
wire   [35:0] p_shl5_fu_2111_p3;
wire   [33:0] p_shl6_fu_2123_p3;
wire  signed [36:0] p_shl5_cast_fu_2119_p1;
wire  signed [36:0] p_shl6_cast_fu_2131_p1;
wire   [36:0] tmp_72_fu_2135_p2;
wire   [46:0] tmp_37_fu_2094_p1;
wire  signed [46:0] tmp_112_cast_fu_2141_p1;
wire   [5:0] p_sum_i_i_fu_2151_p2;
wire   [5:0] tqmf_ptr_0_sum_i_i_fu_2168_p2;
wire   [46:0] tmp_83_fu_2191_p2;
wire   [46:0] tmp_85_fu_2211_p2;
wire   [3:0] tmp_21_fu_2281_p4;
wire   [46:0] grp_fu_2309_p2;
wire   [10:0] grp_fu_2339_p1;
wire   [30:0] tmp_13_fu_2464_p4;
wire   [0:0] tmp_104_fu_2477_p3;
wire   [31:0] m_fu_2485_p2;
wire   [31:0] n_assign_1_fu_2491_p3;
wire  signed [31:0] decis_fu_2473_p1;
wire   [31:0] tmp_117_fu_2582_p2;
wire   [31:0] p_neg_fu_2603_p2;
wire   [30:0] p_lshr_fu_2609_p4;
wire   [31:0] tmp_22_fu_2619_p1;
wire   [30:0] p_lshr_f_fu_2629_p4;
wire   [0:0] tmp_119_fu_2595_p3;
wire   [31:0] p_neg_t_fu_2623_p2;
wire   [31:0] tmp_24_fu_2639_p1;
wire   [31:0] tmp_120_fu_2643_p3;
wire  signed [31:0] grp_fu_2666_p1;
wire   [44:0] grp_fu_2666_p2;
wire   [0:0] tmp_33_fu_1146_p2;
reg    grp_fu_1229_ce;
reg    grp_fu_1238_ce;
reg    grp_fu_1577_ce;
reg    grp_fu_2339_ce;
reg   [76:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 77'b1;
#0 ih = 32'b00000000000000000000000000000000;
#0 dec_rlt1 = 32'b00000000000000000000000000000000;
#0 dec_al1 = 32'b00000000000000000000000000000000;
#0 dec_rlt2 = 32'b00000000000000000000000000000000;
#0 dec_al2 = 32'b00000000000000000000000000000000;
#0 dec_sl = 32'b00000000000000000000000000000000;
#0 dec_detl = 32'b00000000000000000000000000000000;
#0 dec_dlt = 32'b00000000000000000000000000000000;
#0 il = 32'b00000000000000000000000000000000;
#0 rl = 32'b00000000000000000000000000000000;
#0 dec_nbl = 32'b00000000000000000000000000000000;
#0 dec_plt = 32'b00000000000000000000000000000000;
#0 dec_plt1 = 32'b00000000000000000000000000000000;
#0 dec_plt2 = 32'b00000000000000000000000000000000;
#0 dec_rh1 = 32'b00000000000000000000000000000000;
#0 dec_ah1 = 32'b00000000000000000000000000000000;
#0 dec_rh2 = 32'b00000000000000000000000000000000;
#0 dec_ah2 = 32'b00000000000000000000000000000000;
#0 dec_sh = 32'b00000000000000000000000000000000;
#0 dec_deth = 32'b00000000000000000000000000000000;
#0 dec_dh = 32'b00000000000000000000000000000000;
#0 dec_nbh = 32'b00000000000000000000000000000000;
#0 dec_ph = 32'b00000000000000000000000000000000;
#0 dec_ph1 = 32'b00000000000000000000000000000000;
#0 dec_ph2 = 32'b00000000000000000000000000000000;
#0 xh = 32'b00000000000000000000000000000000;
#0 rlt1 = 32'b00000000000000000000000000000000;
#0 al1 = 32'b00000000000000000000000000000000;
#0 rlt2 = 32'b00000000000000000000000000000000;
#0 al2 = 32'b00000000000000000000000000000000;
#0 sl = 32'b00000000000000000000000000000000;
#0 detl = 32'b00000000000000000000000000000000;
#0 dlt = 32'b00000000000000000000000000000000;
#0 nbl = 32'b00000000000000000000000000000000;
#0 plt = 32'b00000000000000000000000000000000;
#0 plt1 = 32'b00000000000000000000000000000000;
#0 plt2 = 32'b00000000000000000000000000000000;
#0 rh1 = 32'b00000000000000000000000000000000;
#0 ah1 = 32'b00000000000000000000000000000000;
#0 rh2 = 32'b00000000000000000000000000000000;
#0 ah2 = 32'b00000000000000000000000000000000;
#0 sh = 32'b00000000000000000000000000000000;
#0 deth = 32'b00000000000000000000000000000000;
#0 dh = 32'b00000000000000000000000000000000;
#0 nbh = 32'b00000000000000000000000000000000;
#0 ph = 32'b00000000000000000000000000000000;
#0 ph1 = 32'b00000000000000000000000000000000;
#0 ph2 = 32'b00000000000000000000000000000000;
#0 ap_reg_grp_filtez_fu_755_ap_start = 1'b0;
#0 ap_reg_grp_uppol2_fu_769_ap_start = 1'b0;
#0 ap_reg_grp_upzero_fu_778_ap_start = 1'b0;
#0 ap_reg_grp_uppol1_fu_793_ap_start = 1'b0;
#0 ap_reg_grp_filtep_fu_801_ap_start = 1'b0;
#0 ap_reg_grp_filtep_fu_809_ap_start = 1'b0;
#0 ap_reg_grp_quantl_fu_817_ap_start = 1'b0;
#0 ap_reg_grp_logscl_fu_829_ap_start = 1'b0;
#0 ap_reg_grp_logsch_fu_837_ap_start = 1'b0;
#0 ap_reg_grp_scalel_fu_845_ap_start = 1'b0;
end

Block_proc_dec_deibs #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
dec_del_bpl_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dec_del_bpl_address0),
    .ce0(dec_del_bpl_ce0),
    .we0(dec_del_bpl_we0),
    .d0(grp_upzero_fu_778_bli_d0),
    .q0(dec_del_bpl_q0)
);

Block_proc_dec_dejbC #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
dec_del_dltx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dec_del_dltx_address0),
    .ce0(dec_del_dltx_ce0),
    .we0(dec_del_dltx_we0),
    .d0(grp_upzero_fu_778_dlti_d0),
    .q0(dec_del_dltx_q0),
    .address1(grp_upzero_fu_778_dlti_address1),
    .ce1(dec_del_dltx_ce1),
    .we1(dec_del_dltx_we1),
    .d1(grp_upzero_fu_778_dlti_d1),
    .q1(dec_del_dltx_q1)
);

Block_proc_qq4_cokbM #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
qq4_code4_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(qq4_code4_table_address0),
    .ce0(qq4_code4_table_ce0),
    .q0(qq4_code4_table_q0)
);

Block_proc_qq6_colbW #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
qq6_code6_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(qq6_code6_table_address0),
    .ce0(qq6_code6_table_ce0),
    .q0(qq6_code6_table_q0)
);

Block_proc_dec_deibs #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
dec_del_bph_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dec_del_bph_address0),
    .ce0(dec_del_bph_ce0),
    .we0(dec_del_bph_we0),
    .d0(grp_upzero_fu_778_bli_d0),
    .q0(dec_del_bph_q0)
);

Block_proc_dec_dejbC #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
dec_del_dhx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dec_del_dhx_address0),
    .ce0(dec_del_dhx_ce0),
    .we0(dec_del_dhx_we0),
    .d0(grp_upzero_fu_778_dlti_d0),
    .q0(dec_del_dhx_q0),
    .address1(grp_upzero_fu_778_dlti_address1),
    .ce1(dec_del_dhx_ce1),
    .we1(dec_del_dhx_we1),
    .d1(grp_upzero_fu_778_dlti_d1),
    .q1(dec_del_dhx_q1)
);

Block_proc_qq2_coocq #(
    .DataWidth( 14 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
qq2_code2_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(qq2_code2_table_address0),
    .ce0(qq2_code2_table_ce0),
    .q0(qq2_code2_table_q0)
);

Block_proc_tqmf #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
tqmf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tqmf_address0),
    .ce0(tqmf_ce0),
    .we0(tqmf_we0),
    .d0(test_data_load_1_reg_3173),
    .q0(tqmf_q0),
    .address1(tqmf_address1),
    .ce1(tqmf_ce1),
    .we1(tqmf_we1),
    .d1(tqmf_d1),
    .q1(tqmf_q1)
);

Block_proc_h #(
    .DataWidth( 15 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
h_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(h_address0),
    .ce0(h_ce0),
    .q0(h_q0),
    .address1(h_address1),
    .ce1(h_ce1),
    .q1(h_q1)
);

Block_proc_dec_deibs #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
delay_bpl_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(delay_bpl_address0),
    .ce0(delay_bpl_ce0),
    .we0(delay_bpl_we0),
    .d0(grp_upzero_fu_778_bli_d0),
    .q0(delay_bpl_q0)
);

Block_proc_dec_dejbC #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
delay_dltx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(delay_dltx_address0),
    .ce0(delay_dltx_ce0),
    .we0(delay_dltx_we0),
    .d0(grp_upzero_fu_778_dlti_d0),
    .q0(delay_dltx_q0),
    .address1(grp_upzero_fu_778_dlti_address1),
    .ce1(delay_dltx_ce1),
    .we1(delay_dltx_we1),
    .d1(grp_upzero_fu_778_dlti_d1),
    .q1(delay_dltx_q1)
);

Block_proc_dec_deibs #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
delay_bph_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(delay_bph_address0),
    .ce0(delay_bph_ce0),
    .we0(delay_bph_we0),
    .d0(grp_upzero_fu_778_bli_d0),
    .q0(delay_bph_q0)
);

Block_proc_dec_dejbC #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
delay_dhx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(delay_dhx_address0),
    .ce0(delay_dhx_ce0),
    .we0(delay_dhx_we0),
    .d0(grp_upzero_fu_778_dlti_d0),
    .q0(delay_dhx_q0),
    .address1(grp_upzero_fu_778_dlti_address1),
    .ce1(delay_dhx_ce1),
    .we1(delay_dhx_we1),
    .d1(grp_upzero_fu_778_dlti_d1),
    .q1(delay_dhx_q1)
);

Block_proc_accumc #(
    .DataWidth( 32 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
accumc_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(accumc_address0),
    .ce0(accumc_ce0),
    .we0(accumc_we0),
    .d0(accumc_d0),
    .q0(accumc_q0)
);

Block_proc_accumc #(
    .DataWidth( 32 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
accumd_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(accumd_address0),
    .ce0(accumd_ce0),
    .we0(accumd_we0),
    .d0(accumd_d0),
    .q0(accumd_q0)
);

filtez grp_filtez_fu_755(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_filtez_fu_755_ap_start),
    .ap_done(grp_filtez_fu_755_ap_done),
    .ap_idle(grp_filtez_fu_755_ap_idle),
    .ap_ready(grp_filtez_fu_755_ap_ready),
    .bpl_address0(grp_filtez_fu_755_bpl_address0),
    .bpl_ce0(grp_filtez_fu_755_bpl_ce0),
    .bpl_q0(grp_filtez_fu_755_bpl_q0),
    .dlt_address0(grp_filtez_fu_755_dlt_address0),
    .dlt_ce0(grp_filtez_fu_755_dlt_ce0),
    .dlt_q0(grp_filtez_fu_755_dlt_q0),
    .ap_return(grp_filtez_fu_755_ap_return)
);

uppol2 grp_uppol2_fu_769(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_uppol2_fu_769_ap_start),
    .ap_done(grp_uppol2_fu_769_ap_done),
    .ap_idle(grp_uppol2_fu_769_ap_idle),
    .ap_ready(grp_uppol2_fu_769_ap_ready),
    .al1(grp_uppol2_fu_769_al1),
    .al2(grp_uppol2_fu_769_al2),
    .plt(grp_uppol2_fu_769_plt),
    .plt1(grp_uppol2_fu_769_plt1),
    .plt2(grp_uppol2_fu_769_plt2),
    .ap_return(grp_uppol2_fu_769_ap_return)
);

upzero grp_upzero_fu_778(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_upzero_fu_778_ap_start),
    .ap_done(grp_upzero_fu_778_ap_done),
    .ap_idle(grp_upzero_fu_778_ap_idle),
    .ap_ready(grp_upzero_fu_778_ap_ready),
    .dlt(grp_upzero_fu_778_dlt),
    .dlti_address0(grp_upzero_fu_778_dlti_address0),
    .dlti_ce0(grp_upzero_fu_778_dlti_ce0),
    .dlti_we0(grp_upzero_fu_778_dlti_we0),
    .dlti_d0(grp_upzero_fu_778_dlti_d0),
    .dlti_q0(grp_upzero_fu_778_dlti_q0),
    .dlti_address1(grp_upzero_fu_778_dlti_address1),
    .dlti_ce1(grp_upzero_fu_778_dlti_ce1),
    .dlti_we1(grp_upzero_fu_778_dlti_we1),
    .dlti_d1(grp_upzero_fu_778_dlti_d1),
    .dlti_q1(grp_upzero_fu_778_dlti_q1),
    .bli_address0(grp_upzero_fu_778_bli_address0),
    .bli_ce0(grp_upzero_fu_778_bli_ce0),
    .bli_we0(grp_upzero_fu_778_bli_we0),
    .bli_d0(grp_upzero_fu_778_bli_d0),
    .bli_q0(grp_upzero_fu_778_bli_q0)
);

uppol1 grp_uppol1_fu_793(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_uppol1_fu_793_ap_start),
    .ap_done(grp_uppol1_fu_793_ap_done),
    .ap_idle(grp_uppol1_fu_793_ap_idle),
    .ap_ready(grp_uppol1_fu_793_ap_ready),
    .al1(grp_uppol1_fu_793_al1),
    .apl2(reg_965),
    .plt(grp_uppol1_fu_793_plt),
    .plt1(grp_uppol1_fu_793_plt1),
    .ap_return(grp_uppol1_fu_793_ap_return)
);

filtep grp_filtep_fu_801(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_filtep_fu_801_ap_start),
    .ap_done(grp_filtep_fu_801_ap_done),
    .ap_idle(grp_filtep_fu_801_ap_idle),
    .ap_ready(grp_filtep_fu_801_ap_ready),
    .rlt1(grp_filtep_fu_801_rlt1),
    .al1(grp_filtep_fu_801_al1),
    .rlt2(grp_filtep_fu_801_rlt2),
    .al2(grp_filtep_fu_801_al2),
    .ap_return(grp_filtep_fu_801_ap_return)
);

filtep grp_filtep_fu_809(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_filtep_fu_809_ap_start),
    .ap_done(grp_filtep_fu_809_ap_done),
    .ap_idle(grp_filtep_fu_809_ap_idle),
    .ap_ready(grp_filtep_fu_809_ap_ready),
    .rlt1(grp_filtep_fu_809_rlt1),
    .al1(grp_filtep_fu_809_al1),
    .rlt2(grp_filtep_fu_809_rlt2),
    .al2(grp_filtep_fu_809_al2),
    .ap_return(grp_filtep_fu_809_ap_return)
);

quantl grp_quantl_fu_817(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_quantl_fu_817_ap_start),
    .ap_done(grp_quantl_fu_817_ap_done),
    .ap_idle(grp_quantl_fu_817_ap_idle),
    .ap_ready(grp_quantl_fu_817_ap_ready),
    .el(tmp_89_reg_3336),
    .detl(detl),
    .ap_return(grp_quantl_fu_817_ap_return)
);

logscl grp_logscl_fu_829(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_logscl_fu_829_ap_start),
    .ap_done(grp_logscl_fu_829_ap_done),
    .ap_idle(grp_logscl_fu_829_ap_idle),
    .ap_ready(grp_logscl_fu_829_ap_ready),
    .il(grp_logscl_fu_829_il),
    .nbl(grp_logscl_fu_829_nbl),
    .ap_return(grp_logscl_fu_829_ap_return)
);

logsch grp_logsch_fu_837(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_logsch_fu_837_ap_start),
    .ap_done(grp_logsch_fu_837_ap_done),
    .ap_idle(grp_logsch_fu_837_ap_idle),
    .ap_ready(grp_logsch_fu_837_ap_ready),
    .ih(reg_925),
    .nbh(grp_logsch_fu_837_nbh),
    .ap_return(grp_logsch_fu_837_ap_return)
);

scalel grp_scalel_fu_845(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_scalel_fu_845_ap_start),
    .ap_done(grp_scalel_fu_845_ap_done),
    .ap_idle(grp_scalel_fu_845_ap_idle),
    .ap_ready(grp_scalel_fu_845_ap_ready),
    .nbl(grp_scalel_fu_845_nbl),
    .shift_constant(grp_scalel_fu_845_shift_constant),
    .ap_return(grp_scalel_fu_845_ap_return)
);

adpcm_main_mul_14tde #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
adpcm_main_mul_14tde_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_930),
    .din1(dec_deth),
    .ce(1'b1),
    .dout(grp_fu_1211_p2)
);

adpcm_main_mul_16udo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
adpcm_main_mul_16udo_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_934),
    .din1(grp_fu_1229_p1),
    .ce(grp_fu_1229_ce),
    .dout(grp_fu_1229_p2)
);

adpcm_main_mul_16udo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
adpcm_main_mul_16udo_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(qq6_code6_table_load_reg_2862),
    .din1(grp_fu_1238_p1),
    .ce(grp_fu_1238_ce),
    .dout(grp_fu_1238_p2)
);

adpcm_main_mul_7svdy #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 39 ))
adpcm_main_mul_7svdy_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1577_p0),
    .din1(tmp_69_reg_2989),
    .ce(grp_fu_1577_ce),
    .dout(grp_fu_1577_p2)
);

adpcm_main_mul_32wdI #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
adpcm_main_mul_32wdI_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_970),
    .din1(reg_974),
    .ce(1'b1),
    .dout(grp_fu_1739_p2)
);

adpcm_main_mul_32wdI #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
adpcm_main_mul_32wdI_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(accumd_load_1_reg_3050),
    .din1(reg_978),
    .ce(1'b1),
    .dout(grp_fu_1752_p2)
);

adpcm_main_mul_7svdy #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 39 ))
adpcm_main_mul_7svdy_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1780_p0),
    .din1(reg_970),
    .ce(1'b1),
    .dout(grp_fu_1780_p2)
);

adpcm_main_mul_32xdS #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 39 ))
adpcm_main_mul_32xdS_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_982),
    .din1(grp_fu_1943_p1),
    .ce(1'b1),
    .dout(grp_fu_1943_p2)
);

adpcm_main_mul_32wdI #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
adpcm_main_mul_32wdI_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_982),
    .din1(reg_974),
    .ce(1'b1),
    .dout(grp_fu_2047_p2)
);

adpcm_main_mul_32wdI #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
adpcm_main_mul_32wdI_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tqmf_ptr_load_reg_3221),
    .din1(reg_978),
    .ce(1'b1),
    .dout(grp_fu_2060_p2)
);

adpcm_main_mul_7svdy #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 39 ))
adpcm_main_mul_7svdy_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2088_p0),
    .din1(reg_982),
    .ce(1'b1),
    .dout(grp_fu_2088_p2)
);

adpcm_main_mul_32yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 47 ))
adpcm_main_mul_32yd2_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(detl),
    .din1(reg_934),
    .ce(1'b1),
    .dout(grp_fu_2309_p2)
);

adpcm_main_mul_32zec #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 43 ))
adpcm_main_mul_32zec_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(deth),
    .din1(grp_fu_2339_p1),
    .ce(grp_fu_2339_ce),
    .dout(grp_fu_2339_p2)
);

adpcm_main_mul_14tde #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
adpcm_main_mul_14tde_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_930),
    .din1(grp_fu_2666_p1),
    .ce(1'b1),
    .dout(grp_fu_2666_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == tmp_reg_2805) & ~(1'b0 == tmp_34_fu_1080_p2)) | (~(1'b0 == tmp_reg_2805) & ~(1'b0 == tmp_33_fu_1146_p2))))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_filtep_fu_801_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state52) & ~(exitcond_i_i_fu_2179_p2 == 1'b0)))) begin
            ap_reg_grp_filtep_fu_801_ap_start <= 1'b1;
        end else if ((1'b1 == grp_filtep_fu_801_ap_ready)) begin
            ap_reg_grp_filtep_fu_801_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_filtep_fu_809_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state52) & ~(exitcond_i_i_fu_2179_p2 == 1'b0)))) begin
            ap_reg_grp_filtep_fu_809_ap_start <= 1'b1;
        end else if ((1'b1 == grp_filtep_fu_809_ap_ready)) begin
            ap_reg_grp_filtep_fu_809_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_filtez_fu_755_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state52) & ~(exitcond_i_i_fu_2179_p2 == 1'b0)) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state55))) begin
            ap_reg_grp_filtez_fu_755_ap_start <= 1'b1;
        end else if ((1'b1 == grp_filtez_fu_755_ap_ready)) begin
            ap_reg_grp_filtez_fu_755_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_logsch_fu_837_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state74))) begin
            ap_reg_grp_logsch_fu_837_ap_start <= 1'b1;
        end else if ((1'b1 == grp_logsch_fu_837_ap_ready)) begin
            ap_reg_grp_logsch_fu_837_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_logscl_fu_829_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state63))) begin
            ap_reg_grp_logscl_fu_829_ap_start <= 1'b1;
        end else if ((1'b1 == grp_logscl_fu_829_ap_ready)) begin
            ap_reg_grp_logscl_fu_829_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_quantl_fu_817_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_reg_grp_quantl_fu_817_ap_start <= 1'b1;
        end else if ((1'b1 == grp_quantl_fu_817_ap_ready)) begin
            ap_reg_grp_quantl_fu_817_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_scalel_fu_845_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state76))) begin
            ap_reg_grp_scalel_fu_845_ap_start <= 1'b1;
        end else if ((1'b1 == grp_scalel_fu_845_ap_ready)) begin
            ap_reg_grp_scalel_fu_845_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_uppol1_fu_793_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state76))) begin
            ap_reg_grp_uppol1_fu_793_ap_start <= 1'b1;
        end else if ((1'b1 == grp_uppol1_fu_793_ap_ready)) begin
            ap_reg_grp_uppol1_fu_793_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_uppol2_fu_769_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state74))) begin
            ap_reg_grp_uppol2_fu_769_ap_start <= 1'b1;
        end else if ((1'b1 == grp_uppol2_fu_769_ap_ready)) begin
            ap_reg_grp_uppol2_fu_769_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_upzero_fu_778_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state74))) begin
            ap_reg_grp_upzero_fu_778_ap_start <= 1'b1;
        end else if ((1'b1 == grp_upzero_fu_778_ap_ready)) begin
            ap_reg_grp_upzero_fu_778_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        ad_ptr_0_rec_i_i_reg_627 <= p_rec2_i_i_reg_3035;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        ad_ptr_0_rec_i_i_reg_627 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ad_ptr_1_rec_i_i_reg_669 <= p_rec_i_i_reg_3125;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        ad_ptr_1_rec_i_i_reg_669 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        h_ptr_0_rec_i_i_reg_638 <= phitmp_i_i3_reg_3045;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        h_ptr_0_rec_i_i_reg_638 <= ap_const_lv5_2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == tmp_fu_1012_p2))) begin
        i_0_i1_reg_603 <= ap_const_lv32_0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        i_0_i1_reg_603 <= i_5_fu_1933_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        i_0_i_i_reg_702 <= i_reg_3201;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        i_0_i_i_reg_702 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & ~(1'b0 == tmp_fu_1012_p2))) begin
        i_0_i_reg_615 <= ap_const_lv32_0;
    end else if ((~((1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done)) & (1'b1 == ap_CS_fsm_state77))) begin
        i_0_i_reg_615 <= i_7_reg_3446;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        i_1_i_i4_reg_680 <= i_6_reg_3143;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        i_1_i_i4_reg_680 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        i_1_i_i_reg_744 <= i_4_reg_3306;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        i_1_i_i_reg_744 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & ~((1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done)) & ~(1'b0 == tmp_105_reg_3432))) begin
        ih <= tmp_167_cast_cast_ca_fu_2560_p3;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        ih <= tmp_158_cast_cast_ca_fu_2450_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ih <= tmp_43_fu_1165_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        tqmf_ptr_0_pn_rec_i_s_reg_733 <= tqmf_ptr1_0_rec_i_i_reg_3293;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        tqmf_ptr_0_pn_rec_i_s_reg_733 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        tqmf_ptr_0_rec_i_i_reg_691 <= phitmp_i_i_reg_3216;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        tqmf_ptr_0_rec_i_i_reg_691 <= ap_const_lv5_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        xa1_0_i_i_reg_659 <= xa1_2_fu_1761_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        xa1_0_i_i_reg_659 <= xa1_cast_fu_1683_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        xa2_0_i_i_reg_649 <= xa2_2_fu_1770_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        xa2_0_i_i_reg_649 <= xa2_cast_fu_1687_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        xa_0_i_i_reg_713 <= xa_2_fu_2069_p2;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        xa_0_i_i_reg_713 <= xa_cast_fu_1995_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        xb_0_i_i_reg_723 <= xb_2_fu_2078_p2;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        xb_0_i_i_reg_723 <= xb_cast_fu_1999_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        accumc_addr_1_reg_3115 <= ac_ptr_0_sum_i_i_cas_fu_1881_p1;
        accumd_addr_1_reg_3120 <= ac_ptr_0_sum_i_i_cas_fu_1881_p1;
        i_6_reg_3143 <= i_6_fu_1911_p2;
        p_rec_i_i_reg_3125 <= p_rec_i_i_fu_1887_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        accumd_load_1_reg_3050 <= accumd_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done)) & (1'b1 == ap_CS_fsm_state77))) begin
        ah1 <= p_trunc4_ext_fu_2763_p1;
        deth[14 : 0] <= p_trunc44_ext_fu_2753_p1[14 : 0];
        rh1 <= tmp_116_fu_2781_p2;
        rh2 <= rh1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        ah2 <= tmp_176_ext_fu_2743_p1;
        nbh[14 : 0] <= tmp_173_ext_fu_2733_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & ~((1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done)))) begin
        al1 <= p_trunc3_ext_fu_2515_p1;
        detl[14 : 0] <= p_trunc_ext_fu_2505_p1[14 : 0];
        rlt1 <= tmp_99_fu_2533_p2;
        rlt2 <= rlt1;
        tmp_159_cast1_reg_3436[14 : 0] <= tmp_159_cast1_fu_2557_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        al2 <= tmp_152_ext_fu_2417_p1;
        nbl[14 : 0] <= tmp_149_ext_fu_2407_p1[14 : 0];
        tmp_102_reg_3427 <= n_assign_fu_2431_p2[ap_const_lv32_1F];
        tmp_105_reg_3432 <= tmp_105_fu_2499_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & ~((1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done) | (1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done)))) begin
        dec_ah1 <= p_trunc2_ext_fu_1564_p1;
        dec_detl[14 : 0] <= p_trunc45_ext_fu_1554_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        dec_ah2 <= tmp_102_ext_fu_1484_p1;
        dec_nbl[14 : 0] <= tmp_85_ext_fu_1447_p1[14 : 0];
        dec_plt1 <= dec_plt;
        dec_plt1_load_reg_2978 <= dec_plt1;
        dec_plt2 <= dec_plt1;
        dec_plt2_load_reg_2984 <= dec_plt2;
        dec_rh1 <= tmp_68_fu_1502_p2;
        dec_rh2 <= dec_rh1;
        tmp_69_reg_2989 <= tmp_69_fu_1530_p2;
        tmp_70_reg_2995 <= tmp_70_fu_1536_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done)) & (1'b1 == ap_CS_fsm_state16))) begin
        dec_al1 <= p_trunc_ext1_fu_1603_p1;
        dec_deth[14 : 0] <= p_trunc46_ext_fu_1613_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        dec_al2 <= tmp_88_ext_fu_1583_p1;
        dec_nbh[14 : 0] <= tmp_99_ext_fu_1593_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & ~(1'b0 == grp_filtez_fu_755_ap_done))) begin
        dec_dh <= tmp_11_fu_1260_p1;
        dec_ph <= tmp_63_fu_1263_p2;
        tmp_11_reg_2888 <= tmp_11_fu_1260_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        dec_dlt <= {{grp_fu_1229_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
        dec_ph1 <= dec_ph;
        dec_ph1_load_reg_2961 <= dec_ph1;
        dec_ph2 <= dec_ph1;
        dec_ph2_load_reg_2967 <= dec_ph2;
        tmp_48_reg_2903 <= {{grp_fu_1229_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
        tmp_52_reg_2909 <= {{grp_fu_1238_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & ~((1'b0 == grp_filtez_fu_755_ap_done) | (1'b0 == grp_filtep_fu_801_ap_done) | (1'b0 == grp_filtep_fu_809_ap_done) | (1'b0 == grp_logscl_fu_829_ap_done) | (1'b0 == grp_logsch_fu_837_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done)))) begin
        dec_plt <= tmp_49_fu_1407_p2;
        dec_sh <= tmp_60_fu_1429_p2;
        dec_sl <= grp_fu_885_p2;
        rl <= tmp_53_fu_1412_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        dec_rlt1 <= tmp_58_fu_1631_p2;
        dec_rlt2 <= dec_rlt1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        dh <= tmp_27_fu_2681_p1;
        ph <= tmp_113_fu_2690_p2;
        tmp_27_reg_3461 <= tmp_27_fu_2681_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        dlt <= {{grp_fu_2309_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
        tmp_93_reg_3379 <= {{grp_fu_2309_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        i_4_reg_3306 <= i_4_fu_2185_p2;
        tqmf_addr_2_reg_3288 <= p_sum_i_i_cast_fu_2157_p1;
        tqmf_ptr1_0_rec_i_i_reg_3293 <= tqmf_ptr1_0_rec_i_i_fu_2162_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        i_7_reg_3446 <= i_7_fu_2656_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        i_reg_3201 <= i_fu_2015_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        il[5 : 0] <= tmp_142_ext_fu_2356_p1[5 : 0];
        plt1 <= plt;
        plt1_load_reg_3406 <= plt1;
        plt2 <= plt1;
        plt2_load_reg_3412 <= plt2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_rec2_i_i_reg_3035 <= p_rec2_i_i_fu_1708_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        ph1 <= ph;
        ph1_load_reg_3477 <= ph1;
        ph2 <= ph1;
        ph2_load_reg_3483 <= ph2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (1'b0 == exitcond_fu_1702_p2))) begin
        phitmp_i_i3_reg_3045 <= phitmp_i_i3_fu_1725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (1'b0 == exitcond2_i_i_fu_2009_p2))) begin
        phitmp_i_i_reg_3216 <= phitmp_i_i_fu_2033_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        plt <= tmp_94_fu_2345_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        qq6_code6_table_load_reg_2862 <= qq6_code6_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state52) & ~(exitcond_i_i_fu_2179_p2 == 1'b0)) | (1'b1 == ap_CS_fsm_state74))) begin
        reg_1006 <= ah2;
        reg_999 <= ah1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state67))) begin
        reg_925 <= ih;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state68))) begin
        reg_930 <= qq2_code2_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state57))) begin
        reg_934 <= qq4_code4_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state10) & ~(1'b0 == grp_filtez_fu_755_ap_done)) | ((1'b1 == ap_CS_fsm_state54) & ~((1'b0 == grp_filtez_fu_755_ap_done) | (1'b0 == grp_filtep_fu_801_ap_done) | (1'b0 == grp_filtep_fu_809_ap_done))))) begin
        reg_938 <= grp_filtez_fu_755_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_942 <= dec_al1;
        reg_949 <= dec_al2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state12) & ~((1'b0 == grp_filtez_fu_755_ap_done) | (1'b0 == grp_filtep_fu_801_ap_done) | (1'b0 == grp_filtep_fu_809_ap_done) | (1'b0 == grp_logscl_fu_829_ap_done) | (1'b0 == grp_logsch_fu_837_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done))) | ((1'b1 == ap_CS_fsm_state64) & ~((1'b0 == grp_logscl_fu_829_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done))))) begin
        reg_955 <= grp_logscl_fu_829_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state12) & ~((1'b0 == grp_filtez_fu_755_ap_done) | (1'b0 == grp_filtep_fu_801_ap_done) | (1'b0 == grp_filtep_fu_809_ap_done) | (1'b0 == grp_logscl_fu_829_ap_done) | (1'b0 == grp_logsch_fu_837_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done))) | ((1'b1 == ap_CS_fsm_state75) & ~((1'b0 == grp_logsch_fu_837_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done))))) begin
        reg_960 <= grp_logsch_fu_837_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state12) & ~((1'b0 == grp_filtez_fu_755_ap_done) | (1'b0 == grp_filtep_fu_801_ap_done) | (1'b0 == grp_filtep_fu_809_ap_done) | (1'b0 == grp_logscl_fu_829_ap_done) | (1'b0 == grp_logsch_fu_837_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done))) | ((1'b1 == ap_CS_fsm_state64) & ~((1'b0 == grp_logscl_fu_829_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done))) | ((1'b1 == ap_CS_fsm_state75) & ~((1'b0 == grp_logsch_fu_837_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done))) | ((1'b1 == ap_CS_fsm_state14) & ~((1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done) | (1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done))))) begin
        reg_965 <= grp_uppol2_fu_769_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state25))) begin
        reg_970 <= accumc_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state40))) begin
        reg_974 <= h_q0;
        reg_978 <= h_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state46))) begin
        reg_982 <= tqmf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state52) & ~(exitcond_i_i_fu_2179_p2 == 1'b0)) | (1'b1 == ap_CS_fsm_state63))) begin
        reg_986 <= al1;
        reg_993 <= al2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state64) & ~((1'b0 == grp_logscl_fu_829_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done)))) begin
        sh <= tmp_101_fu_2397_p2;
        tmp_101_reg_3417 <= tmp_101_fu_2397_p2;
        tmp_103_reg_3422 <= grp_fu_2339_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) & ~((1'b0 == grp_filtez_fu_755_ap_done) | (1'b0 == grp_filtep_fu_801_ap_done) | (1'b0 == grp_filtep_fu_809_ap_done)))) begin
        sl <= grp_fu_885_p2;
        tmp_100_reg_3341 <= grp_filtep_fu_809_ap_return;
        tmp_89_reg_3336 <= tmp_89_fu_2247_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        test_data_load_1_reg_3173 <= test_data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        test_data_load_reg_3163 <= test_data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_10_reg_2883 <= {{grp_fu_1211_p2[ap_const_lv32_2C : ap_const_lv32_F]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_18_reg_2832 <= {{compressed_q0[ap_const_lv32_5 : ap_const_lv32_2]}};
        tmp_36_reg_2826 <= tmp_36_fu_1151_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & ~((1'b0 == grp_filtez_fu_755_ap_done) | (1'b0 == grp_quantl_fu_817_ap_done)))) begin
        tmp_23_reg_3363 <= grp_filtez_fu_755_ap_return;
        tmp_90_reg_3352 <= grp_quantl_fu_817_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        tmp_26_reg_3456 <= {{grp_fu_2666_p2[ap_const_lv32_2C : ap_const_lv32_F]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        tmp_32_reg_2809[31 : 1] <= tmp_32_fu_1072_p3[31 : 1];
        tmp_reg_2805 <= tmp_fu_1012_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        tmp_71_reg_3271 <= grp_fu_2088_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        tmp_73_reg_3246 <= grp_fu_2047_p2;
        tmp_74_reg_3251 <= grp_fu_2060_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_77_reg_3100 <= grp_fu_1780_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_79_reg_3105 <= {{xa1_1_fu_1797_p2[ap_const_lv32_2D : ap_const_lv32_E]}};
        tmp_80_reg_3110 <= {{xa2_1_fu_1837_p2[ap_const_lv32_2D : ap_const_lv32_E]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_81_reg_3075 <= grp_fu_1739_p2;
        tmp_82_reg_3080 <= grp_fu_1752_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & ~(exitcond_i_i_fu_2179_p2 == 1'b0))) begin
        tmp_84_reg_3311 <= {{tmp_83_fu_2191_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
        xh <= {{tmp_85_fu_2211_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        tqmf_ptr_load_reg_3221 <= tqmf_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        xa_1_reg_3276 <= xa_1_fu_2105_p2;
        xb_1_reg_3282 <= xb_1_fu_2145_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        accumc_address0 = accumc_addr_1_reg_3115;
    end else if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == exitcond_i_i5_fu_1905_p2))) begin
        accumc_address0 = ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_state31) & (1'b0 == exitcond_i_i5_fu_1905_p2))) begin
        accumc_address0 = ad_ptr_0_sum7_i_i_ca_fu_1899_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) & ~(1'b0 == exitcond_fu_1702_p2))) begin
        accumc_address0 = ap_const_lv4_A;
    end else if (((1'b1 == ap_CS_fsm_state18) & (1'b0 == exitcond_fu_1702_p2))) begin
        accumc_address0 = ad_ptr_0_rec_i_i_cas_fu_1696_p1;
    end else begin
        accumc_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state18) & (1'b0 == exitcond_fu_1702_p2)) | (1'b1 == ap_CS_fsm_state32) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == exitcond_i_i5_fu_1905_p2)) | ((1'b1 == ap_CS_fsm_state18) & ~(1'b0 == exitcond_fu_1702_p2)) | ((1'b1 == ap_CS_fsm_state31) & (1'b0 == exitcond_i_i5_fu_1905_p2)))) begin
        accumc_ce0 = 1'b1;
    end else begin
        accumc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        accumc_d0 = accumc_q0;
    end else if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == exitcond_i_i5_fu_1905_p2))) begin
        accumc_d0 = tmp_70_reg_2995;
    end else begin
        accumc_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == exitcond_i_i5_fu_1905_p2)))) begin
        accumc_we0 = 1'b1;
    end else begin
        accumc_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        accumd_address0 = accumd_addr_1_reg_3120;
    end else if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == exitcond_i_i5_fu_1905_p2))) begin
        accumd_address0 = ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_state31) & (1'b0 == exitcond_i_i5_fu_1905_p2))) begin
        accumd_address0 = ad_ptr_0_sum7_i_i_ca_fu_1899_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        accumd_address0 = ap_const_lv4_A;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        accumd_address0 = ad_ptr_0_rec_i_i_cas_fu_1696_p1;
    end else begin
        accumd_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state32) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == exitcond_i_i5_fu_1905_p2)) | ((1'b1 == ap_CS_fsm_state31) & (1'b0 == exitcond_i_i5_fu_1905_p2)))) begin
        accumd_ce0 = 1'b1;
    end else begin
        accumd_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        accumd_d0 = accumd_q0;
    end else if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == exitcond_i_i5_fu_1905_p2))) begin
        accumd_d0 = tmp_69_reg_2989;
    end else begin
        accumd_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == exitcond_i_i5_fu_1905_p2)))) begin
        accumd_we0 = 1'b1;
    end else begin
        accumd_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_CS_fsm_state2) & (((1'b0 == tmp_reg_2805) & ~(1'b0 == tmp_34_fu_1080_p2)) | (~(1'b0 == tmp_reg_2805) & ~(1'b0 == tmp_33_fu_1146_p2)))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == tmp_reg_2805) & ~(1'b0 == tmp_34_fu_1080_p2)) | (~(1'b0 == tmp_reg_2805) & ~(1'b0 == tmp_33_fu_1146_p2))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        compressed_address0 = tmp_121_fu_2651_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        compressed_address0 = tmp_42_fu_1141_p1;
    end else begin
        compressed_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state2))) begin
        compressed_ce0 = 1'b1;
    end else begin
        compressed_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        compressed_we0 = 1'b1;
    end else begin
        compressed_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_bph_address0 = grp_upzero_fu_778_bli_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dec_del_bph_address0 = grp_filtez_fu_755_bpl_address0;
    end else begin
        dec_del_bph_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_bph_ce0 = grp_upzero_fu_778_bli_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dec_del_bph_ce0 = grp_filtez_fu_755_bpl_ce0;
    end else begin
        dec_del_bph_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_bph_we0 = grp_upzero_fu_778_bli_we0;
    end else begin
        dec_del_bph_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dec_del_bpl_address0 = grp_upzero_fu_778_bli_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_bpl_address0 = grp_filtez_fu_755_bpl_address0;
    end else begin
        dec_del_bpl_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dec_del_bpl_ce0 = grp_upzero_fu_778_bli_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_bpl_ce0 = grp_filtez_fu_755_bpl_ce0;
    end else begin
        dec_del_bpl_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dec_del_bpl_we0 = grp_upzero_fu_778_bli_we0;
    end else begin
        dec_del_bpl_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_dhx_address0 = grp_upzero_fu_778_dlti_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dec_del_dhx_address0 = grp_filtez_fu_755_dlt_address0;
    end else begin
        dec_del_dhx_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_dhx_ce0 = grp_upzero_fu_778_dlti_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dec_del_dhx_ce0 = grp_filtez_fu_755_dlt_ce0;
    end else begin
        dec_del_dhx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_dhx_ce1 = grp_upzero_fu_778_dlti_ce1;
    end else begin
        dec_del_dhx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_dhx_we0 = grp_upzero_fu_778_dlti_we0;
    end else begin
        dec_del_dhx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_dhx_we1 = grp_upzero_fu_778_dlti_we1;
    end else begin
        dec_del_dhx_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dec_del_dltx_address0 = grp_upzero_fu_778_dlti_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_dltx_address0 = grp_filtez_fu_755_dlt_address0;
    end else begin
        dec_del_dltx_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dec_del_dltx_ce0 = grp_upzero_fu_778_dlti_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_dltx_ce0 = grp_filtez_fu_755_dlt_ce0;
    end else begin
        dec_del_dltx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dec_del_dltx_ce1 = grp_upzero_fu_778_dlti_ce1;
    end else begin
        dec_del_dltx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dec_del_dltx_we0 = grp_upzero_fu_778_dlti_we0;
    end else begin
        dec_del_dltx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dec_del_dltx_we1 = grp_upzero_fu_778_dlti_we1;
    end else begin
        dec_del_dltx_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        dec_result_address0 = tmp_108_fu_1928_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dec_result_address0 = tmp_106_fu_1917_p1;
    end else begin
        dec_result_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state33))) begin
        dec_result_ce0 = 1'b1;
    end else begin
        dec_result_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        dec_result_d0 = tmp_80_reg_3110;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dec_result_d0 = tmp_79_reg_3105;
    end else begin
        dec_result_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == exitcond_i_i5_fu_1905_p2)))) begin
        dec_result_we0 = 1'b1;
    end else begin
        dec_result_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        delay_bph_address0 = grp_upzero_fu_778_bli_address0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        delay_bph_address0 = grp_filtez_fu_755_bpl_address0;
    end else begin
        delay_bph_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        delay_bph_ce0 = grp_upzero_fu_778_bli_ce0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        delay_bph_ce0 = grp_filtez_fu_755_bpl_ce0;
    end else begin
        delay_bph_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        delay_bph_we0 = grp_upzero_fu_778_bli_we0;
    end else begin
        delay_bph_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        delay_bpl_address0 = grp_upzero_fu_778_bli_address0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        delay_bpl_address0 = grp_filtez_fu_755_bpl_address0;
    end else begin
        delay_bpl_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        delay_bpl_ce0 = grp_upzero_fu_778_bli_ce0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        delay_bpl_ce0 = grp_filtez_fu_755_bpl_ce0;
    end else begin
        delay_bpl_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        delay_bpl_we0 = grp_upzero_fu_778_bli_we0;
    end else begin
        delay_bpl_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        delay_dhx_address0 = grp_upzero_fu_778_dlti_address0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        delay_dhx_address0 = grp_filtez_fu_755_dlt_address0;
    end else begin
        delay_dhx_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        delay_dhx_ce0 = grp_upzero_fu_778_dlti_ce0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        delay_dhx_ce0 = grp_filtez_fu_755_dlt_ce0;
    end else begin
        delay_dhx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        delay_dhx_ce1 = grp_upzero_fu_778_dlti_ce1;
    end else begin
        delay_dhx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        delay_dhx_we0 = grp_upzero_fu_778_dlti_we0;
    end else begin
        delay_dhx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        delay_dhx_we1 = grp_upzero_fu_778_dlti_we1;
    end else begin
        delay_dhx_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        delay_dltx_address0 = grp_upzero_fu_778_dlti_address0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        delay_dltx_address0 = grp_filtez_fu_755_dlt_address0;
    end else begin
        delay_dltx_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        delay_dltx_ce0 = grp_upzero_fu_778_dlti_ce0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        delay_dltx_ce0 = grp_filtez_fu_755_dlt_ce0;
    end else begin
        delay_dltx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        delay_dltx_ce1 = grp_upzero_fu_778_dlti_ce1;
    end else begin
        delay_dltx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        delay_dltx_we0 = grp_upzero_fu_778_dlti_we0;
    end else begin
        delay_dltx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        delay_dltx_we1 = grp_upzero_fu_778_dlti_we1;
    end else begin
        delay_dltx_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_filtep_fu_801_al1 = reg_986;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_filtep_fu_801_al1 = reg_942;
    end else begin
        grp_filtep_fu_801_al1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_filtep_fu_801_al2 = reg_993;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_filtep_fu_801_al2 = reg_949;
    end else begin
        grp_filtep_fu_801_al2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_filtep_fu_801_rlt1 = rlt1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_filtep_fu_801_rlt1 = dec_rlt1;
    end else begin
        grp_filtep_fu_801_rlt1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_filtep_fu_801_rlt2 = rlt2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_filtep_fu_801_rlt2 = dec_rlt2;
    end else begin
        grp_filtep_fu_801_rlt2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_filtep_fu_809_al1 = reg_999;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_filtep_fu_809_al1 = dec_ah1;
    end else begin
        grp_filtep_fu_809_al1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_filtep_fu_809_al2 = reg_1006;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_filtep_fu_809_al2 = dec_ah2;
    end else begin
        grp_filtep_fu_809_al2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_filtep_fu_809_rlt1 = rh1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_filtep_fu_809_rlt1 = dec_rh1;
    end else begin
        grp_filtep_fu_809_rlt1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_filtep_fu_809_rlt2 = rh2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_filtep_fu_809_rlt2 = dec_rh2;
    end else begin
        grp_filtep_fu_809_rlt2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_filtez_fu_755_bpl_q0 = delay_bph_q0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_filtez_fu_755_bpl_q0 = delay_bpl_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_filtez_fu_755_bpl_q0 = dec_del_bpl_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_filtez_fu_755_bpl_q0 = dec_del_bph_q0;
    end else begin
        grp_filtez_fu_755_bpl_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_filtez_fu_755_dlt_q0 = delay_dhx_q0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        grp_filtez_fu_755_dlt_q0 = delay_dltx_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_filtez_fu_755_dlt_q0 = dec_del_dltx_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_filtez_fu_755_dlt_q0 = dec_del_dhx_q0;
    end else begin
        grp_filtez_fu_755_dlt_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state10) & ~(1'b0 == grp_filtez_fu_755_ap_done)) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_1229_ce = 1'b1;
    end else begin
        grp_fu_1229_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state10) & ~(1'b0 == grp_filtez_fu_755_ap_done)) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_1238_ce = 1'b1;
    end else begin
        grp_fu_1238_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & ~((1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done) | (1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done))) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (~((1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done)) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_fu_1577_ce = 1'b1;
    end else begin
        grp_fu_1577_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state64) & ~((1'b0 == grp_logscl_fu_829_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done))) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state62))) begin
        grp_fu_2339_ce = 1'b1;
    end else begin
        grp_fu_2339_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_logsch_fu_837_nbh = nbh;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_logsch_fu_837_nbh = dec_nbh;
    end else begin
        grp_logsch_fu_837_nbh = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_logscl_fu_829_il = tmp_90_reg_3352;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_logscl_fu_829_il = tmp_36_reg_2826;
    end else begin
        grp_logscl_fu_829_il = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_logscl_fu_829_nbl = nbl;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_logscl_fu_829_nbl = dec_nbl;
    end else begin
        grp_logscl_fu_829_nbl = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_scalel_fu_845_nbl = reg_960;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_scalel_fu_845_nbl = reg_955;
    end else begin
        grp_scalel_fu_845_nbl = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_scalel_fu_845_shift_constant = ap_const_lv5_A;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_scalel_fu_845_shift_constant = ap_const_lv5_8;
    end else begin
        grp_scalel_fu_845_shift_constant = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_uppol1_fu_793_al1 = reg_999;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_uppol1_fu_793_al1 = reg_986;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_uppol1_fu_793_al1 = reg_942;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_uppol1_fu_793_al1 = dec_ah1;
    end else begin
        grp_uppol1_fu_793_al1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_uppol1_fu_793_plt = ph;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_uppol1_fu_793_plt = plt;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_uppol1_fu_793_plt = dec_plt;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_uppol1_fu_793_plt = dec_ph;
    end else begin
        grp_uppol1_fu_793_plt = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_uppol1_fu_793_plt1 = ph1_load_reg_3477;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_uppol1_fu_793_plt1 = plt1_load_reg_3406;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_uppol1_fu_793_plt1 = dec_plt1_load_reg_2978;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_uppol1_fu_793_plt1 = dec_ph1_load_reg_2961;
    end else begin
        grp_uppol1_fu_793_plt1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_uppol2_fu_769_al1 = reg_999;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_uppol2_fu_769_al1 = reg_986;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_uppol2_fu_769_al1 = reg_942;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_uppol2_fu_769_al1 = dec_ah1;
    end else begin
        grp_uppol2_fu_769_al1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_uppol2_fu_769_al2 = reg_1006;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_uppol2_fu_769_al2 = reg_993;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_uppol2_fu_769_al2 = reg_949;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_uppol2_fu_769_al2 = dec_ah2;
    end else begin
        grp_uppol2_fu_769_al2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_uppol2_fu_769_plt = ph;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_uppol2_fu_769_plt = plt;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_uppol2_fu_769_plt = dec_plt;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_uppol2_fu_769_plt = dec_ph;
    end else begin
        grp_uppol2_fu_769_plt = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_uppol2_fu_769_plt1 = ph1_load_reg_3477;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_uppol2_fu_769_plt1 = plt1_load_reg_3406;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_uppol2_fu_769_plt1 = dec_plt1_load_reg_2978;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_uppol2_fu_769_plt1 = dec_ph1_load_reg_2961;
    end else begin
        grp_uppol2_fu_769_plt1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_uppol2_fu_769_plt2 = ph2_load_reg_3483;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_uppol2_fu_769_plt2 = plt2_load_reg_3412;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_uppol2_fu_769_plt2 = dec_plt2_load_reg_2984;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_uppol2_fu_769_plt2 = dec_ph2_load_reg_2967;
    end else begin
        grp_uppol2_fu_769_plt2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_upzero_fu_778_bli_q0 = delay_bph_q0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_upzero_fu_778_bli_q0 = delay_bpl_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_upzero_fu_778_bli_q0 = dec_del_bpl_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_upzero_fu_778_bli_q0 = dec_del_bph_q0;
    end else begin
        grp_upzero_fu_778_bli_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_upzero_fu_778_dlt = tmp_27_reg_3461;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_upzero_fu_778_dlt = tmp_93_reg_3379;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_upzero_fu_778_dlt = tmp_48_reg_2903;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_upzero_fu_778_dlt = tmp_11_reg_2888;
    end else begin
        grp_upzero_fu_778_dlt = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_upzero_fu_778_dlti_q0 = delay_dhx_q0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_upzero_fu_778_dlti_q0 = delay_dltx_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_upzero_fu_778_dlti_q0 = dec_del_dltx_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_upzero_fu_778_dlti_q0 = dec_del_dhx_q0;
    end else begin
        grp_upzero_fu_778_dlti_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_upzero_fu_778_dlti_q1 = delay_dhx_q1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_upzero_fu_778_dlti_q1 = delay_dltx_q1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_upzero_fu_778_dlti_q1 = dec_del_dltx_q1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_upzero_fu_778_dlti_q1 = dec_del_dhx_q1;
    end else begin
        grp_upzero_fu_778_dlti_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        h_address0 = tqmf_ptr_0_rec_i_i_c_fu_2003_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        h_address0 = h_ptr_0_rec_i_i_cast_fu_1691_p1;
    end else begin
        h_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        h_address1 = tqmf_ptr_0_sum67_i_i_1_fu_2027_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        h_address1 = h_ptr_0_sum9_i_i_cas_fu_1720_p1;
    end else begin
        h_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state39))) begin
        h_ce0 = 1'b1;
    end else begin
        h_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state39))) begin
        h_ce1 = 1'b1;
    end else begin
        h_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        qq2_code2_table_address0 = tmp_109_fu_2573_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        qq2_code2_table_address0 = tmp_61_fu_1185_p1;
    end else begin
        qq2_code2_table_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state67))) begin
        qq2_code2_table_ce0 = 1'b1;
    end else begin
        qq2_code2_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        qq4_code4_table_address0 = tmp_91_fu_2291_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        qq4_code4_table_address0 = tmp_46_fu_1190_p1;
    end else begin
        qq4_code4_table_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state56) & ~((1'b0 == grp_filtez_fu_755_ap_done) | (1'b0 == grp_quantl_fu_817_ap_done))))) begin
        qq4_code4_table_ce0 = 1'b1;
    end else begin
        qq4_code4_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        qq6_code6_table_ce0 = 1'b1;
    end else begin
        qq6_code6_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        test_data_address0 = tmp_40_fu_1960_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        test_data_address0 = tmp_s_fu_1949_p1;
    end else begin
        test_data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37))) begin
        test_data_ce0 = 1'b1;
    end else begin
        test_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & ~(1'b0 == exitcond2_i_i_fu_2009_p2))) begin
        tqmf_address0 = ap_const_lv5_16;
    end else if (((1'b1 == ap_CS_fsm_state39) & (1'b0 == exitcond2_i_i_fu_2009_p2))) begin
        tqmf_address0 = tqmf_ptr_0_rec_i_i_c_fu_2003_p1;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state37))) begin
        tqmf_address0 = ap_const_lv5_0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tqmf_address0 = ap_const_lv5_1;
    end else begin
        tqmf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        tqmf_address1 = tqmf_addr_2_reg_3288;
    end else if (((1'b1 == ap_CS_fsm_state52) & ~(exitcond_i_i_fu_2179_p2 == 1'b0))) begin
        tqmf_address1 = ap_const_lv5_1;
    end else if (((1'b1 == ap_CS_fsm_state52) & (exitcond_i_i_fu_2179_p2 == 1'b0))) begin
        tqmf_address1 = tqmf_ptr_0_sum_i_i_c_fu_2174_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        tqmf_address1 = ap_const_lv5_17;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        tqmf_address1 = tqmf_ptr_0_sum67_i_i_1_fu_2027_p1;
    end else begin
        tqmf_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_state39) & (1'b0 == exitcond2_i_i_fu_2009_p2)) | ((1'b1 == ap_CS_fsm_state39) & ~(1'b0 == exitcond2_i_i_fu_2009_p2)))) begin
        tqmf_ce0 = 1'b1;
    end else begin
        tqmf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state52) & ~(exitcond_i_i_fu_2179_p2 == 1'b0)) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state53) | ((1'b1 == ap_CS_fsm_state52) & (exitcond_i_i_fu_2179_p2 == 1'b0)))) begin
        tqmf_ce1 = 1'b1;
    end else begin
        tqmf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        tqmf_d1 = tqmf_q1;
    end else if (((1'b1 == ap_CS_fsm_state52) & ~(exitcond_i_i_fu_2179_p2 == 1'b0))) begin
        tqmf_d1 = test_data_load_reg_3163;
    end else begin
        tqmf_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & ~(exitcond_i_i_fu_2179_p2 == 1'b0))) begin
        tqmf_we0 = 1'b1;
    end else begin
        tqmf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state52) & ~(exitcond_i_i_fu_2179_p2 == 1'b0)) | (1'b1 == ap_CS_fsm_state53))) begin
        tqmf_we1 = 1'b1;
    end else begin
        tqmf_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((((1'b0 == tmp_reg_2805) & ~(1'b0 == tmp_34_fu_1080_p2)) | (~(1'b0 == tmp_reg_2805) & ~(1'b0 == tmp_33_fu_1146_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(1'b0 == tmp_reg_2805) & (1'b0 == tmp_33_fu_1146_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (~(1'b0 == grp_filtez_fu_755_ap_done)) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (~((1'b0 == grp_filtez_fu_755_ap_done) | (1'b0 == grp_filtep_fu_801_ap_done) | (1'b0 == grp_filtep_fu_809_ap_done) | (1'b0 == grp_logscl_fu_829_ap_done) | (1'b0 == grp_logsch_fu_837_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (~((1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done) | (1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (~((1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (~(1'b0 == exitcond_fu_1702_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (~(1'b0 == exitcond_i_i5_fu_1905_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (~(1'b0 == exitcond2_i_i_fu_2009_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (~(exitcond_i_i_fu_2179_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state54 : begin
            if (~((1'b0 == grp_filtez_fu_755_ap_done) | (1'b0 == grp_filtep_fu_801_ap_done) | (1'b0 == grp_filtep_fu_809_ap_done))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (~((1'b0 == grp_filtez_fu_755_ap_done) | (1'b0 == grp_quantl_fu_817_ap_done))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            if (~((1'b0 == grp_logscl_fu_829_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if (~((1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if (~((1'b0 == grp_logsch_fu_837_ap_done) | (1'b0 == grp_upzero_fu_778_ap_done) | (1'b0 == grp_uppol2_fu_769_ap_done))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            if (~((1'b0 == grp_scalel_fu_845_ap_done) | (1'b0 == grp_uppol1_fu_793_ap_done))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ac_ptr_0_sum_i_i_cas_fu_1881_p1 = ac_ptr_0_sum_i_i_fu_1875_p2;

assign ac_ptr_0_sum_i_i_fu_1875_p2 = (ad_ptr_1_rec_i_i_reg_669 + ap_const_lv5_A);

assign ad_ptr_0_rec_i_i_cas_fu_1696_p1 = ad_ptr_0_rec_i_i_reg_627;

assign ad_ptr_0_sum7_i_i_ca_fu_1899_p1 = ad_ptr_0_sum7_i_i_fu_1893_p2;

assign ad_ptr_0_sum7_i_i_fu_1893_p2 = (ad_ptr_1_rec_i_i_reg_669 + ap_const_lv5_9);

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state10 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_state11 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state12 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_state13 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_state14 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_state15 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_state16 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_state17 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_state18 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_state19 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state20 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_state23 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_state24 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_state25 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_state26 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_state29 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state30 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_state31 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_state32 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_state33 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_state34 = ap_CS_fsm[ap_const_lv32_21];

assign ap_CS_fsm_state35 = ap_CS_fsm[ap_const_lv32_22];

assign ap_CS_fsm_state36 = ap_CS_fsm[ap_const_lv32_23];

assign ap_CS_fsm_state37 = ap_CS_fsm[ap_const_lv32_24];

assign ap_CS_fsm_state38 = ap_CS_fsm[ap_const_lv32_25];

assign ap_CS_fsm_state39 = ap_CS_fsm[ap_const_lv32_26];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state40 = ap_CS_fsm[ap_const_lv32_27];

assign ap_CS_fsm_state41 = ap_CS_fsm[ap_const_lv32_28];

assign ap_CS_fsm_state44 = ap_CS_fsm[ap_const_lv32_2B];

assign ap_CS_fsm_state45 = ap_CS_fsm[ap_const_lv32_2C];

assign ap_CS_fsm_state46 = ap_CS_fsm[ap_const_lv32_2D];

assign ap_CS_fsm_state47 = ap_CS_fsm[ap_const_lv32_2E];

assign ap_CS_fsm_state5 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state50 = ap_CS_fsm[ap_const_lv32_31];

assign ap_CS_fsm_state51 = ap_CS_fsm[ap_const_lv32_32];

assign ap_CS_fsm_state52 = ap_CS_fsm[ap_const_lv32_33];

assign ap_CS_fsm_state53 = ap_CS_fsm[ap_const_lv32_34];

assign ap_CS_fsm_state54 = ap_CS_fsm[ap_const_lv32_35];

assign ap_CS_fsm_state55 = ap_CS_fsm[ap_const_lv32_36];

assign ap_CS_fsm_state56 = ap_CS_fsm[ap_const_lv32_37];

assign ap_CS_fsm_state57 = ap_CS_fsm[ap_const_lv32_38];

assign ap_CS_fsm_state58 = ap_CS_fsm[ap_const_lv32_39];

assign ap_CS_fsm_state6 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state61 = ap_CS_fsm[ap_const_lv32_3C];

assign ap_CS_fsm_state62 = ap_CS_fsm[ap_const_lv32_3D];

assign ap_CS_fsm_state63 = ap_CS_fsm[ap_const_lv32_3E];

assign ap_CS_fsm_state64 = ap_CS_fsm[ap_const_lv32_3F];

assign ap_CS_fsm_state65 = ap_CS_fsm[ap_const_lv32_40];

assign ap_CS_fsm_state66 = ap_CS_fsm[ap_const_lv32_41];

assign ap_CS_fsm_state67 = ap_CS_fsm[ap_const_lv32_42];

assign ap_CS_fsm_state68 = ap_CS_fsm[ap_const_lv32_43];

assign ap_CS_fsm_state69 = ap_CS_fsm[ap_const_lv32_44];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state72 = ap_CS_fsm[ap_const_lv32_47];

assign ap_CS_fsm_state73 = ap_CS_fsm[ap_const_lv32_48];

assign ap_CS_fsm_state74 = ap_CS_fsm[ap_const_lv32_49];

assign ap_CS_fsm_state75 = ap_CS_fsm[ap_const_lv32_4A];

assign ap_CS_fsm_state76 = ap_CS_fsm[ap_const_lv32_4B];

assign ap_CS_fsm_state77 = ap_CS_fsm[ap_const_lv32_4C];

assign ap_CS_fsm_state8 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state9 = ap_CS_fsm[ap_const_lv32_8];

assign compressed_d0 = (il | tmp_117_fu_2582_p2);

assign decis_fu_2473_p1 = $signed(tmp_13_fu_2464_p4);

assign exitcond2_i_i_fu_2009_p2 = ((i_0_i_i_reg_702 == ap_const_lv4_A) ? 1'b1 : 1'b0);

assign exitcond_fu_1702_p2 = ((ad_ptr_0_rec_i_i_reg_627 == ap_const_lv4_A) ? 1'b1 : 1'b0);

assign exitcond_i_i5_fu_1905_p2 = ((i_1_i_i4_reg_680 == ap_const_lv4_A) ? 1'b1 : 1'b0);

assign exitcond_i_i_fu_2179_p2 = ((i_1_i_i_reg_744 == ap_const_lv5_16) ? 1'b1 : 1'b0);

assign grp_filtep_fu_801_ap_start = ap_reg_grp_filtep_fu_801_ap_start;

assign grp_filtep_fu_809_ap_start = ap_reg_grp_filtep_fu_809_ap_start;

assign grp_filtez_fu_755_ap_start = ap_reg_grp_filtez_fu_755_ap_start;

assign grp_fu_1229_p1 = tmp_73_cast_fu_1221_p1;

assign grp_fu_1238_p1 = tmp_73_cast_fu_1221_p1;

assign grp_fu_1577_p0 = ap_const_lv39_7FFFFFFFD4;

assign grp_fu_1780_p0 = ap_const_lv39_7FFFFFFFD4;

assign grp_fu_1943_p1 = ap_const_lv39_7FFFFFFFD4;

assign grp_fu_2088_p0 = ap_const_lv39_7FFFFFFFD4;

assign grp_fu_2339_p1 = ap_const_lv43_234;

assign grp_fu_2666_p1 = tmp_159_cast1_reg_3436;

assign grp_fu_885_p2 = (grp_filtep_fu_801_ap_return + grp_filtez_fu_755_ap_return);

assign grp_logsch_fu_837_ap_start = ap_reg_grp_logsch_fu_837_ap_start;

assign grp_logscl_fu_829_ap_start = ap_reg_grp_logscl_fu_829_ap_start;

assign grp_quantl_fu_817_ap_start = ap_reg_grp_quantl_fu_817_ap_start;

assign grp_scalel_fu_845_ap_start = ap_reg_grp_scalel_fu_845_ap_start;

assign grp_uppol1_fu_793_ap_start = ap_reg_grp_uppol1_fu_793_ap_start;

assign grp_uppol2_fu_769_ap_start = ap_reg_grp_uppol2_fu_769_ap_start;

assign grp_upzero_fu_778_ap_start = ap_reg_grp_upzero_fu_778_ap_start;

assign h_ptr_0_rec_i_i_cast_fu_1691_p1 = h_ptr_0_rec_i_i_reg_638;

assign h_ptr_0_sum9_i_i_cas_fu_1720_p1 = h_ptr_0_sum9_i_i_fu_1714_p2;

assign h_ptr_0_sum9_i_i_fu_1714_p2 = (h_ptr_0_rec_i_i_reg_638 | ap_const_lv5_1);

assign i_4_fu_2185_p2 = (i_1_i_i_reg_744 + ap_const_lv5_1);

assign i_5_fu_1933_p2 = (i_0_i1_reg_603 + ap_const_lv32_2);

assign i_6_fu_1911_p2 = (i_1_i_i4_reg_680 + ap_const_lv4_1);

assign i_7_fu_2656_p2 = (ap_const_lv32_2 + i_0_i_reg_615);

assign i_fu_2015_p2 = (i_0_i_i_reg_702 + ap_const_lv4_1);

assign m_fu_2485_p2 = (ap_const_lv32_0 - n_assign_fu_2431_p2);

assign n_assign_1_fu_2491_p3 = ((tmp_104_fu_2477_p3[0:0] === 1'b1) ? m_fu_2485_p2 : n_assign_fu_2431_p2);

assign n_assign_fu_2431_p2 = (xh - tmp_101_reg_3417);

assign p_lshr1_fu_1099_p4 = {{p_neg1_fu_1093_p2[ap_const_lv32_1F : ap_const_lv32_1]}};

assign p_lshr2_fu_1038_p4 = {{p_neg2_fu_1032_p2[ap_const_lv32_1F : ap_const_lv32_1]}};

assign p_lshr_f1_fu_1119_p4 = {{i_0_i1_reg_603[ap_const_lv32_1F : ap_const_lv32_1]}};

assign p_lshr_f_fu_2629_p4 = {{i_0_i_reg_615[ap_const_lv32_1F : ap_const_lv32_1]}};

assign p_lshr_fu_2609_p4 = {{p_neg_fu_2603_p2[ap_const_lv32_1F : ap_const_lv32_1]}};

assign p_neg1_fu_1093_p2 = (ap_const_lv32_0 - i_0_i1_reg_603);

assign p_neg2_fu_1032_p2 = ($signed(ap_const_lv32_FFFFFFFE) - $signed(size));

assign p_neg_fu_2603_p2 = (ap_const_lv32_0 - i_0_i_reg_615);

assign p_neg_t1_fu_1113_p2 = (ap_const_lv32_0 - tmp_12_fu_1109_p1);

assign p_neg_t2_fu_1048_p2 = (ap_const_lv31_0 - p_lshr2_fu_1038_p4);

assign p_neg_t_fu_2623_p2 = (ap_const_lv32_0 - tmp_22_fu_2619_p1);

assign p_rec2_i_i_fu_1708_p2 = (ad_ptr_0_rec_i_i_reg_627 + ap_const_lv4_1);

assign p_rec_i_i_fu_1887_p2 = ($signed(ad_ptr_1_rec_i_i_reg_669) + $signed(ap_const_lv5_1F));

assign p_shl2_cast_fu_1985_p1 = $signed(p_shl2_fu_1977_p3);

assign p_shl2_fu_1977_p3 = {{tqmf_q0}, {ap_const_lv2_0}};

assign p_shl3_cast_fu_1662_p1 = $signed(p_shl3_fu_1655_p3);

assign p_shl3_fu_1655_p3 = {{tmp_70_reg_2995}, {ap_const_lv4_0}};

assign p_shl4_cast_fu_1673_p1 = $signed(p_shl4_fu_1666_p3);

assign p_shl4_fu_1666_p3 = {{tmp_70_reg_2995}, {ap_const_lv2_0}};

assign p_shl5_cast_fu_2119_p1 = $signed(p_shl5_fu_2111_p3);

assign p_shl5_fu_2111_p3 = {{tqmf_q1}, {ap_const_lv4_0}};

assign p_shl6_cast_fu_2131_p1 = $signed(p_shl6_fu_2123_p3);

assign p_shl6_fu_2123_p3 = {{tqmf_q1}, {ap_const_lv2_0}};

assign p_shl7_cast_fu_1811_p1 = $signed(p_shl7_fu_1803_p3);

assign p_shl7_fu_1803_p3 = {{accumd_q0}, {ap_const_lv4_0}};

assign p_shl8_cast_fu_1823_p1 = $signed(p_shl8_fu_1815_p3);

assign p_shl8_fu_1815_p3 = {{accumd_q0}, {ap_const_lv2_0}};

assign p_shl_cast_fu_1973_p1 = $signed(p_shl_fu_1965_p3);

assign p_shl_fu_1965_p3 = {{tqmf_q0}, {ap_const_lv4_0}};

assign p_sum_i_i_cast_fu_2157_p1 = p_sum_i_i_fu_2151_p2;

assign p_sum_i_i_fu_2151_p2 = (tqmf_ptr_0_pn_rec_i_s_reg_733 + ap_const_lv6_17);

assign p_trunc2_ext_fu_1564_p1 = $signed(grp_uppol1_fu_793_ap_return);

assign p_trunc3_ext_fu_2515_p1 = $signed(grp_uppol1_fu_793_ap_return);

assign p_trunc44_ext_fu_2753_p1 = grp_scalel_fu_845_ap_return;

assign p_trunc45_ext_fu_1554_p1 = grp_scalel_fu_845_ap_return;

assign p_trunc46_ext_fu_1613_p1 = grp_scalel_fu_845_ap_return;

assign p_trunc4_ext_fu_2763_p1 = $signed(grp_uppol1_fu_793_ap_return);

assign p_trunc_ext1_fu_1603_p1 = $signed(grp_uppol1_fu_793_ap_return);

assign p_trunc_ext_fu_2505_p1 = grp_scalel_fu_845_ap_return;

assign phitmp_i_i3_fu_1725_p2 = (h_ptr_0_rec_i_i_reg_638 + ap_const_lv5_2);

assign phitmp_i_i_fu_2033_p2 = (tqmf_ptr_0_rec_i_i_reg_691 + ap_const_lv5_2);

assign qq6_code6_table_address0 = tmp_50_fu_1194_p1;

assign tmp_101_fu_2397_p2 = (tmp_100_reg_3341 + tmp_23_reg_3363);

assign tmp_102_ext_fu_1484_p1 = $signed(reg_965);

assign tmp_102_fu_2442_p3 = n_assign_fu_2431_p2[ap_const_lv32_1F];

assign tmp_104_fu_2477_p3 = n_assign_fu_2431_p2[ap_const_lv32_1F];

assign tmp_105_fu_2499_p2 = (($signed(n_assign_1_fu_2491_p3) > $signed(decis_fu_2473_p1)) ? 1'b1 : 1'b0);

assign tmp_106_fu_1917_p1 = $signed(i_0_i1_reg_603);

assign tmp_107_fu_1922_p2 = (i_0_i1_reg_603 | ap_const_lv32_1);

assign tmp_108_fu_1928_p1 = $signed(tmp_107_fu_1922_p2);

assign tmp_109_fu_2573_p1 = $signed(ih);

assign tmp_110_cast_fu_2102_p1 = $signed(tmp_71_reg_3271);

assign tmp_112_cast_fu_2141_p1 = $signed(tmp_72_fu_2135_p2);

assign tmp_113_fu_2690_p2 = ($signed(tmp_27_fu_2681_p1) + $signed(tmp_23_reg_3363));

assign tmp_115_cast_fu_2066_p1 = $signed(tmp_73_reg_3246);

assign tmp_116_fu_2781_p2 = (dh + sh);

assign tmp_117_fu_2582_p2 = ih << ap_const_lv32_6;

assign tmp_118_cast_fu_2075_p1 = $signed(tmp_74_reg_3251);

assign tmp_119_fu_2595_p3 = i_0_i_reg_615[ap_const_lv32_1F];

assign tmp_11_fu_1260_p1 = $signed(tmp_10_reg_2883);

assign tmp_120_cast_fu_1794_p1 = $signed(tmp_77_reg_3100);

assign tmp_120_fu_2643_p3 = ((tmp_119_fu_2595_p3[0:0] === 1'b1) ? p_neg_t_fu_2623_p2 : tmp_24_fu_2639_p1);

assign tmp_121_fu_2651_p1 = $signed(tmp_120_fu_2643_p3);

assign tmp_122_cast_fu_1833_p1 = $signed(tmp_78_fu_1827_p2);

assign tmp_129_cast_fu_1758_p1 = $signed(tmp_81_reg_3075);

assign tmp_12_fu_1109_p1 = p_lshr1_fu_1099_p4;

assign tmp_132_cast_fu_1767_p1 = $signed(tmp_82_reg_3080);

assign tmp_13_fu_2464_p4 = {{tmp_103_reg_3422[ap_const_lv32_2A : ap_const_lv32_C]}};

assign tmp_142_ext_fu_2356_p1 = tmp_90_reg_3352;

assign tmp_149_ext_fu_2407_p1 = reg_955;

assign tmp_14_fu_1129_p1 = p_lshr_f1_fu_1119_p4;

assign tmp_152_ext_fu_2417_p1 = $signed(reg_965);

assign tmp_158_cast_cast_ca_fu_2450_p3 = ((tmp_102_fu_2442_p3[0:0] === 1'b1) ? ap_const_lv32_1 : ap_const_lv32_3);

assign tmp_159_cast1_fu_2557_p1 = deth;

assign tmp_15_fu_1155_p4 = {{compressed_q0[ap_const_lv32_1F : ap_const_lv32_6]}};

assign tmp_167_cast_cast_ca_fu_2560_p3 = ((tmp_102_reg_3427[0:0] === 1'b1) ? ap_const_lv32_0 : ap_const_lv32_2);

assign tmp_173_ext_fu_2733_p1 = reg_960;

assign tmp_176_ext_fu_2743_p1 = $signed(reg_965);

assign tmp_21_fu_2281_p4 = {{grp_quantl_fu_817_ap_return[ap_const_lv32_5 : ap_const_lv32_2]}};

assign tmp_22_fu_2619_p1 = p_lshr_fu_2609_p4;

assign tmp_24_fu_2639_p1 = p_lshr_f_fu_2629_p4;

assign tmp_27_fu_2681_p1 = $signed(tmp_26_reg_3456);

assign tmp_28_fu_1018_p2 = (size + ap_const_lv32_2);

assign tmp_29_fu_1024_p3 = tmp_28_fu_1018_p2[ap_const_lv32_1F];

assign tmp_30_fu_1054_p4 = {{tmp_28_fu_1018_p2[ap_const_lv32_1F : ap_const_lv32_1]}};

assign tmp_31_fu_1064_p3 = ((tmp_29_fu_1024_p3[0:0] === 1'b1) ? p_neg_t2_fu_1048_p2 : tmp_30_fu_1054_p4);

assign tmp_32_fu_1072_p3 = {{tmp_31_fu_1064_p3}, {1'b0}};

assign tmp_33_fu_1146_p2 = ((i_0_i_reg_615 == tmp_32_reg_2809) ? 1'b1 : 1'b0);

assign tmp_34_fu_1080_p2 = ((i_0_i1_reg_603 == tmp_32_reg_2809) ? 1'b1 : 1'b0);

assign tmp_35_fu_1085_p3 = i_0_i1_reg_603[ap_const_lv32_1F];

assign tmp_36_fu_1151_p1 = compressed_q0[5:0];

assign tmp_37_fu_2094_p1 = xb_0_i_i_reg_723[46:0];

assign tmp_38_fu_2098_p1 = xa_0_i_i_reg_713[46:0];

assign tmp_39_fu_1954_p2 = (i_0_i_reg_615 | ap_const_lv32_1);

assign tmp_40_fu_1960_p1 = $signed(tmp_39_fu_1954_p2);

assign tmp_41_fu_1133_p3 = ((tmp_35_fu_1085_p3[0:0] === 1'b1) ? p_neg_t1_fu_1113_p2 : tmp_14_fu_1129_p1);

assign tmp_42_fu_1141_p1 = $signed(tmp_41_fu_1133_p3);

assign tmp_43_fu_1165_p1 = $signed(tmp_15_fu_1155_p4);

assign tmp_46_fu_1190_p1 = tmp_18_reg_2832;

assign tmp_49_fu_1407_p2 = (tmp_48_reg_2903 + grp_filtez_fu_755_ap_return);

assign tmp_50_fu_1194_p1 = $signed(il);

assign tmp_53_fu_1412_p2 = (grp_fu_885_p2 + tmp_52_reg_2909);

assign tmp_58_fu_1631_p2 = (dec_sl + dec_dlt);

assign tmp_60_fu_1429_p2 = (grp_filtep_fu_809_ap_return + reg_938);

assign tmp_61_fu_1185_p1 = $signed(ih);

assign tmp_63_fu_1263_p2 = ($signed(tmp_11_fu_1260_p1) + $signed(grp_filtez_fu_755_ap_return));

assign tmp_68_fu_1502_p2 = (dec_sh + dec_dh);

assign tmp_69_fu_1530_p2 = (tmp_68_fu_1502_p2 + rl);

assign tmp_70_fu_1536_p2 = (rl - tmp_68_fu_1502_p2);

assign tmp_72_fu_2135_p2 = ($signed(p_shl5_cast_fu_2119_p1) - $signed(p_shl6_cast_fu_2131_p1));

assign tmp_73_cast_fu_1221_p1 = $signed(dec_detl);

assign tmp_75_fu_1786_p1 = xa1_0_i_i_reg_659[45:0];

assign tmp_76_fu_1790_p1 = xa2_0_i_i_reg_649[45:0];

assign tmp_78_fu_1827_p2 = ($signed(p_shl7_cast_fu_1811_p1) - $signed(p_shl8_cast_fu_1823_p1));

assign tmp_83_fu_2191_p2 = (xa_1_reg_3276 + xb_1_reg_3282);

assign tmp_85_ext_fu_1447_p1 = reg_955;

assign tmp_85_fu_2211_p2 = (xa_1_reg_3276 - xb_1_reg_3282);

assign tmp_88_ext_fu_1583_p1 = $signed(reg_965);

assign tmp_89_fu_2247_p2 = (tmp_84_reg_3311 - grp_fu_885_p2);

assign tmp_91_fu_2291_p1 = tmp_21_fu_2281_p4;

assign tmp_94_fu_2345_p2 = (tmp_93_reg_3379 + reg_938);

assign tmp_99_ext_fu_1593_p1 = reg_960;

assign tmp_99_fu_2533_p2 = (sl + dlt);

assign tmp_fu_1012_p2 = ((select_r == ap_const_lv32_0) ? 1'b1 : 1'b0);

assign tmp_s_fu_1949_p1 = $signed(i_0_i_reg_615);

assign tqmf_ptr1_0_rec_i_i_fu_2162_p2 = ($signed(tqmf_ptr_0_pn_rec_i_s_reg_733) + $signed(ap_const_lv6_3F));

assign tqmf_ptr_0_rec_i_i_c_fu_2003_p1 = tqmf_ptr_0_rec_i_i_reg_691;

assign tqmf_ptr_0_sum67_i_i_1_fu_2027_p1 = tqmf_ptr_0_sum67_i_i_fu_2021_p2;

assign tqmf_ptr_0_sum67_i_i_fu_2021_p2 = (tqmf_ptr_0_rec_i_i_reg_691 | ap_const_lv5_1);

assign tqmf_ptr_0_sum_i_i_c_fu_2174_p1 = tqmf_ptr_0_sum_i_i_fu_2168_p2;

assign tqmf_ptr_0_sum_i_i_fu_2168_p2 = (tqmf_ptr_0_pn_rec_i_s_reg_733 + ap_const_lv6_15);

assign xa1_1_fu_1797_p2 = ($signed(tmp_75_fu_1786_p1) + $signed(tmp_120_cast_fu_1794_p1));

assign xa1_2_fu_1761_p2 = ($signed(tmp_129_cast_fu_1758_p1) + $signed(xa1_0_i_i_reg_659));

assign xa1_cast_fu_1683_p1 = $signed(xa1_fu_1677_p2);

assign xa1_fu_1677_p2 = ($signed(p_shl3_cast_fu_1662_p1) - $signed(p_shl4_cast_fu_1673_p1));

assign xa2_1_fu_1837_p2 = ($signed(tmp_76_fu_1790_p1) + $signed(tmp_122_cast_fu_1833_p1));

assign xa2_2_fu_1770_p2 = ($signed(tmp_132_cast_fu_1767_p1) + $signed(xa2_0_i_i_reg_649));

assign xa2_cast_fu_1687_p1 = $signed(grp_fu_1577_p2);

assign xa_1_fu_2105_p2 = ($signed(tmp_38_fu_2098_p1) + $signed(tmp_110_cast_fu_2102_p1));

assign xa_2_fu_2069_p2 = ($signed(tmp_115_cast_fu_2066_p1) + $signed(xa_0_i_i_reg_713));

assign xa_cast_fu_1995_p1 = $signed(xa_fu_1989_p2);

assign xa_fu_1989_p2 = ($signed(p_shl_cast_fu_1973_p1) - $signed(p_shl2_cast_fu_1985_p1));

assign xb_1_fu_2145_p2 = ($signed(tmp_37_fu_2094_p1) + $signed(tmp_112_cast_fu_2141_p1));

assign xb_2_fu_2078_p2 = ($signed(tmp_118_cast_fu_2075_p1) + $signed(xb_0_i_i_reg_723));

assign xb_cast_fu_1999_p1 = $signed(grp_fu_1943_p2);

always @ (posedge ap_clk) begin
    dec_detl[31:15] <= 17'b00000000000000000;
    il[31:6] <= 26'b00000000000000000000000000;
    dec_nbl[31:15] <= 17'b00000000000000000;
    dec_deth[31:15] <= 17'b00000000000000000;
    dec_nbh[31:15] <= 17'b00000000000000000;
    detl[31:15] <= 17'b00000000000000000;
    nbl[31:15] <= 17'b00000000000000000;
    deth[31:15] <= 17'b00000000000000000;
    nbh[31:15] <= 17'b00000000000000000;
    tmp_32_reg_2809[0] <= 1'b0;
    tmp_159_cast1_reg_3436[44:15] <= 30'b000000000000000000000000000000;
end

endmodule //Block_proc
