
plants_monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4d8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  0800b6b8  0800b6b8  0001b6b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b918  0800b918  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  0800b918  0800b918  0001b918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b920  0800b920  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b920  0800b920  0001b920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b924  0800b924  0001b924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  0800b928  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002a78  20000060  0800b988  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002ad8  0800b988  00022ad8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024728  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004829  00000000  00000000  000447fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d40  00000000  00000000  00049028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016a3  00000000  00000000  0004ad68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023c7a  00000000  00000000  0004c40b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000224fa  00000000  00000000  00070085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ee077  00000000  00000000  0009257f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000822c  00000000  00000000  001805f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00188824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b6a0 	.word	0x0800b6a0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	0800b6a0 	.word	0x0800b6a0

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	; 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__gedf2>:
 80009bc:	f04f 3cff 	mov.w	ip, #4294967295
 80009c0:	e006      	b.n	80009d0 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__ledf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	e002      	b.n	80009d0 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__cmpdf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e0:	bf18      	it	ne
 80009e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009e6:	d01b      	beq.n	8000a20 <__cmpdf2+0x54>
 80009e8:	b001      	add	sp, #4
 80009ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ee:	bf0c      	ite	eq
 80009f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009f4:	ea91 0f03 	teqne	r1, r3
 80009f8:	bf02      	ittt	eq
 80009fa:	ea90 0f02 	teqeq	r0, r2
 80009fe:	2000      	moveq	r0, #0
 8000a00:	4770      	bxeq	lr
 8000a02:	f110 0f00 	cmn.w	r0, #0
 8000a06:	ea91 0f03 	teq	r1, r3
 8000a0a:	bf58      	it	pl
 8000a0c:	4299      	cmppl	r1, r3
 8000a0e:	bf08      	it	eq
 8000a10:	4290      	cmpeq	r0, r2
 8000a12:	bf2c      	ite	cs
 8000a14:	17d8      	asrcs	r0, r3, #31
 8000a16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a1a:	f040 0001 	orr.w	r0, r0, #1
 8000a1e:	4770      	bx	lr
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__cmpdf2+0x64>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d107      	bne.n	8000a40 <__cmpdf2+0x74>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d1d6      	bne.n	80009e8 <__cmpdf2+0x1c>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d0d3      	beq.n	80009e8 <__cmpdf2+0x1c>
 8000a40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdrcmple>:
 8000a48:	4684      	mov	ip, r0
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4662      	mov	r2, ip
 8000a4e:	468c      	mov	ip, r1
 8000a50:	4619      	mov	r1, r3
 8000a52:	4663      	mov	r3, ip
 8000a54:	e000      	b.n	8000a58 <__aeabi_cdcmpeq>
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdcmpeq>:
 8000a58:	b501      	push	{r0, lr}
 8000a5a:	f7ff ffb7 	bl	80009cc <__cmpdf2>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	bf48      	it	mi
 8000a62:	f110 0f00 	cmnmi.w	r0, #0
 8000a66:	bd01      	pop	{r0, pc}

08000a68 <__aeabi_dcmpeq>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff fff4 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a70:	bf0c      	ite	eq
 8000a72:	2001      	moveq	r0, #1
 8000a74:	2000      	movne	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmplt>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff ffea 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a84:	bf34      	ite	cc
 8000a86:	2001      	movcc	r0, #1
 8000a88:	2000      	movcs	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmple>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff ffe0 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a98:	bf94      	ite	ls
 8000a9a:	2001      	movls	r0, #1
 8000a9c:	2000      	movhi	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmpge>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffce 	bl	8000a48 <__aeabi_cdrcmple>
 8000aac:	bf94      	ite	ls
 8000aae:	2001      	movls	r0, #1
 8000ab0:	2000      	movhi	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmpgt>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffc4 	bl	8000a48 <__aeabi_cdrcmple>
 8000ac0:	bf34      	ite	cc
 8000ac2:	2001      	movcc	r0, #1
 8000ac4:	2000      	movcs	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_d2iz>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad4:	d215      	bcs.n	8000b02 <__aeabi_d2iz+0x36>
 8000ad6:	d511      	bpl.n	8000afc <__aeabi_d2iz+0x30>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d912      	bls.n	8000b08 <__aeabi_d2iz+0x3c>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000af2:	fa23 f002 	lsr.w	r0, r3, r2
 8000af6:	bf18      	it	ne
 8000af8:	4240      	negne	r0, r0
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d105      	bne.n	8000b14 <__aeabi_d2iz+0x48>
 8000b08:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	bf08      	it	eq
 8000b0e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2uiz>:
 8000b1c:	004a      	lsls	r2, r1, #1
 8000b1e:	d211      	bcs.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d211      	bcs.n	8000b4a <__aeabi_d2uiz+0x2e>
 8000b26:	d50d      	bpl.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d40e      	bmi.n	8000b50 <__aeabi_d2uiz+0x34>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	4770      	bx	lr
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4e:	d102      	bne.n	8000b56 <__aeabi_d2uiz+0x3a>
 8000b50:	f04f 30ff 	mov.w	r0, #4294967295
 8000b54:	4770      	bx	lr
 8000b56:	f04f 0000 	mov.w	r0, #0
 8000b5a:	4770      	bx	lr

08000b5c <__aeabi_uldivmod>:
 8000b5c:	b953      	cbnz	r3, 8000b74 <__aeabi_uldivmod+0x18>
 8000b5e:	b94a      	cbnz	r2, 8000b74 <__aeabi_uldivmod+0x18>
 8000b60:	2900      	cmp	r1, #0
 8000b62:	bf08      	it	eq
 8000b64:	2800      	cmpeq	r0, #0
 8000b66:	bf1c      	itt	ne
 8000b68:	f04f 31ff 	movne.w	r1, #4294967295
 8000b6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b70:	f000 b970 	b.w	8000e54 <__aeabi_idiv0>
 8000b74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b7c:	f000 f806 	bl	8000b8c <__udivmoddi4>
 8000b80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b88:	b004      	add	sp, #16
 8000b8a:	4770      	bx	lr

08000b8c <__udivmoddi4>:
 8000b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b90:	9e08      	ldr	r6, [sp, #32]
 8000b92:	460d      	mov	r5, r1
 8000b94:	4604      	mov	r4, r0
 8000b96:	460f      	mov	r7, r1
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d14a      	bne.n	8000c32 <__udivmoddi4+0xa6>
 8000b9c:	428a      	cmp	r2, r1
 8000b9e:	4694      	mov	ip, r2
 8000ba0:	d965      	bls.n	8000c6e <__udivmoddi4+0xe2>
 8000ba2:	fab2 f382 	clz	r3, r2
 8000ba6:	b143      	cbz	r3, 8000bba <__udivmoddi4+0x2e>
 8000ba8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bac:	f1c3 0220 	rsb	r2, r3, #32
 8000bb0:	409f      	lsls	r7, r3
 8000bb2:	fa20 f202 	lsr.w	r2, r0, r2
 8000bb6:	4317      	orrs	r7, r2
 8000bb8:	409c      	lsls	r4, r3
 8000bba:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000bbe:	fa1f f58c 	uxth.w	r5, ip
 8000bc2:	fbb7 f1fe 	udiv	r1, r7, lr
 8000bc6:	0c22      	lsrs	r2, r4, #16
 8000bc8:	fb0e 7711 	mls	r7, lr, r1, r7
 8000bcc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000bd0:	fb01 f005 	mul.w	r0, r1, r5
 8000bd4:	4290      	cmp	r0, r2
 8000bd6:	d90a      	bls.n	8000bee <__udivmoddi4+0x62>
 8000bd8:	eb1c 0202 	adds.w	r2, ip, r2
 8000bdc:	f101 37ff 	add.w	r7, r1, #4294967295
 8000be0:	f080 811c 	bcs.w	8000e1c <__udivmoddi4+0x290>
 8000be4:	4290      	cmp	r0, r2
 8000be6:	f240 8119 	bls.w	8000e1c <__udivmoddi4+0x290>
 8000bea:	3902      	subs	r1, #2
 8000bec:	4462      	add	r2, ip
 8000bee:	1a12      	subs	r2, r2, r0
 8000bf0:	b2a4      	uxth	r4, r4
 8000bf2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bf6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bfa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bfe:	fb00 f505 	mul.w	r5, r0, r5
 8000c02:	42a5      	cmp	r5, r4
 8000c04:	d90a      	bls.n	8000c1c <__udivmoddi4+0x90>
 8000c06:	eb1c 0404 	adds.w	r4, ip, r4
 8000c0a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c0e:	f080 8107 	bcs.w	8000e20 <__udivmoddi4+0x294>
 8000c12:	42a5      	cmp	r5, r4
 8000c14:	f240 8104 	bls.w	8000e20 <__udivmoddi4+0x294>
 8000c18:	4464      	add	r4, ip
 8000c1a:	3802      	subs	r0, #2
 8000c1c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c20:	1b64      	subs	r4, r4, r5
 8000c22:	2100      	movs	r1, #0
 8000c24:	b11e      	cbz	r6, 8000c2e <__udivmoddi4+0xa2>
 8000c26:	40dc      	lsrs	r4, r3
 8000c28:	2300      	movs	r3, #0
 8000c2a:	e9c6 4300 	strd	r4, r3, [r6]
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d908      	bls.n	8000c48 <__udivmoddi4+0xbc>
 8000c36:	2e00      	cmp	r6, #0
 8000c38:	f000 80ed 	beq.w	8000e16 <__udivmoddi4+0x28a>
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	e9c6 0500 	strd	r0, r5, [r6]
 8000c42:	4608      	mov	r0, r1
 8000c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c48:	fab3 f183 	clz	r1, r3
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	d149      	bne.n	8000ce4 <__udivmoddi4+0x158>
 8000c50:	42ab      	cmp	r3, r5
 8000c52:	d302      	bcc.n	8000c5a <__udivmoddi4+0xce>
 8000c54:	4282      	cmp	r2, r0
 8000c56:	f200 80f8 	bhi.w	8000e4a <__udivmoddi4+0x2be>
 8000c5a:	1a84      	subs	r4, r0, r2
 8000c5c:	eb65 0203 	sbc.w	r2, r5, r3
 8000c60:	2001      	movs	r0, #1
 8000c62:	4617      	mov	r7, r2
 8000c64:	2e00      	cmp	r6, #0
 8000c66:	d0e2      	beq.n	8000c2e <__udivmoddi4+0xa2>
 8000c68:	e9c6 4700 	strd	r4, r7, [r6]
 8000c6c:	e7df      	b.n	8000c2e <__udivmoddi4+0xa2>
 8000c6e:	b902      	cbnz	r2, 8000c72 <__udivmoddi4+0xe6>
 8000c70:	deff      	udf	#255	; 0xff
 8000c72:	fab2 f382 	clz	r3, r2
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	f040 8090 	bne.w	8000d9c <__udivmoddi4+0x210>
 8000c7c:	1a8a      	subs	r2, r1, r2
 8000c7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c82:	fa1f fe8c 	uxth.w	lr, ip
 8000c86:	2101      	movs	r1, #1
 8000c88:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c8c:	fb07 2015 	mls	r0, r7, r5, r2
 8000c90:	0c22      	lsrs	r2, r4, #16
 8000c92:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c96:	fb0e f005 	mul.w	r0, lr, r5
 8000c9a:	4290      	cmp	r0, r2
 8000c9c:	d908      	bls.n	8000cb0 <__udivmoddi4+0x124>
 8000c9e:	eb1c 0202 	adds.w	r2, ip, r2
 8000ca2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ca6:	d202      	bcs.n	8000cae <__udivmoddi4+0x122>
 8000ca8:	4290      	cmp	r0, r2
 8000caa:	f200 80cb 	bhi.w	8000e44 <__udivmoddi4+0x2b8>
 8000cae:	4645      	mov	r5, r8
 8000cb0:	1a12      	subs	r2, r2, r0
 8000cb2:	b2a4      	uxth	r4, r4
 8000cb4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000cb8:	fb07 2210 	mls	r2, r7, r0, r2
 8000cbc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cc0:	fb0e fe00 	mul.w	lr, lr, r0
 8000cc4:	45a6      	cmp	lr, r4
 8000cc6:	d908      	bls.n	8000cda <__udivmoddi4+0x14e>
 8000cc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ccc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd0:	d202      	bcs.n	8000cd8 <__udivmoddi4+0x14c>
 8000cd2:	45a6      	cmp	lr, r4
 8000cd4:	f200 80bb 	bhi.w	8000e4e <__udivmoddi4+0x2c2>
 8000cd8:	4610      	mov	r0, r2
 8000cda:	eba4 040e 	sub.w	r4, r4, lr
 8000cde:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000ce2:	e79f      	b.n	8000c24 <__udivmoddi4+0x98>
 8000ce4:	f1c1 0720 	rsb	r7, r1, #32
 8000ce8:	408b      	lsls	r3, r1
 8000cea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cf2:	fa05 f401 	lsl.w	r4, r5, r1
 8000cf6:	fa20 f307 	lsr.w	r3, r0, r7
 8000cfa:	40fd      	lsrs	r5, r7
 8000cfc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d00:	4323      	orrs	r3, r4
 8000d02:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	fb09 5518 	mls	r5, r9, r8, r5
 8000d0e:	0c1c      	lsrs	r4, r3, #16
 8000d10:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d14:	fb08 f50e 	mul.w	r5, r8, lr
 8000d18:	42a5      	cmp	r5, r4
 8000d1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d1e:	fa00 f001 	lsl.w	r0, r0, r1
 8000d22:	d90b      	bls.n	8000d3c <__udivmoddi4+0x1b0>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d2c:	f080 8088 	bcs.w	8000e40 <__udivmoddi4+0x2b4>
 8000d30:	42a5      	cmp	r5, r4
 8000d32:	f240 8085 	bls.w	8000e40 <__udivmoddi4+0x2b4>
 8000d36:	f1a8 0802 	sub.w	r8, r8, #2
 8000d3a:	4464      	add	r4, ip
 8000d3c:	1b64      	subs	r4, r4, r5
 8000d3e:	b29d      	uxth	r5, r3
 8000d40:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d44:	fb09 4413 	mls	r4, r9, r3, r4
 8000d48:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d4c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x1da>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f103 35ff 	add.w	r5, r3, #4294967295
 8000d5c:	d26c      	bcs.n	8000e38 <__udivmoddi4+0x2ac>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	d96a      	bls.n	8000e38 <__udivmoddi4+0x2ac>
 8000d62:	3b02      	subs	r3, #2
 8000d64:	4464      	add	r4, ip
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fba3 9502 	umull	r9, r5, r3, r2
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	42ac      	cmp	r4, r5
 8000d74:	46c8      	mov	r8, r9
 8000d76:	46ae      	mov	lr, r5
 8000d78:	d356      	bcc.n	8000e28 <__udivmoddi4+0x29c>
 8000d7a:	d053      	beq.n	8000e24 <__udivmoddi4+0x298>
 8000d7c:	b156      	cbz	r6, 8000d94 <__udivmoddi4+0x208>
 8000d7e:	ebb0 0208 	subs.w	r2, r0, r8
 8000d82:	eb64 040e 	sbc.w	r4, r4, lr
 8000d86:	fa04 f707 	lsl.w	r7, r4, r7
 8000d8a:	40ca      	lsrs	r2, r1
 8000d8c:	40cc      	lsrs	r4, r1
 8000d8e:	4317      	orrs	r7, r2
 8000d90:	e9c6 7400 	strd	r7, r4, [r6]
 8000d94:	4618      	mov	r0, r3
 8000d96:	2100      	movs	r1, #0
 8000d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9c:	f1c3 0120 	rsb	r1, r3, #32
 8000da0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000da4:	fa20 f201 	lsr.w	r2, r0, r1
 8000da8:	fa25 f101 	lsr.w	r1, r5, r1
 8000dac:	409d      	lsls	r5, r3
 8000dae:	432a      	orrs	r2, r5
 8000db0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db4:	fa1f fe8c 	uxth.w	lr, ip
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1510 	mls	r5, r7, r0, r1
 8000dc0:	0c11      	lsrs	r1, r2, #16
 8000dc2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000dc6:	fb00 f50e 	mul.w	r5, r0, lr
 8000dca:	428d      	cmp	r5, r1
 8000dcc:	fa04 f403 	lsl.w	r4, r4, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x258>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dda:	d22f      	bcs.n	8000e3c <__udivmoddi4+0x2b0>
 8000ddc:	428d      	cmp	r5, r1
 8000dde:	d92d      	bls.n	8000e3c <__udivmoddi4+0x2b0>
 8000de0:	3802      	subs	r0, #2
 8000de2:	4461      	add	r1, ip
 8000de4:	1b49      	subs	r1, r1, r5
 8000de6:	b292      	uxth	r2, r2
 8000de8:	fbb1 f5f7 	udiv	r5, r1, r7
 8000dec:	fb07 1115 	mls	r1, r7, r5, r1
 8000df0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000df4:	fb05 f10e 	mul.w	r1, r5, lr
 8000df8:	4291      	cmp	r1, r2
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x282>
 8000dfc:	eb1c 0202 	adds.w	r2, ip, r2
 8000e00:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e04:	d216      	bcs.n	8000e34 <__udivmoddi4+0x2a8>
 8000e06:	4291      	cmp	r1, r2
 8000e08:	d914      	bls.n	8000e34 <__udivmoddi4+0x2a8>
 8000e0a:	3d02      	subs	r5, #2
 8000e0c:	4462      	add	r2, ip
 8000e0e:	1a52      	subs	r2, r2, r1
 8000e10:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e14:	e738      	b.n	8000c88 <__udivmoddi4+0xfc>
 8000e16:	4631      	mov	r1, r6
 8000e18:	4630      	mov	r0, r6
 8000e1a:	e708      	b.n	8000c2e <__udivmoddi4+0xa2>
 8000e1c:	4639      	mov	r1, r7
 8000e1e:	e6e6      	b.n	8000bee <__udivmoddi4+0x62>
 8000e20:	4610      	mov	r0, r2
 8000e22:	e6fb      	b.n	8000c1c <__udivmoddi4+0x90>
 8000e24:	4548      	cmp	r0, r9
 8000e26:	d2a9      	bcs.n	8000d7c <__udivmoddi4+0x1f0>
 8000e28:	ebb9 0802 	subs.w	r8, r9, r2
 8000e2c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e30:	3b01      	subs	r3, #1
 8000e32:	e7a3      	b.n	8000d7c <__udivmoddi4+0x1f0>
 8000e34:	4645      	mov	r5, r8
 8000e36:	e7ea      	b.n	8000e0e <__udivmoddi4+0x282>
 8000e38:	462b      	mov	r3, r5
 8000e3a:	e794      	b.n	8000d66 <__udivmoddi4+0x1da>
 8000e3c:	4640      	mov	r0, r8
 8000e3e:	e7d1      	b.n	8000de4 <__udivmoddi4+0x258>
 8000e40:	46d0      	mov	r8, sl
 8000e42:	e77b      	b.n	8000d3c <__udivmoddi4+0x1b0>
 8000e44:	3d02      	subs	r5, #2
 8000e46:	4462      	add	r2, ip
 8000e48:	e732      	b.n	8000cb0 <__udivmoddi4+0x124>
 8000e4a:	4608      	mov	r0, r1
 8000e4c:	e70a      	b.n	8000c64 <__udivmoddi4+0xd8>
 8000e4e:	4464      	add	r4, ip
 8000e50:	3802      	subs	r0, #2
 8000e52:	e742      	b.n	8000cda <__udivmoddi4+0x14e>

08000e54 <__aeabi_idiv0>:
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop

08000e58 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b08c      	sub	sp, #48	; 0x30
 8000e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000e5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	605a      	str	r2, [r3, #4]
 8000e68:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e6a:	1d3b      	adds	r3, r7, #4
 8000e6c:	2220      	movs	r2, #32
 8000e6e:	2100      	movs	r1, #0
 8000e70:	4618      	mov	r0, r3
 8000e72:	f00a fb2b 	bl	800b4cc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e76:	4b32      	ldr	r3, [pc, #200]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000e78:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e7c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e7e:	4b30      	ldr	r3, [pc, #192]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000e80:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000e84:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e86:	4b2e      	ldr	r3, [pc, #184]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e8c:	4b2c      	ldr	r3, [pc, #176]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000e92:	4b2b      	ldr	r3, [pc, #172]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e98:	4b29      	ldr	r3, [pc, #164]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e9e:	4b28      	ldr	r3, [pc, #160]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000ea0:	2204      	movs	r2, #4
 8000ea2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ea4:	4b26      	ldr	r3, [pc, #152]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eaa:	4b25      	ldr	r3, [pc, #148]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000eb0:	4b23      	ldr	r3, [pc, #140]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eb6:	4b22      	ldr	r3, [pc, #136]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ebe:	4b20      	ldr	r3, [pc, #128]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ec4:	4b1e      	ldr	r3, [pc, #120]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000eca:	4b1d      	ldr	r3, [pc, #116]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ed2:	4b1b      	ldr	r3, [pc, #108]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000ed8:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ee0:	4817      	ldr	r0, [pc, #92]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000ee2:	f002 fc47 	bl	8003774 <HAL_ADC_Init>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000eec:	f000 fabc 	bl	8001468 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ef4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4811      	ldr	r0, [pc, #68]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000efc:	f004 f876 	bl	8004fec <HAL_ADCEx_MultiModeConfigChannel>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000f06:	f000 faaf 	bl	8001468 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f0a:	4b0e      	ldr	r3, [pc, #56]	; (8000f44 <MX_ADC1_Init+0xec>)
 8000f0c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f0e:	2306      	movs	r3, #6
 8000f10:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f12:	2300      	movs	r3, #0
 8000f14:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f16:	237f      	movs	r3, #127	; 0x7f
 8000f18:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f1a:	2304      	movs	r3, #4
 8000f1c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	4619      	mov	r1, r3
 8000f26:	4806      	ldr	r0, [pc, #24]	; (8000f40 <MX_ADC1_Init+0xe8>)
 8000f28:	f003 fa2a 	bl	8004380 <HAL_ADC_ConfigChannel>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000f32:	f000 fa99 	bl	8001468 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f36:	bf00      	nop
 8000f38:	3730      	adds	r7, #48	; 0x30
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	2000007c 	.word	0x2000007c
 8000f44:	04300002 	.word	0x04300002

08000f48 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b09e      	sub	sp, #120	; 0x78
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f50:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	2250      	movs	r2, #80	; 0x50
 8000f66:	2100      	movs	r1, #0
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f00a faaf 	bl	800b4cc <memset>
  if(adcHandle->Instance==ADC1)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f76:	d13c      	bne.n	8000ff2 <HAL_ADC_MspInit+0xaa>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000f78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f7c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000f7e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000f82:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f005 f9e3 	bl	8006354 <HAL_RCCEx_PeriphCLKConfig>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000f94:	f000 fa68 	bl	8001468 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000f98:	4b18      	ldr	r3, [pc, #96]	; (8000ffc <HAL_ADC_MspInit+0xb4>)
 8000f9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f9c:	4a17      	ldr	r2, [pc, #92]	; (8000ffc <HAL_ADC_MspInit+0xb4>)
 8000f9e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fa2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fa4:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <HAL_ADC_MspInit+0xb4>)
 8000fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fac:	613b      	str	r3, [r7, #16]
 8000fae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb0:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <HAL_ADC_MspInit+0xb4>)
 8000fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb4:	4a11      	ldr	r2, [pc, #68]	; (8000ffc <HAL_ADC_MspInit+0xb4>)
 8000fb6:	f043 0301 	orr.w	r3, r3, #1
 8000fba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <HAL_ADC_MspInit+0xb4>)
 8000fbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc0:	f003 0301 	and.w	r3, r3, #1
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ANALOG_IN_Pin;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(ANALOG_IN_GPIO_Port, &GPIO_InitStruct);
 8000fd4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fde:	f004 f9cd 	bl	800537c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2105      	movs	r1, #5
 8000fe6:	2012      	movs	r0, #18
 8000fe8:	f004 f9a0 	bl	800532c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000fec:	2012      	movs	r0, #18
 8000fee:	f004 f9b7 	bl	8005360 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000ff2:	bf00      	nop
 8000ff4:	3778      	adds	r7, #120	; 0x78
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40021000 	.word	0x40021000

08001000 <readADCData>:
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
uint32_t readADCData(ADC_HandleTypeDef _adcHandle)
{
 8001000:	b084      	sub	sp, #16
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	f107 0c10 	add.w	ip, r7, #16
 800100c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint32_t analogReadValue;
	osSemaphoreAcquire(ADC_SemaphoreHandle, osWaitForever);
 8001010:	4b13      	ldr	r3, [pc, #76]	; (8001060 <readADCData+0x60>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f04f 31ff 	mov.w	r1, #4294967295
 8001018:	4618      	mov	r0, r3
 800101a:	f006 ffdd 	bl	8007fd8 <osSemaphoreAcquire>

	HAL_ADC_Start(&_adcHandle);
 800101e:	f107 0010 	add.w	r0, r7, #16
 8001022:	f002 fd55 	bl	8003ad0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&_adcHandle, 1000);
 8001026:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800102a:	f107 0010 	add.w	r0, r7, #16
 800102e:	f002 fe4d 	bl	8003ccc <HAL_ADC_PollForConversion>

	analogReadValue = (uint32_t) HAL_ADC_GetValue(&_adcHandle);
 8001032:	f107 0010 	add.w	r0, r7, #16
 8001036:	f002 ff3d 	bl	8003eb4 <HAL_ADC_GetValue>
 800103a:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop(&_adcHandle);
 800103c:	f107 0010 	add.w	r0, r7, #16
 8001040:	f002 fe10 	bl	8003c64 <HAL_ADC_Stop>
	osSemaphoreRelease(ADC_SemaphoreHandle);
 8001044:	4b06      	ldr	r3, [pc, #24]	; (8001060 <readADCData+0x60>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4618      	mov	r0, r3
 800104a:	f007 f817 	bl	800807c <osSemaphoreRelease>
	return analogReadValue;
 800104e:	687b      	ldr	r3, [r7, #4]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800105a:	b004      	add	sp, #16
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	20000108 	.word	0x20000108

08001064 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of UART_Semaphore */
  UART_SemaphoreHandle = osSemaphoreNew(1, 0, &UART_Semaphore_attributes);
 8001068:	4a24      	ldr	r2, [pc, #144]	; (80010fc <MX_FREERTOS_Init+0x98>)
 800106a:	2100      	movs	r1, #0
 800106c:	2001      	movs	r0, #1
 800106e:	f006 ff29 	bl	8007ec4 <osSemaphoreNew>
 8001072:	4603      	mov	r3, r0
 8001074:	4a22      	ldr	r2, [pc, #136]	; (8001100 <MX_FREERTOS_Init+0x9c>)
 8001076:	6013      	str	r3, [r2, #0]

  /* creation of ADC_Semaphore */
  ADC_SemaphoreHandle = osSemaphoreNew(1, 0, &ADC_Semaphore_attributes);
 8001078:	4a22      	ldr	r2, [pc, #136]	; (8001104 <MX_FREERTOS_Init+0xa0>)
 800107a:	2100      	movs	r1, #0
 800107c:	2001      	movs	r0, #1
 800107e:	f006 ff21 	bl	8007ec4 <osSemaphoreNew>
 8001082:	4603      	mov	r3, r0
 8001084:	4a20      	ldr	r2, [pc, #128]	; (8001108 <MX_FREERTOS_Init+0xa4>)
 8001086:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of queueToUART */
  queueToUARTHandle = osMessageQueueNew (16, sizeof(SensorData), &queueToUART_attributes);
 8001088:	4a20      	ldr	r2, [pc, #128]	; (800110c <MX_FREERTOS_Init+0xa8>)
 800108a:	2108      	movs	r1, #8
 800108c:	2010      	movs	r0, #16
 800108e:	f007 f839 	bl	8008104 <osMessageQueueNew>
 8001092:	4603      	mov	r3, r0
 8001094:	4a1e      	ldr	r2, [pc, #120]	; (8001110 <MX_FREERTOS_Init+0xac>)
 8001096:	6013      	str	r3, [r2, #0]

  /* creation of queueToPump */
  queueToPumpHandle = osMessageQueueNew (16, sizeof(uint16_t), &queueToPump_attributes);
 8001098:	4a1e      	ldr	r2, [pc, #120]	; (8001114 <MX_FREERTOS_Init+0xb0>)
 800109a:	2102      	movs	r1, #2
 800109c:	2010      	movs	r0, #16
 800109e:	f007 f831 	bl	8008104 <osMessageQueueNew>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4a1c      	ldr	r2, [pc, #112]	; (8001118 <MX_FREERTOS_Init+0xb4>)
 80010a6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of sensAnalog01 */
  sensAnalog01Handle = osThreadNew(sensAnalog01Task, NULL, &sensAnalog01_attributes);
 80010a8:	4a1c      	ldr	r2, [pc, #112]	; (800111c <MX_FREERTOS_Init+0xb8>)
 80010aa:	2100      	movs	r1, #0
 80010ac:	481c      	ldr	r0, [pc, #112]	; (8001120 <MX_FREERTOS_Init+0xbc>)
 80010ae:	f006 fe51 	bl	8007d54 <osThreadNew>
 80010b2:	4603      	mov	r3, r0
 80010b4:	4a1b      	ldr	r2, [pc, #108]	; (8001124 <MX_FREERTOS_Init+0xc0>)
 80010b6:	6013      	str	r3, [r2, #0]

  /* creation of sensUART */
  sensUARTHandle = osThreadNew(sensUARTTask, NULL, &sensUART_attributes);
 80010b8:	4a1b      	ldr	r2, [pc, #108]	; (8001128 <MX_FREERTOS_Init+0xc4>)
 80010ba:	2100      	movs	r1, #0
 80010bc:	481b      	ldr	r0, [pc, #108]	; (800112c <MX_FREERTOS_Init+0xc8>)
 80010be:	f006 fe49 	bl	8007d54 <osThreadNew>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4a1a      	ldr	r2, [pc, #104]	; (8001130 <MX_FREERTOS_Init+0xcc>)
 80010c6:	6013      	str	r3, [r2, #0]

  /* creation of sensI2C */
  sensI2CHandle = osThreadNew(sensI2CTask, NULL, &sensI2C_attributes);
 80010c8:	4a1a      	ldr	r2, [pc, #104]	; (8001134 <MX_FREERTOS_Init+0xd0>)
 80010ca:	2100      	movs	r1, #0
 80010cc:	481a      	ldr	r0, [pc, #104]	; (8001138 <MX_FREERTOS_Init+0xd4>)
 80010ce:	f006 fe41 	bl	8007d54 <osThreadNew>
 80010d2:	4603      	mov	r3, r0
 80010d4:	4a19      	ldr	r2, [pc, #100]	; (800113c <MX_FREERTOS_Init+0xd8>)
 80010d6:	6013      	str	r3, [r2, #0]

  /* creation of sensAnalog02 */
  sensAnalog02Handle = osThreadNew(sensAnalog02Task, NULL, &sensAnalog02_attributes);
 80010d8:	4a19      	ldr	r2, [pc, #100]	; (8001140 <MX_FREERTOS_Init+0xdc>)
 80010da:	2100      	movs	r1, #0
 80010dc:	4819      	ldr	r0, [pc, #100]	; (8001144 <MX_FREERTOS_Init+0xe0>)
 80010de:	f006 fe39 	bl	8007d54 <osThreadNew>
 80010e2:	4603      	mov	r3, r0
 80010e4:	4a18      	ldr	r2, [pc, #96]	; (8001148 <MX_FREERTOS_Init+0xe4>)
 80010e6:	6013      	str	r3, [r2, #0]

  /* creation of pumpTask */
  pumpTaskHandle = osThreadNew(StartPumpTask, NULL, &pumpTask_attributes);
 80010e8:	4a18      	ldr	r2, [pc, #96]	; (800114c <MX_FREERTOS_Init+0xe8>)
 80010ea:	2100      	movs	r1, #0
 80010ec:	4818      	ldr	r0, [pc, #96]	; (8001150 <MX_FREERTOS_Init+0xec>)
 80010ee:	f006 fe31 	bl	8007d54 <osThreadNew>
 80010f2:	4603      	mov	r3, r0
 80010f4:	4a17      	ldr	r2, [pc, #92]	; (8001154 <MX_FREERTOS_Init+0xf0>)
 80010f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	0800b868 	.word	0x0800b868
 8001100:	20000104 	.word	0x20000104
 8001104:	0800b878 	.word	0x0800b878
 8001108:	20000108 	.word	0x20000108
 800110c:	0800b838 	.word	0x0800b838
 8001110:	200000fc 	.word	0x200000fc
 8001114:	0800b850 	.word	0x0800b850
 8001118:	20000100 	.word	0x20000100
 800111c:	0800b784 	.word	0x0800b784
 8001120:	08001159 	.word	0x08001159
 8001124:	200000e8 	.word	0x200000e8
 8001128:	0800b7a8 	.word	0x0800b7a8
 800112c:	080011c9 	.word	0x080011c9
 8001130:	200000ec 	.word	0x200000ec
 8001134:	0800b7cc 	.word	0x0800b7cc
 8001138:	08001201 	.word	0x08001201
 800113c:	200000f0 	.word	0x200000f0
 8001140:	0800b7f0 	.word	0x0800b7f0
 8001144:	08001211 	.word	0x08001211
 8001148:	200000f4 	.word	0x200000f4
 800114c:	0800b814 	.word	0x0800b814
 8001150:	08001233 	.word	0x08001233
 8001154:	200000f8 	.word	0x200000f8

08001158 <sensAnalog01Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_sensAnalog01Task */
void sensAnalog01Task(void *argument)
{
 8001158:	b590      	push	{r4, r7, lr}
 800115a:	b09d      	sub	sp, #116	; 0x74
 800115c:	af18      	add	r7, sp, #96	; 0x60
 800115e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN sensAnalog01Task */
	SensorData analog1task =
 8001160:	f107 0308 	add.w	r3, r7, #8
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
	{
		.id = osThreadGetId()
 800116a:	f006 fe85 	bl	8007e78 <osThreadGetId>
 800116e:	4603      	mov	r3, r0
	SensorData analog1task =
 8001170:	b2db      	uxtb	r3, r3
 8001172:	723b      	strb	r3, [r7, #8]
	};

  /* Infinite loop */
  for(;;)
  {
	  analog1task.data = readADCData(hadc1);
 8001174:	4c11      	ldr	r4, [pc, #68]	; (80011bc <sensAnalog01Task+0x64>)
 8001176:	4668      	mov	r0, sp
 8001178:	f104 0310 	add.w	r3, r4, #16
 800117c:	225c      	movs	r2, #92	; 0x5c
 800117e:	4619      	mov	r1, r3
 8001180:	f00a fa28 	bl	800b5d4 <memcpy>
 8001184:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001188:	f7ff ff3a 	bl	8001000 <readADCData>
 800118c:	4603      	mov	r3, r0
 800118e:	60fb      	str	r3, [r7, #12]
	  if(osOK==osMessageQueuePut(queueToUARTHandle, (SensorData*)&analog1task, 0, osWaitForever))
 8001190:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <sensAnalog01Task+0x68>)
 8001192:	6818      	ldr	r0, [r3, #0]
 8001194:	f107 0108 	add.w	r1, r7, #8
 8001198:	f04f 33ff 	mov.w	r3, #4294967295
 800119c:	2200      	movs	r2, #0
 800119e:	f007 f825 	bl	80081ec <osMessageQueuePut>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d105      	bne.n	80011b4 <sensAnalog01Task+0x5c>
	  {
		  printf("Sending %d from %d \n \r", analog1task.data, analog1task.id);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	7a3a      	ldrb	r2, [r7, #8]
 80011ac:	4619      	mov	r1, r3
 80011ae:	4805      	ldr	r0, [pc, #20]	; (80011c4 <sensAnalog01Task+0x6c>)
 80011b0:	f001 fdb0 	bl	8002d14 <printf_>
	  }

    osDelay(250);
 80011b4:	20fa      	movs	r0, #250	; 0xfa
 80011b6:	f006 fe6a 	bl	8007e8e <osDelay>
	  analog1task.data = readADCData(hadc1);
 80011ba:	e7db      	b.n	8001174 <sensAnalog01Task+0x1c>
 80011bc:	2000007c 	.word	0x2000007c
 80011c0:	200000fc 	.word	0x200000fc
 80011c4:	0800b730 	.word	0x0800b730

080011c8 <sensUARTTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_sensUARTTask */
void sensUARTTask(void *argument)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]


  /* Infinite loop */
  for(;;)
  {
	if(osOK == osMessageQueueGet(queueToUARTHandle, (SensorData*)&receivedData, 0, osWaitForever))
 80011d0:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <sensUARTTask+0x30>)
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	f107 0108 	add.w	r1, r7, #8
 80011d8:	f04f 33ff 	mov.w	r3, #4294967295
 80011dc:	2200      	movs	r2, #0
 80011de:	f007 f865 	bl	80082ac <osMessageQueueGet>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d1f3      	bne.n	80011d0 <sensUARTTask+0x8>
	{
		printf("%d : %d \n \r",receivedData.id, receivedData.data);
 80011e8:	7a3b      	ldrb	r3, [r7, #8]
 80011ea:	4619      	mov	r1, r3
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	461a      	mov	r2, r3
 80011f0:	4802      	ldr	r0, [pc, #8]	; (80011fc <sensUARTTask+0x34>)
 80011f2:	f001 fd8f 	bl	8002d14 <printf_>
	if(osOK == osMessageQueueGet(queueToUARTHandle, (SensorData*)&receivedData, 0, osWaitForever))
 80011f6:	e7eb      	b.n	80011d0 <sensUARTTask+0x8>
 80011f8:	200000fc 	.word	0x200000fc
 80011fc:	0800b748 	.word	0x0800b748

08001200 <sensI2CTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_sensI2CTask */
void sensI2CTask(void *argument)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN sensI2CTask */
  /* Infinite loop */
  for(;;)
  {
	osDelay(1);
 8001208:	2001      	movs	r0, #1
 800120a:	f006 fe40 	bl	8007e8e <osDelay>
 800120e:	e7fb      	b.n	8001208 <sensI2CTask+0x8>

08001210 <sensAnalog02Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_sensAnalog02Task */
void sensAnalog02Task(void *argument)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN sensAnalog02Task */
	SensorData analog2task =
 8001218:	f107 0308 	add.w	r3, r7, #8
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
	{
			.id = osThreadGetId()
 8001222:	f006 fe29 	bl	8007e78 <osThreadGetId>
 8001226:	4603      	mov	r3, r0
	SensorData analog2task =
 8001228:	b2db      	uxtb	r3, r3
 800122a:	723b      	strb	r3, [r7, #8]
	};

  /* Infinite loop */
  for(;;)
	  analog2task.data = 0;
 800122c:	2300      	movs	r3, #0
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	e7fc      	b.n	800122c <sensAnalog02Task+0x1c>

08001232 <StartPumpTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPumpTask */
void StartPumpTask(void *argument)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b082      	sub	sp, #8
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPumpTask */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800123a:	2120      	movs	r1, #32
 800123c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001240:	f004 fa36 	bl	80056b0 <HAL_GPIO_TogglePin>
	  osDelay(1000);
 8001244:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001248:	f006 fe21 	bl	8007e8e <osDelay>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800124c:	e7f5      	b.n	800123a <StartPumpTask+0x8>
	...

08001250 <_putchar>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void _putchar(char character)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
	//osSemaphoreAcquire(UART_SemaphoreHandle, osWaitForever);
  // send char to console etc.
	osSemaphoreAcquire(UART_SemaphoreHandle, osWaitForever);
 800125a:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <_putchar+0x38>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f04f 31ff 	mov.w	r1, #4294967295
 8001262:	4618      	mov	r0, r3
 8001264:	f006 feb8 	bl	8007fd8 <osSemaphoreAcquire>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*) &character, 1, 1000);
 8001268:	1df9      	adds	r1, r7, #7
 800126a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800126e:	2201      	movs	r2, #1
 8001270:	4806      	ldr	r0, [pc, #24]	; (800128c <_putchar+0x3c>)
 8001272:	f005 fe35 	bl	8006ee0 <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart5, (uint8_t*) &character, 1, 1000);
	osSemaphoreRelease(UART_SemaphoreHandle);
 8001276:	4b04      	ldr	r3, [pc, #16]	; (8001288 <_putchar+0x38>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4618      	mov	r0, r3
 800127c:	f006 fefe 	bl	800807c <osSemaphoreRelease>
}
 8001280:	bf00      	nop
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000104 	.word	0x20000104
 800128c:	20000158 	.word	0x20000158

08001290 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b08a      	sub	sp, #40	; 0x28
 8001294:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001296:	f107 0314 	add.w	r3, r7, #20
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]
 80012a2:	60da      	str	r2, [r3, #12]
 80012a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a6:	4b35      	ldr	r3, [pc, #212]	; (800137c <MX_GPIO_Init+0xec>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012aa:	4a34      	ldr	r2, [pc, #208]	; (800137c <MX_GPIO_Init+0xec>)
 80012ac:	f043 0304 	orr.w	r3, r3, #4
 80012b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012b2:	4b32      	ldr	r3, [pc, #200]	; (800137c <MX_GPIO_Init+0xec>)
 80012b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b6:	f003 0304 	and.w	r3, r3, #4
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012be:	4b2f      	ldr	r3, [pc, #188]	; (800137c <MX_GPIO_Init+0xec>)
 80012c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c2:	4a2e      	ldr	r2, [pc, #184]	; (800137c <MX_GPIO_Init+0xec>)
 80012c4:	f043 0320 	orr.w	r3, r3, #32
 80012c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ca:	4b2c      	ldr	r3, [pc, #176]	; (800137c <MX_GPIO_Init+0xec>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ce:	f003 0320 	and.w	r3, r3, #32
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d6:	4b29      	ldr	r3, [pc, #164]	; (800137c <MX_GPIO_Init+0xec>)
 80012d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012da:	4a28      	ldr	r2, [pc, #160]	; (800137c <MX_GPIO_Init+0xec>)
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012e2:	4b26      	ldr	r3, [pc, #152]	; (800137c <MX_GPIO_Init+0xec>)
 80012e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ee:	4b23      	ldr	r3, [pc, #140]	; (800137c <MX_GPIO_Init+0xec>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f2:	4a22      	ldr	r2, [pc, #136]	; (800137c <MX_GPIO_Init+0xec>)
 80012f4:	f043 0308 	orr.w	r3, r3, #8
 80012f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012fa:	4b20      	ldr	r3, [pc, #128]	; (800137c <MX_GPIO_Init+0xec>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fe:	f003 0308 	and.w	r3, r3, #8
 8001302:	607b      	str	r3, [r7, #4]
 8001304:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001306:	4b1d      	ldr	r3, [pc, #116]	; (800137c <MX_GPIO_Init+0xec>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130a:	4a1c      	ldr	r2, [pc, #112]	; (800137c <MX_GPIO_Init+0xec>)
 800130c:	f043 0302 	orr.w	r3, r3, #2
 8001310:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001312:	4b1a      	ldr	r3, [pc, #104]	; (800137c <MX_GPIO_Init+0xec>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	603b      	str	r3, [r7, #0]
 800131c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800131e:	2200      	movs	r2, #0
 8001320:	2120      	movs	r1, #32
 8001322:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001326:	f004 f9ab 	bl	8005680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800132a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800132e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001330:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001334:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800133a:	f107 0314 	add.w	r3, r7, #20
 800133e:	4619      	mov	r1, r3
 8001340:	480f      	ldr	r0, [pc, #60]	; (8001380 <MX_GPIO_Init+0xf0>)
 8001342:	f004 f81b 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001346:	2320      	movs	r3, #32
 8001348:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134a:	2301      	movs	r3, #1
 800134c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	2300      	movs	r3, #0
 8001350:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001352:	2300      	movs	r3, #0
 8001354:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001356:	f107 0314 	add.w	r3, r7, #20
 800135a:	4619      	mov	r1, r3
 800135c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001360:	f004 f80c 	bl	800537c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001364:	2200      	movs	r2, #0
 8001366:	2105      	movs	r1, #5
 8001368:	2028      	movs	r0, #40	; 0x28
 800136a:	f003 ffdf 	bl	800532c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800136e:	2028      	movs	r0, #40	; 0x28
 8001370:	f003 fff6 	bl	8005360 <HAL_NVIC_EnableIRQ>

}
 8001374:	bf00      	nop
 8001376:	3728      	adds	r7, #40	; 0x28
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40021000 	.word	0x40021000
 8001380:	48000800 	.word	0x48000800

08001384 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001388:	f001 ff2f 	bl	80031ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800138c:	f000 f80f 	bl	80013ae <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001390:	f7ff ff7e 	bl	8001290 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001394:	f001 fdb4 	bl	8002f00 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8001398:	f7ff fd5e 	bl	8000e58 <MX_ADC1_Init>
  MX_UART5_Init();
 800139c:	f001 fdfa 	bl	8002f94 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80013a0:	f006 fc8e 	bl	8007cc0 <osKernelInitialize>

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80013a4:	f7ff fe5e 	bl	8001064 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80013a8:	f006 fcae 	bl	8007d08 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013ac:	e7fe      	b.n	80013ac <main+0x28>

080013ae <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b094      	sub	sp, #80	; 0x50
 80013b2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b4:	f107 0318 	add.w	r3, r7, #24
 80013b8:	2238      	movs	r2, #56	; 0x38
 80013ba:	2100      	movs	r1, #0
 80013bc:	4618      	mov	r0, r3
 80013be:	f00a f885 	bl	800b4cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80013d0:	2000      	movs	r0, #0
 80013d2:	f004 f9ab 	bl	800572c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013d6:	2302      	movs	r3, #2
 80013d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013de:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013e0:	2340      	movs	r3, #64	; 0x40
 80013e2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e4:	2302      	movs	r3, #2
 80013e6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013e8:	2302      	movs	r3, #2
 80013ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80013ec:	2304      	movs	r3, #4
 80013ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80013f0:	2355      	movs	r3, #85	; 0x55
 80013f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013f4:	2302      	movs	r3, #2
 80013f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013f8:	2302      	movs	r3, #2
 80013fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013fc:	2302      	movs	r3, #2
 80013fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001400:	f107 0318 	add.w	r3, r7, #24
 8001404:	4618      	mov	r0, r3
 8001406:	f004 fa45 	bl	8005894 <HAL_RCC_OscConfig>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001410:	f000 f82a 	bl	8001468 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001414:	230f      	movs	r3, #15
 8001416:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001418:	2303      	movs	r3, #3
 800141a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800141c:	2300      	movs	r3, #0
 800141e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001420:	2300      	movs	r3, #0
 8001422:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001424:	2300      	movs	r3, #0
 8001426:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001428:	1d3b      	adds	r3, r7, #4
 800142a:	2104      	movs	r1, #4
 800142c:	4618      	mov	r0, r3
 800142e:	f004 fd43 	bl	8005eb8 <HAL_RCC_ClockConfig>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001438:	f000 f816 	bl	8001468 <Error_Handler>
  }
}
 800143c:	bf00      	nop
 800143e:	3750      	adds	r7, #80	; 0x50
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a04      	ldr	r2, [pc, #16]	; (8001464 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d101      	bne.n	800145a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001456:	f001 fee1 	bl	800321c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40012c00 	.word	0x40012c00

08001468 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800146c:	b672      	cpsid	i
}
 800146e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001470:	e7fe      	b.n	8001470 <Error_Handler+0x8>

08001472 <_out_null>:
}


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8001472:	b480      	push	{r7}
 8001474:	b085      	sub	sp, #20
 8001476:	af00      	add	r7, sp, #0
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
 800147c:	603b      	str	r3, [r7, #0]
 800147e:	4603      	mov	r3, r0
 8001480:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8001482:	bf00      	nop
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	b084      	sub	sp, #16
 8001492:	af00      	add	r7, sp, #0
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
 8001498:	603b      	str	r3, [r7, #0]
 800149a:	4603      	mov	r3, r0
 800149c:	73fb      	strb	r3, [r7, #15]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 800149e:	7bfb      	ldrb	r3, [r7, #15]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d003      	beq.n	80014ac <_out_char+0x1e>
    _putchar(character);
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff fed2 	bl	8001250 <_putchar>
  }
}
 80014ac:	bf00      	nop
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b085      	sub	sp, #20
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	e002      	b.n	80014ca <_strnlen_s+0x16>
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	3301      	adds	r3, #1
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d004      	beq.n	80014dc <_strnlen_s+0x28>
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	1e5a      	subs	r2, r3, #1
 80014d6:	603a      	str	r2, [r7, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d1f3      	bne.n	80014c4 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 80014dc:	68fa      	ldr	r2, [r7, #12]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	1ad3      	subs	r3, r2, r3
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3714      	adds	r7, #20
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 80014ee:	b480      	push	{r7}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	4603      	mov	r3, r0
 80014f6:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 80014f8:	79fb      	ldrb	r3, [r7, #7]
 80014fa:	2b2f      	cmp	r3, #47	; 0x2f
 80014fc:	d904      	bls.n	8001508 <_is_digit+0x1a>
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	2b39      	cmp	r3, #57	; 0x39
 8001502:	d801      	bhi.n	8001508 <_is_digit+0x1a>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <_is_digit+0x1c>
 8001508:	2300      	movs	r3, #0
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	b2db      	uxtb	r3, r3
}
 8001510:	4618      	mov	r0, r3
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8001524:	2300      	movs	r3, #0
 8001526:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8001528:	e00e      	b.n	8001548 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	4613      	mov	r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	4413      	add	r3, r2
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	4618      	mov	r0, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	1c59      	adds	r1, r3, #1
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	6011      	str	r1, [r2, #0]
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	4403      	add	r3, r0
 8001544:	3b30      	subs	r3, #48	; 0x30
 8001546:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff ffcd 	bl	80014ee <_is_digit>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d1e7      	bne.n	800152a <_atoi+0xe>
  }
  return i;
 800155a:	68fb      	ldr	r3, [r7, #12]
}
 800155c:	4618      	mov	r0, r3
 800155e:	3710      	adds	r7, #16
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8001564:	b590      	push	{r4, r7, lr}
 8001566:	b087      	sub	sp, #28
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
 8001570:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8001576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001578:	f003 0302 	and.w	r3, r3, #2
 800157c:	2b00      	cmp	r3, #0
 800157e:	d125      	bne.n	80015cc <_out_rev+0x68>
 8001580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	2b00      	cmp	r3, #0
 8001588:	d120      	bne.n	80015cc <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 800158a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	e00a      	b.n	80015a6 <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	1c53      	adds	r3, r2, #1
 8001594:	607b      	str	r3, [r7, #4]
 8001596:	68fc      	ldr	r4, [r7, #12]
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	68b9      	ldr	r1, [r7, #8]
 800159c:	2020      	movs	r0, #32
 800159e:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	3301      	adds	r3, #1
 80015a4:	617b      	str	r3, [r7, #20]
 80015a6:	697a      	ldr	r2, [r7, #20]
 80015a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d3f0      	bcc.n	8001590 <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 80015ae:	e00d      	b.n	80015cc <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 80015b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015b2:	3b01      	subs	r3, #1
 80015b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015ba:	4413      	add	r3, r2
 80015bc:	7818      	ldrb	r0, [r3, #0]
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	1c53      	adds	r3, r2, #1
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	68fc      	ldr	r4, [r7, #12]
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	68b9      	ldr	r1, [r7, #8]
 80015ca:	47a0      	blx	r4
  while (len) {
 80015cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1ee      	bne.n	80015b0 <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 80015d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d00e      	beq.n	80015fa <_out_rev+0x96>
    while (idx - start_idx < width) {
 80015dc:	e007      	b.n	80015ee <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 80015de:	687a      	ldr	r2, [r7, #4]
 80015e0:	1c53      	adds	r3, r2, #1
 80015e2:	607b      	str	r3, [r7, #4]
 80015e4:	68fc      	ldr	r4, [r7, #12]
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	68b9      	ldr	r1, [r7, #8]
 80015ea:	2020      	movs	r0, #32
 80015ec:	47a0      	blx	r4
    while (idx - start_idx < width) {
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d8f1      	bhi.n	80015de <_out_rev+0x7a>
    }
  }

  return idx;
 80015fa:	687b      	ldr	r3, [r7, #4]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	371c      	adds	r7, #28
 8001600:	46bd      	mov	sp, r7
 8001602:	bd90      	pop	{r4, r7, pc}

08001604 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b088      	sub	sp, #32
 8001608:	af04      	add	r7, sp, #16
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
 8001610:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8001612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d136      	bne.n	800168a <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 800161c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800161e:	2b00      	cmp	r3, #0
 8001620:	d018      	beq.n	8001654 <_ntoa_format+0x50>
 8001622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001624:	f003 0301 	and.w	r3, r3, #1
 8001628:	2b00      	cmp	r3, #0
 800162a:	d013      	beq.n	8001654 <_ntoa_format+0x50>
 800162c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d104      	bne.n	800163e <_ntoa_format+0x3a>
 8001634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001636:	f003 030c 	and.w	r3, r3, #12
 800163a:	2b00      	cmp	r3, #0
 800163c:	d00a      	beq.n	8001654 <_ntoa_format+0x50>
      width--;
 800163e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001640:	3b01      	subs	r3, #1
 8001642:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001644:	e006      	b.n	8001654 <_ntoa_format+0x50>
      buf[len++] = '0';
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	1c5a      	adds	r2, r3, #1
 800164a:	61fa      	str	r2, [r7, #28]
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	4413      	add	r3, r2
 8001650:	2230      	movs	r2, #48	; 0x30
 8001652:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001654:	69fa      	ldr	r2, [r7, #28]
 8001656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001658:	429a      	cmp	r2, r3
 800165a:	d20a      	bcs.n	8001672 <_ntoa_format+0x6e>
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	2b1f      	cmp	r3, #31
 8001660:	d9f1      	bls.n	8001646 <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001662:	e006      	b.n	8001672 <_ntoa_format+0x6e>
      buf[len++] = '0';
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	1c5a      	adds	r2, r3, #1
 8001668:	61fa      	str	r2, [r7, #28]
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	4413      	add	r3, r2
 800166e:	2230      	movs	r2, #48	; 0x30
 8001670:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	2b00      	cmp	r3, #0
 800167a:	d006      	beq.n	800168a <_ntoa_format+0x86>
 800167c:	69fa      	ldr	r2, [r7, #28]
 800167e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001680:	429a      	cmp	r2, r3
 8001682:	d202      	bcs.n	800168a <_ntoa_format+0x86>
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	2b1f      	cmp	r3, #31
 8001688:	d9ec      	bls.n	8001664 <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 800168a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800168c:	f003 0310 	and.w	r3, r3, #16
 8001690:	2b00      	cmp	r3, #0
 8001692:	d058      	beq.n	8001746 <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8001694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001696:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800169a:	2b00      	cmp	r3, #0
 800169c:	d116      	bne.n	80016cc <_ntoa_format+0xc8>
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d013      	beq.n	80016cc <_ntoa_format+0xc8>
 80016a4:	69fa      	ldr	r2, [r7, #28]
 80016a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d003      	beq.n	80016b4 <_ntoa_format+0xb0>
 80016ac:	69fa      	ldr	r2, [r7, #28]
 80016ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d10b      	bne.n	80016cc <_ntoa_format+0xc8>
      len--;
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	3b01      	subs	r3, #1
 80016b8:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d005      	beq.n	80016cc <_ntoa_format+0xc8>
 80016c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c2:	2b10      	cmp	r3, #16
 80016c4:	d102      	bne.n	80016cc <_ntoa_format+0xc8>
        len--;
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3b01      	subs	r3, #1
 80016ca:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80016cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ce:	2b10      	cmp	r3, #16
 80016d0:	d10f      	bne.n	80016f2 <_ntoa_format+0xee>
 80016d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016d4:	f003 0320 	and.w	r3, r3, #32
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d10a      	bne.n	80016f2 <_ntoa_format+0xee>
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	2b1f      	cmp	r3, #31
 80016e0:	d807      	bhi.n	80016f2 <_ntoa_format+0xee>
      buf[len++] = 'x';
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	1c5a      	adds	r2, r3, #1
 80016e6:	61fa      	str	r2, [r7, #28]
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	4413      	add	r3, r2
 80016ec:	2278      	movs	r2, #120	; 0x78
 80016ee:	701a      	strb	r2, [r3, #0]
 80016f0:	e01f      	b.n	8001732 <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80016f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f4:	2b10      	cmp	r3, #16
 80016f6:	d10f      	bne.n	8001718 <_ntoa_format+0x114>
 80016f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016fa:	f003 0320 	and.w	r3, r3, #32
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d00a      	beq.n	8001718 <_ntoa_format+0x114>
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	2b1f      	cmp	r3, #31
 8001706:	d807      	bhi.n	8001718 <_ntoa_format+0x114>
      buf[len++] = 'X';
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	1c5a      	adds	r2, r3, #1
 800170c:	61fa      	str	r2, [r7, #28]
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	4413      	add	r3, r2
 8001712:	2258      	movs	r2, #88	; 0x58
 8001714:	701a      	strb	r2, [r3, #0]
 8001716:	e00c      	b.n	8001732 <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800171a:	2b02      	cmp	r3, #2
 800171c:	d109      	bne.n	8001732 <_ntoa_format+0x12e>
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	2b1f      	cmp	r3, #31
 8001722:	d806      	bhi.n	8001732 <_ntoa_format+0x12e>
      buf[len++] = 'b';
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	1c5a      	adds	r2, r3, #1
 8001728:	61fa      	str	r2, [r7, #28]
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	4413      	add	r3, r2
 800172e:	2262      	movs	r2, #98	; 0x62
 8001730:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	2b1f      	cmp	r3, #31
 8001736:	d806      	bhi.n	8001746 <_ntoa_format+0x142>
      buf[len++] = '0';
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	1c5a      	adds	r2, r3, #1
 800173c:	61fa      	str	r2, [r7, #28]
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	4413      	add	r3, r2
 8001742:	2230      	movs	r2, #48	; 0x30
 8001744:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	2b1f      	cmp	r3, #31
 800174a:	d824      	bhi.n	8001796 <_ntoa_format+0x192>
    if (negative) {
 800174c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d007      	beq.n	8001764 <_ntoa_format+0x160>
      buf[len++] = '-';
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	1c5a      	adds	r2, r3, #1
 8001758:	61fa      	str	r2, [r7, #28]
 800175a:	69ba      	ldr	r2, [r7, #24]
 800175c:	4413      	add	r3, r2
 800175e:	222d      	movs	r2, #45	; 0x2d
 8001760:	701a      	strb	r2, [r3, #0]
 8001762:	e018      	b.n	8001796 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 8001764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001766:	f003 0304 	and.w	r3, r3, #4
 800176a:	2b00      	cmp	r3, #0
 800176c:	d007      	beq.n	800177e <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	1c5a      	adds	r2, r3, #1
 8001772:	61fa      	str	r2, [r7, #28]
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4413      	add	r3, r2
 8001778:	222b      	movs	r2, #43	; 0x2b
 800177a:	701a      	strb	r2, [r3, #0]
 800177c:	e00b      	b.n	8001796 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 800177e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001780:	f003 0308 	and.w	r3, r3, #8
 8001784:	2b00      	cmp	r3, #0
 8001786:	d006      	beq.n	8001796 <_ntoa_format+0x192>
      buf[len++] = ' ';
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	1c5a      	adds	r2, r3, #1
 800178c:	61fa      	str	r2, [r7, #28]
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4413      	add	r3, r2
 8001792:	2220      	movs	r2, #32
 8001794:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8001796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001798:	9303      	str	r3, [sp, #12]
 800179a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800179c:	9302      	str	r3, [sp, #8]
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	9301      	str	r3, [sp, #4]
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	9300      	str	r3, [sp, #0]
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	68b9      	ldr	r1, [r7, #8]
 80017ac:	68f8      	ldr	r0, [r7, #12]
 80017ae:	f7ff fed9 	bl	8001564 <_out_rev>
 80017b2:	4603      	mov	r3, r0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3710      	adds	r7, #16
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b096      	sub	sp, #88	; 0x58
 80017c0:	af08      	add	r7, sp, #32
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
 80017c8:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 80017ca:	2300      	movs	r3, #0
 80017cc:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 80017ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d103      	bne.n	80017dc <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 80017d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017d6:	f023 0310 	bic.w	r3, r3, #16
 80017da:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 80017dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d002      	beq.n	80017ec <_ntoa_long+0x30>
 80017e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d032      	beq.n	8001852 <_ntoa_long+0x96>
    do {
      const char digit = (char)(value % base);
 80017ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80017f0:	fbb3 f2f2 	udiv	r2, r3, r2
 80017f4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80017f6:	fb01 f202 	mul.w	r2, r1, r2
 80017fa:	1a9b      	subs	r3, r3, r2
 80017fc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8001800:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001804:	2b09      	cmp	r3, #9
 8001806:	d804      	bhi.n	8001812 <_ntoa_long+0x56>
 8001808:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800180c:	3330      	adds	r3, #48	; 0x30
 800180e:	b2da      	uxtb	r2, r3
 8001810:	e00d      	b.n	800182e <_ntoa_long+0x72>
 8001812:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001814:	f003 0320 	and.w	r3, r3, #32
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <_ntoa_long+0x64>
 800181c:	2241      	movs	r2, #65	; 0x41
 800181e:	e000      	b.n	8001822 <_ntoa_long+0x66>
 8001820:	2261      	movs	r2, #97	; 0x61
 8001822:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001826:	4413      	add	r3, r2
 8001828:	b2db      	uxtb	r3, r3
 800182a:	3b0a      	subs	r3, #10
 800182c:	b2da      	uxtb	r2, r3
 800182e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001830:	1c59      	adds	r1, r3, #1
 8001832:	6379      	str	r1, [r7, #52]	; 0x34
 8001834:	3338      	adds	r3, #56	; 0x38
 8001836:	443b      	add	r3, r7
 8001838:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 800183c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800183e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001840:	fbb2 f3f3 	udiv	r3, r2, r3
 8001844:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8001846:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001848:	2b00      	cmp	r3, #0
 800184a:	d002      	beq.n	8001852 <_ntoa_long+0x96>
 800184c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800184e:	2b1f      	cmp	r3, #31
 8001850:	d9cc      	bls.n	80017ec <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8001852:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001854:	9306      	str	r3, [sp, #24]
 8001856:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001858:	9305      	str	r3, [sp, #20]
 800185a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800185c:	9304      	str	r3, [sp, #16]
 800185e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001860:	9303      	str	r3, [sp, #12]
 8001862:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001866:	9302      	str	r3, [sp, #8]
 8001868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800186a:	9301      	str	r3, [sp, #4]
 800186c:	f107 0310 	add.w	r3, r7, #16
 8001870:	9300      	str	r3, [sp, #0]
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	68b9      	ldr	r1, [r7, #8]
 8001878:	68f8      	ldr	r0, [r7, #12]
 800187a:	f7ff fec3 	bl	8001604 <_ntoa_format>
 800187e:	4603      	mov	r3, r0
}
 8001880:	4618      	mov	r0, r3
 8001882:	3738      	adds	r7, #56	; 0x38
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b096      	sub	sp, #88	; 0x58
 800188c:	af08      	add	r7, sp, #32
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8001896:	2300      	movs	r3, #0
 8001898:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 800189a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800189e:	4313      	orrs	r3, r2
 80018a0:	d103      	bne.n	80018aa <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 80018a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018a4:	f023 0310 	bic.w	r3, r3, #16
 80018a8:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 80018aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d003      	beq.n	80018bc <_ntoa_long_long+0x34>
 80018b4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80018b8:	4313      	orrs	r3, r2
 80018ba:	d037      	beq.n	800192c <_ntoa_long_long+0xa4>
    do {
      const char digit = (char)(value % base);
 80018bc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80018c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80018c4:	f7ff f94a 	bl	8000b5c <__aeabi_uldivmod>
 80018c8:	4613      	mov	r3, r2
 80018ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 80018ce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80018d2:	2b09      	cmp	r3, #9
 80018d4:	d804      	bhi.n	80018e0 <_ntoa_long_long+0x58>
 80018d6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80018da:	3330      	adds	r3, #48	; 0x30
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	e00d      	b.n	80018fc <_ntoa_long_long+0x74>
 80018e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018e2:	f003 0320 	and.w	r3, r3, #32
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <_ntoa_long_long+0x66>
 80018ea:	2241      	movs	r2, #65	; 0x41
 80018ec:	e000      	b.n	80018f0 <_ntoa_long_long+0x68>
 80018ee:	2261      	movs	r2, #97	; 0x61
 80018f0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80018f4:	4413      	add	r3, r2
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	3b0a      	subs	r3, #10
 80018fa:	b2da      	uxtb	r2, r3
 80018fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018fe:	1c59      	adds	r1, r3, #1
 8001900:	6379      	str	r1, [r7, #52]	; 0x34
 8001902:	3338      	adds	r3, #56	; 0x38
 8001904:	443b      	add	r3, r7
 8001906:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 800190a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800190e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001912:	f7ff f923 	bl	8000b5c <__aeabi_uldivmod>
 8001916:	4602      	mov	r2, r0
 8001918:	460b      	mov	r3, r1
 800191a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 800191e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001922:	4313      	orrs	r3, r2
 8001924:	d002      	beq.n	800192c <_ntoa_long_long+0xa4>
 8001926:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001928:	2b1f      	cmp	r3, #31
 800192a:	d9c7      	bls.n	80018bc <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 800192c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800192e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001930:	9206      	str	r2, [sp, #24]
 8001932:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001934:	9205      	str	r2, [sp, #20]
 8001936:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001938:	9204      	str	r2, [sp, #16]
 800193a:	9303      	str	r3, [sp, #12]
 800193c:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001940:	9302      	str	r3, [sp, #8]
 8001942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001944:	9301      	str	r3, [sp, #4]
 8001946:	f107 0310 	add.w	r3, r7, #16
 800194a:	9300      	str	r3, [sp, #0]
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	68b9      	ldr	r1, [r7, #8]
 8001952:	68f8      	ldr	r0, [r7, #12]
 8001954:	f7ff fe56 	bl	8001604 <_ntoa_format>
 8001958:	4603      	mov	r3, r0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3738      	adds	r7, #56	; 0x38
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	0000      	movs	r0, r0
 8001964:	0000      	movs	r0, r0
	...

08001968 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8001968:	b590      	push	{r4, r7, lr}
 800196a:	b09d      	sub	sp, #116	; 0x74
 800196c:	af04      	add	r7, sp, #16
 800196e:	6178      	str	r0, [r7, #20]
 8001970:	6139      	str	r1, [r7, #16]
 8001972:	60fa      	str	r2, [r7, #12]
 8001974:	60bb      	str	r3, [r7, #8]
 8001976:	ed87 0b00 	vstr	d0, [r7]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 800197a:	2300      	movs	r3, #0
 800197c:	65fb      	str	r3, [r7, #92]	; 0x5c
  double diff = 0.0;
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 800198a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800198e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001992:	f7ff f869 	bl	8000a68 <__aeabi_dcmpeq>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d10f      	bne.n	80019bc <_ftoa+0x54>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 800199c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800199e:	9303      	str	r3, [sp, #12]
 80019a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019a2:	9302      	str	r3, [sp, #8]
 80019a4:	2303      	movs	r3, #3
 80019a6:	9301      	str	r3, [sp, #4]
 80019a8:	4ba7      	ldr	r3, [pc, #668]	; (8001c48 <_ftoa+0x2e0>)
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	68fa      	ldr	r2, [r7, #12]
 80019b0:	6939      	ldr	r1, [r7, #16]
 80019b2:	6978      	ldr	r0, [r7, #20]
 80019b4:	f7ff fdd6 	bl	8001564 <_out_rev>
 80019b8:	4603      	mov	r3, r0
 80019ba:	e222      	b.n	8001e02 <_ftoa+0x49a>
  if (value < -DBL_MAX)
 80019bc:	f04f 32ff 	mov.w	r2, #4294967295
 80019c0:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 80019c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019c8:	f7ff f858 	bl	8000a7c <__aeabi_dcmplt>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d00f      	beq.n	80019f2 <_ftoa+0x8a>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 80019d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80019d4:	9303      	str	r3, [sp, #12]
 80019d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019d8:	9302      	str	r3, [sp, #8]
 80019da:	2304      	movs	r3, #4
 80019dc:	9301      	str	r3, [sp, #4]
 80019de:	4b9b      	ldr	r3, [pc, #620]	; (8001c4c <_ftoa+0x2e4>)
 80019e0:	9300      	str	r3, [sp, #0]
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	6939      	ldr	r1, [r7, #16]
 80019e8:	6978      	ldr	r0, [r7, #20]
 80019ea:	f7ff fdbb 	bl	8001564 <_out_rev>
 80019ee:	4603      	mov	r3, r0
 80019f0:	e207      	b.n	8001e02 <_ftoa+0x49a>
  if (value > DBL_MAX)
 80019f2:	f04f 32ff 	mov.w	r2, #4294967295
 80019f6:	4b96      	ldr	r3, [pc, #600]	; (8001c50 <_ftoa+0x2e8>)
 80019f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019fc:	f7ff f85c 	bl	8000ab8 <__aeabi_dcmpgt>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d01d      	beq.n	8001a42 <_ftoa+0xda>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8001a06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a08:	f003 0304 	and.w	r3, r3, #4
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <_ftoa+0xac>
 8001a10:	4b90      	ldr	r3, [pc, #576]	; (8001c54 <_ftoa+0x2ec>)
 8001a12:	e000      	b.n	8001a16 <_ftoa+0xae>
 8001a14:	4b90      	ldr	r3, [pc, #576]	; (8001c58 <_ftoa+0x2f0>)
 8001a16:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001a18:	f002 0204 	and.w	r2, r2, #4
 8001a1c:	2a00      	cmp	r2, #0
 8001a1e:	d001      	beq.n	8001a24 <_ftoa+0xbc>
 8001a20:	2204      	movs	r2, #4
 8001a22:	e000      	b.n	8001a26 <_ftoa+0xbe>
 8001a24:	2203      	movs	r2, #3
 8001a26:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001a28:	9103      	str	r1, [sp, #12]
 8001a2a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8001a2c:	9102      	str	r1, [sp, #8]
 8001a2e:	9201      	str	r2, [sp, #4]
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	68fa      	ldr	r2, [r7, #12]
 8001a36:	6939      	ldr	r1, [r7, #16]
 8001a38:	6978      	ldr	r0, [r7, #20]
 8001a3a:	f7ff fd93 	bl	8001564 <_out_rev>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	e1df      	b.n	8001e02 <_ftoa+0x49a>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8001a42:	a37d      	add	r3, pc, #500	; (adr r3, 8001c38 <_ftoa+0x2d0>)
 8001a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a4c:	f7ff f834 	bl	8000ab8 <__aeabi_dcmpgt>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d109      	bne.n	8001a6a <_ftoa+0x102>
 8001a56:	a37a      	add	r3, pc, #488	; (adr r3, 8001c40 <_ftoa+0x2d8>)
 8001a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a60:	f7ff f80c 	bl	8000a7c <__aeabi_dcmplt>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d00f      	beq.n	8001a8a <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8001a6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a6c:	9302      	str	r3, [sp, #8]
 8001a6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a70:	9301      	str	r3, [sp, #4]
 8001a72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001a74:	9300      	str	r3, [sp, #0]
 8001a76:	ed97 0b00 	vldr	d0, [r7]
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	68fa      	ldr	r2, [r7, #12]
 8001a7e:	6939      	ldr	r1, [r7, #16]
 8001a80:	6978      	ldr	r0, [r7, #20]
 8001a82:	f000 f9c9 	bl	8001e18 <_etoa>
 8001a86:	4603      	mov	r3, r0
 8001a88:	e1bb      	b.n	8001e02 <_ftoa+0x49a>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
  if (value < 0) {
 8001a90:	f04f 0200 	mov.w	r2, #0
 8001a94:	f04f 0300 	mov.w	r3, #0
 8001a98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a9c:	f7fe ffee 	bl	8000a7c <__aeabi_dcmplt>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d00e      	beq.n	8001ac4 <_ftoa+0x15c>
    negative = true;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    value = 0 - value;
 8001aac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ab0:	f04f 0000 	mov.w	r0, #0
 8001ab4:	f04f 0100 	mov.w	r1, #0
 8001ab8:	f7fe fbb6 	bl	8000228 <__aeabi_dsub>
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	e9c7 2300 	strd	r2, r3, [r7]
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8001ac4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ac6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d10d      	bne.n	8001aea <_ftoa+0x182>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8001ace:	2306      	movs	r3, #6
 8001ad0:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8001ad2:	e00a      	b.n	8001aea <_ftoa+0x182>
    buf[len++] = '0';
 8001ad4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ad6:	1c5a      	adds	r2, r3, #1
 8001ad8:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001ada:	3360      	adds	r3, #96	; 0x60
 8001adc:	443b      	add	r3, r7
 8001ade:	2230      	movs	r2, #48	; 0x30
 8001ae0:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 8001ae4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8001aea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001aec:	2b1f      	cmp	r3, #31
 8001aee:	d802      	bhi.n	8001af6 <_ftoa+0x18e>
 8001af0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001af2:	2b09      	cmp	r3, #9
 8001af4:	d8ee      	bhi.n	8001ad4 <_ftoa+0x16c>
  }

  int whole = (int)value;
 8001af6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001afa:	f7fe ffe7 	bl	8000acc <__aeabi_d2iz>
 8001afe:	4603      	mov	r3, r0
 8001b00:	657b      	str	r3, [r7, #84]	; 0x54
  double tmp = (value - whole) * pow10[prec];
 8001b02:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001b04:	f7fe fcde 	bl	80004c4 <__aeabi_i2d>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b10:	f7fe fb8a 	bl	8000228 <__aeabi_dsub>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	4610      	mov	r0, r2
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4a4f      	ldr	r2, [pc, #316]	; (8001c5c <_ftoa+0x2f4>)
 8001b1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	4413      	add	r3, r2
 8001b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b28:	f7fe fd36 	bl	8000598 <__aeabi_dmul>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	460b      	mov	r3, r1
 8001b30:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  unsigned long frac = (unsigned long)tmp;
 8001b34:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001b38:	f7fe fff0 	bl	8000b1c <__aeabi_d2uiz>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	653b      	str	r3, [r7, #80]	; 0x50
  diff = tmp - frac;
 8001b40:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001b42:	f7fe fcaf 	bl	80004a4 <__aeabi_ui2d>
 8001b46:	4602      	mov	r2, r0
 8001b48:	460b      	mov	r3, r1
 8001b4a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001b4e:	f7fe fb6b 	bl	8000228 <__aeabi_dsub>
 8001b52:	4602      	mov	r2, r0
 8001b54:	460b      	mov	r3, r1
 8001b56:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  if (diff > 0.5) {
 8001b5a:	f04f 0200 	mov.w	r2, #0
 8001b5e:	4b40      	ldr	r3, [pc, #256]	; (8001c60 <_ftoa+0x2f8>)
 8001b60:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001b64:	f7fe ffa8 	bl	8000ab8 <__aeabi_dcmpgt>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d016      	beq.n	8001b9c <_ftoa+0x234>
    ++frac;
 8001b6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b70:	3301      	adds	r3, #1
 8001b72:	653b      	str	r3, [r7, #80]	; 0x50
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8001b74:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001b76:	f7fe fc95 	bl	80004a4 <__aeabi_ui2d>
 8001b7a:	4a38      	ldr	r2, [pc, #224]	; (8001c5c <_ftoa+0x2f4>)
 8001b7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	4413      	add	r3, r2
 8001b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b86:	f7fe ff8d 	bl	8000aa4 <__aeabi_dcmpge>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d01a      	beq.n	8001bc6 <_ftoa+0x25e>
      frac = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	653b      	str	r3, [r7, #80]	; 0x50
      ++whole;
 8001b94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b96:	3301      	adds	r3, #1
 8001b98:	657b      	str	r3, [r7, #84]	; 0x54
 8001b9a:	e014      	b.n	8001bc6 <_ftoa+0x25e>
    }
  }
  else if (diff < 0.5) {
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	4b2f      	ldr	r3, [pc, #188]	; (8001c60 <_ftoa+0x2f8>)
 8001ba2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001ba6:	f7fe ff69 	bl	8000a7c <__aeabi_dcmplt>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d10a      	bne.n	8001bc6 <_ftoa+0x25e>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8001bb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d004      	beq.n	8001bc0 <_ftoa+0x258>
 8001bb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bb8:	f003 0301 	and.w	r3, r3, #1
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d002      	beq.n	8001bc6 <_ftoa+0x25e>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8001bc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	653b      	str	r3, [r7, #80]	; 0x50
  }

  if (prec == 0U) {
 8001bc6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d14b      	bne.n	8001c64 <_ftoa+0x2fc>
    diff = value - (double)whole;
 8001bcc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001bce:	f7fe fc79 	bl	80004c4 <__aeabi_i2d>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001bda:	f7fe fb25 	bl	8000228 <__aeabi_dsub>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8001be6:	2301      	movs	r3, #1
 8001be8:	461c      	mov	r4, r3
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	4b1c      	ldr	r3, [pc, #112]	; (8001c60 <_ftoa+0x2f8>)
 8001bf0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001bf4:	f7fe ff42 	bl	8000a7c <__aeabi_dcmplt>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <_ftoa+0x29a>
 8001bfe:	2300      	movs	r3, #0
 8001c00:	461c      	mov	r4, r3
 8001c02:	b2e3      	uxtb	r3, r4
 8001c04:	f083 0301 	eor.w	r3, r3, #1
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d109      	bne.n	8001c22 <_ftoa+0x2ba>
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	4b13      	ldr	r3, [pc, #76]	; (8001c60 <_ftoa+0x2f8>)
 8001c14:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001c18:	f7fe ff4e 	bl	8000ab8 <__aeabi_dcmpgt>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d064      	beq.n	8001cec <_ftoa+0x384>
 8001c22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c24:	f003 0301 	and.w	r3, r3, #1
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	f000 8081 	beq.w	8001d30 <_ftoa+0x3c8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 8001c2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c30:	3301      	adds	r3, #1
 8001c32:	657b      	str	r3, [r7, #84]	; 0x54
 8001c34:	e07c      	b.n	8001d30 <_ftoa+0x3c8>
 8001c36:	bf00      	nop
 8001c38:	00000000 	.word	0x00000000
 8001c3c:	41cdcd65 	.word	0x41cdcd65
 8001c40:	00000000 	.word	0x00000000
 8001c44:	c1cdcd65 	.word	0xc1cdcd65
 8001c48:	0800b754 	.word	0x0800b754
 8001c4c:	0800b758 	.word	0x0800b758
 8001c50:	7fefffff 	.word	0x7fefffff
 8001c54:	0800b760 	.word	0x0800b760
 8001c58:	0800b768 	.word	0x0800b768
 8001c5c:	0800b888 	.word	0x0800b888
 8001c60:	3fe00000 	.word	0x3fe00000
    }
  }
  else {
    unsigned int count = prec;
 8001c64:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c66:	64fb      	str	r3, [r7, #76]	; 0x4c
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001c68:	e01f      	b.n	8001caa <_ftoa+0x342>
      --count;
 8001c6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c6c:	3b01      	subs	r3, #1
 8001c6e:	64fb      	str	r3, [r7, #76]	; 0x4c
      buf[len++] = (char)(48U + (frac % 10U));
 8001c70:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001c72:	4b66      	ldr	r3, [pc, #408]	; (8001e0c <_ftoa+0x4a4>)
 8001c74:	fba3 2301 	umull	r2, r3, r3, r1
 8001c78:	08da      	lsrs	r2, r3, #3
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	4413      	add	r3, r2
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	1aca      	subs	r2, r1, r3
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c88:	1c59      	adds	r1, r3, #1
 8001c8a:	65f9      	str	r1, [r7, #92]	; 0x5c
 8001c8c:	3230      	adds	r2, #48	; 0x30
 8001c8e:	b2d2      	uxtb	r2, r2
 8001c90:	3360      	adds	r3, #96	; 0x60
 8001c92:	443b      	add	r3, r7
 8001c94:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 8001c98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c9a:	4a5c      	ldr	r2, [pc, #368]	; (8001e0c <_ftoa+0x4a4>)
 8001c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca0:	08db      	lsrs	r3, r3, #3
 8001ca2:	653b      	str	r3, [r7, #80]	; 0x50
 8001ca4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d003      	beq.n	8001cb2 <_ftoa+0x34a>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001caa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cac:	2b1f      	cmp	r3, #31
 8001cae:	d9dc      	bls.n	8001c6a <_ftoa+0x302>
 8001cb0:	e009      	b.n	8001cc6 <_ftoa+0x35e>
        break;
 8001cb2:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8001cb4:	e007      	b.n	8001cc6 <_ftoa+0x35e>
      buf[len++] = '0';
 8001cb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cb8:	1c5a      	adds	r2, r3, #1
 8001cba:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001cbc:	3360      	adds	r3, #96	; 0x60
 8001cbe:	443b      	add	r3, r7
 8001cc0:	2230      	movs	r2, #48	; 0x30
 8001cc2:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8001cc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cc8:	2b1f      	cmp	r3, #31
 8001cca:	d804      	bhi.n	8001cd6 <_ftoa+0x36e>
 8001ccc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001cce:	1e5a      	subs	r2, r3, #1
 8001cd0:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1ef      	bne.n	8001cb6 <_ftoa+0x34e>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001cd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cd8:	2b1f      	cmp	r3, #31
 8001cda:	d829      	bhi.n	8001d30 <_ftoa+0x3c8>
      // add decimal
      buf[len++] = '.';
 8001cdc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cde:	1c5a      	adds	r2, r3, #1
 8001ce0:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001ce2:	3360      	adds	r3, #96	; 0x60
 8001ce4:	443b      	add	r3, r7
 8001ce6:	222e      	movs	r2, #46	; 0x2e
 8001ce8:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001cec:	e020      	b.n	8001d30 <_ftoa+0x3c8>
    buf[len++] = (char)(48 + (whole % 10));
 8001cee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001cf0:	4b47      	ldr	r3, [pc, #284]	; (8001e10 <_ftoa+0x4a8>)
 8001cf2:	fb83 1302 	smull	r1, r3, r3, r2
 8001cf6:	1099      	asrs	r1, r3, #2
 8001cf8:	17d3      	asrs	r3, r2, #31
 8001cfa:	1ac9      	subs	r1, r1, r3
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	440b      	add	r3, r1
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	1ad1      	subs	r1, r2, r3
 8001d06:	b2ca      	uxtb	r2, r1
 8001d08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d0a:	1c59      	adds	r1, r3, #1
 8001d0c:	65f9      	str	r1, [r7, #92]	; 0x5c
 8001d0e:	3230      	adds	r2, #48	; 0x30
 8001d10:	b2d2      	uxtb	r2, r2
 8001d12:	3360      	adds	r3, #96	; 0x60
 8001d14:	443b      	add	r3, r7
 8001d16:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 8001d1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d1c:	4a3c      	ldr	r2, [pc, #240]	; (8001e10 <_ftoa+0x4a8>)
 8001d1e:	fb82 1203 	smull	r1, r2, r2, r3
 8001d22:	1092      	asrs	r2, r2, #2
 8001d24:	17db      	asrs	r3, r3, #31
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	657b      	str	r3, [r7, #84]	; 0x54
 8001d2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d003      	beq.n	8001d38 <_ftoa+0x3d0>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001d30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d32:	2b1f      	cmp	r3, #31
 8001d34:	d9db      	bls.n	8001cee <_ftoa+0x386>
 8001d36:	e000      	b.n	8001d3a <_ftoa+0x3d2>
      break;
 8001d38:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8001d3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d3c:	f003 0302 	and.w	r3, r3, #2
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d123      	bne.n	8001d8c <_ftoa+0x424>
 8001d44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d01e      	beq.n	8001d8c <_ftoa+0x424>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8001d4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d014      	beq.n	8001d7e <_ftoa+0x416>
 8001d54:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d104      	bne.n	8001d66 <_ftoa+0x3fe>
 8001d5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d5e:	f003 030c 	and.w	r3, r3, #12
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d00b      	beq.n	8001d7e <_ftoa+0x416>
      width--;
 8001d66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8001d6c:	e007      	b.n	8001d7e <_ftoa+0x416>
      buf[len++] = '0';
 8001d6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d70:	1c5a      	adds	r2, r3, #1
 8001d72:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001d74:	3360      	adds	r3, #96	; 0x60
 8001d76:	443b      	add	r3, r7
 8001d78:	2230      	movs	r2, #48	; 0x30
 8001d7a:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8001d7e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001d80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d202      	bcs.n	8001d8c <_ftoa+0x424>
 8001d86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d88:	2b1f      	cmp	r3, #31
 8001d8a:	d9f0      	bls.n	8001d6e <_ftoa+0x406>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001d8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d8e:	2b1f      	cmp	r3, #31
 8001d90:	d827      	bhi.n	8001de2 <_ftoa+0x47a>
    if (negative) {
 8001d92:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d008      	beq.n	8001dac <_ftoa+0x444>
      buf[len++] = '-';
 8001d9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d9c:	1c5a      	adds	r2, r3, #1
 8001d9e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001da0:	3360      	adds	r3, #96	; 0x60
 8001da2:	443b      	add	r3, r7
 8001da4:	222d      	movs	r2, #45	; 0x2d
 8001da6:	f803 2c48 	strb.w	r2, [r3, #-72]
 8001daa:	e01a      	b.n	8001de2 <_ftoa+0x47a>
    }
    else if (flags & FLAGS_PLUS) {
 8001dac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001dae:	f003 0304 	and.w	r3, r3, #4
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d008      	beq.n	8001dc8 <_ftoa+0x460>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8001db6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001db8:	1c5a      	adds	r2, r3, #1
 8001dba:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001dbc:	3360      	adds	r3, #96	; 0x60
 8001dbe:	443b      	add	r3, r7
 8001dc0:	222b      	movs	r2, #43	; 0x2b
 8001dc2:	f803 2c48 	strb.w	r2, [r3, #-72]
 8001dc6:	e00c      	b.n	8001de2 <_ftoa+0x47a>
    }
    else if (flags & FLAGS_SPACE) {
 8001dc8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001dca:	f003 0308 	and.w	r3, r3, #8
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d007      	beq.n	8001de2 <_ftoa+0x47a>
      buf[len++] = ' ';
 8001dd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001dd4:	1c5a      	adds	r2, r3, #1
 8001dd6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001dd8:	3360      	adds	r3, #96	; 0x60
 8001dda:	443b      	add	r3, r7
 8001ddc:	2220      	movs	r2, #32
 8001dde:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8001de2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001de4:	9303      	str	r3, [sp, #12]
 8001de6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001de8:	9302      	str	r3, [sp, #8]
 8001dea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001dec:	9301      	str	r3, [sp, #4]
 8001dee:	f107 0318 	add.w	r3, r7, #24
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	6939      	ldr	r1, [r7, #16]
 8001dfa:	6978      	ldr	r0, [r7, #20]
 8001dfc:	f7ff fbb2 	bl	8001564 <_out_rev>
 8001e00:	4603      	mov	r3, r0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3764      	adds	r7, #100	; 0x64
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd90      	pop	{r4, r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	cccccccd 	.word	0xcccccccd
 8001e10:	66666667 	.word	0x66666667
 8001e14:	00000000 	.word	0x00000000

08001e18 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8001e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e1c:	b09f      	sub	sp, #124	; 0x7c
 8001e1e:	af06      	add	r7, sp, #24
 8001e20:	6278      	str	r0, [r7, #36]	; 0x24
 8001e22:	6239      	str	r1, [r7, #32]
 8001e24:	61fa      	str	r2, [r7, #28]
 8001e26:	61bb      	str	r3, [r7, #24]
 8001e28:	ed87 0b04 	vstr	d0, [r7, #16]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 8001e2c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e30:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e34:	f7fe fe18 	bl	8000a68 <__aeabi_dcmpeq>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d014      	beq.n	8001e68 <_etoa+0x50>
 8001e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8001e42:	4bc1      	ldr	r3, [pc, #772]	; (8002148 <_etoa+0x330>)
 8001e44:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e48:	f7fe fe36 	bl	8000ab8 <__aeabi_dcmpgt>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d10a      	bne.n	8001e68 <_etoa+0x50>
 8001e52:	f04f 32ff 	mov.w	r2, #4294967295
 8001e56:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8001e5a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e5e:	f7fe fe0d 	bl	8000a7c <__aeabi_dcmplt>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d012      	beq.n	8001e8e <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8001e68:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e6c:	9302      	str	r3, [sp, #8]
 8001e6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001e72:	9301      	str	r3, [sp, #4]
 8001e74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001e78:	9300      	str	r3, [sp, #0]
 8001e7a:	ed97 0b04 	vldr	d0, [r7, #16]
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	69fa      	ldr	r2, [r7, #28]
 8001e82:	6a39      	ldr	r1, [r7, #32]
 8001e84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e86:	f7ff fd6f 	bl	8001968 <_ftoa>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	e23f      	b.n	800230e <_etoa+0x4f6>
  }

  // determine the sign
  const bool negative = value < 0;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	461e      	mov	r6, r3
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	f04f 0300 	mov.w	r3, #0
 8001e9a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e9e:	f7fe fded 	bl	8000a7c <__aeabi_dcmplt>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d101      	bne.n	8001eac <_etoa+0x94>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	461e      	mov	r6, r3
 8001eac:	f887 6053 	strb.w	r6, [r7, #83]	; 0x53
  if (negative) {
 8001eb0:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d009      	beq.n	8001ecc <_etoa+0xb4>
    value = -value;
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	603b      	str	r3, [r7, #0]
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001ec2:	607b      	str	r3, [r7, #4]
 8001ec4:	ed97 7b00 	vldr	d7, [r7]
 8001ec8:	ed87 7b04 	vstr	d7, [r7, #16]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 8001ecc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001ed0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d102      	bne.n	8001ede <_etoa+0xc6>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8001ed8:	2306      	movs	r3, #6
 8001eda:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 8001ede:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ee2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 8001ee6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	f04f 0300 	mov.w	r3, #0
 8001ef2:	0d0a      	lsrs	r2, r1, #20
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001efc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8001f00:	64fb      	str	r3, [r7, #76]	; 0x4c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8001f02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001f06:	4690      	mov	r8, r2
 8001f08:	f3c3 0913 	ubfx	r9, r3, #0, #20
 8001f0c:	4644      	mov	r4, r8
 8001f0e:	f049 557f 	orr.w	r5, r9, #1069547520	; 0x3fc00000
 8001f12:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8001f16:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8001f1a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001f1c:	f7fe fad2 	bl	80004c4 <__aeabi_i2d>
 8001f20:	a37d      	add	r3, pc, #500	; (adr r3, 8002118 <_etoa+0x300>)
 8001f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f26:	f7fe fb37 	bl	8000598 <__aeabi_dmul>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	4610      	mov	r0, r2
 8001f30:	4619      	mov	r1, r3
 8001f32:	a37b      	add	r3, pc, #492	; (adr r3, 8002120 <_etoa+0x308>)
 8001f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f38:	f7fe f978 	bl	800022c <__adddf3>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4614      	mov	r4, r2
 8001f42:	461d      	mov	r5, r3
 8001f44:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001f48:	f04f 0200 	mov.w	r2, #0
 8001f4c:	4b7f      	ldr	r3, [pc, #508]	; (800214c <_etoa+0x334>)
 8001f4e:	f7fe f96b 	bl	8000228 <__aeabi_dsub>
 8001f52:	4602      	mov	r2, r0
 8001f54:	460b      	mov	r3, r1
 8001f56:	4610      	mov	r0, r2
 8001f58:	4619      	mov	r1, r3
 8001f5a:	a373      	add	r3, pc, #460	; (adr r3, 8002128 <_etoa+0x310>)
 8001f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f60:	f7fe fb1a 	bl	8000598 <__aeabi_dmul>
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	4620      	mov	r0, r4
 8001f6a:	4629      	mov	r1, r5
 8001f6c:	f7fe f95e 	bl	800022c <__adddf3>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	4610      	mov	r0, r2
 8001f76:	4619      	mov	r1, r3
 8001f78:	f7fe fda8 	bl	8000acc <__aeabi_d2iz>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	65fb      	str	r3, [r7, #92]	; 0x5c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8001f80:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001f82:	f7fe fa9f 	bl	80004c4 <__aeabi_i2d>
 8001f86:	a36a      	add	r3, pc, #424	; (adr r3, 8002130 <_etoa+0x318>)
 8001f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f8c:	f7fe fb04 	bl	8000598 <__aeabi_dmul>
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	4610      	mov	r0, r2
 8001f96:	4619      	mov	r1, r3
 8001f98:	f04f 0200 	mov.w	r2, #0
 8001f9c:	4b6c      	ldr	r3, [pc, #432]	; (8002150 <_etoa+0x338>)
 8001f9e:	f7fe f945 	bl	800022c <__adddf3>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	4610      	mov	r0, r2
 8001fa8:	4619      	mov	r1, r3
 8001faa:	f7fe fd8f 	bl	8000acc <__aeabi_d2iz>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	64fb      	str	r3, [r7, #76]	; 0x4c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8001fb2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001fb4:	f7fe fa86 	bl	80004c4 <__aeabi_i2d>
 8001fb8:	a35f      	add	r3, pc, #380	; (adr r3, 8002138 <_etoa+0x320>)
 8001fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fbe:	f7fe faeb 	bl	8000598 <__aeabi_dmul>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	4614      	mov	r4, r2
 8001fc8:	461d      	mov	r5, r3
 8001fca:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001fcc:	f7fe fa7a 	bl	80004c4 <__aeabi_i2d>
 8001fd0:	a35b      	add	r3, pc, #364	; (adr r3, 8002140 <_etoa+0x328>)
 8001fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd6:	f7fe fadf 	bl	8000598 <__aeabi_dmul>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	4620      	mov	r0, r4
 8001fe0:	4629      	mov	r1, r5
 8001fe2:	f7fe f921 	bl	8000228 <__aeabi_dsub>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  const double z2 = z * z;
 8001fee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001ff2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001ff6:	f7fe facf 	bl	8000598 <__aeabi_dmul>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 8002002:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002004:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8002008:	17da      	asrs	r2, r3, #31
 800200a:	469a      	mov	sl, r3
 800200c:	4693      	mov	fp, r2
 800200e:	f04f 0200 	mov.w	r2, #0
 8002012:	f04f 0300 	mov.w	r3, #0
 8002016:	ea4f 530a 	mov.w	r3, sl, lsl #20
 800201a:	2200      	movs	r2, #0
 800201c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8002020:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8002024:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002028:	4602      	mov	r2, r0
 800202a:	460b      	mov	r3, r1
 800202c:	f7fe f8fe 	bl	800022c <__adddf3>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	4690      	mov	r8, r2
 8002036:	4699      	mov	r9, r3
 8002038:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800203c:	f04f 0000 	mov.w	r0, #0
 8002040:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002044:	f7fe f8f0 	bl	8000228 <__aeabi_dsub>
 8002048:	4602      	mov	r2, r0
 800204a:	460b      	mov	r3, r1
 800204c:	4692      	mov	sl, r2
 800204e:	469b      	mov	fp, r3
 8002050:	f04f 0200 	mov.w	r2, #0
 8002054:	4b3f      	ldr	r3, [pc, #252]	; (8002154 <_etoa+0x33c>)
 8002056:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800205a:	f7fe fbc7 	bl	80007ec <__aeabi_ddiv>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	4610      	mov	r0, r2
 8002064:	4619      	mov	r1, r3
 8002066:	f04f 0200 	mov.w	r2, #0
 800206a:	4b3b      	ldr	r3, [pc, #236]	; (8002158 <_etoa+0x340>)
 800206c:	f7fe f8de 	bl	800022c <__adddf3>
 8002070:	4602      	mov	r2, r0
 8002072:	460b      	mov	r3, r1
 8002074:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002078:	f7fe fbb8 	bl	80007ec <__aeabi_ddiv>
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4610      	mov	r0, r2
 8002082:	4619      	mov	r1, r3
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	4b34      	ldr	r3, [pc, #208]	; (800215c <_etoa+0x344>)
 800208a:	f7fe f8cf 	bl	800022c <__adddf3>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002096:	f7fe fba9 	bl	80007ec <__aeabi_ddiv>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	4650      	mov	r0, sl
 80020a0:	4659      	mov	r1, fp
 80020a2:	f7fe f8c3 	bl	800022c <__adddf3>
 80020a6:	4602      	mov	r2, r0
 80020a8:	460b      	mov	r3, r1
 80020aa:	4640      	mov	r0, r8
 80020ac:	4649      	mov	r1, r9
 80020ae:	f7fe fb9d 	bl	80007ec <__aeabi_ddiv>
 80020b2:	4602      	mov	r2, r0
 80020b4:	460b      	mov	r3, r1
 80020b6:	4610      	mov	r0, r2
 80020b8:	4619      	mov	r1, r3
 80020ba:	f04f 0200 	mov.w	r2, #0
 80020be:	4b28      	ldr	r3, [pc, #160]	; (8002160 <_etoa+0x348>)
 80020c0:	f7fe f8b4 	bl	800022c <__adddf3>
 80020c4:	4602      	mov	r2, r0
 80020c6:	460b      	mov	r3, r1
 80020c8:	4620      	mov	r0, r4
 80020ca:	4629      	mov	r1, r5
 80020cc:	f7fe fa64 	bl	8000598 <__aeabi_dmul>
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // correct for rounding errors
  if (value < conv.F) {
 80020d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80020dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80020e0:	f7fe fccc 	bl	8000a7c <__aeabi_dcmplt>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d00d      	beq.n	8002106 <_etoa+0x2ee>
    expval--;
 80020ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020ec:	3b01      	subs	r3, #1
 80020ee:	65fb      	str	r3, [r7, #92]	; 0x5c
    conv.F /= 10;
 80020f0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80020f4:	f04f 0200 	mov.w	r2, #0
 80020f8:	4b17      	ldr	r3, [pc, #92]	; (8002158 <_etoa+0x340>)
 80020fa:	f7fe fb77 	bl	80007ec <__aeabi_ddiv>
 80020fe:	4602      	mov	r2, r0
 8002100:	460b      	mov	r3, r1
 8002102:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8002106:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002108:	2b63      	cmp	r3, #99	; 0x63
 800210a:	dc2b      	bgt.n	8002164 <_etoa+0x34c>
 800210c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800210e:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8002112:	db27      	blt.n	8002164 <_etoa+0x34c>
 8002114:	2304      	movs	r3, #4
 8002116:	e026      	b.n	8002166 <_etoa+0x34e>
 8002118:	509f79fb 	.word	0x509f79fb
 800211c:	3fd34413 	.word	0x3fd34413
 8002120:	8b60c8b3 	.word	0x8b60c8b3
 8002124:	3fc68a28 	.word	0x3fc68a28
 8002128:	636f4361 	.word	0x636f4361
 800212c:	3fd287a7 	.word	0x3fd287a7
 8002130:	0979a371 	.word	0x0979a371
 8002134:	400a934f 	.word	0x400a934f
 8002138:	bbb55516 	.word	0xbbb55516
 800213c:	40026bb1 	.word	0x40026bb1
 8002140:	fefa39ef 	.word	0xfefa39ef
 8002144:	3fe62e42 	.word	0x3fe62e42
 8002148:	7fefffff 	.word	0x7fefffff
 800214c:	3ff80000 	.word	0x3ff80000
 8002150:	3fe00000 	.word	0x3fe00000
 8002154:	402c0000 	.word	0x402c0000
 8002158:	40240000 	.word	0x40240000
 800215c:	40180000 	.word	0x40180000
 8002160:	3ff00000 	.word	0x3ff00000
 8002164:	2305      	movs	r3, #5
 8002166:	65bb      	str	r3, [r7, #88]	; 0x58

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8002168:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800216c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002170:	2b00      	cmp	r3, #0
 8002172:	d03d      	beq.n	80021f0 <_etoa+0x3d8>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8002174:	a368      	add	r3, pc, #416	; (adr r3, 8002318 <_etoa+0x500>)
 8002176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800217a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800217e:	f7fe fc91 	bl	8000aa4 <__aeabi_dcmpge>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d024      	beq.n	80021d2 <_etoa+0x3ba>
 8002188:	a365      	add	r3, pc, #404	; (adr r3, 8002320 <_etoa+0x508>)
 800218a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800218e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002192:	f7fe fc73 	bl	8000a7c <__aeabi_dcmplt>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d01a      	beq.n	80021d2 <_etoa+0x3ba>
      if ((int)prec > expval) {
 800219c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80021a0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80021a2:	429a      	cmp	r2, r3
 80021a4:	da07      	bge.n	80021b6 <_etoa+0x39e>
        prec = (unsigned)((int)prec - expval - 1);
 80021a6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80021aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	3b01      	subs	r3, #1
 80021b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80021b4:	e002      	b.n	80021bc <_etoa+0x3a4>
      }
      else {
        prec = 0;
 80021b6:	2300      	movs	r3, #0
 80021b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 80021bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80021c0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      // no characters in exponent
      minwidth = 0U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	65bb      	str	r3, [r7, #88]	; 0x58
      expval   = 0;
 80021cc:	2300      	movs	r3, #0
 80021ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80021d0:	e00e      	b.n	80021f0 <_etoa+0x3d8>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 80021d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00a      	beq.n	80021f0 <_etoa+0x3d8>
 80021da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80021de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d004      	beq.n	80021f0 <_etoa+0x3d8>
        --prec;
 80021e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80021ea:	3b01      	subs	r3, #1
 80021ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 80021f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80021f4:	657b      	str	r3, [r7, #84]	; 0x54
  if (width > minwidth) {
 80021f6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80021fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d904      	bls.n	800220a <_etoa+0x3f2>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8002200:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002202:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	657b      	str	r3, [r7, #84]	; 0x54
 8002208:	e001      	b.n	800220e <_etoa+0x3f6>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 800220a:	2300      	movs	r3, #0
 800220c:	657b      	str	r3, [r7, #84]	; 0x54
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 800220e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	2b00      	cmp	r3, #0
 8002218:	d004      	beq.n	8002224 <_etoa+0x40c>
 800221a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <_etoa+0x40c>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8002220:	2300      	movs	r3, #0
 8002222:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // rescale the float value
  if (expval) {
 8002224:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002226:	2b00      	cmp	r3, #0
 8002228:	d009      	beq.n	800223e <_etoa+0x426>
    value /= conv.F;
 800222a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800222e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002232:	f7fe fadb 	bl	80007ec <__aeabi_ddiv>
 8002236:	4602      	mov	r2, r0
 8002238:	460b      	mov	r3, r1
 800223a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  }

  // output the floating part
  const size_t start_idx = idx;
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	637b      	str	r3, [r7, #52]	; 0x34
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8002242:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8002246:	2b00      	cmp	r3, #0
 8002248:	d006      	beq.n	8002258 <_etoa+0x440>
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	e003      	b.n	8002260 <_etoa+0x448>
 8002258:	ed97 7b04 	vldr	d7, [r7, #16]
 800225c:	ed87 7b02 	vstr	d7, [r7, #8]
 8002260:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002264:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002268:	9302      	str	r3, [sp, #8]
 800226a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800226c:	9301      	str	r3, [sp, #4]
 800226e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	ed97 0b02 	vldr	d0, [r7, #8]
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	69fa      	ldr	r2, [r7, #28]
 800227c:	6a39      	ldr	r1, [r7, #32]
 800227e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002280:	f7ff fb72 	bl	8001968 <_ftoa>
 8002284:	61f8      	str	r0, [r7, #28]

  // output the exponent part
  if (minwidth) {
 8002286:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002288:	2b00      	cmp	r3, #0
 800228a:	d03f      	beq.n	800230c <_etoa+0x4f4>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 800228c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002290:	f003 0320 	and.w	r3, r3, #32
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <_etoa+0x484>
 8002298:	2045      	movs	r0, #69	; 0x45
 800229a:	e000      	b.n	800229e <_etoa+0x486>
 800229c:	2065      	movs	r0, #101	; 0x65
 800229e:	69fa      	ldr	r2, [r7, #28]
 80022a0:	1c53      	adds	r3, r2, #1
 80022a2:	61fb      	str	r3, [r7, #28]
 80022a4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	6a39      	ldr	r1, [r7, #32]
 80022aa:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 80022ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	bfb8      	it	lt
 80022b2:	425b      	neglt	r3, r3
 80022b4:	4618      	mov	r0, r3
 80022b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022b8:	0fdb      	lsrs	r3, r3, #31
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80022be:	3a01      	subs	r2, #1
 80022c0:	2105      	movs	r1, #5
 80022c2:	9105      	str	r1, [sp, #20]
 80022c4:	9204      	str	r2, [sp, #16]
 80022c6:	2200      	movs	r2, #0
 80022c8:	9203      	str	r2, [sp, #12]
 80022ca:	220a      	movs	r2, #10
 80022cc:	9202      	str	r2, [sp, #8]
 80022ce:	9301      	str	r3, [sp, #4]
 80022d0:	9000      	str	r0, [sp, #0]
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	69fa      	ldr	r2, [r7, #28]
 80022d6:	6a39      	ldr	r1, [r7, #32]
 80022d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80022da:	f7ff fa6f 	bl	80017bc <_ntoa_long>
 80022de:	61f8      	str	r0, [r7, #28]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 80022e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80022e4:	f003 0302 	and.w	r3, r3, #2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00f      	beq.n	800230c <_etoa+0x4f4>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 80022ec:	e007      	b.n	80022fe <_etoa+0x4e6>
 80022ee:	69fa      	ldr	r2, [r7, #28]
 80022f0:	1c53      	adds	r3, r2, #1
 80022f2:	61fb      	str	r3, [r7, #28]
 80022f4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	6a39      	ldr	r1, [r7, #32]
 80022fa:	2020      	movs	r0, #32
 80022fc:	47a0      	blx	r4
 80022fe:	69fa      	ldr	r2, [r7, #28]
 8002300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8002308:	429a      	cmp	r2, r3
 800230a:	d8f0      	bhi.n	80022ee <_etoa+0x4d6>
    }
  }
  return idx;
 800230c:	69fb      	ldr	r3, [r7, #28]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3764      	adds	r7, #100	; 0x64
 8002312:	46bd      	mov	sp, r7
 8002314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002318:	eb1c432d 	.word	0xeb1c432d
 800231c:	3f1a36e2 	.word	0x3f1a36e2
 8002320:	00000000 	.word	0x00000000
 8002324:	412e8480 	.word	0x412e8480

08002328 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8002328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800232c:	b0a3      	sub	sp, #140	; 0x8c
 800232e:	af0a      	add	r7, sp, #40	; 0x28
 8002330:	6178      	str	r0, [r7, #20]
 8002332:	6139      	str	r1, [r7, #16]
 8002334:	60fa      	str	r2, [r7, #12]
 8002336:	60bb      	str	r3, [r7, #8]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8002338:	2300      	movs	r3, #0
 800233a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!buffer) {
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	2b00      	cmp	r3, #0
 8002340:	f040 84cf 	bne.w	8002ce2 <_vsnprintf+0x9ba>
    // use null output function
    out = _out_null;
 8002344:	4ba8      	ldr	r3, [pc, #672]	; (80025e8 <_vsnprintf+0x2c0>)
 8002346:	617b      	str	r3, [r7, #20]
  }

  while (*format)
 8002348:	f000 bccb 	b.w	8002ce2 <_vsnprintf+0x9ba>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	2b25      	cmp	r3, #37	; 0x25
 8002352:	d00d      	beq.n	8002370 <_vsnprintf+0x48>
      // no
      out(*format, buffer, idx++, maxlen);
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	7818      	ldrb	r0, [r3, #0]
 8002358:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800235a:	1c53      	adds	r3, r2, #1
 800235c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800235e:	697c      	ldr	r4, [r7, #20]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6939      	ldr	r1, [r7, #16]
 8002364:	47a0      	blx	r4
      format++;
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	3301      	adds	r3, #1
 800236a:	60bb      	str	r3, [r7, #8]
      continue;
 800236c:	f000 bcb9 	b.w	8002ce2 <_vsnprintf+0x9ba>
    }
    else {
      // yes, evaluate it
      format++;
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	3301      	adds	r3, #1
 8002374:	60bb      	str	r3, [r7, #8]
    }

    // evaluate flags
    flags = 0U;
 8002376:	2300      	movs	r3, #0
 8002378:	65fb      	str	r3, [r7, #92]	; 0x5c
    do {
      switch (*format) {
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	3b20      	subs	r3, #32
 8002380:	2b10      	cmp	r3, #16
 8002382:	d857      	bhi.n	8002434 <_vsnprintf+0x10c>
 8002384:	a201      	add	r2, pc, #4	; (adr r2, 800238c <_vsnprintf+0x64>)
 8002386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800238a:	bf00      	nop
 800238c:	0800240d 	.word	0x0800240d
 8002390:	08002435 	.word	0x08002435
 8002394:	08002435 	.word	0x08002435
 8002398:	08002421 	.word	0x08002421
 800239c:	08002435 	.word	0x08002435
 80023a0:	08002435 	.word	0x08002435
 80023a4:	08002435 	.word	0x08002435
 80023a8:	08002435 	.word	0x08002435
 80023ac:	08002435 	.word	0x08002435
 80023b0:	08002435 	.word	0x08002435
 80023b4:	08002435 	.word	0x08002435
 80023b8:	080023f9 	.word	0x080023f9
 80023bc:	08002435 	.word	0x08002435
 80023c0:	080023e5 	.word	0x080023e5
 80023c4:	08002435 	.word	0x08002435
 80023c8:	08002435 	.word	0x08002435
 80023cc:	080023d1 	.word	0x080023d1
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 80023d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023d2:	f043 0301 	orr.w	r3, r3, #1
 80023d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	3301      	adds	r3, #1
 80023dc:	60bb      	str	r3, [r7, #8]
 80023de:	2301      	movs	r3, #1
 80023e0:	653b      	str	r3, [r7, #80]	; 0x50
 80023e2:	e02a      	b.n	800243a <_vsnprintf+0x112>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 80023e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023e6:	f043 0302 	orr.w	r3, r3, #2
 80023ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	3301      	adds	r3, #1
 80023f0:	60bb      	str	r3, [r7, #8]
 80023f2:	2301      	movs	r3, #1
 80023f4:	653b      	str	r3, [r7, #80]	; 0x50
 80023f6:	e020      	b.n	800243a <_vsnprintf+0x112>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 80023f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023fa:	f043 0304 	orr.w	r3, r3, #4
 80023fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	3301      	adds	r3, #1
 8002404:	60bb      	str	r3, [r7, #8]
 8002406:	2301      	movs	r3, #1
 8002408:	653b      	str	r3, [r7, #80]	; 0x50
 800240a:	e016      	b.n	800243a <_vsnprintf+0x112>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 800240c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800240e:	f043 0308 	orr.w	r3, r3, #8
 8002412:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	3301      	adds	r3, #1
 8002418:	60bb      	str	r3, [r7, #8]
 800241a:	2301      	movs	r3, #1
 800241c:	653b      	str	r3, [r7, #80]	; 0x50
 800241e:	e00c      	b.n	800243a <_vsnprintf+0x112>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8002420:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002422:	f043 0310 	orr.w	r3, r3, #16
 8002426:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	3301      	adds	r3, #1
 800242c:	60bb      	str	r3, [r7, #8]
 800242e:	2301      	movs	r3, #1
 8002430:	653b      	str	r3, [r7, #80]	; 0x50
 8002432:	e002      	b.n	800243a <_vsnprintf+0x112>
        default :                                   n = 0U; break;
 8002434:	2300      	movs	r3, #0
 8002436:	653b      	str	r3, [r7, #80]	; 0x50
 8002438:	bf00      	nop
      }
    } while (n);
 800243a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800243c:	2b00      	cmp	r3, #0
 800243e:	d19c      	bne.n	800237a <_vsnprintf+0x52>

    // evaluate width field
    width = 0U;
 8002440:	2300      	movs	r3, #0
 8002442:	65bb      	str	r3, [r7, #88]	; 0x58
    if (_is_digit(*format)) {
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff f850 	bl	80014ee <_is_digit>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d006      	beq.n	8002462 <_vsnprintf+0x13a>
      width = _atoi(&format);
 8002454:	f107 0308 	add.w	r3, r7, #8
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff f85f 	bl	800151c <_atoi>
 800245e:	65b8      	str	r0, [r7, #88]	; 0x58
 8002460:	e01a      	b.n	8002498 <_vsnprintf+0x170>
    }
    else if (*format == '*') {
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	2b2a      	cmp	r3, #42	; 0x2a
 8002468:	d116      	bne.n	8002498 <_vsnprintf+0x170>
      const int w = va_arg(va, int);
 800246a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800246e:	1d1a      	adds	r2, r3, #4
 8002470:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	63bb      	str	r3, [r7, #56]	; 0x38
      if (w < 0) {
 8002478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800247a:	2b00      	cmp	r3, #0
 800247c:	da07      	bge.n	800248e <_vsnprintf+0x166>
        flags |= FLAGS_LEFT;    // reverse padding
 800247e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002480:	f043 0302 	orr.w	r3, r3, #2
 8002484:	65fb      	str	r3, [r7, #92]	; 0x5c
        width = (unsigned int)-w;
 8002486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002488:	425b      	negs	r3, r3
 800248a:	65bb      	str	r3, [r7, #88]	; 0x58
 800248c:	e001      	b.n	8002492 <_vsnprintf+0x16a>
      }
      else {
        width = (unsigned int)w;
 800248e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002490:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      format++;
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	3301      	adds	r3, #1
 8002496:	60bb      	str	r3, [r7, #8]
    }

    // evaluate precision field
    precision = 0U;
 8002498:	2300      	movs	r3, #0
 800249a:	657b      	str	r3, [r7, #84]	; 0x54
    if (*format == '.') {
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	2b2e      	cmp	r3, #46	; 0x2e
 80024a2:	d127      	bne.n	80024f4 <_vsnprintf+0x1cc>
      flags |= FLAGS_PRECISION;
 80024a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024aa:	65fb      	str	r3, [r7, #92]	; 0x5c
      format++;
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	3301      	adds	r3, #1
 80024b0:	60bb      	str	r3, [r7, #8]
      if (_is_digit(*format)) {
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f7ff f819 	bl	80014ee <_is_digit>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d006      	beq.n	80024d0 <_vsnprintf+0x1a8>
        precision = _atoi(&format);
 80024c2:	f107 0308 	add.w	r3, r7, #8
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff f828 	bl	800151c <_atoi>
 80024cc:	6578      	str	r0, [r7, #84]	; 0x54
 80024ce:	e011      	b.n	80024f4 <_vsnprintf+0x1cc>
      }
      else if (*format == '*') {
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	2b2a      	cmp	r3, #42	; 0x2a
 80024d6:	d10d      	bne.n	80024f4 <_vsnprintf+0x1cc>
        const int prec = (int)va_arg(va, int);
 80024d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80024dc:	1d1a      	adds	r2, r3, #4
 80024de:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	637b      	str	r3, [r7, #52]	; 0x34
        precision = prec > 0 ? (unsigned int)prec : 0U;
 80024e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80024ec:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	3301      	adds	r3, #1
 80024f2:	60bb      	str	r3, [r7, #8]
      }
    }

    // evaluate length field
    switch (*format) {
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	3b68      	subs	r3, #104	; 0x68
 80024fa:	2b12      	cmp	r3, #18
 80024fc:	d866      	bhi.n	80025cc <_vsnprintf+0x2a4>
 80024fe:	a201      	add	r2, pc, #4	; (adr r2, 8002504 <_vsnprintf+0x1dc>)
 8002500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002504:	08002577 	.word	0x08002577
 8002508:	080025cd 	.word	0x080025cd
 800250c:	080025ad 	.word	0x080025ad
 8002510:	080025cd 	.word	0x080025cd
 8002514:	08002551 	.word	0x08002551
 8002518:	080025cd 	.word	0x080025cd
 800251c:	080025cd 	.word	0x080025cd
 8002520:	080025cd 	.word	0x080025cd
 8002524:	080025cd 	.word	0x080025cd
 8002528:	080025cd 	.word	0x080025cd
 800252c:	080025cd 	.word	0x080025cd
 8002530:	080025cd 	.word	0x080025cd
 8002534:	0800259d 	.word	0x0800259d
 8002538:	080025cd 	.word	0x080025cd
 800253c:	080025cd 	.word	0x080025cd
 8002540:	080025cd 	.word	0x080025cd
 8002544:	080025cd 	.word	0x080025cd
 8002548:	080025cd 	.word	0x080025cd
 800254c:	080025bd 	.word	0x080025bd
      case 'l' :
        flags |= FLAGS_LONG;
 8002550:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002552:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002556:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	3301      	adds	r3, #1
 800255c:	60bb      	str	r3, [r7, #8]
        if (*format == 'l') {
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b6c      	cmp	r3, #108	; 0x6c
 8002564:	d134      	bne.n	80025d0 <_vsnprintf+0x2a8>
          flags |= FLAGS_LONG_LONG;
 8002566:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002568:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800256c:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	3301      	adds	r3, #1
 8002572:	60bb      	str	r3, [r7, #8]
        }
        break;
 8002574:	e02c      	b.n	80025d0 <_vsnprintf+0x2a8>
      case 'h' :
        flags |= FLAGS_SHORT;
 8002576:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002578:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800257c:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	3301      	adds	r3, #1
 8002582:	60bb      	str	r3, [r7, #8]
        if (*format == 'h') {
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	2b68      	cmp	r3, #104	; 0x68
 800258a:	d123      	bne.n	80025d4 <_vsnprintf+0x2ac>
          flags |= FLAGS_CHAR;
 800258c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800258e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002592:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	3301      	adds	r3, #1
 8002598:	60bb      	str	r3, [r7, #8]
        }
        break;
 800259a:	e01b      	b.n	80025d4 <_vsnprintf+0x2ac>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800259c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800259e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025a2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	3301      	adds	r3, #1
 80025a8:	60bb      	str	r3, [r7, #8]
        break;
 80025aa:	e014      	b.n	80025d6 <_vsnprintf+0x2ae>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80025ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025b2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	3301      	adds	r3, #1
 80025b8:	60bb      	str	r3, [r7, #8]
        break;
 80025ba:	e00c      	b.n	80025d6 <_vsnprintf+0x2ae>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80025bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025c2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	3301      	adds	r3, #1
 80025c8:	60bb      	str	r3, [r7, #8]
        break;
 80025ca:	e004      	b.n	80025d6 <_vsnprintf+0x2ae>
      default :
        break;
 80025cc:	bf00      	nop
 80025ce:	e002      	b.n	80025d6 <_vsnprintf+0x2ae>
        break;
 80025d0:	bf00      	nop
 80025d2:	e000      	b.n	80025d6 <_vsnprintf+0x2ae>
        break;
 80025d4:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	2b67      	cmp	r3, #103	; 0x67
 80025dc:	f300 80b8 	bgt.w	8002750 <_vsnprintf+0x428>
 80025e0:	2b25      	cmp	r3, #37	; 0x25
 80025e2:	da27      	bge.n	8002634 <_vsnprintf+0x30c>
 80025e4:	e370      	b.n	8002cc8 <_vsnprintf+0x9a0>
 80025e6:	bf00      	nop
 80025e8:	08001473 	.word	0x08001473
 80025ec:	3b69      	subs	r3, #105	; 0x69
 80025ee:	2201      	movs	r2, #1
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	f249 0241 	movw	r2, #36929	; 0x9041
 80025f8:	401a      	ands	r2, r3
 80025fa:	2a00      	cmp	r2, #0
 80025fc:	bf14      	ite	ne
 80025fe:	2201      	movne	r2, #1
 8002600:	2200      	moveq	r2, #0
 8002602:	b2d2      	uxtb	r2, r2
 8002604:	2a00      	cmp	r2, #0
 8002606:	f040 80aa 	bne.w	800275e <_vsnprintf+0x436>
 800260a:	f003 0280 	and.w	r2, r3, #128	; 0x80
 800260e:	2a00      	cmp	r2, #0
 8002610:	bf14      	ite	ne
 8002612:	2201      	movne	r2, #1
 8002614:	2200      	moveq	r2, #0
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	2a00      	cmp	r2, #0
 800261a:	f040 82fb 	bne.w	8002c14 <_vsnprintf+0x8ec>
 800261e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002622:	2b00      	cmp	r3, #0
 8002624:	bf14      	ite	ne
 8002626:	2301      	movne	r3, #1
 8002628:	2300      	moveq	r3, #0
 800262a:	b2db      	uxtb	r3, r3
 800262c:	2b00      	cmp	r3, #0
 800262e:	f040 828d 	bne.w	8002b4c <_vsnprintf+0x824>
 8002632:	e349      	b.n	8002cc8 <_vsnprintf+0x9a0>
 8002634:	3b25      	subs	r3, #37	; 0x25
 8002636:	2b42      	cmp	r3, #66	; 0x42
 8002638:	f200 8346 	bhi.w	8002cc8 <_vsnprintf+0x9a0>
 800263c:	a201      	add	r2, pc, #4	; (adr r2, 8002644 <_vsnprintf+0x31c>)
 800263e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002642:	bf00      	nop
 8002644:	08002cb1 	.word	0x08002cb1
 8002648:	08002cc9 	.word	0x08002cc9
 800264c:	08002cc9 	.word	0x08002cc9
 8002650:	08002cc9 	.word	0x08002cc9
 8002654:	08002cc9 	.word	0x08002cc9
 8002658:	08002cc9 	.word	0x08002cc9
 800265c:	08002cc9 	.word	0x08002cc9
 8002660:	08002cc9 	.word	0x08002cc9
 8002664:	08002cc9 	.word	0x08002cc9
 8002668:	08002cc9 	.word	0x08002cc9
 800266c:	08002cc9 	.word	0x08002cc9
 8002670:	08002cc9 	.word	0x08002cc9
 8002674:	08002cc9 	.word	0x08002cc9
 8002678:	08002cc9 	.word	0x08002cc9
 800267c:	08002cc9 	.word	0x08002cc9
 8002680:	08002cc9 	.word	0x08002cc9
 8002684:	08002cc9 	.word	0x08002cc9
 8002688:	08002cc9 	.word	0x08002cc9
 800268c:	08002cc9 	.word	0x08002cc9
 8002690:	08002cc9 	.word	0x08002cc9
 8002694:	08002cc9 	.word	0x08002cc9
 8002698:	08002cc9 	.word	0x08002cc9
 800269c:	08002cc9 	.word	0x08002cc9
 80026a0:	08002cc9 	.word	0x08002cc9
 80026a4:	08002cc9 	.word	0x08002cc9
 80026a8:	08002cc9 	.word	0x08002cc9
 80026ac:	08002cc9 	.word	0x08002cc9
 80026b0:	08002cc9 	.word	0x08002cc9
 80026b4:	08002cc9 	.word	0x08002cc9
 80026b8:	08002cc9 	.word	0x08002cc9
 80026bc:	08002cc9 	.word	0x08002cc9
 80026c0:	08002cc9 	.word	0x08002cc9
 80026c4:	08002a65 	.word	0x08002a65
 80026c8:	08002a15 	.word	0x08002a15
 80026cc:	08002a65 	.word	0x08002a65
 80026d0:	08002cc9 	.word	0x08002cc9
 80026d4:	08002cc9 	.word	0x08002cc9
 80026d8:	08002cc9 	.word	0x08002cc9
 80026dc:	08002cc9 	.word	0x08002cc9
 80026e0:	08002cc9 	.word	0x08002cc9
 80026e4:	08002cc9 	.word	0x08002cc9
 80026e8:	08002cc9 	.word	0x08002cc9
 80026ec:	08002cc9 	.word	0x08002cc9
 80026f0:	08002cc9 	.word	0x08002cc9
 80026f4:	08002cc9 	.word	0x08002cc9
 80026f8:	08002cc9 	.word	0x08002cc9
 80026fc:	08002cc9 	.word	0x08002cc9
 8002700:	08002cc9 	.word	0x08002cc9
 8002704:	08002cc9 	.word	0x08002cc9
 8002708:	08002cc9 	.word	0x08002cc9
 800270c:	08002cc9 	.word	0x08002cc9
 8002710:	0800275f 	.word	0x0800275f
 8002714:	08002cc9 	.word	0x08002cc9
 8002718:	08002cc9 	.word	0x08002cc9
 800271c:	08002cc9 	.word	0x08002cc9
 8002720:	08002cc9 	.word	0x08002cc9
 8002724:	08002cc9 	.word	0x08002cc9
 8002728:	08002cc9 	.word	0x08002cc9
 800272c:	08002cc9 	.word	0x08002cc9
 8002730:	08002cc9 	.word	0x08002cc9
 8002734:	08002cc9 	.word	0x08002cc9
 8002738:	0800275f 	.word	0x0800275f
 800273c:	08002ad5 	.word	0x08002ad5
 8002740:	0800275f 	.word	0x0800275f
 8002744:	08002a65 	.word	0x08002a65
 8002748:	08002a15 	.word	0x08002a15
 800274c:	08002a65 	.word	0x08002a65
 8002750:	2b78      	cmp	r3, #120	; 0x78
 8002752:	f300 82b9 	bgt.w	8002cc8 <_vsnprintf+0x9a0>
 8002756:	2b69      	cmp	r3, #105	; 0x69
 8002758:	f6bf af48 	bge.w	80025ec <_vsnprintf+0x2c4>
 800275c:	e2b4      	b.n	8002cc8 <_vsnprintf+0x9a0>
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	2b78      	cmp	r3, #120	; 0x78
 8002764:	d003      	beq.n	800276e <_vsnprintf+0x446>
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	2b58      	cmp	r3, #88	; 0x58
 800276c:	d102      	bne.n	8002774 <_vsnprintf+0x44c>
          base = 16U;
 800276e:	2310      	movs	r3, #16
 8002770:	64bb      	str	r3, [r7, #72]	; 0x48
 8002772:	e013      	b.n	800279c <_vsnprintf+0x474>
        }
        else if (*format == 'o') {
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b6f      	cmp	r3, #111	; 0x6f
 800277a:	d102      	bne.n	8002782 <_vsnprintf+0x45a>
          base =  8U;
 800277c:	2308      	movs	r3, #8
 800277e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002780:	e00c      	b.n	800279c <_vsnprintf+0x474>
        }
        else if (*format == 'b') {
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	2b62      	cmp	r3, #98	; 0x62
 8002788:	d102      	bne.n	8002790 <_vsnprintf+0x468>
          base =  2U;
 800278a:	2302      	movs	r3, #2
 800278c:	64bb      	str	r3, [r7, #72]	; 0x48
 800278e:	e005      	b.n	800279c <_vsnprintf+0x474>
        }
        else {
          base = 10U;
 8002790:	230a      	movs	r3, #10
 8002792:	64bb      	str	r3, [r7, #72]	; 0x48
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8002794:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002796:	f023 0310 	bic.w	r3, r3, #16
 800279a:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        // uppercase
        if (*format == 'X') {
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2b58      	cmp	r3, #88	; 0x58
 80027a2:	d103      	bne.n	80027ac <_vsnprintf+0x484>
          flags |= FLAGS_UPPERCASE;
 80027a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027a6:	f043 0320 	orr.w	r3, r3, #32
 80027aa:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b69      	cmp	r3, #105	; 0x69
 80027b2:	d007      	beq.n	80027c4 <_vsnprintf+0x49c>
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	2b64      	cmp	r3, #100	; 0x64
 80027ba:	d003      	beq.n	80027c4 <_vsnprintf+0x49c>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 80027bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027be:	f023 030c 	bic.w	r3, r3, #12
 80027c2:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 80027c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <_vsnprintf+0x4ae>
          flags &= ~FLAGS_ZEROPAD;
 80027ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027d0:	f023 0301 	bic.w	r3, r3, #1
 80027d4:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	2b69      	cmp	r3, #105	; 0x69
 80027dc:	d004      	beq.n	80027e8 <_vsnprintf+0x4c0>
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	2b64      	cmp	r3, #100	; 0x64
 80027e4:	f040 8098 	bne.w	8002918 <_vsnprintf+0x5f0>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 80027e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d031      	beq.n	8002856 <_vsnprintf+0x52e>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 80027f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80027f6:	3307      	adds	r3, #7
 80027f8:	f023 0307 	bic.w	r3, r3, #7
 80027fc:	f103 0208 	add.w	r2, r3, #8
 8002800:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8002804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002808:	e9c7 2306 	strd	r2, r3, [r7, #24]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800280c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002810:	2b00      	cmp	r3, #0
 8002812:	da06      	bge.n	8002822 <_vsnprintf+0x4fa>
 8002814:	2100      	movs	r1, #0
 8002816:	f1d2 0800 	rsbs	r8, r2, #0
 800281a:	eb61 0903 	sbc.w	r9, r1, r3
 800281e:	4642      	mov	r2, r8
 8002820:	464b      	mov	r3, r9
 8002822:	69f9      	ldr	r1, [r7, #28]
 8002824:	0fc9      	lsrs	r1, r1, #31
 8002826:	b2c9      	uxtb	r1, r1
 8002828:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800282a:	2400      	movs	r4, #0
 800282c:	4682      	mov	sl, r0
 800282e:	46a3      	mov	fp, r4
 8002830:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002832:	9008      	str	r0, [sp, #32]
 8002834:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002836:	9007      	str	r0, [sp, #28]
 8002838:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800283a:	9006      	str	r0, [sp, #24]
 800283c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002840:	9102      	str	r1, [sp, #8]
 8002842:	e9cd 2300 	strd	r2, r3, [sp]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800284a:	6939      	ldr	r1, [r7, #16]
 800284c:	6978      	ldr	r0, [r7, #20]
 800284e:	f7ff f81b 	bl	8001888 <_ntoa_long_long>
 8002852:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8002854:	e0da      	b.n	8002a0c <_vsnprintf+0x6e4>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8002856:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800285c:	2b00      	cmp	r3, #0
 800285e:	d020      	beq.n	80028a2 <_vsnprintf+0x57a>
            const long value = va_arg(va, long);
 8002860:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002864:	1d1a      	adds	r2, r3, #4
 8002866:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800286e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002870:	2b00      	cmp	r3, #0
 8002872:	bfb8      	it	lt
 8002874:	425b      	neglt	r3, r3
 8002876:	4619      	mov	r1, r3
 8002878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287a:	0fdb      	lsrs	r3, r3, #31
 800287c:	b2db      	uxtb	r3, r3
 800287e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002880:	9205      	str	r2, [sp, #20]
 8002882:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002884:	9204      	str	r2, [sp, #16]
 8002886:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002888:	9203      	str	r2, [sp, #12]
 800288a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800288c:	9202      	str	r2, [sp, #8]
 800288e:	9301      	str	r3, [sp, #4]
 8002890:	9100      	str	r1, [sp, #0]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002896:	6939      	ldr	r1, [r7, #16]
 8002898:	6978      	ldr	r0, [r7, #20]
 800289a:	f7fe ff8f 	bl	80017bc <_ntoa_long>
 800289e:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 80028a0:	e0b4      	b.n	8002a0c <_vsnprintf+0x6e4>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 80028a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d007      	beq.n	80028bc <_vsnprintf+0x594>
 80028ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80028b0:	1d1a      	adds	r2, r3, #4
 80028b2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	e012      	b.n	80028e2 <_vsnprintf+0x5ba>
 80028bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d007      	beq.n	80028d6 <_vsnprintf+0x5ae>
 80028c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80028ca:	1d1a      	adds	r2, r3, #4
 80028cc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	b21b      	sxth	r3, r3
 80028d4:	e005      	b.n	80028e2 <_vsnprintf+0x5ba>
 80028d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80028da:	1d1a      	adds	r2, r3, #4
 80028dc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 80028e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	bfb8      	it	lt
 80028ea:	425b      	neglt	r3, r3
 80028ec:	4619      	mov	r1, r3
 80028ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028f0:	0fdb      	lsrs	r3, r3, #31
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80028f6:	9205      	str	r2, [sp, #20]
 80028f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80028fa:	9204      	str	r2, [sp, #16]
 80028fc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80028fe:	9203      	str	r2, [sp, #12]
 8002900:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002902:	9202      	str	r2, [sp, #8]
 8002904:	9301      	str	r3, [sp, #4]
 8002906:	9100      	str	r1, [sp, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800290c:	6939      	ldr	r1, [r7, #16]
 800290e:	6978      	ldr	r0, [r7, #20]
 8002910:	f7fe ff54 	bl	80017bc <_ntoa_long>
 8002914:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8002916:	e079      	b.n	8002a0c <_vsnprintf+0x6e4>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8002918:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800291a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800291e:	2b00      	cmp	r3, #0
 8002920:	d022      	beq.n	8002968 <_vsnprintf+0x640>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8002922:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002926:	3307      	adds	r3, #7
 8002928:	f023 0307 	bic.w	r3, r3, #7
 800292c:	f103 0208 	add.w	r2, r3, #8
 8002930:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8002934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002938:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800293a:	2000      	movs	r0, #0
 800293c:	460d      	mov	r5, r1
 800293e:	4606      	mov	r6, r0
 8002940:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8002942:	9108      	str	r1, [sp, #32]
 8002944:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002946:	9107      	str	r1, [sp, #28]
 8002948:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800294a:	9106      	str	r1, [sp, #24]
 800294c:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8002950:	2100      	movs	r1, #0
 8002952:	9102      	str	r1, [sp, #8]
 8002954:	e9cd 2300 	strd	r2, r3, [sp]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800295c:	6939      	ldr	r1, [r7, #16]
 800295e:	6978      	ldr	r0, [r7, #20]
 8002960:	f7fe ff92 	bl	8001888 <_ntoa_long_long>
 8002964:	64f8      	str	r0, [r7, #76]	; 0x4c
 8002966:	e051      	b.n	8002a0c <_vsnprintf+0x6e4>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8002968:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800296a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800296e:	2b00      	cmp	r3, #0
 8002970:	d018      	beq.n	80029a4 <_vsnprintf+0x67c>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8002972:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002976:	1d1a      	adds	r2, r3, #4
 8002978:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002980:	9205      	str	r2, [sp, #20]
 8002982:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002984:	9204      	str	r2, [sp, #16]
 8002986:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002988:	9203      	str	r2, [sp, #12]
 800298a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800298c:	9202      	str	r2, [sp, #8]
 800298e:	2200      	movs	r2, #0
 8002990:	9201      	str	r2, [sp, #4]
 8002992:	9300      	str	r3, [sp, #0]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002998:	6939      	ldr	r1, [r7, #16]
 800299a:	6978      	ldr	r0, [r7, #20]
 800299c:	f7fe ff0e 	bl	80017bc <_ntoa_long>
 80029a0:	64f8      	str	r0, [r7, #76]	; 0x4c
 80029a2:	e033      	b.n	8002a0c <_vsnprintf+0x6e4>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 80029a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d007      	beq.n	80029be <_vsnprintf+0x696>
 80029ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80029b2:	1d1a      	adds	r2, r3, #4
 80029b4:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	e012      	b.n	80029e4 <_vsnprintf+0x6bc>
 80029be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d007      	beq.n	80029d8 <_vsnprintf+0x6b0>
 80029c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80029cc:	1d1a      	adds	r2, r3, #4
 80029ce:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	e005      	b.n	80029e4 <_vsnprintf+0x6bc>
 80029d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80029dc:	1d1a      	adds	r2, r3, #4
 80029de:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	62fb      	str	r3, [r7, #44]	; 0x2c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 80029e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029e8:	9305      	str	r3, [sp, #20]
 80029ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80029ec:	9304      	str	r3, [sp, #16]
 80029ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029f0:	9303      	str	r3, [sp, #12]
 80029f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029f4:	9302      	str	r3, [sp, #8]
 80029f6:	2300      	movs	r3, #0
 80029f8:	9301      	str	r3, [sp, #4]
 80029fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a02:	6939      	ldr	r1, [r7, #16]
 8002a04:	6978      	ldr	r0, [r7, #20]
 8002a06:	f7fe fed9 	bl	80017bc <_ntoa_long>
 8002a0a:	64f8      	str	r0, [r7, #76]	; 0x4c
          }
        }
        format++;
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	60bb      	str	r3, [r7, #8]
        break;
 8002a12:	e166      	b.n	8002ce2 <_vsnprintf+0x9ba>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b46      	cmp	r3, #70	; 0x46
 8002a1a:	d103      	bne.n	8002a24 <_vsnprintf+0x6fc>
 8002a1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a1e:	f043 0320 	orr.w	r3, r3, #32
 8002a22:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8002a24:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002a28:	3307      	adds	r3, #7
 8002a2a:	f023 0307 	bic.w	r3, r3, #7
 8002a2e:	f103 0208 	add.w	r2, r3, #8
 8002a32:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8002a36:	ed93 7b00 	vldr	d7, [r3]
 8002a3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a3c:	9302      	str	r3, [sp, #8]
 8002a3e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a40:	9301      	str	r3, [sp, #4]
 8002a42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	eeb0 0a47 	vmov.f32	s0, s14
 8002a4a:	eef0 0a67 	vmov.f32	s1, s15
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a52:	6939      	ldr	r1, [r7, #16]
 8002a54:	6978      	ldr	r0, [r7, #20]
 8002a56:	f7fe ff87 	bl	8001968 <_ftoa>
 8002a5a:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	60bb      	str	r3, [r7, #8]
        break;
 8002a62:	e13e      	b.n	8002ce2 <_vsnprintf+0x9ba>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	2b67      	cmp	r3, #103	; 0x67
 8002a6a:	d003      	beq.n	8002a74 <_vsnprintf+0x74c>
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	2b47      	cmp	r3, #71	; 0x47
 8002a72:	d103      	bne.n	8002a7c <_vsnprintf+0x754>
 8002a74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a76:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a7a:	65fb      	str	r3, [r7, #92]	; 0x5c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	2b45      	cmp	r3, #69	; 0x45
 8002a82:	d003      	beq.n	8002a8c <_vsnprintf+0x764>
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	2b47      	cmp	r3, #71	; 0x47
 8002a8a:	d103      	bne.n	8002a94 <_vsnprintf+0x76c>
 8002a8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a8e:	f043 0320 	orr.w	r3, r3, #32
 8002a92:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8002a94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002a98:	3307      	adds	r3, #7
 8002a9a:	f023 0307 	bic.w	r3, r3, #7
 8002a9e:	f103 0208 	add.w	r2, r3, #8
 8002aa2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8002aa6:	ed93 7b00 	vldr	d7, [r3]
 8002aaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002aac:	9302      	str	r3, [sp, #8]
 8002aae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ab0:	9301      	str	r3, [sp, #4]
 8002ab2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	eeb0 0a47 	vmov.f32	s0, s14
 8002aba:	eef0 0a67 	vmov.f32	s1, s15
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ac2:	6939      	ldr	r1, [r7, #16]
 8002ac4:	6978      	ldr	r0, [r7, #20]
 8002ac6:	f7ff f9a7 	bl	8001e18 <_etoa>
 8002aca:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	3301      	adds	r3, #1
 8002ad0:	60bb      	str	r3, [r7, #8]
        break;
 8002ad2:	e106      	b.n	8002ce2 <_vsnprintf+0x9ba>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	647b      	str	r3, [r7, #68]	; 0x44
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8002ad8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d10e      	bne.n	8002b00 <_vsnprintf+0x7d8>
          while (l++ < width) {
 8002ae2:	e007      	b.n	8002af4 <_vsnprintf+0x7cc>
            out(' ', buffer, idx++, maxlen);
 8002ae4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ae6:	1c53      	adds	r3, r2, #1
 8002ae8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002aea:	697c      	ldr	r4, [r7, #20]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6939      	ldr	r1, [r7, #16]
 8002af0:	2020      	movs	r0, #32
 8002af2:	47a0      	blx	r4
          while (l++ < width) {
 8002af4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002af6:	1c5a      	adds	r2, r3, #1
 8002af8:	647a      	str	r2, [r7, #68]	; 0x44
 8002afa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d8f1      	bhi.n	8002ae4 <_vsnprintf+0x7bc>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8002b00:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b04:	1d1a      	adds	r2, r3, #4
 8002b06:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	b2d8      	uxtb	r0, r3
 8002b0e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b10:	1c53      	adds	r3, r2, #1
 8002b12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b14:	697c      	ldr	r4, [r7, #20]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6939      	ldr	r1, [r7, #16]
 8002b1a:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 8002b1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00e      	beq.n	8002b44 <_vsnprintf+0x81c>
          while (l++ < width) {
 8002b26:	e007      	b.n	8002b38 <_vsnprintf+0x810>
            out(' ', buffer, idx++, maxlen);
 8002b28:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b2a:	1c53      	adds	r3, r2, #1
 8002b2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b2e:	697c      	ldr	r4, [r7, #20]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6939      	ldr	r1, [r7, #16]
 8002b34:	2020      	movs	r0, #32
 8002b36:	47a0      	blx	r4
          while (l++ < width) {
 8002b38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b3a:	1c5a      	adds	r2, r3, #1
 8002b3c:	647a      	str	r2, [r7, #68]	; 0x44
 8002b3e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d8f1      	bhi.n	8002b28 <_vsnprintf+0x800>
          }
        }
        format++;
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	3301      	adds	r3, #1
 8002b48:	60bb      	str	r3, [r7, #8]
        break;
 8002b4a:	e0ca      	b.n	8002ce2 <_vsnprintf+0x9ba>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 8002b4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b50:	1d1a      	adds	r2, r3, #4
 8002b52:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	643b      	str	r3, [r7, #64]	; 0x40
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8002b5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <_vsnprintf+0x83c>
 8002b60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b62:	e001      	b.n	8002b68 <_vsnprintf+0x840>
 8002b64:	f04f 33ff 	mov.w	r3, #4294967295
 8002b68:	4619      	mov	r1, r3
 8002b6a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002b6c:	f7fe fca2 	bl	80014b4 <_strnlen_s>
 8002b70:	63f8      	str	r0, [r7, #60]	; 0x3c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8002b72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d005      	beq.n	8002b88 <_vsnprintf+0x860>
          l = (l < precision ? l : precision);
 8002b7c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b80:	4293      	cmp	r3, r2
 8002b82:	bf28      	it	cs
 8002b84:	4613      	movcs	r3, r2
 8002b86:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        if (!(flags & FLAGS_LEFT)) {
 8002b88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d11a      	bne.n	8002bc8 <_vsnprintf+0x8a0>
          while (l++ < width) {
 8002b92:	e007      	b.n	8002ba4 <_vsnprintf+0x87c>
            out(' ', buffer, idx++, maxlen);
 8002b94:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b96:	1c53      	adds	r3, r2, #1
 8002b98:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b9a:	697c      	ldr	r4, [r7, #20]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6939      	ldr	r1, [r7, #16]
 8002ba0:	2020      	movs	r0, #32
 8002ba2:	47a0      	blx	r4
          while (l++ < width) {
 8002ba4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ba6:	1c5a      	adds	r2, r3, #1
 8002ba8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002baa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d8f1      	bhi.n	8002b94 <_vsnprintf+0x86c>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8002bb0:	e00a      	b.n	8002bc8 <_vsnprintf+0x8a0>
          out(*(p++), buffer, idx++, maxlen);
 8002bb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bb4:	1c5a      	adds	r2, r3, #1
 8002bb6:	643a      	str	r2, [r7, #64]	; 0x40
 8002bb8:	7818      	ldrb	r0, [r3, #0]
 8002bba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002bbc:	1c53      	adds	r3, r2, #1
 8002bbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bc0:	697c      	ldr	r4, [r7, #20]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6939      	ldr	r1, [r7, #16]
 8002bc6:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8002bc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d009      	beq.n	8002be4 <_vsnprintf+0x8bc>
 8002bd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d0eb      	beq.n	8002bb2 <_vsnprintf+0x88a>
 8002bda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bdc:	1e5a      	subs	r2, r3, #1
 8002bde:	657a      	str	r2, [r7, #84]	; 0x54
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1e6      	bne.n	8002bb2 <_vsnprintf+0x88a>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8002be4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002be6:	f003 0302 	and.w	r3, r3, #2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d00e      	beq.n	8002c0c <_vsnprintf+0x8e4>
          while (l++ < width) {
 8002bee:	e007      	b.n	8002c00 <_vsnprintf+0x8d8>
            out(' ', buffer, idx++, maxlen);
 8002bf0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002bf2:	1c53      	adds	r3, r2, #1
 8002bf4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bf6:	697c      	ldr	r4, [r7, #20]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6939      	ldr	r1, [r7, #16]
 8002bfc:	2020      	movs	r0, #32
 8002bfe:	47a0      	blx	r4
          while (l++ < width) {
 8002c00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c02:	1c5a      	adds	r2, r3, #1
 8002c04:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002c06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d8f1      	bhi.n	8002bf0 <_vsnprintf+0x8c8>
          }
        }
        format++;
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	60bb      	str	r3, [r7, #8]
        break;
 8002c12:	e066      	b.n	8002ce2 <_vsnprintf+0x9ba>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8002c14:	2308      	movs	r3, #8
 8002c16:	65bb      	str	r3, [r7, #88]	; 0x58
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8002c18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c1a:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 8002c1e:	65fb      	str	r3, [r7, #92]	; 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8002c20:	2300      	movs	r3, #0
 8002c22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (is_ll) {
 8002c26:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d023      	beq.n	8002c76 <_vsnprintf+0x94e>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 8002c2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002c32:	1d1a      	adds	r2, r3, #4
 8002c34:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	603a      	str	r2, [r7, #0]
 8002c40:	607b      	str	r3, [r7, #4]
 8002c42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c44:	9308      	str	r3, [sp, #32]
 8002c46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c48:	9307      	str	r3, [sp, #28]
 8002c4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c4c:	9306      	str	r3, [sp, #24]
 8002c4e:	f04f 0210 	mov.w	r2, #16
 8002c52:	f04f 0300 	mov.w	r3, #0
 8002c56:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	9302      	str	r3, [sp, #8]
 8002c5e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002c62:	e9cd 3400 	strd	r3, r4, [sp]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c6a:	6939      	ldr	r1, [r7, #16]
 8002c6c:	6978      	ldr	r0, [r7, #20]
 8002c6e:	f7fe fe0b 	bl	8001888 <_ntoa_long_long>
 8002c72:	64f8      	str	r0, [r7, #76]	; 0x4c
 8002c74:	e018      	b.n	8002ca8 <_vsnprintf+0x980>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8002c76:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002c7a:	1d1a      	adds	r2, r3, #4
 8002c7c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	461a      	mov	r2, r3
 8002c84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c86:	9305      	str	r3, [sp, #20]
 8002c88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c8a:	9304      	str	r3, [sp, #16]
 8002c8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c8e:	9303      	str	r3, [sp, #12]
 8002c90:	2310      	movs	r3, #16
 8002c92:	9302      	str	r3, [sp, #8]
 8002c94:	2300      	movs	r3, #0
 8002c96:	9301      	str	r3, [sp, #4]
 8002c98:	9200      	str	r2, [sp, #0]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c9e:	6939      	ldr	r1, [r7, #16]
 8002ca0:	6978      	ldr	r0, [r7, #20]
 8002ca2:	f7fe fd8b 	bl	80017bc <_ntoa_long>
 8002ca6:	64f8      	str	r0, [r7, #76]	; 0x4c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	3301      	adds	r3, #1
 8002cac:	60bb      	str	r3, [r7, #8]
        break;
 8002cae:	e018      	b.n	8002ce2 <_vsnprintf+0x9ba>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 8002cb0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002cb2:	1c53      	adds	r3, r2, #1
 8002cb4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002cb6:	697c      	ldr	r4, [r7, #20]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6939      	ldr	r1, [r7, #16]
 8002cbc:	2025      	movs	r0, #37	; 0x25
 8002cbe:	47a0      	blx	r4
        format++;
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	60bb      	str	r3, [r7, #8]
        break;
 8002cc6:	e00c      	b.n	8002ce2 <_vsnprintf+0x9ba>

      default :
        out(*format, buffer, idx++, maxlen);
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	7818      	ldrb	r0, [r3, #0]
 8002ccc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002cce:	1c53      	adds	r3, r2, #1
 8002cd0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002cd2:	697c      	ldr	r4, [r7, #20]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6939      	ldr	r1, [r7, #16]
 8002cd8:	47a0      	blx	r4
        format++;
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	60bb      	str	r3, [r7, #8]
        break;
 8002ce0:	bf00      	nop
  while (*format)
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f47f ab30 	bne.w	800234c <_vsnprintf+0x24>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8002cec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d302      	bcc.n	8002cfa <_vsnprintf+0x9d2>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	1e5a      	subs	r2, r3, #1
 8002cf8:	e000      	b.n	8002cfc <_vsnprintf+0x9d4>
 8002cfa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002cfc:	697c      	ldr	r4, [r7, #20]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6939      	ldr	r1, [r7, #16]
 8002d02:	2000      	movs	r0, #0
 8002d04:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8002d06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3764      	adds	r7, #100	; 0x64
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d12:	bf00      	nop

08002d14 <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8002d14:	b40f      	push	{r0, r1, r2, r3}
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b086      	sub	sp, #24
 8002d1a:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8002d1c:	f107 031c 	add.w	r3, r7, #28
 8002d20:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8002d22:	1d39      	adds	r1, r7, #4
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	f04f 32ff 	mov.w	r2, #4294967295
 8002d2e:	4806      	ldr	r0, [pc, #24]	; (8002d48 <printf_+0x34>)
 8002d30:	f7ff fafa 	bl	8002328 <_vsnprintf>
 8002d34:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8002d36:	68fb      	ldr	r3, [r7, #12]
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002d42:	b004      	add	sp, #16
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	0800148f 	.word	0x0800148f

08002d4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d52:	4b12      	ldr	r3, [pc, #72]	; (8002d9c <HAL_MspInit+0x50>)
 8002d54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d56:	4a11      	ldr	r2, [pc, #68]	; (8002d9c <HAL_MspInit+0x50>)
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	6613      	str	r3, [r2, #96]	; 0x60
 8002d5e:	4b0f      	ldr	r3, [pc, #60]	; (8002d9c <HAL_MspInit+0x50>)
 8002d60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	607b      	str	r3, [r7, #4]
 8002d68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d6a:	4b0c      	ldr	r3, [pc, #48]	; (8002d9c <HAL_MspInit+0x50>)
 8002d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d6e:	4a0b      	ldr	r2, [pc, #44]	; (8002d9c <HAL_MspInit+0x50>)
 8002d70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d74:	6593      	str	r3, [r2, #88]	; 0x58
 8002d76:	4b09      	ldr	r3, [pc, #36]	; (8002d9c <HAL_MspInit+0x50>)
 8002d78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d7e:	603b      	str	r3, [r7, #0]
 8002d80:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002d82:	2200      	movs	r2, #0
 8002d84:	210f      	movs	r1, #15
 8002d86:	f06f 0001 	mvn.w	r0, #1
 8002d8a:	f002 facf 	bl	800532c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002d8e:	f002 fd71 	bl	8005874 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d92:	bf00      	nop
 8002d94:	3708      	adds	r7, #8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40021000 	.word	0x40021000

08002da0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b08c      	sub	sp, #48	; 0x30
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002da8:	2300      	movs	r3, #0
 8002daa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8002dac:	2300      	movs	r3, #0
 8002dae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002db0:	4b2c      	ldr	r3, [pc, #176]	; (8002e64 <HAL_InitTick+0xc4>)
 8002db2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002db4:	4a2b      	ldr	r2, [pc, #172]	; (8002e64 <HAL_InitTick+0xc4>)
 8002db6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002dba:	6613      	str	r3, [r2, #96]	; 0x60
 8002dbc:	4b29      	ldr	r3, [pc, #164]	; (8002e64 <HAL_InitTick+0xc4>)
 8002dbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dc4:	60bb      	str	r3, [r7, #8]
 8002dc6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002dc8:	f107 020c 	add.w	r2, r7, #12
 8002dcc:	f107 0310 	add.w	r3, r7, #16
 8002dd0:	4611      	mov	r1, r2
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f003 fa46 	bl	8006264 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002dd8:	f003 fa2e 	bl	8006238 <HAL_RCC_GetPCLK2Freq>
 8002ddc:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002de0:	4a21      	ldr	r2, [pc, #132]	; (8002e68 <HAL_InitTick+0xc8>)
 8002de2:	fba2 2303 	umull	r2, r3, r2, r3
 8002de6:	0c9b      	lsrs	r3, r3, #18
 8002de8:	3b01      	subs	r3, #1
 8002dea:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002dec:	4b1f      	ldr	r3, [pc, #124]	; (8002e6c <HAL_InitTick+0xcc>)
 8002dee:	4a20      	ldr	r2, [pc, #128]	; (8002e70 <HAL_InitTick+0xd0>)
 8002df0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002df2:	4b1e      	ldr	r3, [pc, #120]	; (8002e6c <HAL_InitTick+0xcc>)
 8002df4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002df8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002dfa:	4a1c      	ldr	r2, [pc, #112]	; (8002e6c <HAL_InitTick+0xcc>)
 8002dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002e00:	4b1a      	ldr	r3, [pc, #104]	; (8002e6c <HAL_InitTick+0xcc>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e06:	4b19      	ldr	r3, [pc, #100]	; (8002e6c <HAL_InitTick+0xcc>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8002e0c:	4817      	ldr	r0, [pc, #92]	; (8002e6c <HAL_InitTick+0xcc>)
 8002e0e:	f003 fcdd 	bl	80067cc <HAL_TIM_Base_Init>
 8002e12:	4603      	mov	r3, r0
 8002e14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8002e18:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d11b      	bne.n	8002e58 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002e20:	4812      	ldr	r0, [pc, #72]	; (8002e6c <HAL_InitTick+0xcc>)
 8002e22:	f003 fd35 	bl	8006890 <HAL_TIM_Base_Start_IT>
 8002e26:	4603      	mov	r3, r0
 8002e28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002e2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d111      	bne.n	8002e58 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002e34:	2019      	movs	r0, #25
 8002e36:	f002 fa93 	bl	8005360 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b0f      	cmp	r3, #15
 8002e3e:	d808      	bhi.n	8002e52 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8002e40:	2200      	movs	r2, #0
 8002e42:	6879      	ldr	r1, [r7, #4]
 8002e44:	2019      	movs	r0, #25
 8002e46:	f002 fa71 	bl	800532c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e4a:	4a0a      	ldr	r2, [pc, #40]	; (8002e74 <HAL_InitTick+0xd4>)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6013      	str	r3, [r2, #0]
 8002e50:	e002      	b.n	8002e58 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002e58:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3730      	adds	r7, #48	; 0x30
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40021000 	.word	0x40021000
 8002e68:	431bde83 	.word	0x431bde83
 8002e6c:	2000010c 	.word	0x2000010c
 8002e70:	40012c00 	.word	0x40012c00
 8002e74:	20000004 	.word	0x20000004

08002e78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e7c:	e7fe      	b.n	8002e7c <NMI_Handler+0x4>

08002e7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e7e:	b480      	push	{r7}
 8002e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e82:	e7fe      	b.n	8002e82 <HardFault_Handler+0x4>

08002e84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e88:	e7fe      	b.n	8002e88 <MemManage_Handler+0x4>

08002e8a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e8a:	b480      	push	{r7}
 8002e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e8e:	e7fe      	b.n	8002e8e <BusFault_Handler+0x4>

08002e90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e94:	e7fe      	b.n	8002e94 <UsageFault_Handler+0x4>

08002e96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e96:	b480      	push	{r7}
 8002e98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e9a:	bf00      	nop
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002ea8:	4802      	ldr	r0, [pc, #8]	; (8002eb4 <ADC1_2_IRQHandler+0x10>)
 8002eaa:	f001 f811 	bl	8003ed0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002eae:	bf00      	nop
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	2000007c 	.word	0x2000007c

08002eb8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ebc:	4802      	ldr	r0, [pc, #8]	; (8002ec8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002ebe:	f003 fd57 	bl	8006970 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002ec2:	bf00      	nop
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	2000010c 	.word	0x2000010c

08002ecc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002ed0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002ed4:	f002 fc06 	bl	80056e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002ed8:	bf00      	nop
 8002eda:	bd80      	pop	{r7, pc}

08002edc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002ee0:	4b06      	ldr	r3, [pc, #24]	; (8002efc <SystemInit+0x20>)
 8002ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ee6:	4a05      	ldr	r2, [pc, #20]	; (8002efc <SystemInit+0x20>)
 8002ee8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002eec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ef0:	bf00      	nop
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	e000ed00 	.word	0xe000ed00

08002f00 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart5;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002f04:	4b21      	ldr	r3, [pc, #132]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f06:	4a22      	ldr	r2, [pc, #136]	; (8002f90 <MX_LPUART1_UART_Init+0x90>)
 8002f08:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002f0a:	4b20      	ldr	r3, [pc, #128]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f10:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f12:	4b1e      	ldr	r3, [pc, #120]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002f18:	4b1c      	ldr	r3, [pc, #112]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002f1e:	4b1b      	ldr	r3, [pc, #108]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002f24:	4b19      	ldr	r3, [pc, #100]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f26:	220c      	movs	r2, #12
 8002f28:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f2a:	4b18      	ldr	r3, [pc, #96]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f30:	4b16      	ldr	r3, [pc, #88]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f36:	4b15      	ldr	r3, [pc, #84]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f3c:	4b13      	ldr	r3, [pc, #76]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002f42:	4812      	ldr	r0, [pc, #72]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f44:	f003 ff7c 	bl	8006e40 <HAL_UART_Init>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8002f4e:	f7fe fa8b 	bl	8001468 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f52:	2100      	movs	r1, #0
 8002f54:	480d      	ldr	r0, [pc, #52]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f56:	f004 fda5 	bl	8007aa4 <HAL_UARTEx_SetTxFifoThreshold>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8002f60:	f7fe fa82 	bl	8001468 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f64:	2100      	movs	r1, #0
 8002f66:	4809      	ldr	r0, [pc, #36]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f68:	f004 fdda 	bl	8007b20 <HAL_UARTEx_SetRxFifoThreshold>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8002f72:	f7fe fa79 	bl	8001468 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002f76:	4805      	ldr	r0, [pc, #20]	; (8002f8c <MX_LPUART1_UART_Init+0x8c>)
 8002f78:	f004 fd5b 	bl	8007a32 <HAL_UARTEx_DisableFifoMode>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8002f82:	f7fe fa71 	bl	8001468 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002f86:	bf00      	nop
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	20000158 	.word	0x20000158
 8002f90:	40008000 	.word	0x40008000

08002f94 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002f98:	4b22      	ldr	r3, [pc, #136]	; (8003024 <MX_UART5_Init+0x90>)
 8002f9a:	4a23      	ldr	r2, [pc, #140]	; (8003028 <MX_UART5_Init+0x94>)
 8002f9c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002f9e:	4b21      	ldr	r3, [pc, #132]	; (8003024 <MX_UART5_Init+0x90>)
 8002fa0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002fa4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002fa6:	4b1f      	ldr	r3, [pc, #124]	; (8003024 <MX_UART5_Init+0x90>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002fac:	4b1d      	ldr	r3, [pc, #116]	; (8003024 <MX_UART5_Init+0x90>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002fb2:	4b1c      	ldr	r3, [pc, #112]	; (8003024 <MX_UART5_Init+0x90>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002fb8:	4b1a      	ldr	r3, [pc, #104]	; (8003024 <MX_UART5_Init+0x90>)
 8002fba:	220c      	movs	r2, #12
 8002fbc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fbe:	4b19      	ldr	r3, [pc, #100]	; (8003024 <MX_UART5_Init+0x90>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fc4:	4b17      	ldr	r3, [pc, #92]	; (8003024 <MX_UART5_Init+0x90>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fca:	4b16      	ldr	r3, [pc, #88]	; (8003024 <MX_UART5_Init+0x90>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002fd0:	4b14      	ldr	r3, [pc, #80]	; (8003024 <MX_UART5_Init+0x90>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fd6:	4b13      	ldr	r3, [pc, #76]	; (8003024 <MX_UART5_Init+0x90>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002fdc:	4811      	ldr	r0, [pc, #68]	; (8003024 <MX_UART5_Init+0x90>)
 8002fde:	f003 ff2f 	bl	8006e40 <HAL_UART_Init>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8002fe8:	f7fe fa3e 	bl	8001468 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fec:	2100      	movs	r1, #0
 8002fee:	480d      	ldr	r0, [pc, #52]	; (8003024 <MX_UART5_Init+0x90>)
 8002ff0:	f004 fd58 	bl	8007aa4 <HAL_UARTEx_SetTxFifoThreshold>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8002ffa:	f7fe fa35 	bl	8001468 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ffe:	2100      	movs	r1, #0
 8003000:	4808      	ldr	r0, [pc, #32]	; (8003024 <MX_UART5_Init+0x90>)
 8003002:	f004 fd8d 	bl	8007b20 <HAL_UARTEx_SetRxFifoThreshold>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 800300c:	f7fe fa2c 	bl	8001468 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8003010:	4804      	ldr	r0, [pc, #16]	; (8003024 <MX_UART5_Init+0x90>)
 8003012:	f004 fd0e 	bl	8007a32 <HAL_UARTEx_DisableFifoMode>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d001      	beq.n	8003020 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 800301c:	f7fe fa24 	bl	8001468 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003020:	bf00      	nop
 8003022:	bd80      	pop	{r7, pc}
 8003024:	200001ec 	.word	0x200001ec
 8003028:	40005000 	.word	0x40005000

0800302c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b0a0      	sub	sp, #128	; 0x80
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003034:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	605a      	str	r2, [r3, #4]
 800303e:	609a      	str	r2, [r3, #8]
 8003040:	60da      	str	r2, [r3, #12]
 8003042:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003044:	f107 031c 	add.w	r3, r7, #28
 8003048:	2250      	movs	r2, #80	; 0x50
 800304a:	2100      	movs	r1, #0
 800304c:	4618      	mov	r0, r3
 800304e:	f008 fa3d 	bl	800b4cc <memset>
  if(uartHandle->Instance==LPUART1)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a4b      	ldr	r2, [pc, #300]	; (8003184 <HAL_UART_MspInit+0x158>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d137      	bne.n	80030cc <HAL_UART_MspInit+0xa0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800305c:	2320      	movs	r3, #32
 800305e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003060:	2300      	movs	r3, #0
 8003062:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003064:	f107 031c 	add.w	r3, r7, #28
 8003068:	4618      	mov	r0, r3
 800306a:	f003 f973 	bl	8006354 <HAL_RCCEx_PeriphCLKConfig>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d001      	beq.n	8003078 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003074:	f7fe f9f8 	bl	8001468 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003078:	4b43      	ldr	r3, [pc, #268]	; (8003188 <HAL_UART_MspInit+0x15c>)
 800307a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800307c:	4a42      	ldr	r2, [pc, #264]	; (8003188 <HAL_UART_MspInit+0x15c>)
 800307e:	f043 0301 	orr.w	r3, r3, #1
 8003082:	65d3      	str	r3, [r2, #92]	; 0x5c
 8003084:	4b40      	ldr	r3, [pc, #256]	; (8003188 <HAL_UART_MspInit+0x15c>)
 8003086:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003088:	f003 0301 	and.w	r3, r3, #1
 800308c:	61bb      	str	r3, [r7, #24]
 800308e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003090:	4b3d      	ldr	r3, [pc, #244]	; (8003188 <HAL_UART_MspInit+0x15c>)
 8003092:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003094:	4a3c      	ldr	r2, [pc, #240]	; (8003188 <HAL_UART_MspInit+0x15c>)
 8003096:	f043 0301 	orr.w	r3, r3, #1
 800309a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800309c:	4b3a      	ldr	r3, [pc, #232]	; (8003188 <HAL_UART_MspInit+0x15c>)
 800309e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030a0:	f003 0301 	and.w	r3, r3, #1
 80030a4:	617b      	str	r3, [r7, #20]
 80030a6:	697b      	ldr	r3, [r7, #20]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80030a8:	230c      	movs	r3, #12
 80030aa:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ac:	2302      	movs	r3, #2
 80030ae:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b0:	2300      	movs	r3, #0
 80030b2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b4:	2300      	movs	r3, #0
 80030b6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80030b8:	230c      	movs	r3, #12
 80030ba:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030bc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80030c0:	4619      	mov	r1, r3
 80030c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030c6:	f002 f959 	bl	800537c <HAL_GPIO_Init>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 80030ca:	e057      	b.n	800317c <HAL_UART_MspInit+0x150>
  else if(uartHandle->Instance==UART5)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a2e      	ldr	r2, [pc, #184]	; (800318c <HAL_UART_MspInit+0x160>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d152      	bne.n	800317c <HAL_UART_MspInit+0x150>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80030d6:	2310      	movs	r3, #16
 80030d8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80030da:	2300      	movs	r3, #0
 80030dc:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030de:	f107 031c 	add.w	r3, r7, #28
 80030e2:	4618      	mov	r0, r3
 80030e4:	f003 f936 	bl	8006354 <HAL_RCCEx_PeriphCLKConfig>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <HAL_UART_MspInit+0xc6>
      Error_Handler();
 80030ee:	f7fe f9bb 	bl	8001468 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 80030f2:	4b25      	ldr	r3, [pc, #148]	; (8003188 <HAL_UART_MspInit+0x15c>)
 80030f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f6:	4a24      	ldr	r2, [pc, #144]	; (8003188 <HAL_UART_MspInit+0x15c>)
 80030f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030fc:	6593      	str	r3, [r2, #88]	; 0x58
 80030fe:	4b22      	ldr	r3, [pc, #136]	; (8003188 <HAL_UART_MspInit+0x15c>)
 8003100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003102:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003106:	613b      	str	r3, [r7, #16]
 8003108:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800310a:	4b1f      	ldr	r3, [pc, #124]	; (8003188 <HAL_UART_MspInit+0x15c>)
 800310c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800310e:	4a1e      	ldr	r2, [pc, #120]	; (8003188 <HAL_UART_MspInit+0x15c>)
 8003110:	f043 0304 	orr.w	r3, r3, #4
 8003114:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003116:	4b1c      	ldr	r3, [pc, #112]	; (8003188 <HAL_UART_MspInit+0x15c>)
 8003118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800311a:	f003 0304 	and.w	r3, r3, #4
 800311e:	60fb      	str	r3, [r7, #12]
 8003120:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003122:	4b19      	ldr	r3, [pc, #100]	; (8003188 <HAL_UART_MspInit+0x15c>)
 8003124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003126:	4a18      	ldr	r2, [pc, #96]	; (8003188 <HAL_UART_MspInit+0x15c>)
 8003128:	f043 0308 	orr.w	r3, r3, #8
 800312c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800312e:	4b16      	ldr	r3, [pc, #88]	; (8003188 <HAL_UART_MspInit+0x15c>)
 8003130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003132:	f003 0308 	and.w	r3, r3, #8
 8003136:	60bb      	str	r3, [r7, #8]
 8003138:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800313a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800313e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003140:	2302      	movs	r3, #2
 8003142:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003144:	2300      	movs	r3, #0
 8003146:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003148:	2300      	movs	r3, #0
 800314a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800314c:	2305      	movs	r3, #5
 800314e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003150:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003154:	4619      	mov	r1, r3
 8003156:	480e      	ldr	r0, [pc, #56]	; (8003190 <HAL_UART_MspInit+0x164>)
 8003158:	f002 f910 	bl	800537c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800315c:	2304      	movs	r3, #4
 800315e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003160:	2302      	movs	r3, #2
 8003162:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003164:	2300      	movs	r3, #0
 8003166:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003168:	2300      	movs	r3, #0
 800316a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800316c:	2305      	movs	r3, #5
 800316e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003170:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003174:	4619      	mov	r1, r3
 8003176:	4807      	ldr	r0, [pc, #28]	; (8003194 <HAL_UART_MspInit+0x168>)
 8003178:	f002 f900 	bl	800537c <HAL_GPIO_Init>
}
 800317c:	bf00      	nop
 800317e:	3780      	adds	r7, #128	; 0x80
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40008000 	.word	0x40008000
 8003188:	40021000 	.word	0x40021000
 800318c:	40005000 	.word	0x40005000
 8003190:	48000800 	.word	0x48000800
 8003194:	48000c00 	.word	0x48000c00

08003198 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003198:	480d      	ldr	r0, [pc, #52]	; (80031d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800319a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800319c:	f7ff fe9e 	bl	8002edc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031a0:	480c      	ldr	r0, [pc, #48]	; (80031d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80031a2:	490d      	ldr	r1, [pc, #52]	; (80031d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80031a4:	4a0d      	ldr	r2, [pc, #52]	; (80031dc <LoopForever+0xe>)
  movs r3, #0
 80031a6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80031a8:	e002      	b.n	80031b0 <LoopCopyDataInit>

080031aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031ae:	3304      	adds	r3, #4

080031b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031b4:	d3f9      	bcc.n	80031aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031b6:	4a0a      	ldr	r2, [pc, #40]	; (80031e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80031b8:	4c0a      	ldr	r4, [pc, #40]	; (80031e4 <LoopForever+0x16>)
  movs r3, #0
 80031ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031bc:	e001      	b.n	80031c2 <LoopFillZerobss>

080031be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031c0:	3204      	adds	r2, #4

080031c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031c4:	d3fb      	bcc.n	80031be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031c6:	f008 f9df 	bl	800b588 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80031ca:	f7fe f8db 	bl	8001384 <main>

080031ce <LoopForever>:

LoopForever:
    b LoopForever
 80031ce:	e7fe      	b.n	80031ce <LoopForever>
  ldr   r0, =_estack
 80031d0:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 80031d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031d8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80031dc:	0800b928 	.word	0x0800b928
  ldr r2, =_sbss
 80031e0:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80031e4:	20002ad8 	.word	0x20002ad8

080031e8 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80031e8:	e7fe      	b.n	80031e8 <ADC3_IRQHandler>

080031ea <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b082      	sub	sp, #8
 80031ee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80031f0:	2300      	movs	r3, #0
 80031f2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031f4:	2003      	movs	r0, #3
 80031f6:	f002 f88e 	bl	8005316 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031fa:	200f      	movs	r0, #15
 80031fc:	f7ff fdd0 	bl	8002da0 <HAL_InitTick>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d002      	beq.n	800320c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	71fb      	strb	r3, [r7, #7]
 800320a:	e001      	b.n	8003210 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800320c:	f7ff fd9e 	bl	8002d4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003210:	79fb      	ldrb	r3, [r7, #7]

}
 8003212:	4618      	mov	r0, r3
 8003214:	3708      	adds	r7, #8
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
	...

0800321c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003220:	4b05      	ldr	r3, [pc, #20]	; (8003238 <HAL_IncTick+0x1c>)
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	4b05      	ldr	r3, [pc, #20]	; (800323c <HAL_IncTick+0x20>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4413      	add	r3, r2
 800322a:	4a03      	ldr	r2, [pc, #12]	; (8003238 <HAL_IncTick+0x1c>)
 800322c:	6013      	str	r3, [r2, #0]
}
 800322e:	bf00      	nop
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr
 8003238:	20000280 	.word	0x20000280
 800323c:	20000008 	.word	0x20000008

08003240 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  return uwTick;
 8003244:	4b03      	ldr	r3, [pc, #12]	; (8003254 <HAL_GetTick+0x14>)
 8003246:	681b      	ldr	r3, [r3, #0]
}
 8003248:	4618      	mov	r0, r3
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	20000280 	.word	0x20000280

08003258 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	431a      	orrs	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	609a      	str	r2, [r3, #8]
}
 8003272:	bf00      	nop
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr

0800327e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800327e:	b480      	push	{r7}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
 8003286:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	431a      	orrs	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	609a      	str	r2, [r3, #8]
}
 8003298:	bf00      	nop
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b087      	sub	sp, #28
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	607a      	str	r2, [r7, #4]
 80032cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	3360      	adds	r3, #96	; 0x60
 80032d2:	461a      	mov	r2, r3
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	4413      	add	r3, r2
 80032da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	4b08      	ldr	r3, [pc, #32]	; (8003304 <LL_ADC_SetOffset+0x44>)
 80032e2:	4013      	ands	r3, r2
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	430a      	orrs	r2, r1
 80032ee:	4313      	orrs	r3, r2
 80032f0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80032f8:	bf00      	nop
 80032fa:	371c      	adds	r7, #28
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	03fff000 	.word	0x03fff000

08003308 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	3360      	adds	r3, #96	; 0x60
 8003316:	461a      	mov	r2, r3
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	4413      	add	r3, r2
 800331e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003328:	4618      	mov	r0, r3
 800332a:	3714      	adds	r7, #20
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003334:	b480      	push	{r7}
 8003336:	b087      	sub	sp, #28
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	3360      	adds	r3, #96	; 0x60
 8003344:	461a      	mov	r2, r3
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4413      	add	r3, r2
 800334c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	431a      	orrs	r2, r3
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800335e:	bf00      	nop
 8003360:	371c      	adds	r7, #28
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr

0800336a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800336a:	b480      	push	{r7}
 800336c:	b087      	sub	sp, #28
 800336e:	af00      	add	r7, sp, #0
 8003370:	60f8      	str	r0, [r7, #12]
 8003372:	60b9      	str	r1, [r7, #8]
 8003374:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	3360      	adds	r3, #96	; 0x60
 800337a:	461a      	mov	r2, r3
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	4413      	add	r3, r2
 8003382:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	431a      	orrs	r2, r3
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003394:	bf00      	nop
 8003396:	371c      	adds	r7, #28
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b087      	sub	sp, #28
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	3360      	adds	r3, #96	; 0x60
 80033b0:	461a      	mov	r2, r3
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	4413      	add	r3, r2
 80033b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	431a      	orrs	r2, r3
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80033ca:	bf00      	nop
 80033cc:	371c      	adds	r7, #28
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
 80033de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	695b      	ldr	r3, [r3, #20]
 80033e4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	615a      	str	r2, [r3, #20]
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003410:	2301      	movs	r3, #1
 8003412:	e000      	b.n	8003416 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr

08003422 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003422:	b480      	push	{r7}
 8003424:	b087      	sub	sp, #28
 8003426:	af00      	add	r7, sp, #0
 8003428:	60f8      	str	r0, [r7, #12]
 800342a:	60b9      	str	r1, [r7, #8]
 800342c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	3330      	adds	r3, #48	; 0x30
 8003432:	461a      	mov	r2, r3
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	0a1b      	lsrs	r3, r3, #8
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	f003 030c 	and.w	r3, r3, #12
 800343e:	4413      	add	r3, r2
 8003440:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	f003 031f 	and.w	r3, r3, #31
 800344c:	211f      	movs	r1, #31
 800344e:	fa01 f303 	lsl.w	r3, r1, r3
 8003452:	43db      	mvns	r3, r3
 8003454:	401a      	ands	r2, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	0e9b      	lsrs	r3, r3, #26
 800345a:	f003 011f 	and.w	r1, r3, #31
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	f003 031f 	and.w	r3, r3, #31
 8003464:	fa01 f303 	lsl.w	r3, r1, r3
 8003468:	431a      	orrs	r2, r3
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800346e:	bf00      	nop
 8003470:	371c      	adds	r7, #28
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr

0800347a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800347a:	b480      	push	{r7}
 800347c:	b083      	sub	sp, #12
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003486:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800348e:	2301      	movs	r3, #1
 8003490:	e000      	b.n	8003494 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	370c      	adds	r7, #12
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b087      	sub	sp, #28
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	3314      	adds	r3, #20
 80034b0:	461a      	mov	r2, r3
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	0e5b      	lsrs	r3, r3, #25
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	f003 0304 	and.w	r3, r3, #4
 80034bc:	4413      	add	r3, r2
 80034be:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	0d1b      	lsrs	r3, r3, #20
 80034c8:	f003 031f 	and.w	r3, r3, #31
 80034cc:	2107      	movs	r1, #7
 80034ce:	fa01 f303 	lsl.w	r3, r1, r3
 80034d2:	43db      	mvns	r3, r3
 80034d4:	401a      	ands	r2, r3
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	0d1b      	lsrs	r3, r3, #20
 80034da:	f003 031f 	and.w	r3, r3, #31
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	fa01 f303 	lsl.w	r3, r1, r3
 80034e4:	431a      	orrs	r2, r3
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80034ea:	bf00      	nop
 80034ec:	371c      	adds	r7, #28
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
	...

080034f8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003510:	43db      	mvns	r3, r3
 8003512:	401a      	ands	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f003 0318 	and.w	r3, r3, #24
 800351a:	4908      	ldr	r1, [pc, #32]	; (800353c <LL_ADC_SetChannelSingleDiff+0x44>)
 800351c:	40d9      	lsrs	r1, r3
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	400b      	ands	r3, r1
 8003522:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003526:	431a      	orrs	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800352e:	bf00      	nop
 8003530:	3714      	adds	r7, #20
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	0007ffff 	.word	0x0007ffff

08003540 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f003 031f 	and.w	r3, r3, #31
}
 8003550:	4618      	mov	r0, r3
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800356c:	4618      	mov	r0, r3
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003588:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	6093      	str	r3, [r2, #8]
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80035b0:	d101      	bne.n	80035b6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80035b2:	2301      	movs	r3, #1
 80035b4:	e000      	b.n	80035b8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80035d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80035d8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003600:	d101      	bne.n	8003606 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003602:	2301      	movs	r3, #1
 8003604:	e000      	b.n	8003608 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	370c      	adds	r7, #12
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003624:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003628:	f043 0201 	orr.w	r2, r3, #1
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800364c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003650:	f043 0202 	orr.w	r2, r3, #2
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	f003 0301 	and.w	r3, r3, #1
 8003674:	2b01      	cmp	r3, #1
 8003676:	d101      	bne.n	800367c <LL_ADC_IsEnabled+0x18>
 8003678:	2301      	movs	r3, #1
 800367a:	e000      	b.n	800367e <LL_ADC_IsEnabled+0x1a>
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	370c      	adds	r7, #12
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr

0800368a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800368a:	b480      	push	{r7}
 800368c:	b083      	sub	sp, #12
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b02      	cmp	r3, #2
 800369c:	d101      	bne.n	80036a2 <LL_ADC_IsDisableOngoing+0x18>
 800369e:	2301      	movs	r3, #1
 80036a0:	e000      	b.n	80036a4 <LL_ADC_IsDisableOngoing+0x1a>
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80036c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80036c4:	f043 0204 	orr.w	r2, r3, #4
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80036e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80036ec:	f043 0210 	orr.w	r2, r3, #16
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b04      	cmp	r3, #4
 8003712:	d101      	bne.n	8003718 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003714:	2301      	movs	r3, #1
 8003716:	e000      	b.n	800371a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	370c      	adds	r7, #12
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr

08003726 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003726:	b480      	push	{r7}
 8003728:	b083      	sub	sp, #12
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003736:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800373a:	f043 0220 	orr.w	r2, r3, #32
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003742:	bf00      	nop
 8003744:	370c      	adds	r7, #12
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr

0800374e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800374e:	b480      	push	{r7}
 8003750:	b083      	sub	sp, #12
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f003 0308 	and.w	r3, r3, #8
 800375e:	2b08      	cmp	r3, #8
 8003760:	d101      	bne.n	8003766 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003762:	2301      	movs	r3, #1
 8003764:	e000      	b.n	8003768 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	370c      	adds	r7, #12
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003774:	b590      	push	{r4, r7, lr}
 8003776:	b089      	sub	sp, #36	; 0x24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800377c:	2300      	movs	r3, #0
 800377e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003780:	2300      	movs	r3, #0
 8003782:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e19b      	b.n	8003ac6 <HAL_ADC_Init+0x352>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	695b      	ldr	r3, [r3, #20]
 8003792:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003798:	2b00      	cmp	r3, #0
 800379a:	d109      	bne.n	80037b0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f7fd fbd3 	bl	8000f48 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7ff fef1 	bl	800359c <LL_ADC_IsDeepPowerDownEnabled>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d004      	beq.n	80037ca <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7ff fed7 	bl	8003578 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7ff ff0c 	bl	80035ec <LL_ADC_IsInternalRegulatorEnabled>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d115      	bne.n	8003806 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4618      	mov	r0, r3
 80037e0:	f7ff fef0 	bl	80035c4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037e4:	4b97      	ldr	r3, [pc, #604]	; (8003a44 <HAL_ADC_Init+0x2d0>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	099b      	lsrs	r3, r3, #6
 80037ea:	4a97      	ldr	r2, [pc, #604]	; (8003a48 <HAL_ADC_Init+0x2d4>)
 80037ec:	fba2 2303 	umull	r2, r3, r2, r3
 80037f0:	099b      	lsrs	r3, r3, #6
 80037f2:	3301      	adds	r3, #1
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80037f8:	e002      	b.n	8003800 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	3b01      	subs	r3, #1
 80037fe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f9      	bne.n	80037fa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff feee 	bl	80035ec <LL_ADC_IsInternalRegulatorEnabled>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10d      	bne.n	8003832 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800381a:	f043 0210 	orr.w	r2, r3, #16
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003826:	f043 0201 	orr.w	r2, r3, #1
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4618      	mov	r0, r3
 8003838:	f7ff ff62 	bl	8003700 <LL_ADC_REG_IsConversionOngoing>
 800383c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003842:	f003 0310 	and.w	r3, r3, #16
 8003846:	2b00      	cmp	r3, #0
 8003848:	f040 8134 	bne.w	8003ab4 <HAL_ADC_Init+0x340>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	2b00      	cmp	r3, #0
 8003850:	f040 8130 	bne.w	8003ab4 <HAL_ADC_Init+0x340>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003858:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800385c:	f043 0202 	orr.w	r2, r3, #2
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4618      	mov	r0, r3
 800386a:	f7ff fefb 	bl	8003664 <LL_ADC_IsEnabled>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d137      	bne.n	80038e4 <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800387c:	d004      	beq.n	8003888 <HAL_ADC_Init+0x114>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a72      	ldr	r2, [pc, #456]	; (8003a4c <HAL_ADC_Init+0x2d8>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d10f      	bne.n	80038a8 <HAL_ADC_Init+0x134>
 8003888:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800388c:	f7ff feea 	bl	8003664 <LL_ADC_IsEnabled>
 8003890:	4604      	mov	r4, r0
 8003892:	486e      	ldr	r0, [pc, #440]	; (8003a4c <HAL_ADC_Init+0x2d8>)
 8003894:	f7ff fee6 	bl	8003664 <LL_ADC_IsEnabled>
 8003898:	4603      	mov	r3, r0
 800389a:	4323      	orrs	r3, r4
 800389c:	2b00      	cmp	r3, #0
 800389e:	bf0c      	ite	eq
 80038a0:	2301      	moveq	r3, #1
 80038a2:	2300      	movne	r3, #0
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	e008      	b.n	80038ba <HAL_ADC_Init+0x146>
 80038a8:	4869      	ldr	r0, [pc, #420]	; (8003a50 <HAL_ADC_Init+0x2dc>)
 80038aa:	f7ff fedb 	bl	8003664 <LL_ADC_IsEnabled>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	bf0c      	ite	eq
 80038b4:	2301      	moveq	r3, #1
 80038b6:	2300      	movne	r3, #0
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d012      	beq.n	80038e4 <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80038c6:	d004      	beq.n	80038d2 <HAL_ADC_Init+0x15e>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a5f      	ldr	r2, [pc, #380]	; (8003a4c <HAL_ADC_Init+0x2d8>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d101      	bne.n	80038d6 <HAL_ADC_Init+0x162>
 80038d2:	4a60      	ldr	r2, [pc, #384]	; (8003a54 <HAL_ADC_Init+0x2e0>)
 80038d4:	e000      	b.n	80038d8 <HAL_ADC_Init+0x164>
 80038d6:	4a60      	ldr	r2, [pc, #384]	; (8003a58 <HAL_ADC_Init+0x2e4>)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	4619      	mov	r1, r3
 80038de:	4610      	mov	r0, r2
 80038e0:	f7ff fcba 	bl	8003258 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	7f5b      	ldrb	r3, [r3, #29]
 80038e8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80038ee:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80038f4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80038fa:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003902:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003904:	4313      	orrs	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800390e:	2b01      	cmp	r3, #1
 8003910:	d106      	bne.n	8003920 <HAL_ADC_Init+0x1ac>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003916:	3b01      	subs	r3, #1
 8003918:	045b      	lsls	r3, r3, #17
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	4313      	orrs	r3, r2
 800391e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003924:	2b00      	cmp	r3, #0
 8003926:	d009      	beq.n	800393c <HAL_ADC_Init+0x1c8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003934:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	4313      	orrs	r3, r2
 800393a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68da      	ldr	r2, [r3, #12]
 8003942:	4b46      	ldr	r3, [pc, #280]	; (8003a5c <HAL_ADC_Init+0x2e8>)
 8003944:	4013      	ands	r3, r2
 8003946:	687a      	ldr	r2, [r7, #4]
 8003948:	6812      	ldr	r2, [r2, #0]
 800394a:	69b9      	ldr	r1, [r7, #24]
 800394c:	430b      	orrs	r3, r1
 800394e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	430a      	orrs	r2, r1
 8003964:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4618      	mov	r0, r3
 800396c:	f7ff feef 	bl	800374e <LL_ADC_INJ_IsConversionOngoing>
 8003970:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d17b      	bne.n	8003a70 <HAL_ADC_Init+0x2fc>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d178      	bne.n	8003a70 <HAL_ADC_Init+0x2fc>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003982:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800398a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800398c:	4313      	orrs	r3, r2
 800398e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800399a:	f023 0302 	bic.w	r3, r3, #2
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	6812      	ldr	r2, [r2, #0]
 80039a2:	69b9      	ldr	r1, [r7, #24]
 80039a4:	430b      	orrs	r3, r1
 80039a6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	691b      	ldr	r3, [r3, #16]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d017      	beq.n	80039e0 <HAL_ADC_Init+0x26c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	691a      	ldr	r2, [r3, #16]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80039be:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80039c8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80039cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	6911      	ldr	r1, [r2, #16]
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	6812      	ldr	r2, [r2, #0]
 80039d8:	430b      	orrs	r3, r1
 80039da:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80039de:	e013      	b.n	8003a08 <HAL_ADC_Init+0x294>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	691a      	ldr	r2, [r3, #16]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80039ee:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	6812      	ldr	r2, [r2, #0]
 80039fc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003a00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a04:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d126      	bne.n	8003a60 <HAL_ADC_Init+0x2ec>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003a1c:	f023 0304 	bic.w	r3, r3, #4
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003a28:	4311      	orrs	r1, r2
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003a2e:	4311      	orrs	r1, r2
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003a34:	430a      	orrs	r2, r1
 8003a36:	431a      	orrs	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f042 0201 	orr.w	r2, r2, #1
 8003a40:	611a      	str	r2, [r3, #16]
 8003a42:	e015      	b.n	8003a70 <HAL_ADC_Init+0x2fc>
 8003a44:	20000000 	.word	0x20000000
 8003a48:	053e2d63 	.word	0x053e2d63
 8003a4c:	50000100 	.word	0x50000100
 8003a50:	50000400 	.word	0x50000400
 8003a54:	50000300 	.word	0x50000300
 8003a58:	50000700 	.word	0x50000700
 8003a5c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	691a      	ldr	r2, [r3, #16]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f022 0201 	bic.w	r2, r2, #1
 8003a6e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d10c      	bne.n	8003a92 <HAL_ADC_Init+0x31e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7e:	f023 010f 	bic.w	r1, r3, #15
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	1e5a      	subs	r2, r3, #1
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	631a      	str	r2, [r3, #48]	; 0x30
 8003a90:	e007      	b.n	8003aa2 <HAL_ADC_Init+0x32e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f022 020f 	bic.w	r2, r2, #15
 8003aa0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa6:	f023 0303 	bic.w	r3, r3, #3
 8003aaa:	f043 0201 	orr.w	r2, r3, #1
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	65da      	str	r2, [r3, #92]	; 0x5c
 8003ab2:	e007      	b.n	8003ac4 <HAL_ADC_Init+0x350>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ab8:	f043 0210 	orr.w	r2, r3, #16
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003ac4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3724      	adds	r7, #36	; 0x24
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd90      	pop	{r4, r7, pc}
 8003ace:	bf00      	nop

08003ad0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ae0:	d004      	beq.n	8003aec <HAL_ADC_Start+0x1c>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a5c      	ldr	r2, [pc, #368]	; (8003c58 <HAL_ADC_Start+0x188>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d101      	bne.n	8003af0 <HAL_ADC_Start+0x20>
 8003aec:	4b5b      	ldr	r3, [pc, #364]	; (8003c5c <HAL_ADC_Start+0x18c>)
 8003aee:	e000      	b.n	8003af2 <HAL_ADC_Start+0x22>
 8003af0:	4b5b      	ldr	r3, [pc, #364]	; (8003c60 <HAL_ADC_Start+0x190>)
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff fd24 	bl	8003540 <LL_ADC_GetMultimode>
 8003af8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7ff fdfe 	bl	8003700 <LL_ADC_REG_IsConversionOngoing>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	f040 809f 	bne.w	8003c4a <HAL_ADC_Start+0x17a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d101      	bne.n	8003b1a <HAL_ADC_Start+0x4a>
 8003b16:	2302      	movs	r3, #2
 8003b18:	e09a      	b.n	8003c50 <HAL_ADC_Start+0x180>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f001 f914 	bl	8004d50 <ADC_Enable>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003b2c:	7dfb      	ldrb	r3, [r7, #23]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	f040 8086 	bne.w	8003c40 <HAL_ADC_Start+0x170>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b38:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003b3c:	f023 0301 	bic.w	r3, r3, #1
 8003b40:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a42      	ldr	r2, [pc, #264]	; (8003c58 <HAL_ADC_Start+0x188>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d002      	beq.n	8003b58 <HAL_ADC_Start+0x88>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	e001      	b.n	8003b5c <HAL_ADC_Start+0x8c>
 8003b58:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	6812      	ldr	r2, [r2, #0]
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d002      	beq.n	8003b6a <HAL_ADC_Start+0x9a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d105      	bne.n	8003b76 <HAL_ADC_Start+0xa6>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b6e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b82:	d106      	bne.n	8003b92 <HAL_ADC_Start+0xc2>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b88:	f023 0206 	bic.w	r2, r3, #6
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	661a      	str	r2, [r3, #96]	; 0x60
 8003b90:	e002      	b.n	8003b98 <HAL_ADC_Start+0xc8>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	221c      	movs	r2, #28
 8003b9e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a2a      	ldr	r2, [pc, #168]	; (8003c58 <HAL_ADC_Start+0x188>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d002      	beq.n	8003bb8 <HAL_ADC_Start+0xe8>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	e001      	b.n	8003bbc <HAL_ADC_Start+0xec>
 8003bb8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	6812      	ldr	r2, [r2, #0]
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d008      	beq.n	8003bd6 <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d005      	beq.n	8003bd6 <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	2b05      	cmp	r3, #5
 8003bce:	d002      	beq.n	8003bd6 <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	2b09      	cmp	r3, #9
 8003bd4:	d114      	bne.n	8003c00 <HAL_ADC_Start+0x130>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d007      	beq.n	8003bf4 <HAL_ADC_Start+0x124>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003be8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003bec:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7ff fd59 	bl	80036b0 <LL_ADC_REG_StartConversion>
 8003bfe:	e026      	b.n	8003c4e <HAL_ADC_Start+0x17e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c04:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a11      	ldr	r2, [pc, #68]	; (8003c58 <HAL_ADC_Start+0x188>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d002      	beq.n	8003c1c <HAL_ADC_Start+0x14c>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	e001      	b.n	8003c20 <HAL_ADC_Start+0x150>
 8003c1c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003c20:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00f      	beq.n	8003c4e <HAL_ADC_Start+0x17e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c32:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003c36:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c3e:	e006      	b.n	8003c4e <HAL_ADC_Start+0x17e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003c48:	e001      	b.n	8003c4e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003c4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3718      	adds	r7, #24
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	50000100 	.word	0x50000100
 8003c5c:	50000300 	.word	0x50000300
 8003c60:	50000700 	.word	0x50000700

08003c64 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d101      	bne.n	8003c7a <HAL_ADC_Stop+0x16>
 8003c76:	2302      	movs	r3, #2
 8003c78:	e023      	b.n	8003cc2 <HAL_ADC_Stop+0x5e>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003c82:	2103      	movs	r1, #3
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f000 ffa7 	bl	8004bd8 <ADC_ConversionStop>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003c8e:	7bfb      	ldrb	r3, [r7, #15]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d111      	bne.n	8003cb8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f001 f8f1 	bl	8004e7c <ADC_Disable>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003c9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d109      	bne.n	8003cb8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ca8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003cac:	f023 0301 	bic.w	r3, r3, #1
 8003cb0:	f043 0201 	orr.w	r2, r3, #1
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
	...

08003ccc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b088      	sub	sp, #32
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003cde:	d004      	beq.n	8003cea <HAL_ADC_PollForConversion+0x1e>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a70      	ldr	r2, [pc, #448]	; (8003ea8 <HAL_ADC_PollForConversion+0x1dc>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d101      	bne.n	8003cee <HAL_ADC_PollForConversion+0x22>
 8003cea:	4b70      	ldr	r3, [pc, #448]	; (8003eac <HAL_ADC_PollForConversion+0x1e0>)
 8003cec:	e000      	b.n	8003cf0 <HAL_ADC_PollForConversion+0x24>
 8003cee:	4b70      	ldr	r3, [pc, #448]	; (8003eb0 <HAL_ADC_PollForConversion+0x1e4>)
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7ff fc25 	bl	8003540 <LL_ADC_GetMultimode>
 8003cf6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	699b      	ldr	r3, [r3, #24]
 8003cfc:	2b08      	cmp	r3, #8
 8003cfe:	d102      	bne.n	8003d06 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003d00:	2308      	movs	r3, #8
 8003d02:	61fb      	str	r3, [r7, #28]
 8003d04:	e037      	b.n	8003d76 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d005      	beq.n	8003d18 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	2b05      	cmp	r3, #5
 8003d10:	d002      	beq.n	8003d18 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	2b09      	cmp	r3, #9
 8003d16:	d111      	bne.n	8003d3c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d007      	beq.n	8003d36 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d2a:	f043 0220 	orr.w	r2, r3, #32
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e0b3      	b.n	8003e9e <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003d36:	2304      	movs	r3, #4
 8003d38:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003d3a:	e01c      	b.n	8003d76 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d44:	d004      	beq.n	8003d50 <HAL_ADC_PollForConversion+0x84>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a57      	ldr	r2, [pc, #348]	; (8003ea8 <HAL_ADC_PollForConversion+0x1dc>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d101      	bne.n	8003d54 <HAL_ADC_PollForConversion+0x88>
 8003d50:	4b56      	ldr	r3, [pc, #344]	; (8003eac <HAL_ADC_PollForConversion+0x1e0>)
 8003d52:	e000      	b.n	8003d56 <HAL_ADC_PollForConversion+0x8a>
 8003d54:	4b56      	ldr	r3, [pc, #344]	; (8003eb0 <HAL_ADC_PollForConversion+0x1e4>)
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7ff fc00 	bl	800355c <LL_ADC_GetMultiDMATransfer>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d007      	beq.n	8003d72 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d66:	f043 0220 	orr.w	r2, r3, #32
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e095      	b.n	8003e9e <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003d72:	2304      	movs	r3, #4
 8003d74:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003d76:	f7ff fa63 	bl	8003240 <HAL_GetTick>
 8003d7a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003d7c:	e021      	b.n	8003dc2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d84:	d01d      	beq.n	8003dc2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003d86:	f7ff fa5b 	bl	8003240 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	683a      	ldr	r2, [r7, #0]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d302      	bcc.n	8003d9c <HAL_ADC_PollForConversion+0xd0>
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d112      	bne.n	8003dc2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	4013      	ands	r3, r2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10b      	bne.n	8003dc2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dae:	f043 0204 	orr.w	r2, r3, #4
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e06d      	b.n	8003e9e <HAL_ADC_PollForConversion+0x1d2>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	4013      	ands	r3, r2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d0d6      	beq.n	8003d7e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dd4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7ff fb0b 	bl	80033fc <LL_ADC_REG_IsTriggerSourceSWStart>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d01c      	beq.n	8003e26 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	7f5b      	ldrb	r3, [r3, #29]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d118      	bne.n	8003e26 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0308 	and.w	r3, r3, #8
 8003dfe:	2b08      	cmp	r3, #8
 8003e00:	d111      	bne.n	8003e26 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e06:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d105      	bne.n	8003e26 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e1e:	f043 0201 	orr.w	r2, r3, #1
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a1f      	ldr	r2, [pc, #124]	; (8003ea8 <HAL_ADC_PollForConversion+0x1dc>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d002      	beq.n	8003e36 <HAL_ADC_PollForConversion+0x16a>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	e001      	b.n	8003e3a <HAL_ADC_PollForConversion+0x16e>
 8003e36:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6812      	ldr	r2, [r2, #0]
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d008      	beq.n	8003e54 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d005      	beq.n	8003e54 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	2b05      	cmp	r3, #5
 8003e4c:	d002      	beq.n	8003e54 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	2b09      	cmp	r3, #9
 8003e52:	d104      	bne.n	8003e5e <HAL_ADC_PollForConversion+0x192>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	61bb      	str	r3, [r7, #24]
 8003e5c:	e00d      	b.n	8003e7a <HAL_ADC_PollForConversion+0x1ae>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a11      	ldr	r2, [pc, #68]	; (8003ea8 <HAL_ADC_PollForConversion+0x1dc>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d002      	beq.n	8003e6e <HAL_ADC_PollForConversion+0x1a2>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	e001      	b.n	8003e72 <HAL_ADC_PollForConversion+0x1a6>
 8003e6e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003e72:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	2b08      	cmp	r3, #8
 8003e7e:	d104      	bne.n	8003e8a <HAL_ADC_PollForConversion+0x1be>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2208      	movs	r2, #8
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	e008      	b.n	8003e9c <HAL_ADC_PollForConversion+0x1d0>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d103      	bne.n	8003e9c <HAL_ADC_PollForConversion+0x1d0>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	220c      	movs	r2, #12
 8003e9a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3720      	adds	r7, #32
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	50000100 	.word	0x50000100
 8003eac:	50000300 	.word	0x50000300
 8003eb0:	50000700 	.word	0x50000700

08003eb4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
	...

08003ed0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b08a      	sub	sp, #40	; 0x28
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003ed8:	2300      	movs	r3, #0
 8003eda:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ef4:	d004      	beq.n	8003f00 <HAL_ADC_IRQHandler+0x30>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a87      	ldr	r2, [pc, #540]	; (8004118 <HAL_ADC_IRQHandler+0x248>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d101      	bne.n	8003f04 <HAL_ADC_IRQHandler+0x34>
 8003f00:	4b86      	ldr	r3, [pc, #536]	; (800411c <HAL_ADC_IRQHandler+0x24c>)
 8003f02:	e000      	b.n	8003f06 <HAL_ADC_IRQHandler+0x36>
 8003f04:	4b86      	ldr	r3, [pc, #536]	; (8004120 <HAL_ADC_IRQHandler+0x250>)
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7ff fb1a 	bl	8003540 <LL_ADC_GetMultimode>
 8003f0c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	f003 0302 	and.w	r3, r3, #2
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d017      	beq.n	8003f48 <HAL_ADC_IRQHandler+0x78>
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d012      	beq.n	8003f48 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f26:	f003 0310 	and.w	r3, r3, #16
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d105      	bne.n	8003f3a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f32:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f001 f84b 	bl	8004fd6 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2202      	movs	r2, #2
 8003f46:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	f003 0304 	and.w	r3, r3, #4
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d004      	beq.n	8003f5c <HAL_ADC_IRQHandler+0x8c>
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	f003 0304 	and.w	r3, r3, #4
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d10a      	bne.n	8003f72 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f000 8085 	beq.w	8004072 <HAL_ADC_IRQHandler+0x1a2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	f003 0308 	and.w	r3, r3, #8
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d07f      	beq.n	8004072 <HAL_ADC_IRQHandler+0x1a2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f76:	f003 0310 	and.w	r3, r3, #16
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d105      	bne.n	8003f8a <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f82:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7ff fa34 	bl	80033fc <LL_ADC_REG_IsTriggerSourceSWStart>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d064      	beq.n	8004064 <HAL_ADC_IRQHandler+0x194>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a5e      	ldr	r2, [pc, #376]	; (8004118 <HAL_ADC_IRQHandler+0x248>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d002      	beq.n	8003faa <HAL_ADC_IRQHandler+0xda>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	e001      	b.n	8003fae <HAL_ADC_IRQHandler+0xde>
 8003faa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	6812      	ldr	r2, [r2, #0]
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d008      	beq.n	8003fc8 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	2b05      	cmp	r3, #5
 8003fc0:	d002      	beq.n	8003fc8 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	2b09      	cmp	r3, #9
 8003fc6:	d104      	bne.n	8003fd2 <HAL_ADC_IRQHandler+0x102>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	623b      	str	r3, [r7, #32]
 8003fd0:	e00d      	b.n	8003fee <HAL_ADC_IRQHandler+0x11e>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a50      	ldr	r2, [pc, #320]	; (8004118 <HAL_ADC_IRQHandler+0x248>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d002      	beq.n	8003fe2 <HAL_ADC_IRQHandler+0x112>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	e001      	b.n	8003fe6 <HAL_ADC_IRQHandler+0x116>
 8003fe2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003fe6:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003fee:	6a3b      	ldr	r3, [r7, #32]
 8003ff0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d135      	bne.n	8004064 <HAL_ADC_IRQHandler+0x194>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0308 	and.w	r3, r3, #8
 8004002:	2b08      	cmp	r3, #8
 8004004:	d12e      	bne.n	8004064 <HAL_ADC_IRQHandler+0x194>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4618      	mov	r0, r3
 800400c:	f7ff fb78 	bl	8003700 <LL_ADC_REG_IsConversionOngoing>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d11a      	bne.n	800404c <HAL_ADC_IRQHandler+0x17c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f022 020c 	bic.w	r2, r2, #12
 8004024:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800402a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004036:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d112      	bne.n	8004064 <HAL_ADC_IRQHandler+0x194>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004042:	f043 0201 	orr.w	r2, r3, #1
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	65da      	str	r2, [r3, #92]	; 0x5c
 800404a:	e00b      	b.n	8004064 <HAL_ADC_IRQHandler+0x194>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004050:	f043 0210 	orr.w	r2, r3, #16
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800405c:	f043 0201 	orr.w	r2, r3, #1
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f96d 	bl	8004344 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	220c      	movs	r2, #12
 8004070:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	f003 0320 	and.w	r3, r3, #32
 8004078:	2b00      	cmp	r3, #0
 800407a:	d004      	beq.n	8004086 <HAL_ADC_IRQHandler+0x1b6>
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	f003 0320 	and.w	r3, r3, #32
 8004082:	2b00      	cmp	r3, #0
 8004084:	d10b      	bne.n	800409e <HAL_ADC_IRQHandler+0x1ce>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 80a1 	beq.w	80041d4 <HAL_ADC_IRQHandler+0x304>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004098:	2b00      	cmp	r3, #0
 800409a:	f000 809b 	beq.w	80041d4 <HAL_ADC_IRQHandler+0x304>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040a2:	f003 0310 	and.w	r3, r3, #16
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d105      	bne.n	80040b6 <HAL_ADC_IRQHandler+0x1e6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ae:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7ff f9dd 	bl	800347a <LL_ADC_INJ_IsTriggerSourceSWStart>
 80040c0:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7ff f998 	bl	80033fc <LL_ADC_REG_IsTriggerSourceSWStart>
 80040cc:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a11      	ldr	r2, [pc, #68]	; (8004118 <HAL_ADC_IRQHandler+0x248>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d002      	beq.n	80040de <HAL_ADC_IRQHandler+0x20e>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	e001      	b.n	80040e2 <HAL_ADC_IRQHandler+0x212>
 80040de:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	6812      	ldr	r2, [r2, #0]
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d008      	beq.n	80040fc <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d005      	beq.n	80040fc <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	2b06      	cmp	r3, #6
 80040f4:	d002      	beq.n	80040fc <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	2b07      	cmp	r3, #7
 80040fa:	d104      	bne.n	8004106 <HAL_ADC_IRQHandler+0x236>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	623b      	str	r3, [r7, #32]
 8004104:	e014      	b.n	8004130 <HAL_ADC_IRQHandler+0x260>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a03      	ldr	r2, [pc, #12]	; (8004118 <HAL_ADC_IRQHandler+0x248>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d009      	beq.n	8004124 <HAL_ADC_IRQHandler+0x254>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	e008      	b.n	8004128 <HAL_ADC_IRQHandler+0x258>
 8004116:	bf00      	nop
 8004118:	50000100 	.word	0x50000100
 800411c:	50000300 	.word	0x50000300
 8004120:	50000700 	.word	0x50000700
 8004124:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004128:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d047      	beq.n	80041c6 <HAL_ADC_IRQHandler+0x2f6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004136:	6a3b      	ldr	r3, [r7, #32]
 8004138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800413c:	2b00      	cmp	r3, #0
 800413e:	d007      	beq.n	8004150 <HAL_ADC_IRQHandler+0x280>
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d03f      	beq.n	80041c6 <HAL_ADC_IRQHandler+0x2f6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004146:	6a3b      	ldr	r3, [r7, #32]
 8004148:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800414c:	2b00      	cmp	r3, #0
 800414e:	d13a      	bne.n	80041c6 <HAL_ADC_IRQHandler+0x2f6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800415a:	2b40      	cmp	r3, #64	; 0x40
 800415c:	d133      	bne.n	80041c6 <HAL_ADC_IRQHandler+0x2f6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800415e:	6a3b      	ldr	r3, [r7, #32]
 8004160:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d12e      	bne.n	80041c6 <HAL_ADC_IRQHandler+0x2f6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4618      	mov	r0, r3
 800416e:	f7ff faee 	bl	800374e <LL_ADC_INJ_IsConversionOngoing>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d11a      	bne.n	80041ae <HAL_ADC_IRQHandler+0x2de>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	685a      	ldr	r2, [r3, #4]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004186:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800418c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800419c:	2b00      	cmp	r3, #0
 800419e:	d112      	bne.n	80041c6 <HAL_ADC_IRQHandler+0x2f6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a4:	f043 0201 	orr.w	r2, r3, #1
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	65da      	str	r2, [r3, #92]	; 0x5c
 80041ac:	e00b      	b.n	80041c6 <HAL_ADC_IRQHandler+0x2f6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b2:	f043 0210 	orr.w	r2, r3, #16
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041be:	f043 0201 	orr.w	r2, r3, #1
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 fedd 	bl	8004f86 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2260      	movs	r2, #96	; 0x60
 80041d2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d011      	beq.n	8004202 <HAL_ADC_IRQHandler+0x332>
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d00c      	beq.n	8004202 <HAL_ADC_IRQHandler+0x332>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ec:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 f8af 	bl	8004358 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2280      	movs	r2, #128	; 0x80
 8004200:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004208:	2b00      	cmp	r3, #0
 800420a:	d012      	beq.n	8004232 <HAL_ADC_IRQHandler+0x362>
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00d      	beq.n	8004232 <HAL_ADC_IRQHandler+0x362>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800421a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 fec3 	bl	8004fae <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004230:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004238:	2b00      	cmp	r3, #0
 800423a:	d012      	beq.n	8004262 <HAL_ADC_IRQHandler+0x392>
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00d      	beq.n	8004262 <HAL_ADC_IRQHandler+0x392>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800424a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 feb5 	bl	8004fc2 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004260:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	f003 0310 	and.w	r3, r3, #16
 8004268:	2b00      	cmp	r3, #0
 800426a:	d043      	beq.n	80042f4 <HAL_ADC_IRQHandler+0x424>
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	f003 0310 	and.w	r3, r3, #16
 8004272:	2b00      	cmp	r3, #0
 8004274:	d03e      	beq.n	80042f4 <HAL_ADC_IRQHandler+0x424>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800427a:	2b00      	cmp	r3, #0
 800427c:	d102      	bne.n	8004284 <HAL_ADC_IRQHandler+0x3b4>
    {
      overrun_error = 1UL;
 800427e:	2301      	movs	r3, #1
 8004280:	627b      	str	r3, [r7, #36]	; 0x24
 8004282:	e021      	b.n	80042c8 <HAL_ADC_IRQHandler+0x3f8>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d015      	beq.n	80042b6 <HAL_ADC_IRQHandler+0x3e6>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004292:	d004      	beq.n	800429e <HAL_ADC_IRQHandler+0x3ce>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a27      	ldr	r2, [pc, #156]	; (8004338 <HAL_ADC_IRQHandler+0x468>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d101      	bne.n	80042a2 <HAL_ADC_IRQHandler+0x3d2>
 800429e:	4b27      	ldr	r3, [pc, #156]	; (800433c <HAL_ADC_IRQHandler+0x46c>)
 80042a0:	e000      	b.n	80042a4 <HAL_ADC_IRQHandler+0x3d4>
 80042a2:	4b27      	ldr	r3, [pc, #156]	; (8004340 <HAL_ADC_IRQHandler+0x470>)
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7ff f959 	bl	800355c <LL_ADC_GetMultiDMATransfer>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00b      	beq.n	80042c8 <HAL_ADC_IRQHandler+0x3f8>
        {
          overrun_error = 1UL;
 80042b0:	2301      	movs	r3, #1
 80042b2:	627b      	str	r3, [r7, #36]	; 0x24
 80042b4:	e008      	b.n	80042c8 <HAL_ADC_IRQHandler+0x3f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <HAL_ADC_IRQHandler+0x3f8>
        {
          overrun_error = 1UL;
 80042c4:	2301      	movs	r3, #1
 80042c6:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80042c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d10e      	bne.n	80042ec <HAL_ADC_IRQHandler+0x41c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d2:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042de:	f043 0202 	orr.w	r2, r3, #2
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 f840 	bl	800436c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2210      	movs	r2, #16
 80042f2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d018      	beq.n	8004330 <HAL_ADC_IRQHandler+0x460>
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004304:	2b00      	cmp	r3, #0
 8004306:	d013      	beq.n	8004330 <HAL_ADC_IRQHandler+0x460>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800430c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004318:	f043 0208 	orr.w	r2, r3, #8
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004328:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 fe35 	bl	8004f9a <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004330:	bf00      	nop
 8004332:	3728      	adds	r7, #40	; 0x28
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	50000100 	.word	0x50000100
 800433c:	50000300 	.word	0x50000300
 8004340:	50000700 	.word	0x50000700

08004344 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr

08004358 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004360:	bf00      	nop
 8004362:	370c      	adds	r7, #12
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr

0800436c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b0b6      	sub	sp, #216	; 0xd8
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800438a:	2300      	movs	r3, #0
 800438c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004390:	2300      	movs	r3, #0
 8004392:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800439a:	2b01      	cmp	r3, #1
 800439c:	d102      	bne.n	80043a4 <HAL_ADC_ConfigChannel+0x24>
 800439e:	2302      	movs	r3, #2
 80043a0:	f000 bc04 	b.w	8004bac <HAL_ADC_ConfigChannel+0x82c>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7ff f9a5 	bl	8003700 <LL_ADC_REG_IsConversionOngoing>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f040 83e8 	bne.w	8004b8e <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6818      	ldr	r0, [r3, #0]
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	6859      	ldr	r1, [r3, #4]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	461a      	mov	r2, r3
 80043cc:	f7ff f829 	bl	8003422 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7ff f993 	bl	8003700 <LL_ADC_REG_IsConversionOngoing>
 80043da:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7ff f9b3 	bl	800374e <LL_ADC_INJ_IsConversionOngoing>
 80043e8:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80043ec:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	f040 81d9 	bne.w	80047a8 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80043f6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	f040 81d4 	bne.w	80047a8 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004408:	d10f      	bne.n	800442a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6818      	ldr	r0, [r3, #0]
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2200      	movs	r2, #0
 8004414:	4619      	mov	r1, r3
 8004416:	f7ff f843 	bl	80034a0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004422:	4618      	mov	r0, r3
 8004424:	f7fe ffd7 	bl	80033d6 <LL_ADC_SetSamplingTimeCommonConfig>
 8004428:	e00e      	b.n	8004448 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6818      	ldr	r0, [r3, #0]
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	6819      	ldr	r1, [r3, #0]
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	461a      	mov	r2, r3
 8004438:	f7ff f832 	bl	80034a0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2100      	movs	r1, #0
 8004442:	4618      	mov	r0, r3
 8004444:	f7fe ffc7 	bl	80033d6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	695a      	ldr	r2, [r3, #20]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	08db      	lsrs	r3, r3, #3
 8004454:	f003 0303 	and.w	r3, r3, #3
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	fa02 f303 	lsl.w	r3, r2, r3
 800445e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	2b04      	cmp	r3, #4
 8004468:	d022      	beq.n	80044b0 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6818      	ldr	r0, [r3, #0]
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	6919      	ldr	r1, [r3, #16]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800447a:	f7fe ff21 	bl	80032c0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6818      	ldr	r0, [r3, #0]
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	6919      	ldr	r1, [r3, #16]
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	461a      	mov	r2, r3
 800448c:	f7fe ff6d 	bl	800336a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6818      	ldr	r0, [r3, #0]
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800449c:	2b01      	cmp	r3, #1
 800449e:	d102      	bne.n	80044a6 <HAL_ADC_ConfigChannel+0x126>
 80044a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044a4:	e000      	b.n	80044a8 <HAL_ADC_ConfigChannel+0x128>
 80044a6:	2300      	movs	r3, #0
 80044a8:	461a      	mov	r2, r3
 80044aa:	f7fe ff79 	bl	80033a0 <LL_ADC_SetOffsetSaturation>
 80044ae:	e17b      	b.n	80047a8 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2100      	movs	r1, #0
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7fe ff26 	bl	8003308 <LL_ADC_GetOffsetChannel>
 80044bc:	4603      	mov	r3, r0
 80044be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d10a      	bne.n	80044dc <HAL_ADC_ConfigChannel+0x15c>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2100      	movs	r1, #0
 80044cc:	4618      	mov	r0, r3
 80044ce:	f7fe ff1b 	bl	8003308 <LL_ADC_GetOffsetChannel>
 80044d2:	4603      	mov	r3, r0
 80044d4:	0e9b      	lsrs	r3, r3, #26
 80044d6:	f003 021f 	and.w	r2, r3, #31
 80044da:	e01e      	b.n	800451a <HAL_ADC_ConfigChannel+0x19a>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2100      	movs	r1, #0
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7fe ff10 	bl	8003308 <LL_ADC_GetOffsetChannel>
 80044e8:	4603      	mov	r3, r0
 80044ea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80044f2:	fa93 f3a3 	rbit	r3, r3
 80044f6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80044fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80044fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004502:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d101      	bne.n	800450e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800450a:	2320      	movs	r3, #32
 800450c:	e004      	b.n	8004518 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800450e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004512:	fab3 f383 	clz	r3, r3
 8004516:	b2db      	uxtb	r3, r3
 8004518:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004522:	2b00      	cmp	r3, #0
 8004524:	d105      	bne.n	8004532 <HAL_ADC_ConfigChannel+0x1b2>
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	0e9b      	lsrs	r3, r3, #26
 800452c:	f003 031f 	and.w	r3, r3, #31
 8004530:	e018      	b.n	8004564 <HAL_ADC_ConfigChannel+0x1e4>
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800453a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800453e:	fa93 f3a3 	rbit	r3, r3
 8004542:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004546:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800454a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800454e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004552:	2b00      	cmp	r3, #0
 8004554:	d101      	bne.n	800455a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004556:	2320      	movs	r3, #32
 8004558:	e004      	b.n	8004564 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800455a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800455e:	fab3 f383 	clz	r3, r3
 8004562:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004564:	429a      	cmp	r2, r3
 8004566:	d106      	bne.n	8004576 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2200      	movs	r2, #0
 800456e:	2100      	movs	r1, #0
 8004570:	4618      	mov	r0, r3
 8004572:	f7fe fedf 	bl	8003334 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2101      	movs	r1, #1
 800457c:	4618      	mov	r0, r3
 800457e:	f7fe fec3 	bl	8003308 <LL_ADC_GetOffsetChannel>
 8004582:	4603      	mov	r3, r0
 8004584:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004588:	2b00      	cmp	r3, #0
 800458a:	d10a      	bne.n	80045a2 <HAL_ADC_ConfigChannel+0x222>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2101      	movs	r1, #1
 8004592:	4618      	mov	r0, r3
 8004594:	f7fe feb8 	bl	8003308 <LL_ADC_GetOffsetChannel>
 8004598:	4603      	mov	r3, r0
 800459a:	0e9b      	lsrs	r3, r3, #26
 800459c:	f003 021f 	and.w	r2, r3, #31
 80045a0:	e01e      	b.n	80045e0 <HAL_ADC_ConfigChannel+0x260>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2101      	movs	r1, #1
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7fe fead 	bl	8003308 <LL_ADC_GetOffsetChannel>
 80045ae:	4603      	mov	r3, r0
 80045b0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80045b8:	fa93 f3a3 	rbit	r3, r3
 80045bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80045c0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80045c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80045c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d101      	bne.n	80045d4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80045d0:	2320      	movs	r3, #32
 80045d2:	e004      	b.n	80045de <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80045d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80045d8:	fab3 f383 	clz	r3, r3
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d105      	bne.n	80045f8 <HAL_ADC_ConfigChannel+0x278>
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	0e9b      	lsrs	r3, r3, #26
 80045f2:	f003 031f 	and.w	r3, r3, #31
 80045f6:	e018      	b.n	800462a <HAL_ADC_ConfigChannel+0x2aa>
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004600:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004604:	fa93 f3a3 	rbit	r3, r3
 8004608:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800460c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004610:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004614:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004618:	2b00      	cmp	r3, #0
 800461a:	d101      	bne.n	8004620 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800461c:	2320      	movs	r3, #32
 800461e:	e004      	b.n	800462a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004620:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004624:	fab3 f383 	clz	r3, r3
 8004628:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800462a:	429a      	cmp	r2, r3
 800462c:	d106      	bne.n	800463c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2200      	movs	r2, #0
 8004634:	2101      	movs	r1, #1
 8004636:	4618      	mov	r0, r3
 8004638:	f7fe fe7c 	bl	8003334 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2102      	movs	r1, #2
 8004642:	4618      	mov	r0, r3
 8004644:	f7fe fe60 	bl	8003308 <LL_ADC_GetOffsetChannel>
 8004648:	4603      	mov	r3, r0
 800464a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800464e:	2b00      	cmp	r3, #0
 8004650:	d10a      	bne.n	8004668 <HAL_ADC_ConfigChannel+0x2e8>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2102      	movs	r1, #2
 8004658:	4618      	mov	r0, r3
 800465a:	f7fe fe55 	bl	8003308 <LL_ADC_GetOffsetChannel>
 800465e:	4603      	mov	r3, r0
 8004660:	0e9b      	lsrs	r3, r3, #26
 8004662:	f003 021f 	and.w	r2, r3, #31
 8004666:	e01e      	b.n	80046a6 <HAL_ADC_ConfigChannel+0x326>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2102      	movs	r1, #2
 800466e:	4618      	mov	r0, r3
 8004670:	f7fe fe4a 	bl	8003308 <LL_ADC_GetOffsetChannel>
 8004674:	4603      	mov	r3, r0
 8004676:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800467a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800467e:	fa93 f3a3 	rbit	r3, r3
 8004682:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004686:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800468a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800468e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004696:	2320      	movs	r3, #32
 8004698:	e004      	b.n	80046a4 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800469a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800469e:	fab3 f383 	clz	r3, r3
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d105      	bne.n	80046be <HAL_ADC_ConfigChannel+0x33e>
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	0e9b      	lsrs	r3, r3, #26
 80046b8:	f003 031f 	and.w	r3, r3, #31
 80046bc:	e016      	b.n	80046ec <HAL_ADC_ConfigChannel+0x36c>
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80046ca:	fa93 f3a3 	rbit	r3, r3
 80046ce:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80046d0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80046d2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80046d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80046de:	2320      	movs	r3, #32
 80046e0:	e004      	b.n	80046ec <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80046e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80046e6:	fab3 f383 	clz	r3, r3
 80046ea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d106      	bne.n	80046fe <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2200      	movs	r2, #0
 80046f6:	2102      	movs	r1, #2
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7fe fe1b 	bl	8003334 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2103      	movs	r1, #3
 8004704:	4618      	mov	r0, r3
 8004706:	f7fe fdff 	bl	8003308 <LL_ADC_GetOffsetChannel>
 800470a:	4603      	mov	r3, r0
 800470c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004710:	2b00      	cmp	r3, #0
 8004712:	d10a      	bne.n	800472a <HAL_ADC_ConfigChannel+0x3aa>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	2103      	movs	r1, #3
 800471a:	4618      	mov	r0, r3
 800471c:	f7fe fdf4 	bl	8003308 <LL_ADC_GetOffsetChannel>
 8004720:	4603      	mov	r3, r0
 8004722:	0e9b      	lsrs	r3, r3, #26
 8004724:	f003 021f 	and.w	r2, r3, #31
 8004728:	e017      	b.n	800475a <HAL_ADC_ConfigChannel+0x3da>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2103      	movs	r1, #3
 8004730:	4618      	mov	r0, r3
 8004732:	f7fe fde9 	bl	8003308 <LL_ADC_GetOffsetChannel>
 8004736:	4603      	mov	r3, r0
 8004738:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800473a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800473c:	fa93 f3a3 	rbit	r3, r3
 8004740:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004742:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004744:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004746:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004748:	2b00      	cmp	r3, #0
 800474a:	d101      	bne.n	8004750 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800474c:	2320      	movs	r3, #32
 800474e:	e003      	b.n	8004758 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004750:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004752:	fab3 f383 	clz	r3, r3
 8004756:	b2db      	uxtb	r3, r3
 8004758:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004762:	2b00      	cmp	r3, #0
 8004764:	d105      	bne.n	8004772 <HAL_ADC_ConfigChannel+0x3f2>
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	0e9b      	lsrs	r3, r3, #26
 800476c:	f003 031f 	and.w	r3, r3, #31
 8004770:	e011      	b.n	8004796 <HAL_ADC_ConfigChannel+0x416>
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004778:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800477a:	fa93 f3a3 	rbit	r3, r3
 800477e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004780:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004782:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004784:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004786:	2b00      	cmp	r3, #0
 8004788:	d101      	bne.n	800478e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800478a:	2320      	movs	r3, #32
 800478c:	e003      	b.n	8004796 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800478e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004790:	fab3 f383 	clz	r3, r3
 8004794:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004796:	429a      	cmp	r2, r3
 8004798:	d106      	bne.n	80047a8 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2200      	movs	r2, #0
 80047a0:	2103      	movs	r1, #3
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7fe fdc6 	bl	8003334 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7fe ff59 	bl	8003664 <LL_ADC_IsEnabled>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f040 813d 	bne.w	8004a34 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6818      	ldr	r0, [r3, #0]
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	6819      	ldr	r1, [r3, #0]
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	68db      	ldr	r3, [r3, #12]
 80047c6:	461a      	mov	r2, r3
 80047c8:	f7fe fe96 	bl	80034f8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	4aa2      	ldr	r2, [pc, #648]	; (8004a5c <HAL_ADC_ConfigChannel+0x6dc>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	f040 812e 	bne.w	8004a34 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d10b      	bne.n	8004800 <HAL_ADC_ConfigChannel+0x480>
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	0e9b      	lsrs	r3, r3, #26
 80047ee:	3301      	adds	r3, #1
 80047f0:	f003 031f 	and.w	r3, r3, #31
 80047f4:	2b09      	cmp	r3, #9
 80047f6:	bf94      	ite	ls
 80047f8:	2301      	movls	r3, #1
 80047fa:	2300      	movhi	r3, #0
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	e019      	b.n	8004834 <HAL_ADC_ConfigChannel+0x4b4>
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004806:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004808:	fa93 f3a3 	rbit	r3, r3
 800480c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800480e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004810:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004812:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004814:	2b00      	cmp	r3, #0
 8004816:	d101      	bne.n	800481c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004818:	2320      	movs	r3, #32
 800481a:	e003      	b.n	8004824 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800481c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800481e:	fab3 f383 	clz	r3, r3
 8004822:	b2db      	uxtb	r3, r3
 8004824:	3301      	adds	r3, #1
 8004826:	f003 031f 	and.w	r3, r3, #31
 800482a:	2b09      	cmp	r3, #9
 800482c:	bf94      	ite	ls
 800482e:	2301      	movls	r3, #1
 8004830:	2300      	movhi	r3, #0
 8004832:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004834:	2b00      	cmp	r3, #0
 8004836:	d079      	beq.n	800492c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004840:	2b00      	cmp	r3, #0
 8004842:	d107      	bne.n	8004854 <HAL_ADC_ConfigChannel+0x4d4>
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	0e9b      	lsrs	r3, r3, #26
 800484a:	3301      	adds	r3, #1
 800484c:	069b      	lsls	r3, r3, #26
 800484e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004852:	e015      	b.n	8004880 <HAL_ADC_ConfigChannel+0x500>
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800485a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800485c:	fa93 f3a3 	rbit	r3, r3
 8004860:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004862:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004864:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004866:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004868:	2b00      	cmp	r3, #0
 800486a:	d101      	bne.n	8004870 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800486c:	2320      	movs	r3, #32
 800486e:	e003      	b.n	8004878 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004870:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004872:	fab3 f383 	clz	r3, r3
 8004876:	b2db      	uxtb	r3, r3
 8004878:	3301      	adds	r3, #1
 800487a:	069b      	lsls	r3, r3, #26
 800487c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004888:	2b00      	cmp	r3, #0
 800488a:	d109      	bne.n	80048a0 <HAL_ADC_ConfigChannel+0x520>
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	0e9b      	lsrs	r3, r3, #26
 8004892:	3301      	adds	r3, #1
 8004894:	f003 031f 	and.w	r3, r3, #31
 8004898:	2101      	movs	r1, #1
 800489a:	fa01 f303 	lsl.w	r3, r1, r3
 800489e:	e017      	b.n	80048d0 <HAL_ADC_ConfigChannel+0x550>
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048a8:	fa93 f3a3 	rbit	r3, r3
 80048ac:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80048ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048b0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80048b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d101      	bne.n	80048bc <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80048b8:	2320      	movs	r3, #32
 80048ba:	e003      	b.n	80048c4 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80048bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048be:	fab3 f383 	clz	r3, r3
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	3301      	adds	r3, #1
 80048c6:	f003 031f 	and.w	r3, r3, #31
 80048ca:	2101      	movs	r1, #1
 80048cc:	fa01 f303 	lsl.w	r3, r1, r3
 80048d0:	ea42 0103 	orr.w	r1, r2, r3
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10a      	bne.n	80048f6 <HAL_ADC_ConfigChannel+0x576>
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	0e9b      	lsrs	r3, r3, #26
 80048e6:	3301      	adds	r3, #1
 80048e8:	f003 021f 	and.w	r2, r3, #31
 80048ec:	4613      	mov	r3, r2
 80048ee:	005b      	lsls	r3, r3, #1
 80048f0:	4413      	add	r3, r2
 80048f2:	051b      	lsls	r3, r3, #20
 80048f4:	e018      	b.n	8004928 <HAL_ADC_ConfigChannel+0x5a8>
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048fe:	fa93 f3a3 	rbit	r3, r3
 8004902:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004906:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004908:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800490e:	2320      	movs	r3, #32
 8004910:	e003      	b.n	800491a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004912:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004914:	fab3 f383 	clz	r3, r3
 8004918:	b2db      	uxtb	r3, r3
 800491a:	3301      	adds	r3, #1
 800491c:	f003 021f 	and.w	r2, r3, #31
 8004920:	4613      	mov	r3, r2
 8004922:	005b      	lsls	r3, r3, #1
 8004924:	4413      	add	r3, r2
 8004926:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004928:	430b      	orrs	r3, r1
 800492a:	e07e      	b.n	8004a2a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004934:	2b00      	cmp	r3, #0
 8004936:	d107      	bne.n	8004948 <HAL_ADC_ConfigChannel+0x5c8>
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	0e9b      	lsrs	r3, r3, #26
 800493e:	3301      	adds	r3, #1
 8004940:	069b      	lsls	r3, r3, #26
 8004942:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004946:	e015      	b.n	8004974 <HAL_ADC_ConfigChannel+0x5f4>
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800494e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004950:	fa93 f3a3 	rbit	r3, r3
 8004954:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004958:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800495a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800495c:	2b00      	cmp	r3, #0
 800495e:	d101      	bne.n	8004964 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004960:	2320      	movs	r3, #32
 8004962:	e003      	b.n	800496c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004966:	fab3 f383 	clz	r3, r3
 800496a:	b2db      	uxtb	r3, r3
 800496c:	3301      	adds	r3, #1
 800496e:	069b      	lsls	r3, r3, #26
 8004970:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800497c:	2b00      	cmp	r3, #0
 800497e:	d109      	bne.n	8004994 <HAL_ADC_ConfigChannel+0x614>
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	0e9b      	lsrs	r3, r3, #26
 8004986:	3301      	adds	r3, #1
 8004988:	f003 031f 	and.w	r3, r3, #31
 800498c:	2101      	movs	r1, #1
 800498e:	fa01 f303 	lsl.w	r3, r1, r3
 8004992:	e017      	b.n	80049c4 <HAL_ADC_ConfigChannel+0x644>
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800499a:	6a3b      	ldr	r3, [r7, #32]
 800499c:	fa93 f3a3 	rbit	r3, r3
 80049a0:	61fb      	str	r3, [r7, #28]
  return result;
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80049a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80049ac:	2320      	movs	r3, #32
 80049ae:	e003      	b.n	80049b8 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80049b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b2:	fab3 f383 	clz	r3, r3
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	3301      	adds	r3, #1
 80049ba:	f003 031f 	and.w	r3, r3, #31
 80049be:	2101      	movs	r1, #1
 80049c0:	fa01 f303 	lsl.w	r3, r1, r3
 80049c4:	ea42 0103 	orr.w	r1, r2, r3
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d10d      	bne.n	80049f0 <HAL_ADC_ConfigChannel+0x670>
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	0e9b      	lsrs	r3, r3, #26
 80049da:	3301      	adds	r3, #1
 80049dc:	f003 021f 	and.w	r2, r3, #31
 80049e0:	4613      	mov	r3, r2
 80049e2:	005b      	lsls	r3, r3, #1
 80049e4:	4413      	add	r3, r2
 80049e6:	3b1e      	subs	r3, #30
 80049e8:	051b      	lsls	r3, r3, #20
 80049ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80049ee:	e01b      	b.n	8004a28 <HAL_ADC_ConfigChannel+0x6a8>
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	fa93 f3a3 	rbit	r3, r3
 80049fc:	613b      	str	r3, [r7, #16]
  return result;
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004a02:	69bb      	ldr	r3, [r7, #24]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d101      	bne.n	8004a0c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004a08:	2320      	movs	r3, #32
 8004a0a:	e003      	b.n	8004a14 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004a0c:	69bb      	ldr	r3, [r7, #24]
 8004a0e:	fab3 f383 	clz	r3, r3
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	3301      	adds	r3, #1
 8004a16:	f003 021f 	and.w	r2, r3, #31
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	005b      	lsls	r3, r3, #1
 8004a1e:	4413      	add	r3, r2
 8004a20:	3b1e      	subs	r3, #30
 8004a22:	051b      	lsls	r3, r3, #20
 8004a24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a28:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004a2a:	683a      	ldr	r2, [r7, #0]
 8004a2c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a2e:	4619      	mov	r1, r3
 8004a30:	f7fe fd36 	bl	80034a0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	4b09      	ldr	r3, [pc, #36]	; (8004a60 <HAL_ADC_ConfigChannel+0x6e0>)
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f000 80af 	beq.w	8004ba0 <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a4a:	d004      	beq.n	8004a56 <HAL_ADC_ConfigChannel+0x6d6>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a04      	ldr	r2, [pc, #16]	; (8004a64 <HAL_ADC_ConfigChannel+0x6e4>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d10a      	bne.n	8004a6c <HAL_ADC_ConfigChannel+0x6ec>
 8004a56:	4b04      	ldr	r3, [pc, #16]	; (8004a68 <HAL_ADC_ConfigChannel+0x6e8>)
 8004a58:	e009      	b.n	8004a6e <HAL_ADC_ConfigChannel+0x6ee>
 8004a5a:	bf00      	nop
 8004a5c:	407f0000 	.word	0x407f0000
 8004a60:	80080000 	.word	0x80080000
 8004a64:	50000100 	.word	0x50000100
 8004a68:	50000300 	.word	0x50000300
 8004a6c:	4b51      	ldr	r3, [pc, #324]	; (8004bb4 <HAL_ADC_ConfigChannel+0x834>)
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7fe fc18 	bl	80032a4 <LL_ADC_GetCommonPathInternalCh>
 8004a74:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a4e      	ldr	r2, [pc, #312]	; (8004bb8 <HAL_ADC_ConfigChannel+0x838>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d004      	beq.n	8004a8c <HAL_ADC_ConfigChannel+0x70c>
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a4d      	ldr	r2, [pc, #308]	; (8004bbc <HAL_ADC_ConfigChannel+0x83c>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d134      	bne.n	8004af6 <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004a8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004a90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d12e      	bne.n	8004af6 <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004aa0:	d17e      	bne.n	8004ba0 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004aaa:	d004      	beq.n	8004ab6 <HAL_ADC_ConfigChannel+0x736>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a43      	ldr	r2, [pc, #268]	; (8004bc0 <HAL_ADC_ConfigChannel+0x840>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d101      	bne.n	8004aba <HAL_ADC_ConfigChannel+0x73a>
 8004ab6:	4a43      	ldr	r2, [pc, #268]	; (8004bc4 <HAL_ADC_ConfigChannel+0x844>)
 8004ab8:	e000      	b.n	8004abc <HAL_ADC_ConfigChannel+0x73c>
 8004aba:	4a3e      	ldr	r2, [pc, #248]	; (8004bb4 <HAL_ADC_ConfigChannel+0x834>)
 8004abc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004ac0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	4610      	mov	r0, r2
 8004ac8:	f7fe fbd9 	bl	800327e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004acc:	4b3e      	ldr	r3, [pc, #248]	; (8004bc8 <HAL_ADC_ConfigChannel+0x848>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	099b      	lsrs	r3, r3, #6
 8004ad2:	4a3e      	ldr	r2, [pc, #248]	; (8004bcc <HAL_ADC_ConfigChannel+0x84c>)
 8004ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad8:	099b      	lsrs	r3, r3, #6
 8004ada:	1c5a      	adds	r2, r3, #1
 8004adc:	4613      	mov	r3, r2
 8004ade:	005b      	lsls	r3, r3, #1
 8004ae0:	4413      	add	r3, r2
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004ae6:	e002      	b.n	8004aee <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	3b01      	subs	r3, #1
 8004aec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d1f9      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004af4:	e054      	b.n	8004ba0 <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a35      	ldr	r2, [pc, #212]	; (8004bd0 <HAL_ADC_ConfigChannel+0x850>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d120      	bne.n	8004b42 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d11a      	bne.n	8004b42 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004b14:	d144      	bne.n	8004ba0 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004b1e:	d004      	beq.n	8004b2a <HAL_ADC_ConfigChannel+0x7aa>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a26      	ldr	r2, [pc, #152]	; (8004bc0 <HAL_ADC_ConfigChannel+0x840>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d101      	bne.n	8004b2e <HAL_ADC_ConfigChannel+0x7ae>
 8004b2a:	4a26      	ldr	r2, [pc, #152]	; (8004bc4 <HAL_ADC_ConfigChannel+0x844>)
 8004b2c:	e000      	b.n	8004b30 <HAL_ADC_ConfigChannel+0x7b0>
 8004b2e:	4a21      	ldr	r2, [pc, #132]	; (8004bb4 <HAL_ADC_ConfigChannel+0x834>)
 8004b30:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b34:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b38:	4619      	mov	r1, r3
 8004b3a:	4610      	mov	r0, r2
 8004b3c:	f7fe fb9f 	bl	800327e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b40:	e02e      	b.n	8004ba0 <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a23      	ldr	r2, [pc, #140]	; (8004bd4 <HAL_ADC_ConfigChannel+0x854>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d129      	bne.n	8004ba0 <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004b4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d123      	bne.n	8004ba0 <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a18      	ldr	r2, [pc, #96]	; (8004bc0 <HAL_ADC_ConfigChannel+0x840>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d01e      	beq.n	8004ba0 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004b6a:	d004      	beq.n	8004b76 <HAL_ADC_ConfigChannel+0x7f6>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a13      	ldr	r2, [pc, #76]	; (8004bc0 <HAL_ADC_ConfigChannel+0x840>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d101      	bne.n	8004b7a <HAL_ADC_ConfigChannel+0x7fa>
 8004b76:	4a13      	ldr	r2, [pc, #76]	; (8004bc4 <HAL_ADC_ConfigChannel+0x844>)
 8004b78:	e000      	b.n	8004b7c <HAL_ADC_ConfigChannel+0x7fc>
 8004b7a:	4a0e      	ldr	r2, [pc, #56]	; (8004bb4 <HAL_ADC_ConfigChannel+0x834>)
 8004b7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b80:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b84:	4619      	mov	r1, r3
 8004b86:	4610      	mov	r0, r2
 8004b88:	f7fe fb79 	bl	800327e <LL_ADC_SetCommonPathInternalCh>
 8004b8c:	e008      	b.n	8004ba0 <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b92:	f043 0220 	orr.w	r2, r3, #32
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004ba8:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	37d8      	adds	r7, #216	; 0xd8
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	50000700 	.word	0x50000700
 8004bb8:	c3210000 	.word	0xc3210000
 8004bbc:	90c00010 	.word	0x90c00010
 8004bc0:	50000100 	.word	0x50000100
 8004bc4:	50000300 	.word	0x50000300
 8004bc8:	20000000 	.word	0x20000000
 8004bcc:	053e2d63 	.word	0x053e2d63
 8004bd0:	c7520000 	.word	0xc7520000
 8004bd4:	cb840000 	.word	0xcb840000

08004bd8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b088      	sub	sp, #32
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004be2:	2300      	movs	r3, #0
 8004be4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f7fe fd86 	bl	8003700 <LL_ADC_REG_IsConversionOngoing>
 8004bf4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f7fe fda7 	bl	800374e <LL_ADC_INJ_IsConversionOngoing>
 8004c00:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d103      	bne.n	8004c10 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	f000 8098 	beq.w	8004d40 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d02a      	beq.n	8004c74 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	7f5b      	ldrb	r3, [r3, #29]
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d126      	bne.n	8004c74 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	7f1b      	ldrb	r3, [r3, #28]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d122      	bne.n	8004c74 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004c32:	e014      	b.n	8004c5e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	4a45      	ldr	r2, [pc, #276]	; (8004d4c <ADC_ConversionStop+0x174>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d90d      	bls.n	8004c58 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c40:	f043 0210 	orr.w	r2, r3, #16
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c4c:	f043 0201 	orr.w	r2, r3, #1
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e074      	b.n	8004d42 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c68:	2b40      	cmp	r3, #64	; 0x40
 8004c6a:	d1e3      	bne.n	8004c34 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2240      	movs	r2, #64	; 0x40
 8004c72:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d014      	beq.n	8004ca4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7fe fd3e 	bl	8003700 <LL_ADC_REG_IsConversionOngoing>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00c      	beq.n	8004ca4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7fe fcfb 	bl	800368a <LL_ADC_IsDisableOngoing>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d104      	bne.n	8004ca4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f7fe fd1a 	bl	80036d8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d014      	beq.n	8004cd4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7fe fd4d 	bl	800374e <LL_ADC_INJ_IsConversionOngoing>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00c      	beq.n	8004cd4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f7fe fce3 	bl	800368a <LL_ADC_IsDisableOngoing>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d104      	bne.n	8004cd4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f7fe fd29 	bl	8003726 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d005      	beq.n	8004ce6 <ADC_ConversionStop+0x10e>
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	2b03      	cmp	r3, #3
 8004cde:	d105      	bne.n	8004cec <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004ce0:	230c      	movs	r3, #12
 8004ce2:	617b      	str	r3, [r7, #20]
        break;
 8004ce4:	e005      	b.n	8004cf2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004ce6:	2308      	movs	r3, #8
 8004ce8:	617b      	str	r3, [r7, #20]
        break;
 8004cea:	e002      	b.n	8004cf2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004cec:	2304      	movs	r3, #4
 8004cee:	617b      	str	r3, [r7, #20]
        break;
 8004cf0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004cf2:	f7fe faa5 	bl	8003240 <HAL_GetTick>
 8004cf6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004cf8:	e01b      	b.n	8004d32 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004cfa:	f7fe faa1 	bl	8003240 <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	2b05      	cmp	r3, #5
 8004d06:	d914      	bls.n	8004d32 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689a      	ldr	r2, [r3, #8]
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	4013      	ands	r3, r2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d00d      	beq.n	8004d32 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d1a:	f043 0210 	orr.w	r2, r3, #16
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d26:	f043 0201 	orr.w	r2, r3, #1
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e007      	b.n	8004d42 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689a      	ldr	r2, [r3, #8]
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1dc      	bne.n	8004cfa <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3720      	adds	r7, #32
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	a33fffff 	.word	0xa33fffff

08004d50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7fe fc7f 	bl	8003664 <LL_ADC_IsEnabled>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d176      	bne.n	8004e5a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	689a      	ldr	r2, [r3, #8]
 8004d72:	4b3c      	ldr	r3, [pc, #240]	; (8004e64 <ADC_Enable+0x114>)
 8004d74:	4013      	ands	r3, r2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d00d      	beq.n	8004d96 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d7e:	f043 0210 	orr.w	r2, r3, #16
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d8a:	f043 0201 	orr.w	r2, r3, #1
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e062      	b.n	8004e5c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7fe fc3a 	bl	8003614 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004da8:	d004      	beq.n	8004db4 <ADC_Enable+0x64>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a2e      	ldr	r2, [pc, #184]	; (8004e68 <ADC_Enable+0x118>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d101      	bne.n	8004db8 <ADC_Enable+0x68>
 8004db4:	4b2d      	ldr	r3, [pc, #180]	; (8004e6c <ADC_Enable+0x11c>)
 8004db6:	e000      	b.n	8004dba <ADC_Enable+0x6a>
 8004db8:	4b2d      	ldr	r3, [pc, #180]	; (8004e70 <ADC_Enable+0x120>)
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f7fe fa72 	bl	80032a4 <LL_ADC_GetCommonPathInternalCh>
 8004dc0:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004dc2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d013      	beq.n	8004df2 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004dca:	4b2a      	ldr	r3, [pc, #168]	; (8004e74 <ADC_Enable+0x124>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	099b      	lsrs	r3, r3, #6
 8004dd0:	4a29      	ldr	r2, [pc, #164]	; (8004e78 <ADC_Enable+0x128>)
 8004dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd6:	099b      	lsrs	r3, r3, #6
 8004dd8:	1c5a      	adds	r2, r3, #1
 8004dda:	4613      	mov	r3, r2
 8004ddc:	005b      	lsls	r3, r3, #1
 8004dde:	4413      	add	r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004de4:	e002      	b.n	8004dec <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	3b01      	subs	r3, #1
 8004dea:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1f9      	bne.n	8004de6 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004df2:	f7fe fa25 	bl	8003240 <HAL_GetTick>
 8004df6:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004df8:	e028      	b.n	8004e4c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f7fe fc30 	bl	8003664 <LL_ADC_IsEnabled>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d104      	bne.n	8004e14 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f7fe fc00 	bl	8003614 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004e14:	f7fe fa14 	bl	8003240 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	2b02      	cmp	r3, #2
 8004e20:	d914      	bls.n	8004e4c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d00d      	beq.n	8004e4c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e34:	f043 0210 	orr.w	r2, r3, #16
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e40:	f043 0201 	orr.w	r2, r3, #1
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e007      	b.n	8004e5c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d1cf      	bne.n	8004dfa <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3710      	adds	r7, #16
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	8000003f 	.word	0x8000003f
 8004e68:	50000100 	.word	0x50000100
 8004e6c:	50000300 	.word	0x50000300
 8004e70:	50000700 	.word	0x50000700
 8004e74:	20000000 	.word	0x20000000
 8004e78:	053e2d63 	.word	0x053e2d63

08004e7c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f7fe fbfe 	bl	800368a <LL_ADC_IsDisableOngoing>
 8004e8e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4618      	mov	r0, r3
 8004e96:	f7fe fbe5 	bl	8003664 <LL_ADC_IsEnabled>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d047      	beq.n	8004f30 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d144      	bne.n	8004f30 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	f003 030d 	and.w	r3, r3, #13
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d10c      	bne.n	8004ece <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f7fe fbbf 	bl	800363c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2203      	movs	r2, #3
 8004ec4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004ec6:	f7fe f9bb 	bl	8003240 <HAL_GetTick>
 8004eca:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ecc:	e029      	b.n	8004f22 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ed2:	f043 0210 	orr.w	r2, r3, #16
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ede:	f043 0201 	orr.w	r2, r3, #1
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e023      	b.n	8004f32 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004eea:	f7fe f9a9 	bl	8003240 <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d914      	bls.n	8004f22 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00d      	beq.n	8004f22 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f0a:	f043 0210 	orr.w	r2, r3, #16
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f16:	f043 0201 	orr.w	r2, r3, #1
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e007      	b.n	8004f32 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	f003 0301 	and.w	r3, r3, #1
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d1dc      	bne.n	8004eea <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3710      	adds	r7, #16
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}

08004f3a <LL_ADC_IsEnabled>:
{
 8004f3a:	b480      	push	{r7}
 8004f3c:	b083      	sub	sp, #12
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d101      	bne.n	8004f52 <LL_ADC_IsEnabled+0x18>
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e000      	b.n	8004f54 <LL_ADC_IsEnabled+0x1a>
 8004f52:	2300      	movs	r3, #0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	370c      	adds	r7, #12
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr

08004f60 <LL_ADC_REG_IsConversionOngoing>:
{
 8004f60:	b480      	push	{r7}
 8004f62:	b083      	sub	sp, #12
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	f003 0304 	and.w	r3, r3, #4
 8004f70:	2b04      	cmp	r3, #4
 8004f72:	d101      	bne.n	8004f78 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004f74:	2301      	movs	r3, #1
 8004f76:	e000      	b.n	8004f7a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	370c      	adds	r7, #12
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr

08004f86 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004f86:	b480      	push	{r7}
 8004f88:	b083      	sub	sp, #12
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004f8e:	bf00      	nop
 8004f90:	370c      	adds	r7, #12
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b083      	sub	sp, #12
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004fa2:	bf00      	nop
 8004fa4:	370c      	adds	r7, #12
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr

08004fae <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004fae:	b480      	push	{r7}
 8004fb0:	b083      	sub	sp, #12
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004fb6:	bf00      	nop
 8004fb8:	370c      	adds	r7, #12
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr

08004fc2 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004fc2:	b480      	push	{r7}
 8004fc4:	b083      	sub	sp, #12
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004fca:	bf00      	nop
 8004fcc:	370c      	adds	r7, #12
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr

08004fd6 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004fd6:	b480      	push	{r7}
 8004fd8:	b083      	sub	sp, #12
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004fde:	bf00      	nop
 8004fe0:	370c      	adds	r7, #12
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
	...

08004fec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004fec:	b590      	push	{r4, r7, lr}
 8004fee:	b0a1      	sub	sp, #132	; 0x84
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005002:	2b01      	cmp	r3, #1
 8005004:	d101      	bne.n	800500a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005006:	2302      	movs	r3, #2
 8005008:	e0cb      	b.n	80051a2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2201      	movs	r2, #1
 800500e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005012:	2300      	movs	r3, #0
 8005014:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005016:	2300      	movs	r3, #0
 8005018:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005022:	d102      	bne.n	800502a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005024:	4b61      	ldr	r3, [pc, #388]	; (80051ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005026:	60bb      	str	r3, [r7, #8]
 8005028:	e001      	b.n	800502e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800502a:	2300      	movs	r3, #0
 800502c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d10b      	bne.n	800504c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005038:	f043 0220 	orr.w	r2, r3, #32
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e0aa      	b.n	80051a2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	4618      	mov	r0, r3
 8005050:	f7ff ff86 	bl	8004f60 <LL_ADC_REG_IsConversionOngoing>
 8005054:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4618      	mov	r0, r3
 800505c:	f7ff ff80 	bl	8004f60 <LL_ADC_REG_IsConversionOngoing>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	f040 808c 	bne.w	8005180 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005068:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800506a:	2b00      	cmp	r3, #0
 800506c:	f040 8088 	bne.w	8005180 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005078:	d004      	beq.n	8005084 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a4b      	ldr	r2, [pc, #300]	; (80051ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d101      	bne.n	8005088 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8005084:	4b4a      	ldr	r3, [pc, #296]	; (80051b0 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 8005086:	e000      	b.n	800508a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8005088:	4b4a      	ldr	r3, [pc, #296]	; (80051b4 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 800508a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d041      	beq.n	8005118 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005094:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	6859      	ldr	r1, [r3, #4]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80050a6:	035b      	lsls	r3, r3, #13
 80050a8:	430b      	orrs	r3, r1
 80050aa:	431a      	orrs	r2, r3
 80050ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050ae:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80050b8:	d004      	beq.n	80050c4 <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a3b      	ldr	r2, [pc, #236]	; (80051ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d10f      	bne.n	80050e4 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 80050c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80050c8:	f7ff ff37 	bl	8004f3a <LL_ADC_IsEnabled>
 80050cc:	4604      	mov	r4, r0
 80050ce:	4837      	ldr	r0, [pc, #220]	; (80051ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80050d0:	f7ff ff33 	bl	8004f3a <LL_ADC_IsEnabled>
 80050d4:	4603      	mov	r3, r0
 80050d6:	4323      	orrs	r3, r4
 80050d8:	2b00      	cmp	r3, #0
 80050da:	bf0c      	ite	eq
 80050dc:	2301      	moveq	r3, #1
 80050de:	2300      	movne	r3, #0
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	e008      	b.n	80050f6 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 80050e4:	4834      	ldr	r0, [pc, #208]	; (80051b8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80050e6:	f7ff ff28 	bl	8004f3a <LL_ADC_IsEnabled>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	bf0c      	ite	eq
 80050f0:	2301      	moveq	r3, #1
 80050f2:	2300      	movne	r3, #0
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d04c      	beq.n	8005194 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80050fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005102:	f023 030f 	bic.w	r3, r3, #15
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	6811      	ldr	r1, [r2, #0]
 800510a:	683a      	ldr	r2, [r7, #0]
 800510c:	6892      	ldr	r2, [r2, #8]
 800510e:	430a      	orrs	r2, r1
 8005110:	431a      	orrs	r2, r3
 8005112:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005114:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005116:	e03d      	b.n	8005194 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005118:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005120:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005122:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800512c:	d004      	beq.n	8005138 <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a1e      	ldr	r2, [pc, #120]	; (80051ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d10f      	bne.n	8005158 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8005138:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800513c:	f7ff fefd 	bl	8004f3a <LL_ADC_IsEnabled>
 8005140:	4604      	mov	r4, r0
 8005142:	481a      	ldr	r0, [pc, #104]	; (80051ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005144:	f7ff fef9 	bl	8004f3a <LL_ADC_IsEnabled>
 8005148:	4603      	mov	r3, r0
 800514a:	4323      	orrs	r3, r4
 800514c:	2b00      	cmp	r3, #0
 800514e:	bf0c      	ite	eq
 8005150:	2301      	moveq	r3, #1
 8005152:	2300      	movne	r3, #0
 8005154:	b2db      	uxtb	r3, r3
 8005156:	e008      	b.n	800516a <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 8005158:	4817      	ldr	r0, [pc, #92]	; (80051b8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800515a:	f7ff feee 	bl	8004f3a <LL_ADC_IsEnabled>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	bf0c      	ite	eq
 8005164:	2301      	moveq	r3, #1
 8005166:	2300      	movne	r3, #0
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d012      	beq.n	8005194 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800516e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005176:	f023 030f 	bic.w	r3, r3, #15
 800517a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800517c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800517e:	e009      	b.n	8005194 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005184:	f043 0220 	orr.w	r2, r3, #32
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8005192:	e000      	b.n	8005196 <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005194:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800519e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3784      	adds	r7, #132	; 0x84
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd90      	pop	{r4, r7, pc}
 80051aa:	bf00      	nop
 80051ac:	50000100 	.word	0x50000100
 80051b0:	50000300 	.word	0x50000300
 80051b4:	50000700 	.word	0x50000700
 80051b8:	50000400 	.word	0x50000400

080051bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051bc:	b480      	push	{r7}
 80051be:	b085      	sub	sp, #20
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f003 0307 	and.w	r3, r3, #7
 80051ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80051cc:	4b0c      	ldr	r3, [pc, #48]	; (8005200 <__NVIC_SetPriorityGrouping+0x44>)
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80051d2:	68ba      	ldr	r2, [r7, #8]
 80051d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80051d8:	4013      	ands	r3, r2
 80051da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80051e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80051e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80051ee:	4a04      	ldr	r2, [pc, #16]	; (8005200 <__NVIC_SetPriorityGrouping+0x44>)
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	60d3      	str	r3, [r2, #12]
}
 80051f4:	bf00      	nop
 80051f6:	3714      	adds	r7, #20
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr
 8005200:	e000ed00 	.word	0xe000ed00

08005204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005204:	b480      	push	{r7}
 8005206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005208:	4b04      	ldr	r3, [pc, #16]	; (800521c <__NVIC_GetPriorityGrouping+0x18>)
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	0a1b      	lsrs	r3, r3, #8
 800520e:	f003 0307 	and.w	r3, r3, #7
}
 8005212:	4618      	mov	r0, r3
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr
 800521c:	e000ed00 	.word	0xe000ed00

08005220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005220:	b480      	push	{r7}
 8005222:	b083      	sub	sp, #12
 8005224:	af00      	add	r7, sp, #0
 8005226:	4603      	mov	r3, r0
 8005228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800522a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800522e:	2b00      	cmp	r3, #0
 8005230:	db0b      	blt.n	800524a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005232:	79fb      	ldrb	r3, [r7, #7]
 8005234:	f003 021f 	and.w	r2, r3, #31
 8005238:	4907      	ldr	r1, [pc, #28]	; (8005258 <__NVIC_EnableIRQ+0x38>)
 800523a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800523e:	095b      	lsrs	r3, r3, #5
 8005240:	2001      	movs	r0, #1
 8005242:	fa00 f202 	lsl.w	r2, r0, r2
 8005246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800524a:	bf00      	nop
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	e000e100 	.word	0xe000e100

0800525c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	4603      	mov	r3, r0
 8005264:	6039      	str	r1, [r7, #0]
 8005266:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800526c:	2b00      	cmp	r3, #0
 800526e:	db0a      	blt.n	8005286 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	b2da      	uxtb	r2, r3
 8005274:	490c      	ldr	r1, [pc, #48]	; (80052a8 <__NVIC_SetPriority+0x4c>)
 8005276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800527a:	0112      	lsls	r2, r2, #4
 800527c:	b2d2      	uxtb	r2, r2
 800527e:	440b      	add	r3, r1
 8005280:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005284:	e00a      	b.n	800529c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	b2da      	uxtb	r2, r3
 800528a:	4908      	ldr	r1, [pc, #32]	; (80052ac <__NVIC_SetPriority+0x50>)
 800528c:	79fb      	ldrb	r3, [r7, #7]
 800528e:	f003 030f 	and.w	r3, r3, #15
 8005292:	3b04      	subs	r3, #4
 8005294:	0112      	lsls	r2, r2, #4
 8005296:	b2d2      	uxtb	r2, r2
 8005298:	440b      	add	r3, r1
 800529a:	761a      	strb	r2, [r3, #24]
}
 800529c:	bf00      	nop
 800529e:	370c      	adds	r7, #12
 80052a0:	46bd      	mov	sp, r7
 80052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a6:	4770      	bx	lr
 80052a8:	e000e100 	.word	0xe000e100
 80052ac:	e000ed00 	.word	0xe000ed00

080052b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b089      	sub	sp, #36	; 0x24
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f003 0307 	and.w	r3, r3, #7
 80052c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	f1c3 0307 	rsb	r3, r3, #7
 80052ca:	2b04      	cmp	r3, #4
 80052cc:	bf28      	it	cs
 80052ce:	2304      	movcs	r3, #4
 80052d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	3304      	adds	r3, #4
 80052d6:	2b06      	cmp	r3, #6
 80052d8:	d902      	bls.n	80052e0 <NVIC_EncodePriority+0x30>
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	3b03      	subs	r3, #3
 80052de:	e000      	b.n	80052e2 <NVIC_EncodePriority+0x32>
 80052e0:	2300      	movs	r3, #0
 80052e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052e4:	f04f 32ff 	mov.w	r2, #4294967295
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	fa02 f303 	lsl.w	r3, r2, r3
 80052ee:	43da      	mvns	r2, r3
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	401a      	ands	r2, r3
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052f8:	f04f 31ff 	mov.w	r1, #4294967295
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005302:	43d9      	mvns	r1, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005308:	4313      	orrs	r3, r2
         );
}
 800530a:	4618      	mov	r0, r3
 800530c:	3724      	adds	r7, #36	; 0x24
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr

08005316 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005316:	b580      	push	{r7, lr}
 8005318:	b082      	sub	sp, #8
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f7ff ff4c 	bl	80051bc <__NVIC_SetPriorityGrouping>
}
 8005324:	bf00      	nop
 8005326:	3708      	adds	r7, #8
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}

0800532c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b086      	sub	sp, #24
 8005330:	af00      	add	r7, sp, #0
 8005332:	4603      	mov	r3, r0
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	607a      	str	r2, [r7, #4]
 8005338:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800533a:	f7ff ff63 	bl	8005204 <__NVIC_GetPriorityGrouping>
 800533e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	68b9      	ldr	r1, [r7, #8]
 8005344:	6978      	ldr	r0, [r7, #20]
 8005346:	f7ff ffb3 	bl	80052b0 <NVIC_EncodePriority>
 800534a:	4602      	mov	r2, r0
 800534c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005350:	4611      	mov	r1, r2
 8005352:	4618      	mov	r0, r3
 8005354:	f7ff ff82 	bl	800525c <__NVIC_SetPriority>
}
 8005358:	bf00      	nop
 800535a:	3718      	adds	r7, #24
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}

08005360 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
 8005366:	4603      	mov	r3, r0
 8005368:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800536a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800536e:	4618      	mov	r0, r3
 8005370:	f7ff ff56 	bl	8005220 <__NVIC_EnableIRQ>
}
 8005374:	bf00      	nop
 8005376:	3708      	adds	r7, #8
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}

0800537c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800537c:	b480      	push	{r7}
 800537e:	b087      	sub	sp, #28
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005386:	2300      	movs	r3, #0
 8005388:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800538a:	e15a      	b.n	8005642 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	2101      	movs	r1, #1
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	fa01 f303 	lsl.w	r3, r1, r3
 8005398:	4013      	ands	r3, r2
 800539a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	f000 814c 	beq.w	800563c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	f003 0303 	and.w	r3, r3, #3
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d005      	beq.n	80053bc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80053b8:	2b02      	cmp	r3, #2
 80053ba:	d130      	bne.n	800541e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	005b      	lsls	r3, r3, #1
 80053c6:	2203      	movs	r2, #3
 80053c8:	fa02 f303 	lsl.w	r3, r2, r3
 80053cc:	43db      	mvns	r3, r3
 80053ce:	693a      	ldr	r2, [r7, #16]
 80053d0:	4013      	ands	r3, r2
 80053d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	68da      	ldr	r2, [r3, #12]
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	005b      	lsls	r3, r3, #1
 80053dc:	fa02 f303 	lsl.w	r3, r2, r3
 80053e0:	693a      	ldr	r2, [r7, #16]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	693a      	ldr	r2, [r7, #16]
 80053ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80053f2:	2201      	movs	r2, #1
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	fa02 f303 	lsl.w	r3, r2, r3
 80053fa:	43db      	mvns	r3, r3
 80053fc:	693a      	ldr	r2, [r7, #16]
 80053fe:	4013      	ands	r3, r2
 8005400:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	091b      	lsrs	r3, r3, #4
 8005408:	f003 0201 	and.w	r2, r3, #1
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	fa02 f303 	lsl.w	r3, r2, r3
 8005412:	693a      	ldr	r2, [r7, #16]
 8005414:	4313      	orrs	r3, r2
 8005416:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	693a      	ldr	r2, [r7, #16]
 800541c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	f003 0303 	and.w	r3, r3, #3
 8005426:	2b03      	cmp	r3, #3
 8005428:	d017      	beq.n	800545a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	005b      	lsls	r3, r3, #1
 8005434:	2203      	movs	r2, #3
 8005436:	fa02 f303 	lsl.w	r3, r2, r3
 800543a:	43db      	mvns	r3, r3
 800543c:	693a      	ldr	r2, [r7, #16]
 800543e:	4013      	ands	r3, r2
 8005440:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	689a      	ldr	r2, [r3, #8]
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	005b      	lsls	r3, r3, #1
 800544a:	fa02 f303 	lsl.w	r3, r2, r3
 800544e:	693a      	ldr	r2, [r7, #16]
 8005450:	4313      	orrs	r3, r2
 8005452:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	693a      	ldr	r2, [r7, #16]
 8005458:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	f003 0303 	and.w	r3, r3, #3
 8005462:	2b02      	cmp	r3, #2
 8005464:	d123      	bne.n	80054ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	08da      	lsrs	r2, r3, #3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	3208      	adds	r2, #8
 800546e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005472:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	f003 0307 	and.w	r3, r3, #7
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	220f      	movs	r2, #15
 800547e:	fa02 f303 	lsl.w	r3, r2, r3
 8005482:	43db      	mvns	r3, r3
 8005484:	693a      	ldr	r2, [r7, #16]
 8005486:	4013      	ands	r3, r2
 8005488:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	691a      	ldr	r2, [r3, #16]
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	f003 0307 	and.w	r3, r3, #7
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	fa02 f303 	lsl.w	r3, r2, r3
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	4313      	orrs	r3, r2
 800549e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	08da      	lsrs	r2, r3, #3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	3208      	adds	r2, #8
 80054a8:	6939      	ldr	r1, [r7, #16]
 80054aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	2203      	movs	r2, #3
 80054ba:	fa02 f303 	lsl.w	r3, r2, r3
 80054be:	43db      	mvns	r3, r3
 80054c0:	693a      	ldr	r2, [r7, #16]
 80054c2:	4013      	ands	r3, r2
 80054c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f003 0203 	and.w	r2, r3, #3
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	005b      	lsls	r3, r3, #1
 80054d2:	fa02 f303 	lsl.w	r3, r2, r3
 80054d6:	693a      	ldr	r2, [r7, #16]
 80054d8:	4313      	orrs	r3, r2
 80054da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	f000 80a6 	beq.w	800563c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054f0:	4b5b      	ldr	r3, [pc, #364]	; (8005660 <HAL_GPIO_Init+0x2e4>)
 80054f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054f4:	4a5a      	ldr	r2, [pc, #360]	; (8005660 <HAL_GPIO_Init+0x2e4>)
 80054f6:	f043 0301 	orr.w	r3, r3, #1
 80054fa:	6613      	str	r3, [r2, #96]	; 0x60
 80054fc:	4b58      	ldr	r3, [pc, #352]	; (8005660 <HAL_GPIO_Init+0x2e4>)
 80054fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005500:	f003 0301 	and.w	r3, r3, #1
 8005504:	60bb      	str	r3, [r7, #8]
 8005506:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005508:	4a56      	ldr	r2, [pc, #344]	; (8005664 <HAL_GPIO_Init+0x2e8>)
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	089b      	lsrs	r3, r3, #2
 800550e:	3302      	adds	r3, #2
 8005510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005514:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	f003 0303 	and.w	r3, r3, #3
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	220f      	movs	r2, #15
 8005520:	fa02 f303 	lsl.w	r3, r2, r3
 8005524:	43db      	mvns	r3, r3
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	4013      	ands	r3, r2
 800552a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005532:	d01f      	beq.n	8005574 <HAL_GPIO_Init+0x1f8>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a4c      	ldr	r2, [pc, #304]	; (8005668 <HAL_GPIO_Init+0x2ec>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d019      	beq.n	8005570 <HAL_GPIO_Init+0x1f4>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	4a4b      	ldr	r2, [pc, #300]	; (800566c <HAL_GPIO_Init+0x2f0>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d013      	beq.n	800556c <HAL_GPIO_Init+0x1f0>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a4a      	ldr	r2, [pc, #296]	; (8005670 <HAL_GPIO_Init+0x2f4>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d00d      	beq.n	8005568 <HAL_GPIO_Init+0x1ec>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a49      	ldr	r2, [pc, #292]	; (8005674 <HAL_GPIO_Init+0x2f8>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d007      	beq.n	8005564 <HAL_GPIO_Init+0x1e8>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a48      	ldr	r2, [pc, #288]	; (8005678 <HAL_GPIO_Init+0x2fc>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d101      	bne.n	8005560 <HAL_GPIO_Init+0x1e4>
 800555c:	2305      	movs	r3, #5
 800555e:	e00a      	b.n	8005576 <HAL_GPIO_Init+0x1fa>
 8005560:	2306      	movs	r3, #6
 8005562:	e008      	b.n	8005576 <HAL_GPIO_Init+0x1fa>
 8005564:	2304      	movs	r3, #4
 8005566:	e006      	b.n	8005576 <HAL_GPIO_Init+0x1fa>
 8005568:	2303      	movs	r3, #3
 800556a:	e004      	b.n	8005576 <HAL_GPIO_Init+0x1fa>
 800556c:	2302      	movs	r3, #2
 800556e:	e002      	b.n	8005576 <HAL_GPIO_Init+0x1fa>
 8005570:	2301      	movs	r3, #1
 8005572:	e000      	b.n	8005576 <HAL_GPIO_Init+0x1fa>
 8005574:	2300      	movs	r3, #0
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	f002 0203 	and.w	r2, r2, #3
 800557c:	0092      	lsls	r2, r2, #2
 800557e:	4093      	lsls	r3, r2
 8005580:	693a      	ldr	r2, [r7, #16]
 8005582:	4313      	orrs	r3, r2
 8005584:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005586:	4937      	ldr	r1, [pc, #220]	; (8005664 <HAL_GPIO_Init+0x2e8>)
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	089b      	lsrs	r3, r3, #2
 800558c:	3302      	adds	r3, #2
 800558e:	693a      	ldr	r2, [r7, #16]
 8005590:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005594:	4b39      	ldr	r3, [pc, #228]	; (800567c <HAL_GPIO_Init+0x300>)
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	43db      	mvns	r3, r3
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	4013      	ands	r3, r2
 80055a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d003      	beq.n	80055b8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80055b8:	4a30      	ldr	r2, [pc, #192]	; (800567c <HAL_GPIO_Init+0x300>)
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80055be:	4b2f      	ldr	r3, [pc, #188]	; (800567c <HAL_GPIO_Init+0x300>)
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	43db      	mvns	r3, r3
 80055c8:	693a      	ldr	r2, [r7, #16]
 80055ca:	4013      	ands	r3, r2
 80055cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80055da:	693a      	ldr	r2, [r7, #16]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	4313      	orrs	r3, r2
 80055e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80055e2:	4a26      	ldr	r2, [pc, #152]	; (800567c <HAL_GPIO_Init+0x300>)
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80055e8:	4b24      	ldr	r3, [pc, #144]	; (800567c <HAL_GPIO_Init+0x300>)
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	43db      	mvns	r3, r3
 80055f2:	693a      	ldr	r2, [r7, #16]
 80055f4:	4013      	ands	r3, r2
 80055f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d003      	beq.n	800560c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005604:	693a      	ldr	r2, [r7, #16]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	4313      	orrs	r3, r2
 800560a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800560c:	4a1b      	ldr	r2, [pc, #108]	; (800567c <HAL_GPIO_Init+0x300>)
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005612:	4b1a      	ldr	r3, [pc, #104]	; (800567c <HAL_GPIO_Init+0x300>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	43db      	mvns	r3, r3
 800561c:	693a      	ldr	r2, [r7, #16]
 800561e:	4013      	ands	r3, r2
 8005620:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d003      	beq.n	8005636 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800562e:	693a      	ldr	r2, [r7, #16]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	4313      	orrs	r3, r2
 8005634:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005636:	4a11      	ldr	r2, [pc, #68]	; (800567c <HAL_GPIO_Init+0x300>)
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	3301      	adds	r3, #1
 8005640:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	fa22 f303 	lsr.w	r3, r2, r3
 800564c:	2b00      	cmp	r3, #0
 800564e:	f47f ae9d 	bne.w	800538c <HAL_GPIO_Init+0x10>
  }
}
 8005652:	bf00      	nop
 8005654:	bf00      	nop
 8005656:	371c      	adds	r7, #28
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr
 8005660:	40021000 	.word	0x40021000
 8005664:	40010000 	.word	0x40010000
 8005668:	48000400 	.word	0x48000400
 800566c:	48000800 	.word	0x48000800
 8005670:	48000c00 	.word	0x48000c00
 8005674:	48001000 	.word	0x48001000
 8005678:	48001400 	.word	0x48001400
 800567c:	40010400 	.word	0x40010400

08005680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	460b      	mov	r3, r1
 800568a:	807b      	strh	r3, [r7, #2]
 800568c:	4613      	mov	r3, r2
 800568e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005690:	787b      	ldrb	r3, [r7, #1]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d003      	beq.n	800569e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005696:	887a      	ldrh	r2, [r7, #2]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800569c:	e002      	b.n	80056a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800569e:	887a      	ldrh	r2, [r7, #2]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b085      	sub	sp, #20
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	460b      	mov	r3, r1
 80056ba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80056c2:	887a      	ldrh	r2, [r7, #2]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	4013      	ands	r3, r2
 80056c8:	041a      	lsls	r2, r3, #16
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	43d9      	mvns	r1, r3
 80056ce:	887b      	ldrh	r3, [r7, #2]
 80056d0:	400b      	ands	r3, r1
 80056d2:	431a      	orrs	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	619a      	str	r2, [r3, #24]
}
 80056d8:	bf00      	nop
 80056da:	3714      	adds	r7, #20
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	4603      	mov	r3, r0
 80056ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80056ee:	4b08      	ldr	r3, [pc, #32]	; (8005710 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80056f0:	695a      	ldr	r2, [r3, #20]
 80056f2:	88fb      	ldrh	r3, [r7, #6]
 80056f4:	4013      	ands	r3, r2
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d006      	beq.n	8005708 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80056fa:	4a05      	ldr	r2, [pc, #20]	; (8005710 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80056fc:	88fb      	ldrh	r3, [r7, #6]
 80056fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005700:	88fb      	ldrh	r3, [r7, #6]
 8005702:	4618      	mov	r0, r3
 8005704:	f000 f806 	bl	8005714 <HAL_GPIO_EXTI_Callback>
  }
}
 8005708:	bf00      	nop
 800570a:	3708      	adds	r7, #8
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}
 8005710:	40010400 	.word	0x40010400

08005714 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	4603      	mov	r3, r0
 800571c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800571e:	bf00      	nop
 8005720:	370c      	adds	r7, #12
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
	...

0800572c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800572c:	b480      	push	{r7}
 800572e:	b085      	sub	sp, #20
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d141      	bne.n	80057be <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800573a:	4b4b      	ldr	r3, [pc, #300]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005742:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005746:	d131      	bne.n	80057ac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005748:	4b47      	ldr	r3, [pc, #284]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800574a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800574e:	4a46      	ldr	r2, [pc, #280]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005750:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005754:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005758:	4b43      	ldr	r3, [pc, #268]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005760:	4a41      	ldr	r2, [pc, #260]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005762:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005766:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005768:	4b40      	ldr	r3, [pc, #256]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2232      	movs	r2, #50	; 0x32
 800576e:	fb02 f303 	mul.w	r3, r2, r3
 8005772:	4a3f      	ldr	r2, [pc, #252]	; (8005870 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005774:	fba2 2303 	umull	r2, r3, r2, r3
 8005778:	0c9b      	lsrs	r3, r3, #18
 800577a:	3301      	adds	r3, #1
 800577c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800577e:	e002      	b.n	8005786 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	3b01      	subs	r3, #1
 8005784:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005786:	4b38      	ldr	r3, [pc, #224]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005788:	695b      	ldr	r3, [r3, #20]
 800578a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800578e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005792:	d102      	bne.n	800579a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1f2      	bne.n	8005780 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800579a:	4b33      	ldr	r3, [pc, #204]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800579c:	695b      	ldr	r3, [r3, #20]
 800579e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057a6:	d158      	bne.n	800585a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e057      	b.n	800585c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80057ac:	4b2e      	ldr	r3, [pc, #184]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057b2:	4a2d      	ldr	r2, [pc, #180]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80057bc:	e04d      	b.n	800585a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057c4:	d141      	bne.n	800584a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80057c6:	4b28      	ldr	r3, [pc, #160]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80057ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057d2:	d131      	bne.n	8005838 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80057d4:	4b24      	ldr	r3, [pc, #144]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057da:	4a23      	ldr	r2, [pc, #140]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057e0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80057e4:	4b20      	ldr	r3, [pc, #128]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80057ec:	4a1e      	ldr	r2, [pc, #120]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80057f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80057f4:	4b1d      	ldr	r3, [pc, #116]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2232      	movs	r2, #50	; 0x32
 80057fa:	fb02 f303 	mul.w	r3, r2, r3
 80057fe:	4a1c      	ldr	r2, [pc, #112]	; (8005870 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005800:	fba2 2303 	umull	r2, r3, r2, r3
 8005804:	0c9b      	lsrs	r3, r3, #18
 8005806:	3301      	adds	r3, #1
 8005808:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800580a:	e002      	b.n	8005812 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	3b01      	subs	r3, #1
 8005810:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005812:	4b15      	ldr	r3, [pc, #84]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005814:	695b      	ldr	r3, [r3, #20]
 8005816:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800581a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800581e:	d102      	bne.n	8005826 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1f2      	bne.n	800580c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005826:	4b10      	ldr	r3, [pc, #64]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800582e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005832:	d112      	bne.n	800585a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e011      	b.n	800585c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005838:	4b0b      	ldr	r3, [pc, #44]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800583a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800583e:	4a0a      	ldr	r2, [pc, #40]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005840:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005844:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005848:	e007      	b.n	800585a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800584a:	4b07      	ldr	r3, [pc, #28]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005852:	4a05      	ldr	r2, [pc, #20]	; (8005868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005854:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005858:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	3714      	adds	r7, #20
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	40007000 	.word	0x40007000
 800586c:	20000000 	.word	0x20000000
 8005870:	431bde83 	.word	0x431bde83

08005874 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005874:	b480      	push	{r7}
 8005876:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005878:	4b05      	ldr	r3, [pc, #20]	; (8005890 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	4a04      	ldr	r2, [pc, #16]	; (8005890 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800587e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005882:	6093      	str	r3, [r2, #8]
}
 8005884:	bf00      	nop
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr
 800588e:	bf00      	nop
 8005890:	40007000 	.word	0x40007000

08005894 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b088      	sub	sp, #32
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d101      	bne.n	80058a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e2fe      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d075      	beq.n	800599e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058b2:	4b97      	ldr	r3, [pc, #604]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f003 030c 	and.w	r3, r3, #12
 80058ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80058bc:	4b94      	ldr	r3, [pc, #592]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	f003 0303 	and.w	r3, r3, #3
 80058c4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	2b0c      	cmp	r3, #12
 80058ca:	d102      	bne.n	80058d2 <HAL_RCC_OscConfig+0x3e>
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	2b03      	cmp	r3, #3
 80058d0:	d002      	beq.n	80058d8 <HAL_RCC_OscConfig+0x44>
 80058d2:	69bb      	ldr	r3, [r7, #24]
 80058d4:	2b08      	cmp	r3, #8
 80058d6:	d10b      	bne.n	80058f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058d8:	4b8d      	ldr	r3, [pc, #564]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d05b      	beq.n	800599c <HAL_RCC_OscConfig+0x108>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d157      	bne.n	800599c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e2d9      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058f8:	d106      	bne.n	8005908 <HAL_RCC_OscConfig+0x74>
 80058fa:	4b85      	ldr	r3, [pc, #532]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a84      	ldr	r2, [pc, #528]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005900:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005904:	6013      	str	r3, [r2, #0]
 8005906:	e01d      	b.n	8005944 <HAL_RCC_OscConfig+0xb0>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005910:	d10c      	bne.n	800592c <HAL_RCC_OscConfig+0x98>
 8005912:	4b7f      	ldr	r3, [pc, #508]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a7e      	ldr	r2, [pc, #504]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005918:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800591c:	6013      	str	r3, [r2, #0]
 800591e:	4b7c      	ldr	r3, [pc, #496]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a7b      	ldr	r2, [pc, #492]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005924:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005928:	6013      	str	r3, [r2, #0]
 800592a:	e00b      	b.n	8005944 <HAL_RCC_OscConfig+0xb0>
 800592c:	4b78      	ldr	r3, [pc, #480]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a77      	ldr	r2, [pc, #476]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005932:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005936:	6013      	str	r3, [r2, #0]
 8005938:	4b75      	ldr	r3, [pc, #468]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a74      	ldr	r2, [pc, #464]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 800593e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005942:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d013      	beq.n	8005974 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800594c:	f7fd fc78 	bl	8003240 <HAL_GetTick>
 8005950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005952:	e008      	b.n	8005966 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005954:	f7fd fc74 	bl	8003240 <HAL_GetTick>
 8005958:	4602      	mov	r2, r0
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	2b64      	cmp	r3, #100	; 0x64
 8005960:	d901      	bls.n	8005966 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e29e      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005966:	4b6a      	ldr	r3, [pc, #424]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d0f0      	beq.n	8005954 <HAL_RCC_OscConfig+0xc0>
 8005972:	e014      	b.n	800599e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005974:	f7fd fc64 	bl	8003240 <HAL_GetTick>
 8005978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800597a:	e008      	b.n	800598e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800597c:	f7fd fc60 	bl	8003240 <HAL_GetTick>
 8005980:	4602      	mov	r2, r0
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	2b64      	cmp	r3, #100	; 0x64
 8005988:	d901      	bls.n	800598e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800598a:	2303      	movs	r3, #3
 800598c:	e28a      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800598e:	4b60      	ldr	r3, [pc, #384]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005996:	2b00      	cmp	r3, #0
 8005998:	d1f0      	bne.n	800597c <HAL_RCC_OscConfig+0xe8>
 800599a:	e000      	b.n	800599e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800599c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0302 	and.w	r3, r3, #2
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d075      	beq.n	8005a96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059aa:	4b59      	ldr	r3, [pc, #356]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f003 030c 	and.w	r3, r3, #12
 80059b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059b4:	4b56      	ldr	r3, [pc, #344]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	f003 0303 	and.w	r3, r3, #3
 80059bc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	2b0c      	cmp	r3, #12
 80059c2:	d102      	bne.n	80059ca <HAL_RCC_OscConfig+0x136>
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d002      	beq.n	80059d0 <HAL_RCC_OscConfig+0x13c>
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	2b04      	cmp	r3, #4
 80059ce:	d11f      	bne.n	8005a10 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059d0:	4b4f      	ldr	r3, [pc, #316]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d005      	beq.n	80059e8 <HAL_RCC_OscConfig+0x154>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d101      	bne.n	80059e8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e25d      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059e8:	4b49      	ldr	r3, [pc, #292]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	061b      	lsls	r3, r3, #24
 80059f6:	4946      	ldr	r1, [pc, #280]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80059fc:	4b45      	ldr	r3, [pc, #276]	; (8005b14 <HAL_RCC_OscConfig+0x280>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4618      	mov	r0, r3
 8005a02:	f7fd f9cd 	bl	8002da0 <HAL_InitTick>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d043      	beq.n	8005a94 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e249      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d023      	beq.n	8005a60 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a18:	4b3d      	ldr	r3, [pc, #244]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a3c      	ldr	r2, [pc, #240]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005a1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a24:	f7fd fc0c 	bl	8003240 <HAL_GetTick>
 8005a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a2a:	e008      	b.n	8005a3e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a2c:	f7fd fc08 	bl	8003240 <HAL_GetTick>
 8005a30:	4602      	mov	r2, r0
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d901      	bls.n	8005a3e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005a3a:	2303      	movs	r3, #3
 8005a3c:	e232      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a3e:	4b34      	ldr	r3, [pc, #208]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d0f0      	beq.n	8005a2c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a4a:	4b31      	ldr	r3, [pc, #196]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	061b      	lsls	r3, r3, #24
 8005a58:	492d      	ldr	r1, [pc, #180]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	604b      	str	r3, [r1, #4]
 8005a5e:	e01a      	b.n	8005a96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a60:	4b2b      	ldr	r3, [pc, #172]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a2a      	ldr	r2, [pc, #168]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005a66:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6c:	f7fd fbe8 	bl	8003240 <HAL_GetTick>
 8005a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a72:	e008      	b.n	8005a86 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a74:	f7fd fbe4 	bl	8003240 <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e20e      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a86:	4b22      	ldr	r3, [pc, #136]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1f0      	bne.n	8005a74 <HAL_RCC_OscConfig+0x1e0>
 8005a92:	e000      	b.n	8005a96 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a94:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0308 	and.w	r3, r3, #8
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d041      	beq.n	8005b26 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d01c      	beq.n	8005ae4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005aaa:	4b19      	ldr	r3, [pc, #100]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005aac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ab0:	4a17      	ldr	r2, [pc, #92]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005ab2:	f043 0301 	orr.w	r3, r3, #1
 8005ab6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aba:	f7fd fbc1 	bl	8003240 <HAL_GetTick>
 8005abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ac0:	e008      	b.n	8005ad4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ac2:	f7fd fbbd 	bl	8003240 <HAL_GetTick>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	1ad3      	subs	r3, r2, r3
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d901      	bls.n	8005ad4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e1e7      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ad4:	4b0e      	ldr	r3, [pc, #56]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005ad6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ada:	f003 0302 	and.w	r3, r3, #2
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d0ef      	beq.n	8005ac2 <HAL_RCC_OscConfig+0x22e>
 8005ae2:	e020      	b.n	8005b26 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ae4:	4b0a      	ldr	r3, [pc, #40]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005aea:	4a09      	ldr	r2, [pc, #36]	; (8005b10 <HAL_RCC_OscConfig+0x27c>)
 8005aec:	f023 0301 	bic.w	r3, r3, #1
 8005af0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005af4:	f7fd fba4 	bl	8003240 <HAL_GetTick>
 8005af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005afa:	e00d      	b.n	8005b18 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005afc:	f7fd fba0 	bl	8003240 <HAL_GetTick>
 8005b00:	4602      	mov	r2, r0
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	1ad3      	subs	r3, r2, r3
 8005b06:	2b02      	cmp	r3, #2
 8005b08:	d906      	bls.n	8005b18 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	e1ca      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
 8005b0e:	bf00      	nop
 8005b10:	40021000 	.word	0x40021000
 8005b14:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b18:	4b8c      	ldr	r3, [pc, #560]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005b1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d1ea      	bne.n	8005afc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0304 	and.w	r3, r3, #4
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 80a6 	beq.w	8005c80 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b34:	2300      	movs	r3, #0
 8005b36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005b38:	4b84      	ldr	r3, [pc, #528]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d101      	bne.n	8005b48 <HAL_RCC_OscConfig+0x2b4>
 8005b44:	2301      	movs	r3, #1
 8005b46:	e000      	b.n	8005b4a <HAL_RCC_OscConfig+0x2b6>
 8005b48:	2300      	movs	r3, #0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d00d      	beq.n	8005b6a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b4e:	4b7f      	ldr	r3, [pc, #508]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b52:	4a7e      	ldr	r2, [pc, #504]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005b54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b58:	6593      	str	r3, [r2, #88]	; 0x58
 8005b5a:	4b7c      	ldr	r3, [pc, #496]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b62:	60fb      	str	r3, [r7, #12]
 8005b64:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005b66:	2301      	movs	r3, #1
 8005b68:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b6a:	4b79      	ldr	r3, [pc, #484]	; (8005d50 <HAL_RCC_OscConfig+0x4bc>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d118      	bne.n	8005ba8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b76:	4b76      	ldr	r3, [pc, #472]	; (8005d50 <HAL_RCC_OscConfig+0x4bc>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a75      	ldr	r2, [pc, #468]	; (8005d50 <HAL_RCC_OscConfig+0x4bc>)
 8005b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b82:	f7fd fb5d 	bl	8003240 <HAL_GetTick>
 8005b86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b88:	e008      	b.n	8005b9c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b8a:	f7fd fb59 	bl	8003240 <HAL_GetTick>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	d901      	bls.n	8005b9c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005b98:	2303      	movs	r3, #3
 8005b9a:	e183      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b9c:	4b6c      	ldr	r3, [pc, #432]	; (8005d50 <HAL_RCC_OscConfig+0x4bc>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d0f0      	beq.n	8005b8a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d108      	bne.n	8005bc2 <HAL_RCC_OscConfig+0x32e>
 8005bb0:	4b66      	ldr	r3, [pc, #408]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bb6:	4a65      	ldr	r2, [pc, #404]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005bb8:	f043 0301 	orr.w	r3, r3, #1
 8005bbc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005bc0:	e024      	b.n	8005c0c <HAL_RCC_OscConfig+0x378>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	2b05      	cmp	r3, #5
 8005bc8:	d110      	bne.n	8005bec <HAL_RCC_OscConfig+0x358>
 8005bca:	4b60      	ldr	r3, [pc, #384]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bd0:	4a5e      	ldr	r2, [pc, #376]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005bd2:	f043 0304 	orr.w	r3, r3, #4
 8005bd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005bda:	4b5c      	ldr	r3, [pc, #368]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005be0:	4a5a      	ldr	r2, [pc, #360]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005be2:	f043 0301 	orr.w	r3, r3, #1
 8005be6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005bea:	e00f      	b.n	8005c0c <HAL_RCC_OscConfig+0x378>
 8005bec:	4b57      	ldr	r3, [pc, #348]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bf2:	4a56      	ldr	r2, [pc, #344]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005bf4:	f023 0301 	bic.w	r3, r3, #1
 8005bf8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005bfc:	4b53      	ldr	r3, [pc, #332]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c02:	4a52      	ldr	r2, [pc, #328]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005c04:	f023 0304 	bic.w	r3, r3, #4
 8005c08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d016      	beq.n	8005c42 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c14:	f7fd fb14 	bl	8003240 <HAL_GetTick>
 8005c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c1a:	e00a      	b.n	8005c32 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c1c:	f7fd fb10 	bl	8003240 <HAL_GetTick>
 8005c20:	4602      	mov	r2, r0
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d901      	bls.n	8005c32 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005c2e:	2303      	movs	r3, #3
 8005c30:	e138      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c32:	4b46      	ldr	r3, [pc, #280]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c38:	f003 0302 	and.w	r3, r3, #2
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d0ed      	beq.n	8005c1c <HAL_RCC_OscConfig+0x388>
 8005c40:	e015      	b.n	8005c6e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c42:	f7fd fafd 	bl	8003240 <HAL_GetTick>
 8005c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c48:	e00a      	b.n	8005c60 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c4a:	f7fd faf9 	bl	8003240 <HAL_GetTick>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d901      	bls.n	8005c60 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	e121      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c60:	4b3a      	ldr	r3, [pc, #232]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c66:	f003 0302 	and.w	r3, r3, #2
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1ed      	bne.n	8005c4a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005c6e:	7ffb      	ldrb	r3, [r7, #31]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d105      	bne.n	8005c80 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c74:	4b35      	ldr	r3, [pc, #212]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005c76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c78:	4a34      	ldr	r2, [pc, #208]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005c7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c7e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f003 0320 	and.w	r3, r3, #32
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d03c      	beq.n	8005d06 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	699b      	ldr	r3, [r3, #24]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d01c      	beq.n	8005cce <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c94:	4b2d      	ldr	r3, [pc, #180]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005c96:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c9a:	4a2c      	ldr	r2, [pc, #176]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005c9c:	f043 0301 	orr.w	r3, r3, #1
 8005ca0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ca4:	f7fd facc 	bl	8003240 <HAL_GetTick>
 8005ca8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005caa:	e008      	b.n	8005cbe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005cac:	f7fd fac8 	bl	8003240 <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	d901      	bls.n	8005cbe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e0f2      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005cbe:	4b23      	ldr	r3, [pc, #140]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005cc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005cc4:	f003 0302 	and.w	r3, r3, #2
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d0ef      	beq.n	8005cac <HAL_RCC_OscConfig+0x418>
 8005ccc:	e01b      	b.n	8005d06 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005cce:	4b1f      	ldr	r3, [pc, #124]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005cd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005cd4:	4a1d      	ldr	r2, [pc, #116]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005cd6:	f023 0301 	bic.w	r3, r3, #1
 8005cda:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cde:	f7fd faaf 	bl	8003240 <HAL_GetTick>
 8005ce2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ce4:	e008      	b.n	8005cf8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ce6:	f7fd faab 	bl	8003240 <HAL_GetTick>
 8005cea:	4602      	mov	r2, r0
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	1ad3      	subs	r3, r2, r3
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d901      	bls.n	8005cf8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005cf4:	2303      	movs	r3, #3
 8005cf6:	e0d5      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005cf8:	4b14      	ldr	r3, [pc, #80]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005cfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005cfe:	f003 0302 	and.w	r3, r3, #2
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1ef      	bne.n	8005ce6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	69db      	ldr	r3, [r3, #28]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f000 80c9 	beq.w	8005ea2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d10:	4b0e      	ldr	r3, [pc, #56]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	f003 030c 	and.w	r3, r3, #12
 8005d18:	2b0c      	cmp	r3, #12
 8005d1a:	f000 8083 	beq.w	8005e24 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	69db      	ldr	r3, [r3, #28]
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d15e      	bne.n	8005de4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d26:	4b09      	ldr	r3, [pc, #36]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a08      	ldr	r2, [pc, #32]	; (8005d4c <HAL_RCC_OscConfig+0x4b8>)
 8005d2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d32:	f7fd fa85 	bl	8003240 <HAL_GetTick>
 8005d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d38:	e00c      	b.n	8005d54 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d3a:	f7fd fa81 	bl	8003240 <HAL_GetTick>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	1ad3      	subs	r3, r2, r3
 8005d44:	2b02      	cmp	r3, #2
 8005d46:	d905      	bls.n	8005d54 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e0ab      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
 8005d4c:	40021000 	.word	0x40021000
 8005d50:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d54:	4b55      	ldr	r3, [pc, #340]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d1ec      	bne.n	8005d3a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d60:	4b52      	ldr	r3, [pc, #328]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005d62:	68da      	ldr	r2, [r3, #12]
 8005d64:	4b52      	ldr	r3, [pc, #328]	; (8005eb0 <HAL_RCC_OscConfig+0x61c>)
 8005d66:	4013      	ands	r3, r2
 8005d68:	687a      	ldr	r2, [r7, #4]
 8005d6a:	6a11      	ldr	r1, [r2, #32]
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d70:	3a01      	subs	r2, #1
 8005d72:	0112      	lsls	r2, r2, #4
 8005d74:	4311      	orrs	r1, r2
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005d7a:	0212      	lsls	r2, r2, #8
 8005d7c:	4311      	orrs	r1, r2
 8005d7e:	687a      	ldr	r2, [r7, #4]
 8005d80:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005d82:	0852      	lsrs	r2, r2, #1
 8005d84:	3a01      	subs	r2, #1
 8005d86:	0552      	lsls	r2, r2, #21
 8005d88:	4311      	orrs	r1, r2
 8005d8a:	687a      	ldr	r2, [r7, #4]
 8005d8c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005d8e:	0852      	lsrs	r2, r2, #1
 8005d90:	3a01      	subs	r2, #1
 8005d92:	0652      	lsls	r2, r2, #25
 8005d94:	4311      	orrs	r1, r2
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005d9a:	06d2      	lsls	r2, r2, #27
 8005d9c:	430a      	orrs	r2, r1
 8005d9e:	4943      	ldr	r1, [pc, #268]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005da0:	4313      	orrs	r3, r2
 8005da2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005da4:	4b41      	ldr	r3, [pc, #260]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a40      	ldr	r2, [pc, #256]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005daa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005dae:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005db0:	4b3e      	ldr	r3, [pc, #248]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	4a3d      	ldr	r2, [pc, #244]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005db6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005dba:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dbc:	f7fd fa40 	bl	8003240 <HAL_GetTick>
 8005dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dc2:	e008      	b.n	8005dd6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dc4:	f7fd fa3c 	bl	8003240 <HAL_GetTick>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	1ad3      	subs	r3, r2, r3
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	d901      	bls.n	8005dd6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e066      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dd6:	4b35      	ldr	r3, [pc, #212]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d0f0      	beq.n	8005dc4 <HAL_RCC_OscConfig+0x530>
 8005de2:	e05e      	b.n	8005ea2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005de4:	4b31      	ldr	r3, [pc, #196]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a30      	ldr	r2, [pc, #192]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005dea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005dee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005df0:	f7fd fa26 	bl	8003240 <HAL_GetTick>
 8005df4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005df6:	e008      	b.n	8005e0a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005df8:	f7fd fa22 	bl	8003240 <HAL_GetTick>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	2b02      	cmp	r3, #2
 8005e04:	d901      	bls.n	8005e0a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e04c      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e0a:	4b28      	ldr	r3, [pc, #160]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d1f0      	bne.n	8005df8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005e16:	4b25      	ldr	r3, [pc, #148]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005e18:	68da      	ldr	r2, [r3, #12]
 8005e1a:	4924      	ldr	r1, [pc, #144]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005e1c:	4b25      	ldr	r3, [pc, #148]	; (8005eb4 <HAL_RCC_OscConfig+0x620>)
 8005e1e:	4013      	ands	r3, r2
 8005e20:	60cb      	str	r3, [r1, #12]
 8005e22:	e03e      	b.n	8005ea2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	69db      	ldr	r3, [r3, #28]
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d101      	bne.n	8005e30 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e039      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005e30:	4b1e      	ldr	r3, [pc, #120]	; (8005eac <HAL_RCC_OscConfig+0x618>)
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	f003 0203 	and.w	r2, r3, #3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d12c      	bne.n	8005e9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e4e:	3b01      	subs	r3, #1
 8005e50:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d123      	bne.n	8005e9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e60:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d11b      	bne.n	8005e9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e70:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d113      	bne.n	8005e9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e80:	085b      	lsrs	r3, r3, #1
 8005e82:	3b01      	subs	r3, #1
 8005e84:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d109      	bne.n	8005e9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e94:	085b      	lsrs	r3, r3, #1
 8005e96:	3b01      	subs	r3, #1
 8005e98:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d001      	beq.n	8005ea2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e000      	b.n	8005ea4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005ea2:	2300      	movs	r3, #0
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3720      	adds	r7, #32
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	40021000 	.word	0x40021000
 8005eb0:	019f800c 	.word	0x019f800c
 8005eb4:	feeefffc 	.word	0xfeeefffc

08005eb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b086      	sub	sp, #24
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d101      	bne.n	8005ed0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e11e      	b.n	800610e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ed0:	4b91      	ldr	r3, [pc, #580]	; (8006118 <HAL_RCC_ClockConfig+0x260>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 030f 	and.w	r3, r3, #15
 8005ed8:	683a      	ldr	r2, [r7, #0]
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d910      	bls.n	8005f00 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ede:	4b8e      	ldr	r3, [pc, #568]	; (8006118 <HAL_RCC_ClockConfig+0x260>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f023 020f 	bic.w	r2, r3, #15
 8005ee6:	498c      	ldr	r1, [pc, #560]	; (8006118 <HAL_RCC_ClockConfig+0x260>)
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eee:	4b8a      	ldr	r3, [pc, #552]	; (8006118 <HAL_RCC_ClockConfig+0x260>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f003 030f 	and.w	r3, r3, #15
 8005ef6:	683a      	ldr	r2, [r7, #0]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d001      	beq.n	8005f00 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	e106      	b.n	800610e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d073      	beq.n	8005ff4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	2b03      	cmp	r3, #3
 8005f12:	d129      	bne.n	8005f68 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f14:	4b81      	ldr	r3, [pc, #516]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d101      	bne.n	8005f24 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e0f4      	b.n	800610e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005f24:	f000 f9d0 	bl	80062c8 <RCC_GetSysClockFreqFromPLLSource>
 8005f28:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	4a7c      	ldr	r2, [pc, #496]	; (8006120 <HAL_RCC_ClockConfig+0x268>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d93f      	bls.n	8005fb2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005f32:	4b7a      	ldr	r3, [pc, #488]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d009      	beq.n	8005f52 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d033      	beq.n	8005fb2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d12f      	bne.n	8005fb2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f52:	4b72      	ldr	r3, [pc, #456]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f5a:	4a70      	ldr	r2, [pc, #448]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8005f5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f60:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005f62:	2380      	movs	r3, #128	; 0x80
 8005f64:	617b      	str	r3, [r7, #20]
 8005f66:	e024      	b.n	8005fb2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	2b02      	cmp	r3, #2
 8005f6e:	d107      	bne.n	8005f80 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f70:	4b6a      	ldr	r3, [pc, #424]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d109      	bne.n	8005f90 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	e0c6      	b.n	800610e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f80:	4b66      	ldr	r3, [pc, #408]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d101      	bne.n	8005f90 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e0be      	b.n	800610e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005f90:	f000 f8ce 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 8005f94:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	4a61      	ldr	r2, [pc, #388]	; (8006120 <HAL_RCC_ClockConfig+0x268>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d909      	bls.n	8005fb2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f9e:	4b5f      	ldr	r3, [pc, #380]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fa6:	4a5d      	ldr	r2, [pc, #372]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8005fa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fac:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005fae:	2380      	movs	r3, #128	; 0x80
 8005fb0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005fb2:	4b5a      	ldr	r3, [pc, #360]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	f023 0203 	bic.w	r2, r3, #3
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	4957      	ldr	r1, [pc, #348]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fc4:	f7fd f93c 	bl	8003240 <HAL_GetTick>
 8005fc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fca:	e00a      	b.n	8005fe2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fcc:	f7fd f938 	bl	8003240 <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d901      	bls.n	8005fe2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005fde:	2303      	movs	r3, #3
 8005fe0:	e095      	b.n	800610e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fe2:	4b4e      	ldr	r3, [pc, #312]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	f003 020c 	and.w	r2, r3, #12
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d1eb      	bne.n	8005fcc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 0302 	and.w	r3, r3, #2
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d023      	beq.n	8006048 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0304 	and.w	r3, r3, #4
 8006008:	2b00      	cmp	r3, #0
 800600a:	d005      	beq.n	8006018 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800600c:	4b43      	ldr	r3, [pc, #268]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	4a42      	ldr	r2, [pc, #264]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8006012:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006016:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0308 	and.w	r3, r3, #8
 8006020:	2b00      	cmp	r3, #0
 8006022:	d007      	beq.n	8006034 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006024:	4b3d      	ldr	r3, [pc, #244]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800602c:	4a3b      	ldr	r2, [pc, #236]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 800602e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006032:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006034:	4b39      	ldr	r3, [pc, #228]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	4936      	ldr	r1, [pc, #216]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8006042:	4313      	orrs	r3, r2
 8006044:	608b      	str	r3, [r1, #8]
 8006046:	e008      	b.n	800605a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	2b80      	cmp	r3, #128	; 0x80
 800604c:	d105      	bne.n	800605a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800604e:	4b33      	ldr	r3, [pc, #204]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	4a32      	ldr	r2, [pc, #200]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 8006054:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006058:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800605a:	4b2f      	ldr	r3, [pc, #188]	; (8006118 <HAL_RCC_ClockConfig+0x260>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 030f 	and.w	r3, r3, #15
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	429a      	cmp	r2, r3
 8006066:	d21d      	bcs.n	80060a4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006068:	4b2b      	ldr	r3, [pc, #172]	; (8006118 <HAL_RCC_ClockConfig+0x260>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f023 020f 	bic.w	r2, r3, #15
 8006070:	4929      	ldr	r1, [pc, #164]	; (8006118 <HAL_RCC_ClockConfig+0x260>)
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	4313      	orrs	r3, r2
 8006076:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006078:	f7fd f8e2 	bl	8003240 <HAL_GetTick>
 800607c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800607e:	e00a      	b.n	8006096 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006080:	f7fd f8de 	bl	8003240 <HAL_GetTick>
 8006084:	4602      	mov	r2, r0
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	f241 3288 	movw	r2, #5000	; 0x1388
 800608e:	4293      	cmp	r3, r2
 8006090:	d901      	bls.n	8006096 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006092:	2303      	movs	r3, #3
 8006094:	e03b      	b.n	800610e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006096:	4b20      	ldr	r3, [pc, #128]	; (8006118 <HAL_RCC_ClockConfig+0x260>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f003 030f 	and.w	r3, r3, #15
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d1ed      	bne.n	8006080 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f003 0304 	and.w	r3, r3, #4
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d008      	beq.n	80060c2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060b0:	4b1a      	ldr	r3, [pc, #104]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	4917      	ldr	r1, [pc, #92]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 80060be:	4313      	orrs	r3, r2
 80060c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f003 0308 	and.w	r3, r3, #8
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d009      	beq.n	80060e2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060ce:	4b13      	ldr	r3, [pc, #76]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	00db      	lsls	r3, r3, #3
 80060dc:	490f      	ldr	r1, [pc, #60]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 80060de:	4313      	orrs	r3, r2
 80060e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80060e2:	f000 f825 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 80060e6:	4602      	mov	r2, r0
 80060e8:	4b0c      	ldr	r3, [pc, #48]	; (800611c <HAL_RCC_ClockConfig+0x264>)
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	091b      	lsrs	r3, r3, #4
 80060ee:	f003 030f 	and.w	r3, r3, #15
 80060f2:	490c      	ldr	r1, [pc, #48]	; (8006124 <HAL_RCC_ClockConfig+0x26c>)
 80060f4:	5ccb      	ldrb	r3, [r1, r3]
 80060f6:	f003 031f 	and.w	r3, r3, #31
 80060fa:	fa22 f303 	lsr.w	r3, r2, r3
 80060fe:	4a0a      	ldr	r2, [pc, #40]	; (8006128 <HAL_RCC_ClockConfig+0x270>)
 8006100:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006102:	4b0a      	ldr	r3, [pc, #40]	; (800612c <HAL_RCC_ClockConfig+0x274>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4618      	mov	r0, r3
 8006108:	f7fc fe4a 	bl	8002da0 <HAL_InitTick>
 800610c:	4603      	mov	r3, r0
}
 800610e:	4618      	mov	r0, r3
 8006110:	3718      	adds	r7, #24
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	40022000 	.word	0x40022000
 800611c:	40021000 	.word	0x40021000
 8006120:	04c4b400 	.word	0x04c4b400
 8006124:	0800b8d8 	.word	0x0800b8d8
 8006128:	20000000 	.word	0x20000000
 800612c:	20000004 	.word	0x20000004

08006130 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006130:	b480      	push	{r7}
 8006132:	b087      	sub	sp, #28
 8006134:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006136:	4b2c      	ldr	r3, [pc, #176]	; (80061e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f003 030c 	and.w	r3, r3, #12
 800613e:	2b04      	cmp	r3, #4
 8006140:	d102      	bne.n	8006148 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006142:	4b2a      	ldr	r3, [pc, #168]	; (80061ec <HAL_RCC_GetSysClockFreq+0xbc>)
 8006144:	613b      	str	r3, [r7, #16]
 8006146:	e047      	b.n	80061d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006148:	4b27      	ldr	r3, [pc, #156]	; (80061e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f003 030c 	and.w	r3, r3, #12
 8006150:	2b08      	cmp	r3, #8
 8006152:	d102      	bne.n	800615a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006154:	4b26      	ldr	r3, [pc, #152]	; (80061f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006156:	613b      	str	r3, [r7, #16]
 8006158:	e03e      	b.n	80061d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800615a:	4b23      	ldr	r3, [pc, #140]	; (80061e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	f003 030c 	and.w	r3, r3, #12
 8006162:	2b0c      	cmp	r3, #12
 8006164:	d136      	bne.n	80061d4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006166:	4b20      	ldr	r3, [pc, #128]	; (80061e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	f003 0303 	and.w	r3, r3, #3
 800616e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006170:	4b1d      	ldr	r3, [pc, #116]	; (80061e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	091b      	lsrs	r3, r3, #4
 8006176:	f003 030f 	and.w	r3, r3, #15
 800617a:	3301      	adds	r3, #1
 800617c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2b03      	cmp	r3, #3
 8006182:	d10c      	bne.n	800619e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006184:	4a1a      	ldr	r2, [pc, #104]	; (80061f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	fbb2 f3f3 	udiv	r3, r2, r3
 800618c:	4a16      	ldr	r2, [pc, #88]	; (80061e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800618e:	68d2      	ldr	r2, [r2, #12]
 8006190:	0a12      	lsrs	r2, r2, #8
 8006192:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006196:	fb02 f303 	mul.w	r3, r2, r3
 800619a:	617b      	str	r3, [r7, #20]
      break;
 800619c:	e00c      	b.n	80061b8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800619e:	4a13      	ldr	r2, [pc, #76]	; (80061ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a6:	4a10      	ldr	r2, [pc, #64]	; (80061e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061a8:	68d2      	ldr	r2, [r2, #12]
 80061aa:	0a12      	lsrs	r2, r2, #8
 80061ac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80061b0:	fb02 f303 	mul.w	r3, r2, r3
 80061b4:	617b      	str	r3, [r7, #20]
      break;
 80061b6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80061b8:	4b0b      	ldr	r3, [pc, #44]	; (80061e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	0e5b      	lsrs	r3, r3, #25
 80061be:	f003 0303 	and.w	r3, r3, #3
 80061c2:	3301      	adds	r3, #1
 80061c4:	005b      	lsls	r3, r3, #1
 80061c6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80061c8:	697a      	ldr	r2, [r7, #20]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d0:	613b      	str	r3, [r7, #16]
 80061d2:	e001      	b.n	80061d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80061d4:	2300      	movs	r3, #0
 80061d6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80061d8:	693b      	ldr	r3, [r7, #16]
}
 80061da:	4618      	mov	r0, r3
 80061dc:	371c      	adds	r7, #28
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	40021000 	.word	0x40021000
 80061ec:	00f42400 	.word	0x00f42400
 80061f0:	016e3600 	.word	0x016e3600

080061f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061f4:	b480      	push	{r7}
 80061f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061f8:	4b03      	ldr	r3, [pc, #12]	; (8006208 <HAL_RCC_GetHCLKFreq+0x14>)
 80061fa:	681b      	ldr	r3, [r3, #0]
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	20000000 	.word	0x20000000

0800620c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006210:	f7ff fff0 	bl	80061f4 <HAL_RCC_GetHCLKFreq>
 8006214:	4602      	mov	r2, r0
 8006216:	4b06      	ldr	r3, [pc, #24]	; (8006230 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	0a1b      	lsrs	r3, r3, #8
 800621c:	f003 0307 	and.w	r3, r3, #7
 8006220:	4904      	ldr	r1, [pc, #16]	; (8006234 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006222:	5ccb      	ldrb	r3, [r1, r3]
 8006224:	f003 031f 	and.w	r3, r3, #31
 8006228:	fa22 f303 	lsr.w	r3, r2, r3
}
 800622c:	4618      	mov	r0, r3
 800622e:	bd80      	pop	{r7, pc}
 8006230:	40021000 	.word	0x40021000
 8006234:	0800b8e8 	.word	0x0800b8e8

08006238 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800623c:	f7ff ffda 	bl	80061f4 <HAL_RCC_GetHCLKFreq>
 8006240:	4602      	mov	r2, r0
 8006242:	4b06      	ldr	r3, [pc, #24]	; (800625c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	0adb      	lsrs	r3, r3, #11
 8006248:	f003 0307 	and.w	r3, r3, #7
 800624c:	4904      	ldr	r1, [pc, #16]	; (8006260 <HAL_RCC_GetPCLK2Freq+0x28>)
 800624e:	5ccb      	ldrb	r3, [r1, r3]
 8006250:	f003 031f 	and.w	r3, r3, #31
 8006254:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006258:	4618      	mov	r0, r3
 800625a:	bd80      	pop	{r7, pc}
 800625c:	40021000 	.word	0x40021000
 8006260:	0800b8e8 	.word	0x0800b8e8

08006264 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006264:	b480      	push	{r7}
 8006266:	b083      	sub	sp, #12
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	220f      	movs	r2, #15
 8006272:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006274:	4b12      	ldr	r3, [pc, #72]	; (80062c0 <HAL_RCC_GetClockConfig+0x5c>)
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	f003 0203 	and.w	r2, r3, #3
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006280:	4b0f      	ldr	r3, [pc, #60]	; (80062c0 <HAL_RCC_GetClockConfig+0x5c>)
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800628c:	4b0c      	ldr	r3, [pc, #48]	; (80062c0 <HAL_RCC_GetClockConfig+0x5c>)
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006298:	4b09      	ldr	r3, [pc, #36]	; (80062c0 <HAL_RCC_GetClockConfig+0x5c>)
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	08db      	lsrs	r3, r3, #3
 800629e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80062a6:	4b07      	ldr	r3, [pc, #28]	; (80062c4 <HAL_RCC_GetClockConfig+0x60>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f003 020f 	and.w	r2, r3, #15
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	601a      	str	r2, [r3, #0]
}
 80062b2:	bf00      	nop
 80062b4:	370c      	adds	r7, #12
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	40021000 	.word	0x40021000
 80062c4:	40022000 	.word	0x40022000

080062c8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b087      	sub	sp, #28
 80062cc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80062ce:	4b1e      	ldr	r3, [pc, #120]	; (8006348 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	f003 0303 	and.w	r3, r3, #3
 80062d6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80062d8:	4b1b      	ldr	r3, [pc, #108]	; (8006348 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	091b      	lsrs	r3, r3, #4
 80062de:	f003 030f 	and.w	r3, r3, #15
 80062e2:	3301      	adds	r3, #1
 80062e4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	2b03      	cmp	r3, #3
 80062ea:	d10c      	bne.n	8006306 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062ec:	4a17      	ldr	r2, [pc, #92]	; (800634c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80062f4:	4a14      	ldr	r2, [pc, #80]	; (8006348 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80062f6:	68d2      	ldr	r2, [r2, #12]
 80062f8:	0a12      	lsrs	r2, r2, #8
 80062fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80062fe:	fb02 f303 	mul.w	r3, r2, r3
 8006302:	617b      	str	r3, [r7, #20]
    break;
 8006304:	e00c      	b.n	8006320 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006306:	4a12      	ldr	r2, [pc, #72]	; (8006350 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	fbb2 f3f3 	udiv	r3, r2, r3
 800630e:	4a0e      	ldr	r2, [pc, #56]	; (8006348 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006310:	68d2      	ldr	r2, [r2, #12]
 8006312:	0a12      	lsrs	r2, r2, #8
 8006314:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006318:	fb02 f303 	mul.w	r3, r2, r3
 800631c:	617b      	str	r3, [r7, #20]
    break;
 800631e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006320:	4b09      	ldr	r3, [pc, #36]	; (8006348 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	0e5b      	lsrs	r3, r3, #25
 8006326:	f003 0303 	and.w	r3, r3, #3
 800632a:	3301      	adds	r3, #1
 800632c:	005b      	lsls	r3, r3, #1
 800632e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006330:	697a      	ldr	r2, [r7, #20]
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	fbb2 f3f3 	udiv	r3, r2, r3
 8006338:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800633a:	687b      	ldr	r3, [r7, #4]
}
 800633c:	4618      	mov	r0, r3
 800633e:	371c      	adds	r7, #28
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr
 8006348:	40021000 	.word	0x40021000
 800634c:	016e3600 	.word	0x016e3600
 8006350:	00f42400 	.word	0x00f42400

08006354 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b086      	sub	sp, #24
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800635c:	2300      	movs	r3, #0
 800635e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006360:	2300      	movs	r3, #0
 8006362:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800636c:	2b00      	cmp	r3, #0
 800636e:	f000 8098 	beq.w	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006372:	2300      	movs	r3, #0
 8006374:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006376:	4b43      	ldr	r3, [pc, #268]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800637a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10d      	bne.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006382:	4b40      	ldr	r3, [pc, #256]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006386:	4a3f      	ldr	r2, [pc, #252]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800638c:	6593      	str	r3, [r2, #88]	; 0x58
 800638e:	4b3d      	ldr	r3, [pc, #244]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006396:	60bb      	str	r3, [r7, #8]
 8006398:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800639a:	2301      	movs	r3, #1
 800639c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800639e:	4b3a      	ldr	r3, [pc, #232]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a39      	ldr	r2, [pc, #228]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80063a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80063aa:	f7fc ff49 	bl	8003240 <HAL_GetTick>
 80063ae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063b0:	e009      	b.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063b2:	f7fc ff45 	bl	8003240 <HAL_GetTick>
 80063b6:	4602      	mov	r2, r0
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	1ad3      	subs	r3, r2, r3
 80063bc:	2b02      	cmp	r3, #2
 80063be:	d902      	bls.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80063c0:	2303      	movs	r3, #3
 80063c2:	74fb      	strb	r3, [r7, #19]
        break;
 80063c4:	e005      	b.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063c6:	4b30      	ldr	r3, [pc, #192]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d0ef      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80063d2:	7cfb      	ldrb	r3, [r7, #19]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d159      	bne.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80063d8:	4b2a      	ldr	r3, [pc, #168]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063e2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d01e      	beq.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063ee:	697a      	ldr	r2, [r7, #20]
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d019      	beq.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80063f4:	4b23      	ldr	r3, [pc, #140]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006400:	4b20      	ldr	r3, [pc, #128]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006402:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006406:	4a1f      	ldr	r2, [pc, #124]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006408:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800640c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006410:	4b1c      	ldr	r3, [pc, #112]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006412:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006416:	4a1b      	ldr	r2, [pc, #108]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006418:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800641c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006420:	4a18      	ldr	r2, [pc, #96]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	f003 0301 	and.w	r3, r3, #1
 800642e:	2b00      	cmp	r3, #0
 8006430:	d016      	beq.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006432:	f7fc ff05 	bl	8003240 <HAL_GetTick>
 8006436:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006438:	e00b      	b.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800643a:	f7fc ff01 	bl	8003240 <HAL_GetTick>
 800643e:	4602      	mov	r2, r0
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	f241 3288 	movw	r2, #5000	; 0x1388
 8006448:	4293      	cmp	r3, r2
 800644a:	d902      	bls.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800644c:	2303      	movs	r3, #3
 800644e:	74fb      	strb	r3, [r7, #19]
            break;
 8006450:	e006      	b.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006452:	4b0c      	ldr	r3, [pc, #48]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006458:	f003 0302 	and.w	r3, r3, #2
 800645c:	2b00      	cmp	r3, #0
 800645e:	d0ec      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006460:	7cfb      	ldrb	r3, [r7, #19]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d10b      	bne.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006466:	4b07      	ldr	r3, [pc, #28]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006468:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800646c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006474:	4903      	ldr	r1, [pc, #12]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006476:	4313      	orrs	r3, r2
 8006478:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800647c:	e008      	b.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800647e:	7cfb      	ldrb	r3, [r7, #19]
 8006480:	74bb      	strb	r3, [r7, #18]
 8006482:	e005      	b.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006484:	40021000 	.word	0x40021000
 8006488:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800648c:	7cfb      	ldrb	r3, [r7, #19]
 800648e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006490:	7c7b      	ldrb	r3, [r7, #17]
 8006492:	2b01      	cmp	r3, #1
 8006494:	d105      	bne.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006496:	4ba7      	ldr	r3, [pc, #668]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800649a:	4aa6      	ldr	r2, [pc, #664]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800649c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064a0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 0301 	and.w	r3, r3, #1
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d00a      	beq.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80064ae:	4ba1      	ldr	r3, [pc, #644]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064b4:	f023 0203 	bic.w	r2, r3, #3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	499d      	ldr	r1, [pc, #628]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064be:	4313      	orrs	r3, r2
 80064c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0302 	and.w	r3, r3, #2
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00a      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80064d0:	4b98      	ldr	r3, [pc, #608]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064d6:	f023 020c 	bic.w	r2, r3, #12
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	4995      	ldr	r1, [pc, #596]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064e0:	4313      	orrs	r3, r2
 80064e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0304 	and.w	r3, r3, #4
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d00a      	beq.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80064f2:	4b90      	ldr	r3, [pc, #576]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064f8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	498c      	ldr	r1, [pc, #560]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006502:	4313      	orrs	r3, r2
 8006504:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 0308 	and.w	r3, r3, #8
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00a      	beq.n	800652a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006514:	4b87      	ldr	r3, [pc, #540]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006516:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800651a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	4984      	ldr	r1, [pc, #528]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006524:	4313      	orrs	r3, r2
 8006526:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f003 0310 	and.w	r3, r3, #16
 8006532:	2b00      	cmp	r3, #0
 8006534:	d00a      	beq.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006536:	4b7f      	ldr	r3, [pc, #508]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006538:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800653c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	695b      	ldr	r3, [r3, #20]
 8006544:	497b      	ldr	r1, [pc, #492]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006546:	4313      	orrs	r3, r2
 8006548:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 0320 	and.w	r3, r3, #32
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00a      	beq.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006558:	4b76      	ldr	r3, [pc, #472]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800655a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800655e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	4973      	ldr	r1, [pc, #460]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006568:	4313      	orrs	r3, r2
 800656a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006576:	2b00      	cmp	r3, #0
 8006578:	d00a      	beq.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800657a:	4b6e      	ldr	r3, [pc, #440]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800657c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006580:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	69db      	ldr	r3, [r3, #28]
 8006588:	496a      	ldr	r1, [pc, #424]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800658a:	4313      	orrs	r3, r2
 800658c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00a      	beq.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800659c:	4b65      	ldr	r3, [pc, #404]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800659e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065a2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a1b      	ldr	r3, [r3, #32]
 80065aa:	4962      	ldr	r1, [pc, #392]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065ac:	4313      	orrs	r3, r2
 80065ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00a      	beq.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80065be:	4b5d      	ldr	r3, [pc, #372]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065cc:	4959      	ldr	r1, [pc, #356]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065ce:	4313      	orrs	r3, r2
 80065d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d00a      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80065e0:	4b54      	ldr	r3, [pc, #336]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065e6:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ee:	4951      	ldr	r1, [pc, #324]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065f0:	4313      	orrs	r3, r2
 80065f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d015      	beq.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006602:	4b4c      	ldr	r3, [pc, #304]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006604:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006608:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006610:	4948      	ldr	r1, [pc, #288]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006612:	4313      	orrs	r3, r2
 8006614:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800661c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006620:	d105      	bne.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006622:	4b44      	ldr	r3, [pc, #272]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006624:	68db      	ldr	r3, [r3, #12]
 8006626:	4a43      	ldr	r2, [pc, #268]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006628:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800662c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006636:	2b00      	cmp	r3, #0
 8006638:	d015      	beq.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800663a:	4b3e      	ldr	r3, [pc, #248]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800663c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006640:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006648:	493a      	ldr	r1, [pc, #232]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800664a:	4313      	orrs	r3, r2
 800664c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006654:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006658:	d105      	bne.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800665a:	4b36      	ldr	r3, [pc, #216]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	4a35      	ldr	r2, [pc, #212]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006660:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006664:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800666e:	2b00      	cmp	r3, #0
 8006670:	d015      	beq.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006672:	4b30      	ldr	r3, [pc, #192]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006678:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006680:	492c      	ldr	r1, [pc, #176]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006682:	4313      	orrs	r3, r2
 8006684:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800668c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006690:	d105      	bne.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006692:	4b28      	ldr	r3, [pc, #160]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	4a27      	ldr	r2, [pc, #156]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006698:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800669c:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d015      	beq.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80066aa:	4b22      	ldr	r3, [pc, #136]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066b0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b8:	491e      	ldr	r1, [pc, #120]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066ba:	4313      	orrs	r3, r2
 80066bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80066c8:	d105      	bne.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066ca:	4b1a      	ldr	r3, [pc, #104]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	4a19      	ldr	r2, [pc, #100]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80066d4:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d015      	beq.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80066e2:	4b14      	ldr	r3, [pc, #80]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066f0:	4910      	ldr	r1, [pc, #64]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066f2:	4313      	orrs	r3, r2
 80066f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006700:	d105      	bne.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006702:	4b0c      	ldr	r3, [pc, #48]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	4a0b      	ldr	r2, [pc, #44]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006708:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800670c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006716:	2b00      	cmp	r3, #0
 8006718:	d018      	beq.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800671a:	4b06      	ldr	r3, [pc, #24]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800671c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006720:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006728:	4902      	ldr	r1, [pc, #8]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800672a:	4313      	orrs	r3, r2
 800672c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	e001      	b.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006734:	40021000 	.word	0x40021000
 8006738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800673a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800673e:	d105      	bne.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006740:	4b21      	ldr	r3, [pc, #132]	; (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	4a20      	ldr	r2, [pc, #128]	; (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006746:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800674a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006754:	2b00      	cmp	r3, #0
 8006756:	d015      	beq.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006758:	4b1b      	ldr	r3, [pc, #108]	; (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800675a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800675e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006766:	4918      	ldr	r1, [pc, #96]	; (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006768:	4313      	orrs	r3, r2
 800676a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006772:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006776:	d105      	bne.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006778:	4b13      	ldr	r3, [pc, #76]	; (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	4a12      	ldr	r2, [pc, #72]	; (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800677e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006782:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800678c:	2b00      	cmp	r3, #0
 800678e:	d015      	beq.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006790:	4b0d      	ldr	r3, [pc, #52]	; (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006792:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006796:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800679e:	490a      	ldr	r1, [pc, #40]	; (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80067ae:	d105      	bne.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067b0:	4b05      	ldr	r3, [pc, #20]	; (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	4a04      	ldr	r2, [pc, #16]	; (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80067b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80067ba:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80067bc:	7cbb      	ldrb	r3, [r7, #18]
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3718      	adds	r7, #24
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	40021000 	.word	0x40021000

080067cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d101      	bne.n	80067de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e049      	b.n	8006872 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067e4:	b2db      	uxtb	r3, r3
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d106      	bne.n	80067f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 f841 	bl	800687a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2202      	movs	r2, #2
 80067fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	3304      	adds	r3, #4
 8006808:	4619      	mov	r1, r3
 800680a:	4610      	mov	r0, r2
 800680c:	f000 fa28 	bl	8006c60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2201      	movs	r2, #1
 8006834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3708      	adds	r7, #8
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}

0800687a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800687a:	b480      	push	{r7}
 800687c:	b083      	sub	sp, #12
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006882:	bf00      	nop
 8006884:	370c      	adds	r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
	...

08006890 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006890:	b480      	push	{r7}
 8006892:	b085      	sub	sp, #20
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800689e:	b2db      	uxtb	r3, r3
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d001      	beq.n	80068a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e04f      	b.n	8006948 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2202      	movs	r2, #2
 80068ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	68da      	ldr	r2, [r3, #12]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f042 0201 	orr.w	r2, r2, #1
 80068be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a23      	ldr	r2, [pc, #140]	; (8006954 <HAL_TIM_Base_Start_IT+0xc4>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d01d      	beq.n	8006906 <HAL_TIM_Base_Start_IT+0x76>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068d2:	d018      	beq.n	8006906 <HAL_TIM_Base_Start_IT+0x76>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a1f      	ldr	r2, [pc, #124]	; (8006958 <HAL_TIM_Base_Start_IT+0xc8>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d013      	beq.n	8006906 <HAL_TIM_Base_Start_IT+0x76>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a1e      	ldr	r2, [pc, #120]	; (800695c <HAL_TIM_Base_Start_IT+0xcc>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d00e      	beq.n	8006906 <HAL_TIM_Base_Start_IT+0x76>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a1c      	ldr	r2, [pc, #112]	; (8006960 <HAL_TIM_Base_Start_IT+0xd0>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d009      	beq.n	8006906 <HAL_TIM_Base_Start_IT+0x76>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a1b      	ldr	r2, [pc, #108]	; (8006964 <HAL_TIM_Base_Start_IT+0xd4>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d004      	beq.n	8006906 <HAL_TIM_Base_Start_IT+0x76>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a19      	ldr	r2, [pc, #100]	; (8006968 <HAL_TIM_Base_Start_IT+0xd8>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d115      	bne.n	8006932 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	689a      	ldr	r2, [r3, #8]
 800690c:	4b17      	ldr	r3, [pc, #92]	; (800696c <HAL_TIM_Base_Start_IT+0xdc>)
 800690e:	4013      	ands	r3, r2
 8006910:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2b06      	cmp	r3, #6
 8006916:	d015      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0xb4>
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800691e:	d011      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f042 0201 	orr.w	r2, r2, #1
 800692e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006930:	e008      	b.n	8006944 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f042 0201 	orr.w	r2, r2, #1
 8006940:	601a      	str	r2, [r3, #0]
 8006942:	e000      	b.n	8006946 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006944:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006946:	2300      	movs	r3, #0
}
 8006948:	4618      	mov	r0, r3
 800694a:	3714      	adds	r7, #20
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr
 8006954:	40012c00 	.word	0x40012c00
 8006958:	40000400 	.word	0x40000400
 800695c:	40000800 	.word	0x40000800
 8006960:	40013400 	.word	0x40013400
 8006964:	40014000 	.word	0x40014000
 8006968:	40015000 	.word	0x40015000
 800696c:	00010007 	.word	0x00010007

08006970 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b084      	sub	sp, #16
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	f003 0302 	and.w	r3, r3, #2
 800698e:	2b00      	cmp	r3, #0
 8006990:	d020      	beq.n	80069d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f003 0302 	and.w	r3, r3, #2
 8006998:	2b00      	cmp	r3, #0
 800699a:	d01b      	beq.n	80069d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f06f 0202 	mvn.w	r2, #2
 80069a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2201      	movs	r2, #1
 80069aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	699b      	ldr	r3, [r3, #24]
 80069b2:	f003 0303 	and.w	r3, r3, #3
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d003      	beq.n	80069c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 f931 	bl	8006c22 <HAL_TIM_IC_CaptureCallback>
 80069c0:	e005      	b.n	80069ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 f923 	bl	8006c0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 f934 	bl	8006c36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	f003 0304 	and.w	r3, r3, #4
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d020      	beq.n	8006a20 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	f003 0304 	and.w	r3, r3, #4
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d01b      	beq.n	8006a20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f06f 0204 	mvn.w	r2, #4
 80069f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2202      	movs	r2, #2
 80069f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	699b      	ldr	r3, [r3, #24]
 80069fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d003      	beq.n	8006a0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 f90b 	bl	8006c22 <HAL_TIM_IC_CaptureCallback>
 8006a0c:	e005      	b.n	8006a1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 f8fd 	bl	8006c0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f000 f90e 	bl	8006c36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	f003 0308 	and.w	r3, r3, #8
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d020      	beq.n	8006a6c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	f003 0308 	and.w	r3, r3, #8
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d01b      	beq.n	8006a6c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f06f 0208 	mvn.w	r2, #8
 8006a3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2204      	movs	r2, #4
 8006a42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	69db      	ldr	r3, [r3, #28]
 8006a4a:	f003 0303 	and.w	r3, r3, #3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d003      	beq.n	8006a5a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f000 f8e5 	bl	8006c22 <HAL_TIM_IC_CaptureCallback>
 8006a58:	e005      	b.n	8006a66 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f000 f8d7 	bl	8006c0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f000 f8e8 	bl	8006c36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	f003 0310 	and.w	r3, r3, #16
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d020      	beq.n	8006ab8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f003 0310 	and.w	r3, r3, #16
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d01b      	beq.n	8006ab8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f06f 0210 	mvn.w	r2, #16
 8006a88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2208      	movs	r2, #8
 8006a8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	69db      	ldr	r3, [r3, #28]
 8006a96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d003      	beq.n	8006aa6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f000 f8bf 	bl	8006c22 <HAL_TIM_IC_CaptureCallback>
 8006aa4:	e005      	b.n	8006ab2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 f8b1 	bl	8006c0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 f8c2 	bl	8006c36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	f003 0301 	and.w	r3, r3, #1
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d00c      	beq.n	8006adc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f003 0301 	and.w	r3, r3, #1
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d007      	beq.n	8006adc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f06f 0201 	mvn.w	r2, #1
 8006ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f7fa fcb4 	bl	8001444 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d104      	bne.n	8006af0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d00c      	beq.n	8006b0a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d007      	beq.n	8006b0a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8006b02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 f95f 	bl	8006dc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00c      	beq.n	8006b2e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d007      	beq.n	8006b2e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006b26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f000 f957 	bl	8006ddc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d00c      	beq.n	8006b52 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d007      	beq.n	8006b52 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006b4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f000 f87c 	bl	8006c4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	f003 0320 	and.w	r3, r3, #32
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00c      	beq.n	8006b76 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f003 0320 	and.w	r3, r3, #32
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d007      	beq.n	8006b76 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f06f 0220 	mvn.w	r2, #32
 8006b6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 f91f 	bl	8006db4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d00c      	beq.n	8006b9a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d007      	beq.n	8006b9a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8006b92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 f92b 	bl	8006df0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d00c      	beq.n	8006bbe <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d007      	beq.n	8006bbe <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8006bb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 f923 	bl	8006e04 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d00c      	beq.n	8006be2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d007      	beq.n	8006be2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8006bda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 f91b 	bl	8006e18 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d00c      	beq.n	8006c06 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d007      	beq.n	8006c06 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8006bfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f000 f913 	bl	8006e2c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c06:	bf00      	nop
 8006c08:	3710      	adds	r7, #16
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}

08006c0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c0e:	b480      	push	{r7}
 8006c10:	b083      	sub	sp, #12
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c16:	bf00      	nop
 8006c18:	370c      	adds	r7, #12
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr

08006c22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c22:	b480      	push	{r7}
 8006c24:	b083      	sub	sp, #12
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c2a:	bf00      	nop
 8006c2c:	370c      	adds	r7, #12
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr

08006c36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c36:	b480      	push	{r7}
 8006c38:	b083      	sub	sp, #12
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c3e:	bf00      	nop
 8006c40:	370c      	adds	r7, #12
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr

08006c4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c4a:	b480      	push	{r7}
 8006c4c:	b083      	sub	sp, #12
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c52:	bf00      	nop
 8006c54:	370c      	adds	r7, #12
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr
	...

08006c60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b085      	sub	sp, #20
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	4a48      	ldr	r2, [pc, #288]	; (8006d94 <TIM_Base_SetConfig+0x134>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d013      	beq.n	8006ca0 <TIM_Base_SetConfig+0x40>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c7e:	d00f      	beq.n	8006ca0 <TIM_Base_SetConfig+0x40>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4a45      	ldr	r2, [pc, #276]	; (8006d98 <TIM_Base_SetConfig+0x138>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d00b      	beq.n	8006ca0 <TIM_Base_SetConfig+0x40>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	4a44      	ldr	r2, [pc, #272]	; (8006d9c <TIM_Base_SetConfig+0x13c>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d007      	beq.n	8006ca0 <TIM_Base_SetConfig+0x40>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a43      	ldr	r2, [pc, #268]	; (8006da0 <TIM_Base_SetConfig+0x140>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d003      	beq.n	8006ca0 <TIM_Base_SetConfig+0x40>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a42      	ldr	r2, [pc, #264]	; (8006da4 <TIM_Base_SetConfig+0x144>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d108      	bne.n	8006cb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ca6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	68fa      	ldr	r2, [r7, #12]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	4a37      	ldr	r2, [pc, #220]	; (8006d94 <TIM_Base_SetConfig+0x134>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d01f      	beq.n	8006cfa <TIM_Base_SetConfig+0x9a>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cc0:	d01b      	beq.n	8006cfa <TIM_Base_SetConfig+0x9a>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4a34      	ldr	r2, [pc, #208]	; (8006d98 <TIM_Base_SetConfig+0x138>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d017      	beq.n	8006cfa <TIM_Base_SetConfig+0x9a>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a33      	ldr	r2, [pc, #204]	; (8006d9c <TIM_Base_SetConfig+0x13c>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d013      	beq.n	8006cfa <TIM_Base_SetConfig+0x9a>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a32      	ldr	r2, [pc, #200]	; (8006da0 <TIM_Base_SetConfig+0x140>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d00f      	beq.n	8006cfa <TIM_Base_SetConfig+0x9a>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a32      	ldr	r2, [pc, #200]	; (8006da8 <TIM_Base_SetConfig+0x148>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d00b      	beq.n	8006cfa <TIM_Base_SetConfig+0x9a>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a31      	ldr	r2, [pc, #196]	; (8006dac <TIM_Base_SetConfig+0x14c>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d007      	beq.n	8006cfa <TIM_Base_SetConfig+0x9a>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a30      	ldr	r2, [pc, #192]	; (8006db0 <TIM_Base_SetConfig+0x150>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d003      	beq.n	8006cfa <TIM_Base_SetConfig+0x9a>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a2b      	ldr	r2, [pc, #172]	; (8006da4 <TIM_Base_SetConfig+0x144>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d108      	bne.n	8006d0c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	68db      	ldr	r3, [r3, #12]
 8006d06:	68fa      	ldr	r2, [r7, #12]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	689a      	ldr	r2, [r3, #8]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4a18      	ldr	r2, [pc, #96]	; (8006d94 <TIM_Base_SetConfig+0x134>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d013      	beq.n	8006d60 <TIM_Base_SetConfig+0x100>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a19      	ldr	r2, [pc, #100]	; (8006da0 <TIM_Base_SetConfig+0x140>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d00f      	beq.n	8006d60 <TIM_Base_SetConfig+0x100>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a19      	ldr	r2, [pc, #100]	; (8006da8 <TIM_Base_SetConfig+0x148>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d00b      	beq.n	8006d60 <TIM_Base_SetConfig+0x100>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a18      	ldr	r2, [pc, #96]	; (8006dac <TIM_Base_SetConfig+0x14c>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d007      	beq.n	8006d60 <TIM_Base_SetConfig+0x100>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a17      	ldr	r2, [pc, #92]	; (8006db0 <TIM_Base_SetConfig+0x150>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d003      	beq.n	8006d60 <TIM_Base_SetConfig+0x100>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4a12      	ldr	r2, [pc, #72]	; (8006da4 <TIM_Base_SetConfig+0x144>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d103      	bne.n	8006d68 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	691a      	ldr	r2, [r3, #16]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	691b      	ldr	r3, [r3, #16]
 8006d72:	f003 0301 	and.w	r3, r3, #1
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d105      	bne.n	8006d86 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	691b      	ldr	r3, [r3, #16]
 8006d7e:	f023 0201 	bic.w	r2, r3, #1
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	611a      	str	r2, [r3, #16]
  }
}
 8006d86:	bf00      	nop
 8006d88:	3714      	adds	r7, #20
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	40012c00 	.word	0x40012c00
 8006d98:	40000400 	.word	0x40000400
 8006d9c:	40000800 	.word	0x40000800
 8006da0:	40013400 	.word	0x40013400
 8006da4:	40015000 	.word	0x40015000
 8006da8:	40014000 	.word	0x40014000
 8006dac:	40014400 	.word	0x40014400
 8006db0:	40014800 	.word	0x40014800

08006db4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006dbc:	bf00      	nop
 8006dbe:	370c      	adds	r7, #12
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006dd0:	bf00      	nop
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006de4:	bf00      	nop
 8006de6:	370c      	adds	r7, #12
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b083      	sub	sp, #12
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006df8:	bf00      	nop
 8006dfa:	370c      	adds	r7, #12
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b083      	sub	sp, #12
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006e0c:	bf00      	nop
 8006e0e:	370c      	adds	r7, #12
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006e20:	bf00      	nop
 8006e22:	370c      	adds	r7, #12
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr

08006e2c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006e34:	bf00      	nop
 8006e36:	370c      	adds	r7, #12
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr

08006e40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b082      	sub	sp, #8
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d101      	bne.n	8006e52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e042      	b.n	8006ed8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d106      	bne.n	8006e6a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f7fc f8e1 	bl	800302c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2224      	movs	r2, #36	; 0x24
 8006e6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f022 0201 	bic.w	r2, r2, #1
 8006e80:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d002      	beq.n	8006e90 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 fbb2 	bl	80075f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 f8b3 	bl	8006ffc <UART_SetConfig>
 8006e96:	4603      	mov	r3, r0
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d101      	bne.n	8006ea0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e01b      	b.n	8006ed8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	685a      	ldr	r2, [r3, #4]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006eae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	689a      	ldr	r2, [r3, #8]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ebe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f042 0201 	orr.w	r2, r2, #1
 8006ece:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f000 fc31 	bl	8007738 <UART_CheckIdleState>
 8006ed6:	4603      	mov	r3, r0
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3708      	adds	r7, #8
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}

08006ee0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b08a      	sub	sp, #40	; 0x28
 8006ee4:	af02      	add	r7, sp, #8
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	603b      	str	r3, [r7, #0]
 8006eec:	4613      	mov	r3, r2
 8006eee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ef6:	2b20      	cmp	r3, #32
 8006ef8:	d17b      	bne.n	8006ff2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d002      	beq.n	8006f06 <HAL_UART_Transmit+0x26>
 8006f00:	88fb      	ldrh	r3, [r7, #6]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d101      	bne.n	8006f0a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e074      	b.n	8006ff4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2221      	movs	r2, #33	; 0x21
 8006f16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f1a:	f7fc f991 	bl	8003240 <HAL_GetTick>
 8006f1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	88fa      	ldrh	r2, [r7, #6]
 8006f24:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	88fa      	ldrh	r2, [r7, #6]
 8006f2c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f38:	d108      	bne.n	8006f4c <HAL_UART_Transmit+0x6c>
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	691b      	ldr	r3, [r3, #16]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d104      	bne.n	8006f4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006f42:	2300      	movs	r3, #0
 8006f44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	61bb      	str	r3, [r7, #24]
 8006f4a:	e003      	b.n	8006f54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f50:	2300      	movs	r3, #0
 8006f52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f54:	e030      	b.n	8006fb8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	9300      	str	r3, [sp, #0]
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	2180      	movs	r1, #128	; 0x80
 8006f60:	68f8      	ldr	r0, [r7, #12]
 8006f62:	f000 fc93 	bl	800788c <UART_WaitOnFlagUntilTimeout>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d005      	beq.n	8006f78 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2220      	movs	r2, #32
 8006f70:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8006f74:	2303      	movs	r3, #3
 8006f76:	e03d      	b.n	8006ff4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006f78:	69fb      	ldr	r3, [r7, #28]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d10b      	bne.n	8006f96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	881b      	ldrh	r3, [r3, #0]
 8006f82:	461a      	mov	r2, r3
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f8c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006f8e:	69bb      	ldr	r3, [r7, #24]
 8006f90:	3302      	adds	r3, #2
 8006f92:	61bb      	str	r3, [r7, #24]
 8006f94:	e007      	b.n	8006fa6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f96:	69fb      	ldr	r3, [r7, #28]
 8006f98:	781a      	ldrb	r2, [r3, #0]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	3301      	adds	r3, #1
 8006fa4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	3b01      	subs	r3, #1
 8006fb0:	b29a      	uxth	r2, r3
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d1c8      	bne.n	8006f56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	9300      	str	r3, [sp, #0]
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	2140      	movs	r1, #64	; 0x40
 8006fce:	68f8      	ldr	r0, [r7, #12]
 8006fd0:	f000 fc5c 	bl	800788c <UART_WaitOnFlagUntilTimeout>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d005      	beq.n	8006fe6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2220      	movs	r2, #32
 8006fde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8006fe2:	2303      	movs	r3, #3
 8006fe4:	e006      	b.n	8006ff4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2220      	movs	r2, #32
 8006fea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	e000      	b.n	8006ff4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006ff2:	2302      	movs	r3, #2
  }
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3720      	adds	r7, #32
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}

08006ffc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ffc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007000:	b08c      	sub	sp, #48	; 0x30
 8007002:	af00      	add	r7, sp, #0
 8007004:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007006:	2300      	movs	r3, #0
 8007008:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	689a      	ldr	r2, [r3, #8]
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	691b      	ldr	r3, [r3, #16]
 8007014:	431a      	orrs	r2, r3
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	431a      	orrs	r2, r3
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	69db      	ldr	r3, [r3, #28]
 8007020:	4313      	orrs	r3, r2
 8007022:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	4baa      	ldr	r3, [pc, #680]	; (80072d4 <UART_SetConfig+0x2d8>)
 800702c:	4013      	ands	r3, r2
 800702e:	697a      	ldr	r2, [r7, #20]
 8007030:	6812      	ldr	r2, [r2, #0]
 8007032:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007034:	430b      	orrs	r3, r1
 8007036:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	68da      	ldr	r2, [r3, #12]
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	430a      	orrs	r2, r1
 800704c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	699b      	ldr	r3, [r3, #24]
 8007052:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a9f      	ldr	r2, [pc, #636]	; (80072d8 <UART_SetConfig+0x2dc>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d004      	beq.n	8007068 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	6a1b      	ldr	r3, [r3, #32]
 8007062:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007064:	4313      	orrs	r3, r2
 8007066:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007072:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007076:	697a      	ldr	r2, [r7, #20]
 8007078:	6812      	ldr	r2, [r2, #0]
 800707a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800707c:	430b      	orrs	r3, r1
 800707e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007086:	f023 010f 	bic.w	r1, r3, #15
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	430a      	orrs	r2, r1
 8007094:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a90      	ldr	r2, [pc, #576]	; (80072dc <UART_SetConfig+0x2e0>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d125      	bne.n	80070ec <UART_SetConfig+0xf0>
 80070a0:	4b8f      	ldr	r3, [pc, #572]	; (80072e0 <UART_SetConfig+0x2e4>)
 80070a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070a6:	f003 0303 	and.w	r3, r3, #3
 80070aa:	2b03      	cmp	r3, #3
 80070ac:	d81a      	bhi.n	80070e4 <UART_SetConfig+0xe8>
 80070ae:	a201      	add	r2, pc, #4	; (adr r2, 80070b4 <UART_SetConfig+0xb8>)
 80070b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070b4:	080070c5 	.word	0x080070c5
 80070b8:	080070d5 	.word	0x080070d5
 80070bc:	080070cd 	.word	0x080070cd
 80070c0:	080070dd 	.word	0x080070dd
 80070c4:	2301      	movs	r3, #1
 80070c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070ca:	e116      	b.n	80072fa <UART_SetConfig+0x2fe>
 80070cc:	2302      	movs	r3, #2
 80070ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070d2:	e112      	b.n	80072fa <UART_SetConfig+0x2fe>
 80070d4:	2304      	movs	r3, #4
 80070d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070da:	e10e      	b.n	80072fa <UART_SetConfig+0x2fe>
 80070dc:	2308      	movs	r3, #8
 80070de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070e2:	e10a      	b.n	80072fa <UART_SetConfig+0x2fe>
 80070e4:	2310      	movs	r3, #16
 80070e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070ea:	e106      	b.n	80072fa <UART_SetConfig+0x2fe>
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a7c      	ldr	r2, [pc, #496]	; (80072e4 <UART_SetConfig+0x2e8>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d138      	bne.n	8007168 <UART_SetConfig+0x16c>
 80070f6:	4b7a      	ldr	r3, [pc, #488]	; (80072e0 <UART_SetConfig+0x2e4>)
 80070f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070fc:	f003 030c 	and.w	r3, r3, #12
 8007100:	2b0c      	cmp	r3, #12
 8007102:	d82d      	bhi.n	8007160 <UART_SetConfig+0x164>
 8007104:	a201      	add	r2, pc, #4	; (adr r2, 800710c <UART_SetConfig+0x110>)
 8007106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800710a:	bf00      	nop
 800710c:	08007141 	.word	0x08007141
 8007110:	08007161 	.word	0x08007161
 8007114:	08007161 	.word	0x08007161
 8007118:	08007161 	.word	0x08007161
 800711c:	08007151 	.word	0x08007151
 8007120:	08007161 	.word	0x08007161
 8007124:	08007161 	.word	0x08007161
 8007128:	08007161 	.word	0x08007161
 800712c:	08007149 	.word	0x08007149
 8007130:	08007161 	.word	0x08007161
 8007134:	08007161 	.word	0x08007161
 8007138:	08007161 	.word	0x08007161
 800713c:	08007159 	.word	0x08007159
 8007140:	2300      	movs	r3, #0
 8007142:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007146:	e0d8      	b.n	80072fa <UART_SetConfig+0x2fe>
 8007148:	2302      	movs	r3, #2
 800714a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800714e:	e0d4      	b.n	80072fa <UART_SetConfig+0x2fe>
 8007150:	2304      	movs	r3, #4
 8007152:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007156:	e0d0      	b.n	80072fa <UART_SetConfig+0x2fe>
 8007158:	2308      	movs	r3, #8
 800715a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800715e:	e0cc      	b.n	80072fa <UART_SetConfig+0x2fe>
 8007160:	2310      	movs	r3, #16
 8007162:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007166:	e0c8      	b.n	80072fa <UART_SetConfig+0x2fe>
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a5e      	ldr	r2, [pc, #376]	; (80072e8 <UART_SetConfig+0x2ec>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d125      	bne.n	80071be <UART_SetConfig+0x1c2>
 8007172:	4b5b      	ldr	r3, [pc, #364]	; (80072e0 <UART_SetConfig+0x2e4>)
 8007174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007178:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800717c:	2b30      	cmp	r3, #48	; 0x30
 800717e:	d016      	beq.n	80071ae <UART_SetConfig+0x1b2>
 8007180:	2b30      	cmp	r3, #48	; 0x30
 8007182:	d818      	bhi.n	80071b6 <UART_SetConfig+0x1ba>
 8007184:	2b20      	cmp	r3, #32
 8007186:	d00a      	beq.n	800719e <UART_SetConfig+0x1a2>
 8007188:	2b20      	cmp	r3, #32
 800718a:	d814      	bhi.n	80071b6 <UART_SetConfig+0x1ba>
 800718c:	2b00      	cmp	r3, #0
 800718e:	d002      	beq.n	8007196 <UART_SetConfig+0x19a>
 8007190:	2b10      	cmp	r3, #16
 8007192:	d008      	beq.n	80071a6 <UART_SetConfig+0x1aa>
 8007194:	e00f      	b.n	80071b6 <UART_SetConfig+0x1ba>
 8007196:	2300      	movs	r3, #0
 8007198:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800719c:	e0ad      	b.n	80072fa <UART_SetConfig+0x2fe>
 800719e:	2302      	movs	r3, #2
 80071a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071a4:	e0a9      	b.n	80072fa <UART_SetConfig+0x2fe>
 80071a6:	2304      	movs	r3, #4
 80071a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071ac:	e0a5      	b.n	80072fa <UART_SetConfig+0x2fe>
 80071ae:	2308      	movs	r3, #8
 80071b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071b4:	e0a1      	b.n	80072fa <UART_SetConfig+0x2fe>
 80071b6:	2310      	movs	r3, #16
 80071b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071bc:	e09d      	b.n	80072fa <UART_SetConfig+0x2fe>
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a4a      	ldr	r2, [pc, #296]	; (80072ec <UART_SetConfig+0x2f0>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d125      	bne.n	8007214 <UART_SetConfig+0x218>
 80071c8:	4b45      	ldr	r3, [pc, #276]	; (80072e0 <UART_SetConfig+0x2e4>)
 80071ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071ce:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80071d2:	2bc0      	cmp	r3, #192	; 0xc0
 80071d4:	d016      	beq.n	8007204 <UART_SetConfig+0x208>
 80071d6:	2bc0      	cmp	r3, #192	; 0xc0
 80071d8:	d818      	bhi.n	800720c <UART_SetConfig+0x210>
 80071da:	2b80      	cmp	r3, #128	; 0x80
 80071dc:	d00a      	beq.n	80071f4 <UART_SetConfig+0x1f8>
 80071de:	2b80      	cmp	r3, #128	; 0x80
 80071e0:	d814      	bhi.n	800720c <UART_SetConfig+0x210>
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d002      	beq.n	80071ec <UART_SetConfig+0x1f0>
 80071e6:	2b40      	cmp	r3, #64	; 0x40
 80071e8:	d008      	beq.n	80071fc <UART_SetConfig+0x200>
 80071ea:	e00f      	b.n	800720c <UART_SetConfig+0x210>
 80071ec:	2300      	movs	r3, #0
 80071ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071f2:	e082      	b.n	80072fa <UART_SetConfig+0x2fe>
 80071f4:	2302      	movs	r3, #2
 80071f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80071fa:	e07e      	b.n	80072fa <UART_SetConfig+0x2fe>
 80071fc:	2304      	movs	r3, #4
 80071fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007202:	e07a      	b.n	80072fa <UART_SetConfig+0x2fe>
 8007204:	2308      	movs	r3, #8
 8007206:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800720a:	e076      	b.n	80072fa <UART_SetConfig+0x2fe>
 800720c:	2310      	movs	r3, #16
 800720e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007212:	e072      	b.n	80072fa <UART_SetConfig+0x2fe>
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a35      	ldr	r2, [pc, #212]	; (80072f0 <UART_SetConfig+0x2f4>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d12a      	bne.n	8007274 <UART_SetConfig+0x278>
 800721e:	4b30      	ldr	r3, [pc, #192]	; (80072e0 <UART_SetConfig+0x2e4>)
 8007220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007224:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007228:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800722c:	d01a      	beq.n	8007264 <UART_SetConfig+0x268>
 800722e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007232:	d81b      	bhi.n	800726c <UART_SetConfig+0x270>
 8007234:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007238:	d00c      	beq.n	8007254 <UART_SetConfig+0x258>
 800723a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800723e:	d815      	bhi.n	800726c <UART_SetConfig+0x270>
 8007240:	2b00      	cmp	r3, #0
 8007242:	d003      	beq.n	800724c <UART_SetConfig+0x250>
 8007244:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007248:	d008      	beq.n	800725c <UART_SetConfig+0x260>
 800724a:	e00f      	b.n	800726c <UART_SetConfig+0x270>
 800724c:	2300      	movs	r3, #0
 800724e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007252:	e052      	b.n	80072fa <UART_SetConfig+0x2fe>
 8007254:	2302      	movs	r3, #2
 8007256:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800725a:	e04e      	b.n	80072fa <UART_SetConfig+0x2fe>
 800725c:	2304      	movs	r3, #4
 800725e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007262:	e04a      	b.n	80072fa <UART_SetConfig+0x2fe>
 8007264:	2308      	movs	r3, #8
 8007266:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800726a:	e046      	b.n	80072fa <UART_SetConfig+0x2fe>
 800726c:	2310      	movs	r3, #16
 800726e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007272:	e042      	b.n	80072fa <UART_SetConfig+0x2fe>
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a17      	ldr	r2, [pc, #92]	; (80072d8 <UART_SetConfig+0x2dc>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d13a      	bne.n	80072f4 <UART_SetConfig+0x2f8>
 800727e:	4b18      	ldr	r3, [pc, #96]	; (80072e0 <UART_SetConfig+0x2e4>)
 8007280:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007284:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007288:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800728c:	d01a      	beq.n	80072c4 <UART_SetConfig+0x2c8>
 800728e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007292:	d81b      	bhi.n	80072cc <UART_SetConfig+0x2d0>
 8007294:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007298:	d00c      	beq.n	80072b4 <UART_SetConfig+0x2b8>
 800729a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800729e:	d815      	bhi.n	80072cc <UART_SetConfig+0x2d0>
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d003      	beq.n	80072ac <UART_SetConfig+0x2b0>
 80072a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072a8:	d008      	beq.n	80072bc <UART_SetConfig+0x2c0>
 80072aa:	e00f      	b.n	80072cc <UART_SetConfig+0x2d0>
 80072ac:	2300      	movs	r3, #0
 80072ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072b2:	e022      	b.n	80072fa <UART_SetConfig+0x2fe>
 80072b4:	2302      	movs	r3, #2
 80072b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072ba:	e01e      	b.n	80072fa <UART_SetConfig+0x2fe>
 80072bc:	2304      	movs	r3, #4
 80072be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072c2:	e01a      	b.n	80072fa <UART_SetConfig+0x2fe>
 80072c4:	2308      	movs	r3, #8
 80072c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072ca:	e016      	b.n	80072fa <UART_SetConfig+0x2fe>
 80072cc:	2310      	movs	r3, #16
 80072ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072d2:	e012      	b.n	80072fa <UART_SetConfig+0x2fe>
 80072d4:	cfff69f3 	.word	0xcfff69f3
 80072d8:	40008000 	.word	0x40008000
 80072dc:	40013800 	.word	0x40013800
 80072e0:	40021000 	.word	0x40021000
 80072e4:	40004400 	.word	0x40004400
 80072e8:	40004800 	.word	0x40004800
 80072ec:	40004c00 	.word	0x40004c00
 80072f0:	40005000 	.word	0x40005000
 80072f4:	2310      	movs	r3, #16
 80072f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4aae      	ldr	r2, [pc, #696]	; (80075b8 <UART_SetConfig+0x5bc>)
 8007300:	4293      	cmp	r3, r2
 8007302:	f040 8097 	bne.w	8007434 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007306:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800730a:	2b08      	cmp	r3, #8
 800730c:	d823      	bhi.n	8007356 <UART_SetConfig+0x35a>
 800730e:	a201      	add	r2, pc, #4	; (adr r2, 8007314 <UART_SetConfig+0x318>)
 8007310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007314:	08007339 	.word	0x08007339
 8007318:	08007357 	.word	0x08007357
 800731c:	08007341 	.word	0x08007341
 8007320:	08007357 	.word	0x08007357
 8007324:	08007347 	.word	0x08007347
 8007328:	08007357 	.word	0x08007357
 800732c:	08007357 	.word	0x08007357
 8007330:	08007357 	.word	0x08007357
 8007334:	0800734f 	.word	0x0800734f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007338:	f7fe ff68 	bl	800620c <HAL_RCC_GetPCLK1Freq>
 800733c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800733e:	e010      	b.n	8007362 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007340:	4b9e      	ldr	r3, [pc, #632]	; (80075bc <UART_SetConfig+0x5c0>)
 8007342:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007344:	e00d      	b.n	8007362 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007346:	f7fe fef3 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 800734a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800734c:	e009      	b.n	8007362 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800734e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007352:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007354:	e005      	b.n	8007362 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007356:	2300      	movs	r3, #0
 8007358:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007360:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007364:	2b00      	cmp	r3, #0
 8007366:	f000 8130 	beq.w	80075ca <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736e:	4a94      	ldr	r2, [pc, #592]	; (80075c0 <UART_SetConfig+0x5c4>)
 8007370:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007374:	461a      	mov	r2, r3
 8007376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007378:	fbb3 f3f2 	udiv	r3, r3, r2
 800737c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	685a      	ldr	r2, [r3, #4]
 8007382:	4613      	mov	r3, r2
 8007384:	005b      	lsls	r3, r3, #1
 8007386:	4413      	add	r3, r2
 8007388:	69ba      	ldr	r2, [r7, #24]
 800738a:	429a      	cmp	r2, r3
 800738c:	d305      	bcc.n	800739a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007394:	69ba      	ldr	r2, [r7, #24]
 8007396:	429a      	cmp	r2, r3
 8007398:	d903      	bls.n	80073a2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80073a0:	e113      	b.n	80075ca <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80073a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a4:	2200      	movs	r2, #0
 80073a6:	60bb      	str	r3, [r7, #8]
 80073a8:	60fa      	str	r2, [r7, #12]
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ae:	4a84      	ldr	r2, [pc, #528]	; (80075c0 <UART_SetConfig+0x5c4>)
 80073b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	2200      	movs	r2, #0
 80073b8:	603b      	str	r3, [r7, #0]
 80073ba:	607a      	str	r2, [r7, #4]
 80073bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80073c4:	f7f9 fbca 	bl	8000b5c <__aeabi_uldivmod>
 80073c8:	4602      	mov	r2, r0
 80073ca:	460b      	mov	r3, r1
 80073cc:	4610      	mov	r0, r2
 80073ce:	4619      	mov	r1, r3
 80073d0:	f04f 0200 	mov.w	r2, #0
 80073d4:	f04f 0300 	mov.w	r3, #0
 80073d8:	020b      	lsls	r3, r1, #8
 80073da:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80073de:	0202      	lsls	r2, r0, #8
 80073e0:	6979      	ldr	r1, [r7, #20]
 80073e2:	6849      	ldr	r1, [r1, #4]
 80073e4:	0849      	lsrs	r1, r1, #1
 80073e6:	2000      	movs	r0, #0
 80073e8:	460c      	mov	r4, r1
 80073ea:	4605      	mov	r5, r0
 80073ec:	eb12 0804 	adds.w	r8, r2, r4
 80073f0:	eb43 0905 	adc.w	r9, r3, r5
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	469a      	mov	sl, r3
 80073fc:	4693      	mov	fp, r2
 80073fe:	4652      	mov	r2, sl
 8007400:	465b      	mov	r3, fp
 8007402:	4640      	mov	r0, r8
 8007404:	4649      	mov	r1, r9
 8007406:	f7f9 fba9 	bl	8000b5c <__aeabi_uldivmod>
 800740a:	4602      	mov	r2, r0
 800740c:	460b      	mov	r3, r1
 800740e:	4613      	mov	r3, r2
 8007410:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007412:	6a3b      	ldr	r3, [r7, #32]
 8007414:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007418:	d308      	bcc.n	800742c <UART_SetConfig+0x430>
 800741a:	6a3b      	ldr	r3, [r7, #32]
 800741c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007420:	d204      	bcs.n	800742c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	6a3a      	ldr	r2, [r7, #32]
 8007428:	60da      	str	r2, [r3, #12]
 800742a:	e0ce      	b.n	80075ca <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800742c:	2301      	movs	r3, #1
 800742e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007432:	e0ca      	b.n	80075ca <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	69db      	ldr	r3, [r3, #28]
 8007438:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800743c:	d166      	bne.n	800750c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800743e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007442:	2b08      	cmp	r3, #8
 8007444:	d827      	bhi.n	8007496 <UART_SetConfig+0x49a>
 8007446:	a201      	add	r2, pc, #4	; (adr r2, 800744c <UART_SetConfig+0x450>)
 8007448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800744c:	08007471 	.word	0x08007471
 8007450:	08007479 	.word	0x08007479
 8007454:	08007481 	.word	0x08007481
 8007458:	08007497 	.word	0x08007497
 800745c:	08007487 	.word	0x08007487
 8007460:	08007497 	.word	0x08007497
 8007464:	08007497 	.word	0x08007497
 8007468:	08007497 	.word	0x08007497
 800746c:	0800748f 	.word	0x0800748f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007470:	f7fe fecc 	bl	800620c <HAL_RCC_GetPCLK1Freq>
 8007474:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007476:	e014      	b.n	80074a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007478:	f7fe fede 	bl	8006238 <HAL_RCC_GetPCLK2Freq>
 800747c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800747e:	e010      	b.n	80074a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007480:	4b4e      	ldr	r3, [pc, #312]	; (80075bc <UART_SetConfig+0x5c0>)
 8007482:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007484:	e00d      	b.n	80074a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007486:	f7fe fe53 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 800748a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800748c:	e009      	b.n	80074a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800748e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007492:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007494:	e005      	b.n	80074a2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007496:	2300      	movs	r3, #0
 8007498:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80074a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80074a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	f000 8090 	beq.w	80075ca <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ae:	4a44      	ldr	r2, [pc, #272]	; (80075c0 <UART_SetConfig+0x5c4>)
 80074b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074b4:	461a      	mov	r2, r3
 80074b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80074bc:	005a      	lsls	r2, r3, #1
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	085b      	lsrs	r3, r3, #1
 80074c4:	441a      	add	r2, r3
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80074ce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074d0:	6a3b      	ldr	r3, [r7, #32]
 80074d2:	2b0f      	cmp	r3, #15
 80074d4:	d916      	bls.n	8007504 <UART_SetConfig+0x508>
 80074d6:	6a3b      	ldr	r3, [r7, #32]
 80074d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074dc:	d212      	bcs.n	8007504 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80074de:	6a3b      	ldr	r3, [r7, #32]
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	f023 030f 	bic.w	r3, r3, #15
 80074e6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80074e8:	6a3b      	ldr	r3, [r7, #32]
 80074ea:	085b      	lsrs	r3, r3, #1
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	f003 0307 	and.w	r3, r3, #7
 80074f2:	b29a      	uxth	r2, r3
 80074f4:	8bfb      	ldrh	r3, [r7, #30]
 80074f6:	4313      	orrs	r3, r2
 80074f8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	8bfa      	ldrh	r2, [r7, #30]
 8007500:	60da      	str	r2, [r3, #12]
 8007502:	e062      	b.n	80075ca <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800750a:	e05e      	b.n	80075ca <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800750c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007510:	2b08      	cmp	r3, #8
 8007512:	d828      	bhi.n	8007566 <UART_SetConfig+0x56a>
 8007514:	a201      	add	r2, pc, #4	; (adr r2, 800751c <UART_SetConfig+0x520>)
 8007516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800751a:	bf00      	nop
 800751c:	08007541 	.word	0x08007541
 8007520:	08007549 	.word	0x08007549
 8007524:	08007551 	.word	0x08007551
 8007528:	08007567 	.word	0x08007567
 800752c:	08007557 	.word	0x08007557
 8007530:	08007567 	.word	0x08007567
 8007534:	08007567 	.word	0x08007567
 8007538:	08007567 	.word	0x08007567
 800753c:	0800755f 	.word	0x0800755f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007540:	f7fe fe64 	bl	800620c <HAL_RCC_GetPCLK1Freq>
 8007544:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007546:	e014      	b.n	8007572 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007548:	f7fe fe76 	bl	8006238 <HAL_RCC_GetPCLK2Freq>
 800754c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800754e:	e010      	b.n	8007572 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007550:	4b1a      	ldr	r3, [pc, #104]	; (80075bc <UART_SetConfig+0x5c0>)
 8007552:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007554:	e00d      	b.n	8007572 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007556:	f7fe fdeb 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 800755a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800755c:	e009      	b.n	8007572 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800755e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007562:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007564:	e005      	b.n	8007572 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007566:	2300      	movs	r3, #0
 8007568:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007570:	bf00      	nop
    }

    if (pclk != 0U)
 8007572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007574:	2b00      	cmp	r3, #0
 8007576:	d028      	beq.n	80075ca <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800757c:	4a10      	ldr	r2, [pc, #64]	; (80075c0 <UART_SetConfig+0x5c4>)
 800757e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007582:	461a      	mov	r2, r3
 8007584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007586:	fbb3 f2f2 	udiv	r2, r3, r2
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	085b      	lsrs	r3, r3, #1
 8007590:	441a      	add	r2, r3
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	fbb2 f3f3 	udiv	r3, r2, r3
 800759a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800759c:	6a3b      	ldr	r3, [r7, #32]
 800759e:	2b0f      	cmp	r3, #15
 80075a0:	d910      	bls.n	80075c4 <UART_SetConfig+0x5c8>
 80075a2:	6a3b      	ldr	r3, [r7, #32]
 80075a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075a8:	d20c      	bcs.n	80075c4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	b29a      	uxth	r2, r3
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	60da      	str	r2, [r3, #12]
 80075b4:	e009      	b.n	80075ca <UART_SetConfig+0x5ce>
 80075b6:	bf00      	nop
 80075b8:	40008000 	.word	0x40008000
 80075bc:	00f42400 	.word	0x00f42400
 80075c0:	0800b8f0 	.word	0x0800b8f0
      }
      else
      {
        ret = HAL_ERROR;
 80075c4:	2301      	movs	r3, #1
 80075c6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	2201      	movs	r2, #1
 80075ce:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	2201      	movs	r2, #1
 80075d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	2200      	movs	r2, #0
 80075de:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	2200      	movs	r2, #0
 80075e4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80075e6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3730      	adds	r7, #48	; 0x30
 80075ee:	46bd      	mov	sp, r7
 80075f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080075f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007600:	f003 0308 	and.w	r3, r3, #8
 8007604:	2b00      	cmp	r3, #0
 8007606:	d00a      	beq.n	800761e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	430a      	orrs	r2, r1
 800761c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007622:	f003 0301 	and.w	r3, r3, #1
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00a      	beq.n	8007640 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	430a      	orrs	r2, r1
 800763e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007644:	f003 0302 	and.w	r3, r3, #2
 8007648:	2b00      	cmp	r3, #0
 800764a:	d00a      	beq.n	8007662 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	430a      	orrs	r2, r1
 8007660:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007666:	f003 0304 	and.w	r3, r3, #4
 800766a:	2b00      	cmp	r3, #0
 800766c:	d00a      	beq.n	8007684 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	430a      	orrs	r2, r1
 8007682:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007688:	f003 0310 	and.w	r3, r3, #16
 800768c:	2b00      	cmp	r3, #0
 800768e:	d00a      	beq.n	80076a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	430a      	orrs	r2, r1
 80076a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076aa:	f003 0320 	and.w	r3, r3, #32
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d00a      	beq.n	80076c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	430a      	orrs	r2, r1
 80076c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d01a      	beq.n	800770a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	430a      	orrs	r2, r1
 80076e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076f2:	d10a      	bne.n	800770a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	430a      	orrs	r2, r1
 8007708:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800770e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00a      	beq.n	800772c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	430a      	orrs	r2, r1
 800772a:	605a      	str	r2, [r3, #4]
  }
}
 800772c:	bf00      	nop
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr

08007738 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b098      	sub	sp, #96	; 0x60
 800773c:	af02      	add	r7, sp, #8
 800773e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007748:	f7fb fd7a 	bl	8003240 <HAL_GetTick>
 800774c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f003 0308 	and.w	r3, r3, #8
 8007758:	2b08      	cmp	r3, #8
 800775a:	d12f      	bne.n	80077bc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800775c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007760:	9300      	str	r3, [sp, #0]
 8007762:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007764:	2200      	movs	r2, #0
 8007766:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 f88e 	bl	800788c <UART_WaitOnFlagUntilTimeout>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d022      	beq.n	80077bc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800777e:	e853 3f00 	ldrex	r3, [r3]
 8007782:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007786:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800778a:	653b      	str	r3, [r7, #80]	; 0x50
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	461a      	mov	r2, r3
 8007792:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007794:	647b      	str	r3, [r7, #68]	; 0x44
 8007796:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007798:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800779a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800779c:	e841 2300 	strex	r3, r2, [r1]
 80077a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80077a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d1e6      	bne.n	8007776 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2220      	movs	r2, #32
 80077ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2200      	movs	r2, #0
 80077b4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077b8:	2303      	movs	r3, #3
 80077ba:	e063      	b.n	8007884 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 0304 	and.w	r3, r3, #4
 80077c6:	2b04      	cmp	r3, #4
 80077c8:	d149      	bne.n	800785e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077ca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80077ce:	9300      	str	r3, [sp, #0]
 80077d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077d2:	2200      	movs	r2, #0
 80077d4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f000 f857 	bl	800788c <UART_WaitOnFlagUntilTimeout>
 80077de:	4603      	mov	r3, r0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d03c      	beq.n	800785e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ec:	e853 3f00 	ldrex	r3, [r3]
 80077f0:	623b      	str	r3, [r7, #32]
   return(result);
 80077f2:	6a3b      	ldr	r3, [r7, #32]
 80077f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80077f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	461a      	mov	r2, r3
 8007800:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007802:	633b      	str	r3, [r7, #48]	; 0x30
 8007804:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007806:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007808:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800780a:	e841 2300 	strex	r3, r2, [r1]
 800780e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1e6      	bne.n	80077e4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	3308      	adds	r3, #8
 800781c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	e853 3f00 	ldrex	r3, [r3]
 8007824:	60fb      	str	r3, [r7, #12]
   return(result);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	f023 0301 	bic.w	r3, r3, #1
 800782c:	64bb      	str	r3, [r7, #72]	; 0x48
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	3308      	adds	r3, #8
 8007834:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007836:	61fa      	str	r2, [r7, #28]
 8007838:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783a:	69b9      	ldr	r1, [r7, #24]
 800783c:	69fa      	ldr	r2, [r7, #28]
 800783e:	e841 2300 	strex	r3, r2, [r1]
 8007842:	617b      	str	r3, [r7, #20]
   return(result);
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d1e5      	bne.n	8007816 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2220      	movs	r2, #32
 800784e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800785a:	2303      	movs	r3, #3
 800785c:	e012      	b.n	8007884 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2220      	movs	r2, #32
 8007862:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2220      	movs	r2, #32
 800786a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2200      	movs	r2, #0
 8007872:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2200      	movs	r2, #0
 8007878:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2200      	movs	r2, #0
 800787e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007882:	2300      	movs	r3, #0
}
 8007884:	4618      	mov	r0, r3
 8007886:	3758      	adds	r7, #88	; 0x58
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
 8007892:	60f8      	str	r0, [r7, #12]
 8007894:	60b9      	str	r1, [r7, #8]
 8007896:	603b      	str	r3, [r7, #0]
 8007898:	4613      	mov	r3, r2
 800789a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800789c:	e04f      	b.n	800793e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800789e:	69bb      	ldr	r3, [r7, #24]
 80078a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a4:	d04b      	beq.n	800793e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078a6:	f7fb fccb 	bl	8003240 <HAL_GetTick>
 80078aa:	4602      	mov	r2, r0
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	1ad3      	subs	r3, r2, r3
 80078b0:	69ba      	ldr	r2, [r7, #24]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d302      	bcc.n	80078bc <UART_WaitOnFlagUntilTimeout+0x30>
 80078b6:	69bb      	ldr	r3, [r7, #24]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d101      	bne.n	80078c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80078bc:	2303      	movs	r3, #3
 80078be:	e04e      	b.n	800795e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f003 0304 	and.w	r3, r3, #4
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d037      	beq.n	800793e <UART_WaitOnFlagUntilTimeout+0xb2>
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	2b80      	cmp	r3, #128	; 0x80
 80078d2:	d034      	beq.n	800793e <UART_WaitOnFlagUntilTimeout+0xb2>
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	2b40      	cmp	r3, #64	; 0x40
 80078d8:	d031      	beq.n	800793e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	69db      	ldr	r3, [r3, #28]
 80078e0:	f003 0308 	and.w	r3, r3, #8
 80078e4:	2b08      	cmp	r3, #8
 80078e6:	d110      	bne.n	800790a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2208      	movs	r2, #8
 80078ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80078f0:	68f8      	ldr	r0, [r7, #12]
 80078f2:	f000 f838 	bl	8007966 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2208      	movs	r2, #8
 80078fa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2200      	movs	r2, #0
 8007902:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8007906:	2301      	movs	r3, #1
 8007908:	e029      	b.n	800795e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	69db      	ldr	r3, [r3, #28]
 8007910:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007914:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007918:	d111      	bne.n	800793e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007922:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f000 f81e 	bl	8007966 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2220      	movs	r2, #32
 800792e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800793a:	2303      	movs	r3, #3
 800793c:	e00f      	b.n	800795e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	69da      	ldr	r2, [r3, #28]
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	4013      	ands	r3, r2
 8007948:	68ba      	ldr	r2, [r7, #8]
 800794a:	429a      	cmp	r2, r3
 800794c:	bf0c      	ite	eq
 800794e:	2301      	moveq	r3, #1
 8007950:	2300      	movne	r3, #0
 8007952:	b2db      	uxtb	r3, r3
 8007954:	461a      	mov	r2, r3
 8007956:	79fb      	ldrb	r3, [r7, #7]
 8007958:	429a      	cmp	r2, r3
 800795a:	d0a0      	beq.n	800789e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800795c:	2300      	movs	r3, #0
}
 800795e:	4618      	mov	r0, r3
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}

08007966 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007966:	b480      	push	{r7}
 8007968:	b095      	sub	sp, #84	; 0x54
 800796a:	af00      	add	r7, sp, #0
 800796c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007976:	e853 3f00 	ldrex	r3, [r3]
 800797a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800797c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800797e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007982:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	461a      	mov	r2, r3
 800798a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800798c:	643b      	str	r3, [r7, #64]	; 0x40
 800798e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007990:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007992:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007994:	e841 2300 	strex	r3, r2, [r1]
 8007998:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800799a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800799c:	2b00      	cmp	r3, #0
 800799e:	d1e6      	bne.n	800796e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	3308      	adds	r3, #8
 80079a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a8:	6a3b      	ldr	r3, [r7, #32]
 80079aa:	e853 3f00 	ldrex	r3, [r3]
 80079ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80079b0:	69fb      	ldr	r3, [r7, #28]
 80079b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079b6:	f023 0301 	bic.w	r3, r3, #1
 80079ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	3308      	adds	r3, #8
 80079c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80079c4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80079c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80079ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079cc:	e841 2300 	strex	r3, r2, [r1]
 80079d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80079d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d1e3      	bne.n	80079a0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80079dc:	2b01      	cmp	r3, #1
 80079de:	d118      	bne.n	8007a12 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	e853 3f00 	ldrex	r3, [r3]
 80079ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	f023 0310 	bic.w	r3, r3, #16
 80079f4:	647b      	str	r3, [r7, #68]	; 0x44
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	461a      	mov	r2, r3
 80079fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80079fe:	61bb      	str	r3, [r7, #24]
 8007a00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a02:	6979      	ldr	r1, [r7, #20]
 8007a04:	69ba      	ldr	r2, [r7, #24]
 8007a06:	e841 2300 	strex	r3, r2, [r1]
 8007a0a:	613b      	str	r3, [r7, #16]
   return(result);
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d1e6      	bne.n	80079e0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2220      	movs	r2, #32
 8007a16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2200      	movs	r2, #0
 8007a24:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007a26:	bf00      	nop
 8007a28:	3754      	adds	r7, #84	; 0x54
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr

08007a32 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007a32:	b480      	push	{r7}
 8007a34:	b085      	sub	sp, #20
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007a40:	2b01      	cmp	r3, #1
 8007a42:	d101      	bne.n	8007a48 <HAL_UARTEx_DisableFifoMode+0x16>
 8007a44:	2302      	movs	r3, #2
 8007a46:	e027      	b.n	8007a98 <HAL_UARTEx_DisableFifoMode+0x66>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2224      	movs	r2, #36	; 0x24
 8007a54:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f022 0201 	bic.w	r2, r2, #1
 8007a6e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007a76:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	68fa      	ldr	r2, [r7, #12]
 8007a84:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2220      	movs	r2, #32
 8007a8a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007a96:	2300      	movs	r3, #0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3714      	adds	r7, #20
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d101      	bne.n	8007abc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007ab8:	2302      	movs	r3, #2
 8007aba:	e02d      	b.n	8007b18 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2224      	movs	r2, #36	; 0x24
 8007ac8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f022 0201 	bic.w	r2, r2, #1
 8007ae2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	689b      	ldr	r3, [r3, #8]
 8007aea:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	683a      	ldr	r2, [r7, #0]
 8007af4:	430a      	orrs	r2, r1
 8007af6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f000 f84f 	bl	8007b9c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2220      	movs	r2, #32
 8007b0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007b16:	2300      	movs	r3, #0
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3710      	adds	r7, #16
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b084      	sub	sp, #16
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	d101      	bne.n	8007b38 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007b34:	2302      	movs	r3, #2
 8007b36:	e02d      	b.n	8007b94 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2224      	movs	r2, #36	; 0x24
 8007b44:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f022 0201 	bic.w	r2, r2, #1
 8007b5e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	683a      	ldr	r2, [r7, #0]
 8007b70:	430a      	orrs	r2, r1
 8007b72:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 f811 	bl	8007b9c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68fa      	ldr	r2, [r7, #12]
 8007b80:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2220      	movs	r2, #32
 8007b86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3710      	adds	r7, #16
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b085      	sub	sp, #20
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d108      	bne.n	8007bbe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2201      	movs	r2, #1
 8007bb0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007bbc:	e031      	b.n	8007c22 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007bbe:	2308      	movs	r3, #8
 8007bc0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007bc2:	2308      	movs	r3, #8
 8007bc4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	0e5b      	lsrs	r3, r3, #25
 8007bce:	b2db      	uxtb	r3, r3
 8007bd0:	f003 0307 	and.w	r3, r3, #7
 8007bd4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	0f5b      	lsrs	r3, r3, #29
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	f003 0307 	and.w	r3, r3, #7
 8007be4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007be6:	7bbb      	ldrb	r3, [r7, #14]
 8007be8:	7b3a      	ldrb	r2, [r7, #12]
 8007bea:	4911      	ldr	r1, [pc, #68]	; (8007c30 <UARTEx_SetNbDataToProcess+0x94>)
 8007bec:	5c8a      	ldrb	r2, [r1, r2]
 8007bee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007bf2:	7b3a      	ldrb	r2, [r7, #12]
 8007bf4:	490f      	ldr	r1, [pc, #60]	; (8007c34 <UARTEx_SetNbDataToProcess+0x98>)
 8007bf6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007bf8:	fb93 f3f2 	sdiv	r3, r3, r2
 8007bfc:	b29a      	uxth	r2, r3
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c04:	7bfb      	ldrb	r3, [r7, #15]
 8007c06:	7b7a      	ldrb	r2, [r7, #13]
 8007c08:	4909      	ldr	r1, [pc, #36]	; (8007c30 <UARTEx_SetNbDataToProcess+0x94>)
 8007c0a:	5c8a      	ldrb	r2, [r1, r2]
 8007c0c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007c10:	7b7a      	ldrb	r2, [r7, #13]
 8007c12:	4908      	ldr	r1, [pc, #32]	; (8007c34 <UARTEx_SetNbDataToProcess+0x98>)
 8007c14:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c16:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c1a:	b29a      	uxth	r2, r3
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007c22:	bf00      	nop
 8007c24:	3714      	adds	r7, #20
 8007c26:	46bd      	mov	sp, r7
 8007c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2c:	4770      	bx	lr
 8007c2e:	bf00      	nop
 8007c30:	0800b908 	.word	0x0800b908
 8007c34:	0800b910 	.word	0x0800b910

08007c38 <__NVIC_SetPriority>:
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b083      	sub	sp, #12
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	4603      	mov	r3, r0
 8007c40:	6039      	str	r1, [r7, #0]
 8007c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	db0a      	blt.n	8007c62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	b2da      	uxtb	r2, r3
 8007c50:	490c      	ldr	r1, [pc, #48]	; (8007c84 <__NVIC_SetPriority+0x4c>)
 8007c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c56:	0112      	lsls	r2, r2, #4
 8007c58:	b2d2      	uxtb	r2, r2
 8007c5a:	440b      	add	r3, r1
 8007c5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007c60:	e00a      	b.n	8007c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	b2da      	uxtb	r2, r3
 8007c66:	4908      	ldr	r1, [pc, #32]	; (8007c88 <__NVIC_SetPriority+0x50>)
 8007c68:	79fb      	ldrb	r3, [r7, #7]
 8007c6a:	f003 030f 	and.w	r3, r3, #15
 8007c6e:	3b04      	subs	r3, #4
 8007c70:	0112      	lsls	r2, r2, #4
 8007c72:	b2d2      	uxtb	r2, r2
 8007c74:	440b      	add	r3, r1
 8007c76:	761a      	strb	r2, [r3, #24]
}
 8007c78:	bf00      	nop
 8007c7a:	370c      	adds	r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr
 8007c84:	e000e100 	.word	0xe000e100
 8007c88:	e000ed00 	.word	0xe000ed00

08007c8c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007c90:	4b05      	ldr	r3, [pc, #20]	; (8007ca8 <SysTick_Handler+0x1c>)
 8007c92:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007c94:	f002 fab6 	bl	800a204 <xTaskGetSchedulerState>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d001      	beq.n	8007ca2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007c9e:	f003 f99b 	bl	800afd8 <xPortSysTickHandler>
  }
}
 8007ca2:	bf00      	nop
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop
 8007ca8:	e000e010 	.word	0xe000e010

08007cac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007cac:	b580      	push	{r7, lr}
 8007cae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007cb0:	2100      	movs	r1, #0
 8007cb2:	f06f 0004 	mvn.w	r0, #4
 8007cb6:	f7ff ffbf 	bl	8007c38 <__NVIC_SetPriority>
#endif
}
 8007cba:	bf00      	nop
 8007cbc:	bd80      	pop	{r7, pc}
	...

08007cc0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007cc6:	f3ef 8305 	mrs	r3, IPSR
 8007cca:	603b      	str	r3, [r7, #0]
  return(result);
 8007ccc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d003      	beq.n	8007cda <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007cd2:	f06f 0305 	mvn.w	r3, #5
 8007cd6:	607b      	str	r3, [r7, #4]
 8007cd8:	e00c      	b.n	8007cf4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007cda:	4b0a      	ldr	r3, [pc, #40]	; (8007d04 <osKernelInitialize+0x44>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d105      	bne.n	8007cee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007ce2:	4b08      	ldr	r3, [pc, #32]	; (8007d04 <osKernelInitialize+0x44>)
 8007ce4:	2201      	movs	r2, #1
 8007ce6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	607b      	str	r3, [r7, #4]
 8007cec:	e002      	b.n	8007cf4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007cee:	f04f 33ff 	mov.w	r3, #4294967295
 8007cf2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007cf4:	687b      	ldr	r3, [r7, #4]
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	370c      	adds	r7, #12
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	20000284 	.word	0x20000284

08007d08 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d0e:	f3ef 8305 	mrs	r3, IPSR
 8007d12:	603b      	str	r3, [r7, #0]
  return(result);
 8007d14:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d003      	beq.n	8007d22 <osKernelStart+0x1a>
    stat = osErrorISR;
 8007d1a:	f06f 0305 	mvn.w	r3, #5
 8007d1e:	607b      	str	r3, [r7, #4]
 8007d20:	e010      	b.n	8007d44 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007d22:	4b0b      	ldr	r3, [pc, #44]	; (8007d50 <osKernelStart+0x48>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d109      	bne.n	8007d3e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007d2a:	f7ff ffbf 	bl	8007cac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007d2e:	4b08      	ldr	r3, [pc, #32]	; (8007d50 <osKernelStart+0x48>)
 8007d30:	2202      	movs	r2, #2
 8007d32:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007d34:	f001 fdfa 	bl	800992c <vTaskStartScheduler>
      stat = osOK;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	607b      	str	r3, [r7, #4]
 8007d3c:	e002      	b.n	8007d44 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8007d42:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007d44:	687b      	ldr	r3, [r7, #4]
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3708      	adds	r7, #8
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	20000284 	.word	0x20000284

08007d54 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b08e      	sub	sp, #56	; 0x38
 8007d58:	af04      	add	r7, sp, #16
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	60b9      	str	r1, [r7, #8]
 8007d5e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007d60:	2300      	movs	r3, #0
 8007d62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d64:	f3ef 8305 	mrs	r3, IPSR
 8007d68:	617b      	str	r3, [r7, #20]
  return(result);
 8007d6a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d17e      	bne.n	8007e6e <osThreadNew+0x11a>
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d07b      	beq.n	8007e6e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007d76:	2380      	movs	r3, #128	; 0x80
 8007d78:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007d7a:	2318      	movs	r3, #24
 8007d7c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8007d82:	f04f 33ff 	mov.w	r3, #4294967295
 8007d86:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d045      	beq.n	8007e1a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d002      	beq.n	8007d9c <osThreadNew+0x48>
        name = attr->name;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	699b      	ldr	r3, [r3, #24]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d002      	beq.n	8007daa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	699b      	ldr	r3, [r3, #24]
 8007da8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007daa:	69fb      	ldr	r3, [r7, #28]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d008      	beq.n	8007dc2 <osThreadNew+0x6e>
 8007db0:	69fb      	ldr	r3, [r7, #28]
 8007db2:	2b38      	cmp	r3, #56	; 0x38
 8007db4:	d805      	bhi.n	8007dc2 <osThreadNew+0x6e>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	f003 0301 	and.w	r3, r3, #1
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d001      	beq.n	8007dc6 <osThreadNew+0x72>
        return (NULL);
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	e054      	b.n	8007e70 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	695b      	ldr	r3, [r3, #20]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d003      	beq.n	8007dd6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	695b      	ldr	r3, [r3, #20]
 8007dd2:	089b      	lsrs	r3, r3, #2
 8007dd4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00e      	beq.n	8007dfc <osThreadNew+0xa8>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	68db      	ldr	r3, [r3, #12]
 8007de2:	2ba7      	cmp	r3, #167	; 0xa7
 8007de4:	d90a      	bls.n	8007dfc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d006      	beq.n	8007dfc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	695b      	ldr	r3, [r3, #20]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d002      	beq.n	8007dfc <osThreadNew+0xa8>
        mem = 1;
 8007df6:	2301      	movs	r3, #1
 8007df8:	61bb      	str	r3, [r7, #24]
 8007dfa:	e010      	b.n	8007e1e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d10c      	bne.n	8007e1e <osThreadNew+0xca>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	68db      	ldr	r3, [r3, #12]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d108      	bne.n	8007e1e <osThreadNew+0xca>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	691b      	ldr	r3, [r3, #16]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d104      	bne.n	8007e1e <osThreadNew+0xca>
          mem = 0;
 8007e14:	2300      	movs	r3, #0
 8007e16:	61bb      	str	r3, [r7, #24]
 8007e18:	e001      	b.n	8007e1e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007e1e:	69bb      	ldr	r3, [r7, #24]
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d110      	bne.n	8007e46 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007e2c:	9202      	str	r2, [sp, #8]
 8007e2e:	9301      	str	r3, [sp, #4]
 8007e30:	69fb      	ldr	r3, [r7, #28]
 8007e32:	9300      	str	r3, [sp, #0]
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	6a3a      	ldr	r2, [r7, #32]
 8007e38:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007e3a:	68f8      	ldr	r0, [r7, #12]
 8007e3c:	f001 fb8a 	bl	8009554 <xTaskCreateStatic>
 8007e40:	4603      	mov	r3, r0
 8007e42:	613b      	str	r3, [r7, #16]
 8007e44:	e013      	b.n	8007e6e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007e46:	69bb      	ldr	r3, [r7, #24]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d110      	bne.n	8007e6e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007e4c:	6a3b      	ldr	r3, [r7, #32]
 8007e4e:	b29a      	uxth	r2, r3
 8007e50:	f107 0310 	add.w	r3, r7, #16
 8007e54:	9301      	str	r3, [sp, #4]
 8007e56:	69fb      	ldr	r3, [r7, #28]
 8007e58:	9300      	str	r3, [sp, #0]
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007e5e:	68f8      	ldr	r0, [r7, #12]
 8007e60:	f001 fbd5 	bl	800960e <xTaskCreate>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d001      	beq.n	8007e6e <osThreadNew+0x11a>
            hTask = NULL;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007e6e:	693b      	ldr	r3, [r7, #16]
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3728      	adds	r7, #40	; 0x28
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b082      	sub	sp, #8
 8007e7c:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8007e7e:	f002 f9b1 	bl	800a1e4 <xTaskGetCurrentTaskHandle>
 8007e82:	6078      	str	r0, [r7, #4]

  return (id);
 8007e84:	687b      	ldr	r3, [r7, #4]
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3708      	adds	r7, #8
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}

08007e8e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007e8e:	b580      	push	{r7, lr}
 8007e90:	b084      	sub	sp, #16
 8007e92:	af00      	add	r7, sp, #0
 8007e94:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e96:	f3ef 8305 	mrs	r3, IPSR
 8007e9a:	60bb      	str	r3, [r7, #8]
  return(result);
 8007e9c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d003      	beq.n	8007eaa <osDelay+0x1c>
    stat = osErrorISR;
 8007ea2:	f06f 0305 	mvn.w	r3, #5
 8007ea6:	60fb      	str	r3, [r7, #12]
 8007ea8:	e007      	b.n	8007eba <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d002      	beq.n	8007eba <osDelay+0x2c>
      vTaskDelay(ticks);
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f001 fd05 	bl	80098c4 <vTaskDelay>
    }
  }

  return (stat);
 8007eba:	68fb      	ldr	r3, [r7, #12]
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3710      	adds	r7, #16
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b08a      	sub	sp, #40	; 0x28
 8007ec8:	af02      	add	r7, sp, #8
 8007eca:	60f8      	str	r0, [r7, #12]
 8007ecc:	60b9      	str	r1, [r7, #8]
 8007ece:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ed4:	f3ef 8305 	mrs	r3, IPSR
 8007ed8:	613b      	str	r3, [r7, #16]
  return(result);
 8007eda:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d175      	bne.n	8007fcc <osSemaphoreNew+0x108>
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d072      	beq.n	8007fcc <osSemaphoreNew+0x108>
 8007ee6:	68ba      	ldr	r2, [r7, #8]
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d86e      	bhi.n	8007fcc <osSemaphoreNew+0x108>
    mem = -1;
 8007eee:	f04f 33ff 	mov.w	r3, #4294967295
 8007ef2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d015      	beq.n	8007f26 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d006      	beq.n	8007f10 <osSemaphoreNew+0x4c>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	68db      	ldr	r3, [r3, #12]
 8007f06:	2b4f      	cmp	r3, #79	; 0x4f
 8007f08:	d902      	bls.n	8007f10 <osSemaphoreNew+0x4c>
        mem = 1;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	61bb      	str	r3, [r7, #24]
 8007f0e:	e00c      	b.n	8007f2a <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d108      	bne.n	8007f2a <osSemaphoreNew+0x66>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d104      	bne.n	8007f2a <osSemaphoreNew+0x66>
          mem = 0;
 8007f20:	2300      	movs	r3, #0
 8007f22:	61bb      	str	r3, [r7, #24]
 8007f24:	e001      	b.n	8007f2a <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8007f26:	2300      	movs	r3, #0
 8007f28:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f30:	d04c      	beq.n	8007fcc <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d128      	bne.n	8007f8a <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007f38:	69bb      	ldr	r3, [r7, #24]
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d10a      	bne.n	8007f54 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	689b      	ldr	r3, [r3, #8]
 8007f42:	2203      	movs	r2, #3
 8007f44:	9200      	str	r2, [sp, #0]
 8007f46:	2200      	movs	r2, #0
 8007f48:	2100      	movs	r1, #0
 8007f4a:	2001      	movs	r0, #1
 8007f4c:	f000 fb5c 	bl	8008608 <xQueueGenericCreateStatic>
 8007f50:	61f8      	str	r0, [r7, #28]
 8007f52:	e005      	b.n	8007f60 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007f54:	2203      	movs	r2, #3
 8007f56:	2100      	movs	r1, #0
 8007f58:	2001      	movs	r0, #1
 8007f5a:	f000 fbcd 	bl	80086f8 <xQueueGenericCreate>
 8007f5e:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007f60:	69fb      	ldr	r3, [r7, #28]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d022      	beq.n	8007fac <osSemaphoreNew+0xe8>
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d01f      	beq.n	8007fac <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	2200      	movs	r2, #0
 8007f70:	2100      	movs	r1, #0
 8007f72:	69f8      	ldr	r0, [r7, #28]
 8007f74:	f000 fc88 	bl	8008888 <xQueueGenericSend>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d016      	beq.n	8007fac <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007f7e:	69f8      	ldr	r0, [r7, #28]
 8007f80:	f001 f914 	bl	80091ac <vQueueDelete>
            hSemaphore = NULL;
 8007f84:	2300      	movs	r3, #0
 8007f86:	61fb      	str	r3, [r7, #28]
 8007f88:	e010      	b.n	8007fac <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d108      	bne.n	8007fa2 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	461a      	mov	r2, r3
 8007f96:	68b9      	ldr	r1, [r7, #8]
 8007f98:	68f8      	ldr	r0, [r7, #12]
 8007f9a:	f000 fc0a 	bl	80087b2 <xQueueCreateCountingSemaphoreStatic>
 8007f9e:	61f8      	str	r0, [r7, #28]
 8007fa0:	e004      	b.n	8007fac <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007fa2:	68b9      	ldr	r1, [r7, #8]
 8007fa4:	68f8      	ldr	r0, [r7, #12]
 8007fa6:	f000 fc3b 	bl	8008820 <xQueueCreateCountingSemaphore>
 8007faa:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007fac:	69fb      	ldr	r3, [r7, #28]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d00c      	beq.n	8007fcc <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d003      	beq.n	8007fc0 <osSemaphoreNew+0xfc>
          name = attr->name;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	617b      	str	r3, [r7, #20]
 8007fbe:	e001      	b.n	8007fc4 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007fc4:	6979      	ldr	r1, [r7, #20]
 8007fc6:	69f8      	ldr	r0, [r7, #28]
 8007fc8:	f001 fa3c 	bl	8009444 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007fcc:	69fb      	ldr	r3, [r7, #28]
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3720      	adds	r7, #32
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}
	...

08007fd8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b086      	sub	sp, #24
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d103      	bne.n	8007ff8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007ff0:	f06f 0303 	mvn.w	r3, #3
 8007ff4:	617b      	str	r3, [r7, #20]
 8007ff6:	e039      	b.n	800806c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ff8:	f3ef 8305 	mrs	r3, IPSR
 8007ffc:	60fb      	str	r3, [r7, #12]
  return(result);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008000:	2b00      	cmp	r3, #0
 8008002:	d022      	beq.n	800804a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d003      	beq.n	8008012 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800800a:	f06f 0303 	mvn.w	r3, #3
 800800e:	617b      	str	r3, [r7, #20]
 8008010:	e02c      	b.n	800806c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8008012:	2300      	movs	r3, #0
 8008014:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008016:	f107 0308 	add.w	r3, r7, #8
 800801a:	461a      	mov	r2, r3
 800801c:	2100      	movs	r1, #0
 800801e:	6938      	ldr	r0, [r7, #16]
 8008020:	f001 f844 	bl	80090ac <xQueueReceiveFromISR>
 8008024:	4603      	mov	r3, r0
 8008026:	2b01      	cmp	r3, #1
 8008028:	d003      	beq.n	8008032 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800802a:	f06f 0302 	mvn.w	r3, #2
 800802e:	617b      	str	r3, [r7, #20]
 8008030:	e01c      	b.n	800806c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d019      	beq.n	800806c <osSemaphoreAcquire+0x94>
 8008038:	4b0f      	ldr	r3, [pc, #60]	; (8008078 <osSemaphoreAcquire+0xa0>)
 800803a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800803e:	601a      	str	r2, [r3, #0]
 8008040:	f3bf 8f4f 	dsb	sy
 8008044:	f3bf 8f6f 	isb	sy
 8008048:	e010      	b.n	800806c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800804a:	6839      	ldr	r1, [r7, #0]
 800804c:	6938      	ldr	r0, [r7, #16]
 800804e:	f000 ff21 	bl	8008e94 <xQueueSemaphoreTake>
 8008052:	4603      	mov	r3, r0
 8008054:	2b01      	cmp	r3, #1
 8008056:	d009      	beq.n	800806c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d003      	beq.n	8008066 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800805e:	f06f 0301 	mvn.w	r3, #1
 8008062:	617b      	str	r3, [r7, #20]
 8008064:	e002      	b.n	800806c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8008066:	f06f 0302 	mvn.w	r3, #2
 800806a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800806c:	697b      	ldr	r3, [r7, #20]
}
 800806e:	4618      	mov	r0, r3
 8008070:	3718      	adds	r7, #24
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
 8008076:	bf00      	nop
 8008078:	e000ed04 	.word	0xe000ed04

0800807c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800807c:	b580      	push	{r7, lr}
 800807e:	b086      	sub	sp, #24
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008088:	2300      	movs	r3, #0
 800808a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d103      	bne.n	800809a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008092:	f06f 0303 	mvn.w	r3, #3
 8008096:	617b      	str	r3, [r7, #20]
 8008098:	e02c      	b.n	80080f4 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800809a:	f3ef 8305 	mrs	r3, IPSR
 800809e:	60fb      	str	r3, [r7, #12]
  return(result);
 80080a0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d01a      	beq.n	80080dc <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80080a6:	2300      	movs	r3, #0
 80080a8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80080aa:	f107 0308 	add.w	r3, r7, #8
 80080ae:	4619      	mov	r1, r3
 80080b0:	6938      	ldr	r0, [r7, #16]
 80080b2:	f000 fd82 	bl	8008bba <xQueueGiveFromISR>
 80080b6:	4603      	mov	r3, r0
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d003      	beq.n	80080c4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80080bc:	f06f 0302 	mvn.w	r3, #2
 80080c0:	617b      	str	r3, [r7, #20]
 80080c2:	e017      	b.n	80080f4 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d014      	beq.n	80080f4 <osSemaphoreRelease+0x78>
 80080ca:	4b0d      	ldr	r3, [pc, #52]	; (8008100 <osSemaphoreRelease+0x84>)
 80080cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080d0:	601a      	str	r2, [r3, #0]
 80080d2:	f3bf 8f4f 	dsb	sy
 80080d6:	f3bf 8f6f 	isb	sy
 80080da:	e00b      	b.n	80080f4 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80080dc:	2300      	movs	r3, #0
 80080de:	2200      	movs	r2, #0
 80080e0:	2100      	movs	r1, #0
 80080e2:	6938      	ldr	r0, [r7, #16]
 80080e4:	f000 fbd0 	bl	8008888 <xQueueGenericSend>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d002      	beq.n	80080f4 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80080ee:	f06f 0302 	mvn.w	r3, #2
 80080f2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80080f4:	697b      	ldr	r3, [r7, #20]
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3718      	adds	r7, #24
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	e000ed04 	.word	0xe000ed04

08008104 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008104:	b580      	push	{r7, lr}
 8008106:	b08a      	sub	sp, #40	; 0x28
 8008108:	af02      	add	r7, sp, #8
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008110:	2300      	movs	r3, #0
 8008112:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008114:	f3ef 8305 	mrs	r3, IPSR
 8008118:	613b      	str	r3, [r7, #16]
  return(result);
 800811a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800811c:	2b00      	cmp	r3, #0
 800811e:	d15f      	bne.n	80081e0 <osMessageQueueNew+0xdc>
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d05c      	beq.n	80081e0 <osMessageQueueNew+0xdc>
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d059      	beq.n	80081e0 <osMessageQueueNew+0xdc>
    mem = -1;
 800812c:	f04f 33ff 	mov.w	r3, #4294967295
 8008130:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d029      	beq.n	800818c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d012      	beq.n	8008166 <osMessageQueueNew+0x62>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	68db      	ldr	r3, [r3, #12]
 8008144:	2b4f      	cmp	r3, #79	; 0x4f
 8008146:	d90e      	bls.n	8008166 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00a      	beq.n	8008166 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	695a      	ldr	r2, [r3, #20]
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	68b9      	ldr	r1, [r7, #8]
 8008158:	fb01 f303 	mul.w	r3, r1, r3
 800815c:	429a      	cmp	r2, r3
 800815e:	d302      	bcc.n	8008166 <osMessageQueueNew+0x62>
        mem = 1;
 8008160:	2301      	movs	r3, #1
 8008162:	61bb      	str	r3, [r7, #24]
 8008164:	e014      	b.n	8008190 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d110      	bne.n	8008190 <osMessageQueueNew+0x8c>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	68db      	ldr	r3, [r3, #12]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d10c      	bne.n	8008190 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800817a:	2b00      	cmp	r3, #0
 800817c:	d108      	bne.n	8008190 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	695b      	ldr	r3, [r3, #20]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d104      	bne.n	8008190 <osMessageQueueNew+0x8c>
          mem = 0;
 8008186:	2300      	movs	r3, #0
 8008188:	61bb      	str	r3, [r7, #24]
 800818a:	e001      	b.n	8008190 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800818c:	2300      	movs	r3, #0
 800818e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008190:	69bb      	ldr	r3, [r7, #24]
 8008192:	2b01      	cmp	r3, #1
 8008194:	d10b      	bne.n	80081ae <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	691a      	ldr	r2, [r3, #16]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	689b      	ldr	r3, [r3, #8]
 800819e:	2100      	movs	r1, #0
 80081a0:	9100      	str	r1, [sp, #0]
 80081a2:	68b9      	ldr	r1, [r7, #8]
 80081a4:	68f8      	ldr	r0, [r7, #12]
 80081a6:	f000 fa2f 	bl	8008608 <xQueueGenericCreateStatic>
 80081aa:	61f8      	str	r0, [r7, #28]
 80081ac:	e008      	b.n	80081c0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80081ae:	69bb      	ldr	r3, [r7, #24]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d105      	bne.n	80081c0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80081b4:	2200      	movs	r2, #0
 80081b6:	68b9      	ldr	r1, [r7, #8]
 80081b8:	68f8      	ldr	r0, [r7, #12]
 80081ba:	f000 fa9d 	bl	80086f8 <xQueueGenericCreate>
 80081be:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80081c0:	69fb      	ldr	r3, [r7, #28]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d00c      	beq.n	80081e0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d003      	beq.n	80081d4 <osMessageQueueNew+0xd0>
        name = attr->name;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	617b      	str	r3, [r7, #20]
 80081d2:	e001      	b.n	80081d8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80081d4:	2300      	movs	r3, #0
 80081d6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80081d8:	6979      	ldr	r1, [r7, #20]
 80081da:	69f8      	ldr	r0, [r7, #28]
 80081dc:	f001 f932 	bl	8009444 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80081e0:	69fb      	ldr	r3, [r7, #28]
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3720      	adds	r7, #32
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}
	...

080081ec <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b088      	sub	sp, #32
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	60b9      	str	r1, [r7, #8]
 80081f6:	603b      	str	r3, [r7, #0]
 80081f8:	4613      	mov	r3, r2
 80081fa:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008200:	2300      	movs	r3, #0
 8008202:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008204:	f3ef 8305 	mrs	r3, IPSR
 8008208:	617b      	str	r3, [r7, #20]
  return(result);
 800820a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800820c:	2b00      	cmp	r3, #0
 800820e:	d028      	beq.n	8008262 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008210:	69bb      	ldr	r3, [r7, #24]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d005      	beq.n	8008222 <osMessageQueuePut+0x36>
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d002      	beq.n	8008222 <osMessageQueuePut+0x36>
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d003      	beq.n	800822a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8008222:	f06f 0303 	mvn.w	r3, #3
 8008226:	61fb      	str	r3, [r7, #28]
 8008228:	e038      	b.n	800829c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800822a:	2300      	movs	r3, #0
 800822c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800822e:	f107 0210 	add.w	r2, r7, #16
 8008232:	2300      	movs	r3, #0
 8008234:	68b9      	ldr	r1, [r7, #8]
 8008236:	69b8      	ldr	r0, [r7, #24]
 8008238:	f000 fc24 	bl	8008a84 <xQueueGenericSendFromISR>
 800823c:	4603      	mov	r3, r0
 800823e:	2b01      	cmp	r3, #1
 8008240:	d003      	beq.n	800824a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008242:	f06f 0302 	mvn.w	r3, #2
 8008246:	61fb      	str	r3, [r7, #28]
 8008248:	e028      	b.n	800829c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d025      	beq.n	800829c <osMessageQueuePut+0xb0>
 8008250:	4b15      	ldr	r3, [pc, #84]	; (80082a8 <osMessageQueuePut+0xbc>)
 8008252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008256:	601a      	str	r2, [r3, #0]
 8008258:	f3bf 8f4f 	dsb	sy
 800825c:	f3bf 8f6f 	isb	sy
 8008260:	e01c      	b.n	800829c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008262:	69bb      	ldr	r3, [r7, #24]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d002      	beq.n	800826e <osMessageQueuePut+0x82>
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d103      	bne.n	8008276 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800826e:	f06f 0303 	mvn.w	r3, #3
 8008272:	61fb      	str	r3, [r7, #28]
 8008274:	e012      	b.n	800829c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008276:	2300      	movs	r3, #0
 8008278:	683a      	ldr	r2, [r7, #0]
 800827a:	68b9      	ldr	r1, [r7, #8]
 800827c:	69b8      	ldr	r0, [r7, #24]
 800827e:	f000 fb03 	bl	8008888 <xQueueGenericSend>
 8008282:	4603      	mov	r3, r0
 8008284:	2b01      	cmp	r3, #1
 8008286:	d009      	beq.n	800829c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d003      	beq.n	8008296 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800828e:	f06f 0301 	mvn.w	r3, #1
 8008292:	61fb      	str	r3, [r7, #28]
 8008294:	e002      	b.n	800829c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8008296:	f06f 0302 	mvn.w	r3, #2
 800829a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800829c:	69fb      	ldr	r3, [r7, #28]
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3720      	adds	r7, #32
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
 80082a6:	bf00      	nop
 80082a8:	e000ed04 	.word	0xe000ed04

080082ac <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b088      	sub	sp, #32
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
 80082b8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80082be:	2300      	movs	r3, #0
 80082c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80082c2:	f3ef 8305 	mrs	r3, IPSR
 80082c6:	617b      	str	r3, [r7, #20]
  return(result);
 80082c8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d028      	beq.n	8008320 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80082ce:	69bb      	ldr	r3, [r7, #24]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d005      	beq.n	80082e0 <osMessageQueueGet+0x34>
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d002      	beq.n	80082e0 <osMessageQueueGet+0x34>
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d003      	beq.n	80082e8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80082e0:	f06f 0303 	mvn.w	r3, #3
 80082e4:	61fb      	str	r3, [r7, #28]
 80082e6:	e037      	b.n	8008358 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80082e8:	2300      	movs	r3, #0
 80082ea:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80082ec:	f107 0310 	add.w	r3, r7, #16
 80082f0:	461a      	mov	r2, r3
 80082f2:	68b9      	ldr	r1, [r7, #8]
 80082f4:	69b8      	ldr	r0, [r7, #24]
 80082f6:	f000 fed9 	bl	80090ac <xQueueReceiveFromISR>
 80082fa:	4603      	mov	r3, r0
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d003      	beq.n	8008308 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8008300:	f06f 0302 	mvn.w	r3, #2
 8008304:	61fb      	str	r3, [r7, #28]
 8008306:	e027      	b.n	8008358 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d024      	beq.n	8008358 <osMessageQueueGet+0xac>
 800830e:	4b15      	ldr	r3, [pc, #84]	; (8008364 <osMessageQueueGet+0xb8>)
 8008310:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008314:	601a      	str	r2, [r3, #0]
 8008316:	f3bf 8f4f 	dsb	sy
 800831a:	f3bf 8f6f 	isb	sy
 800831e:	e01b      	b.n	8008358 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008320:	69bb      	ldr	r3, [r7, #24]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d002      	beq.n	800832c <osMessageQueueGet+0x80>
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d103      	bne.n	8008334 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800832c:	f06f 0303 	mvn.w	r3, #3
 8008330:	61fb      	str	r3, [r7, #28]
 8008332:	e011      	b.n	8008358 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008334:	683a      	ldr	r2, [r7, #0]
 8008336:	68b9      	ldr	r1, [r7, #8]
 8008338:	69b8      	ldr	r0, [r7, #24]
 800833a:	f000 fccb 	bl	8008cd4 <xQueueReceive>
 800833e:	4603      	mov	r3, r0
 8008340:	2b01      	cmp	r3, #1
 8008342:	d009      	beq.n	8008358 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d003      	beq.n	8008352 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800834a:	f06f 0301 	mvn.w	r3, #1
 800834e:	61fb      	str	r3, [r7, #28]
 8008350:	e002      	b.n	8008358 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8008352:	f06f 0302 	mvn.w	r3, #2
 8008356:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008358:	69fb      	ldr	r3, [r7, #28]
}
 800835a:	4618      	mov	r0, r3
 800835c:	3720      	adds	r7, #32
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	e000ed04 	.word	0xe000ed04

08008368 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008368:	b480      	push	{r7}
 800836a:	b085      	sub	sp, #20
 800836c:	af00      	add	r7, sp, #0
 800836e:	60f8      	str	r0, [r7, #12]
 8008370:	60b9      	str	r1, [r7, #8]
 8008372:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	4a07      	ldr	r2, [pc, #28]	; (8008394 <vApplicationGetIdleTaskMemory+0x2c>)
 8008378:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	4a06      	ldr	r2, [pc, #24]	; (8008398 <vApplicationGetIdleTaskMemory+0x30>)
 800837e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2280      	movs	r2, #128	; 0x80
 8008384:	601a      	str	r2, [r3, #0]
}
 8008386:	bf00      	nop
 8008388:	3714      	adds	r7, #20
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr
 8008392:	bf00      	nop
 8008394:	20000288 	.word	0x20000288
 8008398:	20000330 	.word	0x20000330

0800839c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800839c:	b480      	push	{r7}
 800839e:	b085      	sub	sp, #20
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	60f8      	str	r0, [r7, #12]
 80083a4:	60b9      	str	r1, [r7, #8]
 80083a6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	4a07      	ldr	r2, [pc, #28]	; (80083c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80083ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	4a06      	ldr	r2, [pc, #24]	; (80083cc <vApplicationGetTimerTaskMemory+0x30>)
 80083b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80083ba:	601a      	str	r2, [r3, #0]
}
 80083bc:	bf00      	nop
 80083be:	3714      	adds	r7, #20
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr
 80083c8:	20000530 	.word	0x20000530
 80083cc:	200005d8 	.word	0x200005d8

080083d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80083d0:	b480      	push	{r7}
 80083d2:	b083      	sub	sp, #12
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f103 0208 	add.w	r2, r3, #8
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f04f 32ff 	mov.w	r2, #4294967295
 80083e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f103 0208 	add.w	r2, r3, #8
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f103 0208 	add.w	r2, r3, #8
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008404:	bf00      	nop
 8008406:	370c      	adds	r7, #12
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr

08008410 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008410:	b480      	push	{r7}
 8008412:	b083      	sub	sp, #12
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2200      	movs	r2, #0
 800841c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800841e:	bf00      	nop
 8008420:	370c      	adds	r7, #12
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr

0800842a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800842a:	b480      	push	{r7}
 800842c:	b085      	sub	sp, #20
 800842e:	af00      	add	r7, sp, #0
 8008430:	6078      	str	r0, [r7, #4]
 8008432:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	68fa      	ldr	r2, [r7, #12]
 800843e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	689a      	ldr	r2, [r3, #8]
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	683a      	ldr	r2, [r7, #0]
 800844e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	683a      	ldr	r2, [r7, #0]
 8008454:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	1c5a      	adds	r2, r3, #1
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	601a      	str	r2, [r3, #0]
}
 8008466:	bf00      	nop
 8008468:	3714      	adds	r7, #20
 800846a:	46bd      	mov	sp, r7
 800846c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008470:	4770      	bx	lr

08008472 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008472:	b480      	push	{r7}
 8008474:	b085      	sub	sp, #20
 8008476:	af00      	add	r7, sp, #0
 8008478:	6078      	str	r0, [r7, #4]
 800847a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008488:	d103      	bne.n	8008492 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	691b      	ldr	r3, [r3, #16]
 800848e:	60fb      	str	r3, [r7, #12]
 8008490:	e00c      	b.n	80084ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	3308      	adds	r3, #8
 8008496:	60fb      	str	r3, [r7, #12]
 8008498:	e002      	b.n	80084a0 <vListInsert+0x2e>
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	60fb      	str	r3, [r7, #12]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	68ba      	ldr	r2, [r7, #8]
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d2f6      	bcs.n	800849a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	685a      	ldr	r2, [r3, #4]
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	683a      	ldr	r2, [r7, #0]
 80084ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	68fa      	ldr	r2, [r7, #12]
 80084c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	683a      	ldr	r2, [r7, #0]
 80084c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	687a      	ldr	r2, [r7, #4]
 80084cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	1c5a      	adds	r2, r3, #1
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	601a      	str	r2, [r3, #0]
}
 80084d8:	bf00      	nop
 80084da:	3714      	adds	r7, #20
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80084e4:	b480      	push	{r7}
 80084e6:	b085      	sub	sp, #20
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	691b      	ldr	r3, [r3, #16]
 80084f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	6892      	ldr	r2, [r2, #8]
 80084fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	687a      	ldr	r2, [r7, #4]
 8008502:	6852      	ldr	r2, [r2, #4]
 8008504:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	685b      	ldr	r3, [r3, #4]
 800850a:	687a      	ldr	r2, [r7, #4]
 800850c:	429a      	cmp	r2, r3
 800850e:	d103      	bne.n	8008518 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	689a      	ldr	r2, [r3, #8]
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2200      	movs	r2, #0
 800851c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	1e5a      	subs	r2, r3, #1
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
}
 800852c:	4618      	mov	r0, r3
 800852e:	3714      	adds	r7, #20
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d10a      	bne.n	8008562 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800854c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008550:	f383 8811 	msr	BASEPRI, r3
 8008554:	f3bf 8f6f 	isb	sy
 8008558:	f3bf 8f4f 	dsb	sy
 800855c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800855e:	bf00      	nop
 8008560:	e7fe      	b.n	8008560 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008562:	f002 fca7 	bl	800aeb4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681a      	ldr	r2, [r3, #0]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800856e:	68f9      	ldr	r1, [r7, #12]
 8008570:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008572:	fb01 f303 	mul.w	r3, r1, r3
 8008576:	441a      	add	r2, r3
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2200      	movs	r2, #0
 8008580:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008592:	3b01      	subs	r3, #1
 8008594:	68f9      	ldr	r1, [r7, #12]
 8008596:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008598:	fb01 f303 	mul.w	r3, r1, r3
 800859c:	441a      	add	r2, r3
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	22ff      	movs	r2, #255	; 0xff
 80085a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	22ff      	movs	r2, #255	; 0xff
 80085ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d114      	bne.n	80085e2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	691b      	ldr	r3, [r3, #16]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d01a      	beq.n	80085f6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	3310      	adds	r3, #16
 80085c4:	4618      	mov	r0, r3
 80085c6:	f001 fc4b 	bl	8009e60 <xTaskRemoveFromEventList>
 80085ca:	4603      	mov	r3, r0
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d012      	beq.n	80085f6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80085d0:	4b0c      	ldr	r3, [pc, #48]	; (8008604 <xQueueGenericReset+0xcc>)
 80085d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085d6:	601a      	str	r2, [r3, #0]
 80085d8:	f3bf 8f4f 	dsb	sy
 80085dc:	f3bf 8f6f 	isb	sy
 80085e0:	e009      	b.n	80085f6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	3310      	adds	r3, #16
 80085e6:	4618      	mov	r0, r3
 80085e8:	f7ff fef2 	bl	80083d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	3324      	adds	r3, #36	; 0x24
 80085f0:	4618      	mov	r0, r3
 80085f2:	f7ff feed 	bl	80083d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80085f6:	f002 fc8d 	bl	800af14 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80085fa:	2301      	movs	r3, #1
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3710      	adds	r7, #16
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}
 8008604:	e000ed04 	.word	0xe000ed04

08008608 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008608:	b580      	push	{r7, lr}
 800860a:	b08e      	sub	sp, #56	; 0x38
 800860c:	af02      	add	r7, sp, #8
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	607a      	str	r2, [r7, #4]
 8008614:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d10a      	bne.n	8008632 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800861c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008620:	f383 8811 	msr	BASEPRI, r3
 8008624:	f3bf 8f6f 	isb	sy
 8008628:	f3bf 8f4f 	dsb	sy
 800862c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800862e:	bf00      	nop
 8008630:	e7fe      	b.n	8008630 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d10a      	bne.n	800864e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800863c:	f383 8811 	msr	BASEPRI, r3
 8008640:	f3bf 8f6f 	isb	sy
 8008644:	f3bf 8f4f 	dsb	sy
 8008648:	627b      	str	r3, [r7, #36]	; 0x24
}
 800864a:	bf00      	nop
 800864c:	e7fe      	b.n	800864c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d002      	beq.n	800865a <xQueueGenericCreateStatic+0x52>
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d001      	beq.n	800865e <xQueueGenericCreateStatic+0x56>
 800865a:	2301      	movs	r3, #1
 800865c:	e000      	b.n	8008660 <xQueueGenericCreateStatic+0x58>
 800865e:	2300      	movs	r3, #0
 8008660:	2b00      	cmp	r3, #0
 8008662:	d10a      	bne.n	800867a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008668:	f383 8811 	msr	BASEPRI, r3
 800866c:	f3bf 8f6f 	isb	sy
 8008670:	f3bf 8f4f 	dsb	sy
 8008674:	623b      	str	r3, [r7, #32]
}
 8008676:	bf00      	nop
 8008678:	e7fe      	b.n	8008678 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d102      	bne.n	8008686 <xQueueGenericCreateStatic+0x7e>
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d101      	bne.n	800868a <xQueueGenericCreateStatic+0x82>
 8008686:	2301      	movs	r3, #1
 8008688:	e000      	b.n	800868c <xQueueGenericCreateStatic+0x84>
 800868a:	2300      	movs	r3, #0
 800868c:	2b00      	cmp	r3, #0
 800868e:	d10a      	bne.n	80086a6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008694:	f383 8811 	msr	BASEPRI, r3
 8008698:	f3bf 8f6f 	isb	sy
 800869c:	f3bf 8f4f 	dsb	sy
 80086a0:	61fb      	str	r3, [r7, #28]
}
 80086a2:	bf00      	nop
 80086a4:	e7fe      	b.n	80086a4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80086a6:	2350      	movs	r3, #80	; 0x50
 80086a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	2b50      	cmp	r3, #80	; 0x50
 80086ae:	d00a      	beq.n	80086c6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80086b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086b4:	f383 8811 	msr	BASEPRI, r3
 80086b8:	f3bf 8f6f 	isb	sy
 80086bc:	f3bf 8f4f 	dsb	sy
 80086c0:	61bb      	str	r3, [r7, #24]
}
 80086c2:	bf00      	nop
 80086c4:	e7fe      	b.n	80086c4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80086c6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80086cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d00d      	beq.n	80086ee <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80086d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086d4:	2201      	movs	r2, #1
 80086d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80086da:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80086de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086e0:	9300      	str	r3, [sp, #0]
 80086e2:	4613      	mov	r3, r2
 80086e4:	687a      	ldr	r2, [r7, #4]
 80086e6:	68b9      	ldr	r1, [r7, #8]
 80086e8:	68f8      	ldr	r0, [r7, #12]
 80086ea:	f000 f83f 	bl	800876c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80086ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80086f0:	4618      	mov	r0, r3
 80086f2:	3730      	adds	r7, #48	; 0x30
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}

080086f8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b08a      	sub	sp, #40	; 0x28
 80086fc:	af02      	add	r7, sp, #8
 80086fe:	60f8      	str	r0, [r7, #12]
 8008700:	60b9      	str	r1, [r7, #8]
 8008702:	4613      	mov	r3, r2
 8008704:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d10a      	bne.n	8008722 <xQueueGenericCreate+0x2a>
	__asm volatile
 800870c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008710:	f383 8811 	msr	BASEPRI, r3
 8008714:	f3bf 8f6f 	isb	sy
 8008718:	f3bf 8f4f 	dsb	sy
 800871c:	613b      	str	r3, [r7, #16]
}
 800871e:	bf00      	nop
 8008720:	e7fe      	b.n	8008720 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	68ba      	ldr	r2, [r7, #8]
 8008726:	fb02 f303 	mul.w	r3, r2, r3
 800872a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	3350      	adds	r3, #80	; 0x50
 8008730:	4618      	mov	r0, r3
 8008732:	f002 fce1 	bl	800b0f8 <pvPortMalloc>
 8008736:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d011      	beq.n	8008762 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800873e:	69bb      	ldr	r3, [r7, #24]
 8008740:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	3350      	adds	r3, #80	; 0x50
 8008746:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008748:	69bb      	ldr	r3, [r7, #24]
 800874a:	2200      	movs	r2, #0
 800874c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008750:	79fa      	ldrb	r2, [r7, #7]
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	9300      	str	r3, [sp, #0]
 8008756:	4613      	mov	r3, r2
 8008758:	697a      	ldr	r2, [r7, #20]
 800875a:	68b9      	ldr	r1, [r7, #8]
 800875c:	68f8      	ldr	r0, [r7, #12]
 800875e:	f000 f805 	bl	800876c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008762:	69bb      	ldr	r3, [r7, #24]
	}
 8008764:	4618      	mov	r0, r3
 8008766:	3720      	adds	r7, #32
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}

0800876c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b084      	sub	sp, #16
 8008770:	af00      	add	r7, sp, #0
 8008772:	60f8      	str	r0, [r7, #12]
 8008774:	60b9      	str	r1, [r7, #8]
 8008776:	607a      	str	r2, [r7, #4]
 8008778:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d103      	bne.n	8008788 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008780:	69bb      	ldr	r3, [r7, #24]
 8008782:	69ba      	ldr	r2, [r7, #24]
 8008784:	601a      	str	r2, [r3, #0]
 8008786:	e002      	b.n	800878e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008788:	69bb      	ldr	r3, [r7, #24]
 800878a:	687a      	ldr	r2, [r7, #4]
 800878c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800878e:	69bb      	ldr	r3, [r7, #24]
 8008790:	68fa      	ldr	r2, [r7, #12]
 8008792:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008794:	69bb      	ldr	r3, [r7, #24]
 8008796:	68ba      	ldr	r2, [r7, #8]
 8008798:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800879a:	2101      	movs	r1, #1
 800879c:	69b8      	ldr	r0, [r7, #24]
 800879e:	f7ff fecb 	bl	8008538 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80087a2:	69bb      	ldr	r3, [r7, #24]
 80087a4:	78fa      	ldrb	r2, [r7, #3]
 80087a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80087aa:	bf00      	nop
 80087ac:	3710      	adds	r7, #16
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b08a      	sub	sp, #40	; 0x28
 80087b6:	af02      	add	r7, sp, #8
 80087b8:	60f8      	str	r0, [r7, #12]
 80087ba:	60b9      	str	r1, [r7, #8]
 80087bc:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d10a      	bne.n	80087da <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 80087c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c8:	f383 8811 	msr	BASEPRI, r3
 80087cc:	f3bf 8f6f 	isb	sy
 80087d0:	f3bf 8f4f 	dsb	sy
 80087d4:	61bb      	str	r3, [r7, #24]
}
 80087d6:	bf00      	nop
 80087d8:	e7fe      	b.n	80087d8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80087da:	68ba      	ldr	r2, [r7, #8]
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d90a      	bls.n	80087f8 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80087e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e6:	f383 8811 	msr	BASEPRI, r3
 80087ea:	f3bf 8f6f 	isb	sy
 80087ee:	f3bf 8f4f 	dsb	sy
 80087f2:	617b      	str	r3, [r7, #20]
}
 80087f4:	bf00      	nop
 80087f6:	e7fe      	b.n	80087f6 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80087f8:	2302      	movs	r3, #2
 80087fa:	9300      	str	r3, [sp, #0]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2200      	movs	r2, #0
 8008800:	2100      	movs	r1, #0
 8008802:	68f8      	ldr	r0, [r7, #12]
 8008804:	f7ff ff00 	bl	8008608 <xQueueGenericCreateStatic>
 8008808:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800880a:	69fb      	ldr	r3, [r7, #28]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d002      	beq.n	8008816 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008810:	69fb      	ldr	r3, [r7, #28]
 8008812:	68ba      	ldr	r2, [r7, #8]
 8008814:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008816:	69fb      	ldr	r3, [r7, #28]
	}
 8008818:	4618      	mov	r0, r3
 800881a:	3720      	adds	r7, #32
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}

08008820 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008820:	b580      	push	{r7, lr}
 8008822:	b086      	sub	sp, #24
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d10a      	bne.n	8008846 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8008830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008834:	f383 8811 	msr	BASEPRI, r3
 8008838:	f3bf 8f6f 	isb	sy
 800883c:	f3bf 8f4f 	dsb	sy
 8008840:	613b      	str	r3, [r7, #16]
}
 8008842:	bf00      	nop
 8008844:	e7fe      	b.n	8008844 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008846:	683a      	ldr	r2, [r7, #0]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	429a      	cmp	r2, r3
 800884c:	d90a      	bls.n	8008864 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800884e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008852:	f383 8811 	msr	BASEPRI, r3
 8008856:	f3bf 8f6f 	isb	sy
 800885a:	f3bf 8f4f 	dsb	sy
 800885e:	60fb      	str	r3, [r7, #12]
}
 8008860:	bf00      	nop
 8008862:	e7fe      	b.n	8008862 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008864:	2202      	movs	r2, #2
 8008866:	2100      	movs	r1, #0
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f7ff ff45 	bl	80086f8 <xQueueGenericCreate>
 800886e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d002      	beq.n	800887c <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	683a      	ldr	r2, [r7, #0]
 800887a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800887c:	697b      	ldr	r3, [r7, #20]
	}
 800887e:	4618      	mov	r0, r3
 8008880:	3718      	adds	r7, #24
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
	...

08008888 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b08e      	sub	sp, #56	; 0x38
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	607a      	str	r2, [r7, #4]
 8008894:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008896:	2300      	movs	r3, #0
 8008898:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800889e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d10a      	bne.n	80088ba <xQueueGenericSend+0x32>
	__asm volatile
 80088a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a8:	f383 8811 	msr	BASEPRI, r3
 80088ac:	f3bf 8f6f 	isb	sy
 80088b0:	f3bf 8f4f 	dsb	sy
 80088b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80088b6:	bf00      	nop
 80088b8:	e7fe      	b.n	80088b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d103      	bne.n	80088c8 <xQueueGenericSend+0x40>
 80088c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d101      	bne.n	80088cc <xQueueGenericSend+0x44>
 80088c8:	2301      	movs	r3, #1
 80088ca:	e000      	b.n	80088ce <xQueueGenericSend+0x46>
 80088cc:	2300      	movs	r3, #0
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d10a      	bne.n	80088e8 <xQueueGenericSend+0x60>
	__asm volatile
 80088d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d6:	f383 8811 	msr	BASEPRI, r3
 80088da:	f3bf 8f6f 	isb	sy
 80088de:	f3bf 8f4f 	dsb	sy
 80088e2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80088e4:	bf00      	nop
 80088e6:	e7fe      	b.n	80088e6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	2b02      	cmp	r3, #2
 80088ec:	d103      	bne.n	80088f6 <xQueueGenericSend+0x6e>
 80088ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088f2:	2b01      	cmp	r3, #1
 80088f4:	d101      	bne.n	80088fa <xQueueGenericSend+0x72>
 80088f6:	2301      	movs	r3, #1
 80088f8:	e000      	b.n	80088fc <xQueueGenericSend+0x74>
 80088fa:	2300      	movs	r3, #0
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d10a      	bne.n	8008916 <xQueueGenericSend+0x8e>
	__asm volatile
 8008900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008904:	f383 8811 	msr	BASEPRI, r3
 8008908:	f3bf 8f6f 	isb	sy
 800890c:	f3bf 8f4f 	dsb	sy
 8008910:	623b      	str	r3, [r7, #32]
}
 8008912:	bf00      	nop
 8008914:	e7fe      	b.n	8008914 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008916:	f001 fc75 	bl	800a204 <xTaskGetSchedulerState>
 800891a:	4603      	mov	r3, r0
 800891c:	2b00      	cmp	r3, #0
 800891e:	d102      	bne.n	8008926 <xQueueGenericSend+0x9e>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d101      	bne.n	800892a <xQueueGenericSend+0xa2>
 8008926:	2301      	movs	r3, #1
 8008928:	e000      	b.n	800892c <xQueueGenericSend+0xa4>
 800892a:	2300      	movs	r3, #0
 800892c:	2b00      	cmp	r3, #0
 800892e:	d10a      	bne.n	8008946 <xQueueGenericSend+0xbe>
	__asm volatile
 8008930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008934:	f383 8811 	msr	BASEPRI, r3
 8008938:	f3bf 8f6f 	isb	sy
 800893c:	f3bf 8f4f 	dsb	sy
 8008940:	61fb      	str	r3, [r7, #28]
}
 8008942:	bf00      	nop
 8008944:	e7fe      	b.n	8008944 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008946:	f002 fab5 	bl	800aeb4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800894a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800894c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800894e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008952:	429a      	cmp	r2, r3
 8008954:	d302      	bcc.n	800895c <xQueueGenericSend+0xd4>
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	2b02      	cmp	r3, #2
 800895a:	d129      	bne.n	80089b0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800895c:	683a      	ldr	r2, [r7, #0]
 800895e:	68b9      	ldr	r1, [r7, #8]
 8008960:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008962:	f000 fc5e 	bl	8009222 <prvCopyDataToQueue>
 8008966:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800896a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800896c:	2b00      	cmp	r3, #0
 800896e:	d010      	beq.n	8008992 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008972:	3324      	adds	r3, #36	; 0x24
 8008974:	4618      	mov	r0, r3
 8008976:	f001 fa73 	bl	8009e60 <xTaskRemoveFromEventList>
 800897a:	4603      	mov	r3, r0
 800897c:	2b00      	cmp	r3, #0
 800897e:	d013      	beq.n	80089a8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008980:	4b3f      	ldr	r3, [pc, #252]	; (8008a80 <xQueueGenericSend+0x1f8>)
 8008982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008986:	601a      	str	r2, [r3, #0]
 8008988:	f3bf 8f4f 	dsb	sy
 800898c:	f3bf 8f6f 	isb	sy
 8008990:	e00a      	b.n	80089a8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008994:	2b00      	cmp	r3, #0
 8008996:	d007      	beq.n	80089a8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008998:	4b39      	ldr	r3, [pc, #228]	; (8008a80 <xQueueGenericSend+0x1f8>)
 800899a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800899e:	601a      	str	r2, [r3, #0]
 80089a0:	f3bf 8f4f 	dsb	sy
 80089a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80089a8:	f002 fab4 	bl	800af14 <vPortExitCritical>
				return pdPASS;
 80089ac:	2301      	movs	r3, #1
 80089ae:	e063      	b.n	8008a78 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d103      	bne.n	80089be <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80089b6:	f002 faad 	bl	800af14 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80089ba:	2300      	movs	r3, #0
 80089bc:	e05c      	b.n	8008a78 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80089be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d106      	bne.n	80089d2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80089c4:	f107 0314 	add.w	r3, r7, #20
 80089c8:	4618      	mov	r0, r3
 80089ca:	f001 faad 	bl	8009f28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80089ce:	2301      	movs	r3, #1
 80089d0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80089d2:	f002 fa9f 	bl	800af14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80089d6:	f001 f819 	bl	8009a0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80089da:	f002 fa6b 	bl	800aeb4 <vPortEnterCritical>
 80089de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80089e4:	b25b      	sxtb	r3, r3
 80089e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ea:	d103      	bne.n	80089f4 <xQueueGenericSend+0x16c>
 80089ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089ee:	2200      	movs	r2, #0
 80089f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80089f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80089fa:	b25b      	sxtb	r3, r3
 80089fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a00:	d103      	bne.n	8008a0a <xQueueGenericSend+0x182>
 8008a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a04:	2200      	movs	r2, #0
 8008a06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a0a:	f002 fa83 	bl	800af14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a0e:	1d3a      	adds	r2, r7, #4
 8008a10:	f107 0314 	add.w	r3, r7, #20
 8008a14:	4611      	mov	r1, r2
 8008a16:	4618      	mov	r0, r3
 8008a18:	f001 fa9c 	bl	8009f54 <xTaskCheckForTimeOut>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d124      	bne.n	8008a6c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008a22:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a24:	f000 fcf5 	bl	8009412 <prvIsQueueFull>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d018      	beq.n	8008a60 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a30:	3310      	adds	r3, #16
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	4611      	mov	r1, r2
 8008a36:	4618      	mov	r0, r3
 8008a38:	f001 f9c2 	bl	8009dc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008a3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a3e:	f000 fc80 	bl	8009342 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008a42:	f000 fff1 	bl	8009a28 <xTaskResumeAll>
 8008a46:	4603      	mov	r3, r0
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	f47f af7c 	bne.w	8008946 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008a4e:	4b0c      	ldr	r3, [pc, #48]	; (8008a80 <xQueueGenericSend+0x1f8>)
 8008a50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a54:	601a      	str	r2, [r3, #0]
 8008a56:	f3bf 8f4f 	dsb	sy
 8008a5a:	f3bf 8f6f 	isb	sy
 8008a5e:	e772      	b.n	8008946 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008a60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a62:	f000 fc6e 	bl	8009342 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a66:	f000 ffdf 	bl	8009a28 <xTaskResumeAll>
 8008a6a:	e76c      	b.n	8008946 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008a6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a6e:	f000 fc68 	bl	8009342 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a72:	f000 ffd9 	bl	8009a28 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008a76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3738      	adds	r7, #56	; 0x38
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}
 8008a80:	e000ed04 	.word	0xe000ed04

08008a84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b090      	sub	sp, #64	; 0x40
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	60f8      	str	r0, [r7, #12]
 8008a8c:	60b9      	str	r1, [r7, #8]
 8008a8e:	607a      	str	r2, [r7, #4]
 8008a90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d10a      	bne.n	8008ab2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aa0:	f383 8811 	msr	BASEPRI, r3
 8008aa4:	f3bf 8f6f 	isb	sy
 8008aa8:	f3bf 8f4f 	dsb	sy
 8008aac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008aae:	bf00      	nop
 8008ab0:	e7fe      	b.n	8008ab0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d103      	bne.n	8008ac0 <xQueueGenericSendFromISR+0x3c>
 8008ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d101      	bne.n	8008ac4 <xQueueGenericSendFromISR+0x40>
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	e000      	b.n	8008ac6 <xQueueGenericSendFromISR+0x42>
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d10a      	bne.n	8008ae0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ace:	f383 8811 	msr	BASEPRI, r3
 8008ad2:	f3bf 8f6f 	isb	sy
 8008ad6:	f3bf 8f4f 	dsb	sy
 8008ada:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008adc:	bf00      	nop
 8008ade:	e7fe      	b.n	8008ade <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	d103      	bne.n	8008aee <xQueueGenericSendFromISR+0x6a>
 8008ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008aea:	2b01      	cmp	r3, #1
 8008aec:	d101      	bne.n	8008af2 <xQueueGenericSendFromISR+0x6e>
 8008aee:	2301      	movs	r3, #1
 8008af0:	e000      	b.n	8008af4 <xQueueGenericSendFromISR+0x70>
 8008af2:	2300      	movs	r3, #0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d10a      	bne.n	8008b0e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008afc:	f383 8811 	msr	BASEPRI, r3
 8008b00:	f3bf 8f6f 	isb	sy
 8008b04:	f3bf 8f4f 	dsb	sy
 8008b08:	623b      	str	r3, [r7, #32]
}
 8008b0a:	bf00      	nop
 8008b0c:	e7fe      	b.n	8008b0c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008b0e:	f002 fab3 	bl	800b078 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008b12:	f3ef 8211 	mrs	r2, BASEPRI
 8008b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b1a:	f383 8811 	msr	BASEPRI, r3
 8008b1e:	f3bf 8f6f 	isb	sy
 8008b22:	f3bf 8f4f 	dsb	sy
 8008b26:	61fa      	str	r2, [r7, #28]
 8008b28:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008b2a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008b2c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d302      	bcc.n	8008b40 <xQueueGenericSendFromISR+0xbc>
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	2b02      	cmp	r3, #2
 8008b3e:	d12f      	bne.n	8008ba0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008b50:	683a      	ldr	r2, [r7, #0]
 8008b52:	68b9      	ldr	r1, [r7, #8]
 8008b54:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008b56:	f000 fb64 	bl	8009222 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008b5a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b62:	d112      	bne.n	8008b8a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d016      	beq.n	8008b9a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b6e:	3324      	adds	r3, #36	; 0x24
 8008b70:	4618      	mov	r0, r3
 8008b72:	f001 f975 	bl	8009e60 <xTaskRemoveFromEventList>
 8008b76:	4603      	mov	r3, r0
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d00e      	beq.n	8008b9a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d00b      	beq.n	8008b9a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2201      	movs	r2, #1
 8008b86:	601a      	str	r2, [r3, #0]
 8008b88:	e007      	b.n	8008b9a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008b8a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008b8e:	3301      	adds	r3, #1
 8008b90:	b2db      	uxtb	r3, r3
 8008b92:	b25a      	sxtb	r2, r3
 8008b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8008b9e:	e001      	b.n	8008ba4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ba6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008bae:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008bb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	3740      	adds	r7, #64	; 0x40
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bd80      	pop	{r7, pc}

08008bba <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008bba:	b580      	push	{r7, lr}
 8008bbc:	b08e      	sub	sp, #56	; 0x38
 8008bbe:	af00      	add	r7, sp, #0
 8008bc0:	6078      	str	r0, [r7, #4]
 8008bc2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d10a      	bne.n	8008be4 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8008bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd2:	f383 8811 	msr	BASEPRI, r3
 8008bd6:	f3bf 8f6f 	isb	sy
 8008bda:	f3bf 8f4f 	dsb	sy
 8008bde:	623b      	str	r3, [r7, #32]
}
 8008be0:	bf00      	nop
 8008be2:	e7fe      	b.n	8008be2 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d00a      	beq.n	8008c02 <xQueueGiveFromISR+0x48>
	__asm volatile
 8008bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf0:	f383 8811 	msr	BASEPRI, r3
 8008bf4:	f3bf 8f6f 	isb	sy
 8008bf8:	f3bf 8f4f 	dsb	sy
 8008bfc:	61fb      	str	r3, [r7, #28]
}
 8008bfe:	bf00      	nop
 8008c00:	e7fe      	b.n	8008c00 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d103      	bne.n	8008c12 <xQueueGiveFromISR+0x58>
 8008c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c0c:	689b      	ldr	r3, [r3, #8]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d101      	bne.n	8008c16 <xQueueGiveFromISR+0x5c>
 8008c12:	2301      	movs	r3, #1
 8008c14:	e000      	b.n	8008c18 <xQueueGiveFromISR+0x5e>
 8008c16:	2300      	movs	r3, #0
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d10a      	bne.n	8008c32 <xQueueGiveFromISR+0x78>
	__asm volatile
 8008c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c20:	f383 8811 	msr	BASEPRI, r3
 8008c24:	f3bf 8f6f 	isb	sy
 8008c28:	f3bf 8f4f 	dsb	sy
 8008c2c:	61bb      	str	r3, [r7, #24]
}
 8008c2e:	bf00      	nop
 8008c30:	e7fe      	b.n	8008c30 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008c32:	f002 fa21 	bl	800b078 <vPortValidateInterruptPriority>
	__asm volatile
 8008c36:	f3ef 8211 	mrs	r2, BASEPRI
 8008c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c3e:	f383 8811 	msr	BASEPRI, r3
 8008c42:	f3bf 8f6f 	isb	sy
 8008c46:	f3bf 8f4f 	dsb	sy
 8008c4a:	617a      	str	r2, [r7, #20]
 8008c4c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008c4e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008c50:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c56:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d22b      	bcs.n	8008cba <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c6e:	1c5a      	adds	r2, r3, #1
 8008c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c72:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008c74:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c7c:	d112      	bne.n	8008ca4 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d016      	beq.n	8008cb4 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c88:	3324      	adds	r3, #36	; 0x24
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f001 f8e8 	bl	8009e60 <xTaskRemoveFromEventList>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d00e      	beq.n	8008cb4 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d00b      	beq.n	8008cb4 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	601a      	str	r2, [r3, #0]
 8008ca2:	e007      	b.n	8008cb4 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008ca8:	3301      	adds	r3, #1
 8008caa:	b2db      	uxtb	r3, r3
 8008cac:	b25a      	sxtb	r2, r3
 8008cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	637b      	str	r3, [r7, #52]	; 0x34
 8008cb8:	e001      	b.n	8008cbe <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	637b      	str	r3, [r7, #52]	; 0x34
 8008cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cc0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f383 8811 	msr	BASEPRI, r3
}
 8008cc8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008cca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3738      	adds	r7, #56	; 0x38
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b08c      	sub	sp, #48	; 0x30
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	60f8      	str	r0, [r7, #12]
 8008cdc:	60b9      	str	r1, [r7, #8]
 8008cde:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d10a      	bne.n	8008d04 <xQueueReceive+0x30>
	__asm volatile
 8008cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf2:	f383 8811 	msr	BASEPRI, r3
 8008cf6:	f3bf 8f6f 	isb	sy
 8008cfa:	f3bf 8f4f 	dsb	sy
 8008cfe:	623b      	str	r3, [r7, #32]
}
 8008d00:	bf00      	nop
 8008d02:	e7fe      	b.n	8008d02 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d103      	bne.n	8008d12 <xQueueReceive+0x3e>
 8008d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d101      	bne.n	8008d16 <xQueueReceive+0x42>
 8008d12:	2301      	movs	r3, #1
 8008d14:	e000      	b.n	8008d18 <xQueueReceive+0x44>
 8008d16:	2300      	movs	r3, #0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d10a      	bne.n	8008d32 <xQueueReceive+0x5e>
	__asm volatile
 8008d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d20:	f383 8811 	msr	BASEPRI, r3
 8008d24:	f3bf 8f6f 	isb	sy
 8008d28:	f3bf 8f4f 	dsb	sy
 8008d2c:	61fb      	str	r3, [r7, #28]
}
 8008d2e:	bf00      	nop
 8008d30:	e7fe      	b.n	8008d30 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d32:	f001 fa67 	bl	800a204 <xTaskGetSchedulerState>
 8008d36:	4603      	mov	r3, r0
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d102      	bne.n	8008d42 <xQueueReceive+0x6e>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d101      	bne.n	8008d46 <xQueueReceive+0x72>
 8008d42:	2301      	movs	r3, #1
 8008d44:	e000      	b.n	8008d48 <xQueueReceive+0x74>
 8008d46:	2300      	movs	r3, #0
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d10a      	bne.n	8008d62 <xQueueReceive+0x8e>
	__asm volatile
 8008d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d50:	f383 8811 	msr	BASEPRI, r3
 8008d54:	f3bf 8f6f 	isb	sy
 8008d58:	f3bf 8f4f 	dsb	sy
 8008d5c:	61bb      	str	r3, [r7, #24]
}
 8008d5e:	bf00      	nop
 8008d60:	e7fe      	b.n	8008d60 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008d62:	f002 f8a7 	bl	800aeb4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d6a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d01f      	beq.n	8008db2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008d72:	68b9      	ldr	r1, [r7, #8]
 8008d74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d76:	f000 fabe 	bl	80092f6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d7c:	1e5a      	subs	r2, r3, #1
 8008d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d80:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d84:	691b      	ldr	r3, [r3, #16]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d00f      	beq.n	8008daa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d8c:	3310      	adds	r3, #16
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f001 f866 	bl	8009e60 <xTaskRemoveFromEventList>
 8008d94:	4603      	mov	r3, r0
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d007      	beq.n	8008daa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008d9a:	4b3d      	ldr	r3, [pc, #244]	; (8008e90 <xQueueReceive+0x1bc>)
 8008d9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008da0:	601a      	str	r2, [r3, #0]
 8008da2:	f3bf 8f4f 	dsb	sy
 8008da6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008daa:	f002 f8b3 	bl	800af14 <vPortExitCritical>
				return pdPASS;
 8008dae:	2301      	movs	r3, #1
 8008db0:	e069      	b.n	8008e86 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d103      	bne.n	8008dc0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008db8:	f002 f8ac 	bl	800af14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	e062      	b.n	8008e86 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d106      	bne.n	8008dd4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008dc6:	f107 0310 	add.w	r3, r7, #16
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f001 f8ac 	bl	8009f28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008dd4:	f002 f89e 	bl	800af14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008dd8:	f000 fe18 	bl	8009a0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ddc:	f002 f86a 	bl	800aeb4 <vPortEnterCritical>
 8008de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008de2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008de6:	b25b      	sxtb	r3, r3
 8008de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dec:	d103      	bne.n	8008df6 <xQueueReceive+0x122>
 8008dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008df8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008dfc:	b25b      	sxtb	r3, r3
 8008dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e02:	d103      	bne.n	8008e0c <xQueueReceive+0x138>
 8008e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e06:	2200      	movs	r2, #0
 8008e08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008e0c:	f002 f882 	bl	800af14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e10:	1d3a      	adds	r2, r7, #4
 8008e12:	f107 0310 	add.w	r3, r7, #16
 8008e16:	4611      	mov	r1, r2
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f001 f89b 	bl	8009f54 <xTaskCheckForTimeOut>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d123      	bne.n	8008e6c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e26:	f000 fade 	bl	80093e6 <prvIsQueueEmpty>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d017      	beq.n	8008e60 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e32:	3324      	adds	r3, #36	; 0x24
 8008e34:	687a      	ldr	r2, [r7, #4]
 8008e36:	4611      	mov	r1, r2
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f000 ffc1 	bl	8009dc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008e3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e40:	f000 fa7f 	bl	8009342 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008e44:	f000 fdf0 	bl	8009a28 <xTaskResumeAll>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d189      	bne.n	8008d62 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008e4e:	4b10      	ldr	r3, [pc, #64]	; (8008e90 <xQueueReceive+0x1bc>)
 8008e50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e54:	601a      	str	r2, [r3, #0]
 8008e56:	f3bf 8f4f 	dsb	sy
 8008e5a:	f3bf 8f6f 	isb	sy
 8008e5e:	e780      	b.n	8008d62 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008e60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e62:	f000 fa6e 	bl	8009342 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008e66:	f000 fddf 	bl	8009a28 <xTaskResumeAll>
 8008e6a:	e77a      	b.n	8008d62 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008e6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e6e:	f000 fa68 	bl	8009342 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008e72:	f000 fdd9 	bl	8009a28 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e78:	f000 fab5 	bl	80093e6 <prvIsQueueEmpty>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	f43f af6f 	beq.w	8008d62 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008e84:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3730      	adds	r7, #48	; 0x30
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}
 8008e8e:	bf00      	nop
 8008e90:	e000ed04 	.word	0xe000ed04

08008e94 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b08e      	sub	sp, #56	; 0x38
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d10a      	bne.n	8008ec6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8008eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eb4:	f383 8811 	msr	BASEPRI, r3
 8008eb8:	f3bf 8f6f 	isb	sy
 8008ebc:	f3bf 8f4f 	dsb	sy
 8008ec0:	623b      	str	r3, [r7, #32]
}
 8008ec2:	bf00      	nop
 8008ec4:	e7fe      	b.n	8008ec4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d00a      	beq.n	8008ee4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8008ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ed2:	f383 8811 	msr	BASEPRI, r3
 8008ed6:	f3bf 8f6f 	isb	sy
 8008eda:	f3bf 8f4f 	dsb	sy
 8008ede:	61fb      	str	r3, [r7, #28]
}
 8008ee0:	bf00      	nop
 8008ee2:	e7fe      	b.n	8008ee2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ee4:	f001 f98e 	bl	800a204 <xTaskGetSchedulerState>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d102      	bne.n	8008ef4 <xQueueSemaphoreTake+0x60>
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d101      	bne.n	8008ef8 <xQueueSemaphoreTake+0x64>
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	e000      	b.n	8008efa <xQueueSemaphoreTake+0x66>
 8008ef8:	2300      	movs	r3, #0
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d10a      	bne.n	8008f14 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8008efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f02:	f383 8811 	msr	BASEPRI, r3
 8008f06:	f3bf 8f6f 	isb	sy
 8008f0a:	f3bf 8f4f 	dsb	sy
 8008f0e:	61bb      	str	r3, [r7, #24]
}
 8008f10:	bf00      	nop
 8008f12:	e7fe      	b.n	8008f12 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f14:	f001 ffce 	bl	800aeb4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f1c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d024      	beq.n	8008f6e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f26:	1e5a      	subs	r2, r3, #1
 8008f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f2a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d104      	bne.n	8008f3e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008f34:	f001 fadc 	bl	800a4f0 <pvTaskIncrementMutexHeldCount>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f3c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f40:	691b      	ldr	r3, [r3, #16]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d00f      	beq.n	8008f66 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f48:	3310      	adds	r3, #16
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f000 ff88 	bl	8009e60 <xTaskRemoveFromEventList>
 8008f50:	4603      	mov	r3, r0
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d007      	beq.n	8008f66 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008f56:	4b54      	ldr	r3, [pc, #336]	; (80090a8 <xQueueSemaphoreTake+0x214>)
 8008f58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f5c:	601a      	str	r2, [r3, #0]
 8008f5e:	f3bf 8f4f 	dsb	sy
 8008f62:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008f66:	f001 ffd5 	bl	800af14 <vPortExitCritical>
				return pdPASS;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	e097      	b.n	800909e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d111      	bne.n	8008f98 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d00a      	beq.n	8008f90 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8008f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f7e:	f383 8811 	msr	BASEPRI, r3
 8008f82:	f3bf 8f6f 	isb	sy
 8008f86:	f3bf 8f4f 	dsb	sy
 8008f8a:	617b      	str	r3, [r7, #20]
}
 8008f8c:	bf00      	nop
 8008f8e:	e7fe      	b.n	8008f8e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008f90:	f001 ffc0 	bl	800af14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008f94:	2300      	movs	r3, #0
 8008f96:	e082      	b.n	800909e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008f98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d106      	bne.n	8008fac <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008f9e:	f107 030c 	add.w	r3, r7, #12
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f000 ffc0 	bl	8009f28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008fa8:	2301      	movs	r3, #1
 8008faa:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008fac:	f001 ffb2 	bl	800af14 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008fb0:	f000 fd2c 	bl	8009a0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008fb4:	f001 ff7e 	bl	800aeb4 <vPortEnterCritical>
 8008fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008fbe:	b25b      	sxtb	r3, r3
 8008fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fc4:	d103      	bne.n	8008fce <xQueueSemaphoreTake+0x13a>
 8008fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fc8:	2200      	movs	r2, #0
 8008fca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008fd4:	b25b      	sxtb	r3, r3
 8008fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fda:	d103      	bne.n	8008fe4 <xQueueSemaphoreTake+0x150>
 8008fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fde:	2200      	movs	r2, #0
 8008fe0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008fe4:	f001 ff96 	bl	800af14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008fe8:	463a      	mov	r2, r7
 8008fea:	f107 030c 	add.w	r3, r7, #12
 8008fee:	4611      	mov	r1, r2
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f000 ffaf 	bl	8009f54 <xTaskCheckForTimeOut>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d132      	bne.n	8009062 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ffc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008ffe:	f000 f9f2 	bl	80093e6 <prvIsQueueEmpty>
 8009002:	4603      	mov	r3, r0
 8009004:	2b00      	cmp	r3, #0
 8009006:	d026      	beq.n	8009056 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d109      	bne.n	8009024 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8009010:	f001 ff50 	bl	800aeb4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	4618      	mov	r0, r3
 800901a:	f001 f911 	bl	800a240 <xTaskPriorityInherit>
 800901e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8009020:	f001 ff78 	bl	800af14 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009026:	3324      	adds	r3, #36	; 0x24
 8009028:	683a      	ldr	r2, [r7, #0]
 800902a:	4611      	mov	r1, r2
 800902c:	4618      	mov	r0, r3
 800902e:	f000 fec7 	bl	8009dc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009032:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009034:	f000 f985 	bl	8009342 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009038:	f000 fcf6 	bl	8009a28 <xTaskResumeAll>
 800903c:	4603      	mov	r3, r0
 800903e:	2b00      	cmp	r3, #0
 8009040:	f47f af68 	bne.w	8008f14 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8009044:	4b18      	ldr	r3, [pc, #96]	; (80090a8 <xQueueSemaphoreTake+0x214>)
 8009046:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800904a:	601a      	str	r2, [r3, #0]
 800904c:	f3bf 8f4f 	dsb	sy
 8009050:	f3bf 8f6f 	isb	sy
 8009054:	e75e      	b.n	8008f14 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009056:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009058:	f000 f973 	bl	8009342 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800905c:	f000 fce4 	bl	8009a28 <xTaskResumeAll>
 8009060:	e758      	b.n	8008f14 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009062:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009064:	f000 f96d 	bl	8009342 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009068:	f000 fcde 	bl	8009a28 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800906c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800906e:	f000 f9ba 	bl	80093e6 <prvIsQueueEmpty>
 8009072:	4603      	mov	r3, r0
 8009074:	2b00      	cmp	r3, #0
 8009076:	f43f af4d 	beq.w	8008f14 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800907a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800907c:	2b00      	cmp	r3, #0
 800907e:	d00d      	beq.n	800909c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8009080:	f001 ff18 	bl	800aeb4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009084:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009086:	f000 f8b4 	bl	80091f2 <prvGetDisinheritPriorityAfterTimeout>
 800908a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800908c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009092:	4618      	mov	r0, r3
 8009094:	f001 f9aa 	bl	800a3ec <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009098:	f001 ff3c 	bl	800af14 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800909c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3738      	adds	r7, #56	; 0x38
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	bf00      	nop
 80090a8:	e000ed04 	.word	0xe000ed04

080090ac <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b08e      	sub	sp, #56	; 0x38
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	60f8      	str	r0, [r7, #12]
 80090b4:	60b9      	str	r1, [r7, #8]
 80090b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80090bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d10a      	bne.n	80090d8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80090c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c6:	f383 8811 	msr	BASEPRI, r3
 80090ca:	f3bf 8f6f 	isb	sy
 80090ce:	f3bf 8f4f 	dsb	sy
 80090d2:	623b      	str	r3, [r7, #32]
}
 80090d4:	bf00      	nop
 80090d6:	e7fe      	b.n	80090d6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d103      	bne.n	80090e6 <xQueueReceiveFromISR+0x3a>
 80090de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d101      	bne.n	80090ea <xQueueReceiveFromISR+0x3e>
 80090e6:	2301      	movs	r3, #1
 80090e8:	e000      	b.n	80090ec <xQueueReceiveFromISR+0x40>
 80090ea:	2300      	movs	r3, #0
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d10a      	bne.n	8009106 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80090f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090f4:	f383 8811 	msr	BASEPRI, r3
 80090f8:	f3bf 8f6f 	isb	sy
 80090fc:	f3bf 8f4f 	dsb	sy
 8009100:	61fb      	str	r3, [r7, #28]
}
 8009102:	bf00      	nop
 8009104:	e7fe      	b.n	8009104 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009106:	f001 ffb7 	bl	800b078 <vPortValidateInterruptPriority>
	__asm volatile
 800910a:	f3ef 8211 	mrs	r2, BASEPRI
 800910e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009112:	f383 8811 	msr	BASEPRI, r3
 8009116:	f3bf 8f6f 	isb	sy
 800911a:	f3bf 8f4f 	dsb	sy
 800911e:	61ba      	str	r2, [r7, #24]
 8009120:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009122:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009124:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800912a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800912c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800912e:	2b00      	cmp	r3, #0
 8009130:	d02f      	beq.n	8009192 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009134:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009138:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800913c:	68b9      	ldr	r1, [r7, #8]
 800913e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009140:	f000 f8d9 	bl	80092f6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009146:	1e5a      	subs	r2, r3, #1
 8009148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800914a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800914c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009154:	d112      	bne.n	800917c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009158:	691b      	ldr	r3, [r3, #16]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d016      	beq.n	800918c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800915e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009160:	3310      	adds	r3, #16
 8009162:	4618      	mov	r0, r3
 8009164:	f000 fe7c 	bl	8009e60 <xTaskRemoveFromEventList>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d00e      	beq.n	800918c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d00b      	beq.n	800918c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2201      	movs	r2, #1
 8009178:	601a      	str	r2, [r3, #0]
 800917a:	e007      	b.n	800918c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800917c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009180:	3301      	adds	r3, #1
 8009182:	b2db      	uxtb	r3, r3
 8009184:	b25a      	sxtb	r2, r3
 8009186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009188:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800918c:	2301      	movs	r3, #1
 800918e:	637b      	str	r3, [r7, #52]	; 0x34
 8009190:	e001      	b.n	8009196 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8009192:	2300      	movs	r3, #0
 8009194:	637b      	str	r3, [r7, #52]	; 0x34
 8009196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009198:	613b      	str	r3, [r7, #16]
	__asm volatile
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	f383 8811 	msr	BASEPRI, r3
}
 80091a0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80091a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3738      	adds	r7, #56	; 0x38
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d10a      	bne.n	80091d4 <vQueueDelete+0x28>
	__asm volatile
 80091be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091c2:	f383 8811 	msr	BASEPRI, r3
 80091c6:	f3bf 8f6f 	isb	sy
 80091ca:	f3bf 8f4f 	dsb	sy
 80091ce:	60bb      	str	r3, [r7, #8]
}
 80091d0:	bf00      	nop
 80091d2:	e7fe      	b.n	80091d2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80091d4:	68f8      	ldr	r0, [r7, #12]
 80091d6:	f000 f95f 	bl	8009498 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d102      	bne.n	80091ea <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80091e4:	68f8      	ldr	r0, [r7, #12]
 80091e6:	f002 f853 	bl	800b290 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80091ea:	bf00      	nop
 80091ec:	3710      	adds	r7, #16
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80091f2:	b480      	push	{r7}
 80091f4:	b085      	sub	sp, #20
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d006      	beq.n	8009210 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800920c:	60fb      	str	r3, [r7, #12]
 800920e:	e001      	b.n	8009214 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009210:	2300      	movs	r3, #0
 8009212:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009214:	68fb      	ldr	r3, [r7, #12]
	}
 8009216:	4618      	mov	r0, r3
 8009218:	3714      	adds	r7, #20
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr

08009222 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009222:	b580      	push	{r7, lr}
 8009224:	b086      	sub	sp, #24
 8009226:	af00      	add	r7, sp, #0
 8009228:	60f8      	str	r0, [r7, #12]
 800922a:	60b9      	str	r1, [r7, #8]
 800922c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800922e:	2300      	movs	r3, #0
 8009230:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009236:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800923c:	2b00      	cmp	r3, #0
 800923e:	d10d      	bne.n	800925c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d14d      	bne.n	80092e4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	689b      	ldr	r3, [r3, #8]
 800924c:	4618      	mov	r0, r3
 800924e:	f001 f85f 	bl	800a310 <xTaskPriorityDisinherit>
 8009252:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	2200      	movs	r2, #0
 8009258:	609a      	str	r2, [r3, #8]
 800925a:	e043      	b.n	80092e4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d119      	bne.n	8009296 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	6858      	ldr	r0, [r3, #4]
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800926a:	461a      	mov	r2, r3
 800926c:	68b9      	ldr	r1, [r7, #8]
 800926e:	f002 f9b1 	bl	800b5d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	685a      	ldr	r2, [r3, #4]
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800927a:	441a      	add	r2, r3
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	685a      	ldr	r2, [r3, #4]
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	429a      	cmp	r2, r3
 800928a:	d32b      	bcc.n	80092e4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681a      	ldr	r2, [r3, #0]
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	605a      	str	r2, [r3, #4]
 8009294:	e026      	b.n	80092e4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	68d8      	ldr	r0, [r3, #12]
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800929e:	461a      	mov	r2, r3
 80092a0:	68b9      	ldr	r1, [r7, #8]
 80092a2:	f002 f997 	bl	800b5d4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	68da      	ldr	r2, [r3, #12]
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092ae:	425b      	negs	r3, r3
 80092b0:	441a      	add	r2, r3
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	68da      	ldr	r2, [r3, #12]
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	429a      	cmp	r2, r3
 80092c0:	d207      	bcs.n	80092d2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	689a      	ldr	r2, [r3, #8]
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092ca:	425b      	negs	r3, r3
 80092cc:	441a      	add	r2, r3
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2b02      	cmp	r3, #2
 80092d6:	d105      	bne.n	80092e4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d002      	beq.n	80092e4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	3b01      	subs	r3, #1
 80092e2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	1c5a      	adds	r2, r3, #1
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80092ec:	697b      	ldr	r3, [r7, #20]
}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3718      	adds	r7, #24
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}

080092f6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80092f6:	b580      	push	{r7, lr}
 80092f8:	b082      	sub	sp, #8
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	6078      	str	r0, [r7, #4]
 80092fe:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009304:	2b00      	cmp	r3, #0
 8009306:	d018      	beq.n	800933a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	68da      	ldr	r2, [r3, #12]
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009310:	441a      	add	r2, r3
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	68da      	ldr	r2, [r3, #12]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	689b      	ldr	r3, [r3, #8]
 800931e:	429a      	cmp	r2, r3
 8009320:	d303      	bcc.n	800932a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	68d9      	ldr	r1, [r3, #12]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009332:	461a      	mov	r2, r3
 8009334:	6838      	ldr	r0, [r7, #0]
 8009336:	f002 f94d 	bl	800b5d4 <memcpy>
	}
}
 800933a:	bf00      	nop
 800933c:	3708      	adds	r7, #8
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}

08009342 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009342:	b580      	push	{r7, lr}
 8009344:	b084      	sub	sp, #16
 8009346:	af00      	add	r7, sp, #0
 8009348:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800934a:	f001 fdb3 	bl	800aeb4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009354:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009356:	e011      	b.n	800937c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800935c:	2b00      	cmp	r3, #0
 800935e:	d012      	beq.n	8009386 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	3324      	adds	r3, #36	; 0x24
 8009364:	4618      	mov	r0, r3
 8009366:	f000 fd7b 	bl	8009e60 <xTaskRemoveFromEventList>
 800936a:	4603      	mov	r3, r0
 800936c:	2b00      	cmp	r3, #0
 800936e:	d001      	beq.n	8009374 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009370:	f000 fe52 	bl	800a018 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009374:	7bfb      	ldrb	r3, [r7, #15]
 8009376:	3b01      	subs	r3, #1
 8009378:	b2db      	uxtb	r3, r3
 800937a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800937c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009380:	2b00      	cmp	r3, #0
 8009382:	dce9      	bgt.n	8009358 <prvUnlockQueue+0x16>
 8009384:	e000      	b.n	8009388 <prvUnlockQueue+0x46>
					break;
 8009386:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	22ff      	movs	r2, #255	; 0xff
 800938c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009390:	f001 fdc0 	bl	800af14 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009394:	f001 fd8e 	bl	800aeb4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800939e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80093a0:	e011      	b.n	80093c6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	691b      	ldr	r3, [r3, #16]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d012      	beq.n	80093d0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	3310      	adds	r3, #16
 80093ae:	4618      	mov	r0, r3
 80093b0:	f000 fd56 	bl	8009e60 <xTaskRemoveFromEventList>
 80093b4:	4603      	mov	r3, r0
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d001      	beq.n	80093be <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80093ba:	f000 fe2d 	bl	800a018 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80093be:	7bbb      	ldrb	r3, [r7, #14]
 80093c0:	3b01      	subs	r3, #1
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80093c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	dce9      	bgt.n	80093a2 <prvUnlockQueue+0x60>
 80093ce:	e000      	b.n	80093d2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80093d0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	22ff      	movs	r2, #255	; 0xff
 80093d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80093da:	f001 fd9b 	bl	800af14 <vPortExitCritical>
}
 80093de:	bf00      	nop
 80093e0:	3710      	adds	r7, #16
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}

080093e6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80093e6:	b580      	push	{r7, lr}
 80093e8:	b084      	sub	sp, #16
 80093ea:	af00      	add	r7, sp, #0
 80093ec:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80093ee:	f001 fd61 	bl	800aeb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d102      	bne.n	8009400 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80093fa:	2301      	movs	r3, #1
 80093fc:	60fb      	str	r3, [r7, #12]
 80093fe:	e001      	b.n	8009404 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009400:	2300      	movs	r3, #0
 8009402:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009404:	f001 fd86 	bl	800af14 <vPortExitCritical>

	return xReturn;
 8009408:	68fb      	ldr	r3, [r7, #12]
}
 800940a:	4618      	mov	r0, r3
 800940c:	3710      	adds	r7, #16
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}

08009412 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009412:	b580      	push	{r7, lr}
 8009414:	b084      	sub	sp, #16
 8009416:	af00      	add	r7, sp, #0
 8009418:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800941a:	f001 fd4b 	bl	800aeb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009426:	429a      	cmp	r2, r3
 8009428:	d102      	bne.n	8009430 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800942a:	2301      	movs	r3, #1
 800942c:	60fb      	str	r3, [r7, #12]
 800942e:	e001      	b.n	8009434 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009430:	2300      	movs	r3, #0
 8009432:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009434:	f001 fd6e 	bl	800af14 <vPortExitCritical>

	return xReturn;
 8009438:	68fb      	ldr	r3, [r7, #12]
}
 800943a:	4618      	mov	r0, r3
 800943c:	3710      	adds	r7, #16
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
	...

08009444 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009444:	b480      	push	{r7}
 8009446:	b085      	sub	sp, #20
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800944e:	2300      	movs	r3, #0
 8009450:	60fb      	str	r3, [r7, #12]
 8009452:	e014      	b.n	800947e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009454:	4a0f      	ldr	r2, [pc, #60]	; (8009494 <vQueueAddToRegistry+0x50>)
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d10b      	bne.n	8009478 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009460:	490c      	ldr	r1, [pc, #48]	; (8009494 <vQueueAddToRegistry+0x50>)
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	683a      	ldr	r2, [r7, #0]
 8009466:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800946a:	4a0a      	ldr	r2, [pc, #40]	; (8009494 <vQueueAddToRegistry+0x50>)
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	00db      	lsls	r3, r3, #3
 8009470:	4413      	add	r3, r2
 8009472:	687a      	ldr	r2, [r7, #4]
 8009474:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009476:	e006      	b.n	8009486 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	3301      	adds	r3, #1
 800947c:	60fb      	str	r3, [r7, #12]
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2b07      	cmp	r3, #7
 8009482:	d9e7      	bls.n	8009454 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009484:	bf00      	nop
 8009486:	bf00      	nop
 8009488:	3714      	adds	r7, #20
 800948a:	46bd      	mov	sp, r7
 800948c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009490:	4770      	bx	lr
 8009492:	bf00      	nop
 8009494:	200009d8 	.word	0x200009d8

08009498 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009498:	b480      	push	{r7}
 800949a:	b085      	sub	sp, #20
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80094a0:	2300      	movs	r3, #0
 80094a2:	60fb      	str	r3, [r7, #12]
 80094a4:	e016      	b.n	80094d4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80094a6:	4a10      	ldr	r2, [pc, #64]	; (80094e8 <vQueueUnregisterQueue+0x50>)
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	00db      	lsls	r3, r3, #3
 80094ac:	4413      	add	r3, r2
 80094ae:	685b      	ldr	r3, [r3, #4]
 80094b0:	687a      	ldr	r2, [r7, #4]
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d10b      	bne.n	80094ce <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80094b6:	4a0c      	ldr	r2, [pc, #48]	; (80094e8 <vQueueUnregisterQueue+0x50>)
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	2100      	movs	r1, #0
 80094bc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80094c0:	4a09      	ldr	r2, [pc, #36]	; (80094e8 <vQueueUnregisterQueue+0x50>)
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	00db      	lsls	r3, r3, #3
 80094c6:	4413      	add	r3, r2
 80094c8:	2200      	movs	r2, #0
 80094ca:	605a      	str	r2, [r3, #4]
				break;
 80094cc:	e006      	b.n	80094dc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	3301      	adds	r3, #1
 80094d2:	60fb      	str	r3, [r7, #12]
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	2b07      	cmp	r3, #7
 80094d8:	d9e5      	bls.n	80094a6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80094da:	bf00      	nop
 80094dc:	bf00      	nop
 80094de:	3714      	adds	r7, #20
 80094e0:	46bd      	mov	sp, r7
 80094e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e6:	4770      	bx	lr
 80094e8:	200009d8 	.word	0x200009d8

080094ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b086      	sub	sp, #24
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	60f8      	str	r0, [r7, #12]
 80094f4:	60b9      	str	r1, [r7, #8]
 80094f6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80094fc:	f001 fcda 	bl	800aeb4 <vPortEnterCritical>
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009506:	b25b      	sxtb	r3, r3
 8009508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800950c:	d103      	bne.n	8009516 <vQueueWaitForMessageRestricted+0x2a>
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	2200      	movs	r2, #0
 8009512:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009516:	697b      	ldr	r3, [r7, #20]
 8009518:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800951c:	b25b      	sxtb	r3, r3
 800951e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009522:	d103      	bne.n	800952c <vQueueWaitForMessageRestricted+0x40>
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	2200      	movs	r2, #0
 8009528:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800952c:	f001 fcf2 	bl	800af14 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009534:	2b00      	cmp	r3, #0
 8009536:	d106      	bne.n	8009546 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009538:	697b      	ldr	r3, [r7, #20]
 800953a:	3324      	adds	r3, #36	; 0x24
 800953c:	687a      	ldr	r2, [r7, #4]
 800953e:	68b9      	ldr	r1, [r7, #8]
 8009540:	4618      	mov	r0, r3
 8009542:	f000 fc61 	bl	8009e08 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009546:	6978      	ldr	r0, [r7, #20]
 8009548:	f7ff fefb 	bl	8009342 <prvUnlockQueue>
	}
 800954c:	bf00      	nop
 800954e:	3718      	adds	r7, #24
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}

08009554 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009554:	b580      	push	{r7, lr}
 8009556:	b08e      	sub	sp, #56	; 0x38
 8009558:	af04      	add	r7, sp, #16
 800955a:	60f8      	str	r0, [r7, #12]
 800955c:	60b9      	str	r1, [r7, #8]
 800955e:	607a      	str	r2, [r7, #4]
 8009560:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009564:	2b00      	cmp	r3, #0
 8009566:	d10a      	bne.n	800957e <xTaskCreateStatic+0x2a>
	__asm volatile
 8009568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800956c:	f383 8811 	msr	BASEPRI, r3
 8009570:	f3bf 8f6f 	isb	sy
 8009574:	f3bf 8f4f 	dsb	sy
 8009578:	623b      	str	r3, [r7, #32]
}
 800957a:	bf00      	nop
 800957c:	e7fe      	b.n	800957c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800957e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009580:	2b00      	cmp	r3, #0
 8009582:	d10a      	bne.n	800959a <xTaskCreateStatic+0x46>
	__asm volatile
 8009584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009588:	f383 8811 	msr	BASEPRI, r3
 800958c:	f3bf 8f6f 	isb	sy
 8009590:	f3bf 8f4f 	dsb	sy
 8009594:	61fb      	str	r3, [r7, #28]
}
 8009596:	bf00      	nop
 8009598:	e7fe      	b.n	8009598 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800959a:	23a8      	movs	r3, #168	; 0xa8
 800959c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	2ba8      	cmp	r3, #168	; 0xa8
 80095a2:	d00a      	beq.n	80095ba <xTaskCreateStatic+0x66>
	__asm volatile
 80095a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095a8:	f383 8811 	msr	BASEPRI, r3
 80095ac:	f3bf 8f6f 	isb	sy
 80095b0:	f3bf 8f4f 	dsb	sy
 80095b4:	61bb      	str	r3, [r7, #24]
}
 80095b6:	bf00      	nop
 80095b8:	e7fe      	b.n	80095b8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80095ba:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80095bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d01e      	beq.n	8009600 <xTaskCreateStatic+0xac>
 80095c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d01b      	beq.n	8009600 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80095c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ca:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80095cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80095d0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80095d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095d4:	2202      	movs	r2, #2
 80095d6:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80095da:	2300      	movs	r3, #0
 80095dc:	9303      	str	r3, [sp, #12]
 80095de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095e0:	9302      	str	r3, [sp, #8]
 80095e2:	f107 0314 	add.w	r3, r7, #20
 80095e6:	9301      	str	r3, [sp, #4]
 80095e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ea:	9300      	str	r3, [sp, #0]
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	687a      	ldr	r2, [r7, #4]
 80095f0:	68b9      	ldr	r1, [r7, #8]
 80095f2:	68f8      	ldr	r0, [r7, #12]
 80095f4:	f000 f850 	bl	8009698 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80095f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80095fa:	f000 f8f3 	bl	80097e4 <prvAddNewTaskToReadyList>
 80095fe:	e001      	b.n	8009604 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009600:	2300      	movs	r3, #0
 8009602:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009604:	697b      	ldr	r3, [r7, #20]
	}
 8009606:	4618      	mov	r0, r3
 8009608:	3728      	adds	r7, #40	; 0x28
 800960a:	46bd      	mov	sp, r7
 800960c:	bd80      	pop	{r7, pc}

0800960e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800960e:	b580      	push	{r7, lr}
 8009610:	b08c      	sub	sp, #48	; 0x30
 8009612:	af04      	add	r7, sp, #16
 8009614:	60f8      	str	r0, [r7, #12]
 8009616:	60b9      	str	r1, [r7, #8]
 8009618:	603b      	str	r3, [r7, #0]
 800961a:	4613      	mov	r3, r2
 800961c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800961e:	88fb      	ldrh	r3, [r7, #6]
 8009620:	009b      	lsls	r3, r3, #2
 8009622:	4618      	mov	r0, r3
 8009624:	f001 fd68 	bl	800b0f8 <pvPortMalloc>
 8009628:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d00e      	beq.n	800964e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009630:	20a8      	movs	r0, #168	; 0xa8
 8009632:	f001 fd61 	bl	800b0f8 <pvPortMalloc>
 8009636:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009638:	69fb      	ldr	r3, [r7, #28]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d003      	beq.n	8009646 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	697a      	ldr	r2, [r7, #20]
 8009642:	631a      	str	r2, [r3, #48]	; 0x30
 8009644:	e005      	b.n	8009652 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009646:	6978      	ldr	r0, [r7, #20]
 8009648:	f001 fe22 	bl	800b290 <vPortFree>
 800964c:	e001      	b.n	8009652 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800964e:	2300      	movs	r3, #0
 8009650:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009652:	69fb      	ldr	r3, [r7, #28]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d017      	beq.n	8009688 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009658:	69fb      	ldr	r3, [r7, #28]
 800965a:	2200      	movs	r2, #0
 800965c:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009660:	88fa      	ldrh	r2, [r7, #6]
 8009662:	2300      	movs	r3, #0
 8009664:	9303      	str	r3, [sp, #12]
 8009666:	69fb      	ldr	r3, [r7, #28]
 8009668:	9302      	str	r3, [sp, #8]
 800966a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800966c:	9301      	str	r3, [sp, #4]
 800966e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009670:	9300      	str	r3, [sp, #0]
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	68b9      	ldr	r1, [r7, #8]
 8009676:	68f8      	ldr	r0, [r7, #12]
 8009678:	f000 f80e 	bl	8009698 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800967c:	69f8      	ldr	r0, [r7, #28]
 800967e:	f000 f8b1 	bl	80097e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009682:	2301      	movs	r3, #1
 8009684:	61bb      	str	r3, [r7, #24]
 8009686:	e002      	b.n	800968e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009688:	f04f 33ff 	mov.w	r3, #4294967295
 800968c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800968e:	69bb      	ldr	r3, [r7, #24]
	}
 8009690:	4618      	mov	r0, r3
 8009692:	3720      	adds	r7, #32
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}

08009698 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b088      	sub	sp, #32
 800969c:	af00      	add	r7, sp, #0
 800969e:	60f8      	str	r0, [r7, #12]
 80096a0:	60b9      	str	r1, [r7, #8]
 80096a2:	607a      	str	r2, [r7, #4]
 80096a4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80096a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096a8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	461a      	mov	r2, r3
 80096b0:	21a5      	movs	r1, #165	; 0xa5
 80096b2:	f001 ff0b 	bl	800b4cc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80096b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80096c0:	3b01      	subs	r3, #1
 80096c2:	009b      	lsls	r3, r3, #2
 80096c4:	4413      	add	r3, r2
 80096c6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80096c8:	69bb      	ldr	r3, [r7, #24]
 80096ca:	f023 0307 	bic.w	r3, r3, #7
 80096ce:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80096d0:	69bb      	ldr	r3, [r7, #24]
 80096d2:	f003 0307 	and.w	r3, r3, #7
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d00a      	beq.n	80096f0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80096da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096de:	f383 8811 	msr	BASEPRI, r3
 80096e2:	f3bf 8f6f 	isb	sy
 80096e6:	f3bf 8f4f 	dsb	sy
 80096ea:	617b      	str	r3, [r7, #20]
}
 80096ec:	bf00      	nop
 80096ee:	e7fe      	b.n	80096ee <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d01f      	beq.n	8009736 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80096f6:	2300      	movs	r3, #0
 80096f8:	61fb      	str	r3, [r7, #28]
 80096fa:	e012      	b.n	8009722 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80096fc:	68ba      	ldr	r2, [r7, #8]
 80096fe:	69fb      	ldr	r3, [r7, #28]
 8009700:	4413      	add	r3, r2
 8009702:	7819      	ldrb	r1, [r3, #0]
 8009704:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009706:	69fb      	ldr	r3, [r7, #28]
 8009708:	4413      	add	r3, r2
 800970a:	3334      	adds	r3, #52	; 0x34
 800970c:	460a      	mov	r2, r1
 800970e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009710:	68ba      	ldr	r2, [r7, #8]
 8009712:	69fb      	ldr	r3, [r7, #28]
 8009714:	4413      	add	r3, r2
 8009716:	781b      	ldrb	r3, [r3, #0]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d006      	beq.n	800972a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800971c:	69fb      	ldr	r3, [r7, #28]
 800971e:	3301      	adds	r3, #1
 8009720:	61fb      	str	r3, [r7, #28]
 8009722:	69fb      	ldr	r3, [r7, #28]
 8009724:	2b0f      	cmp	r3, #15
 8009726:	d9e9      	bls.n	80096fc <prvInitialiseNewTask+0x64>
 8009728:	e000      	b.n	800972c <prvInitialiseNewTask+0x94>
			{
				break;
 800972a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800972c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800972e:	2200      	movs	r2, #0
 8009730:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009734:	e003      	b.n	800973e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009738:	2200      	movs	r2, #0
 800973a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800973e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009740:	2b37      	cmp	r3, #55	; 0x37
 8009742:	d901      	bls.n	8009748 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009744:	2337      	movs	r3, #55	; 0x37
 8009746:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800974a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800974c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800974e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009750:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009752:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009756:	2200      	movs	r2, #0
 8009758:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800975a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800975c:	3304      	adds	r3, #4
 800975e:	4618      	mov	r0, r3
 8009760:	f7fe fe56 	bl	8008410 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009766:	3318      	adds	r3, #24
 8009768:	4618      	mov	r0, r3
 800976a:	f7fe fe51 	bl	8008410 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800976e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009770:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009772:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009776:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800977a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800977c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800977e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009780:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009782:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009786:	2200      	movs	r2, #0
 8009788:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800978c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800978e:	2200      	movs	r2, #0
 8009790:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009796:	3354      	adds	r3, #84	; 0x54
 8009798:	224c      	movs	r2, #76	; 0x4c
 800979a:	2100      	movs	r1, #0
 800979c:	4618      	mov	r0, r3
 800979e:	f001 fe95 	bl	800b4cc <memset>
 80097a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097a4:	4a0c      	ldr	r2, [pc, #48]	; (80097d8 <prvInitialiseNewTask+0x140>)
 80097a6:	659a      	str	r2, [r3, #88]	; 0x58
 80097a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097aa:	4a0c      	ldr	r2, [pc, #48]	; (80097dc <prvInitialiseNewTask+0x144>)
 80097ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80097ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097b0:	4a0b      	ldr	r2, [pc, #44]	; (80097e0 <prvInitialiseNewTask+0x148>)
 80097b2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80097b4:	683a      	ldr	r2, [r7, #0]
 80097b6:	68f9      	ldr	r1, [r7, #12]
 80097b8:	69b8      	ldr	r0, [r7, #24]
 80097ba:	f001 fa4f 	bl	800ac5c <pxPortInitialiseStack>
 80097be:	4602      	mov	r2, r0
 80097c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097c2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80097c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d002      	beq.n	80097d0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80097ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097ce:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80097d0:	bf00      	nop
 80097d2:	3720      	adds	r7, #32
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}
 80097d8:	20002998 	.word	0x20002998
 80097dc:	20002a00 	.word	0x20002a00
 80097e0:	20002a68 	.word	0x20002a68

080097e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b082      	sub	sp, #8
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80097ec:	f001 fb62 	bl	800aeb4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80097f0:	4b2d      	ldr	r3, [pc, #180]	; (80098a8 <prvAddNewTaskToReadyList+0xc4>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	3301      	adds	r3, #1
 80097f6:	4a2c      	ldr	r2, [pc, #176]	; (80098a8 <prvAddNewTaskToReadyList+0xc4>)
 80097f8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80097fa:	4b2c      	ldr	r3, [pc, #176]	; (80098ac <prvAddNewTaskToReadyList+0xc8>)
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d109      	bne.n	8009816 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009802:	4a2a      	ldr	r2, [pc, #168]	; (80098ac <prvAddNewTaskToReadyList+0xc8>)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009808:	4b27      	ldr	r3, [pc, #156]	; (80098a8 <prvAddNewTaskToReadyList+0xc4>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	2b01      	cmp	r3, #1
 800980e:	d110      	bne.n	8009832 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009810:	f000 fc26 	bl	800a060 <prvInitialiseTaskLists>
 8009814:	e00d      	b.n	8009832 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009816:	4b26      	ldr	r3, [pc, #152]	; (80098b0 <prvAddNewTaskToReadyList+0xcc>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d109      	bne.n	8009832 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800981e:	4b23      	ldr	r3, [pc, #140]	; (80098ac <prvAddNewTaskToReadyList+0xc8>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009828:	429a      	cmp	r2, r3
 800982a:	d802      	bhi.n	8009832 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800982c:	4a1f      	ldr	r2, [pc, #124]	; (80098ac <prvAddNewTaskToReadyList+0xc8>)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009832:	4b20      	ldr	r3, [pc, #128]	; (80098b4 <prvAddNewTaskToReadyList+0xd0>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	3301      	adds	r3, #1
 8009838:	4a1e      	ldr	r2, [pc, #120]	; (80098b4 <prvAddNewTaskToReadyList+0xd0>)
 800983a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800983c:	4b1d      	ldr	r3, [pc, #116]	; (80098b4 <prvAddNewTaskToReadyList+0xd0>)
 800983e:	681a      	ldr	r2, [r3, #0]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009848:	4b1b      	ldr	r3, [pc, #108]	; (80098b8 <prvAddNewTaskToReadyList+0xd4>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	429a      	cmp	r2, r3
 800984e:	d903      	bls.n	8009858 <prvAddNewTaskToReadyList+0x74>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009854:	4a18      	ldr	r2, [pc, #96]	; (80098b8 <prvAddNewTaskToReadyList+0xd4>)
 8009856:	6013      	str	r3, [r2, #0]
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800985c:	4613      	mov	r3, r2
 800985e:	009b      	lsls	r3, r3, #2
 8009860:	4413      	add	r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	4a15      	ldr	r2, [pc, #84]	; (80098bc <prvAddNewTaskToReadyList+0xd8>)
 8009866:	441a      	add	r2, r3
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	3304      	adds	r3, #4
 800986c:	4619      	mov	r1, r3
 800986e:	4610      	mov	r0, r2
 8009870:	f7fe fddb 	bl	800842a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009874:	f001 fb4e 	bl	800af14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009878:	4b0d      	ldr	r3, [pc, #52]	; (80098b0 <prvAddNewTaskToReadyList+0xcc>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d00e      	beq.n	800989e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009880:	4b0a      	ldr	r3, [pc, #40]	; (80098ac <prvAddNewTaskToReadyList+0xc8>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800988a:	429a      	cmp	r2, r3
 800988c:	d207      	bcs.n	800989e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800988e:	4b0c      	ldr	r3, [pc, #48]	; (80098c0 <prvAddNewTaskToReadyList+0xdc>)
 8009890:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009894:	601a      	str	r2, [r3, #0]
 8009896:	f3bf 8f4f 	dsb	sy
 800989a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800989e:	bf00      	nop
 80098a0:	3708      	adds	r7, #8
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}
 80098a6:	bf00      	nop
 80098a8:	20000eec 	.word	0x20000eec
 80098ac:	20000a18 	.word	0x20000a18
 80098b0:	20000ef8 	.word	0x20000ef8
 80098b4:	20000f08 	.word	0x20000f08
 80098b8:	20000ef4 	.word	0x20000ef4
 80098bc:	20000a1c 	.word	0x20000a1c
 80098c0:	e000ed04 	.word	0xe000ed04

080098c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b084      	sub	sp, #16
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80098cc:	2300      	movs	r3, #0
 80098ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d017      	beq.n	8009906 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80098d6:	4b13      	ldr	r3, [pc, #76]	; (8009924 <vTaskDelay+0x60>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d00a      	beq.n	80098f4 <vTaskDelay+0x30>
	__asm volatile
 80098de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098e2:	f383 8811 	msr	BASEPRI, r3
 80098e6:	f3bf 8f6f 	isb	sy
 80098ea:	f3bf 8f4f 	dsb	sy
 80098ee:	60bb      	str	r3, [r7, #8]
}
 80098f0:	bf00      	nop
 80098f2:	e7fe      	b.n	80098f2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80098f4:	f000 f88a 	bl	8009a0c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80098f8:	2100      	movs	r1, #0
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f000 fe0c 	bl	800a518 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009900:	f000 f892 	bl	8009a28 <xTaskResumeAll>
 8009904:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d107      	bne.n	800991c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800990c:	4b06      	ldr	r3, [pc, #24]	; (8009928 <vTaskDelay+0x64>)
 800990e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009912:	601a      	str	r2, [r3, #0]
 8009914:	f3bf 8f4f 	dsb	sy
 8009918:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800991c:	bf00      	nop
 800991e:	3710      	adds	r7, #16
 8009920:	46bd      	mov	sp, r7
 8009922:	bd80      	pop	{r7, pc}
 8009924:	20000f14 	.word	0x20000f14
 8009928:	e000ed04 	.word	0xe000ed04

0800992c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b08a      	sub	sp, #40	; 0x28
 8009930:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009932:	2300      	movs	r3, #0
 8009934:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009936:	2300      	movs	r3, #0
 8009938:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800993a:	463a      	mov	r2, r7
 800993c:	1d39      	adds	r1, r7, #4
 800993e:	f107 0308 	add.w	r3, r7, #8
 8009942:	4618      	mov	r0, r3
 8009944:	f7fe fd10 	bl	8008368 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009948:	6839      	ldr	r1, [r7, #0]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	68ba      	ldr	r2, [r7, #8]
 800994e:	9202      	str	r2, [sp, #8]
 8009950:	9301      	str	r3, [sp, #4]
 8009952:	2300      	movs	r3, #0
 8009954:	9300      	str	r3, [sp, #0]
 8009956:	2300      	movs	r3, #0
 8009958:	460a      	mov	r2, r1
 800995a:	4924      	ldr	r1, [pc, #144]	; (80099ec <vTaskStartScheduler+0xc0>)
 800995c:	4824      	ldr	r0, [pc, #144]	; (80099f0 <vTaskStartScheduler+0xc4>)
 800995e:	f7ff fdf9 	bl	8009554 <xTaskCreateStatic>
 8009962:	4603      	mov	r3, r0
 8009964:	4a23      	ldr	r2, [pc, #140]	; (80099f4 <vTaskStartScheduler+0xc8>)
 8009966:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009968:	4b22      	ldr	r3, [pc, #136]	; (80099f4 <vTaskStartScheduler+0xc8>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d002      	beq.n	8009976 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009970:	2301      	movs	r3, #1
 8009972:	617b      	str	r3, [r7, #20]
 8009974:	e001      	b.n	800997a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009976:	2300      	movs	r3, #0
 8009978:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	2b01      	cmp	r3, #1
 800997e:	d102      	bne.n	8009986 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009980:	f000 fe1e 	bl	800a5c0 <xTimerCreateTimerTask>
 8009984:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	2b01      	cmp	r3, #1
 800998a:	d11b      	bne.n	80099c4 <vTaskStartScheduler+0x98>
	__asm volatile
 800998c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009990:	f383 8811 	msr	BASEPRI, r3
 8009994:	f3bf 8f6f 	isb	sy
 8009998:	f3bf 8f4f 	dsb	sy
 800999c:	613b      	str	r3, [r7, #16]
}
 800999e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80099a0:	4b15      	ldr	r3, [pc, #84]	; (80099f8 <vTaskStartScheduler+0xcc>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	3354      	adds	r3, #84	; 0x54
 80099a6:	4a15      	ldr	r2, [pc, #84]	; (80099fc <vTaskStartScheduler+0xd0>)
 80099a8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80099aa:	4b15      	ldr	r3, [pc, #84]	; (8009a00 <vTaskStartScheduler+0xd4>)
 80099ac:	f04f 32ff 	mov.w	r2, #4294967295
 80099b0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80099b2:	4b14      	ldr	r3, [pc, #80]	; (8009a04 <vTaskStartScheduler+0xd8>)
 80099b4:	2201      	movs	r2, #1
 80099b6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80099b8:	4b13      	ldr	r3, [pc, #76]	; (8009a08 <vTaskStartScheduler+0xdc>)
 80099ba:	2200      	movs	r2, #0
 80099bc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80099be:	f001 f9d7 	bl	800ad70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80099c2:	e00e      	b.n	80099e2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ca:	d10a      	bne.n	80099e2 <vTaskStartScheduler+0xb6>
	__asm volatile
 80099cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099d0:	f383 8811 	msr	BASEPRI, r3
 80099d4:	f3bf 8f6f 	isb	sy
 80099d8:	f3bf 8f4f 	dsb	sy
 80099dc:	60fb      	str	r3, [r7, #12]
}
 80099de:	bf00      	nop
 80099e0:	e7fe      	b.n	80099e0 <vTaskStartScheduler+0xb4>
}
 80099e2:	bf00      	nop
 80099e4:	3718      	adds	r7, #24
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
 80099ea:	bf00      	nop
 80099ec:	0800b76c 	.word	0x0800b76c
 80099f0:	0800a031 	.word	0x0800a031
 80099f4:	20000f10 	.word	0x20000f10
 80099f8:	20000a18 	.word	0x20000a18
 80099fc:	2000005c 	.word	0x2000005c
 8009a00:	20000f0c 	.word	0x20000f0c
 8009a04:	20000ef8 	.word	0x20000ef8
 8009a08:	20000ef0 	.word	0x20000ef0

08009a0c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009a10:	4b04      	ldr	r3, [pc, #16]	; (8009a24 <vTaskSuspendAll+0x18>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	3301      	adds	r3, #1
 8009a16:	4a03      	ldr	r2, [pc, #12]	; (8009a24 <vTaskSuspendAll+0x18>)
 8009a18:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009a1a:	bf00      	nop
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a22:	4770      	bx	lr
 8009a24:	20000f14 	.word	0x20000f14

08009a28 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b084      	sub	sp, #16
 8009a2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009a32:	2300      	movs	r3, #0
 8009a34:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009a36:	4b42      	ldr	r3, [pc, #264]	; (8009b40 <xTaskResumeAll+0x118>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d10a      	bne.n	8009a54 <xTaskResumeAll+0x2c>
	__asm volatile
 8009a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a42:	f383 8811 	msr	BASEPRI, r3
 8009a46:	f3bf 8f6f 	isb	sy
 8009a4a:	f3bf 8f4f 	dsb	sy
 8009a4e:	603b      	str	r3, [r7, #0]
}
 8009a50:	bf00      	nop
 8009a52:	e7fe      	b.n	8009a52 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009a54:	f001 fa2e 	bl	800aeb4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009a58:	4b39      	ldr	r3, [pc, #228]	; (8009b40 <xTaskResumeAll+0x118>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	3b01      	subs	r3, #1
 8009a5e:	4a38      	ldr	r2, [pc, #224]	; (8009b40 <xTaskResumeAll+0x118>)
 8009a60:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a62:	4b37      	ldr	r3, [pc, #220]	; (8009b40 <xTaskResumeAll+0x118>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d162      	bne.n	8009b30 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009a6a:	4b36      	ldr	r3, [pc, #216]	; (8009b44 <xTaskResumeAll+0x11c>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d05e      	beq.n	8009b30 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a72:	e02f      	b.n	8009ad4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a74:	4b34      	ldr	r3, [pc, #208]	; (8009b48 <xTaskResumeAll+0x120>)
 8009a76:	68db      	ldr	r3, [r3, #12]
 8009a78:	68db      	ldr	r3, [r3, #12]
 8009a7a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	3318      	adds	r3, #24
 8009a80:	4618      	mov	r0, r3
 8009a82:	f7fe fd2f 	bl	80084e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	3304      	adds	r3, #4
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f7fe fd2a 	bl	80084e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a94:	4b2d      	ldr	r3, [pc, #180]	; (8009b4c <xTaskResumeAll+0x124>)
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	429a      	cmp	r2, r3
 8009a9a:	d903      	bls.n	8009aa4 <xTaskResumeAll+0x7c>
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aa0:	4a2a      	ldr	r2, [pc, #168]	; (8009b4c <xTaskResumeAll+0x124>)
 8009aa2:	6013      	str	r3, [r2, #0]
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aa8:	4613      	mov	r3, r2
 8009aaa:	009b      	lsls	r3, r3, #2
 8009aac:	4413      	add	r3, r2
 8009aae:	009b      	lsls	r3, r3, #2
 8009ab0:	4a27      	ldr	r2, [pc, #156]	; (8009b50 <xTaskResumeAll+0x128>)
 8009ab2:	441a      	add	r2, r3
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	3304      	adds	r3, #4
 8009ab8:	4619      	mov	r1, r3
 8009aba:	4610      	mov	r0, r2
 8009abc:	f7fe fcb5 	bl	800842a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ac4:	4b23      	ldr	r3, [pc, #140]	; (8009b54 <xTaskResumeAll+0x12c>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aca:	429a      	cmp	r2, r3
 8009acc:	d302      	bcc.n	8009ad4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009ace:	4b22      	ldr	r3, [pc, #136]	; (8009b58 <xTaskResumeAll+0x130>)
 8009ad0:	2201      	movs	r2, #1
 8009ad2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ad4:	4b1c      	ldr	r3, [pc, #112]	; (8009b48 <xTaskResumeAll+0x120>)
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d1cb      	bne.n	8009a74 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d001      	beq.n	8009ae6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009ae2:	f000 fb5f 	bl	800a1a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009ae6:	4b1d      	ldr	r3, [pc, #116]	; (8009b5c <xTaskResumeAll+0x134>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d010      	beq.n	8009b14 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009af2:	f000 f847 	bl	8009b84 <xTaskIncrementTick>
 8009af6:	4603      	mov	r3, r0
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d002      	beq.n	8009b02 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009afc:	4b16      	ldr	r3, [pc, #88]	; (8009b58 <xTaskResumeAll+0x130>)
 8009afe:	2201      	movs	r2, #1
 8009b00:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	3b01      	subs	r3, #1
 8009b06:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d1f1      	bne.n	8009af2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009b0e:	4b13      	ldr	r3, [pc, #76]	; (8009b5c <xTaskResumeAll+0x134>)
 8009b10:	2200      	movs	r2, #0
 8009b12:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009b14:	4b10      	ldr	r3, [pc, #64]	; (8009b58 <xTaskResumeAll+0x130>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d009      	beq.n	8009b30 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009b20:	4b0f      	ldr	r3, [pc, #60]	; (8009b60 <xTaskResumeAll+0x138>)
 8009b22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b26:	601a      	str	r2, [r3, #0]
 8009b28:	f3bf 8f4f 	dsb	sy
 8009b2c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b30:	f001 f9f0 	bl	800af14 <vPortExitCritical>

	return xAlreadyYielded;
 8009b34:	68bb      	ldr	r3, [r7, #8]
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	3710      	adds	r7, #16
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}
 8009b3e:	bf00      	nop
 8009b40:	20000f14 	.word	0x20000f14
 8009b44:	20000eec 	.word	0x20000eec
 8009b48:	20000eac 	.word	0x20000eac
 8009b4c:	20000ef4 	.word	0x20000ef4
 8009b50:	20000a1c 	.word	0x20000a1c
 8009b54:	20000a18 	.word	0x20000a18
 8009b58:	20000f00 	.word	0x20000f00
 8009b5c:	20000efc 	.word	0x20000efc
 8009b60:	e000ed04 	.word	0xe000ed04

08009b64 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009b64:	b480      	push	{r7}
 8009b66:	b083      	sub	sp, #12
 8009b68:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009b6a:	4b05      	ldr	r3, [pc, #20]	; (8009b80 <xTaskGetTickCount+0x1c>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009b70:	687b      	ldr	r3, [r7, #4]
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	370c      	adds	r7, #12
 8009b76:	46bd      	mov	sp, r7
 8009b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7c:	4770      	bx	lr
 8009b7e:	bf00      	nop
 8009b80:	20000ef0 	.word	0x20000ef0

08009b84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b086      	sub	sp, #24
 8009b88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b8e:	4b4f      	ldr	r3, [pc, #316]	; (8009ccc <xTaskIncrementTick+0x148>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	f040 808f 	bne.w	8009cb6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009b98:	4b4d      	ldr	r3, [pc, #308]	; (8009cd0 <xTaskIncrementTick+0x14c>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	3301      	adds	r3, #1
 8009b9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009ba0:	4a4b      	ldr	r2, [pc, #300]	; (8009cd0 <xTaskIncrementTick+0x14c>)
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d120      	bne.n	8009bee <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009bac:	4b49      	ldr	r3, [pc, #292]	; (8009cd4 <xTaskIncrementTick+0x150>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d00a      	beq.n	8009bcc <xTaskIncrementTick+0x48>
	__asm volatile
 8009bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bba:	f383 8811 	msr	BASEPRI, r3
 8009bbe:	f3bf 8f6f 	isb	sy
 8009bc2:	f3bf 8f4f 	dsb	sy
 8009bc6:	603b      	str	r3, [r7, #0]
}
 8009bc8:	bf00      	nop
 8009bca:	e7fe      	b.n	8009bca <xTaskIncrementTick+0x46>
 8009bcc:	4b41      	ldr	r3, [pc, #260]	; (8009cd4 <xTaskIncrementTick+0x150>)
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	60fb      	str	r3, [r7, #12]
 8009bd2:	4b41      	ldr	r3, [pc, #260]	; (8009cd8 <xTaskIncrementTick+0x154>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	4a3f      	ldr	r2, [pc, #252]	; (8009cd4 <xTaskIncrementTick+0x150>)
 8009bd8:	6013      	str	r3, [r2, #0]
 8009bda:	4a3f      	ldr	r2, [pc, #252]	; (8009cd8 <xTaskIncrementTick+0x154>)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	6013      	str	r3, [r2, #0]
 8009be0:	4b3e      	ldr	r3, [pc, #248]	; (8009cdc <xTaskIncrementTick+0x158>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	3301      	adds	r3, #1
 8009be6:	4a3d      	ldr	r2, [pc, #244]	; (8009cdc <xTaskIncrementTick+0x158>)
 8009be8:	6013      	str	r3, [r2, #0]
 8009bea:	f000 fadb 	bl	800a1a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009bee:	4b3c      	ldr	r3, [pc, #240]	; (8009ce0 <xTaskIncrementTick+0x15c>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	693a      	ldr	r2, [r7, #16]
 8009bf4:	429a      	cmp	r2, r3
 8009bf6:	d349      	bcc.n	8009c8c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009bf8:	4b36      	ldr	r3, [pc, #216]	; (8009cd4 <xTaskIncrementTick+0x150>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d104      	bne.n	8009c0c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c02:	4b37      	ldr	r3, [pc, #220]	; (8009ce0 <xTaskIncrementTick+0x15c>)
 8009c04:	f04f 32ff 	mov.w	r2, #4294967295
 8009c08:	601a      	str	r2, [r3, #0]
					break;
 8009c0a:	e03f      	b.n	8009c8c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c0c:	4b31      	ldr	r3, [pc, #196]	; (8009cd4 <xTaskIncrementTick+0x150>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	68db      	ldr	r3, [r3, #12]
 8009c12:	68db      	ldr	r3, [r3, #12]
 8009c14:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009c1c:	693a      	ldr	r2, [r7, #16]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d203      	bcs.n	8009c2c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009c24:	4a2e      	ldr	r2, [pc, #184]	; (8009ce0 <xTaskIncrementTick+0x15c>)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009c2a:	e02f      	b.n	8009c8c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	3304      	adds	r3, #4
 8009c30:	4618      	mov	r0, r3
 8009c32:	f7fe fc57 	bl	80084e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d004      	beq.n	8009c48 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	3318      	adds	r3, #24
 8009c42:	4618      	mov	r0, r3
 8009c44:	f7fe fc4e 	bl	80084e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c4c:	4b25      	ldr	r3, [pc, #148]	; (8009ce4 <xTaskIncrementTick+0x160>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	429a      	cmp	r2, r3
 8009c52:	d903      	bls.n	8009c5c <xTaskIncrementTick+0xd8>
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c58:	4a22      	ldr	r2, [pc, #136]	; (8009ce4 <xTaskIncrementTick+0x160>)
 8009c5a:	6013      	str	r3, [r2, #0]
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c60:	4613      	mov	r3, r2
 8009c62:	009b      	lsls	r3, r3, #2
 8009c64:	4413      	add	r3, r2
 8009c66:	009b      	lsls	r3, r3, #2
 8009c68:	4a1f      	ldr	r2, [pc, #124]	; (8009ce8 <xTaskIncrementTick+0x164>)
 8009c6a:	441a      	add	r2, r3
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	3304      	adds	r3, #4
 8009c70:	4619      	mov	r1, r3
 8009c72:	4610      	mov	r0, r2
 8009c74:	f7fe fbd9 	bl	800842a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c7c:	4b1b      	ldr	r3, [pc, #108]	; (8009cec <xTaskIncrementTick+0x168>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c82:	429a      	cmp	r2, r3
 8009c84:	d3b8      	bcc.n	8009bf8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009c86:	2301      	movs	r3, #1
 8009c88:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c8a:	e7b5      	b.n	8009bf8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009c8c:	4b17      	ldr	r3, [pc, #92]	; (8009cec <xTaskIncrementTick+0x168>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c92:	4915      	ldr	r1, [pc, #84]	; (8009ce8 <xTaskIncrementTick+0x164>)
 8009c94:	4613      	mov	r3, r2
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	4413      	add	r3, r2
 8009c9a:	009b      	lsls	r3, r3, #2
 8009c9c:	440b      	add	r3, r1
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2b01      	cmp	r3, #1
 8009ca2:	d901      	bls.n	8009ca8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009ca8:	4b11      	ldr	r3, [pc, #68]	; (8009cf0 <xTaskIncrementTick+0x16c>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d007      	beq.n	8009cc0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	617b      	str	r3, [r7, #20]
 8009cb4:	e004      	b.n	8009cc0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009cb6:	4b0f      	ldr	r3, [pc, #60]	; (8009cf4 <xTaskIncrementTick+0x170>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	3301      	adds	r3, #1
 8009cbc:	4a0d      	ldr	r2, [pc, #52]	; (8009cf4 <xTaskIncrementTick+0x170>)
 8009cbe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009cc0:	697b      	ldr	r3, [r7, #20]
}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	3718      	adds	r7, #24
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}
 8009cca:	bf00      	nop
 8009ccc:	20000f14 	.word	0x20000f14
 8009cd0:	20000ef0 	.word	0x20000ef0
 8009cd4:	20000ea4 	.word	0x20000ea4
 8009cd8:	20000ea8 	.word	0x20000ea8
 8009cdc:	20000f04 	.word	0x20000f04
 8009ce0:	20000f0c 	.word	0x20000f0c
 8009ce4:	20000ef4 	.word	0x20000ef4
 8009ce8:	20000a1c 	.word	0x20000a1c
 8009cec:	20000a18 	.word	0x20000a18
 8009cf0:	20000f00 	.word	0x20000f00
 8009cf4:	20000efc 	.word	0x20000efc

08009cf8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b085      	sub	sp, #20
 8009cfc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009cfe:	4b2a      	ldr	r3, [pc, #168]	; (8009da8 <vTaskSwitchContext+0xb0>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d003      	beq.n	8009d0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009d06:	4b29      	ldr	r3, [pc, #164]	; (8009dac <vTaskSwitchContext+0xb4>)
 8009d08:	2201      	movs	r2, #1
 8009d0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009d0c:	e046      	b.n	8009d9c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8009d0e:	4b27      	ldr	r3, [pc, #156]	; (8009dac <vTaskSwitchContext+0xb4>)
 8009d10:	2200      	movs	r2, #0
 8009d12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d14:	4b26      	ldr	r3, [pc, #152]	; (8009db0 <vTaskSwitchContext+0xb8>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	60fb      	str	r3, [r7, #12]
 8009d1a:	e010      	b.n	8009d3e <vTaskSwitchContext+0x46>
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d10a      	bne.n	8009d38 <vTaskSwitchContext+0x40>
	__asm volatile
 8009d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d26:	f383 8811 	msr	BASEPRI, r3
 8009d2a:	f3bf 8f6f 	isb	sy
 8009d2e:	f3bf 8f4f 	dsb	sy
 8009d32:	607b      	str	r3, [r7, #4]
}
 8009d34:	bf00      	nop
 8009d36:	e7fe      	b.n	8009d36 <vTaskSwitchContext+0x3e>
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	3b01      	subs	r3, #1
 8009d3c:	60fb      	str	r3, [r7, #12]
 8009d3e:	491d      	ldr	r1, [pc, #116]	; (8009db4 <vTaskSwitchContext+0xbc>)
 8009d40:	68fa      	ldr	r2, [r7, #12]
 8009d42:	4613      	mov	r3, r2
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	4413      	add	r3, r2
 8009d48:	009b      	lsls	r3, r3, #2
 8009d4a:	440b      	add	r3, r1
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d0e4      	beq.n	8009d1c <vTaskSwitchContext+0x24>
 8009d52:	68fa      	ldr	r2, [r7, #12]
 8009d54:	4613      	mov	r3, r2
 8009d56:	009b      	lsls	r3, r3, #2
 8009d58:	4413      	add	r3, r2
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	4a15      	ldr	r2, [pc, #84]	; (8009db4 <vTaskSwitchContext+0xbc>)
 8009d5e:	4413      	add	r3, r2
 8009d60:	60bb      	str	r3, [r7, #8]
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	685a      	ldr	r2, [r3, #4]
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	605a      	str	r2, [r3, #4]
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	685a      	ldr	r2, [r3, #4]
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	3308      	adds	r3, #8
 8009d74:	429a      	cmp	r2, r3
 8009d76:	d104      	bne.n	8009d82 <vTaskSwitchContext+0x8a>
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	685b      	ldr	r3, [r3, #4]
 8009d7c:	685a      	ldr	r2, [r3, #4]
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	605a      	str	r2, [r3, #4]
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	685b      	ldr	r3, [r3, #4]
 8009d86:	68db      	ldr	r3, [r3, #12]
 8009d88:	4a0b      	ldr	r2, [pc, #44]	; (8009db8 <vTaskSwitchContext+0xc0>)
 8009d8a:	6013      	str	r3, [r2, #0]
 8009d8c:	4a08      	ldr	r2, [pc, #32]	; (8009db0 <vTaskSwitchContext+0xb8>)
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009d92:	4b09      	ldr	r3, [pc, #36]	; (8009db8 <vTaskSwitchContext+0xc0>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	3354      	adds	r3, #84	; 0x54
 8009d98:	4a08      	ldr	r2, [pc, #32]	; (8009dbc <vTaskSwitchContext+0xc4>)
 8009d9a:	6013      	str	r3, [r2, #0]
}
 8009d9c:	bf00      	nop
 8009d9e:	3714      	adds	r7, #20
 8009da0:	46bd      	mov	sp, r7
 8009da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da6:	4770      	bx	lr
 8009da8:	20000f14 	.word	0x20000f14
 8009dac:	20000f00 	.word	0x20000f00
 8009db0:	20000ef4 	.word	0x20000ef4
 8009db4:	20000a1c 	.word	0x20000a1c
 8009db8:	20000a18 	.word	0x20000a18
 8009dbc:	2000005c 	.word	0x2000005c

08009dc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b084      	sub	sp, #16
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d10a      	bne.n	8009de6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dd4:	f383 8811 	msr	BASEPRI, r3
 8009dd8:	f3bf 8f6f 	isb	sy
 8009ddc:	f3bf 8f4f 	dsb	sy
 8009de0:	60fb      	str	r3, [r7, #12]
}
 8009de2:	bf00      	nop
 8009de4:	e7fe      	b.n	8009de4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009de6:	4b07      	ldr	r3, [pc, #28]	; (8009e04 <vTaskPlaceOnEventList+0x44>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	3318      	adds	r3, #24
 8009dec:	4619      	mov	r1, r3
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f7fe fb3f 	bl	8008472 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009df4:	2101      	movs	r1, #1
 8009df6:	6838      	ldr	r0, [r7, #0]
 8009df8:	f000 fb8e 	bl	800a518 <prvAddCurrentTaskToDelayedList>
}
 8009dfc:	bf00      	nop
 8009dfe:	3710      	adds	r7, #16
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}
 8009e04:	20000a18 	.word	0x20000a18

08009e08 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b086      	sub	sp, #24
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	60f8      	str	r0, [r7, #12]
 8009e10:	60b9      	str	r1, [r7, #8]
 8009e12:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d10a      	bne.n	8009e30 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e1e:	f383 8811 	msr	BASEPRI, r3
 8009e22:	f3bf 8f6f 	isb	sy
 8009e26:	f3bf 8f4f 	dsb	sy
 8009e2a:	617b      	str	r3, [r7, #20]
}
 8009e2c:	bf00      	nop
 8009e2e:	e7fe      	b.n	8009e2e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e30:	4b0a      	ldr	r3, [pc, #40]	; (8009e5c <vTaskPlaceOnEventListRestricted+0x54>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	3318      	adds	r3, #24
 8009e36:	4619      	mov	r1, r3
 8009e38:	68f8      	ldr	r0, [r7, #12]
 8009e3a:	f7fe faf6 	bl	800842a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d002      	beq.n	8009e4a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009e44:	f04f 33ff 	mov.w	r3, #4294967295
 8009e48:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009e4a:	6879      	ldr	r1, [r7, #4]
 8009e4c:	68b8      	ldr	r0, [r7, #8]
 8009e4e:	f000 fb63 	bl	800a518 <prvAddCurrentTaskToDelayedList>
	}
 8009e52:	bf00      	nop
 8009e54:	3718      	adds	r7, #24
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}
 8009e5a:	bf00      	nop
 8009e5c:	20000a18 	.word	0x20000a18

08009e60 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b086      	sub	sp, #24
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	68db      	ldr	r3, [r3, #12]
 8009e6c:	68db      	ldr	r3, [r3, #12]
 8009e6e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d10a      	bne.n	8009e8c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e7a:	f383 8811 	msr	BASEPRI, r3
 8009e7e:	f3bf 8f6f 	isb	sy
 8009e82:	f3bf 8f4f 	dsb	sy
 8009e86:	60fb      	str	r3, [r7, #12]
}
 8009e88:	bf00      	nop
 8009e8a:	e7fe      	b.n	8009e8a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	3318      	adds	r3, #24
 8009e90:	4618      	mov	r0, r3
 8009e92:	f7fe fb27 	bl	80084e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e96:	4b1e      	ldr	r3, [pc, #120]	; (8009f10 <xTaskRemoveFromEventList+0xb0>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d11d      	bne.n	8009eda <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	3304      	adds	r3, #4
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f7fe fb1e 	bl	80084e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eac:	4b19      	ldr	r3, [pc, #100]	; (8009f14 <xTaskRemoveFromEventList+0xb4>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	429a      	cmp	r2, r3
 8009eb2:	d903      	bls.n	8009ebc <xTaskRemoveFromEventList+0x5c>
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eb8:	4a16      	ldr	r2, [pc, #88]	; (8009f14 <xTaskRemoveFromEventList+0xb4>)
 8009eba:	6013      	str	r3, [r2, #0]
 8009ebc:	693b      	ldr	r3, [r7, #16]
 8009ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ec0:	4613      	mov	r3, r2
 8009ec2:	009b      	lsls	r3, r3, #2
 8009ec4:	4413      	add	r3, r2
 8009ec6:	009b      	lsls	r3, r3, #2
 8009ec8:	4a13      	ldr	r2, [pc, #76]	; (8009f18 <xTaskRemoveFromEventList+0xb8>)
 8009eca:	441a      	add	r2, r3
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	3304      	adds	r3, #4
 8009ed0:	4619      	mov	r1, r3
 8009ed2:	4610      	mov	r0, r2
 8009ed4:	f7fe faa9 	bl	800842a <vListInsertEnd>
 8009ed8:	e005      	b.n	8009ee6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	3318      	adds	r3, #24
 8009ede:	4619      	mov	r1, r3
 8009ee0:	480e      	ldr	r0, [pc, #56]	; (8009f1c <xTaskRemoveFromEventList+0xbc>)
 8009ee2:	f7fe faa2 	bl	800842a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eea:	4b0d      	ldr	r3, [pc, #52]	; (8009f20 <xTaskRemoveFromEventList+0xc0>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d905      	bls.n	8009f00 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009ef8:	4b0a      	ldr	r3, [pc, #40]	; (8009f24 <xTaskRemoveFromEventList+0xc4>)
 8009efa:	2201      	movs	r2, #1
 8009efc:	601a      	str	r2, [r3, #0]
 8009efe:	e001      	b.n	8009f04 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009f00:	2300      	movs	r3, #0
 8009f02:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009f04:	697b      	ldr	r3, [r7, #20]
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3718      	adds	r7, #24
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
 8009f0e:	bf00      	nop
 8009f10:	20000f14 	.word	0x20000f14
 8009f14:	20000ef4 	.word	0x20000ef4
 8009f18:	20000a1c 	.word	0x20000a1c
 8009f1c:	20000eac 	.word	0x20000eac
 8009f20:	20000a18 	.word	0x20000a18
 8009f24:	20000f00 	.word	0x20000f00

08009f28 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b083      	sub	sp, #12
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009f30:	4b06      	ldr	r3, [pc, #24]	; (8009f4c <vTaskInternalSetTimeOutState+0x24>)
 8009f32:	681a      	ldr	r2, [r3, #0]
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009f38:	4b05      	ldr	r3, [pc, #20]	; (8009f50 <vTaskInternalSetTimeOutState+0x28>)
 8009f3a:	681a      	ldr	r2, [r3, #0]
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	605a      	str	r2, [r3, #4]
}
 8009f40:	bf00      	nop
 8009f42:	370c      	adds	r7, #12
 8009f44:	46bd      	mov	sp, r7
 8009f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4a:	4770      	bx	lr
 8009f4c:	20000f04 	.word	0x20000f04
 8009f50:	20000ef0 	.word	0x20000ef0

08009f54 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b088      	sub	sp, #32
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
 8009f5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d10a      	bne.n	8009f7a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f68:	f383 8811 	msr	BASEPRI, r3
 8009f6c:	f3bf 8f6f 	isb	sy
 8009f70:	f3bf 8f4f 	dsb	sy
 8009f74:	613b      	str	r3, [r7, #16]
}
 8009f76:	bf00      	nop
 8009f78:	e7fe      	b.n	8009f78 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d10a      	bne.n	8009f96 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f84:	f383 8811 	msr	BASEPRI, r3
 8009f88:	f3bf 8f6f 	isb	sy
 8009f8c:	f3bf 8f4f 	dsb	sy
 8009f90:	60fb      	str	r3, [r7, #12]
}
 8009f92:	bf00      	nop
 8009f94:	e7fe      	b.n	8009f94 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009f96:	f000 ff8d 	bl	800aeb4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009f9a:	4b1d      	ldr	r3, [pc, #116]	; (800a010 <xTaskCheckForTimeOut+0xbc>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	69ba      	ldr	r2, [r7, #24]
 8009fa6:	1ad3      	subs	r3, r2, r3
 8009fa8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fb2:	d102      	bne.n	8009fba <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	61fb      	str	r3, [r7, #28]
 8009fb8:	e023      	b.n	800a002 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681a      	ldr	r2, [r3, #0]
 8009fbe:	4b15      	ldr	r3, [pc, #84]	; (800a014 <xTaskCheckForTimeOut+0xc0>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	429a      	cmp	r2, r3
 8009fc4:	d007      	beq.n	8009fd6 <xTaskCheckForTimeOut+0x82>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	685b      	ldr	r3, [r3, #4]
 8009fca:	69ba      	ldr	r2, [r7, #24]
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d302      	bcc.n	8009fd6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	61fb      	str	r3, [r7, #28]
 8009fd4:	e015      	b.n	800a002 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	697a      	ldr	r2, [r7, #20]
 8009fdc:	429a      	cmp	r2, r3
 8009fde:	d20b      	bcs.n	8009ff8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	681a      	ldr	r2, [r3, #0]
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	1ad2      	subs	r2, r2, r3
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	f7ff ff9b 	bl	8009f28 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	61fb      	str	r3, [r7, #28]
 8009ff6:	e004      	b.n	800a002 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009ffe:	2301      	movs	r3, #1
 800a000:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a002:	f000 ff87 	bl	800af14 <vPortExitCritical>

	return xReturn;
 800a006:	69fb      	ldr	r3, [r7, #28]
}
 800a008:	4618      	mov	r0, r3
 800a00a:	3720      	adds	r7, #32
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}
 800a010:	20000ef0 	.word	0x20000ef0
 800a014:	20000f04 	.word	0x20000f04

0800a018 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a018:	b480      	push	{r7}
 800a01a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a01c:	4b03      	ldr	r3, [pc, #12]	; (800a02c <vTaskMissedYield+0x14>)
 800a01e:	2201      	movs	r2, #1
 800a020:	601a      	str	r2, [r3, #0]
}
 800a022:	bf00      	nop
 800a024:	46bd      	mov	sp, r7
 800a026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02a:	4770      	bx	lr
 800a02c:	20000f00 	.word	0x20000f00

0800a030 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b082      	sub	sp, #8
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a038:	f000 f852 	bl	800a0e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a03c:	4b06      	ldr	r3, [pc, #24]	; (800a058 <prvIdleTask+0x28>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	2b01      	cmp	r3, #1
 800a042:	d9f9      	bls.n	800a038 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a044:	4b05      	ldr	r3, [pc, #20]	; (800a05c <prvIdleTask+0x2c>)
 800a046:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a04a:	601a      	str	r2, [r3, #0]
 800a04c:	f3bf 8f4f 	dsb	sy
 800a050:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a054:	e7f0      	b.n	800a038 <prvIdleTask+0x8>
 800a056:	bf00      	nop
 800a058:	20000a1c 	.word	0x20000a1c
 800a05c:	e000ed04 	.word	0xe000ed04

0800a060 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b082      	sub	sp, #8
 800a064:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a066:	2300      	movs	r3, #0
 800a068:	607b      	str	r3, [r7, #4]
 800a06a:	e00c      	b.n	800a086 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a06c:	687a      	ldr	r2, [r7, #4]
 800a06e:	4613      	mov	r3, r2
 800a070:	009b      	lsls	r3, r3, #2
 800a072:	4413      	add	r3, r2
 800a074:	009b      	lsls	r3, r3, #2
 800a076:	4a12      	ldr	r2, [pc, #72]	; (800a0c0 <prvInitialiseTaskLists+0x60>)
 800a078:	4413      	add	r3, r2
 800a07a:	4618      	mov	r0, r3
 800a07c:	f7fe f9a8 	bl	80083d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	3301      	adds	r3, #1
 800a084:	607b      	str	r3, [r7, #4]
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2b37      	cmp	r3, #55	; 0x37
 800a08a:	d9ef      	bls.n	800a06c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a08c:	480d      	ldr	r0, [pc, #52]	; (800a0c4 <prvInitialiseTaskLists+0x64>)
 800a08e:	f7fe f99f 	bl	80083d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a092:	480d      	ldr	r0, [pc, #52]	; (800a0c8 <prvInitialiseTaskLists+0x68>)
 800a094:	f7fe f99c 	bl	80083d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a098:	480c      	ldr	r0, [pc, #48]	; (800a0cc <prvInitialiseTaskLists+0x6c>)
 800a09a:	f7fe f999 	bl	80083d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a09e:	480c      	ldr	r0, [pc, #48]	; (800a0d0 <prvInitialiseTaskLists+0x70>)
 800a0a0:	f7fe f996 	bl	80083d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a0a4:	480b      	ldr	r0, [pc, #44]	; (800a0d4 <prvInitialiseTaskLists+0x74>)
 800a0a6:	f7fe f993 	bl	80083d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a0aa:	4b0b      	ldr	r3, [pc, #44]	; (800a0d8 <prvInitialiseTaskLists+0x78>)
 800a0ac:	4a05      	ldr	r2, [pc, #20]	; (800a0c4 <prvInitialiseTaskLists+0x64>)
 800a0ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a0b0:	4b0a      	ldr	r3, [pc, #40]	; (800a0dc <prvInitialiseTaskLists+0x7c>)
 800a0b2:	4a05      	ldr	r2, [pc, #20]	; (800a0c8 <prvInitialiseTaskLists+0x68>)
 800a0b4:	601a      	str	r2, [r3, #0]
}
 800a0b6:	bf00      	nop
 800a0b8:	3708      	adds	r7, #8
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}
 800a0be:	bf00      	nop
 800a0c0:	20000a1c 	.word	0x20000a1c
 800a0c4:	20000e7c 	.word	0x20000e7c
 800a0c8:	20000e90 	.word	0x20000e90
 800a0cc:	20000eac 	.word	0x20000eac
 800a0d0:	20000ec0 	.word	0x20000ec0
 800a0d4:	20000ed8 	.word	0x20000ed8
 800a0d8:	20000ea4 	.word	0x20000ea4
 800a0dc:	20000ea8 	.word	0x20000ea8

0800a0e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b082      	sub	sp, #8
 800a0e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a0e6:	e019      	b.n	800a11c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a0e8:	f000 fee4 	bl	800aeb4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0ec:	4b10      	ldr	r3, [pc, #64]	; (800a130 <prvCheckTasksWaitingTermination+0x50>)
 800a0ee:	68db      	ldr	r3, [r3, #12]
 800a0f0:	68db      	ldr	r3, [r3, #12]
 800a0f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	3304      	adds	r3, #4
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f7fe f9f3 	bl	80084e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a0fe:	4b0d      	ldr	r3, [pc, #52]	; (800a134 <prvCheckTasksWaitingTermination+0x54>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	3b01      	subs	r3, #1
 800a104:	4a0b      	ldr	r2, [pc, #44]	; (800a134 <prvCheckTasksWaitingTermination+0x54>)
 800a106:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a108:	4b0b      	ldr	r3, [pc, #44]	; (800a138 <prvCheckTasksWaitingTermination+0x58>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	3b01      	subs	r3, #1
 800a10e:	4a0a      	ldr	r2, [pc, #40]	; (800a138 <prvCheckTasksWaitingTermination+0x58>)
 800a110:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a112:	f000 feff 	bl	800af14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a116:	6878      	ldr	r0, [r7, #4]
 800a118:	f000 f810 	bl	800a13c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a11c:	4b06      	ldr	r3, [pc, #24]	; (800a138 <prvCheckTasksWaitingTermination+0x58>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d1e1      	bne.n	800a0e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a124:	bf00      	nop
 800a126:	bf00      	nop
 800a128:	3708      	adds	r7, #8
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
 800a12e:	bf00      	nop
 800a130:	20000ec0 	.word	0x20000ec0
 800a134:	20000eec 	.word	0x20000eec
 800a138:	20000ed4 	.word	0x20000ed4

0800a13c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	3354      	adds	r3, #84	; 0x54
 800a148:	4618      	mov	r0, r3
 800a14a:	f001 f9c7 	bl	800b4dc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a154:	2b00      	cmp	r3, #0
 800a156:	d108      	bne.n	800a16a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a15c:	4618      	mov	r0, r3
 800a15e:	f001 f897 	bl	800b290 <vPortFree>
				vPortFree( pxTCB );
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f001 f894 	bl	800b290 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a168:	e018      	b.n	800a19c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a170:	2b01      	cmp	r3, #1
 800a172:	d103      	bne.n	800a17c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f001 f88b 	bl	800b290 <vPortFree>
	}
 800a17a:	e00f      	b.n	800a19c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a182:	2b02      	cmp	r3, #2
 800a184:	d00a      	beq.n	800a19c <prvDeleteTCB+0x60>
	__asm volatile
 800a186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a18a:	f383 8811 	msr	BASEPRI, r3
 800a18e:	f3bf 8f6f 	isb	sy
 800a192:	f3bf 8f4f 	dsb	sy
 800a196:	60fb      	str	r3, [r7, #12]
}
 800a198:	bf00      	nop
 800a19a:	e7fe      	b.n	800a19a <prvDeleteTCB+0x5e>
	}
 800a19c:	bf00      	nop
 800a19e:	3710      	adds	r7, #16
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b083      	sub	sp, #12
 800a1a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a1aa:	4b0c      	ldr	r3, [pc, #48]	; (800a1dc <prvResetNextTaskUnblockTime+0x38>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d104      	bne.n	800a1be <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a1b4:	4b0a      	ldr	r3, [pc, #40]	; (800a1e0 <prvResetNextTaskUnblockTime+0x3c>)
 800a1b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a1ba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a1bc:	e008      	b.n	800a1d0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1be:	4b07      	ldr	r3, [pc, #28]	; (800a1dc <prvResetNextTaskUnblockTime+0x38>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	68db      	ldr	r3, [r3, #12]
 800a1c4:	68db      	ldr	r3, [r3, #12]
 800a1c6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	685b      	ldr	r3, [r3, #4]
 800a1cc:	4a04      	ldr	r2, [pc, #16]	; (800a1e0 <prvResetNextTaskUnblockTime+0x3c>)
 800a1ce:	6013      	str	r3, [r2, #0]
}
 800a1d0:	bf00      	nop
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr
 800a1dc:	20000ea4 	.word	0x20000ea4
 800a1e0:	20000f0c 	.word	0x20000f0c

0800a1e4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b083      	sub	sp, #12
 800a1e8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800a1ea:	4b05      	ldr	r3, [pc, #20]	; (800a200 <xTaskGetCurrentTaskHandle+0x1c>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	607b      	str	r3, [r7, #4]

		return xReturn;
 800a1f0:	687b      	ldr	r3, [r7, #4]
	}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	370c      	adds	r7, #12
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fc:	4770      	bx	lr
 800a1fe:	bf00      	nop
 800a200:	20000a18 	.word	0x20000a18

0800a204 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a204:	b480      	push	{r7}
 800a206:	b083      	sub	sp, #12
 800a208:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a20a:	4b0b      	ldr	r3, [pc, #44]	; (800a238 <xTaskGetSchedulerState+0x34>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d102      	bne.n	800a218 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a212:	2301      	movs	r3, #1
 800a214:	607b      	str	r3, [r7, #4]
 800a216:	e008      	b.n	800a22a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a218:	4b08      	ldr	r3, [pc, #32]	; (800a23c <xTaskGetSchedulerState+0x38>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d102      	bne.n	800a226 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a220:	2302      	movs	r3, #2
 800a222:	607b      	str	r3, [r7, #4]
 800a224:	e001      	b.n	800a22a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a226:	2300      	movs	r3, #0
 800a228:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a22a:	687b      	ldr	r3, [r7, #4]
	}
 800a22c:	4618      	mov	r0, r3
 800a22e:	370c      	adds	r7, #12
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr
 800a238:	20000ef8 	.word	0x20000ef8
 800a23c:	20000f14 	.word	0x20000f14

0800a240 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a240:	b580      	push	{r7, lr}
 800a242:	b084      	sub	sp, #16
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a24c:	2300      	movs	r3, #0
 800a24e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d051      	beq.n	800a2fa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a25a:	4b2a      	ldr	r3, [pc, #168]	; (800a304 <xTaskPriorityInherit+0xc4>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a260:	429a      	cmp	r2, r3
 800a262:	d241      	bcs.n	800a2e8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	699b      	ldr	r3, [r3, #24]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	db06      	blt.n	800a27a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a26c:	4b25      	ldr	r3, [pc, #148]	; (800a304 <xTaskPriorityInherit+0xc4>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a272:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	6959      	ldr	r1, [r3, #20]
 800a27e:	68bb      	ldr	r3, [r7, #8]
 800a280:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a282:	4613      	mov	r3, r2
 800a284:	009b      	lsls	r3, r3, #2
 800a286:	4413      	add	r3, r2
 800a288:	009b      	lsls	r3, r3, #2
 800a28a:	4a1f      	ldr	r2, [pc, #124]	; (800a308 <xTaskPriorityInherit+0xc8>)
 800a28c:	4413      	add	r3, r2
 800a28e:	4299      	cmp	r1, r3
 800a290:	d122      	bne.n	800a2d8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	3304      	adds	r3, #4
 800a296:	4618      	mov	r0, r3
 800a298:	f7fe f924 	bl	80084e4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a29c:	4b19      	ldr	r3, [pc, #100]	; (800a304 <xTaskPriorityInherit+0xc4>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2aa:	4b18      	ldr	r3, [pc, #96]	; (800a30c <xTaskPriorityInherit+0xcc>)
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	429a      	cmp	r2, r3
 800a2b0:	d903      	bls.n	800a2ba <xTaskPriorityInherit+0x7a>
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2b6:	4a15      	ldr	r2, [pc, #84]	; (800a30c <xTaskPriorityInherit+0xcc>)
 800a2b8:	6013      	str	r3, [r2, #0]
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2be:	4613      	mov	r3, r2
 800a2c0:	009b      	lsls	r3, r3, #2
 800a2c2:	4413      	add	r3, r2
 800a2c4:	009b      	lsls	r3, r3, #2
 800a2c6:	4a10      	ldr	r2, [pc, #64]	; (800a308 <xTaskPriorityInherit+0xc8>)
 800a2c8:	441a      	add	r2, r3
 800a2ca:	68bb      	ldr	r3, [r7, #8]
 800a2cc:	3304      	adds	r3, #4
 800a2ce:	4619      	mov	r1, r3
 800a2d0:	4610      	mov	r0, r2
 800a2d2:	f7fe f8aa 	bl	800842a <vListInsertEnd>
 800a2d6:	e004      	b.n	800a2e2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a2d8:	4b0a      	ldr	r3, [pc, #40]	; (800a304 <xTaskPriorityInherit+0xc4>)
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	60fb      	str	r3, [r7, #12]
 800a2e6:	e008      	b.n	800a2fa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a2ec:	4b05      	ldr	r3, [pc, #20]	; (800a304 <xTaskPriorityInherit+0xc4>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2f2:	429a      	cmp	r2, r3
 800a2f4:	d201      	bcs.n	800a2fa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
	}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3710      	adds	r7, #16
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}
 800a304:	20000a18 	.word	0x20000a18
 800a308:	20000a1c 	.word	0x20000a1c
 800a30c:	20000ef4 	.word	0x20000ef4

0800a310 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a31c:	2300      	movs	r3, #0
 800a31e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d056      	beq.n	800a3d4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a326:	4b2e      	ldr	r3, [pc, #184]	; (800a3e0 <xTaskPriorityDisinherit+0xd0>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	693a      	ldr	r2, [r7, #16]
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d00a      	beq.n	800a346 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a330:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a334:	f383 8811 	msr	BASEPRI, r3
 800a338:	f3bf 8f6f 	isb	sy
 800a33c:	f3bf 8f4f 	dsb	sy
 800a340:	60fb      	str	r3, [r7, #12]
}
 800a342:	bf00      	nop
 800a344:	e7fe      	b.n	800a344 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d10a      	bne.n	800a364 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a34e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a352:	f383 8811 	msr	BASEPRI, r3
 800a356:	f3bf 8f6f 	isb	sy
 800a35a:	f3bf 8f4f 	dsb	sy
 800a35e:	60bb      	str	r3, [r7, #8]
}
 800a360:	bf00      	nop
 800a362:	e7fe      	b.n	800a362 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a368:	1e5a      	subs	r2, r3, #1
 800a36a:	693b      	ldr	r3, [r7, #16]
 800a36c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a36e:	693b      	ldr	r3, [r7, #16]
 800a370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a376:	429a      	cmp	r2, r3
 800a378:	d02c      	beq.n	800a3d4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d128      	bne.n	800a3d4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a382:	693b      	ldr	r3, [r7, #16]
 800a384:	3304      	adds	r3, #4
 800a386:	4618      	mov	r0, r3
 800a388:	f7fe f8ac 	bl	80084e4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a398:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a39c:	693b      	ldr	r3, [r7, #16]
 800a39e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a3a0:	693b      	ldr	r3, [r7, #16]
 800a3a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3a4:	4b0f      	ldr	r3, [pc, #60]	; (800a3e4 <xTaskPriorityDisinherit+0xd4>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	429a      	cmp	r2, r3
 800a3aa:	d903      	bls.n	800a3b4 <xTaskPriorityDisinherit+0xa4>
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3b0:	4a0c      	ldr	r2, [pc, #48]	; (800a3e4 <xTaskPriorityDisinherit+0xd4>)
 800a3b2:	6013      	str	r3, [r2, #0]
 800a3b4:	693b      	ldr	r3, [r7, #16]
 800a3b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3b8:	4613      	mov	r3, r2
 800a3ba:	009b      	lsls	r3, r3, #2
 800a3bc:	4413      	add	r3, r2
 800a3be:	009b      	lsls	r3, r3, #2
 800a3c0:	4a09      	ldr	r2, [pc, #36]	; (800a3e8 <xTaskPriorityDisinherit+0xd8>)
 800a3c2:	441a      	add	r2, r3
 800a3c4:	693b      	ldr	r3, [r7, #16]
 800a3c6:	3304      	adds	r3, #4
 800a3c8:	4619      	mov	r1, r3
 800a3ca:	4610      	mov	r0, r2
 800a3cc:	f7fe f82d 	bl	800842a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a3d4:	697b      	ldr	r3, [r7, #20]
	}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3718      	adds	r7, #24
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}
 800a3de:	bf00      	nop
 800a3e0:	20000a18 	.word	0x20000a18
 800a3e4:	20000ef4 	.word	0x20000ef4
 800a3e8:	20000a1c 	.word	0x20000a1c

0800a3ec <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b088      	sub	sp, #32
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
 800a3f4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d06a      	beq.n	800a4da <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a404:	69bb      	ldr	r3, [r7, #24]
 800a406:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d10a      	bne.n	800a422 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800a40c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a410:	f383 8811 	msr	BASEPRI, r3
 800a414:	f3bf 8f6f 	isb	sy
 800a418:	f3bf 8f4f 	dsb	sy
 800a41c:	60fb      	str	r3, [r7, #12]
}
 800a41e:	bf00      	nop
 800a420:	e7fe      	b.n	800a420 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a422:	69bb      	ldr	r3, [r7, #24]
 800a424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a426:	683a      	ldr	r2, [r7, #0]
 800a428:	429a      	cmp	r2, r3
 800a42a:	d902      	bls.n	800a432 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	61fb      	str	r3, [r7, #28]
 800a430:	e002      	b.n	800a438 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a432:	69bb      	ldr	r3, [r7, #24]
 800a434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a436:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a438:	69bb      	ldr	r3, [r7, #24]
 800a43a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a43c:	69fa      	ldr	r2, [r7, #28]
 800a43e:	429a      	cmp	r2, r3
 800a440:	d04b      	beq.n	800a4da <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a442:	69bb      	ldr	r3, [r7, #24]
 800a444:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a446:	697a      	ldr	r2, [r7, #20]
 800a448:	429a      	cmp	r2, r3
 800a44a:	d146      	bne.n	800a4da <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a44c:	4b25      	ldr	r3, [pc, #148]	; (800a4e4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	69ba      	ldr	r2, [r7, #24]
 800a452:	429a      	cmp	r2, r3
 800a454:	d10a      	bne.n	800a46c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800a456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a45a:	f383 8811 	msr	BASEPRI, r3
 800a45e:	f3bf 8f6f 	isb	sy
 800a462:	f3bf 8f4f 	dsb	sy
 800a466:	60bb      	str	r3, [r7, #8]
}
 800a468:	bf00      	nop
 800a46a:	e7fe      	b.n	800a46a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a46c:	69bb      	ldr	r3, [r7, #24]
 800a46e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a470:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a472:	69bb      	ldr	r3, [r7, #24]
 800a474:	69fa      	ldr	r2, [r7, #28]
 800a476:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a478:	69bb      	ldr	r3, [r7, #24]
 800a47a:	699b      	ldr	r3, [r3, #24]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	db04      	blt.n	800a48a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a480:	69fb      	ldr	r3, [r7, #28]
 800a482:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a486:	69bb      	ldr	r3, [r7, #24]
 800a488:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a48a:	69bb      	ldr	r3, [r7, #24]
 800a48c:	6959      	ldr	r1, [r3, #20]
 800a48e:	693a      	ldr	r2, [r7, #16]
 800a490:	4613      	mov	r3, r2
 800a492:	009b      	lsls	r3, r3, #2
 800a494:	4413      	add	r3, r2
 800a496:	009b      	lsls	r3, r3, #2
 800a498:	4a13      	ldr	r2, [pc, #76]	; (800a4e8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a49a:	4413      	add	r3, r2
 800a49c:	4299      	cmp	r1, r3
 800a49e:	d11c      	bne.n	800a4da <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a4a0:	69bb      	ldr	r3, [r7, #24]
 800a4a2:	3304      	adds	r3, #4
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	f7fe f81d 	bl	80084e4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a4aa:	69bb      	ldr	r3, [r7, #24]
 800a4ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4ae:	4b0f      	ldr	r3, [pc, #60]	; (800a4ec <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d903      	bls.n	800a4be <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800a4b6:	69bb      	ldr	r3, [r7, #24]
 800a4b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ba:	4a0c      	ldr	r2, [pc, #48]	; (800a4ec <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a4bc:	6013      	str	r3, [r2, #0]
 800a4be:	69bb      	ldr	r3, [r7, #24]
 800a4c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4c2:	4613      	mov	r3, r2
 800a4c4:	009b      	lsls	r3, r3, #2
 800a4c6:	4413      	add	r3, r2
 800a4c8:	009b      	lsls	r3, r3, #2
 800a4ca:	4a07      	ldr	r2, [pc, #28]	; (800a4e8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a4cc:	441a      	add	r2, r3
 800a4ce:	69bb      	ldr	r3, [r7, #24]
 800a4d0:	3304      	adds	r3, #4
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	4610      	mov	r0, r2
 800a4d6:	f7fd ffa8 	bl	800842a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a4da:	bf00      	nop
 800a4dc:	3720      	adds	r7, #32
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}
 800a4e2:	bf00      	nop
 800a4e4:	20000a18 	.word	0x20000a18
 800a4e8:	20000a1c 	.word	0x20000a1c
 800a4ec:	20000ef4 	.word	0x20000ef4

0800a4f0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a4f0:	b480      	push	{r7}
 800a4f2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a4f4:	4b07      	ldr	r3, [pc, #28]	; (800a514 <pvTaskIncrementMutexHeldCount+0x24>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d004      	beq.n	800a506 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a4fc:	4b05      	ldr	r3, [pc, #20]	; (800a514 <pvTaskIncrementMutexHeldCount+0x24>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a502:	3201      	adds	r2, #1
 800a504:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800a506:	4b03      	ldr	r3, [pc, #12]	; (800a514 <pvTaskIncrementMutexHeldCount+0x24>)
 800a508:	681b      	ldr	r3, [r3, #0]
	}
 800a50a:	4618      	mov	r0, r3
 800a50c:	46bd      	mov	sp, r7
 800a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a512:	4770      	bx	lr
 800a514:	20000a18 	.word	0x20000a18

0800a518 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b084      	sub	sp, #16
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a522:	4b21      	ldr	r3, [pc, #132]	; (800a5a8 <prvAddCurrentTaskToDelayedList+0x90>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a528:	4b20      	ldr	r3, [pc, #128]	; (800a5ac <prvAddCurrentTaskToDelayedList+0x94>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	3304      	adds	r3, #4
 800a52e:	4618      	mov	r0, r3
 800a530:	f7fd ffd8 	bl	80084e4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a53a:	d10a      	bne.n	800a552 <prvAddCurrentTaskToDelayedList+0x3a>
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d007      	beq.n	800a552 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a542:	4b1a      	ldr	r3, [pc, #104]	; (800a5ac <prvAddCurrentTaskToDelayedList+0x94>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	3304      	adds	r3, #4
 800a548:	4619      	mov	r1, r3
 800a54a:	4819      	ldr	r0, [pc, #100]	; (800a5b0 <prvAddCurrentTaskToDelayedList+0x98>)
 800a54c:	f7fd ff6d 	bl	800842a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a550:	e026      	b.n	800a5a0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a552:	68fa      	ldr	r2, [r7, #12]
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	4413      	add	r3, r2
 800a558:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a55a:	4b14      	ldr	r3, [pc, #80]	; (800a5ac <prvAddCurrentTaskToDelayedList+0x94>)
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	68ba      	ldr	r2, [r7, #8]
 800a560:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a562:	68ba      	ldr	r2, [r7, #8]
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	429a      	cmp	r2, r3
 800a568:	d209      	bcs.n	800a57e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a56a:	4b12      	ldr	r3, [pc, #72]	; (800a5b4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a56c:	681a      	ldr	r2, [r3, #0]
 800a56e:	4b0f      	ldr	r3, [pc, #60]	; (800a5ac <prvAddCurrentTaskToDelayedList+0x94>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	3304      	adds	r3, #4
 800a574:	4619      	mov	r1, r3
 800a576:	4610      	mov	r0, r2
 800a578:	f7fd ff7b 	bl	8008472 <vListInsert>
}
 800a57c:	e010      	b.n	800a5a0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a57e:	4b0e      	ldr	r3, [pc, #56]	; (800a5b8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a580:	681a      	ldr	r2, [r3, #0]
 800a582:	4b0a      	ldr	r3, [pc, #40]	; (800a5ac <prvAddCurrentTaskToDelayedList+0x94>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	3304      	adds	r3, #4
 800a588:	4619      	mov	r1, r3
 800a58a:	4610      	mov	r0, r2
 800a58c:	f7fd ff71 	bl	8008472 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a590:	4b0a      	ldr	r3, [pc, #40]	; (800a5bc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	68ba      	ldr	r2, [r7, #8]
 800a596:	429a      	cmp	r2, r3
 800a598:	d202      	bcs.n	800a5a0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a59a:	4a08      	ldr	r2, [pc, #32]	; (800a5bc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	6013      	str	r3, [r2, #0]
}
 800a5a0:	bf00      	nop
 800a5a2:	3710      	adds	r7, #16
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}
 800a5a8:	20000ef0 	.word	0x20000ef0
 800a5ac:	20000a18 	.word	0x20000a18
 800a5b0:	20000ed8 	.word	0x20000ed8
 800a5b4:	20000ea8 	.word	0x20000ea8
 800a5b8:	20000ea4 	.word	0x20000ea4
 800a5bc:	20000f0c 	.word	0x20000f0c

0800a5c0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b08a      	sub	sp, #40	; 0x28
 800a5c4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a5ca:	f000 fb07 	bl	800abdc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a5ce:	4b1c      	ldr	r3, [pc, #112]	; (800a640 <xTimerCreateTimerTask+0x80>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d021      	beq.n	800a61a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a5de:	1d3a      	adds	r2, r7, #4
 800a5e0:	f107 0108 	add.w	r1, r7, #8
 800a5e4:	f107 030c 	add.w	r3, r7, #12
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	f7fd fed7 	bl	800839c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a5ee:	6879      	ldr	r1, [r7, #4]
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	68fa      	ldr	r2, [r7, #12]
 800a5f4:	9202      	str	r2, [sp, #8]
 800a5f6:	9301      	str	r3, [sp, #4]
 800a5f8:	2302      	movs	r3, #2
 800a5fa:	9300      	str	r3, [sp, #0]
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	460a      	mov	r2, r1
 800a600:	4910      	ldr	r1, [pc, #64]	; (800a644 <xTimerCreateTimerTask+0x84>)
 800a602:	4811      	ldr	r0, [pc, #68]	; (800a648 <xTimerCreateTimerTask+0x88>)
 800a604:	f7fe ffa6 	bl	8009554 <xTaskCreateStatic>
 800a608:	4603      	mov	r3, r0
 800a60a:	4a10      	ldr	r2, [pc, #64]	; (800a64c <xTimerCreateTimerTask+0x8c>)
 800a60c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a60e:	4b0f      	ldr	r3, [pc, #60]	; (800a64c <xTimerCreateTimerTask+0x8c>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d001      	beq.n	800a61a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a616:	2301      	movs	r3, #1
 800a618:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d10a      	bne.n	800a636 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a624:	f383 8811 	msr	BASEPRI, r3
 800a628:	f3bf 8f6f 	isb	sy
 800a62c:	f3bf 8f4f 	dsb	sy
 800a630:	613b      	str	r3, [r7, #16]
}
 800a632:	bf00      	nop
 800a634:	e7fe      	b.n	800a634 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a636:	697b      	ldr	r3, [r7, #20]
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3718      	adds	r7, #24
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}
 800a640:	20000f48 	.word	0x20000f48
 800a644:	0800b774 	.word	0x0800b774
 800a648:	0800a785 	.word	0x0800a785
 800a64c:	20000f4c 	.word	0x20000f4c

0800a650 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b08a      	sub	sp, #40	; 0x28
 800a654:	af00      	add	r7, sp, #0
 800a656:	60f8      	str	r0, [r7, #12]
 800a658:	60b9      	str	r1, [r7, #8]
 800a65a:	607a      	str	r2, [r7, #4]
 800a65c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a65e:	2300      	movs	r3, #0
 800a660:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d10a      	bne.n	800a67e <xTimerGenericCommand+0x2e>
	__asm volatile
 800a668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a66c:	f383 8811 	msr	BASEPRI, r3
 800a670:	f3bf 8f6f 	isb	sy
 800a674:	f3bf 8f4f 	dsb	sy
 800a678:	623b      	str	r3, [r7, #32]
}
 800a67a:	bf00      	nop
 800a67c:	e7fe      	b.n	800a67c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a67e:	4b1a      	ldr	r3, [pc, #104]	; (800a6e8 <xTimerGenericCommand+0x98>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d02a      	beq.n	800a6dc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	2b05      	cmp	r3, #5
 800a696:	dc18      	bgt.n	800a6ca <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a698:	f7ff fdb4 	bl	800a204 <xTaskGetSchedulerState>
 800a69c:	4603      	mov	r3, r0
 800a69e:	2b02      	cmp	r3, #2
 800a6a0:	d109      	bne.n	800a6b6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a6a2:	4b11      	ldr	r3, [pc, #68]	; (800a6e8 <xTimerGenericCommand+0x98>)
 800a6a4:	6818      	ldr	r0, [r3, #0]
 800a6a6:	f107 0110 	add.w	r1, r7, #16
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a6ae:	f7fe f8eb 	bl	8008888 <xQueueGenericSend>
 800a6b2:	6278      	str	r0, [r7, #36]	; 0x24
 800a6b4:	e012      	b.n	800a6dc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a6b6:	4b0c      	ldr	r3, [pc, #48]	; (800a6e8 <xTimerGenericCommand+0x98>)
 800a6b8:	6818      	ldr	r0, [r3, #0]
 800a6ba:	f107 0110 	add.w	r1, r7, #16
 800a6be:	2300      	movs	r3, #0
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f7fe f8e1 	bl	8008888 <xQueueGenericSend>
 800a6c6:	6278      	str	r0, [r7, #36]	; 0x24
 800a6c8:	e008      	b.n	800a6dc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a6ca:	4b07      	ldr	r3, [pc, #28]	; (800a6e8 <xTimerGenericCommand+0x98>)
 800a6cc:	6818      	ldr	r0, [r3, #0]
 800a6ce:	f107 0110 	add.w	r1, r7, #16
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	683a      	ldr	r2, [r7, #0]
 800a6d6:	f7fe f9d5 	bl	8008a84 <xQueueGenericSendFromISR>
 800a6da:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a6dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3728      	adds	r7, #40	; 0x28
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}
 800a6e6:	bf00      	nop
 800a6e8:	20000f48 	.word	0x20000f48

0800a6ec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b088      	sub	sp, #32
 800a6f0:	af02      	add	r7, sp, #8
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6f6:	4b22      	ldr	r3, [pc, #136]	; (800a780 <prvProcessExpiredTimer+0x94>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	68db      	ldr	r3, [r3, #12]
 800a6fc:	68db      	ldr	r3, [r3, #12]
 800a6fe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a700:	697b      	ldr	r3, [r7, #20]
 800a702:	3304      	adds	r3, #4
 800a704:	4618      	mov	r0, r3
 800a706:	f7fd feed 	bl	80084e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a710:	f003 0304 	and.w	r3, r3, #4
 800a714:	2b00      	cmp	r3, #0
 800a716:	d022      	beq.n	800a75e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	699a      	ldr	r2, [r3, #24]
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	18d1      	adds	r1, r2, r3
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	683a      	ldr	r2, [r7, #0]
 800a724:	6978      	ldr	r0, [r7, #20]
 800a726:	f000 f8d1 	bl	800a8cc <prvInsertTimerInActiveList>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d01f      	beq.n	800a770 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a730:	2300      	movs	r3, #0
 800a732:	9300      	str	r3, [sp, #0]
 800a734:	2300      	movs	r3, #0
 800a736:	687a      	ldr	r2, [r7, #4]
 800a738:	2100      	movs	r1, #0
 800a73a:	6978      	ldr	r0, [r7, #20]
 800a73c:	f7ff ff88 	bl	800a650 <xTimerGenericCommand>
 800a740:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d113      	bne.n	800a770 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a74c:	f383 8811 	msr	BASEPRI, r3
 800a750:	f3bf 8f6f 	isb	sy
 800a754:	f3bf 8f4f 	dsb	sy
 800a758:	60fb      	str	r3, [r7, #12]
}
 800a75a:	bf00      	nop
 800a75c:	e7fe      	b.n	800a75c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a75e:	697b      	ldr	r3, [r7, #20]
 800a760:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a764:	f023 0301 	bic.w	r3, r3, #1
 800a768:	b2da      	uxtb	r2, r3
 800a76a:	697b      	ldr	r3, [r7, #20]
 800a76c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	6a1b      	ldr	r3, [r3, #32]
 800a774:	6978      	ldr	r0, [r7, #20]
 800a776:	4798      	blx	r3
}
 800a778:	bf00      	nop
 800a77a:	3718      	adds	r7, #24
 800a77c:	46bd      	mov	sp, r7
 800a77e:	bd80      	pop	{r7, pc}
 800a780:	20000f40 	.word	0x20000f40

0800a784 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b084      	sub	sp, #16
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a78c:	f107 0308 	add.w	r3, r7, #8
 800a790:	4618      	mov	r0, r3
 800a792:	f000 f857 	bl	800a844 <prvGetNextExpireTime>
 800a796:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	4619      	mov	r1, r3
 800a79c:	68f8      	ldr	r0, [r7, #12]
 800a79e:	f000 f803 	bl	800a7a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a7a2:	f000 f8d5 	bl	800a950 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a7a6:	e7f1      	b.n	800a78c <prvTimerTask+0x8>

0800a7a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b084      	sub	sp, #16
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
 800a7b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a7b2:	f7ff f92b 	bl	8009a0c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a7b6:	f107 0308 	add.w	r3, r7, #8
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f000 f866 	bl	800a88c <prvSampleTimeNow>
 800a7c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d130      	bne.n	800a82a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d10a      	bne.n	800a7e4 <prvProcessTimerOrBlockTask+0x3c>
 800a7ce:	687a      	ldr	r2, [r7, #4]
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	429a      	cmp	r2, r3
 800a7d4:	d806      	bhi.n	800a7e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a7d6:	f7ff f927 	bl	8009a28 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a7da:	68f9      	ldr	r1, [r7, #12]
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f7ff ff85 	bl	800a6ec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a7e2:	e024      	b.n	800a82e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d008      	beq.n	800a7fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a7ea:	4b13      	ldr	r3, [pc, #76]	; (800a838 <prvProcessTimerOrBlockTask+0x90>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d101      	bne.n	800a7f8 <prvProcessTimerOrBlockTask+0x50>
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	e000      	b.n	800a7fa <prvProcessTimerOrBlockTask+0x52>
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a7fc:	4b0f      	ldr	r3, [pc, #60]	; (800a83c <prvProcessTimerOrBlockTask+0x94>)
 800a7fe:	6818      	ldr	r0, [r3, #0]
 800a800:	687a      	ldr	r2, [r7, #4]
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	1ad3      	subs	r3, r2, r3
 800a806:	683a      	ldr	r2, [r7, #0]
 800a808:	4619      	mov	r1, r3
 800a80a:	f7fe fe6f 	bl	80094ec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a80e:	f7ff f90b 	bl	8009a28 <xTaskResumeAll>
 800a812:	4603      	mov	r3, r0
 800a814:	2b00      	cmp	r3, #0
 800a816:	d10a      	bne.n	800a82e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a818:	4b09      	ldr	r3, [pc, #36]	; (800a840 <prvProcessTimerOrBlockTask+0x98>)
 800a81a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a81e:	601a      	str	r2, [r3, #0]
 800a820:	f3bf 8f4f 	dsb	sy
 800a824:	f3bf 8f6f 	isb	sy
}
 800a828:	e001      	b.n	800a82e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a82a:	f7ff f8fd 	bl	8009a28 <xTaskResumeAll>
}
 800a82e:	bf00      	nop
 800a830:	3710      	adds	r7, #16
 800a832:	46bd      	mov	sp, r7
 800a834:	bd80      	pop	{r7, pc}
 800a836:	bf00      	nop
 800a838:	20000f44 	.word	0x20000f44
 800a83c:	20000f48 	.word	0x20000f48
 800a840:	e000ed04 	.word	0xe000ed04

0800a844 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a844:	b480      	push	{r7}
 800a846:	b085      	sub	sp, #20
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a84c:	4b0e      	ldr	r3, [pc, #56]	; (800a888 <prvGetNextExpireTime+0x44>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d101      	bne.n	800a85a <prvGetNextExpireTime+0x16>
 800a856:	2201      	movs	r2, #1
 800a858:	e000      	b.n	800a85c <prvGetNextExpireTime+0x18>
 800a85a:	2200      	movs	r2, #0
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d105      	bne.n	800a874 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a868:	4b07      	ldr	r3, [pc, #28]	; (800a888 <prvGetNextExpireTime+0x44>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	68db      	ldr	r3, [r3, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	60fb      	str	r3, [r7, #12]
 800a872:	e001      	b.n	800a878 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a874:	2300      	movs	r3, #0
 800a876:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a878:	68fb      	ldr	r3, [r7, #12]
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3714      	adds	r7, #20
 800a87e:	46bd      	mov	sp, r7
 800a880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a884:	4770      	bx	lr
 800a886:	bf00      	nop
 800a888:	20000f40 	.word	0x20000f40

0800a88c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b084      	sub	sp, #16
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a894:	f7ff f966 	bl	8009b64 <xTaskGetTickCount>
 800a898:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a89a:	4b0b      	ldr	r3, [pc, #44]	; (800a8c8 <prvSampleTimeNow+0x3c>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	68fa      	ldr	r2, [r7, #12]
 800a8a0:	429a      	cmp	r2, r3
 800a8a2:	d205      	bcs.n	800a8b0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a8a4:	f000 f936 	bl	800ab14 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2201      	movs	r2, #1
 800a8ac:	601a      	str	r2, [r3, #0]
 800a8ae:	e002      	b.n	800a8b6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a8b6:	4a04      	ldr	r2, [pc, #16]	; (800a8c8 <prvSampleTimeNow+0x3c>)
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3710      	adds	r7, #16
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop
 800a8c8:	20000f50 	.word	0x20000f50

0800a8cc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b086      	sub	sp, #24
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	60f8      	str	r0, [r7, #12]
 800a8d4:	60b9      	str	r1, [r7, #8]
 800a8d6:	607a      	str	r2, [r7, #4]
 800a8d8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a8da:	2300      	movs	r3, #0
 800a8dc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	68ba      	ldr	r2, [r7, #8]
 800a8e2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	68fa      	ldr	r2, [r7, #12]
 800a8e8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a8ea:	68ba      	ldr	r2, [r7, #8]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	429a      	cmp	r2, r3
 800a8f0:	d812      	bhi.n	800a918 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8f2:	687a      	ldr	r2, [r7, #4]
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	1ad2      	subs	r2, r2, r3
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	699b      	ldr	r3, [r3, #24]
 800a8fc:	429a      	cmp	r2, r3
 800a8fe:	d302      	bcc.n	800a906 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a900:	2301      	movs	r3, #1
 800a902:	617b      	str	r3, [r7, #20]
 800a904:	e01b      	b.n	800a93e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a906:	4b10      	ldr	r3, [pc, #64]	; (800a948 <prvInsertTimerInActiveList+0x7c>)
 800a908:	681a      	ldr	r2, [r3, #0]
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	3304      	adds	r3, #4
 800a90e:	4619      	mov	r1, r3
 800a910:	4610      	mov	r0, r2
 800a912:	f7fd fdae 	bl	8008472 <vListInsert>
 800a916:	e012      	b.n	800a93e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a918:	687a      	ldr	r2, [r7, #4]
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	429a      	cmp	r2, r3
 800a91e:	d206      	bcs.n	800a92e <prvInsertTimerInActiveList+0x62>
 800a920:	68ba      	ldr	r2, [r7, #8]
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	429a      	cmp	r2, r3
 800a926:	d302      	bcc.n	800a92e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a928:	2301      	movs	r3, #1
 800a92a:	617b      	str	r3, [r7, #20]
 800a92c:	e007      	b.n	800a93e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a92e:	4b07      	ldr	r3, [pc, #28]	; (800a94c <prvInsertTimerInActiveList+0x80>)
 800a930:	681a      	ldr	r2, [r3, #0]
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	3304      	adds	r3, #4
 800a936:	4619      	mov	r1, r3
 800a938:	4610      	mov	r0, r2
 800a93a:	f7fd fd9a 	bl	8008472 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a93e:	697b      	ldr	r3, [r7, #20]
}
 800a940:	4618      	mov	r0, r3
 800a942:	3718      	adds	r7, #24
 800a944:	46bd      	mov	sp, r7
 800a946:	bd80      	pop	{r7, pc}
 800a948:	20000f44 	.word	0x20000f44
 800a94c:	20000f40 	.word	0x20000f40

0800a950 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b08e      	sub	sp, #56	; 0x38
 800a954:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a956:	e0ca      	b.n	800aaee <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	da18      	bge.n	800a990 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a95e:	1d3b      	adds	r3, r7, #4
 800a960:	3304      	adds	r3, #4
 800a962:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a966:	2b00      	cmp	r3, #0
 800a968:	d10a      	bne.n	800a980 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a96a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a96e:	f383 8811 	msr	BASEPRI, r3
 800a972:	f3bf 8f6f 	isb	sy
 800a976:	f3bf 8f4f 	dsb	sy
 800a97a:	61fb      	str	r3, [r7, #28]
}
 800a97c:	bf00      	nop
 800a97e:	e7fe      	b.n	800a97e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a986:	6850      	ldr	r0, [r2, #4]
 800a988:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a98a:	6892      	ldr	r2, [r2, #8]
 800a98c:	4611      	mov	r1, r2
 800a98e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2b00      	cmp	r3, #0
 800a994:	f2c0 80ab 	blt.w	800aaee <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a99c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a99e:	695b      	ldr	r3, [r3, #20]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d004      	beq.n	800a9ae <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a9a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9a6:	3304      	adds	r3, #4
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	f7fd fd9b 	bl	80084e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a9ae:	463b      	mov	r3, r7
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	f7ff ff6b 	bl	800a88c <prvSampleTimeNow>
 800a9b6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2b09      	cmp	r3, #9
 800a9bc:	f200 8096 	bhi.w	800aaec <prvProcessReceivedCommands+0x19c>
 800a9c0:	a201      	add	r2, pc, #4	; (adr r2, 800a9c8 <prvProcessReceivedCommands+0x78>)
 800a9c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9c6:	bf00      	nop
 800a9c8:	0800a9f1 	.word	0x0800a9f1
 800a9cc:	0800a9f1 	.word	0x0800a9f1
 800a9d0:	0800a9f1 	.word	0x0800a9f1
 800a9d4:	0800aa65 	.word	0x0800aa65
 800a9d8:	0800aa79 	.word	0x0800aa79
 800a9dc:	0800aac3 	.word	0x0800aac3
 800a9e0:	0800a9f1 	.word	0x0800a9f1
 800a9e4:	0800a9f1 	.word	0x0800a9f1
 800a9e8:	0800aa65 	.word	0x0800aa65
 800a9ec:	0800aa79 	.word	0x0800aa79
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a9f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a9f6:	f043 0301 	orr.w	r3, r3, #1
 800a9fa:	b2da      	uxtb	r2, r3
 800a9fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800aa02:	68ba      	ldr	r2, [r7, #8]
 800aa04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa06:	699b      	ldr	r3, [r3, #24]
 800aa08:	18d1      	adds	r1, r2, r3
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa10:	f7ff ff5c 	bl	800a8cc <prvInsertTimerInActiveList>
 800aa14:	4603      	mov	r3, r0
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d069      	beq.n	800aaee <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa1c:	6a1b      	ldr	r3, [r3, #32]
 800aa1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa20:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa28:	f003 0304 	and.w	r3, r3, #4
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d05e      	beq.n	800aaee <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800aa30:	68ba      	ldr	r2, [r7, #8]
 800aa32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa34:	699b      	ldr	r3, [r3, #24]
 800aa36:	441a      	add	r2, r3
 800aa38:	2300      	movs	r3, #0
 800aa3a:	9300      	str	r3, [sp, #0]
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	2100      	movs	r1, #0
 800aa40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa42:	f7ff fe05 	bl	800a650 <xTimerGenericCommand>
 800aa46:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800aa48:	6a3b      	ldr	r3, [r7, #32]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d14f      	bne.n	800aaee <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800aa4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa52:	f383 8811 	msr	BASEPRI, r3
 800aa56:	f3bf 8f6f 	isb	sy
 800aa5a:	f3bf 8f4f 	dsb	sy
 800aa5e:	61bb      	str	r3, [r7, #24]
}
 800aa60:	bf00      	nop
 800aa62:	e7fe      	b.n	800aa62 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa6a:	f023 0301 	bic.w	r3, r3, #1
 800aa6e:	b2da      	uxtb	r2, r3
 800aa70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800aa76:	e03a      	b.n	800aaee <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800aa78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa7e:	f043 0301 	orr.w	r3, r3, #1
 800aa82:	b2da      	uxtb	r2, r3
 800aa84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800aa8a:	68ba      	ldr	r2, [r7, #8]
 800aa8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa8e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800aa90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa92:	699b      	ldr	r3, [r3, #24]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d10a      	bne.n	800aaae <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800aa98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa9c:	f383 8811 	msr	BASEPRI, r3
 800aaa0:	f3bf 8f6f 	isb	sy
 800aaa4:	f3bf 8f4f 	dsb	sy
 800aaa8:	617b      	str	r3, [r7, #20]
}
 800aaaa:	bf00      	nop
 800aaac:	e7fe      	b.n	800aaac <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800aaae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aab0:	699a      	ldr	r2, [r3, #24]
 800aab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aab4:	18d1      	adds	r1, r2, r3
 800aab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aab8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aabc:	f7ff ff06 	bl	800a8cc <prvInsertTimerInActiveList>
					break;
 800aac0:	e015      	b.n	800aaee <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800aac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aac4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aac8:	f003 0302 	and.w	r3, r3, #2
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d103      	bne.n	800aad8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800aad0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aad2:	f000 fbdd 	bl	800b290 <vPortFree>
 800aad6:	e00a      	b.n	800aaee <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aada:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aade:	f023 0301 	bic.w	r3, r3, #1
 800aae2:	b2da      	uxtb	r2, r3
 800aae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aae6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800aaea:	e000      	b.n	800aaee <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800aaec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800aaee:	4b08      	ldr	r3, [pc, #32]	; (800ab10 <prvProcessReceivedCommands+0x1c0>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	1d39      	adds	r1, r7, #4
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f7fe f8ec 	bl	8008cd4 <xQueueReceive>
 800aafc:	4603      	mov	r3, r0
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	f47f af2a 	bne.w	800a958 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ab04:	bf00      	nop
 800ab06:	bf00      	nop
 800ab08:	3730      	adds	r7, #48	; 0x30
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bd80      	pop	{r7, pc}
 800ab0e:	bf00      	nop
 800ab10:	20000f48 	.word	0x20000f48

0800ab14 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b088      	sub	sp, #32
 800ab18:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ab1a:	e048      	b.n	800abae <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ab1c:	4b2d      	ldr	r3, [pc, #180]	; (800abd4 <prvSwitchTimerLists+0xc0>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	68db      	ldr	r3, [r3, #12]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab26:	4b2b      	ldr	r3, [pc, #172]	; (800abd4 <prvSwitchTimerLists+0xc0>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	68db      	ldr	r3, [r3, #12]
 800ab2c:	68db      	ldr	r3, [r3, #12]
 800ab2e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	3304      	adds	r3, #4
 800ab34:	4618      	mov	r0, r3
 800ab36:	f7fd fcd5 	bl	80084e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	6a1b      	ldr	r3, [r3, #32]
 800ab3e:	68f8      	ldr	r0, [r7, #12]
 800ab40:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ab48:	f003 0304 	and.w	r3, r3, #4
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d02e      	beq.n	800abae <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	699b      	ldr	r3, [r3, #24]
 800ab54:	693a      	ldr	r2, [r7, #16]
 800ab56:	4413      	add	r3, r2
 800ab58:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ab5a:	68ba      	ldr	r2, [r7, #8]
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	429a      	cmp	r2, r3
 800ab60:	d90e      	bls.n	800ab80 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	68ba      	ldr	r2, [r7, #8]
 800ab66:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	68fa      	ldr	r2, [r7, #12]
 800ab6c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ab6e:	4b19      	ldr	r3, [pc, #100]	; (800abd4 <prvSwitchTimerLists+0xc0>)
 800ab70:	681a      	ldr	r2, [r3, #0]
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	3304      	adds	r3, #4
 800ab76:	4619      	mov	r1, r3
 800ab78:	4610      	mov	r0, r2
 800ab7a:	f7fd fc7a 	bl	8008472 <vListInsert>
 800ab7e:	e016      	b.n	800abae <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ab80:	2300      	movs	r3, #0
 800ab82:	9300      	str	r3, [sp, #0]
 800ab84:	2300      	movs	r3, #0
 800ab86:	693a      	ldr	r2, [r7, #16]
 800ab88:	2100      	movs	r1, #0
 800ab8a:	68f8      	ldr	r0, [r7, #12]
 800ab8c:	f7ff fd60 	bl	800a650 <xTimerGenericCommand>
 800ab90:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d10a      	bne.n	800abae <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ab98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab9c:	f383 8811 	msr	BASEPRI, r3
 800aba0:	f3bf 8f6f 	isb	sy
 800aba4:	f3bf 8f4f 	dsb	sy
 800aba8:	603b      	str	r3, [r7, #0]
}
 800abaa:	bf00      	nop
 800abac:	e7fe      	b.n	800abac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800abae:	4b09      	ldr	r3, [pc, #36]	; (800abd4 <prvSwitchTimerLists+0xc0>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d1b1      	bne.n	800ab1c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800abb8:	4b06      	ldr	r3, [pc, #24]	; (800abd4 <prvSwitchTimerLists+0xc0>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800abbe:	4b06      	ldr	r3, [pc, #24]	; (800abd8 <prvSwitchTimerLists+0xc4>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	4a04      	ldr	r2, [pc, #16]	; (800abd4 <prvSwitchTimerLists+0xc0>)
 800abc4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800abc6:	4a04      	ldr	r2, [pc, #16]	; (800abd8 <prvSwitchTimerLists+0xc4>)
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	6013      	str	r3, [r2, #0]
}
 800abcc:	bf00      	nop
 800abce:	3718      	adds	r7, #24
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}
 800abd4:	20000f40 	.word	0x20000f40
 800abd8:	20000f44 	.word	0x20000f44

0800abdc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b082      	sub	sp, #8
 800abe0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800abe2:	f000 f967 	bl	800aeb4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800abe6:	4b15      	ldr	r3, [pc, #84]	; (800ac3c <prvCheckForValidListAndQueue+0x60>)
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d120      	bne.n	800ac30 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800abee:	4814      	ldr	r0, [pc, #80]	; (800ac40 <prvCheckForValidListAndQueue+0x64>)
 800abf0:	f7fd fbee 	bl	80083d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800abf4:	4813      	ldr	r0, [pc, #76]	; (800ac44 <prvCheckForValidListAndQueue+0x68>)
 800abf6:	f7fd fbeb 	bl	80083d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800abfa:	4b13      	ldr	r3, [pc, #76]	; (800ac48 <prvCheckForValidListAndQueue+0x6c>)
 800abfc:	4a10      	ldr	r2, [pc, #64]	; (800ac40 <prvCheckForValidListAndQueue+0x64>)
 800abfe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ac00:	4b12      	ldr	r3, [pc, #72]	; (800ac4c <prvCheckForValidListAndQueue+0x70>)
 800ac02:	4a10      	ldr	r2, [pc, #64]	; (800ac44 <prvCheckForValidListAndQueue+0x68>)
 800ac04:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ac06:	2300      	movs	r3, #0
 800ac08:	9300      	str	r3, [sp, #0]
 800ac0a:	4b11      	ldr	r3, [pc, #68]	; (800ac50 <prvCheckForValidListAndQueue+0x74>)
 800ac0c:	4a11      	ldr	r2, [pc, #68]	; (800ac54 <prvCheckForValidListAndQueue+0x78>)
 800ac0e:	2110      	movs	r1, #16
 800ac10:	200a      	movs	r0, #10
 800ac12:	f7fd fcf9 	bl	8008608 <xQueueGenericCreateStatic>
 800ac16:	4603      	mov	r3, r0
 800ac18:	4a08      	ldr	r2, [pc, #32]	; (800ac3c <prvCheckForValidListAndQueue+0x60>)
 800ac1a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ac1c:	4b07      	ldr	r3, [pc, #28]	; (800ac3c <prvCheckForValidListAndQueue+0x60>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d005      	beq.n	800ac30 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ac24:	4b05      	ldr	r3, [pc, #20]	; (800ac3c <prvCheckForValidListAndQueue+0x60>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	490b      	ldr	r1, [pc, #44]	; (800ac58 <prvCheckForValidListAndQueue+0x7c>)
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	f7fe fc0a 	bl	8009444 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ac30:	f000 f970 	bl	800af14 <vPortExitCritical>
}
 800ac34:	bf00      	nop
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
 800ac3a:	bf00      	nop
 800ac3c:	20000f48 	.word	0x20000f48
 800ac40:	20000f18 	.word	0x20000f18
 800ac44:	20000f2c 	.word	0x20000f2c
 800ac48:	20000f40 	.word	0x20000f40
 800ac4c:	20000f44 	.word	0x20000f44
 800ac50:	20000ff4 	.word	0x20000ff4
 800ac54:	20000f54 	.word	0x20000f54
 800ac58:	0800b77c 	.word	0x0800b77c

0800ac5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b085      	sub	sp, #20
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	60f8      	str	r0, [r7, #12]
 800ac64:	60b9      	str	r1, [r7, #8]
 800ac66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	3b04      	subs	r3, #4
 800ac6c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ac74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	3b04      	subs	r3, #4
 800ac7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	f023 0201 	bic.w	r2, r3, #1
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	3b04      	subs	r3, #4
 800ac8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ac8c:	4a0c      	ldr	r2, [pc, #48]	; (800acc0 <pxPortInitialiseStack+0x64>)
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	3b14      	subs	r3, #20
 800ac96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	3b04      	subs	r3, #4
 800aca2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f06f 0202 	mvn.w	r2, #2
 800acaa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	3b20      	subs	r3, #32
 800acb0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800acb2:	68fb      	ldr	r3, [r7, #12]
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3714      	adds	r7, #20
 800acb8:	46bd      	mov	sp, r7
 800acba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbe:	4770      	bx	lr
 800acc0:	0800acc5 	.word	0x0800acc5

0800acc4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800acc4:	b480      	push	{r7}
 800acc6:	b085      	sub	sp, #20
 800acc8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800acca:	2300      	movs	r3, #0
 800accc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800acce:	4b12      	ldr	r3, [pc, #72]	; (800ad18 <prvTaskExitError+0x54>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acd6:	d00a      	beq.n	800acee <prvTaskExitError+0x2a>
	__asm volatile
 800acd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acdc:	f383 8811 	msr	BASEPRI, r3
 800ace0:	f3bf 8f6f 	isb	sy
 800ace4:	f3bf 8f4f 	dsb	sy
 800ace8:	60fb      	str	r3, [r7, #12]
}
 800acea:	bf00      	nop
 800acec:	e7fe      	b.n	800acec <prvTaskExitError+0x28>
	__asm volatile
 800acee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acf2:	f383 8811 	msr	BASEPRI, r3
 800acf6:	f3bf 8f6f 	isb	sy
 800acfa:	f3bf 8f4f 	dsb	sy
 800acfe:	60bb      	str	r3, [r7, #8]
}
 800ad00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ad02:	bf00      	nop
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d0fc      	beq.n	800ad04 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ad0a:	bf00      	nop
 800ad0c:	bf00      	nop
 800ad0e:	3714      	adds	r7, #20
 800ad10:	46bd      	mov	sp, r7
 800ad12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad16:	4770      	bx	lr
 800ad18:	2000000c 	.word	0x2000000c
 800ad1c:	00000000 	.word	0x00000000

0800ad20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ad20:	4b07      	ldr	r3, [pc, #28]	; (800ad40 <pxCurrentTCBConst2>)
 800ad22:	6819      	ldr	r1, [r3, #0]
 800ad24:	6808      	ldr	r0, [r1, #0]
 800ad26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad2a:	f380 8809 	msr	PSP, r0
 800ad2e:	f3bf 8f6f 	isb	sy
 800ad32:	f04f 0000 	mov.w	r0, #0
 800ad36:	f380 8811 	msr	BASEPRI, r0
 800ad3a:	4770      	bx	lr
 800ad3c:	f3af 8000 	nop.w

0800ad40 <pxCurrentTCBConst2>:
 800ad40:	20000a18 	.word	0x20000a18
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ad44:	bf00      	nop
 800ad46:	bf00      	nop

0800ad48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ad48:	4808      	ldr	r0, [pc, #32]	; (800ad6c <prvPortStartFirstTask+0x24>)
 800ad4a:	6800      	ldr	r0, [r0, #0]
 800ad4c:	6800      	ldr	r0, [r0, #0]
 800ad4e:	f380 8808 	msr	MSP, r0
 800ad52:	f04f 0000 	mov.w	r0, #0
 800ad56:	f380 8814 	msr	CONTROL, r0
 800ad5a:	b662      	cpsie	i
 800ad5c:	b661      	cpsie	f
 800ad5e:	f3bf 8f4f 	dsb	sy
 800ad62:	f3bf 8f6f 	isb	sy
 800ad66:	df00      	svc	0
 800ad68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ad6a:	bf00      	nop
 800ad6c:	e000ed08 	.word	0xe000ed08

0800ad70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b086      	sub	sp, #24
 800ad74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ad76:	4b46      	ldr	r3, [pc, #280]	; (800ae90 <xPortStartScheduler+0x120>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	4a46      	ldr	r2, [pc, #280]	; (800ae94 <xPortStartScheduler+0x124>)
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	d10a      	bne.n	800ad96 <xPortStartScheduler+0x26>
	__asm volatile
 800ad80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad84:	f383 8811 	msr	BASEPRI, r3
 800ad88:	f3bf 8f6f 	isb	sy
 800ad8c:	f3bf 8f4f 	dsb	sy
 800ad90:	613b      	str	r3, [r7, #16]
}
 800ad92:	bf00      	nop
 800ad94:	e7fe      	b.n	800ad94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ad96:	4b3e      	ldr	r3, [pc, #248]	; (800ae90 <xPortStartScheduler+0x120>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	4a3f      	ldr	r2, [pc, #252]	; (800ae98 <xPortStartScheduler+0x128>)
 800ad9c:	4293      	cmp	r3, r2
 800ad9e:	d10a      	bne.n	800adb6 <xPortStartScheduler+0x46>
	__asm volatile
 800ada0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ada4:	f383 8811 	msr	BASEPRI, r3
 800ada8:	f3bf 8f6f 	isb	sy
 800adac:	f3bf 8f4f 	dsb	sy
 800adb0:	60fb      	str	r3, [r7, #12]
}
 800adb2:	bf00      	nop
 800adb4:	e7fe      	b.n	800adb4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800adb6:	4b39      	ldr	r3, [pc, #228]	; (800ae9c <xPortStartScheduler+0x12c>)
 800adb8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800adba:	697b      	ldr	r3, [r7, #20]
 800adbc:	781b      	ldrb	r3, [r3, #0]
 800adbe:	b2db      	uxtb	r3, r3
 800adc0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	22ff      	movs	r2, #255	; 0xff
 800adc6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	781b      	ldrb	r3, [r3, #0]
 800adcc:	b2db      	uxtb	r3, r3
 800adce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800add0:	78fb      	ldrb	r3, [r7, #3]
 800add2:	b2db      	uxtb	r3, r3
 800add4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800add8:	b2da      	uxtb	r2, r3
 800adda:	4b31      	ldr	r3, [pc, #196]	; (800aea0 <xPortStartScheduler+0x130>)
 800addc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800adde:	4b31      	ldr	r3, [pc, #196]	; (800aea4 <xPortStartScheduler+0x134>)
 800ade0:	2207      	movs	r2, #7
 800ade2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ade4:	e009      	b.n	800adfa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ade6:	4b2f      	ldr	r3, [pc, #188]	; (800aea4 <xPortStartScheduler+0x134>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	3b01      	subs	r3, #1
 800adec:	4a2d      	ldr	r2, [pc, #180]	; (800aea4 <xPortStartScheduler+0x134>)
 800adee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800adf0:	78fb      	ldrb	r3, [r7, #3]
 800adf2:	b2db      	uxtb	r3, r3
 800adf4:	005b      	lsls	r3, r3, #1
 800adf6:	b2db      	uxtb	r3, r3
 800adf8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800adfa:	78fb      	ldrb	r3, [r7, #3]
 800adfc:	b2db      	uxtb	r3, r3
 800adfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae02:	2b80      	cmp	r3, #128	; 0x80
 800ae04:	d0ef      	beq.n	800ade6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ae06:	4b27      	ldr	r3, [pc, #156]	; (800aea4 <xPortStartScheduler+0x134>)
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f1c3 0307 	rsb	r3, r3, #7
 800ae0e:	2b04      	cmp	r3, #4
 800ae10:	d00a      	beq.n	800ae28 <xPortStartScheduler+0xb8>
	__asm volatile
 800ae12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae16:	f383 8811 	msr	BASEPRI, r3
 800ae1a:	f3bf 8f6f 	isb	sy
 800ae1e:	f3bf 8f4f 	dsb	sy
 800ae22:	60bb      	str	r3, [r7, #8]
}
 800ae24:	bf00      	nop
 800ae26:	e7fe      	b.n	800ae26 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ae28:	4b1e      	ldr	r3, [pc, #120]	; (800aea4 <xPortStartScheduler+0x134>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	021b      	lsls	r3, r3, #8
 800ae2e:	4a1d      	ldr	r2, [pc, #116]	; (800aea4 <xPortStartScheduler+0x134>)
 800ae30:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ae32:	4b1c      	ldr	r3, [pc, #112]	; (800aea4 <xPortStartScheduler+0x134>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ae3a:	4a1a      	ldr	r2, [pc, #104]	; (800aea4 <xPortStartScheduler+0x134>)
 800ae3c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	b2da      	uxtb	r2, r3
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ae46:	4b18      	ldr	r3, [pc, #96]	; (800aea8 <xPortStartScheduler+0x138>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	4a17      	ldr	r2, [pc, #92]	; (800aea8 <xPortStartScheduler+0x138>)
 800ae4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ae50:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ae52:	4b15      	ldr	r3, [pc, #84]	; (800aea8 <xPortStartScheduler+0x138>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	4a14      	ldr	r2, [pc, #80]	; (800aea8 <xPortStartScheduler+0x138>)
 800ae58:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ae5c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ae5e:	f000 f8dd 	bl	800b01c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ae62:	4b12      	ldr	r3, [pc, #72]	; (800aeac <xPortStartScheduler+0x13c>)
 800ae64:	2200      	movs	r2, #0
 800ae66:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ae68:	f000 f8fc 	bl	800b064 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ae6c:	4b10      	ldr	r3, [pc, #64]	; (800aeb0 <xPortStartScheduler+0x140>)
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	4a0f      	ldr	r2, [pc, #60]	; (800aeb0 <xPortStartScheduler+0x140>)
 800ae72:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ae76:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ae78:	f7ff ff66 	bl	800ad48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ae7c:	f7fe ff3c 	bl	8009cf8 <vTaskSwitchContext>
	prvTaskExitError();
 800ae80:	f7ff ff20 	bl	800acc4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ae84:	2300      	movs	r3, #0
}
 800ae86:	4618      	mov	r0, r3
 800ae88:	3718      	adds	r7, #24
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	bd80      	pop	{r7, pc}
 800ae8e:	bf00      	nop
 800ae90:	e000ed00 	.word	0xe000ed00
 800ae94:	410fc271 	.word	0x410fc271
 800ae98:	410fc270 	.word	0x410fc270
 800ae9c:	e000e400 	.word	0xe000e400
 800aea0:	20001044 	.word	0x20001044
 800aea4:	20001048 	.word	0x20001048
 800aea8:	e000ed20 	.word	0xe000ed20
 800aeac:	2000000c 	.word	0x2000000c
 800aeb0:	e000ef34 	.word	0xe000ef34

0800aeb4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b083      	sub	sp, #12
 800aeb8:	af00      	add	r7, sp, #0
	__asm volatile
 800aeba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aebe:	f383 8811 	msr	BASEPRI, r3
 800aec2:	f3bf 8f6f 	isb	sy
 800aec6:	f3bf 8f4f 	dsb	sy
 800aeca:	607b      	str	r3, [r7, #4]
}
 800aecc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aece:	4b0f      	ldr	r3, [pc, #60]	; (800af0c <vPortEnterCritical+0x58>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	3301      	adds	r3, #1
 800aed4:	4a0d      	ldr	r2, [pc, #52]	; (800af0c <vPortEnterCritical+0x58>)
 800aed6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800aed8:	4b0c      	ldr	r3, [pc, #48]	; (800af0c <vPortEnterCritical+0x58>)
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	2b01      	cmp	r3, #1
 800aede:	d10f      	bne.n	800af00 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800aee0:	4b0b      	ldr	r3, [pc, #44]	; (800af10 <vPortEnterCritical+0x5c>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	b2db      	uxtb	r3, r3
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d00a      	beq.n	800af00 <vPortEnterCritical+0x4c>
	__asm volatile
 800aeea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeee:	f383 8811 	msr	BASEPRI, r3
 800aef2:	f3bf 8f6f 	isb	sy
 800aef6:	f3bf 8f4f 	dsb	sy
 800aefa:	603b      	str	r3, [r7, #0]
}
 800aefc:	bf00      	nop
 800aefe:	e7fe      	b.n	800aefe <vPortEnterCritical+0x4a>
	}
}
 800af00:	bf00      	nop
 800af02:	370c      	adds	r7, #12
 800af04:	46bd      	mov	sp, r7
 800af06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0a:	4770      	bx	lr
 800af0c:	2000000c 	.word	0x2000000c
 800af10:	e000ed04 	.word	0xe000ed04

0800af14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800af14:	b480      	push	{r7}
 800af16:	b083      	sub	sp, #12
 800af18:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800af1a:	4b12      	ldr	r3, [pc, #72]	; (800af64 <vPortExitCritical+0x50>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d10a      	bne.n	800af38 <vPortExitCritical+0x24>
	__asm volatile
 800af22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af26:	f383 8811 	msr	BASEPRI, r3
 800af2a:	f3bf 8f6f 	isb	sy
 800af2e:	f3bf 8f4f 	dsb	sy
 800af32:	607b      	str	r3, [r7, #4]
}
 800af34:	bf00      	nop
 800af36:	e7fe      	b.n	800af36 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800af38:	4b0a      	ldr	r3, [pc, #40]	; (800af64 <vPortExitCritical+0x50>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	3b01      	subs	r3, #1
 800af3e:	4a09      	ldr	r2, [pc, #36]	; (800af64 <vPortExitCritical+0x50>)
 800af40:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800af42:	4b08      	ldr	r3, [pc, #32]	; (800af64 <vPortExitCritical+0x50>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d105      	bne.n	800af56 <vPortExitCritical+0x42>
 800af4a:	2300      	movs	r3, #0
 800af4c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	f383 8811 	msr	BASEPRI, r3
}
 800af54:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800af56:	bf00      	nop
 800af58:	370c      	adds	r7, #12
 800af5a:	46bd      	mov	sp, r7
 800af5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af60:	4770      	bx	lr
 800af62:	bf00      	nop
 800af64:	2000000c 	.word	0x2000000c
	...

0800af70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800af70:	f3ef 8009 	mrs	r0, PSP
 800af74:	f3bf 8f6f 	isb	sy
 800af78:	4b15      	ldr	r3, [pc, #84]	; (800afd0 <pxCurrentTCBConst>)
 800af7a:	681a      	ldr	r2, [r3, #0]
 800af7c:	f01e 0f10 	tst.w	lr, #16
 800af80:	bf08      	it	eq
 800af82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800af86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af8a:	6010      	str	r0, [r2, #0]
 800af8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800af90:	f04f 0050 	mov.w	r0, #80	; 0x50
 800af94:	f380 8811 	msr	BASEPRI, r0
 800af98:	f3bf 8f4f 	dsb	sy
 800af9c:	f3bf 8f6f 	isb	sy
 800afa0:	f7fe feaa 	bl	8009cf8 <vTaskSwitchContext>
 800afa4:	f04f 0000 	mov.w	r0, #0
 800afa8:	f380 8811 	msr	BASEPRI, r0
 800afac:	bc09      	pop	{r0, r3}
 800afae:	6819      	ldr	r1, [r3, #0]
 800afb0:	6808      	ldr	r0, [r1, #0]
 800afb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afb6:	f01e 0f10 	tst.w	lr, #16
 800afba:	bf08      	it	eq
 800afbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800afc0:	f380 8809 	msr	PSP, r0
 800afc4:	f3bf 8f6f 	isb	sy
 800afc8:	4770      	bx	lr
 800afca:	bf00      	nop
 800afcc:	f3af 8000 	nop.w

0800afd0 <pxCurrentTCBConst>:
 800afd0:	20000a18 	.word	0x20000a18
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800afd4:	bf00      	nop
 800afd6:	bf00      	nop

0800afd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b082      	sub	sp, #8
 800afdc:	af00      	add	r7, sp, #0
	__asm volatile
 800afde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afe2:	f383 8811 	msr	BASEPRI, r3
 800afe6:	f3bf 8f6f 	isb	sy
 800afea:	f3bf 8f4f 	dsb	sy
 800afee:	607b      	str	r3, [r7, #4]
}
 800aff0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800aff2:	f7fe fdc7 	bl	8009b84 <xTaskIncrementTick>
 800aff6:	4603      	mov	r3, r0
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d003      	beq.n	800b004 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800affc:	4b06      	ldr	r3, [pc, #24]	; (800b018 <xPortSysTickHandler+0x40>)
 800affe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b002:	601a      	str	r2, [r3, #0]
 800b004:	2300      	movs	r3, #0
 800b006:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	f383 8811 	msr	BASEPRI, r3
}
 800b00e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b010:	bf00      	nop
 800b012:	3708      	adds	r7, #8
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}
 800b018:	e000ed04 	.word	0xe000ed04

0800b01c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b01c:	b480      	push	{r7}
 800b01e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b020:	4b0b      	ldr	r3, [pc, #44]	; (800b050 <vPortSetupTimerInterrupt+0x34>)
 800b022:	2200      	movs	r2, #0
 800b024:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b026:	4b0b      	ldr	r3, [pc, #44]	; (800b054 <vPortSetupTimerInterrupt+0x38>)
 800b028:	2200      	movs	r2, #0
 800b02a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b02c:	4b0a      	ldr	r3, [pc, #40]	; (800b058 <vPortSetupTimerInterrupt+0x3c>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	4a0a      	ldr	r2, [pc, #40]	; (800b05c <vPortSetupTimerInterrupt+0x40>)
 800b032:	fba2 2303 	umull	r2, r3, r2, r3
 800b036:	099b      	lsrs	r3, r3, #6
 800b038:	4a09      	ldr	r2, [pc, #36]	; (800b060 <vPortSetupTimerInterrupt+0x44>)
 800b03a:	3b01      	subs	r3, #1
 800b03c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b03e:	4b04      	ldr	r3, [pc, #16]	; (800b050 <vPortSetupTimerInterrupt+0x34>)
 800b040:	2207      	movs	r2, #7
 800b042:	601a      	str	r2, [r3, #0]
}
 800b044:	bf00      	nop
 800b046:	46bd      	mov	sp, r7
 800b048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04c:	4770      	bx	lr
 800b04e:	bf00      	nop
 800b050:	e000e010 	.word	0xe000e010
 800b054:	e000e018 	.word	0xe000e018
 800b058:	20000000 	.word	0x20000000
 800b05c:	10624dd3 	.word	0x10624dd3
 800b060:	e000e014 	.word	0xe000e014

0800b064 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b064:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b074 <vPortEnableVFP+0x10>
 800b068:	6801      	ldr	r1, [r0, #0]
 800b06a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b06e:	6001      	str	r1, [r0, #0]
 800b070:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b072:	bf00      	nop
 800b074:	e000ed88 	.word	0xe000ed88

0800b078 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b078:	b480      	push	{r7}
 800b07a:	b085      	sub	sp, #20
 800b07c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b07e:	f3ef 8305 	mrs	r3, IPSR
 800b082:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	2b0f      	cmp	r3, #15
 800b088:	d914      	bls.n	800b0b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b08a:	4a17      	ldr	r2, [pc, #92]	; (800b0e8 <vPortValidateInterruptPriority+0x70>)
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	4413      	add	r3, r2
 800b090:	781b      	ldrb	r3, [r3, #0]
 800b092:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b094:	4b15      	ldr	r3, [pc, #84]	; (800b0ec <vPortValidateInterruptPriority+0x74>)
 800b096:	781b      	ldrb	r3, [r3, #0]
 800b098:	7afa      	ldrb	r2, [r7, #11]
 800b09a:	429a      	cmp	r2, r3
 800b09c:	d20a      	bcs.n	800b0b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b09e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0a2:	f383 8811 	msr	BASEPRI, r3
 800b0a6:	f3bf 8f6f 	isb	sy
 800b0aa:	f3bf 8f4f 	dsb	sy
 800b0ae:	607b      	str	r3, [r7, #4]
}
 800b0b0:	bf00      	nop
 800b0b2:	e7fe      	b.n	800b0b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b0b4:	4b0e      	ldr	r3, [pc, #56]	; (800b0f0 <vPortValidateInterruptPriority+0x78>)
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b0bc:	4b0d      	ldr	r3, [pc, #52]	; (800b0f4 <vPortValidateInterruptPriority+0x7c>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	429a      	cmp	r2, r3
 800b0c2:	d90a      	bls.n	800b0da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b0c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0c8:	f383 8811 	msr	BASEPRI, r3
 800b0cc:	f3bf 8f6f 	isb	sy
 800b0d0:	f3bf 8f4f 	dsb	sy
 800b0d4:	603b      	str	r3, [r7, #0]
}
 800b0d6:	bf00      	nop
 800b0d8:	e7fe      	b.n	800b0d8 <vPortValidateInterruptPriority+0x60>
	}
 800b0da:	bf00      	nop
 800b0dc:	3714      	adds	r7, #20
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e4:	4770      	bx	lr
 800b0e6:	bf00      	nop
 800b0e8:	e000e3f0 	.word	0xe000e3f0
 800b0ec:	20001044 	.word	0x20001044
 800b0f0:	e000ed0c 	.word	0xe000ed0c
 800b0f4:	20001048 	.word	0x20001048

0800b0f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b08a      	sub	sp, #40	; 0x28
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b100:	2300      	movs	r3, #0
 800b102:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b104:	f7fe fc82 	bl	8009a0c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b108:	4b5b      	ldr	r3, [pc, #364]	; (800b278 <pvPortMalloc+0x180>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d101      	bne.n	800b114 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b110:	f000 f920 	bl	800b354 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b114:	4b59      	ldr	r3, [pc, #356]	; (800b27c <pvPortMalloc+0x184>)
 800b116:	681a      	ldr	r2, [r3, #0]
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	4013      	ands	r3, r2
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	f040 8093 	bne.w	800b248 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d01d      	beq.n	800b164 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b128:	2208      	movs	r2, #8
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	4413      	add	r3, r2
 800b12e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f003 0307 	and.w	r3, r3, #7
 800b136:	2b00      	cmp	r3, #0
 800b138:	d014      	beq.n	800b164 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f023 0307 	bic.w	r3, r3, #7
 800b140:	3308      	adds	r3, #8
 800b142:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f003 0307 	and.w	r3, r3, #7
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d00a      	beq.n	800b164 <pvPortMalloc+0x6c>
	__asm volatile
 800b14e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b152:	f383 8811 	msr	BASEPRI, r3
 800b156:	f3bf 8f6f 	isb	sy
 800b15a:	f3bf 8f4f 	dsb	sy
 800b15e:	617b      	str	r3, [r7, #20]
}
 800b160:	bf00      	nop
 800b162:	e7fe      	b.n	800b162 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d06e      	beq.n	800b248 <pvPortMalloc+0x150>
 800b16a:	4b45      	ldr	r3, [pc, #276]	; (800b280 <pvPortMalloc+0x188>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	687a      	ldr	r2, [r7, #4]
 800b170:	429a      	cmp	r2, r3
 800b172:	d869      	bhi.n	800b248 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b174:	4b43      	ldr	r3, [pc, #268]	; (800b284 <pvPortMalloc+0x18c>)
 800b176:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b178:	4b42      	ldr	r3, [pc, #264]	; (800b284 <pvPortMalloc+0x18c>)
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b17e:	e004      	b.n	800b18a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b182:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b18c:	685b      	ldr	r3, [r3, #4]
 800b18e:	687a      	ldr	r2, [r7, #4]
 800b190:	429a      	cmp	r2, r3
 800b192:	d903      	bls.n	800b19c <pvPortMalloc+0xa4>
 800b194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d1f1      	bne.n	800b180 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b19c:	4b36      	ldr	r3, [pc, #216]	; (800b278 <pvPortMalloc+0x180>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1a2:	429a      	cmp	r2, r3
 800b1a4:	d050      	beq.n	800b248 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b1a6:	6a3b      	ldr	r3, [r7, #32]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	2208      	movs	r2, #8
 800b1ac:	4413      	add	r3, r2
 800b1ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1b2:	681a      	ldr	r2, [r3, #0]
 800b1b4:	6a3b      	ldr	r3, [r7, #32]
 800b1b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1ba:	685a      	ldr	r2, [r3, #4]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	1ad2      	subs	r2, r2, r3
 800b1c0:	2308      	movs	r3, #8
 800b1c2:	005b      	lsls	r3, r3, #1
 800b1c4:	429a      	cmp	r2, r3
 800b1c6:	d91f      	bls.n	800b208 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b1c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	4413      	add	r3, r2
 800b1ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b1d0:	69bb      	ldr	r3, [r7, #24]
 800b1d2:	f003 0307 	and.w	r3, r3, #7
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d00a      	beq.n	800b1f0 <pvPortMalloc+0xf8>
	__asm volatile
 800b1da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1de:	f383 8811 	msr	BASEPRI, r3
 800b1e2:	f3bf 8f6f 	isb	sy
 800b1e6:	f3bf 8f4f 	dsb	sy
 800b1ea:	613b      	str	r3, [r7, #16]
}
 800b1ec:	bf00      	nop
 800b1ee:	e7fe      	b.n	800b1ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b1f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1f2:	685a      	ldr	r2, [r3, #4]
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	1ad2      	subs	r2, r2, r3
 800b1f8:	69bb      	ldr	r3, [r7, #24]
 800b1fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b1fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1fe:	687a      	ldr	r2, [r7, #4]
 800b200:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b202:	69b8      	ldr	r0, [r7, #24]
 800b204:	f000 f908 	bl	800b418 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b208:	4b1d      	ldr	r3, [pc, #116]	; (800b280 <pvPortMalloc+0x188>)
 800b20a:	681a      	ldr	r2, [r3, #0]
 800b20c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b20e:	685b      	ldr	r3, [r3, #4]
 800b210:	1ad3      	subs	r3, r2, r3
 800b212:	4a1b      	ldr	r2, [pc, #108]	; (800b280 <pvPortMalloc+0x188>)
 800b214:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b216:	4b1a      	ldr	r3, [pc, #104]	; (800b280 <pvPortMalloc+0x188>)
 800b218:	681a      	ldr	r2, [r3, #0]
 800b21a:	4b1b      	ldr	r3, [pc, #108]	; (800b288 <pvPortMalloc+0x190>)
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	429a      	cmp	r2, r3
 800b220:	d203      	bcs.n	800b22a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b222:	4b17      	ldr	r3, [pc, #92]	; (800b280 <pvPortMalloc+0x188>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	4a18      	ldr	r2, [pc, #96]	; (800b288 <pvPortMalloc+0x190>)
 800b228:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b22a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b22c:	685a      	ldr	r2, [r3, #4]
 800b22e:	4b13      	ldr	r3, [pc, #76]	; (800b27c <pvPortMalloc+0x184>)
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	431a      	orrs	r2, r3
 800b234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b236:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b23a:	2200      	movs	r2, #0
 800b23c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b23e:	4b13      	ldr	r3, [pc, #76]	; (800b28c <pvPortMalloc+0x194>)
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	3301      	adds	r3, #1
 800b244:	4a11      	ldr	r2, [pc, #68]	; (800b28c <pvPortMalloc+0x194>)
 800b246:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b248:	f7fe fbee 	bl	8009a28 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b24c:	69fb      	ldr	r3, [r7, #28]
 800b24e:	f003 0307 	and.w	r3, r3, #7
 800b252:	2b00      	cmp	r3, #0
 800b254:	d00a      	beq.n	800b26c <pvPortMalloc+0x174>
	__asm volatile
 800b256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b25a:	f383 8811 	msr	BASEPRI, r3
 800b25e:	f3bf 8f6f 	isb	sy
 800b262:	f3bf 8f4f 	dsb	sy
 800b266:	60fb      	str	r3, [r7, #12]
}
 800b268:	bf00      	nop
 800b26a:	e7fe      	b.n	800b26a <pvPortMalloc+0x172>
	return pvReturn;
 800b26c:	69fb      	ldr	r3, [r7, #28]
}
 800b26e:	4618      	mov	r0, r3
 800b270:	3728      	adds	r7, #40	; 0x28
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}
 800b276:	bf00      	nop
 800b278:	20002980 	.word	0x20002980
 800b27c:	20002994 	.word	0x20002994
 800b280:	20002984 	.word	0x20002984
 800b284:	20002978 	.word	0x20002978
 800b288:	20002988 	.word	0x20002988
 800b28c:	2000298c 	.word	0x2000298c

0800b290 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b086      	sub	sp, #24
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d04d      	beq.n	800b33e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b2a2:	2308      	movs	r3, #8
 800b2a4:	425b      	negs	r3, r3
 800b2a6:	697a      	ldr	r2, [r7, #20]
 800b2a8:	4413      	add	r3, r2
 800b2aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b2b0:	693b      	ldr	r3, [r7, #16]
 800b2b2:	685a      	ldr	r2, [r3, #4]
 800b2b4:	4b24      	ldr	r3, [pc, #144]	; (800b348 <vPortFree+0xb8>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	4013      	ands	r3, r2
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d10a      	bne.n	800b2d4 <vPortFree+0x44>
	__asm volatile
 800b2be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2c2:	f383 8811 	msr	BASEPRI, r3
 800b2c6:	f3bf 8f6f 	isb	sy
 800b2ca:	f3bf 8f4f 	dsb	sy
 800b2ce:	60fb      	str	r3, [r7, #12]
}
 800b2d0:	bf00      	nop
 800b2d2:	e7fe      	b.n	800b2d2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d00a      	beq.n	800b2f2 <vPortFree+0x62>
	__asm volatile
 800b2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2e0:	f383 8811 	msr	BASEPRI, r3
 800b2e4:	f3bf 8f6f 	isb	sy
 800b2e8:	f3bf 8f4f 	dsb	sy
 800b2ec:	60bb      	str	r3, [r7, #8]
}
 800b2ee:	bf00      	nop
 800b2f0:	e7fe      	b.n	800b2f0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	685a      	ldr	r2, [r3, #4]
 800b2f6:	4b14      	ldr	r3, [pc, #80]	; (800b348 <vPortFree+0xb8>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	4013      	ands	r3, r2
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d01e      	beq.n	800b33e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d11a      	bne.n	800b33e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	685a      	ldr	r2, [r3, #4]
 800b30c:	4b0e      	ldr	r3, [pc, #56]	; (800b348 <vPortFree+0xb8>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	43db      	mvns	r3, r3
 800b312:	401a      	ands	r2, r3
 800b314:	693b      	ldr	r3, [r7, #16]
 800b316:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b318:	f7fe fb78 	bl	8009a0c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	685a      	ldr	r2, [r3, #4]
 800b320:	4b0a      	ldr	r3, [pc, #40]	; (800b34c <vPortFree+0xbc>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	4413      	add	r3, r2
 800b326:	4a09      	ldr	r2, [pc, #36]	; (800b34c <vPortFree+0xbc>)
 800b328:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b32a:	6938      	ldr	r0, [r7, #16]
 800b32c:	f000 f874 	bl	800b418 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b330:	4b07      	ldr	r3, [pc, #28]	; (800b350 <vPortFree+0xc0>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	3301      	adds	r3, #1
 800b336:	4a06      	ldr	r2, [pc, #24]	; (800b350 <vPortFree+0xc0>)
 800b338:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b33a:	f7fe fb75 	bl	8009a28 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b33e:	bf00      	nop
 800b340:	3718      	adds	r7, #24
 800b342:	46bd      	mov	sp, r7
 800b344:	bd80      	pop	{r7, pc}
 800b346:	bf00      	nop
 800b348:	20002994 	.word	0x20002994
 800b34c:	20002984 	.word	0x20002984
 800b350:	20002990 	.word	0x20002990

0800b354 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b354:	b480      	push	{r7}
 800b356:	b085      	sub	sp, #20
 800b358:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b35a:	f641 132c 	movw	r3, #6444	; 0x192c
 800b35e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b360:	4b27      	ldr	r3, [pc, #156]	; (800b400 <prvHeapInit+0xac>)
 800b362:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	f003 0307 	and.w	r3, r3, #7
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d00c      	beq.n	800b388 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	3307      	adds	r3, #7
 800b372:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	f023 0307 	bic.w	r3, r3, #7
 800b37a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b37c:	68ba      	ldr	r2, [r7, #8]
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	1ad3      	subs	r3, r2, r3
 800b382:	4a1f      	ldr	r2, [pc, #124]	; (800b400 <prvHeapInit+0xac>)
 800b384:	4413      	add	r3, r2
 800b386:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b38c:	4a1d      	ldr	r2, [pc, #116]	; (800b404 <prvHeapInit+0xb0>)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b392:	4b1c      	ldr	r3, [pc, #112]	; (800b404 <prvHeapInit+0xb0>)
 800b394:	2200      	movs	r2, #0
 800b396:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	68ba      	ldr	r2, [r7, #8]
 800b39c:	4413      	add	r3, r2
 800b39e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b3a0:	2208      	movs	r2, #8
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	1a9b      	subs	r3, r3, r2
 800b3a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	f023 0307 	bic.w	r3, r3, #7
 800b3ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	4a15      	ldr	r2, [pc, #84]	; (800b408 <prvHeapInit+0xb4>)
 800b3b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b3b6:	4b14      	ldr	r3, [pc, #80]	; (800b408 <prvHeapInit+0xb4>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b3be:	4b12      	ldr	r3, [pc, #72]	; (800b408 <prvHeapInit+0xb4>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	68fa      	ldr	r2, [r7, #12]
 800b3ce:	1ad2      	subs	r2, r2, r3
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b3d4:	4b0c      	ldr	r3, [pc, #48]	; (800b408 <prvHeapInit+0xb4>)
 800b3d6:	681a      	ldr	r2, [r3, #0]
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	685b      	ldr	r3, [r3, #4]
 800b3e0:	4a0a      	ldr	r2, [pc, #40]	; (800b40c <prvHeapInit+0xb8>)
 800b3e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	685b      	ldr	r3, [r3, #4]
 800b3e8:	4a09      	ldr	r2, [pc, #36]	; (800b410 <prvHeapInit+0xbc>)
 800b3ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b3ec:	4b09      	ldr	r3, [pc, #36]	; (800b414 <prvHeapInit+0xc0>)
 800b3ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b3f2:	601a      	str	r2, [r3, #0]
}
 800b3f4:	bf00      	nop
 800b3f6:	3714      	adds	r7, #20
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fe:	4770      	bx	lr
 800b400:	2000104c 	.word	0x2000104c
 800b404:	20002978 	.word	0x20002978
 800b408:	20002980 	.word	0x20002980
 800b40c:	20002988 	.word	0x20002988
 800b410:	20002984 	.word	0x20002984
 800b414:	20002994 	.word	0x20002994

0800b418 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b418:	b480      	push	{r7}
 800b41a:	b085      	sub	sp, #20
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b420:	4b28      	ldr	r3, [pc, #160]	; (800b4c4 <prvInsertBlockIntoFreeList+0xac>)
 800b422:	60fb      	str	r3, [r7, #12]
 800b424:	e002      	b.n	800b42c <prvInsertBlockIntoFreeList+0x14>
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	60fb      	str	r3, [r7, #12]
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	687a      	ldr	r2, [r7, #4]
 800b432:	429a      	cmp	r2, r3
 800b434:	d8f7      	bhi.n	800b426 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	685b      	ldr	r3, [r3, #4]
 800b43e:	68ba      	ldr	r2, [r7, #8]
 800b440:	4413      	add	r3, r2
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	429a      	cmp	r2, r3
 800b446:	d108      	bne.n	800b45a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	685a      	ldr	r2, [r3, #4]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	441a      	add	r2, r3
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	685b      	ldr	r3, [r3, #4]
 800b462:	68ba      	ldr	r2, [r7, #8]
 800b464:	441a      	add	r2, r3
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	429a      	cmp	r2, r3
 800b46c:	d118      	bne.n	800b4a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	681a      	ldr	r2, [r3, #0]
 800b472:	4b15      	ldr	r3, [pc, #84]	; (800b4c8 <prvInsertBlockIntoFreeList+0xb0>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	429a      	cmp	r2, r3
 800b478:	d00d      	beq.n	800b496 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	685a      	ldr	r2, [r3, #4]
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	685b      	ldr	r3, [r3, #4]
 800b484:	441a      	add	r2, r3
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	681a      	ldr	r2, [r3, #0]
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	601a      	str	r2, [r3, #0]
 800b494:	e008      	b.n	800b4a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b496:	4b0c      	ldr	r3, [pc, #48]	; (800b4c8 <prvInsertBlockIntoFreeList+0xb0>)
 800b498:	681a      	ldr	r2, [r3, #0]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	601a      	str	r2, [r3, #0]
 800b49e:	e003      	b.n	800b4a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	681a      	ldr	r2, [r3, #0]
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b4a8:	68fa      	ldr	r2, [r7, #12]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	429a      	cmp	r2, r3
 800b4ae:	d002      	beq.n	800b4b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	687a      	ldr	r2, [r7, #4]
 800b4b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b4b6:	bf00      	nop
 800b4b8:	3714      	adds	r7, #20
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c0:	4770      	bx	lr
 800b4c2:	bf00      	nop
 800b4c4:	20002978 	.word	0x20002978
 800b4c8:	20002980 	.word	0x20002980

0800b4cc <memset>:
 800b4cc:	4402      	add	r2, r0
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	d100      	bne.n	800b4d6 <memset+0xa>
 800b4d4:	4770      	bx	lr
 800b4d6:	f803 1b01 	strb.w	r1, [r3], #1
 800b4da:	e7f9      	b.n	800b4d0 <memset+0x4>

0800b4dc <_reclaim_reent>:
 800b4dc:	4b29      	ldr	r3, [pc, #164]	; (800b584 <_reclaim_reent+0xa8>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	4283      	cmp	r3, r0
 800b4e2:	b570      	push	{r4, r5, r6, lr}
 800b4e4:	4604      	mov	r4, r0
 800b4e6:	d04b      	beq.n	800b580 <_reclaim_reent+0xa4>
 800b4e8:	69c3      	ldr	r3, [r0, #28]
 800b4ea:	b143      	cbz	r3, 800b4fe <_reclaim_reent+0x22>
 800b4ec:	68db      	ldr	r3, [r3, #12]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d144      	bne.n	800b57c <_reclaim_reent+0xa0>
 800b4f2:	69e3      	ldr	r3, [r4, #28]
 800b4f4:	6819      	ldr	r1, [r3, #0]
 800b4f6:	b111      	cbz	r1, 800b4fe <_reclaim_reent+0x22>
 800b4f8:	4620      	mov	r0, r4
 800b4fa:	f000 f879 	bl	800b5f0 <_free_r>
 800b4fe:	6961      	ldr	r1, [r4, #20]
 800b500:	b111      	cbz	r1, 800b508 <_reclaim_reent+0x2c>
 800b502:	4620      	mov	r0, r4
 800b504:	f000 f874 	bl	800b5f0 <_free_r>
 800b508:	69e1      	ldr	r1, [r4, #28]
 800b50a:	b111      	cbz	r1, 800b512 <_reclaim_reent+0x36>
 800b50c:	4620      	mov	r0, r4
 800b50e:	f000 f86f 	bl	800b5f0 <_free_r>
 800b512:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b514:	b111      	cbz	r1, 800b51c <_reclaim_reent+0x40>
 800b516:	4620      	mov	r0, r4
 800b518:	f000 f86a 	bl	800b5f0 <_free_r>
 800b51c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b51e:	b111      	cbz	r1, 800b526 <_reclaim_reent+0x4a>
 800b520:	4620      	mov	r0, r4
 800b522:	f000 f865 	bl	800b5f0 <_free_r>
 800b526:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b528:	b111      	cbz	r1, 800b530 <_reclaim_reent+0x54>
 800b52a:	4620      	mov	r0, r4
 800b52c:	f000 f860 	bl	800b5f0 <_free_r>
 800b530:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b532:	b111      	cbz	r1, 800b53a <_reclaim_reent+0x5e>
 800b534:	4620      	mov	r0, r4
 800b536:	f000 f85b 	bl	800b5f0 <_free_r>
 800b53a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b53c:	b111      	cbz	r1, 800b544 <_reclaim_reent+0x68>
 800b53e:	4620      	mov	r0, r4
 800b540:	f000 f856 	bl	800b5f0 <_free_r>
 800b544:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800b546:	b111      	cbz	r1, 800b54e <_reclaim_reent+0x72>
 800b548:	4620      	mov	r0, r4
 800b54a:	f000 f851 	bl	800b5f0 <_free_r>
 800b54e:	6a23      	ldr	r3, [r4, #32]
 800b550:	b1b3      	cbz	r3, 800b580 <_reclaim_reent+0xa4>
 800b552:	4620      	mov	r0, r4
 800b554:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b558:	4718      	bx	r3
 800b55a:	5949      	ldr	r1, [r1, r5]
 800b55c:	b941      	cbnz	r1, 800b570 <_reclaim_reent+0x94>
 800b55e:	3504      	adds	r5, #4
 800b560:	69e3      	ldr	r3, [r4, #28]
 800b562:	2d80      	cmp	r5, #128	; 0x80
 800b564:	68d9      	ldr	r1, [r3, #12]
 800b566:	d1f8      	bne.n	800b55a <_reclaim_reent+0x7e>
 800b568:	4620      	mov	r0, r4
 800b56a:	f000 f841 	bl	800b5f0 <_free_r>
 800b56e:	e7c0      	b.n	800b4f2 <_reclaim_reent+0x16>
 800b570:	680e      	ldr	r6, [r1, #0]
 800b572:	4620      	mov	r0, r4
 800b574:	f000 f83c 	bl	800b5f0 <_free_r>
 800b578:	4631      	mov	r1, r6
 800b57a:	e7ef      	b.n	800b55c <_reclaim_reent+0x80>
 800b57c:	2500      	movs	r5, #0
 800b57e:	e7ef      	b.n	800b560 <_reclaim_reent+0x84>
 800b580:	bd70      	pop	{r4, r5, r6, pc}
 800b582:	bf00      	nop
 800b584:	2000005c 	.word	0x2000005c

0800b588 <__libc_init_array>:
 800b588:	b570      	push	{r4, r5, r6, lr}
 800b58a:	4d0d      	ldr	r5, [pc, #52]	; (800b5c0 <__libc_init_array+0x38>)
 800b58c:	4c0d      	ldr	r4, [pc, #52]	; (800b5c4 <__libc_init_array+0x3c>)
 800b58e:	1b64      	subs	r4, r4, r5
 800b590:	10a4      	asrs	r4, r4, #2
 800b592:	2600      	movs	r6, #0
 800b594:	42a6      	cmp	r6, r4
 800b596:	d109      	bne.n	800b5ac <__libc_init_array+0x24>
 800b598:	4d0b      	ldr	r5, [pc, #44]	; (800b5c8 <__libc_init_array+0x40>)
 800b59a:	4c0c      	ldr	r4, [pc, #48]	; (800b5cc <__libc_init_array+0x44>)
 800b59c:	f000 f880 	bl	800b6a0 <_init>
 800b5a0:	1b64      	subs	r4, r4, r5
 800b5a2:	10a4      	asrs	r4, r4, #2
 800b5a4:	2600      	movs	r6, #0
 800b5a6:	42a6      	cmp	r6, r4
 800b5a8:	d105      	bne.n	800b5b6 <__libc_init_array+0x2e>
 800b5aa:	bd70      	pop	{r4, r5, r6, pc}
 800b5ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5b0:	4798      	blx	r3
 800b5b2:	3601      	adds	r6, #1
 800b5b4:	e7ee      	b.n	800b594 <__libc_init_array+0xc>
 800b5b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5ba:	4798      	blx	r3
 800b5bc:	3601      	adds	r6, #1
 800b5be:	e7f2      	b.n	800b5a6 <__libc_init_array+0x1e>
 800b5c0:	0800b920 	.word	0x0800b920
 800b5c4:	0800b920 	.word	0x0800b920
 800b5c8:	0800b920 	.word	0x0800b920
 800b5cc:	0800b924 	.word	0x0800b924

0800b5d0 <__retarget_lock_acquire_recursive>:
 800b5d0:	4770      	bx	lr

0800b5d2 <__retarget_lock_release_recursive>:
 800b5d2:	4770      	bx	lr

0800b5d4 <memcpy>:
 800b5d4:	440a      	add	r2, r1
 800b5d6:	4291      	cmp	r1, r2
 800b5d8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b5dc:	d100      	bne.n	800b5e0 <memcpy+0xc>
 800b5de:	4770      	bx	lr
 800b5e0:	b510      	push	{r4, lr}
 800b5e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b5ea:	4291      	cmp	r1, r2
 800b5ec:	d1f9      	bne.n	800b5e2 <memcpy+0xe>
 800b5ee:	bd10      	pop	{r4, pc}

0800b5f0 <_free_r>:
 800b5f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b5f2:	2900      	cmp	r1, #0
 800b5f4:	d044      	beq.n	800b680 <_free_r+0x90>
 800b5f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5fa:	9001      	str	r0, [sp, #4]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	f1a1 0404 	sub.w	r4, r1, #4
 800b602:	bfb8      	it	lt
 800b604:	18e4      	addlt	r4, r4, r3
 800b606:	f000 f83f 	bl	800b688 <__malloc_lock>
 800b60a:	4a1e      	ldr	r2, [pc, #120]	; (800b684 <_free_r+0x94>)
 800b60c:	9801      	ldr	r0, [sp, #4]
 800b60e:	6813      	ldr	r3, [r2, #0]
 800b610:	b933      	cbnz	r3, 800b620 <_free_r+0x30>
 800b612:	6063      	str	r3, [r4, #4]
 800b614:	6014      	str	r4, [r2, #0]
 800b616:	b003      	add	sp, #12
 800b618:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b61c:	f000 b83a 	b.w	800b694 <__malloc_unlock>
 800b620:	42a3      	cmp	r3, r4
 800b622:	d908      	bls.n	800b636 <_free_r+0x46>
 800b624:	6825      	ldr	r5, [r4, #0]
 800b626:	1961      	adds	r1, r4, r5
 800b628:	428b      	cmp	r3, r1
 800b62a:	bf01      	itttt	eq
 800b62c:	6819      	ldreq	r1, [r3, #0]
 800b62e:	685b      	ldreq	r3, [r3, #4]
 800b630:	1949      	addeq	r1, r1, r5
 800b632:	6021      	streq	r1, [r4, #0]
 800b634:	e7ed      	b.n	800b612 <_free_r+0x22>
 800b636:	461a      	mov	r2, r3
 800b638:	685b      	ldr	r3, [r3, #4]
 800b63a:	b10b      	cbz	r3, 800b640 <_free_r+0x50>
 800b63c:	42a3      	cmp	r3, r4
 800b63e:	d9fa      	bls.n	800b636 <_free_r+0x46>
 800b640:	6811      	ldr	r1, [r2, #0]
 800b642:	1855      	adds	r5, r2, r1
 800b644:	42a5      	cmp	r5, r4
 800b646:	d10b      	bne.n	800b660 <_free_r+0x70>
 800b648:	6824      	ldr	r4, [r4, #0]
 800b64a:	4421      	add	r1, r4
 800b64c:	1854      	adds	r4, r2, r1
 800b64e:	42a3      	cmp	r3, r4
 800b650:	6011      	str	r1, [r2, #0]
 800b652:	d1e0      	bne.n	800b616 <_free_r+0x26>
 800b654:	681c      	ldr	r4, [r3, #0]
 800b656:	685b      	ldr	r3, [r3, #4]
 800b658:	6053      	str	r3, [r2, #4]
 800b65a:	440c      	add	r4, r1
 800b65c:	6014      	str	r4, [r2, #0]
 800b65e:	e7da      	b.n	800b616 <_free_r+0x26>
 800b660:	d902      	bls.n	800b668 <_free_r+0x78>
 800b662:	230c      	movs	r3, #12
 800b664:	6003      	str	r3, [r0, #0]
 800b666:	e7d6      	b.n	800b616 <_free_r+0x26>
 800b668:	6825      	ldr	r5, [r4, #0]
 800b66a:	1961      	adds	r1, r4, r5
 800b66c:	428b      	cmp	r3, r1
 800b66e:	bf04      	itt	eq
 800b670:	6819      	ldreq	r1, [r3, #0]
 800b672:	685b      	ldreq	r3, [r3, #4]
 800b674:	6063      	str	r3, [r4, #4]
 800b676:	bf04      	itt	eq
 800b678:	1949      	addeq	r1, r1, r5
 800b67a:	6021      	streq	r1, [r4, #0]
 800b67c:	6054      	str	r4, [r2, #4]
 800b67e:	e7ca      	b.n	800b616 <_free_r+0x26>
 800b680:	b003      	add	sp, #12
 800b682:	bd30      	pop	{r4, r5, pc}
 800b684:	20002ad4 	.word	0x20002ad4

0800b688 <__malloc_lock>:
 800b688:	4801      	ldr	r0, [pc, #4]	; (800b690 <__malloc_lock+0x8>)
 800b68a:	f7ff bfa1 	b.w	800b5d0 <__retarget_lock_acquire_recursive>
 800b68e:	bf00      	nop
 800b690:	20002ad0 	.word	0x20002ad0

0800b694 <__malloc_unlock>:
 800b694:	4801      	ldr	r0, [pc, #4]	; (800b69c <__malloc_unlock+0x8>)
 800b696:	f7ff bf9c 	b.w	800b5d2 <__retarget_lock_release_recursive>
 800b69a:	bf00      	nop
 800b69c:	20002ad0 	.word	0x20002ad0

0800b6a0 <_init>:
 800b6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6a2:	bf00      	nop
 800b6a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6a6:	bc08      	pop	{r3}
 800b6a8:	469e      	mov	lr, r3
 800b6aa:	4770      	bx	lr

0800b6ac <_fini>:
 800b6ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ae:	bf00      	nop
 800b6b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6b2:	bc08      	pop	{r3}
 800b6b4:	469e      	mov	lr, r3
 800b6b6:	4770      	bx	lr
