{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543341792192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543341792193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 23:33:12 2018 " "Processing started: Tue Nov 27 23:33:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543341792193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341792193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipelined_IITB_RISC -c Pipelined_IITB_RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipelined_IITB_RISC -c Pipelined_IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341792194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543341792389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543341792389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-behave " "Found design unit 1: DataMemory-behave" {  } { { "DataMemory.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805100 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataMemory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZeroHazardRR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ZeroHazardRR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroHazardRR-behave " "Found design unit 1: ZeroHazardRR-behave" {  } { { "ZeroHazardRR.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/ZeroHazardRR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroHazardRR " "Found entity 1: ZeroHazardRR" {  } { { "ZeroHazardRR.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/ZeroHazardRR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WriteBack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file WriteBack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WriteBack-behave " "Found design unit 1: WriteBack-behave" {  } { { "WriteBack.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/WriteBack.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805101 ""} { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "WriteBack.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/WriteBack.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UpdatePC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UpdatePC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpdatePC-behave " "Found design unit 1: UpdatePC-behave" {  } { { "UpdatePC.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/UpdatePC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805102 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpdatePC " "Found entity 1: UpdatePC" {  } { { "UpdatePC.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/UpdatePC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threeBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threeBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-description " "Found design unit 1: threeBitRegister-description" {  } { { "threeBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/threeBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805102 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "threeBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/threeBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteenBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteenBitRegister-description " "Found design unit 1: sixteenBitRegister-description" {  } { { "sixteenBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/sixteenBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805103 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteenBitRegister " "Found entity 1: sixteenBitRegister" {  } { { "sixteenBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/sixteenBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtended9spl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtended9spl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtended9spl-description " "Found design unit 1: SignExtended9spl-description" {  } { { "SignExtended9spl.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended9spl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805103 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtended9spl " "Found entity 1: SignExtended9spl" {  } { { "SignExtended9spl.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended9spl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtended9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtended9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtended9-description " "Found design unit 1: SignExtended9-description" {  } { { "SignExtended9.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805104 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtended9 " "Found entity 1: SignExtended9" {  } { { "SignExtended9.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtended6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtended6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtended6-description " "Found design unit 1: SignExtended6-description" {  } { { "SignExtended6.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805104 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtended6 " "Found entity 1: SignExtended6" {  } { { "SignExtended6.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignExtended6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalsCheckWB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignalsCheckWB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalsCheckWB-behave " "Found design unit 1: SignalsCheckWB-behave" {  } { { "SignalsCheckWB.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckWB.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805105 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalsCheckWB " "Found entity 1: SignalsCheckWB" {  } { { "SignalsCheckWB.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckWB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalsCheckRR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignalsCheckRR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalsCheckRR-behave " "Found design unit 1: SignalsCheckRR-behave" {  } { { "SignalsCheckRR.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckRR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805105 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalsCheckRR " "Found entity 1: SignalsCheckRR" {  } { { "SignalsCheckRR.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckRR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalsCheckMA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignalsCheckMA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalsCheckMA-behave " "Found design unit 1: SignalsCheckMA-behave" {  } { { "SignalsCheckMA.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckMA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805106 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalsCheckMA " "Found entity 1: SignalsCheckMA" {  } { { "SignalsCheckMA.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckMA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalsCheckEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignalsCheckEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalsCheckEX-behave " "Found design unit 1: SignalsCheckEX-behave" {  } { { "SignalsCheckEX.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckEX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805106 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalsCheckEX " "Found entity 1: SignalsCheckEX" {  } { { "SignalsCheckEX.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/SignalsCheckEX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFileAccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerFileAccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFileAccess-description " "Found design unit 1: registerFileAccess-description" {  } { { "registerFileAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/registerFileAccess.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805107 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFileAccess " "Found entity 1: registerFileAccess" {  } { { "registerFileAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/registerFileAccess.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitRegister-description " "Found design unit 1: oneBitRegister-description" {  } { { "oneBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/oneBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805107 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitRegister " "Found entity 1: oneBitRegister" {  } { { "oneBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/oneBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneBitModifiedRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneBitModifiedRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitModifiedRegister-description " "Found design unit 1: oneBitModifiedRegister-description" {  } { { "oneBitModifiedRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/oneBitModifiedRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805108 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitModifiedRegister " "Found entity 1: oneBitModifiedRegister" {  } { { "oneBitModifiedRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/oneBitModifiedRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryAccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoryAccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryAccess-behave " "Found design unit 1: MemoryAccess-behave" {  } { { "MemoryAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/MemoryAccess.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805108 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryAccess " "Found entity 1: MemoryAccess" {  } { { "MemoryAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/MemoryAccess.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipelined_IITB_RISC-behave " "Found design unit 1: Pipelined_IITB_RISC-behave" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805110 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipelined_IITB_RISC " "Found entity 1: Pipelined_IITB_RISC" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionFetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionFetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionFetch-behave " "Found design unit 1: InstructionFetch-behave" {  } { { "InstructionFetch.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionFetch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805110 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionFetch " "Found entity 1: InstructionFetch" {  } { { "InstructionFetch.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionFetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionDecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionDecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecode-behave " "Found design unit 1: InstructionDecode-behave" {  } { { "InstructionDecode.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805111 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecode " "Found entity 1: InstructionDecode" {  } { { "InstructionDecode.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getcarry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file getcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GetCarry-behave " "Found design unit 1: GetCarry-behave" {  } { { "getcarry.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/getcarry.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805112 ""} { "Info" "ISGN_ENTITY_NAME" "1 GetCarry " "Found entity 1: GetCarry" {  } { { "getcarry.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/getcarry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataSelector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataSelector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataSelector-behave " "Found design unit 1: DataSelector-behave" {  } { { "DataSelector.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataSelector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805112 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataSelector " "Found entity 1: DataSelector" {  } { { "DataSelector.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataSelector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataHazardRR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataHazardRR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataHazardRR-behave " "Found design unit 1: DataHazardRR-behave" {  } { { "DataHazardRR.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataHazardRR.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805113 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataHazardRR " "Found entity 1: DataHazardRR" {  } { { "DataHazardRR.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataHazardRR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataHazardEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataHazardEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataHazardEX-behave " "Found design unit 1: DataHazardEX-behave" {  } { { "DataHazardEX.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataHazardEX.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805113 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataHazardEX " "Found entity 1: DataHazardEX" {  } { { "DataHazardEX.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/DataHazardEX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionalSixteenBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conditionalSixteenBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conditionalsixteenBitRegister-description " "Found design unit 1: conditionalsixteenBitRegister-description" {  } { { "conditionalSixteenBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/conditionalSixteenBitRegister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805114 ""} { "Info" "ISGN_ENTITY_NAME" "1 conditionalsixteenBitRegister " "Found entity 1: conditionalsixteenBitRegister" {  } { { "conditionalSixteenBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/conditionalSixteenBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CodeMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CodeMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CodeMemory-behave " "Found design unit 1: CodeMemory-behave" {  } { { "CodeMemory.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/CodeMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805114 ""} { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory " "Found entity 1: CodeMemory" {  } { { "CodeMemory.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/CodeMemory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CheckStall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CheckStall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CheckStall-behave " "Found design unit 1: CheckStall-behave" {  } { { "CheckStall.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/CheckStall.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805115 ""} { "Info" "ISGN_ENTITY_NAME" "1 CheckStall " "Found entity 1: CheckStall" {  } { { "CheckStall.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/CheckStall.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805115 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipelined_IITB_RISC " "Elaborating entity \"Pipelined_IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543341805179 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_Read_Z main.vhd(281) " "Verilog HDL or VHDL warning at main.vhd(281): object \"ID_Read_Z\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341805183 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_Read_C main.vhd(282) " "Verilog HDL or VHDL warning at main.vhd(282): object \"ID_Read_C\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341805183 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_C_Write main.vhd(284) " "Verilog HDL or VHDL warning at main.vhd(284): object \"ID_C_Write\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341805183 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_Z_Available main.vhd(285) " "Verilog HDL or VHDL warning at main.vhd(285): object \"ID_Z_Available\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341805183 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_PC_Available main.vhd(287) " "Verilog HDL or VHDL warning at main.vhd(287): object \"ID_PC_Available\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RR_Reg_Write_Available main.vhd(300) " "Verilog HDL or VHDL warning at main.vhd(300): object \"RR_Reg_Write_Available\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RR_Read_Z main.vhd(303) " "VHDL Signal Declaration warning at main.vhd(303): used implicit default value for signal \"RR_Read_Z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 303 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RR_Read_C main.vhd(304) " "VHDL Signal Declaration warning at main.vhd(304): used implicit default value for signal \"RR_Read_C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RR_Z_Available main.vhd(307) " "Verilog HDL or VHDL warning at main.vhd(307): object \"RR_Z_Available\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_C_Write main.vhd(346) " "VHDL Signal Declaration warning at main.vhd(346): used implicit default value for signal \"EX_C_Write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 346 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_C main.vhd(356) " "VHDL Signal Declaration warning at main.vhd(356): used implicit default value for signal \"EX_C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 356 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_Mem_Write main.vhd(374) " "VHDL Signal Declaration warning at main.vhd(374): used implicit default value for signal \"MA_Mem_Write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 374 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_C_Write main.vhd(379) " "VHDL Signal Declaration warning at main.vhd(379): used implicit default value for signal \"MA_C_Write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 379 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_Stall_Bit main.vhd(384) " "VHDL Signal Declaration warning at main.vhd(384): used implicit default value for signal \"MA_Stall_Bit\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 384 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_Data_ALU main.vhd(394) " "VHDL Signal Declaration warning at main.vhd(394): used implicit default value for signal \"MA_Data_ALU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 394 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WB_C_Write main.vhd(407) " "VHDL Signal Declaration warning at main.vhd(407): used implicit default value for signal \"WB_C_Write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 407 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_PC_Available main.vhd(410) " "Verilog HDL or VHDL warning at main.vhd(410): object \"WB_PC_Available\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 main.vhd(430) " "Verilog HDL or VHDL warning at main.vhd(430): object \"R7\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7_enable main.vhd(430) " "Verilog HDL or VHDL warning at main.vhd(430): object \"R7_enable\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543341805184 "|Pipelined_IITB_RISC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionFetch InstructionFetch:IFStage " "Elaborating entity \"InstructionFetch\" for hierarchy \"InstructionFetch:IFStage\"" {  } { { "main.vhd" "IFStage" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeMemory InstructionFetch:IFStage\|CodeMemory:CodeMem " "Elaborating entity \"CodeMemory\" for hierarchy \"InstructionFetch:IFStage\|CodeMemory:CodeMem\"" {  } { { "InstructionFetch.vhd" "CodeMem" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionFetch.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenBitRegister sixteenBitRegister:ChangePC " "Elaborating entity \"sixteenBitRegister\" for hierarchy \"sixteenBitRegister:ChangePC\"" {  } { { "main.vhd" "ChangePC" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecode InstructionDecode:IDStage " "Elaborating entity \"InstructionDecode\" for hierarchy \"InstructionDecode:IDStage\"" {  } { { "main.vhd" "IDStage" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805189 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_read_1 InstructionDecode.vhd(8) " "VHDL Signal Declaration warning at InstructionDecode.vhd(8): used implicit default value for signal \"reg_read_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "InstructionDecode.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805189 "|Pipelined_IITB_RISC|InstructionDecode:IDStage"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_read_2 InstructionDecode.vhd(9) " "VHDL Signal Declaration warning at InstructionDecode.vhd(9): used implicit default value for signal \"reg_read_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "InstructionDecode.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805190 "|Pipelined_IITB_RISC|InstructionDecode:IDStage"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_c InstructionDecode.vhd(10) " "VHDL Signal Declaration warning at InstructionDecode.vhd(10): used implicit default value for signal \"read_c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "InstructionDecode.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805190 "|Pipelined_IITB_RISC|InstructionDecode:IDStage"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_z InstructionDecode.vhd(11) " "VHDL Signal Declaration warning at InstructionDecode.vhd(11): used implicit default value for signal \"read_z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "InstructionDecode.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/InstructionDecode.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543341805190 "|Pipelined_IITB_RISC|InstructionDecode:IDStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitRegister oneBitRegister:Interface2_0 " "Elaborating entity \"oneBitRegister\" for hierarchy \"oneBitRegister:Interface2_0\"" {  } { { "main.vhd" "Interface2_0" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitRegister threeBitRegister:Interface2_1 " "Elaborating entity \"threeBitRegister\" for hierarchy \"threeBitRegister:Interface2_1\"" {  } { { "main.vhd" "Interface2_1" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalsCheckRR SignalsCheckRR:SigCheckRR " "Elaborating entity \"SignalsCheckRR\" for hierarchy \"SignalsCheckRR:SigCheckRR\"" {  } { { "main.vhd" "SigCheckRR" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFileAccess registerFileAccess:RF1 " "Elaborating entity \"registerFileAccess\" for hierarchy \"registerFileAccess:RF1\"" {  } { { "main.vhd" "RF1" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtended6 SignExtended6:SE6 " "Elaborating entity \"SignExtended6\" for hierarchy \"SignExtended6:SE6\"" {  } { { "main.vhd" "SE6" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtended9 SignExtended9:SE9 " "Elaborating entity \"SignExtended9\" for hierarchy \"SignExtended9:SE9\"" {  } { { "main.vhd" "SE9" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtended9spl SignExtended9spl:SE9_spl " "Elaborating entity \"SignExtended9spl\" for hierarchy \"SignExtended9spl:SE9_spl\"" {  } { { "main.vhd" "SE9_spl" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataHazardRR DataHazardRR:DataHazard1 " "Elaborating entity \"DataHazardRR\" for hierarchy \"DataHazardRR:DataHazard1\"" {  } { { "main.vhd" "DataHazard1" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroHazardRR ZeroHazardRR:ZeroHazard1 " "Elaborating entity \"ZeroHazardRR\" for hierarchy \"ZeroHazardRR:ZeroHazard1\"" {  } { { "main.vhd" "ZeroHazard1" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetCarry GetCarry:GetC " "Elaborating entity \"GetCarry\" for hierarchy \"GetCarry:GetC\"" {  } { { "main.vhd" "GetC" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataSelector DataSelector:DataMux " "Elaborating entity \"DataSelector\" for hierarchy \"DataSelector:DataMux\"" {  } { { "main.vhd" "DataMux" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditionalsixteenBitRegister conditionalsixteenBitRegister:Interface3_7 " "Elaborating entity \"conditionalsixteenBitRegister\" for hierarchy \"conditionalsixteenBitRegister:Interface3_7\"" {  } { { "main.vhd" "Interface3_7" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUBlock " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUBlock\"" {  } { { "main.vhd" "ALUBlock" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataHazardEX DataHazardEX:DataHazard3 " "Elaborating entity \"DataHazardEX\" for hierarchy \"DataHazardEX:DataHazard3\"" {  } { { "main.vhd" "DataHazard3" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalsCheckEX SignalsCheckEX:SigCheckEX " "Elaborating entity \"SignalsCheckEX\" for hierarchy \"SignalsCheckEX:SigCheckEX\"" {  } { { "main.vhd" "SigCheckEX" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalsCheckMA SignalsCheckMA:SigCheckMA " "Elaborating entity \"SignalsCheckMA\" for hierarchy \"SignalsCheckMA:SigCheckMA\"" {  } { { "main.vhd" "SigCheckMA" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryAccess MemoryAccess:MemAccess " "Elaborating entity \"MemoryAccess\" for hierarchy \"MemoryAccess:MemAccess\"" {  } { { "main.vhd" "MemAccess" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805211 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_d_op MemoryAccess.vhd(45) " "VHDL Process Statement warning at MemoryAccess.vhd(45): signal \"mem_d_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/MemoryAccess.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543341805213 "|Pipelined_IITB_RISC|MemoryAccess:MemAccess"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory MemoryAccess:MemAccess\|DataMemory:mem1 " "Elaborating entity \"DataMemory\" for hierarchy \"MemoryAccess:MemAccess\|DataMemory:mem1\"" {  } { { "MemoryAccess.vhd" "mem1" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/MemoryAccess.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805220 ""}
{ "Warning" "WSGN_SEARCH_FILE" "GetMAZero.vhd 2 1 " "Using design file GetMAZero.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GetMAZero-description " "Found design unit 1: GetMAZero-description" {  } { { "GetMAZero.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/GetMAZero.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805225 ""} { "Info" "ISGN_ENTITY_NAME" "1 GetMAZero " "Found entity 1: GetMAZero" {  } { { "GetMAZero.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/GetMAZero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543341805225 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543341805225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetMAZero GetMAZero:GetMA_Z " "Elaborating entity \"GetMAZero\" for hierarchy \"GetMAZero:GetMA_Z\"" {  } { { "main.vhd" "GetMA_Z" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805226 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_mod GetMAZero.vhd(21) " "VHDL Process Statement warning at GetMAZero.vhd(21): signal \"z_mod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GetMAZero.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/GetMAZero.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543341805226 "|Pipelined_IITB_RISC|GetMAZero:GetMA_Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalsCheckWB SignalsCheckWB:SigCheckWB " "Elaborating entity \"SignalsCheckWB\" for hierarchy \"SignalsCheckWB:SigCheckWB\"" {  } { { "main.vhd" "SigCheckWB" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack WriteBack:RegWriteEnable " "Elaborating entity \"WriteBack\" for hierarchy \"WriteBack:RegWriteEnable\"" {  } { { "main.vhd" "RegWriteEnable" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpdatePC UpdatePC:PCUpdate " "Elaborating entity \"UpdatePC\" for hierarchy \"UpdatePC:PCUpdate\"" {  } { { "main.vhd" "PCUpdate" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckStall CheckStall:StallCondition " "Elaborating entity \"CheckStall\" for hierarchy \"CheckStall:StallCondition\"" {  } { { "main.vhd" "StallCondition" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitModifiedRegister oneBitModifiedRegister:Val_EX " "Elaborating entity \"oneBitModifiedRegister\" for hierarchy \"oneBitModifiedRegister:Val_EX\"" {  } { { "main.vhd" "Val_EX" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543341805878 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543341805878 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543341805915 "|Pipelined_IITB_RISC|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-2-Final/main.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543341805915 "|Pipelined_IITB_RISC|clear"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543341805915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543341805916 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543341805916 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543341805916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "961 " "Peak virtual memory: 961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543341805928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 23:33:25 2018 " "Processing ended: Tue Nov 27 23:33:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543341805928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543341805928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543341805928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543341805928 ""}
