// Seed: 2267295182
module module_0 (
    output tri id_0,
    input wire id_1,
    output tri module_0,
    input wor id_3,
    output supply1 id_4,
    output logic id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    output wand id_12,
    output wand id_13,
    input uwire id_14,
    input wire id_15,
    output supply0 id_16,
    output tri1 id_17,
    input tri1 id_18
    , id_27,
    output uwire id_19,
    input wand id_20,
    output supply1 id_21,
    input wire id_22,
    input wand id_23,
    input tri0 id_24,
    input tri0 id_25
);
  always @(posedge {1,
    1,
    id_1
  })
  begin
    if (1'b0)
      assert (1);
      else begin
        if (1'b0 - 1'b0) id_5 <= id_14 * 1;
      end
  end
endmodule
module module_1 (
    input wire id_0,
    input logic id_1,
    input logic id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input tri0 id_6
    , id_14,
    input wor id_7,
    output wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    output logic id_12
);
  always @(1 or posedge 1 or 1 % 1 & (1)) begin
    id_8 = id_4;
    if (1 == 1) id_14 <= id_14;
    disable id_15;
    id_14 = #1 1 * id_1 - "";
    id_14 <= 1'd0;
    id_14 <= id_2;
    id_12 <= id_1;
  end
  module_0(
      id_8,
      id_10,
      id_8,
      id_9,
      id_8,
      id_12,
      id_6,
      id_8,
      id_4,
      id_3,
      id_10,
      id_3,
      id_8,
      id_8,
      id_11,
      id_4,
      id_8,
      id_8,
      id_4,
      id_8,
      id_0,
      id_8,
      id_10,
      id_7,
      id_4,
      id_11
  );
endmodule
