INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/github/FPGA_study/traffic_light/traffic_light.srcs/sources_1/new/traffic_light_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/github/FPGA_study/traffic_light/traffic_light.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
