Analysis & Synthesis report for motherboard
Sun Nov 10 23:22:21 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated
 13. Parameter Settings for User Entity Instance: cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component
 14. altsyncram Parameter Settings by Entity Instance
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 10 23:22:21 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; motherboard                                    ;
; Top-level Entity Name           ; motherboard                                    ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 0                                              ;
; Total pins                      ; 61                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,048                                          ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; motherboard        ; motherboard        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------+---------+
; motherboard.bdf                  ; yes             ; User Block Diagram/Schematic File        ; C:/Users/maico/Desktop/motherboard/motherboard.bdf                              ;         ;
; aula04.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/maico/Desktop/motherboard/aula04.bdf                                   ;         ;
; cpu.vhd                          ; yes             ; Auto-Found VHDL File                     ; C:/Users/maico/Desktop/motherboard/cpu.vhd                                      ;         ;
; ram256x8.vhd                     ; yes             ; Auto-Found Wizard-Generated File         ; C:/Users/maico/Desktop/motherboard/ram256x8.vhd                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_3o04.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/maico/Desktop/motherboard/db/altsyncram_3o04.tdf                       ;         ;
; ram256x8.mif                     ; yes             ; Auto-Found Memory Initialization File    ; C:/Users/maico/Desktop/motherboard/ram256x8.mif                                 ;         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 239         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 410         ;
;     -- 7 input functions                    ; 10          ;
;     -- 6 input functions                    ; 57          ;
;     -- 5 input functions                    ; 83          ;
;     -- 4 input functions                    ; 150         ;
;     -- <=3 input functions                  ; 110         ;
;                                             ;             ;
; Dedicated logic registers                   ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 61          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 2048        ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 78          ;
; Total fan-out                               ; 1997        ;
; Average fan-out                             ; 3.70        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |motherboard                                 ; 410 (0)             ; 0 (0)                     ; 2048              ; 0          ; 61   ; 0            ; |motherboard                                                                                                ; motherboard     ; work         ;
;    |aula04:ins867t|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |motherboard|aula04:ins867t                                                                                 ; aula04          ; work         ;
;    |aula04:inst2|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |motherboard|aula04:inst2                                                                                   ; aula04          ; work         ;
;    |aula04:inst3|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |motherboard|aula04:inst3                                                                                   ; aula04          ; work         ;
;    |aula04:inst4|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |motherboard|aula04:inst4                                                                                   ; aula04          ; work         ;
;    |aula04:inst5|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |motherboard|aula04:inst5                                                                                   ; aula04          ; work         ;
;    |aula04:inst6|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |motherboard|aula04:inst6                                                                                   ; aula04          ; work         ;
;    |cpu:inst1|                               ; 368 (368)           ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |motherboard|cpu:inst1                                                                                      ; cpu             ; work         ;
;       |ram256x8:ram_instance|                ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |motherboard|cpu:inst1|ram256x8:ram_instance                                                                ; ram256x8        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |motherboard|cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_3o04:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |motherboard|cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated ; altsyncram_3o04 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                                      ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-----------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; ram256X8.mif ;
+-----------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+------------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal         ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------------+------------------------+
; cpu:inst1|RA[0]                                      ; cpu:inst1|Selector88        ; yes                    ;
; cpu:inst1|RA[1]                                      ; cpu:inst1|Selector88        ; yes                    ;
; cpu:inst1|RA[2]                                      ; cpu:inst1|Selector88        ; yes                    ;
; cpu:inst1|RA[3]                                      ; cpu:inst1|Selector88        ; yes                    ;
; cpu:inst1|FRmaior                                    ; cpu:inst1|FRzero            ; yes                    ;
; cpu:inst1|FRzero                                     ; cpu:inst1|FRzero            ; yes                    ;
; cpu:inst1|RA[4]                                      ; cpu:inst1|Selector88        ; yes                    ;
; cpu:inst1|RA[5]                                      ; cpu:inst1|Selector88        ; yes                    ;
; cpu:inst1|RA[6]                                      ; cpu:inst1|Selector88        ; yes                    ;
; cpu:inst1|RA[7]                                      ; cpu:inst1|Selector88        ; yes                    ;
; cpu:inst1|RR[0]                                      ; cpu:inst1|Selector86        ; yes                    ;
; cpu:inst1|RR[1]                                      ; cpu:inst1|Selector86        ; yes                    ;
; cpu:inst1|RR[2]                                      ; cpu:inst1|Selector86        ; yes                    ;
; cpu:inst1|RR[3]                                      ; cpu:inst1|Selector86        ; yes                    ;
; cpu:inst1|RR[4]                                      ; cpu:inst1|Selector86        ; yes                    ;
; cpu:inst1|RR[5]                                      ; cpu:inst1|Selector86        ; yes                    ;
; cpu:inst1|RR[6]                                      ; cpu:inst1|Selector86        ; yes                    ;
; cpu:inst1|RR[7]                                      ; cpu:inst1|Selector86        ; yes                    ;
; cpu:inst1|saidaREAL[3]                               ; cpu:inst1|saidaREAL[7]      ; yes                    ;
; cpu:inst1|saidaREAL[2]                               ; cpu:inst1|saidaREAL[7]      ; yes                    ;
; cpu:inst1|saidaREAL[1]                               ; cpu:inst1|saidaREAL[7]      ; yes                    ;
; cpu:inst1|saidaREAL[0]                               ; cpu:inst1|saidaREAL[7]      ; yes                    ;
; cpu:inst1|saidaREAL[7]                               ; cpu:inst1|saidaREAL[7]      ; yes                    ;
; cpu:inst1|saidaREAL[6]                               ; cpu:inst1|saidaREAL[7]      ; yes                    ;
; cpu:inst1|saidaREAL[5]                               ; cpu:inst1|saidaREAL[7]      ; yes                    ;
; cpu:inst1|saidaREAL[4]                               ; cpu:inst1|saidaREAL[7]      ; yes                    ;
; cpu:inst1|INIT_ULA                                   ; cpu:inst1|INIT_ULA          ; yes                    ;
; cpu:inst1|IR[5]                                      ; cpu:inst1|state.fetch2_7197 ; yes                    ;
; cpu:inst1|IR[6]                                      ; cpu:inst1|state.fetch2_7197 ; yes                    ;
; cpu:inst1|IR[7]                                      ; cpu:inst1|state.fetch2_7197 ; yes                    ;
; cpu:inst1|IR[4]                                      ; cpu:inst1|state.fetch2_7197 ; yes                    ;
; cpu:inst1|LED1                                       ; reset                       ; yes                    ;
; cpu:inst1|LED2                                       ; reset                       ; yes                    ;
; cpu:inst1|LED3                                       ; reset                       ; yes                    ;
; cpu:inst1|LED4                                       ; reset                       ; yes                    ;
; cpu:inst1|LED5                                       ; reset                       ; yes                    ;
; cpu:inst1|RB[0]                                      ; cpu:inst1|Selector87        ; yes                    ;
; cpu:inst1|state.decode_7147                          ; cpu:inst1|state.decode      ; yes                    ;
; cpu:inst1|IR[2]                                      ; cpu:inst1|state.fetch2_7197 ; yes                    ;
; cpu:inst1|IR[3]                                      ; cpu:inst1|state.fetch2_7197 ; yes                    ;
; cpu:inst1|IR[0]                                      ; cpu:inst1|state.fetch2_7197 ; yes                    ;
; cpu:inst1|IR[1]                                      ; cpu:inst1|state.fetch2_7197 ; yes                    ;
; cpu:inst1|state.exec2_7047                           ; cpu:inst1|state.exec2       ; yes                    ;
; cpu:inst1|state.exec_7097                            ; cpu:inst1|state.exec2       ; yes                    ;
; cpu:inst1|RB[1]                                      ; cpu:inst1|Selector87        ; yes                    ;
; cpu:inst1|RB[2]                                      ; cpu:inst1|Selector87        ; yes                    ;
; cpu:inst1|RB[3]                                      ; cpu:inst1|Selector87        ; yes                    ;
; cpu:inst1|RB[4]                                      ; cpu:inst1|Selector87        ; yes                    ;
; cpu:inst1|RB[5]                                      ; cpu:inst1|Selector87        ; yes                    ;
; cpu:inst1|RB[6]                                      ; cpu:inst1|Selector87        ; yes                    ;
; cpu:inst1|RB[7]                                      ; cpu:inst1|Selector87        ; yes                    ;
; cpu:inst1|RESULT[0]                                  ; cpu:inst1|RESULT[7]         ; yes                    ;
; cpu:inst1|state.fetch2_7197                          ; cpu:inst1|state.decode      ; yes                    ;
; cpu:inst1|state.fetch_7247                           ; cpu:inst1|state.exec2       ; yes                    ;
; cpu:inst1|RESULT[1]                                  ; cpu:inst1|RESULT[7]         ; yes                    ;
; cpu:inst1|RESULT[2]                                  ; cpu:inst1|RESULT[7]         ; yes                    ;
; cpu:inst1|RESULT[3]                                  ; cpu:inst1|RESULT[7]         ; yes                    ;
; cpu:inst1|RESULT[4]                                  ; cpu:inst1|RESULT[7]         ; yes                    ;
; cpu:inst1|RESULT[5]                                  ; cpu:inst1|RESULT[7]         ; yes                    ;
; cpu:inst1|RESULT[6]                                  ; cpu:inst1|RESULT[7]         ; yes                    ;
; cpu:inst1|RESULT[7]                                  ; cpu:inst1|RESULT[7]         ; yes                    ;
; cpu:inst1|X[7]                                       ; cpu:inst1|X[0]              ; yes                    ;
; cpu:inst1|Y[7]                                       ; cpu:inst1|Y[2]              ; yes                    ;
; cpu:inst1|write1                                     ; cpu:inst1|Selector83        ; yes                    ;
; cpu:inst1|data_in[0]                                 ; cpu:inst1|Selector41        ; yes                    ;
; cpu:inst1|waddress[0]                                ; cpu:inst1|Selector41        ; yes                    ;
; cpu:inst1|waddress[1]                                ; cpu:inst1|Selector41        ; yes                    ;
; cpu:inst1|waddress[2]                                ; cpu:inst1|Selector41        ; yes                    ;
; cpu:inst1|waddress[3]                                ; cpu:inst1|Selector41        ; yes                    ;
; cpu:inst1|waddress[4]                                ; cpu:inst1|Selector41        ; yes                    ;
; cpu:inst1|waddress[5]                                ; cpu:inst1|Selector41        ; yes                    ;
; cpu:inst1|waddress[6]                                ; cpu:inst1|Selector41        ; yes                    ;
; cpu:inst1|waddress[7]                                ; cpu:inst1|Selector41        ; yes                    ;
; cpu:inst1|raddress[0]                                ; cpu:inst1|Selector84        ; yes                    ;
; cpu:inst1|raddress[1]                                ; cpu:inst1|Selector84        ; yes                    ;
; cpu:inst1|raddress[2]                                ; cpu:inst1|Selector84        ; yes                    ;
; cpu:inst1|raddress[3]                                ; cpu:inst1|Selector84        ; yes                    ;
; cpu:inst1|raddress[4]                                ; cpu:inst1|Selector84        ; yes                    ;
; cpu:inst1|raddress[5]                                ; cpu:inst1|Selector84        ; yes                    ;
; cpu:inst1|raddress[6]                                ; cpu:inst1|Selector84        ; yes                    ;
; cpu:inst1|raddress[7]                                ; cpu:inst1|Selector84        ; yes                    ;
; cpu:inst1|ESPERA                                     ; cpu:inst1|ESPERA            ; yes                    ;
; cpu:inst1|data_in[1]                                 ; cpu:inst1|Selector41        ; yes                    ;
; cpu:inst1|data_in[2]                                 ; cpu:inst1|Selector41        ; yes                    ;
; cpu:inst1|data_in[3]                                 ; cpu:inst1|Selector41        ; yes                    ;
; cpu:inst1|X[0]                                       ; cpu:inst1|X[0]              ; yes                    ;
; cpu:inst1|Y[0]                                       ; cpu:inst1|Y[2]              ; yes                    ;
; cpu:inst1|X[1]                                       ; cpu:inst1|X[0]              ; yes                    ;
; cpu:inst1|Y[1]                                       ; cpu:inst1|Y[2]              ; yes                    ;
; cpu:inst1|X[2]                                       ; cpu:inst1|X[0]              ; yes                    ;
; cpu:inst1|Y[2]                                       ; cpu:inst1|Y[2]              ; yes                    ;
; cpu:inst1|X[3]                                       ; cpu:inst1|X[0]              ; yes                    ;
; cpu:inst1|Y[3]                                       ; cpu:inst1|Y[2]              ; yes                    ;
; cpu:inst1|X[4]                                       ; cpu:inst1|X[0]              ; yes                    ;
; cpu:inst1|Y[4]                                       ; cpu:inst1|Y[2]              ; yes                    ;
; cpu:inst1|Y[5]                                       ; cpu:inst1|Y[2]              ; yes                    ;
; cpu:inst1|X[5]                                       ; cpu:inst1|X[0]              ; yes                    ;
; cpu:inst1|X[6]                                       ; cpu:inst1|X[0]              ; yes                    ;
; cpu:inst1|Y[6]                                       ; cpu:inst1|Y[2]              ; yes                    ;
; cpu:inst1|data_in[4]                                 ; cpu:inst1|Selector41        ; yes                    ;
; Number of user-specified and inferred latches = 111  ;                             ;                        ;
+------------------------------------------------------+-----------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |motherboard|cpu:inst1|Y[0]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |motherboard|cpu:inst1|saidaREAL[6] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |motherboard|cpu:inst1|RESULT[6]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |motherboard|cpu:inst1|Selector42   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |motherboard|cpu:inst1|Selector49   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |motherboard|cpu:inst1|Selector90   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |motherboard|cpu:inst1|Selector35   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |motherboard|cpu:inst1|Selector11   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |motherboard|cpu:inst1|Selector4    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |motherboard|cpu:inst1|Selector40   ;
; 13:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; No         ; |motherboard|cpu:inst1|Selector51   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; No         ; |motherboard|cpu:inst1|Selector17   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                   ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                   ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; ram256X8.mif         ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_3o04      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 256                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 8                                                               ;
;     -- NUMWORDS_B                         ; 256                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 452                         ;
;     arith             ; 17                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 8                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 425                         ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 82                          ;
;         4 data inputs ; 150                         ;
;         5 data inputs ; 83                          ;
;         6 data inputs ; 57                          ;
; boundary_port         ; 61                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.40                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sun Nov 10 23:22:10 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off motherboard -c motherboard
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file motherboard.bdf
    Info (12023): Found entity 1: motherboard
Info (12127): Elaborating entity "motherboard" for the top level hierarchy
Warning (275080): Converted elements in bus name "e" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "e[0]" to "e0"
    Warning (275081): Converted element name(s) from "e[1]" to "e1"
    Warning (275081): Converted element name(s) from "e[2]" to "e2"
    Warning (275081): Converted element name(s) from "e[3]" to "e3"
    Warning (275081): Converted element name(s) from "e[4]" to "e4"
    Warning (275081): Converted element name(s) from "e[5]" to "e5"
    Warning (275081): Converted element name(s) from "e[6]" to "e6"
    Warning (275081): Converted element name(s) from "e[7]" to "e7"
    Warning (275081): Converted element name(s) from "e[7..0]" to "e7..0"
Warning (12125): Using design file aula04.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: aula04
Info (12128): Elaborating entity "aula04" for hierarchy "aula04:inst2"
Warning (275011): Block or symbol "OR4" of instance "inst21" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst64" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst71" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst76" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst78" overlaps another block or symbol
Warning (12125): Using design file cpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu-main File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 27
    Info (12023): Found entity 1: cpu File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 7
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:inst1"
Warning (10492): VHDL Process Statement warning at cpu.vhd(115): signal "INIT_ULA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 115
Warning (10492): VHDL Process Statement warning at cpu.vhd(116): signal "RESULT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 116
Warning (10492): VHDL Process Statement warning at cpu.vhd(135): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 135
Warning (10492): VHDL Process Statement warning at cpu.vhd(153): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 153
Warning (10492): VHDL Process Statement warning at cpu.vhd(154): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 154
Warning (10492): VHDL Process Statement warning at cpu.vhd(175): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 175
Warning (10492): VHDL Process Statement warning at cpu.vhd(176): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 176
Warning (10492): VHDL Process Statement warning at cpu.vhd(178): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 178
Warning (10492): VHDL Process Statement warning at cpu.vhd(179): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 179
Warning (10492): VHDL Process Statement warning at cpu.vhd(180): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 180
Warning (10492): VHDL Process Statement warning at cpu.vhd(182): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 182
Warning (10492): VHDL Process Statement warning at cpu.vhd(183): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 183
Warning (10492): VHDL Process Statement warning at cpu.vhd(184): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 184
Warning (10492): VHDL Process Statement warning at cpu.vhd(186): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 186
Warning (10492): VHDL Process Statement warning at cpu.vhd(187): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 187
Warning (10492): VHDL Process Statement warning at cpu.vhd(188): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 188
Warning (10492): VHDL Process Statement warning at cpu.vhd(189): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 189
Warning (10492): VHDL Process Statement warning at cpu.vhd(190): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 190
Warning (10492): VHDL Process Statement warning at cpu.vhd(191): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 191
Warning (10492): VHDL Process Statement warning at cpu.vhd(193): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 193
Warning (10492): VHDL Process Statement warning at cpu.vhd(194): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 194
Warning (10492): VHDL Process Statement warning at cpu.vhd(195): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 195
Warning (10492): VHDL Process Statement warning at cpu.vhd(197): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 197
Warning (10492): VHDL Process Statement warning at cpu.vhd(198): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 198
Warning (10492): VHDL Process Statement warning at cpu.vhd(199): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 199
Warning (10492): VHDL Process Statement warning at cpu.vhd(201): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 201
Warning (10492): VHDL Process Statement warning at cpu.vhd(202): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 202
Warning (10492): VHDL Process Statement warning at cpu.vhd(203): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 203
Warning (10492): VHDL Process Statement warning at cpu.vhd(204): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 204
Warning (10492): VHDL Process Statement warning at cpu.vhd(205): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 205
Warning (10492): VHDL Process Statement warning at cpu.vhd(206): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 206
Warning (10492): VHDL Process Statement warning at cpu.vhd(208): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 208
Warning (10492): VHDL Process Statement warning at cpu.vhd(209): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 209
Warning (10492): VHDL Process Statement warning at cpu.vhd(210): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 210
Warning (10492): VHDL Process Statement warning at cpu.vhd(211): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 211
Warning (10492): VHDL Process Statement warning at cpu.vhd(212): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 212
Warning (10492): VHDL Process Statement warning at cpu.vhd(213): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 213
Warning (10492): VHDL Process Statement warning at cpu.vhd(214): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 214
Warning (10492): VHDL Process Statement warning at cpu.vhd(215): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 215
Warning (10492): VHDL Process Statement warning at cpu.vhd(216): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 216
Warning (10492): VHDL Process Statement warning at cpu.vhd(217): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 217
Warning (10492): VHDL Process Statement warning at cpu.vhd(218): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 218
Warning (10492): VHDL Process Statement warning at cpu.vhd(219): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 219
Warning (10492): VHDL Process Statement warning at cpu.vhd(221): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 221
Warning (10492): VHDL Process Statement warning at cpu.vhd(222): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 222
Warning (10492): VHDL Process Statement warning at cpu.vhd(223): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 223
Warning (10492): VHDL Process Statement warning at cpu.vhd(225): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 225
Warning (10492): VHDL Process Statement warning at cpu.vhd(226): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 226
Warning (10492): VHDL Process Statement warning at cpu.vhd(227): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 227
Warning (10492): VHDL Process Statement warning at cpu.vhd(228): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 228
Warning (10492): VHDL Process Statement warning at cpu.vhd(229): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 229
Warning (10492): VHDL Process Statement warning at cpu.vhd(230): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 230
Warning (10492): VHDL Process Statement warning at cpu.vhd(239): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 239
Warning (10492): VHDL Process Statement warning at cpu.vhd(240): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 240
Warning (10492): VHDL Process Statement warning at cpu.vhd(241): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 241
Warning (10492): VHDL Process Statement warning at cpu.vhd(242): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 242
Warning (10492): VHDL Process Statement warning at cpu.vhd(243): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 243
Warning (10492): VHDL Process Statement warning at cpu.vhd(244): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 244
Warning (10492): VHDL Process Statement warning at cpu.vhd(245): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 245
Warning (10492): VHDL Process Statement warning at cpu.vhd(254): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 254
Warning (10492): VHDL Process Statement warning at cpu.vhd(255): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 255
Warning (10492): VHDL Process Statement warning at cpu.vhd(262): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 262
Warning (10492): VHDL Process Statement warning at cpu.vhd(263): signal "FRzero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 263
Warning (10492): VHDL Process Statement warning at cpu.vhd(264): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 264
Warning (10492): VHDL Process Statement warning at cpu.vhd(273): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 273
Warning (10492): VHDL Process Statement warning at cpu.vhd(274): signal "FRzero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 274
Warning (10492): VHDL Process Statement warning at cpu.vhd(274): signal "FRmaior" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 274
Warning (10492): VHDL Process Statement warning at cpu.vhd(275): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 275
Warning (10492): VHDL Process Statement warning at cpu.vhd(283): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 283
Warning (10492): VHDL Process Statement warning at cpu.vhd(285): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 285
Warning (10492): VHDL Process Statement warning at cpu.vhd(286): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 286
Warning (10492): VHDL Process Statement warning at cpu.vhd(288): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 288
Warning (10492): VHDL Process Statement warning at cpu.vhd(289): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 289
Warning (10492): VHDL Process Statement warning at cpu.vhd(291): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 291
Warning (10492): VHDL Process Statement warning at cpu.vhd(292): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 292
Warning (10492): VHDL Process Statement warning at cpu.vhd(294): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 294
Warning (10492): VHDL Process Statement warning at cpu.vhd(295): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 295
Warning (10492): VHDL Process Statement warning at cpu.vhd(297): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 297
Warning (10492): VHDL Process Statement warning at cpu.vhd(298): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 298
Warning (10492): VHDL Process Statement warning at cpu.vhd(300): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 300
Warning (10492): VHDL Process Statement warning at cpu.vhd(301): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 301
Warning (10492): VHDL Process Statement warning at cpu.vhd(303): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 303
Warning (10492): VHDL Process Statement warning at cpu.vhd(304): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 304
Warning (10492): VHDL Process Statement warning at cpu.vhd(306): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 306
Warning (10492): VHDL Process Statement warning at cpu.vhd(307): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 307
Warning (10492): VHDL Process Statement warning at cpu.vhd(309): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 309
Warning (10492): VHDL Process Statement warning at cpu.vhd(310): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 310
Warning (10492): VHDL Process Statement warning at cpu.vhd(312): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 312
Warning (10492): VHDL Process Statement warning at cpu.vhd(313): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 313
Warning (10492): VHDL Process Statement warning at cpu.vhd(315): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 315
Warning (10492): VHDL Process Statement warning at cpu.vhd(316): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 316
Warning (10492): VHDL Process Statement warning at cpu.vhd(318): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 318
Warning (10492): VHDL Process Statement warning at cpu.vhd(319): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 319
Warning (10492): VHDL Process Statement warning at cpu.vhd(328): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 328
Warning (10492): VHDL Process Statement warning at cpu.vhd(330): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 330
Warning (10492): VHDL Process Statement warning at cpu.vhd(331): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 331
Warning (10492): VHDL Process Statement warning at cpu.vhd(332): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 332
Warning (10492): VHDL Process Statement warning at cpu.vhd(335): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 335
Warning (10492): VHDL Process Statement warning at cpu.vhd(336): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 336
Warning (10492): VHDL Process Statement warning at cpu.vhd(337): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 337
Warning (10492): VHDL Process Statement warning at cpu.vhd(340): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 340
Warning (10492): VHDL Process Statement warning at cpu.vhd(341): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 341
Warning (10492): VHDL Process Statement warning at cpu.vhd(342): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 342
Warning (10492): VHDL Process Statement warning at cpu.vhd(345): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 345
Warning (10492): VHDL Process Statement warning at cpu.vhd(346): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 346
Warning (10492): VHDL Process Statement warning at cpu.vhd(348): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 348
Warning (10492): VHDL Process Statement warning at cpu.vhd(349): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 349
Warning (10492): VHDL Process Statement warning at cpu.vhd(350): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 350
Warning (10492): VHDL Process Statement warning at cpu.vhd(353): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 353
Warning (10492): VHDL Process Statement warning at cpu.vhd(354): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 354
Warning (10492): VHDL Process Statement warning at cpu.vhd(355): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 355
Warning (10492): VHDL Process Statement warning at cpu.vhd(358): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 358
Warning (10492): VHDL Process Statement warning at cpu.vhd(359): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 359
Warning (10492): VHDL Process Statement warning at cpu.vhd(360): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 360
Warning (10492): VHDL Process Statement warning at cpu.vhd(363): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 363
Warning (10492): VHDL Process Statement warning at cpu.vhd(364): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 364
Warning (10492): VHDL Process Statement warning at cpu.vhd(366): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 366
Warning (10492): VHDL Process Statement warning at cpu.vhd(367): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 367
Warning (10492): VHDL Process Statement warning at cpu.vhd(368): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 368
Warning (10492): VHDL Process Statement warning at cpu.vhd(371): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 371
Warning (10492): VHDL Process Statement warning at cpu.vhd(372): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 372
Warning (10492): VHDL Process Statement warning at cpu.vhd(373): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 373
Warning (10492): VHDL Process Statement warning at cpu.vhd(376): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 376
Warning (10492): VHDL Process Statement warning at cpu.vhd(377): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 377
Warning (10492): VHDL Process Statement warning at cpu.vhd(378): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 378
Warning (10492): VHDL Process Statement warning at cpu.vhd(381): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 381
Warning (10492): VHDL Process Statement warning at cpu.vhd(382): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 382
Warning (10492): VHDL Process Statement warning at cpu.vhd(395): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 395
Warning (10492): VHDL Process Statement warning at cpu.vhd(397): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 397
Warning (10492): VHDL Process Statement warning at cpu.vhd(398): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 398
Warning (10492): VHDL Process Statement warning at cpu.vhd(400): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 400
Warning (10492): VHDL Process Statement warning at cpu.vhd(401): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 401
Warning (10492): VHDL Process Statement warning at cpu.vhd(403): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 403
Warning (10492): VHDL Process Statement warning at cpu.vhd(404): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 404
Warning (10492): VHDL Process Statement warning at cpu.vhd(406): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 406
Warning (10492): VHDL Process Statement warning at cpu.vhd(407): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 407
Warning (10492): VHDL Process Statement warning at cpu.vhd(409): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 409
Warning (10492): VHDL Process Statement warning at cpu.vhd(410): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 410
Warning (10492): VHDL Process Statement warning at cpu.vhd(412): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 412
Warning (10492): VHDL Process Statement warning at cpu.vhd(413): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 413
Warning (10492): VHDL Process Statement warning at cpu.vhd(422): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 422
Warning (10492): VHDL Process Statement warning at cpu.vhd(424): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 424
Warning (10492): VHDL Process Statement warning at cpu.vhd(425): signal "entrada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 425
Warning (10492): VHDL Process Statement warning at cpu.vhd(427): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 427
Warning (10492): VHDL Process Statement warning at cpu.vhd(428): signal "entrada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 428
Warning (10492): VHDL Process Statement warning at cpu.vhd(430): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 430
Warning (10492): VHDL Process Statement warning at cpu.vhd(431): signal "entrada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 431
Warning (10492): VHDL Process Statement warning at cpu.vhd(440): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 440
Warning (10492): VHDL Process Statement warning at cpu.vhd(442): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 442
Warning (10492): VHDL Process Statement warning at cpu.vhd(443): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 443
Warning (10492): VHDL Process Statement warning at cpu.vhd(445): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 445
Warning (10492): VHDL Process Statement warning at cpu.vhd(446): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 446
Warning (10492): VHDL Process Statement warning at cpu.vhd(448): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 448
Warning (10492): VHDL Process Statement warning at cpu.vhd(449): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 449
Warning (10492): VHDL Process Statement warning at cpu.vhd(458): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 458
Warning (10492): VHDL Process Statement warning at cpu.vhd(459): signal "ESPERA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 459
Warning (10492): VHDL Process Statement warning at cpu.vhd(463): signal "wait2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 463
Warning (10492): VHDL Process Statement warning at cpu.vhd(494): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 494
Warning (10492): VHDL Process Statement warning at cpu.vhd(495): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 495
Warning (10492): VHDL Process Statement warning at cpu.vhd(497): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 497
Warning (10492): VHDL Process Statement warning at cpu.vhd(498): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 498
Warning (10492): VHDL Process Statement warning at cpu.vhd(501): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 501
Warning (10492): VHDL Process Statement warning at cpu.vhd(502): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 502
Warning (10492): VHDL Process Statement warning at cpu.vhd(505): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 505
Warning (10492): VHDL Process Statement warning at cpu.vhd(506): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 506
Warning (10492): VHDL Process Statement warning at cpu.vhd(509): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 509
Warning (10492): VHDL Process Statement warning at cpu.vhd(510): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 510
Warning (10492): VHDL Process Statement warning at cpu.vhd(513): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 513
Warning (10492): VHDL Process Statement warning at cpu.vhd(514): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 514
Warning (10492): VHDL Process Statement warning at cpu.vhd(517): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 517
Warning (10492): VHDL Process Statement warning at cpu.vhd(518): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 518
Warning (10492): VHDL Process Statement warning at cpu.vhd(530): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 530
Warning (10492): VHDL Process Statement warning at cpu.vhd(531): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 531
Warning (10492): VHDL Process Statement warning at cpu.vhd(538): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 538
Warning (10492): VHDL Process Statement warning at cpu.vhd(539): signal "FRzero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 539
Warning (10492): VHDL Process Statement warning at cpu.vhd(540): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 540
Warning (10492): VHDL Process Statement warning at cpu.vhd(548): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 548
Warning (10492): VHDL Process Statement warning at cpu.vhd(549): signal "FRzero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 549
Warning (10492): VHDL Process Statement warning at cpu.vhd(549): signal "FRmaior" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 549
Warning (10492): VHDL Process Statement warning at cpu.vhd(550): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 550
Warning (10492): VHDL Process Statement warning at cpu.vhd(558): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 558
Warning (10492): VHDL Process Statement warning at cpu.vhd(560): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 560
Warning (10492): VHDL Process Statement warning at cpu.vhd(561): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 561
Warning (10492): VHDL Process Statement warning at cpu.vhd(563): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 563
Warning (10492): VHDL Process Statement warning at cpu.vhd(564): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 564
Warning (10492): VHDL Process Statement warning at cpu.vhd(566): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 566
Warning (10492): VHDL Process Statement warning at cpu.vhd(567): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 567
Warning (10492): VHDL Process Statement warning at cpu.vhd(569): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 569
Warning (10492): VHDL Process Statement warning at cpu.vhd(570): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 570
Warning (10492): VHDL Process Statement warning at cpu.vhd(572): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 572
Warning (10492): VHDL Process Statement warning at cpu.vhd(573): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 573
Warning (10492): VHDL Process Statement warning at cpu.vhd(575): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 575
Warning (10492): VHDL Process Statement warning at cpu.vhd(576): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 576
Warning (10492): VHDL Process Statement warning at cpu.vhd(578): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 578
Warning (10492): VHDL Process Statement warning at cpu.vhd(579): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 579
Warning (10492): VHDL Process Statement warning at cpu.vhd(581): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 581
Warning (10492): VHDL Process Statement warning at cpu.vhd(582): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 582
Warning (10492): VHDL Process Statement warning at cpu.vhd(584): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 584
Warning (10492): VHDL Process Statement warning at cpu.vhd(585): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 585
Warning (10492): VHDL Process Statement warning at cpu.vhd(587): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 587
Warning (10492): VHDL Process Statement warning at cpu.vhd(588): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 588
Warning (10492): VHDL Process Statement warning at cpu.vhd(590): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 590
Warning (10492): VHDL Process Statement warning at cpu.vhd(591): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 591
Warning (10492): VHDL Process Statement warning at cpu.vhd(593): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 593
Warning (10492): VHDL Process Statement warning at cpu.vhd(594): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 594
Warning (10492): VHDL Process Statement warning at cpu.vhd(603): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 603
Warning (10492): VHDL Process Statement warning at cpu.vhd(606): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 606
Warning (10492): VHDL Process Statement warning at cpu.vhd(607): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 607
Warning (10492): VHDL Process Statement warning at cpu.vhd(608): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 608
Warning (10492): VHDL Process Statement warning at cpu.vhd(611): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 611
Warning (10492): VHDL Process Statement warning at cpu.vhd(612): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 612
Warning (10492): VHDL Process Statement warning at cpu.vhd(613): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 613
Warning (10492): VHDL Process Statement warning at cpu.vhd(616): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 616
Warning (10492): VHDL Process Statement warning at cpu.vhd(617): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 617
Warning (10492): VHDL Process Statement warning at cpu.vhd(618): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 618
Warning (10492): VHDL Process Statement warning at cpu.vhd(647): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 647
Warning (10492): VHDL Process Statement warning at cpu.vhd(649): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 649
Warning (10492): VHDL Process Statement warning at cpu.vhd(650): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 650
Warning (10492): VHDL Process Statement warning at cpu.vhd(652): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 652
Warning (10492): VHDL Process Statement warning at cpu.vhd(653): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 653
Warning (10492): VHDL Process Statement warning at cpu.vhd(655): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 655
Warning (10492): VHDL Process Statement warning at cpu.vhd(656): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 656
Warning (10492): VHDL Process Statement warning at cpu.vhd(665): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 665
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "RA", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "RB", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "RR", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "PC", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "IR", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "data_in", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "raddress", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "waddress", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "write1", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "INIT_ULA", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "LED1", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "LED2", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "LED3", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "LED4", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "LED5", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "state", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "X", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "Y", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "saidaREAL", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10631): VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable "ESPERA", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (10542): VHDL Variable Declaration warning at cpu.vhd(685): used initial value expression for variable "SUPERIOR" because variable was never assigned a value File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 685
Warning (10542): VHDL Variable Declaration warning at cpu.vhd(686): used initial value expression for variable "INFERIOR" because variable was never assigned a value File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 686
Warning (10542): VHDL Variable Declaration warning at cpu.vhd(687): used initial value expression for variable "X_SOMA" because variable was never assigned a value File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 687
Warning (10542): VHDL Variable Declaration warning at cpu.vhd(688): used initial value expression for variable "Y_SOMA" because variable was never assigned a value File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 688
Warning (10492): VHDL Process Statement warning at cpu.vhd(697): signal "INIT_ULA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 697
Warning (10492): VHDL Process Statement warning at cpu.vhd(698): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 698
Warning (10492): VHDL Process Statement warning at cpu.vhd(715): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 715
Warning (10492): VHDL Process Statement warning at cpu.vhd(732): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 732
Warning (10492): VHDL Process Statement warning at cpu.vhd(736): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 736
Warning (10492): VHDL Process Statement warning at cpu.vhd(740): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 740
Warning (10492): VHDL Process Statement warning at cpu.vhd(744): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 744
Warning (10631): VHDL Process Statement warning at cpu.vhd(681): inferring latch(es) for signal or variable "RESULT", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Warning (10631): VHDL Process Statement warning at cpu.vhd(681): inferring latch(es) for signal or variable "FRzero", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Warning (10631): VHDL Process Statement warning at cpu.vhd(681): inferring latch(es) for signal or variable "FRmaior", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Info (10041): Inferred latch for "FRmaior" at cpu.vhd(681) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Info (10041): Inferred latch for "FRzero" at cpu.vhd(681) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Info (10041): Inferred latch for "RESULT[0]" at cpu.vhd(681) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Info (10041): Inferred latch for "RESULT[1]" at cpu.vhd(681) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Info (10041): Inferred latch for "RESULT[2]" at cpu.vhd(681) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Info (10041): Inferred latch for "RESULT[3]" at cpu.vhd(681) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Info (10041): Inferred latch for "RESULT[4]" at cpu.vhd(681) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Info (10041): Inferred latch for "RESULT[5]" at cpu.vhd(681) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Info (10041): Inferred latch for "RESULT[6]" at cpu.vhd(681) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Info (10041): Inferred latch for "RESULT[7]" at cpu.vhd(681) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
Info (10041): Inferred latch for "ESPERA" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "saidaREAL[0]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "saidaREAL[1]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "saidaREAL[2]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "saidaREAL[3]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "saidaREAL[4]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "saidaREAL[5]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "saidaREAL[6]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "saidaREAL[7]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "Y[0]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "Y[1]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "Y[2]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "Y[3]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "Y[4]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "Y[5]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "Y[6]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "Y[7]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "X[0]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "X[1]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "X[2]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "X[3]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "X[4]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "X[5]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "X[6]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "X[7]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "LED5" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "LED4" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "LED3" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "LED2" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "LED1" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "INIT_ULA" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "write1" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "waddress[0]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "waddress[1]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "waddress[2]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "waddress[3]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "waddress[4]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "waddress[5]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "waddress[6]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "waddress[7]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "raddress[0]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "raddress[1]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "raddress[2]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "raddress[3]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "raddress[4]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "raddress[5]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "raddress[6]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "raddress[7]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "data_in[0]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "data_in[1]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "data_in[2]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "data_in[3]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "data_in[4]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "data_in[5]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "data_in[6]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "data_in[7]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "IR[0]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "IR[1]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "IR[2]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "IR[3]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "IR[4]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "IR[5]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "IR[6]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "IR[7]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "PC[0]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "PC[1]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "PC[2]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "PC[3]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "PC[4]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "PC[5]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "PC[6]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "PC[7]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RR[0]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RR[1]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RR[2]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RR[3]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RR[4]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RR[5]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RR[6]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RR[7]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RB[0]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RB[1]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RB[2]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RB[3]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RB[4]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RB[5]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RB[6]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RB[7]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RA[0]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RA[1]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RA[2]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RA[3]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RA[4]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RA[5]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RA[6]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "RA[7]" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "state.exec2" at cpu.vhd(100) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Info (10041): Inferred latch for "state.exec" at cpu.vhd(100) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Info (10041): Inferred latch for "state.decode" at cpu.vhd(100) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Info (10041): Inferred latch for "state.fetch2" at cpu.vhd(100) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Info (10041): Inferred latch for "state.fetch" at cpu.vhd(100) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (12125): Using design file ram256x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram256x8-SYN File: C:/Users/maico/Desktop/motherboard/ram256x8.vhd Line: 56
    Info (12023): Found entity 1: ram256x8 File: C:/Users/maico/Desktop/motherboard/ram256x8.vhd Line: 43
Info (12128): Elaborating entity "ram256x8" for hierarchy "cpu:inst1|ram256x8:ram_instance" File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 83
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component" File: C:/Users/maico/Desktop/motherboard/ram256x8.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component" File: C:/Users/maico/Desktop/motherboard/ram256x8.vhd Line: 63
Info (12133): Instantiated megafunction "cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/maico/Desktop/motherboard/ram256x8.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ram256X8.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3o04.tdf
    Info (12023): Found entity 1: altsyncram_3o04 File: C:/Users/maico/Desktop/motherboard/db/altsyncram_3o04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3o04" for hierarchy "cpu:inst1|ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (13012): Latch cpu:inst1|RA[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RA[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RA[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RA[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RA[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RA[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RA[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RA[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RR[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RR[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RR[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RR[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RR[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RR[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RR[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RR[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|saidaREAL[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|saidaREAL[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|saidaREAL[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|saidaREAL[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|saidaREAL[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|saidaREAL[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|saidaREAL[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|saidaREAL[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|INIT_ULA has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RB[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|state.decode_7147 has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|state.exec2_7047 has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|state.exec_7097 has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RB[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RB[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RB[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RB[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RB[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RB[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RB[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RESULT[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|state.fetch_7247 has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec2_7047 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|RESULT[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|RESULT[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|RESULT[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|RESULT[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|RESULT[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|RESULT[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|RESULT[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 681
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|X[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|Y[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|write1 has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 67
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec2_7047 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|data_in[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|waddress[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|waddress[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|waddress[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|waddress[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|waddress[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|waddress[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|waddress[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|waddress[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|raddress[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|raddress[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|raddress[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|raddress[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|raddress[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|raddress[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|raddress[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|raddress[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.decode_7147 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|data_in[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|data_in[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|data_in[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|X[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|Y[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|X[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|Y[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|X[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|Y[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|X[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|Y[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|X[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|Y[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|Y[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|X[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|X[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|Y[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|data_in[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|data_in[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|data_in[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|data_in[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch cpu:inst1|PC[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|PC[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|PC[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|PC[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|PC[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|PC[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|PC[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Warning (13012): Latch cpu:inst1|PC[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst1|state.exec_7097 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 100
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 479 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 410 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 464 warnings
    Info: Peak virtual memory: 4953 megabytes
    Info: Processing ended: Sun Nov 10 23:22:21 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:12


