{
  "DESIGN_NAME": "gpu",
  "VERILOG_FILES": [
    "dir::src/enums.svh",
    "dir::src/controller.sv",
    "dir::src/dcr.sv",
    "dir::src/decoder.sv",
    "dir::src/dispatch.sv",
    "dir::src/fetch.sv",
    "dir::src/load_store_unit.sv",
    "dir::src/program_counter.sv",
    "dir::src/registers.sv",
    "dir::src/scheduler.sv",
    "dir::src/simple_alu.sv",
    "dir::src/compute_core.sv",
    "dir::src/gpu.sv"
  ],
  "VERILOG_INPUT_TYPE": "systemverilog",
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk",
  "SYNTH_STRATEGY": "DELAY 1",
  "PL_TARGET_DENSITY": 0.55,
  "FP_SIZING": "relative",
  "FP_CORE_UTIL": 24,
  "CLOCK_TREE_SYNTH": 1,
  "ROUTING_OPTIMIZATION": 1

}
