* Signals
** Input
B input register
DAA
I/ADDC
SUMS enable
ANDS enable
EORS enable
ORS enable
SRS enable
A input regiser
** Output
Overflow AVR
Carry ACR
Half carry HC
Shift right
Or
EOR
And
Sum
* Instructions
ADC (add with carry)
AND (bitwise AND with accumulator)
ASL (arithmetic shift left)
BIT (test BITs)
CMP (compare accumulator)
CPX (compare X register)
CPY (compare Y register)
DEC (decrement memory)
EOR (bitwise exclusive or)
INC (increment memory)
LSR (logical shift right)
ORA (bitwise or with accumulator)
ROL (rotate left)
ROR (rotate right)
SBC (subtract with carry)
