#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000911930 .scope module, "FD2" "FD2" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "D";
    .port_info 4 /OUTPUT 2 "Q";
o0000000000934be8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000932580_0 .net "D", 1 0, o0000000000934be8;  0 drivers
v0000000000930dc0_0 .net "Q", 1 0, L_0000000000988400;  1 drivers
o0000000000934918 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009324e0_0 .net "clock", 0 0, o0000000000934918;  0 drivers
o0000000000934948 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000931d60_0 .net "en", 0 0, o0000000000934948;  0 drivers
o0000000000934978 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009328a0_0 .net "reset", 0 0, o0000000000934978;  0 drivers
L_0000000000988a40 .part o0000000000934be8, 0, 1;
L_0000000000989080 .part o0000000000934be8, 1, 1;
L_0000000000988400 .concat8 [ 1 1 0 0], v0000000000931a40_0, v00000000009319a0_0;
S_000000000091c300 .scope module, "N1" "FD1" 2 15, 2 3 0, S_0000000000911930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v00000000009326c0_0 .net "D", 0 0, L_0000000000988a40;  1 drivers
v0000000000931a40_0 .var "Q", 0 0;
v0000000000931c20_0 .net "clock", 0 0, o0000000000934918;  alias, 0 drivers
v00000000009310e0_0 .net "en", 0 0, o0000000000934948;  alias, 0 drivers
v0000000000932760_0 .net "reset", 0 0, o0000000000934978;  alias, 0 drivers
E_000000000092eb50/0 .event edge, v00000000009310e0_0;
E_000000000092eb50/1 .event posedge, v0000000000932760_0, v0000000000931c20_0;
E_000000000092eb50 .event/or E_000000000092eb50/0, E_000000000092eb50/1;
S_000000000091c490 .scope module, "N2" "FD1" 2 16, 2 3 0, S_0000000000911930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000931720_0 .net "D", 0 0, L_0000000000989080;  1 drivers
v00000000009319a0_0 .var "Q", 0 0;
v0000000000932620_0 .net "clock", 0 0, o0000000000934918;  alias, 0 drivers
v0000000000931e00_0 .net "en", 0 0, o0000000000934948;  alias, 0 drivers
v0000000000932800_0 .net "reset", 0 0, o0000000000934978;  alias, 0 drivers
S_0000000000933440 .scope module, "FD4" "FD4" 2 19;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
o0000000000935308 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000932b20_0 .net "D", 3 0, o0000000000935308;  0 drivers
v00000000009321c0_0 .net "Q", 3 0, L_0000000000988540;  1 drivers
o0000000000934d98 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000932260_0 .net "clock", 0 0, o0000000000934d98;  0 drivers
o0000000000934dc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009315e0_0 .net "en", 0 0, o0000000000934dc8;  0 drivers
o0000000000934df8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009314a0_0 .net "reset", 0 0, o0000000000934df8;  0 drivers
L_0000000000987a00 .part o0000000000935308, 0, 1;
L_0000000000989760 .part o0000000000935308, 1, 1;
L_0000000000988900 .part o0000000000935308, 2, 1;
L_0000000000989260 .part o0000000000935308, 3, 1;
L_0000000000988540 .concat8 [ 1 1 1 1], v0000000000931ae0_0, v0000000000931fe0_0, v0000000000932080_0, v0000000000931540_0;
S_000000000091a240 .scope module, "N1" "FD1" 2 20, 2 3 0, S_0000000000933440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000931180_0 .net "D", 0 0, L_0000000000987a00;  1 drivers
v0000000000931ae0_0 .var "Q", 0 0;
v00000000009317c0_0 .net "clock", 0 0, o0000000000934d98;  alias, 0 drivers
v0000000000931680_0 .net "en", 0 0, o0000000000934dc8;  alias, 0 drivers
v0000000000931ea0_0 .net "reset", 0 0, o0000000000934df8;  alias, 0 drivers
E_000000000092f1d0/0 .event edge, v0000000000931680_0;
E_000000000092f1d0/1 .event posedge, v0000000000931ea0_0, v00000000009317c0_0;
E_000000000092f1d0 .event/or E_000000000092f1d0/0, E_000000000092f1d0/1;
S_000000000091a3d0 .scope module, "N2" "FD1" 2 21, 2 3 0, S_0000000000933440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000931220_0 .net "D", 0 0, L_0000000000989760;  1 drivers
v0000000000931fe0_0 .var "Q", 0 0;
v0000000000930e60_0 .net "clock", 0 0, o0000000000934d98;  alias, 0 drivers
v0000000000931900_0 .net "en", 0 0, o0000000000934dc8;  alias, 0 drivers
v0000000000931f40_0 .net "reset", 0 0, o0000000000934df8;  alias, 0 drivers
S_00000000008cd330 .scope module, "N3" "FD1" 2 22, 2 3 0, S_0000000000933440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000931b80_0 .net "D", 0 0, L_0000000000988900;  1 drivers
v0000000000932080_0 .var "Q", 0 0;
v0000000000931cc0_0 .net "clock", 0 0, o0000000000934d98;  alias, 0 drivers
v0000000000931360_0 .net "en", 0 0, o0000000000934dc8;  alias, 0 drivers
v00000000009323a0_0 .net "reset", 0 0, o0000000000934df8;  alias, 0 drivers
S_00000000008cd4c0 .scope module, "N4" "FD1" 2 23, 2 3 0, S_0000000000933440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000932120_0 .net "D", 0 0, L_0000000000989260;  1 drivers
v0000000000931540_0 .var "Q", 0 0;
v0000000000932940_0 .net "clock", 0 0, o0000000000934d98;  alias, 0 drivers
v0000000000932a80_0 .net "en", 0 0, o0000000000934dc8;  alias, 0 drivers
v0000000000931400_0 .net "reset", 0 0, o0000000000934df8;  alias, 0 drivers
S_0000000000924c00 .scope module, "FFJK" "FFJK" 2 32;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "J";
    .port_info 1 /INPUT 1 "K";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 1 "Q";
L_000000000092c480 .functor NOT 1, v0000000000930f00_0, C4<0>, C4<0>, C4<0>;
o00000000009356c8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000092c250 .functor NOT 1, o00000000009356c8, C4<0>, C4<0>, C4<0>;
L_000000000092c6b0 .functor AND 1, L_000000000092c250, v0000000000930f00_0, C4<1>, C4<1>;
o0000000000935698 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000092c720 .functor AND 1, o0000000000935698, L_000000000092c480, C4<1>, C4<1>;
L_000000000092c330 .functor OR 1, L_000000000092c6b0, L_000000000092c720, C4<0>, C4<0>;
v0000000000930d20_0 .net "AND1", 0 0, L_000000000092c6b0;  1 drivers
v0000000000930fa0_0 .net "AND2", 0 0, L_000000000092c720;  1 drivers
v0000000000931040_0 .net "D", 0 0, L_000000000092c330;  1 drivers
v00000000009312c0_0 .net "J", 0 0, o0000000000935698;  0 drivers
v00000000009129f0_0 .net "K", 0 0, o00000000009356c8;  0 drivers
v0000000000912ef0_0 .net "NOTK", 0 0, L_000000000092c250;  1 drivers
v0000000000912450_0 .net "NOTQ", 0 0, L_000000000092c480;  1 drivers
v0000000000912770_0 .net "Q", 0 0, v0000000000930f00_0;  1 drivers
o00000000009354b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000912810_0 .net "clock", 0 0, o00000000009354b8;  0 drivers
o00000000009354e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000912d10_0 .net "en", 0 0, o00000000009354e8;  0 drivers
o0000000000935518 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000912f90_0 .net "reset", 0 0, o0000000000935518;  0 drivers
S_00000000009157f0 .scope module, "N7" "FD1" 2 39, 2 3 0, S_0000000000924c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000932300_0 .net "D", 0 0, L_000000000092c330;  alias, 1 drivers
v0000000000930f00_0 .var "Q", 0 0;
v00000000009329e0_0 .net "clock", 0 0, o00000000009354b8;  alias, 0 drivers
v0000000000932440_0 .net "en", 0 0, o00000000009354e8;  alias, 0 drivers
v0000000000930c80_0 .net "reset", 0 0, o0000000000935518;  alias, 0 drivers
E_000000000090c8c0/0 .event edge, v0000000000932440_0;
E_000000000090c8c0/1 .event posedge, v0000000000930c80_0, v00000000009329e0_0;
E_000000000090c8c0 .event/or E_000000000090c8c0/0, E_000000000090c8c0/1;
S_0000000000924d90 .scope module, "FFT" "FFT" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "Q";
L_000000000092c170 .functor NOT 1, v0000000000912a90_0, C4<0>, C4<0>, C4<0>;
v0000000000988b80_0 .net "NOTQ", 0 0, L_000000000092c170;  1 drivers
v00000000009898a0_0 .net "Q", 0 0, v0000000000912a90_0;  1 drivers
o00000000009358d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000988c20_0 .net "clock", 0 0, o00000000009358d8;  0 drivers
o0000000000935908 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000988ea0_0 .net "en", 0 0, o0000000000935908;  0 drivers
o0000000000935938 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000989300_0 .net "reset", 0 0, o0000000000935938;  0 drivers
S_0000000000915980 .scope module, "N5" "FD1" 2 29, 2 3 0, S_0000000000924d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000912950_0 .net "D", 0 0, L_000000000092c170;  alias, 1 drivers
v0000000000912a90_0 .var "Q", 0 0;
v0000000000988720_0 .net "clock", 0 0, o00000000009358d8;  alias, 0 drivers
v0000000000988f40_0 .net "en", 0 0, o0000000000935908;  alias, 0 drivers
v00000000009884a0_0 .net "reset", 0 0, o0000000000935938;  alias, 0 drivers
E_000000000090c3c0/0 .event edge, v0000000000988f40_0;
E_000000000090c3c0/1 .event posedge, v00000000009884a0_0, v0000000000988720_0;
E_000000000090c3c0 .event/or E_000000000090c3c0/0, E_000000000090c3c0/1;
S_000000000091dbd0 .scope module, "microcode" "microcode" 2 46;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "INPUT";
    .port_info 1 /OUTPUT 13 "OUTPUT";
o0000000000935b18 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000988e00_0 .net "INPUT", 6 0, o0000000000935b18;  0 drivers
v0000000000987f00_0 .var "OUTPUT", 12 0;
E_000000000090ca40 .event edge, v0000000000988e00_0;
S_000000000091dd60 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
v00000000009889a0_0 .net "OUT", 3 0, L_0000000000988220;  1 drivers
v0000000000988860_0 .var "enable", 0 0;
v0000000000988fe0_0 .var "in", 3 0;
S_00000000008c6920 .scope module, "E6" "buffer" 3 13, 2 42 0, S_000000000091dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
o0000000000935bd8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000000000987fa0_0 name=_s0
v0000000000987e60_0 .net "enable", 0 0, v0000000000988860_0;  1 drivers
v00000000009887c0_0 .net "in", 3 0, v0000000000988fe0_0;  1 drivers
v0000000000988d60_0 .net "out", 3 0, L_0000000000988220;  alias, 1 drivers
L_0000000000988220 .functor MUXZ 4, o0000000000935bd8, v0000000000988fe0_0, v0000000000988860_0, C4<>;
    .scope S_000000000091c300;
T_0 ;
    %wait E_000000000092eb50;
    %load/vec4 v0000000000932760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000931a40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000009310e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000009326c0_0;
    %assign/vec4 v0000000000931a40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000091c490;
T_1 ;
    %wait E_000000000092eb50;
    %load/vec4 v0000000000932800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009319a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000931e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000000931720_0;
    %assign/vec4 v00000000009319a0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000091a240;
T_2 ;
    %wait E_000000000092f1d0;
    %load/vec4 v0000000000931ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000931ae0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000931680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000000000931180_0;
    %assign/vec4 v0000000000931ae0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000091a3d0;
T_3 ;
    %wait E_000000000092f1d0;
    %load/vec4 v0000000000931f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000931fe0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000931900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000000931220_0;
    %assign/vec4 v0000000000931fe0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008cd330;
T_4 ;
    %wait E_000000000092f1d0;
    %load/vec4 v00000000009323a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000932080_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000931360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000931b80_0;
    %assign/vec4 v0000000000932080_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008cd4c0;
T_5 ;
    %wait E_000000000092f1d0;
    %load/vec4 v0000000000931400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000931540_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000932a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000000932120_0;
    %assign/vec4 v0000000000931540_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000009157f0;
T_6 ;
    %wait E_000000000090c8c0;
    %load/vec4 v0000000000930c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000930f00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000932440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000000932300_0;
    %assign/vec4 v0000000000930f00_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000915980;
T_7 ;
    %wait E_000000000090c3c0;
    %load/vec4 v00000000009884a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000912a90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000988f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000000000912950_0;
    %assign/vec4 v0000000000912a90_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000091dbd0;
T_8 ;
    %wait E_000000000090ca40;
    %load/vec4 v0000000000988e00_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.0 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.1 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.2 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.3 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.4 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.5 ;
    %pushi/vec4 578, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.6 ;
    %pushi/vec4 4704, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.7 ;
    %pushi/vec4 1666, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.8 ;
    %pushi/vec4 1668, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.9 ;
    %pushi/vec4 5792, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.10 ;
    %pushi/vec4 4152, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.11 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.12 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.13 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.14 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.15 ;
    %pushi/vec4 1730, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.16 ;
    %pushi/vec4 5856, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.17 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.18 ;
    %pushi/vec4 9, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.19 ;
    %pushi/vec4 1794, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.20 ;
    %pushi/vec4 5920, 0, 13;
    %assign/vec4 v0000000000987f00_0, 0;
    %jmp T_8.22;
T_8.22 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000091dd60;
T_9 ;
    %delay 1, 0;
    %vpi_call 3 17 "$display", " BUFFER TRI ESTADO  " {0 0 0};
    %vpi_call 3 18 "$display", "IN enable | out " {0 0 0};
    %vpi_call 3 19 "$display", "---------|----" {0 0 0};
    %vpi_call 3 20 "$monitor", "%b %b | %b ", v0000000000988fe0_0, v0000000000988860_0, v00000000009889a0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000988fe0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000988860_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000988fe0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000988860_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000988fe0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000988860_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000000000091dd60;
T_10 ;
    %delay 8, 0;
    %vpi_call 3 26 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000000000091dd60;
T_11 ;
    %vpi_call 3 28 "$dumpfile", "Ejercicio4_tb.vcd" {0 0 0};
    %vpi_call 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000091dd60 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./Lab09.v";
    "Ejercicio4_tb.v";
