<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: octeon_mem_ops.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>octeon_mem_ops.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
Host Driver: Routines used to read/write Octeon memory. 
<p>

<p>
Definition in file <a class="el" href="octeon__mem__ops_8h-source.html">octeon_mem_ops.h</a>.
<p>

<p>
<a href="octeon__mem__ops_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="octeon__mem__ops_8h.html#297464c0a2596a88a50b4e8822ec4f26">octeon_map_device_range</a> (<a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t start, uint64_t end)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map the Octeon memory into host virtual memory using BAR1 index registers.  <a href="#297464c0a2596a88a50b4e8822ec4f26"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="octeon__mem__ops_8h.html#545be744962c4ffbeda6d7d226088381">octeon_get_mapped_addr</a> (<a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t core_addr)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the PCI address by looking up the core_addr to the device's internal mapping table.  <a href="#545be744962c4ffbeda6d7d226088381"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="octeon__mem__ops_8h.html#f0627819346ae0bc06bb085b0cc23aa0">octeon_read_device_mem64</a> (<a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t core_addr)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read a 64-bit value from a BAR1 mapped core memory address.  <a href="#f0627819346ae0bc06bb085b0cc23aa0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="octeon__mem__ops_8h.html#8b9bdf62719d84d59b8eeccb5d96e959">octeon_read_device_mem32</a> (<a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t core_addr)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read a 32-bit value from a BAR1 mapped core memory address.  <a href="#8b9bdf62719d84d59b8eeccb5d96e959"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="octeon__mem__ops_8h.html#afd3c7db0894b6fcf692bbaa29c8dbed">octeon_read_device_mem16</a> (<a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t core_addr)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read a 16-bit value from a BAR1 mapped core memory address.  <a href="#afd3c7db0894b6fcf692bbaa29c8dbed"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="octeon__mem__ops_8h.html#8497dffda6679b5043c30e416fda6be6">octeon_read_device_mem8</a> (<a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t core_addr)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read a 8-bit value from a BAR1 mapped core memory address.  <a href="#8497dffda6679b5043c30e416fda6be6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="octeon__mem__ops_8h.html#5400c7f3fadc887316076d301be24a36">octeon_write_device_mem64</a> (<a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t core_addr, uint64_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write a 64-bit value to a BAR1 mapped core memory address.  <a href="#5400c7f3fadc887316076d301be24a36"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="octeon__mem__ops_8h.html#3dadc3c3ed4bf6bd4adcc4120eded242">octeon_write_device_mem32</a> (<a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t core_addr, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write a 32-bit value to a BAR1 mapped core memory address.  <a href="#3dadc3c3ed4bf6bd4adcc4120eded242"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="octeon__mem__ops_8h.html#605e6ae1d90db484147d7c716112e2dd">octeon_write_device_mem16</a> (<a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t core_addr, uint16_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write a 16-bit value to a BAR1 mapped core memory address.  <a href="#605e6ae1d90db484147d7c716112e2dd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="octeon__mem__ops_8h.html#8df12f37ee48e6b9665a945ebda5c761">octeon_write_device_mem8</a> (<a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t core_addr, uint8_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write a 8-bit value to a BAR1 mapped core memory address.  <a href="#8df12f37ee48e6b9665a945ebda5c761"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="octeon__mem__ops_8h.html#6868a65cb1a1d4d3b4501b0eca2c0f23">octeon_pci_read_core_mem</a> (<a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t coreaddr, uint8_t *buf, uint32_t len, int swap)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read multiple bytes from Octeon memory using the defined SWAP type.  <a href="#6868a65cb1a1d4d3b4501b0eca2c0f23"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="octeon__mem__ops_8h.html#8edcbaaa3aa8e2763cf7ac1a6847518a">octeon_pci_write_core_mem</a> (<a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, uint64_t coreaddr, uint8_t *buf, uint32_t len, int swap)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write multiple bytes into Octeon memory using the defined SWAP type.  <a href="#8edcbaaa3aa8e2763cf7ac1a6847518a"></a><br></td></tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="545be744962c4ffbeda6d7d226088381"></a><!-- doxytag: member="octeon_mem_ops.h::octeon_get_mapped_addr" ref="545be744962c4ffbeda6d7d226088381" args="(octeon_device_t *oct, uint64_t core_addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void* octeon_get_mapped_addr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *&nbsp;</td>
          <td class="paramname"> <em>oct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>core_addr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the PCI address by looking up the core_addr to the device's internal mapping table. 
<p>
If the region of core_addr is mapped, return the PCI address, else return NULL. 
</div>
</div><p>
<a class="anchor" name="297464c0a2596a88a50b4e8822ec4f26"></a><!-- doxytag: member="octeon_mem_ops.h::octeon_map_device_range" ref="297464c0a2596a88a50b4e8822ec4f26" args="(octeon_device_t *oct, uint64_t start, uint64_t end)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t octeon_map_device_range           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *&nbsp;</td>
          <td class="paramname"> <em>oct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>start</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>end</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Map the Octeon memory into host virtual memory using BAR1 index registers. 
<p>
The routine checks that the range given by (end - start) will fit in the available BAR1 index registers. If it does, it creates the mapping and stores the PCI mapped address for the range (end - start) in an internal structure. 
</div>
</div><p>
<a class="anchor" name="6868a65cb1a1d4d3b4501b0eca2c0f23"></a><!-- doxytag: member="octeon_mem_ops.h::octeon_pci_read_core_mem" ref="6868a65cb1a1d4d3b4501b0eca2c0f23" args="(octeon_device_t *oct, uint64_t coreaddr, uint8_t *buf, uint32_t len, int swap)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void octeon_pci_read_core_mem           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *&nbsp;</td>
          <td class="paramname"> <em>oct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>coreaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>len</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>swap</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read multiple bytes from Octeon memory using the defined SWAP type. 
<p>
Also check the <a class="el" href="cavium__kernel__defs_8h.html#6a476e84aad0a27313aba36a5f788247">octeon_read_core_memory()</a> function, that reads Octeon memory with an assumed swap of 64-bit. 
</div>
</div><p>
<a class="anchor" name="8edcbaaa3aa8e2763cf7ac1a6847518a"></a><!-- doxytag: member="octeon_mem_ops.h::octeon_pci_write_core_mem" ref="8edcbaaa3aa8e2763cf7ac1a6847518a" args="(octeon_device_t *oct, uint64_t coreaddr, uint8_t *buf, uint32_t len, int swap)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void octeon_pci_write_core_mem           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *&nbsp;</td>
          <td class="paramname"> <em>oct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>coreaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>len</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>swap</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write multiple bytes into Octeon memory using the defined SWAP type. 
<p>
Also check the <a class="el" href="cavium__kernel__defs_8h.html#ed1bd12cf2a2b5c46da9d7acd57ff074">octeon_write_core_memory()</a> function, that writes Octeon memory with an assumed swap of 64-bit. 
</div>
</div><p>
<a class="anchor" name="afd3c7db0894b6fcf692bbaa29c8dbed"></a><!-- doxytag: member="octeon_mem_ops.h::octeon_read_device_mem16" ref="afd3c7db0894b6fcf692bbaa29c8dbed" args="(octeon_device_t *oct, uint64_t core_addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t octeon_read_device_mem16           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *&nbsp;</td>
          <td class="paramname"> <em>oct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>core_addr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read a 16-bit value from a BAR1 mapped core memory address. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>oct</em>&nbsp;</td><td>- pointer to the octeon device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>core_addr</em>&nbsp;</td><td>- the address to read from.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>16-bit value read from Core memory </dd></dl>

</div>
</div><p>
<a class="anchor" name="8b9bdf62719d84d59b8eeccb5d96e959"></a><!-- doxytag: member="octeon_mem_ops.h::octeon_read_device_mem32" ref="8b9bdf62719d84d59b8eeccb5d96e959" args="(octeon_device_t *oct, uint64_t core_addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t octeon_read_device_mem32           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *&nbsp;</td>
          <td class="paramname"> <em>oct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>core_addr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read a 32-bit value from a BAR1 mapped core memory address. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>oct</em>&nbsp;</td><td>- pointer to the octeon device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>core_addr</em>&nbsp;</td><td>- the address to read from.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>32-bit value read from Core memory </dd></dl>

</div>
</div><p>
<a class="anchor" name="f0627819346ae0bc06bb085b0cc23aa0"></a><!-- doxytag: member="octeon_mem_ops.h::octeon_read_device_mem64" ref="f0627819346ae0bc06bb085b0cc23aa0" args="(octeon_device_t *oct, uint64_t core_addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t octeon_read_device_mem64           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *&nbsp;</td>
          <td class="paramname"> <em>oct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>core_addr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read a 64-bit value from a BAR1 mapped core memory address. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>oct</em>&nbsp;</td><td>- pointer to the octeon device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>core_addr</em>&nbsp;</td><td>- the address to read from.</td></tr>
  </table>
</dl>
The range_idx gives the BAR1 index register for the range of address in which core_addr is mapped.<p>
<dl compact><dt><b>Returns:</b></dt><dd>64-bit value read from Core memory </dd></dl>

</div>
</div><p>
<a class="anchor" name="8497dffda6679b5043c30e416fda6be6"></a><!-- doxytag: member="octeon_mem_ops.h::octeon_read_device_mem8" ref="8497dffda6679b5043c30e416fda6be6" args="(octeon_device_t *oct, uint64_t core_addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t octeon_read_device_mem8           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *&nbsp;</td>
          <td class="paramname"> <em>oct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>core_addr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read a 8-bit value from a BAR1 mapped core memory address. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>oct</em>&nbsp;</td><td>- pointer to the octeon device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>core_addr</em>&nbsp;</td><td>- the address to read from.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>8-bit value read from Core memory </dd></dl>

</div>
</div><p>
<a class="anchor" name="605e6ae1d90db484147d7c716112e2dd"></a><!-- doxytag: member="octeon_mem_ops.h::octeon_write_device_mem16" ref="605e6ae1d90db484147d7c716112e2dd" args="(octeon_device_t *oct, uint64_t core_addr, uint16_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int octeon_write_device_mem16           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *&nbsp;</td>
          <td class="paramname"> <em>oct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>core_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write a 16-bit value to a BAR1 mapped core memory address. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>oct</em>&nbsp;</td><td>- pointer to the octeon device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>core_addr</em>&nbsp;</td><td>- the address to write to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val16</em>&nbsp;</td><td>- 16-bit value to write.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Nothing. </dd></dl>

</div>
</div><p>
<a class="anchor" name="3dadc3c3ed4bf6bd4adcc4120eded242"></a><!-- doxytag: member="octeon_mem_ops.h::octeon_write_device_mem32" ref="3dadc3c3ed4bf6bd4adcc4120eded242" args="(octeon_device_t *oct, uint64_t core_addr, uint32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int octeon_write_device_mem32           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *&nbsp;</td>
          <td class="paramname"> <em>oct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>core_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write a 32-bit value to a BAR1 mapped core memory address. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>oct</em>&nbsp;</td><td>- pointer to the octeon device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>core_addr</em>&nbsp;</td><td>- the address to write to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val32</em>&nbsp;</td><td>- 32-bit value to write.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Nothing. </dd></dl>

</div>
</div><p>
<a class="anchor" name="5400c7f3fadc887316076d301be24a36"></a><!-- doxytag: member="octeon_mem_ops.h::octeon_write_device_mem64" ref="5400c7f3fadc887316076d301be24a36" args="(octeon_device_t *oct, uint64_t core_addr, uint64_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int octeon_write_device_mem64           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *&nbsp;</td>
          <td class="paramname"> <em>oct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>core_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write a 64-bit value to a BAR1 mapped core memory address. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>oct</em>&nbsp;</td><td>- pointer to the octeon device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>core_addr</em>&nbsp;</td><td>- the address to write to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val64</em>&nbsp;</td><td>- 64-bit value to write.</td></tr>
  </table>
</dl>
The range_idx gives the BAR1 index register for the range of address in which core_addr is mapped.<p>
<dl compact><dt><b>Returns:</b></dt><dd>Nothing. </dd></dl>

</div>
</div><p>
<a class="anchor" name="8df12f37ee48e6b9665a945ebda5c761"></a><!-- doxytag: member="octeon_mem_ops.h::octeon_write_device_mem8" ref="8df12f37ee48e6b9665a945ebda5c761" args="(octeon_device_t *oct, uint64_t core_addr, uint8_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int octeon_write_device_mem8           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *&nbsp;</td>
          <td class="paramname"> <em>oct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>core_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write a 8-bit value to a BAR1 mapped core memory address. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>oct</em>&nbsp;</td><td>- pointer to the octeon device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>core_addr</em>&nbsp;</td><td>- the address to write to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val8</em>&nbsp;</td><td>- 8-bit value to write.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Nothing. </dd></dl>

</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:41:00 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
