Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Thu Feb 23 10:43:47 2017
| Host             : hpa0094 running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command          : report_power -quiet -file /home/jk81kama/tapasco-itapasco2/core/arrayinit/baseline/vc709/ipcore/power.rpt
| Design           : arrayinit
| Device           : xc7vx690tffg1761-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+------------------+
| Total On-Chip Power (W)  | 0.330            |
| Dynamic (W)              | 0.006            |
| Device Static (W)        | 0.324            |
| Effective TJA (C/W)      | 1.1              |
| Max Ambient (C)          | 84.6             |
| Junction Temperature (C) | 25.4             |
| Confidence Level         | Low              |
| Setting File             | ---              |
| Simulation Activity File | arrayinit.saif   |
| Design Nets Matched      | 18%   (308/1673) |
+--------------------------+------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.000 |        3 |       --- |             --- |
| Slice Logic    |     0.003 |     1521 |       --- |             --- |
|   LUT as Logic |     0.003 |      543 |    433200 |            0.13 |
|   Register     |    <0.001 |      779 |    866400 |            0.09 |
|   CARRY4       |    <0.001 |       38 |    108300 |            0.04 |
|   Others       |     0.000 |       21 |       --- |             --- |
| Signals        |     0.003 |      935 |       --- |             --- |
| Static Power   |     0.324 |          |           |                 |
| Total          |     0.330 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.195 |       0.006 |      0.188 |
| Vccaux    |       1.800 |     0.053 |       0.000 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | ap_clk |             2.7 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| arrayinit                      |     0.006 |
|   arrayinit_AXILiteS_s_axi_U   |    <0.001 |
|   arrayinit_gmem_m_axi_U       |     0.005 |
|     bus_read                   |    <0.001 |
|       fifo_rdata               |    <0.001 |
|     bus_write                  |     0.005 |
|       bus_equal_gen.fifo_burst |    <0.001 |
|       fifo_resp                |    <0.001 |
|       fifo_resp_to_user        |    <0.001 |
|       fifo_wdata               |     0.002 |
|       fifo_wreq                |     0.002 |
+--------------------------------+-----------+


