{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561807943174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561807943175 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_FB 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_FB\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561807943300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561807943373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561807943373 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1561807943500 ""}  } { { "altera_pll.v" "" { Text "/media/corsi/LINUX/intelFPGA/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1561807943500 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1561807943524 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561807944281 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561807945106 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561807945739 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 338 " "No exact pin location assignment(s) for 72 pins of 338 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1561807946372 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1561807946419 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1561807946419 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1561807966808 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 103 global CLKCTRL_G11 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 103 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1561807969074 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 217 global CLKCTRL_G3 " "vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 217 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1561807969074 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1676 global CLKCTRL_G1 " "vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1676 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1561807969074 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1561807969074 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 5064 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 5064 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1561807969074 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1561807969074 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561807969076 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_upq1 " "Entity dcfifo_upq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561807976989 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1561807976989 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_FB.sdc " "Reading SDC File: 'DE10_Standard_FB.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561807977177 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1561807977177 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 52 -duty_cycle 50.00 -name \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 52 -duty_cycle 50.00 -name \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561807977184 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561807977184 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561807977184 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1561807977184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1561807977185 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561807977185 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561807977228 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561807977232 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1561807977235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978076 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978079 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978079 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561807978082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978083 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978083 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978083 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978084 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978084 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978084 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978085 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978085 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978085 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978085 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978086 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978086 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978086 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978087 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978087 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978087 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978087 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978088 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978088 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978088 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978088 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978089 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978089 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978089 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978090 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978090 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978090 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978090 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978090 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978091 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978091 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978091 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978091 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978092 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978092 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978092 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978092 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978093 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978093 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978093 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978093 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978094 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978094 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978094 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978094 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978095 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978095 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978095 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978095 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978096 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978096 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978096 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978096 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978096 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978097 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978097 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim0_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978097 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim0_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978098 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim0_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978098 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim0_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978098 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978098 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978099 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978099 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 64 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(64): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978099 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978100 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 66 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(66): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978100 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978100 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978100 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978101 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978101 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978101 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978101 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978102 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978102 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978102 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978102 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978102 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978103 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO37 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO37 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978103 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978103 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978103 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978104 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978104 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978104 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978105 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978105 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 87 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978105 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978105 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 89 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978106 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978106 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 91 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978106 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978106 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 93 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(93): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978107 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978107 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978107 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561807978107 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561807978122 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561807978123 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561807978123 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1561807978162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978209 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978209 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978210 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978211 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978212 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978213 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978214 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978215 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978217 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978218 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978218 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978219 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978219 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978220 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978221 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978221 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978222 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978223 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978223 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978224 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978225 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978226 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978227 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978227 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978228 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978229 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978230 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978231 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978232 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978233 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978235 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978236 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978237 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978238 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978238 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978239 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978240 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978241 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978242 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561807978243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1561807978243 ""}  } { { "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561807978243 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561807978308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561807978308 "|DE10_Standard_FB|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561807978308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561807978308 "|DE10_Standard_FB|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561807978308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561807978308 "|DE10_Standard_FB|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561807978367 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1561807978367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1561807978782 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1561807978782 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1561807978807 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1561807978807 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1561807978810 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 25 clocks " "Found 25 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.923 vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.923 vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  15.384 vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.692 vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   7.692 vga_pll_inst\|vga_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561807978810 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1561807978810 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561807979452 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561807979595 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561807979601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561807979633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561807979716 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561807979785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561807979785 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561807979818 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1561807980854 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561807983045 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Block RAM " "Packed 64 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1561807983081 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561807983081 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SCL " "Node \"HSMC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SDA " "Node \"HSMC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561807984667 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1561807984667 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:40 " "Fitter preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561807984670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561807994292 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1561807997253 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1561807999925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:37 " "Fitter placement preparation operations ending: elapsed time is 00:01:37" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561808092048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561808167417 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561808197210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561808197210 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1561808205539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561808206737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561808242746 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561808242746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561808260039 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561808260039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:45 " "Fitter routing operations ending: elapsed time is 00:00:45" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561808260044 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 62.32 " "Total time spent on timing analysis during the Fitter is 62.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561808274291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561808274665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561808286649 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561808286661 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561808298153 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1561808300201 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:19 " "Fitter post-fit operations ending: elapsed time is 00:01:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561808353033 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1561808355080 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "60 " "Following 60 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 1018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 1021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561808355731 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1561808355731 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/corsi/LINUX/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE10_Standard_FB.v" "" { Text "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/DE10_Standard_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1561808355738 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1561808355738 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/output_files/DE10_Standard_FB.fit.smsg " "Generated suppressed messages file /home/corsi/Downloads/DE10-Standard_v.1.3.0_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_FB/output_files/DE10_Standard_FB.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561808358503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 336 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 336 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3164 " "Peak virtual memory: 3164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561808366632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 08:39:26 2019 " "Processing ended: Sat Jun 29 08:39:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561808366632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:08 " "Elapsed time: 00:07:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561808366632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:28 " "Total CPU time (on all processors): 00:10:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561808366632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561808366632 ""}
