<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Introduction on</title><link>//localhost:1313/</link><description>Recent content in Introduction on</description><generator>Hugo</generator><language>en</language><atom:link href="//localhost:1313/index.xml" rel="self" type="application/rss+xml"/><item><title/><link>//localhost:1313/docs/computerarchitecture/lab-week-2/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>//localhost:1313/docs/computerarchitecture/lab-week-2/</guid><description>&lt;h1 id="lab-week-2">
 Lab Week 2
 &lt;a class="anchor" href="#lab-week-2">#&lt;/a>
&lt;/h1>
&lt;details >&lt;summary>What are the main units of the cpu?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is memory hierarchy? Why do we need it?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>For what communication bus is used for?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What registers are used for?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What does the Control Unit?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What does the Arithmetic Logic Unit?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What System Memory is used for?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>Which Fundamental Ideas of Computer Architecture do you know?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What states the Moores Law?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is a Moore&amp;#39;s Law stagnation? Why does it happen?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What does Performance via Parallelism mean?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the major problem with it?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What does Performance via Pipelining mean?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What Pipeline steps do you remember?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>IF: Instruction Fetch
ID: Instruction Decode
EX: Execution
MEM: Memory access (optional stage)
WB: register Write Back&lt;/p></description></item><item><title/><link>//localhost:1313/docs/computerarchitecture/lab-week-3/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>//localhost:1313/docs/computerarchitecture/lab-week-3/</guid><description>&lt;h1 id="lab-week-3">
 Lab Week 3
 &lt;a class="anchor" href="#lab-week-3">#&lt;/a>
&lt;/h1>
&lt;details >&lt;summary>What are the main units of the cpu?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img1.jpg" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What architecture is used nowadays?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the Latency?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the Execution time?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the Throughput?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>Latency vs Throughput?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the Bandwidth?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>Bandwidth vs Throughput?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the Utilization?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the CPU clock?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What are universal logic gates?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>Which universal gates do you know?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>Why do we need universal logic gates?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>Universal logic gates are important because they can be used to simplify the design of digital circuits. By using universal logic gates, engineers can reduce the number of different types of gates that need to be used in a circuit. This can make the circuit more efficient and easier to design.&lt;/p></description></item><item><title/><link>//localhost:1313/docs/computerarchitecture/lab-week-4/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>//localhost:1313/docs/computerarchitecture/lab-week-4/</guid><description>&lt;h1 id="lab-week-4">
 Lab Week 4
 &lt;a class="anchor" href="#lab-week-4">#&lt;/a>
&lt;/h1>
&lt;details >&lt;summary>What are building blocks for logic gates?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is a transistor?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img2.jpg" alt="alt" />

 &lt;img src="//localhost:1313/images/img3.jpg" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the propagation delay?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img4.jpg" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the least significant bit in binary value?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the most significant bit in binary value?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What means carry-out bit?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What means carry-in bit?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is half-adder?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is full-adder?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img10.png" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is a Combinational Logic Circuit?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is a Critical Path?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is a Sequential Logic Circuit?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details></description></item><item><title/><link>//localhost:1313/docs/computerarchitecture/lab-week-7/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>//localhost:1313/docs/computerarchitecture/lab-week-7/</guid><description>&lt;h1 id="lab-week-7">
 Lab Week 7
 &lt;a class="anchor" href="#lab-week-7">#&lt;/a>
&lt;/h1>
&lt;details >&lt;summary>What is a multiplexer?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>Which logic gates will be used to implement 2-to-1 multiplexer?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img5.png" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is a demultiplexer?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img6.jpg" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is a decoder?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img7.jpg" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is an encoder?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img8.jpg" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>How to compose X-to-Y multiplexor?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img9.jpg" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is S/R Latch?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the implementation of S/R latch?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img12.png" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is a time diagram?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img13.png" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the propagation delay?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>Which problem with synchronization do we face without clock?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img15.png" alt="alt" />&lt;/p></description></item><item><title/><link>//localhost:1313/docs/computerarchitecture/lab-week-8/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>//localhost:1313/docs/computerarchitecture/lab-week-8/</guid><description>&lt;h1 id="lab-week-8">
 Lab Week 8
 &lt;a class="anchor" href="#lab-week-8">#&lt;/a>
&lt;/h1>
&lt;details >&lt;summary>What is S/R Latch?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is a Flip Flop?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img18.png" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the difference between SR Latch and Flip Flop?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What serves as a master and what as a slave in a Flip Flop?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img17.png" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>Why do we need Master and Slave Latches in Flip Flop?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>
 &lt;img src="//localhost:1313/images/img19.png" alt="alt" />&lt;/p>
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the difference between Combinational and Sequential logic circuits?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the difference between Synchronous and Asynchronous logic circuits?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>Can Combinational logic circuit be Synchronous?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>Can Sequential logic circuit be Asynchronous?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>Compare Synchronous and Asynchronous in terms of Reliability, Memory element presence, Speed, Power Consumption, and Logical Complexity. Give Sample use cases.&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What is the difference between Volatile and Non-Volatile memory?&lt;/summary>
 &lt;div class="markdown-inner">
 &lt;/div>
&lt;/details>
&lt;details >&lt;summary>What memory types do you know?&lt;/summary>
 &lt;div class="markdown-inner">
&lt;p>DRAM
SRAM
ROM
Flash (SSD)
Magnetic disks (HDD)&lt;/p></description></item></channel></rss>