============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 22 2024  12:04:32 am
  Module:                 b15
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                   Pin                              Type       Fanout Load Slew Delay Arrival   
                                                                      (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------
(clock CLK)                                      launch                                     0 R 
InstQueueRd_Addr_reg[3]/CK                                                  100    +0       0 R 
InstQueueRd_Addr_reg[3]/Q                        DFFRX1LVT         47 28.7  164  +143     143 R 
g56453__7410/A                                                                     +0     143   
g56453__7410/Y                                   NOR2X1LVT          8  4.0   55   +52     196 F 
g56324__9315/A1                                                                    +0     196   
g56324__9315/Y                                   AOI22X1LVT         1  0.6   21   +26     222 R 
g56310__6783/B0                                                                    +0     222   
g56310__6783/Y                                   OAI2BB1X1LVT       2  0.8   14   +15     238 F 
g56284__1617/B                                                                     +0     238   
g56284__1617/Y                                   MX2XLLVT           3  0.9   10   +28     265 F 
g56463__6260/B                                                                     +0     265   
g56463__6260/Y                                   MX2X1LVT          45 38.5  194  +131     396 F 
g56260/A                                                                           +0     396   
g56260/Y                                         INVX1LVT          24 15.1  121   +92     489 R 
g56254__2802/B                                                                     +0     489   
g56254__2802/Y                                   NAND2X1LVT         1  1.1   34   +40     529 F 
final_adder_sub_357_67_Y_add_360_67_g788/B                                         +0     529   
final_adder_sub_357_67_Y_add_360_67_g788/CO      ADDFX1LVT          1  0.8   10   +39     568 F 
final_adder_sub_357_67_Y_add_360_67_g787/CI                                        +0     568   
final_adder_sub_357_67_Y_add_360_67_g787/CO      ADDFX1LVT          1  0.8   10   +34     602 F 
final_adder_sub_357_67_Y_add_360_67_g786/CI                                        +0     602   
final_adder_sub_357_67_Y_add_360_67_g786/CO      ADDFX1LVT          1  0.8   10   +34     636 F 
final_adder_sub_357_67_Y_add_360_67_g785/CI                                        +0     636   
final_adder_sub_357_67_Y_add_360_67_g785/CO      ADDFX1LVT          1  0.8   10   +34     670 F 
final_adder_sub_357_67_Y_add_360_67_g784/CI                                        +0     670   
final_adder_sub_357_67_Y_add_360_67_g784/CO      ADDFX1LVT          1  0.8   10   +34     704 F 
final_adder_sub_357_67_Y_add_360_67_g783/CI                                        +0     704   
final_adder_sub_357_67_Y_add_360_67_g783/CO      ADDFX1LVT          1  0.8   10   +34     738 F 
final_adder_sub_357_67_Y_add_360_67_g782/CI                                        +0     738   
final_adder_sub_357_67_Y_add_360_67_g782/CO      ADDFX1LVT          1  0.8   10   +34     772 F 
final_adder_sub_357_67_Y_add_360_67_g781/CI                                        +0     772   
final_adder_sub_357_67_Y_add_360_67_g781/CO      ADDFX1LVT          1  0.8   10   +34     807 F 
final_adder_sub_357_67_Y_add_360_67_g780/CI                                        +0     807   
final_adder_sub_357_67_Y_add_360_67_g780/CO      ADDFX1LVT          1  0.8   13   +34     841 F 
final_adder_sub_357_67_Y_add_360_67_g779/CI                                        +0     841   
final_adder_sub_357_67_Y_add_360_67_g779/CO      ADDFX1LVT          1  0.8   13   +34     875 F 
final_adder_sub_357_67_Y_add_360_67_g778/CI                                        +0     875   
final_adder_sub_357_67_Y_add_360_67_g778/CO      ADDFX1LVT          1  0.8   13   +34     910 F 
final_adder_sub_357_67_Y_add_360_67_g777/CI                                        +0     910   
final_adder_sub_357_67_Y_add_360_67_g777/CO      ADDFX1LVT          1  0.8   13   +34     944 F 
final_adder_sub_357_67_Y_add_360_67_g776/CI                                        +0     944   
final_adder_sub_357_67_Y_add_360_67_g776/CO      ADDFX1LVT          1  0.8   13   +34     979 F 
final_adder_sub_357_67_Y_add_360_67_g775/CI                                        +0     979   
final_adder_sub_357_67_Y_add_360_67_g775/CO      ADDFX1LVT          1  0.8   13   +34    1013 F 
final_adder_sub_357_67_Y_add_360_67_g774/CI                                        +0    1013   
final_adder_sub_357_67_Y_add_360_67_g774/CO      ADDFX1LVT          1  0.8   13   +34    1048 F 
final_adder_sub_357_67_Y_add_360_67_g773/CI                                        +0    1048   
final_adder_sub_357_67_Y_add_360_67_g773/CO      ADDFX1LVT          1  0.8   13   +34    1082 F 
final_adder_sub_357_67_Y_add_360_67_g772/CI                                        +0    1082   
final_adder_sub_357_67_Y_add_360_67_g772/CO      ADDFX1LVT          1  0.8   13   +34    1117 F 
final_adder_sub_357_67_Y_add_360_67_g771/CI                                        +0    1117   
final_adder_sub_357_67_Y_add_360_67_g771/CO      ADDFX1LVT          1  0.8   13   +34    1151 F 
final_adder_sub_357_67_Y_add_360_67_g770/CI                                        +0    1151   
final_adder_sub_357_67_Y_add_360_67_g770/CO      ADDFX1LVT          1  0.8   13   +34    1186 F 
final_adder_sub_357_67_Y_add_360_67_g769/CI                                        +0    1186   
final_adder_sub_357_67_Y_add_360_67_g769/CO      ADDFX1LVT          1  0.8   13   +34    1220 F 
final_adder_sub_357_67_Y_add_360_67_g768/CI                                        +0    1220   
final_adder_sub_357_67_Y_add_360_67_g768/CO      ADDFX1LVT          1  0.8   13   +34    1255 F 
final_adder_sub_357_67_Y_add_360_67_g767/CI                                        +0    1255   
final_adder_sub_357_67_Y_add_360_67_g767/CO      ADDFX1LVT          1  0.8   13   +34    1289 F 
final_adder_sub_357_67_Y_add_360_67_g766/CI                                        +0    1289   
final_adder_sub_357_67_Y_add_360_67_g766/CO      ADDFX1LVT          1  0.8   13   +34    1324 F 
final_adder_sub_357_67_Y_add_360_67_g765/CI                                        +0    1324   
final_adder_sub_357_67_Y_add_360_67_g765/CO      ADDFX1LVT          1  0.8   13   +34    1358 F 
final_adder_sub_357_67_Y_add_360_67_g764/CI                                        +0    1358   
final_adder_sub_357_67_Y_add_360_67_g764/CO      ADDFX1LVT          1  0.8   13   +34    1393 F 
final_adder_sub_357_67_Y_add_360_67_g763/CI                                        +0    1393   
final_adder_sub_357_67_Y_add_360_67_g763/CO      ADDFX1LVT          1  0.8   13   +34    1427 F 
final_adder_sub_357_67_Y_add_360_67_g762/CI                                        +0    1427   
final_adder_sub_357_67_Y_add_360_67_g762/CO      ADDFX1LVT          1  0.8   13   +34    1462 F 
final_adder_sub_357_67_Y_add_360_67_g761/CI                                        +0    1462   
final_adder_sub_357_67_Y_add_360_67_g761/CO      ADDFX1LVT          1  0.8   13   +34    1496 F 
final_adder_sub_357_67_Y_add_360_67_g760/CI                                        +0    1496   
final_adder_sub_357_67_Y_add_360_67_g760/CO      ADDFX1LVT          1  0.8   13   +34    1531 F 
final_adder_sub_357_67_Y_add_360_67_g759/CI                                        +0    1531   
final_adder_sub_357_67_Y_add_360_67_g759/CO      ADDFX1LVT          1  0.8   13   +34    1565 F 
final_adder_sub_357_67_Y_add_360_67_g758/CI                                        +0    1565   
final_adder_sub_357_67_Y_add_360_67_g758/CO      ADDFX1LVT          1  0.6   12   +34    1599 F 
final_adder_sub_357_67_Y_add_360_67_g757/B                                         +0    1599   
final_adder_sub_357_67_Y_add_360_67_g757/Y       XOR2XLLVT          2  0.8   10   +22    1621 R 
g81003/B1                                                                          +0    1621   
g81003/Y                                         AOI22X1LVT         1  0.5   38   +12    1633 F 
g80321__1617/C                                                                     +0    1633   
g80321__1617/Y                                   NAND3X1LVT         1  0.6   16   +14    1647 R 
InstAddrPointer_reg[31]/SI                  <<<  SDFFRHQX1LVT                      +0    1647   
InstAddrPointer_reg[31]/CK                       setup                      100   +21    1669 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                      capture                                 2500 R 
                                                 uncertainty                      -10    2490 R 
------------------------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     821ps 
Start-point  : InstQueueRd_Addr_reg[3]/CK
End-point    : InstAddrPointer_reg[31]/SI

