http://scholar.google.com/scholar?q=43rd+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2010%2C+4-8+December+2010%2C+Atlanta%2C+Georgia%2C+USA
http://scholar.google.com/scholar?q=Scalable+Speculative+Parallelization+on+Commodity+Clusters.
http://scholar.google.com/scholar?q=Hardware+Support+for+Relaxed+Concurrency+Control+in+Transactional+Memory.
http://scholar.google.com/scholar?q=A+Dynamically+Adaptable+Hardware+Transactional+Memory.
http://scholar.google.com/scholar?q=ASF%3A+AMD64+Extension+for+Lock-Free+Data+Structures+and+Transactional+Memory.
http://scholar.google.com/scholar?q=Memory+Latency+Reduction+via+Thread+Throttling.
http://scholar.google.com/scholar?q=Thread+Cluster+Memory+Scheduling%3A+Exploiting+Differences+in+Memory+Access+Behavior.
http://scholar.google.com/scholar?q=Voltage+Smoothing%3A+Characterizing+and+Mitigating+Voltage+Noise+in+Production+Processors+via+Software-Guided+Thread+Scheduling.
http://scholar.google.com/scholar?q=Task+Superscalar%3A+An+Out-of-Order+Task+Pipeline.
http://scholar.google.com/scholar?q=Combating+Aging+with+the+Colt+Duty+Cycle+Equalizer.
http://scholar.google.com/scholar?q=SAFER%3A+Stuck-At-Fault+Error+Recovery+for+Memories.
http://scholar.google.com/scholar?q=AVF+Stressmark%3A+Towards+an+Automated+Methodology+for+Bounding+the+Worst-Case+Vulnerability+to+Soft+Errors.
http://scholar.google.com/scholar?q=Flexible+and+Efficient+Instruction-Grained+Run-Time+Monitoring+Using+On-Chip+Reconfigurable+Fabric.
http://scholar.google.com/scholar?q=Achieving+Non-Inclusive+Cache+Performance+with+Inclusive+Caches%3A+Temporal+Locality+Aware+%28TLA%29+Cache+Management+Policies.
http://scholar.google.com/scholar?q=STEM%3A+Spatiotemporal+Management+of+Capacity+for+Intra-core+Last+Level+Caches.
http://scholar.google.com/scholar?q=Sampling+Dead+Block+Prediction+for+Last-Level+Caches.
http://scholar.google.com/scholar?q=The+ZCache%3A+Decoupling+Ways+and+Associativity.
http://scholar.google.com/scholar?q=Efficient+Selection+of+Vector+Instructions+Using+Dynamic+Programming.
http://scholar.google.com/scholar?q=Many-Thread+Aware+Prefetching+Mechanisms+for+GPGPU+Applications.
http://scholar.google.com/scholar?q=Single-Chip+Heterogeneous+Computing%3A+Does+the+Future+Include+Custom+Logic%2C+FPGAs%2C+and+GPGPUs%3F
http://scholar.google.com/scholar?q=Improving+SIMT+Efficiency+of+Global+Rendering+Algorithms+with+Architectural+Support+for+Dynamic+Micro-Kernels.
http://scholar.google.com/scholar?q=InstantCheck%3A+Checking+the+Determinism+of+Parallel+Programs+Using+On-the-Fly+Incremental+Hashing.
http://scholar.google.com/scholar?q=Tolerating+Concurrency+Bugs+Using+Transactions+as+Lifeguards.
http://scholar.google.com/scholar?q=Architectural+Support+for+Fair+Reader-Writer+Locking.
http://scholar.google.com/scholar?q=AtomTracker%3A+A+Comprehensive+Approach+to+Atomic+Region+Inference+and+Violation+Detection.
http://scholar.google.com/scholar?q=Register+Cache+System+Not+for+Latency+Reduction+Purpose.
http://scholar.google.com/scholar?q=Synergistic+TLBs+for+High+Performance+Address+Translation+in+Chip+Multiprocessors.
http://scholar.google.com/scholar?q=Erasing+Core+Boundaries+for+Robust+and+Configurable+Performance.
http://scholar.google.com/scholar?q=Minimal+Multi-threading%3A+Finding+and+Removing+Redundant+Instructions+in+Multi-threaded+Processors.
http://scholar.google.com/scholar?q=Parichute%3A+Generalized+Turbocode-Based+Error+Correction+for+Near-Threshold+Caches.
http://scholar.google.com/scholar?q=Understanding+the+Energy+Consumption+of+Dynamic+Random+Access+Memories.
http://scholar.google.com/scholar?q=Elastic+Refresh%3A+Techniques+to+Mitigate+Refresh+Penalties+in+High+Density+Memory.
http://scholar.google.com/scholar?q=Moneta%3A+A+High-Performance+Storage+Array+Architecture+for+Next-Generation%2C+Non-volatile+Memories.
http://scholar.google.com/scholar?q=Pseudo-Circuit%3A+Accelerating+Communication+for+On-Chip+Interconnection+Networks.
http://scholar.google.com/scholar?q=LOFT%3A+A+High+Performance+Network-on-Chip+Providing+Quality-of-Service+Support.
http://scholar.google.com/scholar?q=Throughput-Effective+On-Chip+Networks+for+Manycore+Accelerators.
http://scholar.google.com/scholar?q=Adaptive+Flow+Control+for+Robust+Performance+and+Energy.
http://scholar.google.com/scholar?q=ScalableBulk%3A+Scalable+Cache+Coherence+for+Atomic+Blocks+in+a+Lazy+Environment.
http://scholar.google.com/scholar?q=Virtual+Snooping%3A+Filtering+Snoops+in+Virtualized+Multi-cores.
http://scholar.google.com/scholar?q=Fractal+Coherence%3A+Scalably+Verifiable+Cache+Coherence.
http://scholar.google.com/scholar?q=A+Predictive+Model+for+Dynamic+Microarchitectural+Adaptivity+Control.
http://scholar.google.com/scholar?q=ReMAP%3A+A+Reconfigurable+Heterogeneous+Multicore+Architecture.
http://scholar.google.com/scholar?q=Probabilistic+Distance-Based+Arbitration%3A+Providing+Equality+of+Service+for+Many-Core+CMPs.
http://scholar.google.com/scholar?q=Adaptive+and+Speculative+Slack+Simulations+of+CMPs+on+CMPs.
http://scholar.google.com/scholar?q=SD3%3A+A+Scalable+Approach+to+Dynamic+Data-Dependence+Profiling.
http://scholar.google.com/scholar?q=Automatic+Parallelization+in+a+Binary+Rewriter.
