Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Dec  1 12:12:41 2025
| Host         : L-6R7WDX3 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file /home/tim/projects/uart/synthesis/results/synth/uart_timing_synth.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze
  Name    Max Paths  Min Paths
  ------  ---------  ---------
  Slow    Yes        Yes
  Fast    Yes        Yes


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
     16.063        0.000                      0                  353        0.132        0.000                      0                  353        3.000        0.000                       0                   233


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
PAD_I_CLK             {0.000 5.000}      10.000          100.000
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
PAD_I_CLK                                                                                                                                                               3.000        0.000                       0                     1
  clk_out1_clk_wiz_0       16.063        0.000                      0                  353        0.132        0.000                      0                  353        9.500        0.000                       0                   229
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PAD_I_CLK
  To Clock:  PAD_I_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PAD_I_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751                inst_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                inst_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_tx/tx_baud_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.021ns (29.322%)  route 2.461ns (70.678%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.744ns = ( 17.256 - 20.000 )
    Source Clock Delay      (SCD):    -3.058ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.074    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.617    -4.542 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.743    inst_pll/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.101    -3.642 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, unplaced)       0.584    -3.058    inst_uart/inst_uart_tx/clk_out1
                         FDCE                                         r  inst_uart/inst_uart_tx/tx_baud_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -2.580 r  inst_uart/inst_uart_tx/tx_baud_counter_reg[2]/Q
                         net (fo=6, unplaced)         0.997    -1.583    inst_uart/inst_uart_tx/tx_baud_counter_reg_n_0_[2]
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.288 r  inst_uart/inst_uart_tx/reg_tx_data[8]_i_4/O
                         net (fo=1, unplaced)         0.449    -0.839    inst_uart/inst_uart_tx/reg_tx_data[8]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    -0.715 f  inst_uart/inst_uart_tx/reg_tx_data[8]_i_3/O
                         net (fo=10, unplaced)        0.492    -0.223    inst_uart/inst_uart_tx/reg_tx_data[8]_i_3_n_0
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.099 r  inst_uart/inst_uart_tx/reg_tx_data[8]_i_1/O
                         net (fo=13, unplaced)        0.523     0.424    inst_uart/inst_uart_tx/reg_tx_data[8]_i_1_n_0
                         FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.859    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893    15.966 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    16.726    inst_pll/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    16.817 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, unplaced)       0.439    17.256    inst_uart/inst_uart_tx/clk_out1
                         FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[0]/C
                         clock pessimism             -0.458    16.797
                         clock uncertainty           -0.108    16.690
                         FDPE (Setup_fdpe_C_CE)      -0.202    16.488    inst_uart/inst_uart_tx/reg_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         16.488
                         arrival time                          -0.424
  -------------------------------------------------------------------
                         slack                                 16.063





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.372    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.719    -1.347 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.010    inst_pll/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -0.984 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, unplaced)       0.114    -0.870    inst_uart/inst_uart_rx/clk_out1
                         FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.723 r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[6]/Q
                         net (fo=1, unplaced)         0.131    -0.592    inst_uart/inst_uart_rx/next_start_bit_error
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.494 r  inst_uart/inst_uart_rx/FSM_onehot_current_state[7]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.494    inst_uart/inst_uart_rx/FSM_onehot_current_state[7]_i_1_n_0
                         FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.705    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.885    -1.180 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.825    inst_pll/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -0.796 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, unplaced)       0.259    -0.537    inst_uart/inst_uart_rx/clk_out1
                         FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.188    -0.725
                         FDCE (Hold_fdce_C_D)         0.099    -0.626    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.626
                         arrival time                          -0.494
  -------------------------------------------------------------------
                         slack                                  0.132





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845               inst_pll/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000              inst_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500                inst_regfile/O_READ_DATA_VALID_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500                inst_regfile/O_READ_DATA_VALID_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         20.000      17.845               inst_pll/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        20.000      32.633               inst_pll/inst/plle2_adv_inst/CLKFBIN
