% Encoding: UTF-8

@Electronic{zynetgit,
  title = {{ZyNet} Git repository},
  url   = {https://github.com/dsdnu/zynet},
}

@Manual{xilinxddnk,
  title        = {{DNNDK} User Guide},
  organization = {Xilinx Inc.},
  month        = jun,
  year         = {2019},
}

@InProceedings{Huimin2016,
  author    = {H. Li and X. Fan and L. Jiao and W. Cao and X. Zhou and L. Wang},
  title     = {A high performance {FPGA}-based accelerator for large-scale convolutional neural networks},
  booktitle = {2016 26th International Conference on Field Programmable Logic and Applications (FPL)},
  year      = {2016},
  pages     = {1--9},
  month     = {Aug},
  doi       = {10.1109/FPL.2016.7577308},
  issn      = {1946-1488},
  keywords  = {computer vision;field programmable gate arrays;learning (artificial intelligence);neural nets;high performance FPGA-based accelerator;convolutional neural networks;machine learning algorithms;computer vision applications;computation-intensive features;memory-intensive features;resource-consuming features;FPGA-based CNN accelerator;optimized parallelism strategy;resource utilization;batch-based computing method;fully connected layers;FC layers;memory bandwidth utilization;on-chip buffers;AlexNet;Xilinx VC709;Parallel processing;Bandwidth;Neurons;System-on-chip;Convolution;Computational modeling;Throughput;convolutional neural networks;pipeline;AlexNet;parallelism;memory bandwidth},
}

@Comment{jabref-meta: databaseType:bibtex;}
