Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39a7487a5a984f1c86fb433075c11d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_Module_behav xil_defaultlib.tb_PWM_Module -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
