{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718262890442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718262890442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 01:14:50 2024 " "Processing started: Thu Jun 13 01:14:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718262890442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1718262890442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_FINAL_V2 -c CPU_FINAL_V2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_FINAL_V2 -c CPU_FINAL_V2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1718262890442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1718262890769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1718262890769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith.v 1 1 " "Found 1 design units, including 1 entities, in source file arith.v" { { "Info" "ISGN_ENTITY_NAME" "1 arith " "Found entity 1: arith" {  } { { "arith.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/arith.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897369 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic logic.v(1) " "Verilog HDL Declaration warning at logic.v(1): \"logic\" is SystemVerilog-2005 keyword" {  } { { "logic.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/logic.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1718262897370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.v 1 1 " "Found 1 design units, including 1 entities, in source file logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "logic.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897382 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instmem.v(12) " "Verilog HDL information at instmem.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "instmem.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/instmem.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1718262897384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "instmem.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/instmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insreg.v 1 1 " "Found 1 design units, including 1 entities, in source file insreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 insReg " "Found entity 1: insReg" {  } { { "insReg.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/insReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxb.v 1 1 " "Found 1 design units, including 1 entities, in source file muxb.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxB " "Found entity 1: muxB" {  } { { "muxB.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/muxB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxa.v 1 1 " "Found 1 design units, including 1 entities, in source file muxa.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxA " "Found entity 1: muxA" {  } { { "muxA.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/muxA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_CPU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file arith_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 arith_tb " "Found entity 1: arith_tb" {  } { { "arith_tb.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/arith_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_logic " "Found entity 1: tb_logic" {  } { { "tb_logic.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_logic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_PC " "Found entity 1: tb_PC" {  } { { "tb_PC.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_PC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_insreg.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_insreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_insReg " "Found entity 1: tb_insReg" {  } { { "tb_insReg.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_insReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_instmem " "Found entity 1: tb_instmem" {  } { { "tb_instmem.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_instmem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_controller " "Found entity 1: tb_controller" {  } { { "tb_controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_datamem " "Found entity 1: tb_datamem" {  } { { "tb_datamem.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_datamem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_register_bank " "Found entity 1: tb_register_bank" {  } { { "tb_register_bank.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_register_bank.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718262897414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718262897414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "execaddd CPU.v(64) " "Verilog HDL Implicit Net warning at CPU.v(64): created implicit net for \"execaddd\"" {  } { { "CPU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1718262897415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataCoutd CPU.v(86) " "Verilog HDL Implicit Net warning at CPU.v(86): created implicit net for \"dataCoutd\"" {  } { { "CPU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1718262897415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_register_bank " "Elaborating entity \"tb_register_bank\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1718262897460 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_register_bank.v(81) " "Verilog HDL warning at tb_register_bank.v(81): ignoring unsupported system task" {  } { { "tb_register_bank.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_register_bank.v" 81 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1718262897461 "|tb_register_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:dut " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:dut\"" {  } { { "tb_register_bank.v" "dut" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_register_bank.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718262897471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/artur/Downloads/CPU_FINAL_V2/output_files/CPU_FINAL_V2.map.smsg " "Generated suppressed messages file C:/Users/artur/Downloads/CPU_FINAL_V2/output_files/CPU_FINAL_V2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1718262897646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718262897656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 01:14:57 2024 " "Processing ended: Thu Jun 13 01:14:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718262897656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718262897656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718262897656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1718262897656 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1718262898304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718262898745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718262898745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 01:14:58 2024 " "Processing started: Thu Jun 13 01:14:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718262898745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1718262898745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/intel/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim CPU_FINAL_V2 CPU_FINAL_V2 " "Command: quartus_sh -t d:/intel/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim CPU_FINAL_V2 CPU_FINAL_V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1718262898745 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim CPU_FINAL_V2 CPU_FINAL_V2 " "Quartus(args): --rtl_sim CPU_FINAL_V2 CPU_FINAL_V2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1718262898745 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1718262898912 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1718262899009 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1718262899011 ""}
{ "Warning" "0" "" "Warning: File CPU_FINAL_V2_run_msim_rtl_verilog.do already exists - backing up current file as CPU_FINAL_V2_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File CPU_FINAL_V2_run_msim_rtl_verilog.do already exists - backing up current file as CPU_FINAL_V2_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1718262899093 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/artur/Downloads/CPU_FINAL_V2/simulation/modelsim/CPU_FINAL_V2_run_msim_rtl_verilog.do" {  } { { "C:/Users/artur/Downloads/CPU_FINAL_V2/simulation/modelsim/CPU_FINAL_V2_run_msim_rtl_verilog.do" "0" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/simulation/modelsim/CPU_FINAL_V2_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/artur/Downloads/CPU_FINAL_V2/simulation/modelsim/CPU_FINAL_V2_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1718262899108 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1718262899109 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1718262899112 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1718262899113 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/artur/Downloads/CPU_FINAL_V2/CPU_FINAL_V2_nativelink_simulation.rpt" {  } { { "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU_FINAL_V2_nativelink_simulation.rpt" "0" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU_FINAL_V2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/artur/Downloads/CPU_FINAL_V2/CPU_FINAL_V2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1718262899113 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intel/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/intel/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1718262899113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718262899114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 01:14:59 2024 " "Processing ended: Thu Jun 13 01:14:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718262899114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718262899114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718262899114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1718262899114 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1718263680759 ""}
