<stg><name>top</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="15" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="64">
<![CDATA[
:0 %max_child_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_child_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem0, void @empty_0, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_8, void @empty_7, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %X_V_data_V, i3 %X_V_keep_V, i1 %X_V_last_V, void @empty_6, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %X_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %X_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %X_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ids_V_data_V, i4 %ids_V_keep_V, i1 %ids_V_last_V, void @empty_6, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ids_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ids_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ids_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %out_r, void @empty_6, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %adj_list, void @empty_17, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_16, void @empty_19, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %adj_list, void @empty_15, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %flushs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flushs, void @empty_17, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_16, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flushs, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_16, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="64">
<![CDATA[
:21 %xbarpipe = alloca i64 1

]]></Node>
<StgValue><ssdm name="xbarpipe"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
:22 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @xbarpipe_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i3 %xbarpipe, i3 %xbarpipe

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %xbarpipe, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="52" op_0_bw="64">
<![CDATA[
:24 %xbarIDRpipe = alloca i64 1

]]></Node>
<StgValue><ssdm name="xbarIDRpipe"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="52" op_8_bw="52">
<![CDATA[
:25 %empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @xbarIDRpipe_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i52 %xbarIDRpipe, i52 %xbarIDRpipe

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %xbarIDRpipe, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="52" op_0_bw="64">
<![CDATA[
:27 %IDRpipe1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="IDRpipe1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="52" op_8_bw="52">
<![CDATA[
:28 %empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipe1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i52 %IDRpipe1, i52 %IDRpipe1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %IDRpipe1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="52" op_0_bw="64">
<![CDATA[
:30 %IDRpipe2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="IDRpipe2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="52" op_8_bw="52">
<![CDATA[
:31 %empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipe2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i52 %IDRpipe2, i52 %IDRpipe2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %IDRpipe2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="52" op_0_bw="64">
<![CDATA[
:33 %IDRpipe3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="IDRpipe3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="52" op_8_bw="52">
<![CDATA[
:34 %empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipe3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i52 %IDRpipe3, i52 %IDRpipe3

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %IDRpipe3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="64">
<![CDATA[
:36 %Wsigpipe1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Wsigpipe1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
:37 %empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @Wsigpipe1_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %Wsigpipe1, i1 %Wsigpipe1

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Wsigpipe1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="64">
<![CDATA[
:39 %Wsigpipe2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Wsigpipe2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
:40 %empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @Wsigpipe2_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %Wsigpipe2, i1 %Wsigpipe2

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Wsigpipe2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="64">
<![CDATA[
:42 %Wsigpipe3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Wsigpipe3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
:43 %empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @Wsigpipe3_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %Wsigpipe3, i1 %Wsigpipe3

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Wsigpipe3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="64">
<![CDATA[
:45 %OutTuppipe1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutTuppipe1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
:46 %empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @OutTuppipe1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %OutTuppipe1, i128 %OutTuppipe1

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="64">
<![CDATA[
:48 %OutTuppipe2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutTuppipe2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
:49 %empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @OutTuppipe2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %OutTuppipe2, i128 %OutTuppipe2

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="64">
<![CDATA[
:51 %OutTuppipe3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutTuppipe3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
:52 %empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @OutTuppipe3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %OutTuppipe3, i128 %OutTuppipe3

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:54 %specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i3 %xbarpipe, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln44"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:55 %specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i52 %xbarIDRpipe, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln48"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:56 %specmemcore_ln54 = specmemcore void @_ssdm_op_SpecMemCore, i52 %IDRpipe1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln54"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:57 %specmemcore_ln57 = specmemcore void @_ssdm_op_SpecMemCore, i52 %IDRpipe2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln57"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:58 %specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, i52 %IDRpipe3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln60"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:59 %specmemcore_ln64 = specmemcore void @_ssdm_op_SpecMemCore, i1 %Wsigpipe1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln64"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:60 %specmemcore_ln67 = specmemcore void @_ssdm_op_SpecMemCore, i1 %Wsigpipe2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln67"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:61 %specmemcore_ln70 = specmemcore void @_ssdm_op_SpecMemCore, i1 %Wsigpipe3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln70"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:62 %specmemcore_ln74 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln74"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:63 %specmemcore_ln77 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe2, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln77"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:64 %specmemcore_ln80 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe3, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln80"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:65 %br_ln95 = br void

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="83" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="3" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i24P0A.i3P0A.i1P0A, i24 %X_V_data_V, i3 %X_V_keep_V, i1 %X_V_last_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln95 = br i1 %tmp, void, void %_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="28" op_1_bw="24" op_2_bw="3" op_3_bw="1" op_4_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:1 %empty_40 = read i28 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i1P0A, i24 %X_V_data_V, i3 %X_V_keep_V, i1 %X_V_last_V

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:2 %p_cast = extractvalue i28 %empty_40

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:3 %trunc_ln740 = trunc i24 %p_cast

]]></Node>
<StgValue><ssdm name="trunc_ln740"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:4 %V_V = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %trunc_ln740, i8 0

]]></Node>
<StgValue><ssdm name="V_V"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="4" op_3_bw="1">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:5 %empty_41 = read i37 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i1P0A, i32 %ids_V_data_V, i4 %ids_V_keep_V, i1 %ids_V_last_V

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="37">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:6 %tmp_data_V = extractvalue i37 %empty_41

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:7 %trunc_ln712 = trunc i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="20" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:8 %root_numv_0_load = load i20 %root_numv_0

]]></Node>
<StgValue><ssdm name="root_numv_0_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="20" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:9 %root_numv_1_load = load i20 %root_numv_1

]]></Node>
<StgValue><ssdm name="root_numv_1_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="20" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:10 %root_numv_2_load = load i20 %root_numv_2

]]></Node>
<StgValue><ssdm name="root_numv_2_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="20" op_0_bw="20" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="2">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:11 %tmp_s = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 %root_numv_0_load, i20 %root_numv_1_load, i20 %root_numv_2_load, i2 %trunc_ln712

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:12 %add_ln712 = add i20 %tmp_s, i20 %V_V

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:13 %switch_ln712 = switch i2 %trunc_ln712, void %branch2, i2 0, void %branch0, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln712"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln712" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln712 = store i20 %add_ln712, i20 %root_numv_1

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln712" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln712 = br void %_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln712" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0">
<![CDATA[
branch0:0 %store_ln712 = store i20 %add_ln712, i20 %root_numv_0

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln712" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln712 = br void %_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln712" val="!0"/>
<literal name="trunc_ln712" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln712 = store i20 %add_ln712, i20 %root_numv_2

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln712" val="!0"/>
<literal name="trunc_ln712" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln712 = br void %_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:0 %root_numv_0_load_1 = load i20 %root_numv_0

]]></Node>
<StgValue><ssdm name="root_numv_0_load_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:1 %root_numv_1_load_1 = load i20 %root_numv_1

]]></Node>
<StgValue><ssdm name="root_numv_1_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:2 %root_numv_2_load_1 = load i20 %root_numv_2

]]></Node>
<StgValue><ssdm name="root_numv_2_load_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="3">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:3 %call_ln109 = call void @top_Pipeline_Loop_children, i20 %root_numv_0_load_1, i20 %root_numv_1_load_1, i20 %root_numv_2_load_1, i3 %max_child_loc

]]></Node>
<StgValue><ssdm name="call_ln109"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="109" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="3">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:3 %call_ln109 = call void @top_Pipeline_Loop_children, i20 %root_numv_0_load_1, i20 %root_numv_1_load_1, i20 %root_numv_2_load_1, i3 %max_child_loc

]]></Node>
<StgValue><ssdm name="call_ln109"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:4 %max_child_loc_load = load i3 %max_child_loc

]]></Node>
<StgValue><ssdm name="max_child_loc_load"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:5 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i3P0A, i3 %xbarpipe, i3 %max_child_loc_load

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="52" op_0_bw="52" op_1_bw="12" op_2_bw="8" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:6 %tmp_2 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %trunc_ln740, i8 0, i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:7 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i52P0A, i52 %xbarIDRpipe, i52 %tmp_2

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:8 %empty_42 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="52" op_3_bw="3" op_4_bw="52" op_5_bw="52" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:9 %call_ln0 = call void @top_Pipeline_VITIS_LOOP_154_1, i52 %xbarIDRpipe, i52 %IDRpipe1, i3 %xbarpipe, i52 %IDRpipe2, i52 %IDRpipe3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="52" op_3_bw="3" op_4_bw="52" op_5_bw="52" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:9 %call_ln0 = call void @top_Pipeline_VITIS_LOOP_154_1, i52 %xbarIDRpipe, i52 %IDRpipe1, i3 %xbarpipe, i52 %IDRpipe2, i52 %IDRpipe3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:10 %empty_43 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:11 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %Wsigpipe1, i1 1

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:12 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %Wsigpipe2, i1 1

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:13 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %Wsigpipe3, i1 1

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="1" op_3_bw="128" op_4_bw="32" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="1" op_9_bw="20" op_10_bw="32" op_11_bw="1" op_12_bw="1" op_13_bw="20" op_14_bw="32" op_15_bw="1" op_16_bw="1" op_17_bw="20" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:14 %call_ln133 = call void @subT1_pipl, i52 %IDRpipe1, i1 %Wsigpipe1, i128 %OutTuppipe1, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="122" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="1" op_3_bw="128" op_4_bw="32" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="1" op_9_bw="20" op_10_bw="32" op_11_bw="1" op_12_bw="1" op_13_bw="20" op_14_bw="32" op_15_bw="1" op_16_bw="1" op_17_bw="20" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:14 %call_ln133 = call void @subT1_pipl, i52 %IDRpipe1, i1 %Wsigpipe1, i128 %OutTuppipe1, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="1" op_3_bw="128" op_4_bw="32" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="1" op_9_bw="20" op_10_bw="32" op_11_bw="1" op_12_bw="1" op_13_bw="20" op_14_bw="32" op_15_bw="1" op_16_bw="1" op_17_bw="20" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:15 %call_ln134 = call void @subT1_pipl, i52 %IDRpipe2, i1 %Wsigpipe2, i128 %OutTuppipe2, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9

]]></Node>
<StgValue><ssdm name="call_ln134"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="1" op_3_bw="128" op_4_bw="32" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="1" op_9_bw="20" op_10_bw="32" op_11_bw="1" op_12_bw="1" op_13_bw="20" op_14_bw="32" op_15_bw="1" op_16_bw="1" op_17_bw="20" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:15 %call_ln134 = call void @subT1_pipl, i52 %IDRpipe2, i1 %Wsigpipe2, i128 %OutTuppipe2, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9

]]></Node>
<StgValue><ssdm name="call_ln134"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="1" op_3_bw="128" op_4_bw="32" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="1" op_9_bw="20" op_10_bw="32" op_11_bw="1" op_12_bw="1" op_13_bw="20" op_14_bw="32" op_15_bw="1" op_16_bw="1" op_17_bw="20" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:16 %call_ln135 = call void @subT1_pipl, i52 %IDRpipe3, i1 %Wsigpipe3, i128 %OutTuppipe3, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="126" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="1" op_3_bw="128" op_4_bw="32" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="1" op_9_bw="20" op_10_bw="32" op_11_bw="1" op_12_bw="1" op_13_bw="20" op_14_bw="32" op_15_bw="1" op_16_bw="1" op_17_bw="20" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:16 %call_ln135 = call void @subT1_pipl, i52 %IDRpipe3, i1 %Wsigpipe3, i128 %OutTuppipe3, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:17 %empty_44 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:18 %call_ln0 = call void @top_Pipeline_VITIS_LOOP_199_1, i128 %OutTuppipe1, i128 %OutTuppipe3, i128 %OutTuppipe2, i128 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="129" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:18 %call_ln0 = call void @top_Pipeline_VITIS_LOOP_199_1, i128 %OutTuppipe1, i128 %OutTuppipe3, i128 %OutTuppipe2, i128 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8:19 %br_ln95 = br void

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0">
<![CDATA[
:0 %ret_ln138 = ret

]]></Node>
<StgValue><ssdm name="ret_ln138"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
