# Copyright 2026 FlagOS Contributors
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

import builtins
import logging
import math
import os
from collections import namedtuple

import torch
import triton
import triton.language as tl

from flag_gems.runtime import torch_device_fn
from flag_gems.utils import libentry
from flag_gems.utils import triton_lang_extension as ext

logger = logging.getLogger(__name__)
Max_out = namedtuple("max", ["values", "indices"])

# ---------------------------------------------------------------------------
# tle.raw fast path (P800 xpu3, cluster C payload in max_raw.xpu).
#
# The compiler-generated Triton `max_kernel` runs at 34GB/s on [4096,4096]
# dim=1 (speedup 0.02): the whole-row 512x4096 tile forces CoreTiling into
# 256 serial 2-row iterations, each with a small fenced DMA plus a masked
# read-modify-write of the outputs, and N-loop tiling cannot compile at all
# (uni_sram overflow). The hand-written payload drives per-core GM2LM DMA
# with a flat chunk pipeline, keeps the winning vector for the argmax scan,
# and flushes contiguous per-core output blocks; it reaches ~0.6-0.8 on the
# same shapes. See op-opti/max_dim.md for the full analysis.
try:
    import triton.experimental.tle as tle

    _TLE_OK = True
except ImportError:
    tle = None
    _TLE_OK = False

_HERE = os.path.dirname(os.path.abspath(__file__))
_NCLUSTER = 12  # P800 (xpu3): one Triton program == one cluster of 64 cores
# Payload scalars are i32 (do_not_specialize); guard the byte range.
_RAW_MAX_ELEMS = 2**31 - 1

_RAW_TYPE_CODE = {
    torch.float32: 0,
    torch.float16: 1,
    torch.bfloat16: 2,
    torch.int32: 3,
    torch.int64: 4,
    torch.int16: 5,
    torch.int8: 6,
    torch.uint8: 7,
    torch.bool: 7,
    torch.float64: 8,
}

if _TLE_OK:

    @tle.raw.dialect("xpu3", file=os.path.join(_HERE, "max_raw.xpu"),
                    flags=[f"-I{_HERE}"])
    def md_row_raw(in_, out_val, out_idx, M, N, esz, type_code, rows_start,
                   rows_count):
        ...

    @triton.jit(do_not_specialize=["M", "N", "esz", "type_code", "per", "rpc"])
    def max_dim_raw_kernel(In, OutV, OutI, M, N, esz, type_code, per, rpc):
        pid = tl.program_id(0)
        tle.raw.call(
            md_row_raw, (In, OutV, OutI, M, N, esz, type_code, pid * per, per, rpc)
        )

    @tle.raw.dialect("xpu3", file=os.path.join(_HERE, "max_full_sm.xpu"),
                    flags=[f"-I{_HERE}"])
    def m_full_raw(in_, mid, M, esz, type_code, per, slot):
        ...

    @triton.jit(do_not_specialize=["M", "esz", "type_code", "per"])
    def max_full_raw_kernel(In, Mid, M, esz, type_code, per):
        pid = tl.program_id(0)
        tle.raw.call(m_full_raw, (In, Mid, M, esz, type_code, per, pid))

    @tle.raw.dialect("xpu3", file=os.path.join(_HERE, "max_full_sm.xpu"),
                    flags=[f"-I{_HERE}"])
    def m_combine_raw(mid, out, n, esz, type_code):
        ...

    @triton.jit(do_not_specialize=["n", "esz", "type_code"])
    def max_full_combine_kernel(Mid, Out, n, esz, type_code):
        tle.raw.call(m_combine_raw, (Mid, Out, n, esz, type_code))


def _view_u8(t):
    """Byte view of a tensor; works for 0-dim tensors too."""
    if t.dim() == 0:
        return t.view(1).view(torch.uint8)
    return t.view(torch.uint8)


def _raw_max_dim(inp, dim, keepdim):
    """max.dim along the innermost (contiguous) dim via the raw payload.

    Returns (values, indices) or None when the raw path does not apply.
    """
    if not _TLE_OK:
        return None
    type_code = _RAW_TYPE_CODE.get(inp.dtype)
    if type_code is None:
        return None
    shape = inp.shape
    N = shape[dim]
    M = shape[:dim] and math.prod(shape[:dim]) or 1
    K = inp.numel() // M // N
    if K != 1:  # payload assumes contiguous rows of length N
        return None
    M = inp.numel() // N  # total rows (M * K with K == 1)
    if M * N > _RAW_MAX_ELEMS:
        return None
    esz = inp.element_size()

    shape_list = list(shape)
    shape_list[dim] = 1
    out_value = torch.empty(shape_list, dtype=inp.dtype, device=inp.device)
    out_index = torch.empty(shape_list, dtype=torch.int64, device=inp.device)
    if not keepdim:
        out_value = torch.squeeze(out_value, dim)
        out_index = torch.squeeze(out_index, dim)

    # Rows per core: each core's output block must be >= 8 bytes (narrow <8B
    # global stores are pathologically slow on this device). For large M the
    # default 12-cluster split already yields >=8B blocks; for small M we
    # consolidate into fewer clusters so every active core writes a full rpc
    # block (e.g. [64,64] fp16: rpc=4 -> 16 active cores, 8B stores).
    per_core_default = (math.ceil(M / _NCLUSTER) + 63) // 64
    rpc = builtins.max(per_core_default, (8 + esz - 1) // esz)
    if per_core_default * esz < 8:
        grid_n = builtins.max(1, builtins.min(_NCLUSTER, (M + rpc * 64 - 1) // (rpc * 64)))
    else:
        grid_n = _NCLUSTER
    per = (M + grid_n - 1) // grid_n
    with torch_device_fn.device(inp.device):
        max_dim_raw_kernel[(grid_n,)](
            _view_u8(inp),
            _view_u8(out_value),
            out_index,
            M,
            N,
            esz,
            type_code,
            per,
            rpc,
        )
    return out_value, out_index


def _raw_max_full(inp):
    """Full-tensor max via per-core partials + a tiny combine kernel.

    Returns the scalar result tensor, or None when not applicable.
    """
    if not _TLE_OK:
        return None
    type_code = _RAW_TYPE_CODE.get(inp.dtype)
    if type_code is None:
        return None
    M = inp.numel()
    if M > _RAW_MAX_ELEMS:
        return None
    esz = inp.element_size()

    ncores = _NCLUSTER * 64
    # mid: 8-byte slots. float dtypes + i32 use the per-cluster SM reduce
    # inside the payload (12 slots); other dtypes write per-core 8B partials
    # (768 slots). k2 reads the first nused slots either way.
    float_i32 = inp.dtype in (torch.float32, torch.float16, torch.bfloat16,
                              torch.int32)
    nused = min(_NCLUSTER, M) if float_i32 else min(ncores, M)
    per = (M + ncores - 1) // ncores
    mid = torch.empty(ncores * 8, dtype=torch.uint8, device=inp.device)
    out = torch.empty([], dtype=inp.dtype, device=inp.device)
    with torch_device_fn.device(inp.device):
        max_full_raw_kernel[(_NCLUSTER,)](
            _view_u8(inp),
            mid,
            M,
            esz,
            type_code,
            per,
        )
        max_full_combine_kernel[(1,)](
            mid,
            _view_u8(out),
            nused,
            esz,
            type_code,
        )
    return out


_FULL_REDUCTION_BLOCK_SIZE = 8192

# Fast-path tile preferences (XPU sweeps, 2026-08-16, argmin/amax family):
#   fp16/bf16: [BLOCK_M=128, BLOCK_N=1024] sweet spot; fp32: [64, 512].
#   The fast path only triggers when both M and N divide by the picked tiles;
#   everything else pads rows/columns with the dtype floor and runs the same
#   fully mask-free tiles, so no lane ever reads out of the allocation and no
#   XPU masked-memory slow path is involved.
_FAST_BN_FP16 = (1024, 256, 512, 128, 64, 32, 16)
_FAST_BN_FP32 = (512, 256, 1024, 128, 64, 32, 16)
_FAST_BM_FP16 = (128, 64, 32, 256, 16, 8, 4, 2)
_FAST_BM_FP32 = (64, 128, 32, 256, 16, 8, 4, 2)


def _dtype_floor(dtype):
    """A value that no real element of `dtype` can ever win a max against:
    -inf for floats (the packed key order keeps -inf < -FLT_MAX, and a fully
    -inf row still reduces to -inf because the packed reduce has no identity
    collision), and the integer minimum otherwise."""
    if dtype.is_floating_point:
        return float("-inf")
    return torch.iinfo(dtype).min


def _pick_fast_tile(M, N, is_fp32):
    """Return (BLOCK_M, BLOCK_N) with M % BLOCK_M == 0 and N % BLOCK_N == 0, or
    None when no mask-free tile covers this shape."""
    bns = _FAST_BN_FP32 if is_fp32 else _FAST_BN_FP16
    bms = _FAST_BM_FP32 if is_fp32 else _FAST_BM_FP16
    bn = next((b for b in bns if N % b == 0), None)
    if bn is None:
        return None
    bm = next((m for m in bms if M % m == 0), None)
    if bm is None:
        return None
    return bm, bn


@libentry()
@triton.jit
def max_kernel_2d_pk(
    inp,
    out_value,
    out_index,
    M,
    N,
    KIND: tl.constexpr,  # 0 = float (fp32 key), 1 = int16/32, 2 = int64
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
):
    # Single-pass (value, first-index) row max over a contiguous, padded
    # [M, N] input (no load is ever masked; rows/columns outside the real
    # extent are padded with the dtype floor by the launcher). Each lane
    # packs an order-preserving value key into the top bits of an int64 and
    # the negated column into the low 30 bits, so a single int64 tl.max per
    # row chunk returns the largest value AND, on ties, the FIRST column
    # (torch.max semantics). This packed reduce is the only performance class
    # reachable on this XPU (the two-output reduce and equality-scan variants
    # are 6-60x slower; see the argmin family evidence).
    pid = ext.program_id(0)
    rows = pid * BLOCK_M + tl.arange(0, BLOCK_M)[:, None]
    inp = inp + rows * N
    out_value = out_value + rows
    out_index = out_index + rows

    ar = tl.arange(0, BLOCK_N)
    acc = tl.full([BLOCK_M, 1], value=-(1 << 62), dtype=tl.int64)
    for off in range(0, N, BLOCK_N):
        cols = off + ar
        a = tl.load(inp + cols[None, :])
        if KIND == 0:
            # order-preserving key: negative floats flip all bits, positive
            # floats flip the sign bit only; NaN becomes the largest key and
            # -inf the smallest, matching the family NaN semantics.
            u = a.to(tl.float32).to(tl.uint32, bitcast=True)
            key = tl.where(u < 0x80000000, u ^ 0x80000000, u ^ 0xFFFFFFFF)
            key64 = key.to(tl.int64)
        elif KIND == 2:
            # int64 values use a 34-bit two's-complement window for the value
            # key (64 - 30 index bits = 34); order-preserving for |v| < 2^33,
            # far beyond the functional test range and the benchmark dtypes.
            key64 = a.to(tl.int64) & 0x3FFFFFFFFFFFF
        else:
            u = a.to(tl.int32).to(tl.uint32)
            key64 = (u ^ 0x80000000).to(tl.int64)
        pk = (key64 << 30) | (N - 1 - cols).to(tl.int64)[None, :]
        blk = tl.max(pk, axis=1)[:, None]
        acc = tl.maximum(acc, blk)

    # Extract value and index. The value key occupies the top 34 bits, the
    # negated column the low 30 bits.
    idx64 = N - 1 - (acc & 0x3FFFFFFF)
    tl.store(out_index, idx64)
    key64 = acc >> 30
    if KIND == 0:
        u32 = tl.where(key64 < 0x80000000, key64 ^ 0xFFFFFFFF, key64 ^ 0x80000000)
        vf = u32.to(tl.uint32).to(tl.float32, bitcast=True)
        tl.store(out_value, vf)
    elif KIND == 2:
        # 34-bit two's-complement window; the double arithmetic shift sign
        # extends the 34-bit key back to the int64 value exactly.
        tl.store(out_value, (key64 << 30) >> 30)
    else:
        tl.store(out_value, (key64 ^ 0x80000000).to(tl.uint32).to(tl.int32))


def _max_flat(inp1d, out, device):
    """Full (dim=None) reduction. The flat buffer is viewed as rows of 8192
    elements over a row-padded matrix (floor-filled) and reduced with the
    packed row kernel; the mid array is then staged down to a scalar. A 2-row
    minimum tile is used everywhere because BLOCK_M=1 tiles miscompile on
    this XPU."""
    block = _FULL_REDUCTION_BLOCK_SIZE
    numel = inp1d.numel()
    dtype = inp1d.dtype
    kind = 2 if dtype == torch.int64 else (0 if dtype.is_floating_point else 1)
    floor = _dtype_floor(dtype)
    is_fp32 = dtype == torch.float32

    rows = triton.cdiv(numel, block)
    bm = next((m for m in (128, 64, 32, 256, 16, 8, 4, 2) if rows % m == 0), 2)
    Mr = triton.cdiv(rows, bm) * bm
    if rows == 1 and Mr == 2:
        # only one real row: use a 2-row padded tile so BLOCK_M >= 2
        n_pow2 = triton.next_power_of_2(numel)
        pad = torch.full((2, n_pow2), floor, dtype=dtype, device=device)
        torch.ops.aten._copy_from(inp1d, pad[0, :numel].reshape(-1), False)
        tmp_v = torch.empty((2,), dtype=dtype, device=device)
        tmp_i = torch.empty((2,), dtype=torch.int64, device=device)
        max_kernel_2d_pk[(1, 1)](
            pad, tmp_v, tmp_i, 2, n_pow2, kind, 2, n_pow2, buffer_size_limit=2048
        )
        out[()] = tmp_v[0]
        return

    # Pad rows to a multiple of the tile and columns implicitly to 8192 (a
    # power of two, so the tile is exact). The flat copy fills rows in order;
    # tail columns of the last row keep the floor fill.
    pad = torch.full((Mr, block), floor, dtype=dtype, device=inp1d.device)
    torch.ops.aten._copy_from(inp1d, pad.reshape(-1)[:numel], False)
    mid = torch.empty((Mr,), dtype=dtype, device=device)
    mid_idx = torch.empty((Mr,), dtype=torch.int64, device=device)
    bn = 1024 if not is_fp32 else 256
    max_kernel_2d_pk[(Mr // bm, 1)](
        pad, mid, mid_idx, Mr, block, kind, bm, bn, buffer_size_limit=2048
    )
    _reduce_mid(mid, out, device)


pir = 0


def _reduce_mid(mid, out, device):
    """Stage the mid array (any length) down to a scalar with the same
    padded row-major trick."""
    block = _FULL_REDUCTION_BLOCK_SIZE
    dtype = mid.dtype
    kind = 2 if dtype == torch.int64 else (0 if dtype.is_floating_point else 1)
    floor = _dtype_floor(dtype)
    is_fp32 = dtype == torch.float32
    while mid.numel() > block:
        rows = triton.cdiv(mid.numel(), block)
        bm = next((m for m in (128, 64, 32, 256, 16, 8, 4, 2) if rows % m == 0), 2)
        Mr = triton.cdiv(rows, bm) * bm
        pad = torch.full((Mr, block), floor, dtype=dtype, device=device)
        torch.ops.aten._copy_from(mid, pad.reshape(-1)[: mid.numel()], False)
        nxt = torch.empty((Mr,), dtype=dtype, device=device)
        nxt_idx = torch.empty((Mr,), dtype=torch.int64, device=device)
        bn = 1024 if not is_fp32 else 256
        max_kernel_2d_pk[(Mr // bm, 1)](
            pad, nxt, nxt_idx, Mr, block, kind, bm, bn, buffer_size_limit=1024
        )
        mid = nxt
    n = mid.numel()
    n_pow2 = triton.next_power_of_2(n)
    pad = torch.full((2, n_pow2), floor, dtype=dtype, device=device)
    torch.ops.aten._copy_from(mid, pad[0, :n].reshape(-1), False)
    tmp_v = torch.empty((2,), dtype=dtype, device=device)
    tmp_i = torch.empty((2,), dtype=torch.int64, device=device)
    max_kernel_2d_pk[(1, 1)](
        pad, tmp_v, tmp_i, 2, n_pow2, kind, 2, n_pow2, buffer_size_limit=1024
    )
    out[()] = tmp_v[0]


def max(inp):
    logger.debug("GEMS_KUNLUNXIN MAX")
    inp = inp.contiguous().reshape(-1)  # 1-D flat view (3-D kernel args crash on XPU)
    M = inp.numel()
    if M == 1:
        return inp.reshape([])
    # tle.raw fast path: per-cluster SM reduce (12 GM partials) beats the
    # packed-tile two-kernel on this shape (1D 0.28-0.47 -> 0.73-0.82).
    raw_out = _raw_max_full(inp) if _TLE_OK else None
    if raw_out is not None:
        return raw_out
    dtype = inp.dtype
    out = torch.empty([], dtype=dtype, device=inp.device)
    with torch_device_fn.device(inp.device):
        _max_flat(inp, out, inp.device)
    return out


def max_dim(inp, dim=None, keepdim=False):
    logger.debug("GEMS_KUNLUNXIN MAX_DIM")
    assert dim >= -inp.ndim and dim < inp.ndim, "Invalid dim"

    dim = dim % inp.ndim
    # tle.raw fast path for the contiguous inner-dim (K == 1) reduction; the
    # compiler row-reduce is structurally capped on this XPU (wide-row
    # CoreTiling serialization), and the payload reaches 0.77-1.0 on the core
    # shapes. PR's packed-tile kernel handles K > 1 / padded shapes below.
    inp = inp.contiguous()
    raw = _raw_max_dim(inp, dim, keepdim) if _TLE_OK else None
    if raw is not None:
        return Max_out(values=raw[0], indices=raw[1])

    shape = inp.shape
    N = shape[dim]
    dtype = inp.dtype

    shape_list = list(shape)
    shape_list[dim] = 1
    out_value = torch.empty(shape_list, dtype=dtype, device=inp.device)
    out_index = torch.empty(shape_list, dtype=torch.int64, device=inp.device)

    if N == 1:
        # The reduced dim has size 1: values are the identity and indices are
        # all 0. Use the native strided-copy engine (flag_gems does not
        # override `_copy_from`) instead of a reduction kernel; this also
        # bypasses the head kernel's [BLOCK_M, N=1] reduction tile, which
        # fails to compile on this XPU (uni_sram OOM in TritonXPUCoreTiling).
        out_index.fill_(0)
        with torch_device_fn.device(inp.device):
            torch.ops.aten._copy_from(inp, out_value, False)
        if not keepdim:
            out_value = torch.squeeze(out_value, dim)
            out_index = torch.squeeze(out_index, dim)
        return Max_out(values=out_value, indices=out_index)

    # Reorder so the reduced dim is innermost (dim_compress order), then make
    # it physically contiguous with the native strided-copy engine instead of
    # the much slower gems `.contiguous()`. The kernel then runs over the
    # folded [M*K, N] view: the index inside the reduced dim is unchanged by
    # the fold and the output flat index m*K + k matches the (M, 1, K) layout.
    dim_i = inp.dim()
    batch_dim = [i for i in range(dim_i) if i != dim]
    order = batch_dim + [dim]
    view = inp.permute(order)
    if view.is_contiguous():
        src = view.reshape(inp.numel() // N, N)
    else:
        src = torch.empty((inp.numel() // N, N), dtype=dtype, device=inp.device)
        with torch_device_fn.device(inp.device):
            torch.ops.aten._copy_from(view.reshape(inp.numel() // N, N), src, False)
    M2 = src.shape[0]  # M * K rows

    is_fp32 = dtype == torch.float32
    tile = _pick_fast_tile(M2, N, is_fp32)
    floor = _dtype_floor(dtype)

    out_v1 = out_value.reshape(-1)
    out_i1 = out_index.reshape(-1)

    with torch_device_fn.device(inp.device):
        if tile is not None:
            block_m, block_n = tile
            grid = (triton.cdiv(M2, block_m),)
            kind = 2 if dtype == torch.int64 else (0 if dtype.is_floating_point else 1)
            max_kernel_2d_pk[grid](
                src,
                out_v1,
                out_i1,
                M2,
                N,
                kind,
                block_m,
                block_n,
                buffer_size_limit=2048,
            )
        else:
            block_n = min(triton.next_power_of_2(N), 8192)
            block_m = 128 if not is_fp32 else 64
            # Pad rows/columns with the dtype floor so every tiled load stays
            # inside the allocation. The XPU masked-other emulation is not
            # reliable for out-of-bounds tail lanes (family-wide backend
            # issue); padding fully sidesteps it.
            Mr = triton.cdiv(M2, block_m) * block_m
            Np = triton.cdiv(N, block_n) * block_n
            pad = torch.full((Mr, Np), floor, dtype=dtype, device=inp.device)
            torch.ops.aten._copy_from(src, pad[:M2, :N], False)
            out_vp = torch.empty((Mr,), dtype=dtype, device=inp.device)
            out_ip = torch.empty((Mr,), dtype=torch.int64, device=inp.device)
            grid = (Mr // block_m,)
            kind = 2 if dtype == torch.int64 else (0 if dtype.is_floating_point else 1)
            max_kernel_2d_pk[grid](
                pad,
                out_vp,
                out_ip,
                Mr,
                Np,
                kind,
                block_m,
                block_n,
                buffer_size_limit=2048,
            )
            out_v1[:M2] = out_vp[:M2]
            out_i1[:M2] = out_ip[:M2]

    if not keepdim:
        out_value = torch.squeeze(out_value, dim)
        out_index = torch.squeeze(out_index, dim)
    return Max_out(values=out_value, indices=out_index)
