Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: lab_final.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab_final.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab_final"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lab_final
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/debounce.vhd" in Library work.
Architecture behavioral of Entity switch_debounce is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" in Library work.
Architecture behavioral of Entity bin2bcd3en is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/SSD_1dig.vhd" in Library work.
Architecture behavioral of Entity ssd_1dig is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_100M.vhd" in Library work.
Architecture behavioral of Entity dcm_100m is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/CRenc4bin.vhd" in Library work.
Architecture behavioral of Entity crenc4bin is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/key_detect.vhd" in Library work.
Architecture behavioral of Entity key_detect is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/key4_dbnc.vhd" in Library work.
Architecture behavioral of Entity key4_dbnc is up to date.
Compiling vhdl file "C:/Users/James/Documents/Xlink_projects/lab_final/modules/col_strobe.vhd" in Library work.
Architecture behavioral of Entity col_strobe is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/decoder16keyEn.vhd" in Library work.
Architecture doric of Entity decoder16keyen is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/addsub8.vhd" in Library work.
Architecture minimalist of Entity fulladd is up to date.
Architecture corinthian of Entity iod8 is up to date.
Architecture postmodern of Entity fa8 is up to date.
Architecture behavioral of Entity addsub8 is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/ISA.vhf" in Library work.
Architecture behavioral of Entity isa is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sRAM32x8_pgmA_data.vhd" in Library work.
Entity <sRAM32x8_pgmA_data> compiled.
Entity <sRAM32x8_pgmA_data> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sRAM32x8_pgmA_instr.vhd" in Library work.
Entity <sRAM32x8_pgmA_instr> compiled.
Entity <sRAM32x8_pgmA_instr> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" in Library work.
Entity <m2_1_mxilinx_lab_final> compiled.
Entity <m2_1_mxilinx_lab_final> (Architecture <behavioral>) compiled.
Entity <mux4_generic_muser_lab_final> compiled.
Entity <mux4_generic_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <mux8_generic_muser_lab_final> compiled.
Entity <mux8_generic_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <output_debugmode_muser_lab_final> compiled.
Entity <output_debugmode_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <keypad_final_muser_lab_final> compiled.
Entity <keypad_final_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <fd8ce_mxilinx_lab_final> compiled.
Entity <fd8ce_mxilinx_lab_final> (Architecture <behavioral>) compiled.
Entity <fd4ce_mxilinx_lab_final> compiled.
Entity <fd4ce_mxilinx_lab_final> (Architecture <behavioral>) compiled.
Entity <eight_register_shift_muser_lab_final> compiled.
Entity <eight_register_shift_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <registers_muser_lab_final> compiled.
Entity <registers_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <mux8bit_muser_lab_final> compiled.
Entity <mux8bit_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <memoryv2_muser_lab_final> compiled.
Entity <memoryv2_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <register_8bit_muser_lab_final> compiled.
Entity <register_8bit_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <mux_dr_muser_lab_final> compiled.
Entity <mux_dr_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <register_4bbit_muser_lab_final> compiled.
Entity <register_4bbit_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <alu_control_logic_muser_lab_final> compiled.
Entity <alu_control_logic_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <full_add_muser_lab_final> compiled.
Entity <full_add_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <addersub8_muser_lab_final> compiled.
Entity <addersub8_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <full_addersub8_muser_lab_final> compiled.
Entity <full_addersub8_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <alu_final_muser_lab_final> compiled.
Entity <alu_final_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <programground_muser_lab_final> compiled.
Entity <programground_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <m2_1b1_mxilinx_lab_final> compiled.
Entity <m2_1b1_mxilinx_lab_final> (Architecture <behavioral>) compiled.
Entity <ftclex_mxilinx_lab_final> compiled.
Entity <ftclex_mxilinx_lab_final> (Architecture <behavioral>) compiled.
Entity <cb4cled_mxilinx_lab_final> compiled.
Entity <cb4cled_mxilinx_lab_final> (Architecture <behavioral>) compiled.
Entity <cb8cled_mxilinx_lab_final> compiled.
Entity <cb8cled_mxilinx_lab_final> (Architecture <behavioral>) compiled.
Entity <p_counter_muser_lab_final> compiled.
Entity <p_counter_muser_lab_final> (Architecture <behavioral>) compiled.
Entity <lab_final> compiled.
Entity <lab_final> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/MemoryV2.vhf" in Library work.
Entity <m2_1_mxilinx_memoryv2> compiled.
Entity <m2_1_mxilinx_memoryv2> (Architecture <behavioral>) compiled.
Entity <mux4_generic_muser_memoryv2> compiled.
Entity <mux4_generic_muser_memoryv2> (Architecture <behavioral>) compiled.
Entity <mux8_generic_muser_memoryv2> compiled.
Entity <mux8_generic_muser_memoryv2> (Architecture <behavioral>) compiled.
Entity <output_debugmode_muser_memoryv2> compiled.
Entity <output_debugmode_muser_memoryv2> (Architecture <behavioral>) compiled.
Entity <keypad_final_muser_memoryv2> compiled.
Entity <keypad_final_muser_memoryv2> (Architecture <behavioral>) compiled.
Entity <fd8ce_mxilinx_memoryv2> compiled.
Entity <fd8ce_mxilinx_memoryv2> (Architecture <behavioral>) compiled.
Entity <fd4ce_mxilinx_memoryv2> compiled.
Entity <fd4ce_mxilinx_memoryv2> (Architecture <behavioral>) compiled.
Entity <eight_register_shift_muser_memoryv2> compiled.
Entity <eight_register_shift_muser_memoryv2> (Architecture <behavioral>) compiled.
Entity <registers_muser_memoryv2> compiled.
Entity <registers_muser_memoryv2> (Architecture <behavioral>) compiled.
Entity <mux8bit_muser_memoryv2> compiled.
Entity <mux8bit_muser_memoryv2> (Architecture <behavioral>) compiled.
Entity <memoryv2> compiled.
Entity <memoryv2> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/ProgramGround.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_programground is up to date.
Architecture behavioral of Entity mux8_generic_muser_programground is up to date.
Architecture behavioral of Entity fd8ce_mxilinx_programground is up to date.
Architecture behavioral of Entity register_8bit_muser_programground is up to date.
Architecture behavioral of Entity mux_dr_muser_programground is up to date.
Architecture behavioral of Entity fd4ce_mxilinx_programground is up to date.
Architecture behavioral of Entity register_4bbit_muser_programground is up to date.
Architecture behavioral of Entity alu_control_logic_muser_programground is up to date.
Architecture behavioral of Entity full_add_muser_programground is up to date.
Architecture behavioral of Entity addersub8_muser_programground is up to date.
Architecture behavioral of Entity full_addersub8_muser_programground is up to date.
Architecture behavioral of Entity alu_final_muser_programground is up to date.
Architecture behavioral of Entity programground is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/P_Counter.vhf" in Library work.
Architecture behavioral of Entity m2_1b1_mxilinx_p_counter is up to date.
Architecture behavioral of Entity m2_1_mxilinx_p_counter is up to date.
Architecture behavioral of Entity ftclex_mxilinx_p_counter is up to date.
Architecture behavioral of Entity cb4cled_mxilinx_p_counter is up to date.
Architecture behavioral of Entity cb8cled_mxilinx_p_counter is up to date.
Architecture behavioral of Entity p_counter is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/ALU_Control_Logic.vhf" in Library work.
Architecture behavioral of Entity alu_control_logic is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/ALU_Final.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_alu_final is up to date.
Architecture behavioral of Entity mux8_generic_muser_alu_final is up to date.
Architecture behavioral of Entity full_add_muser_alu_final is up to date.
Architecture behavioral of Entity addersub8_muser_alu_final is up to date.
Architecture behavioral of Entity full_addersub8_muser_alu_final is up to date.
Architecture behavioral of Entity alu_final is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/KEYPAD_Final.vhf" in Library work.
Architecture behavioral of Entity keypad_final is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/MUX8Bit.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux8bit is up to date.
Architecture behavioral of Entity mux8bit is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Output_DebugMode.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_output_debugmode is up to date.
Architecture behavioral of Entity mux4_generic_muser_output_debugmode is up to date.
Architecture behavioral of Entity mux8_generic_muser_output_debugmode is up to date.
Architecture behavioral of Entity output_debugmode is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Registers.vhf" in Library work.
Architecture behavioral of Entity fd8ce_mxilinx_registers is up to date.
Architecture behavioral of Entity fd4ce_mxilinx_registers is up to date.
Architecture behavioral of Entity eight_register_shift_muser_registers is up to date.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Register_4bBit.vhf" in Library work.
Architecture behavioral of Entity mux_dr_muser_register_4bbit is up to date.
Architecture behavioral of Entity fd4ce_mxilinx_register_4bbit is up to date.
Architecture behavioral of Entity register_4bbit is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Register_8bit.vhf" in Library work.
Architecture behavioral of Entity fd8ce_mxilinx_register_8bit is up to date.
Architecture behavioral of Entity register_8bit is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Eight_Register_Shift.vhf" in Library work.
Architecture behavioral of Entity fd8ce_mxilinx_eight_register_shift is up to date.
Architecture behavioral of Entity fd4ce_mxilinx_eight_register_shift is up to date.
Architecture behavioral of Entity eight_register_shift is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Full_AdderSub8.vhf" in Library work.
Architecture behavioral of Entity full_add_muser_full_addersub8 is up to date.
Architecture behavioral of Entity addersub8_muser_full_addersub8 is up to date.
Architecture behavioral of Entity full_addersub8 is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/MUX4_generic.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux4_generic is up to date.
Architecture behavioral of Entity mux4_generic is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/MUX8_generic.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux8_generic is up to date.
Architecture behavioral of Entity mux8_generic is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/MUX_DR.vhf" in Library work.
Architecture behavioral of Entity mux_dr is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/addersub8.vhf" in Library work.
Architecture behavioral of Entity full_add_muser_addersub8 is up to date.
Architecture behavioral of Entity addersub8 is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Full_Add.vhf" in Library work.
Architecture behavioral of Entity full_add is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_100M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000

Analyzing hierarchy for entity <M2_1_MXILINX_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <P_Counter_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MemoryV2_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProgramGround_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB8CLED_MXILINX_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB4CLED_MXILINX_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Output_DebugMode_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX8Bit_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Registers_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KEYPAD_Final_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX8_generic_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sRAM32x8_pgmA_data> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <sRAM32x8_pgmA_instr> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ISA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register_8bit_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_DR_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_Final_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_Control_Logic_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register_4bBit_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTCLEX_MXILINX_lab_final> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1_MXILINX_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1B1_MXILINX_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sel_strobeB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin2BCD3en> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SSD_1dig> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_100M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000

Analyzing hierarchy for entity <MUX4_generic_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Eight_Register_Shift_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CRenc4bin> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <key_detect> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <key4_dbnc> in library <work> (architecture <behavioral>) with generics.
	lockperiod = 1000

Analyzing hierarchy for entity <col_strobe> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder16keyEn> in library <work> (architecture <doric>).

Analyzing hierarchy for entity <FD8CE_MXILINX_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Full_AdderSub8_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX8_generic_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addsub8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD4CE_MXILINX_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_DR_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <switch_debounce> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addersub8_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IoD8> in library <work> (architecture <corinthian>).

Analyzing hierarchy for entity <FA8> in library <work> (architecture <postmodern>).

Analyzing hierarchy for entity <Full_Add_MUSER_lab_final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladd> in library <work> (architecture <minimalist>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lab_final> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3970: Unconnected output port 'CLK10k' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3970: Unconnected output port 'CLK1k' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3970: Unconnected output port 'CLK100' of component 'DCM_100M'.
    Set user-defined property "HU_SET =  XLXI_44_81" for instance <XLXI_44> in unit <lab_final>.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 4039: Unconnected output port 'OFL' of component 'ProgramGround_MUSER_lab_final'.
Entity <lab_final> analyzed. Unit <lab_final> generated.

Analyzing generic Entity <DCM_100M> in library <work> (Architecture <behavioral>).
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000
Entity <DCM_100M> analyzed. Unit <DCM_100M> generated.

Analyzing Entity <M2_1_MXILINX_lab_final> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_lab_final> analyzed. Unit <M2_1_MXILINX_lab_final> generated.

Analyzing Entity <P_Counter_MUSER_lab_final> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3676: Unconnected output port 'CEO' of component 'CB8CLED_MXILINX_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3676: Unconnected output port 'TC' of component 'CB8CLED_MXILINX_lab_final'.
    Set user-defined property "HU_SET =  XLXI_1_79" for instance <XLXI_1> in unit <P_Counter_MUSER_lab_final>.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3695: Unconnected output port 'CEO' of component 'CB4CLED_MXILINX_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3695: Unconnected output port 'Q3' of component 'CB4CLED_MXILINX_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3695: Unconnected output port 'TC' of component 'CB4CLED_MXILINX_lab_final'.
    Set user-defined property "HU_SET =  XLXI_6_80" for instance <XLXI_6> in unit <P_Counter_MUSER_lab_final>.
Entity <P_Counter_MUSER_lab_final> analyzed. Unit <P_Counter_MUSER_lab_final> generated.

Analyzing Entity <CB8CLED_MXILINX_lab_final> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_70" for instance <I_Q0> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q1_69" for instance <I_Q1> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q2_68" for instance <I_Q2> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q3_67" for instance <I_Q3> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q4_66" for instance <I_Q4> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q5_65" for instance <I_Q5> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q6_64" for instance <I_Q6> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q7_63" for instance <I_Q7> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_TC_75" for instance <I_TC> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T1_78" for instance <I_T1> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T2_71" for instance <I_T2> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T3_72" for instance <I_T3> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T4_77" for instance <I_T4> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T5_76" for instance <I_T5> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T6_73" for instance <I_T6> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T7_74" for instance <I_T7> in unit <CB8CLED_MXILINX_lab_final>.
Entity <CB8CLED_MXILINX_lab_final> analyzed. Unit <CB8CLED_MXILINX_lab_final> generated.

Analyzing generic Entity <FTCLEX_MXILINX_lab_final> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "HU_SET =  I_36_30_54" for instance <I_36_30> in unit <FTCLEX_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCLEX_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCLEX_MXILINX_lab_final>.
Entity <FTCLEX_MXILINX_lab_final> analyzed. Unit <FTCLEX_MXILINX_lab_final> generated.

Analyzing Entity <M2_1B1_MXILINX_lab_final> in library <work> (Architecture <behavioral>).
Entity <M2_1B1_MXILINX_lab_final> analyzed. Unit <M2_1B1_MXILINX_lab_final> generated.

Analyzing Entity <CB4CLED_MXILINX_lab_final> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_58" for instance <I_Q0> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q1_57" for instance <I_Q1> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q2_56" for instance <I_Q2> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q3_55" for instance <I_Q3> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_TC_61" for instance <I_TC> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T1_62" for instance <I_T1> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T2_59" for instance <I_T2> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T3_60" for instance <I_T3> in unit <CB4CLED_MXILINX_lab_final>.
Entity <CB4CLED_MXILINX_lab_final> analyzed. Unit <CB4CLED_MXILINX_lab_final> generated.

Analyzing Entity <MemoryV2_MUSER_lab_final> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1327: Unconnected output port 'keyO' of component 'KEYPAD_Final_MUSER_lab_final'.
Entity <MemoryV2_MUSER_lab_final> analyzed. Unit <MemoryV2_MUSER_lab_final> generated.

Analyzing Entity <Output_DebugMode_MUSER_lab_final> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 394: Unconnected output port 'RBout' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 424: Unconnected output port 'Dout3' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 424: Unconnected output port 'Dout2' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 424: Unconnected output port 'RBout' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 434: Unconnected output port 'CLK1M' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 434: Unconnected output port 'CLK1k' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 434: Unconnected output port 'CLK100' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 434: Unconnected output port 'CLK1' of component 'DCM_100M'.
Entity <Output_DebugMode_MUSER_lab_final> analyzed. Unit <Output_DebugMode_MUSER_lab_final> generated.

Analyzing Entity <sel_strobeB> in library <work> (Architecture <behavioral>).
Entity <sel_strobeB> analyzed. Unit <sel_strobeB> generated.

Analyzing Entity <bin2BCD3en> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <Dout3> in unit <bin2BCD3en> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <bin2BCD3en> analyzed. Unit <bin2BCD3en> generated.

Analyzing Entity <mux4SSD> in library <work> (Architecture <behavioral>).
Entity <mux4SSD> analyzed. Unit <mux4SSD> generated.

Analyzing Entity <SSD_1dig> in library <work> (Architecture <behavioral>).
Entity <SSD_1dig> analyzed. Unit <SSD_1dig> generated.

Analyzing Entity <MUX4_generic_MUSER_lab_final> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 111: Unconnected output port 'O' of component 'M2_1_MXILINX_lab_final'.
    Set user-defined property "HU_SET =  XLXI_27_26" for instance <XLXI_27> in unit <MUX4_generic_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_28_27" for instance <XLXI_28> in unit <MUX4_generic_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_32_30" for instance <XLXI_32> in unit <MUX4_generic_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_33_28" for instance <XLXI_33> in unit <MUX4_generic_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_34_29" for instance <XLXI_34> in unit <MUX4_generic_MUSER_lab_final>.
Entity <MUX4_generic_MUSER_lab_final> analyzed. Unit <MUX4_generic_MUSER_lab_final> generated.

Analyzing Entity <MUX8Bit_MUSER_lab_final> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1017: Unconnected output port 'O' of component 'M2_1_MXILINX_lab_final'.
    Set user-defined property "HU_SET =  XLXI_27_43" for instance <XLXI_27> in unit <MUX8Bit_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_28_44" for instance <XLXI_28> in unit <MUX8Bit_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_32_50" for instance <XLXI_32> in unit <MUX8Bit_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_33_45" for instance <XLXI_33> in unit <MUX8Bit_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_34_46" for instance <XLXI_34> in unit <MUX8Bit_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_35_47" for instance <XLXI_35> in unit <MUX8Bit_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_36_48" for instance <XLXI_36> in unit <MUX8Bit_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_37_49" for instance <XLXI_37> in unit <MUX8Bit_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_44_51" for instance <XLXI_44> in unit <MUX8Bit_MUSER_lab_final>.
Entity <MUX8Bit_MUSER_lab_final> analyzed. Unit <MUX8Bit_MUSER_lab_final> generated.

Analyzing Entity <Registers_MUSER_lab_final> in library <work> (Architecture <behavioral>).
Entity <Registers_MUSER_lab_final> analyzed. Unit <Registers_MUSER_lab_final> generated.

Analyzing Entity <Eight_Register_Shift_MUSER_lab_final> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_149_41" for instance <XLXI_149> in unit <Eight_Register_Shift_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_150_40" for instance <XLXI_150> in unit <Eight_Register_Shift_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_159_42" for instance <XLXI_159> in unit <Eight_Register_Shift_MUSER_lab_final>.
Entity <Eight_Register_Shift_MUSER_lab_final> analyzed. Unit <Eight_Register_Shift_MUSER_lab_final> generated.

Analyzing Entity <FD4CE_MXILINX_lab_final> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD4CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD4CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD4CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD4CE_MXILINX_lab_final>.
Entity <FD4CE_MXILINX_lab_final> analyzed. Unit <FD4CE_MXILINX_lab_final> generated.

Analyzing Entity <FD8CE_MXILINX_lab_final> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD8CE_MXILINX_lab_final>.
Entity <FD8CE_MXILINX_lab_final> analyzed. Unit <FD8CE_MXILINX_lab_final> generated.

Analyzing Entity <KEYPAD_Final_MUSER_lab_final> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 576: Unconnected output port 'binO' of component 'CRenc4bin'.
WARNING:Xst:754 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 576: Unconnected inout port 'colO' of component 'CRenc4bin'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 590: Unconnected output port 'CLK1M' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 590: Unconnected output port 'CLK1' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 611: Unconnected output port 'keyL' of component 'key_detect'.
Entity <KEYPAD_Final_MUSER_lab_final> analyzed. Unit <KEYPAD_Final_MUSER_lab_final> generated.

Analyzing Entity <CRenc4bin> in library <work> (Architecture <behavioral>).
Entity <CRenc4bin> analyzed. Unit <CRenc4bin> generated.

Analyzing Entity <key_detect> in library <work> (Architecture <behavioral>).
Entity <key_detect> analyzed. Unit <key_detect> generated.

Analyzing generic Entity <key4_dbnc> in library <work> (Architecture <behavioral>).
	lockperiod = 1000
Entity <key4_dbnc> analyzed. Unit <key4_dbnc> generated.

Analyzing Entity <switch_debounce> in library <work> (Architecture <behavioral>).
Entity <switch_debounce> analyzed. Unit <switch_debounce> generated.

Analyzing Entity <col_strobe> in library <work> (Architecture <behavioral>).
Entity <col_strobe> analyzed. Unit <col_strobe> generated.

Analyzing Entity <decoder16keyEn> in library <work> (Architecture <doric>).
Entity <decoder16keyEn> analyzed. Unit <decoder16keyEn> generated.

Analyzing Entity <MUX8_generic_MUSER_lab_final> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 180: Unconnected output port 'O' of component 'M2_1_MXILINX_lab_final'.
    Set user-defined property "HU_SET =  XLXI_27_31" for instance <XLXI_27> in unit <MUX8_generic_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_28_32" for instance <XLXI_28> in unit <MUX8_generic_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_32_38" for instance <XLXI_32> in unit <MUX8_generic_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_33_33" for instance <XLXI_33> in unit <MUX8_generic_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_34_34" for instance <XLXI_34> in unit <MUX8_generic_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_35_35" for instance <XLXI_35> in unit <MUX8_generic_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_36_36" for instance <XLXI_36> in unit <MUX8_generic_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_37_37" for instance <XLXI_37> in unit <MUX8_generic_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_44_39" for instance <XLXI_44> in unit <MUX8_generic_MUSER_lab_final>.
Entity <MUX8_generic_MUSER_lab_final> analyzed. Unit <MUX8_generic_MUSER_lab_final> generated.

Analyzing Entity <sRAM32x8_pgmA_data> in library <work> (Architecture <Behavioral>).
Entity <sRAM32x8_pgmA_data> analyzed. Unit <sRAM32x8_pgmA_data> generated.

Analyzing Entity <sRAM32x8_pgmA_instr> in library <work> (Architecture <Behavioral>).
Entity <sRAM32x8_pgmA_instr> analyzed. Unit <sRAM32x8_pgmA_instr> generated.

Analyzing Entity <ProgramGround_MUSER_lab_final> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 2701: Unconnected output port 'EN_Reg1' of component 'Register_4bBit_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 2701: Unconnected output port 'EN_Reg3' of component 'Register_4bBit_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 2701: Unconnected output port 'EN_Reg0' of component 'Register_4bBit_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 2701: Unconnected output port 'EN_Reg2' of component 'Register_4bBit_MUSER_lab_final'.
Entity <ProgramGround_MUSER_lab_final> analyzed. Unit <ProgramGround_MUSER_lab_final> generated.

Analyzing Entity <ISA> in library <work> (Architecture <behavioral>).
Entity <ISA> analyzed. Unit <ISA> generated.

Analyzing Entity <Register_8bit_MUSER_lab_final> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_52" for instance <XLXI_1> in unit <Register_8bit_MUSER_lab_final>.
Entity <Register_8bit_MUSER_lab_final> analyzed. Unit <Register_8bit_MUSER_lab_final> generated.

Analyzing Entity <MUX_DR_MUSER_lab_final> in library <work> (Architecture <behavioral>).
Entity <MUX_DR_MUSER_lab_final> analyzed. Unit <MUX_DR_MUSER_lab_final> generated.

Analyzing Entity <ALU_Final_MUSER_lab_final> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 2160: Unconnected output port 'Cout' of component 'Full_AdderSub8_MUSER_lab_final'.
WARNING:Xst:754 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 2268: Unconnected inout port 'NEG' of component 'addsub8'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 2268: Unconnected output port 'OVF' of component 'addsub8'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 2268: Unconnected output port 'C' of component 'addsub8'.
Entity <ALU_Final_MUSER_lab_final> analyzed. Unit <ALU_Final_MUSER_lab_final> generated.

Analyzing Entity <Full_AdderSub8_MUSER_lab_final> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 2025: Unconnected output port 'Cout' of component 'addersub8_MUSER_lab_final'.
Entity <Full_AdderSub8_MUSER_lab_final> analyzed. Unit <Full_AdderSub8_MUSER_lab_final> generated.

Analyzing Entity <addersub8_MUSER_lab_final> in library <work> (Architecture <behavioral>).
Entity <addersub8_MUSER_lab_final> analyzed. Unit <addersub8_MUSER_lab_final> generated.

Analyzing Entity <Full_Add_MUSER_lab_final> in library <work> (Architecture <behavioral>).
Entity <Full_Add_MUSER_lab_final> analyzed. Unit <Full_Add_MUSER_lab_final> generated.

Analyzing Entity <addsub8> in library <work> (Architecture <behavioral>).
Entity <addsub8> analyzed. Unit <addsub8> generated.

Analyzing Entity <IoD8> in library <work> (Architecture <corinthian>).
Entity <IoD8> analyzed. Unit <IoD8> generated.

Analyzing Entity <FA8> in library <work> (Architecture <postmodern>).
Entity <FA8> analyzed. Unit <FA8> generated.

Analyzing Entity <fulladd> in library <work> (Architecture <minimalist>).
Entity <fulladd> analyzed. Unit <fulladd> generated.

Analyzing Entity <ALU_Control_Logic_MUSER_lab_final> in library <work> (Architecture <behavioral>).
Entity <ALU_Control_Logic_MUSER_lab_final> analyzed. Unit <ALU_Control_Logic_MUSER_lab_final> generated.

Analyzing Entity <Register_4bBit_MUSER_lab_final> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_53" for instance <XLXI_1> in unit <Register_4bBit_MUSER_lab_final>.
Entity <Register_4bBit_MUSER_lab_final> analyzed. Unit <Register_4bBit_MUSER_lab_final> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DCM_100M>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_100M.vhd".
    Found 1-bit register for signal <clk_1<0>>.
    Found 1-bit register for signal <clk_100<0>>.
    Found 1-bit register for signal <clk_10k<0>>.
    Found 32-bit adder for signal <clk_1_0$add0000> created at line 163.
    Found 1-bit register for signal <clk_1k<0>>.
    Found 32-bit adder for signal <clk_1k_0$add0000> created at line 115.
    Found 1-bit register for signal <clk_1m<0>>.
    Found 32-bit adder for signal <clk_1m_0$add0000> created at line 67.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greatequal for signal <cnt1$cmp_ge0000> created at line 164.
    Found 32-bit up counter for signal <cnt100>.
    Found 32-bit adder for signal <cnt100$add0000> created at line 139.
    Found 32-bit comparator greatequal for signal <cnt100$cmp_ge0000> created at line 140.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 91.
    Found 32-bit comparator greatequal for signal <cnt10k$cmp_ge0000> created at line 92.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greatequal for signal <cnt1k$cmp_ge0000> created at line 116.
    Found 32-bit up counter for signal <cnt1M>.
    Found 32-bit comparator greatequal for signal <cnt1M$cmp_ge0000> created at line 68.
    Summary:
	inferred   5 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <DCM_100M> synthesized.


Synthesizing Unit <sRAM32x8_pgmA_data>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sRAM32x8_pgmA_data.vhd".
    Found 8-bit tristate buffer for signal <Q>.
    Found 256-bit register for signal <mem>.
    Found 8-bit 32-to-1 multiplexer for signal <Q$mux0000> created at line 71.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <sRAM32x8_pgmA_data> synthesized.


Synthesizing Unit <sRAM32x8_pgmA_instr>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sRAM32x8_pgmA_instr.vhd".
    Found 8-bit tristate buffer for signal <Q>.
    Found 256-bit register for signal <mem>.
    Found 8-bit 32-to-1 multiplexer for signal <Q$mux0000> created at line 71.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <sRAM32x8_pgmA_instr> synthesized.


Synthesizing Unit <sel_strobeB>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <sel_strobeB> synthesized.


Synthesizing Unit <bin2BCD3en>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd".
    Found 16x4-bit ROM for signal <b9$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b8$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b7$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b6$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b4$mux0000> created at line 50.
    Found 8x4-bit ROM for signal <b$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b11$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b10$mux0000> created at line 50.
    Found 4-bit register for signal <RBout>.
    Found 4-bit register for signal <Dout0>.
    Found 4-bit register for signal <Dout1>.
    Found 4-bit register for signal <Dout2>.
    Summary:
	inferred   8 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <bin2BCD3en> synthesized.


Synthesizing Unit <mux4SSD>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/mux4SSD.vhd".
Unit <mux4SSD> synthesized.


Synthesizing Unit <SSD_1dig>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/SSD_1dig.vhd".
    Found 16x7-bit ROM for signal <hexD$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <SSD_1dig> synthesized.


Synthesizing Unit <CRenc4bin>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/CRenc4bin.vhd".
    Found 4-bit register for signal <colO>.
    Found 1-bit register for signal <keyO>.
    Found 4-bit register for signal <binO>.
    Found 4-bit register for signal <colI>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <CRenc4bin> synthesized.


Synthesizing Unit <key_detect>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/key_detect.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2110 - Clock of register <lobster> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lobster> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <keyL> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <keyL> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastcol> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastcol> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastrow> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastrow> seems to be also used in the data or control logic of that element.
    Found 1-bit register for signal <keyL>.
    Found 4-bit register for signal <lastcol>.
    Found 4-bit register for signal <lastrow>.
    Found 1-bit register for signal <lobster>.
    Found 4-bit comparator equal for signal <lobster$cmp_eq0000> created at line 63.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <key_detect> synthesized.


Synthesizing Unit <col_strobe>.
    Related source file is "C:/Users/James/Documents/Xlink_projects/lab_final/modules/col_strobe.vhd".
    Found 4-bit register for signal <col>.
    Found 4-bit register for signal <colx>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <col_strobe> synthesized.


Synthesizing Unit <decoder16keyEn>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/decoder16keyEn.vhd".
Unit <decoder16keyEn> synthesized.


Synthesizing Unit <switch_debounce>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/debounce.vhd".
    Found 1-bit register for signal <sw_out>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit comparator greater for signal <cnt$cmp_gt0000> created at line 117.
    Found 1-bit xor2 for signal <cnt$cmp_ne0000> created at line 110.
    Found 32-bit 4-to-1 multiplexer for signal <cnt$mux0000>.
    Found 32-bit subtractor for signal <cnt$sub0000> created at line 118.
    Found 1-bit register for signal <lockout>.
    Found 32-bit comparator lessequal for signal <lockout$cmp_le0000> created at line 117.
    Found 1-bit register for signal <sw_s>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <switch_debounce> synthesized.


Synthesizing Unit <IoD8>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/addsub8.vhd".
    Found 8-bit xor2 for signal <Q>.
Unit <IoD8> synthesized.


Synthesizing Unit <fulladd>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/addsub8.vhd".
    Found 1-bit xor3 for signal <S>.
    Summary:
	inferred   1 Xor(s).
Unit <fulladd> synthesized.


Synthesizing Unit <M2_1_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <M2_1_MXILINX_lab_final> synthesized.


Synthesizing Unit <M2_1B1_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <M2_1B1_MXILINX_lab_final> synthesized.


Synthesizing Unit <FD4CE_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <FD4CE_MXILINX_lab_final> synthesized.


Synthesizing Unit <FD8CE_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <FD8CE_MXILINX_lab_final> synthesized.


Synthesizing Unit <key4_dbnc>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/key4_dbnc.vhd".
Unit <key4_dbnc> synthesized.


Synthesizing Unit <ISA>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/ISA.vhf".
Unit <ISA> synthesized.


Synthesizing Unit <MUX_DR_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <MUX_DR_MUSER_lab_final> synthesized.


Synthesizing Unit <ALU_Control_Logic_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:647 - Input <NOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXI_135_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ALU_Control_Logic_MUSER_lab_final> synthesized.


Synthesizing Unit <Full_Add_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <Full_Add_MUSER_lab_final> synthesized.


Synthesizing Unit <FA8>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/addsub8.vhd".
Unit <FA8> synthesized.


Synthesizing Unit <FTCLEX_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <FTCLEX_MXILINX_lab_final> synthesized.


Synthesizing Unit <MUX8Bit_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <XLXI_27_S0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_27_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_27_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <MUX8Bit_MUSER_lab_final> synthesized.


Synthesizing Unit <KEYPAD_Final_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <XLXI_17_rowI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <KEYPAD_Final_MUSER_lab_final> synthesized.


Synthesizing Unit <MUX8_generic_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <XLXI_27_S0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_27_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_27_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <MUX8_generic_MUSER_lab_final> synthesized.


Synthesizing Unit <MUX4_generic_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <XLXI_27_S0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_27_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_27_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <MUX4_generic_MUSER_lab_final> synthesized.


Synthesizing Unit <Eight_Register_Shift_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <Eight_Register_Shift_MUSER_lab_final> synthesized.


Synthesizing Unit <Register_8bit_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <Register_8bit_MUSER_lab_final> synthesized.


Synthesizing Unit <Register_4bBit_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <Register_4bBit_MUSER_lab_final> synthesized.


Synthesizing Unit <addsub8>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/addsub8.vhd".
WARNING:Xst:647 - Input <CTRL<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <t> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Cm> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <C$addsub0000> created at line 170.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub8> synthesized.


Synthesizing Unit <addersub8_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:1780 - Signal <XLXN_129> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <addersub8_MUSER_lab_final> synthesized.


Synthesizing Unit <CB8CLED_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <CB8CLED_MXILINX_lab_final> synthesized.


Synthesizing Unit <CB4CLED_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <CB4CLED_MXILINX_lab_final> synthesized.


Synthesizing Unit <Output_DebugMode_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:647 - Input <Reg0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RegS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EN_Reg0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EN_Reg1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <XLXN_172> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Output_DebugMode_MUSER_lab_final> synthesized.


Synthesizing Unit <Registers_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <Registers_MUSER_lab_final> synthesized.


Synthesizing Unit <Full_AdderSub8_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <XLXI_3_Ain_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <Full_AdderSub8_MUSER_lab_final> synthesized.


Synthesizing Unit <P_Counter_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <XLXN_4> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_L_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_D3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_D2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <Q3> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <P_Counter_MUSER_lab_final> synthesized.


Synthesizing Unit <MemoryV2_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:647 - Input <CLR_MEMORY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reg0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RegS<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AorD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EN_hex> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <XLXN_460> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXI_204_nCS_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_203_nCS_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_171_I_In_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_133_Reg0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_133_EN_Reg1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_133_EN_Reg0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <WCLK_Memory_HERE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Data_Mem> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <AOrCount<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <MemoryV2_MUSER_lab_final> synthesized.


Synthesizing Unit <ALU_Final_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:647 - Input <nADD_SUB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXN_188> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXN_181> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_74_CTRL_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <XLXI_74_B_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_74_A_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <ALU_Final_MUSER_lab_final> synthesized.


Synthesizing Unit <ProgramGround_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:647 - Input <tick<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tick<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXI_151_nADD_SUB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <SET> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrite> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <RegIn<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <MVI_r3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MVI_r2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MVI_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MVI_r0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <GET> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EN_SUB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EN_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EN_ADD> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Din> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ProgramGround_MUSER_lab_final> synthesized.


Synthesizing Unit <lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:647 - Input <btn_writeData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXI_68_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_68_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_57_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <Reg3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Reg2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <lab_final> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 18
 16x4-bit ROM                                          : 14
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 2
# Adders/Subtractors                                   : 20
 32-bit adder                                          : 15
 32-bit subtractor                                     : 4
 8-bit adder                                           : 1
# Counters                                             : 15
 32-bit up counter                                     : 15
# Registers                                            : 127
 1-bit register                                        : 46
 2-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 11
 8-bit register                                        : 64
# Comparators                                          : 24
 32-bit comparator greatequal                          : 15
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 4
 4-bit comparator equal                                : 1
# Multiplexers                                         : 6
 32-bit 4-to-1 multiplexer                             : 4
 8-bit 32-to-1 multiplexer                             : 2
# Tristates                                            : 2
 8-bit tristate buffer                                 : 2
# Xors                                                 : 20
 1-bit xor2                                            : 12
 1-bit xor3                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_17> is unconnected in block <XLXI_162>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_74> is unconnected in block <XLXI_151>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <Dout2_2> in Unit <XLXI_14> is equivalent to the following FF/Latch, which will be removed : <Dout2_3> 
WARNING:Xst:1710 - FF/Latch <Dout2_2> (without init value) has a constant value of 0 in block <XLXI_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Dout2<3:2>> (without init value) have a constant value of 0 in block <bin2BCD3en>.

Synthesizing (advanced) Unit <sel_strobeB>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sel_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sel_strobeB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 18
 16x4-bit ROM                                          : 14
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 2
# Adders/Subtractors                                   : 20
 32-bit adder                                          : 15
 32-bit subtractor                                     : 4
 8-bit adder                                           : 1
# Counters                                             : 15
 32-bit up counter                                     : 15
# Registers                                            : 846
 Flip-Flops                                            : 846
# Comparators                                          : 24
 32-bit comparator greatequal                          : 15
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 4
 4-bit comparator equal                                : 1
# Multiplexers                                         : 6
 32-bit 4-to-1 multiplexer                             : 4
 8-bit 32-to-1 multiplexer                             : 2
# Xors                                                 : 20
 1-bit xor2                                            : 12
 1-bit xor3                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <lobster> in Unit <key_detect> is equivalent to the following FF/Latch, which will be removed : <keyL> 
INFO:Xst:2261 - The FF/Latch <RBout_1> in Unit <bin2BCD3en> is equivalent to the following FF/Latch, which will be removed : <RBout_0> 
WARNING:Xst:1710 - FF/Latch <binO_0> (without init value) has a constant value of 0 in block <CRenc4bin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <binO_1> (without init value) has a constant value of 0 in block <CRenc4bin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <binO_2> (without init value) has a constant value of 0 in block <CRenc4bin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <binO_3> (without init value) has a constant value of 0 in block <CRenc4bin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <keyO> (without init value) has a constant value of 0 in block <CRenc4bin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RBout_3> (without init value) has a constant value of 1 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RBout_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lab_final> ...

Optimizing unit <DCM_100M> ...

Optimizing unit <sRAM32x8_pgmA_data> ...

Optimizing unit <sRAM32x8_pgmA_instr> ...

Optimizing unit <CRenc4bin> ...

Optimizing unit <key_detect> ...

Optimizing unit <col_strobe> ...

Optimizing unit <switch_debounce> ...

Optimizing unit <M2_1_MXILINX_lab_final> ...

Optimizing unit <M2_1B1_MXILINX_lab_final> ...

Optimizing unit <FD4CE_MXILINX_lab_final> ...

Optimizing unit <FD8CE_MXILINX_lab_final> ...

Optimizing unit <ISA> ...

Optimizing unit <ALU_Control_Logic_MUSER_lab_final> ...

Optimizing unit <bin2BCD3en> ...

Optimizing unit <FA8> ...

Optimizing unit <FTCLEX_MXILINX_lab_final> ...

Optimizing unit <MUX8Bit_MUSER_lab_final> ...

Optimizing unit <addersub8_MUSER_lab_final> ...

Optimizing unit <CB8CLED_MXILINX_lab_final> ...

Optimizing unit <CB4CLED_MXILINX_lab_final> ...

Optimizing unit <Output_DebugMode_MUSER_lab_final> ...

Optimizing unit <P_Counter_MUSER_lab_final> ...

Optimizing unit <ALU_Final_MUSER_lab_final> ...

Optimizing unit <ProgramGround_MUSER_lab_final> ...
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1M_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/cnt1k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/clk_1k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/clk_1_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_28/clk_1m_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/clk_10k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/clk_100_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/clk_1k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_17/colI_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_17/colI_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_17/colI_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_17/colI_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_17/colO_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_17/colO_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_17/colO_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_162/XLXI_17/colO_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_14/RBout_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_40/Dout2_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_40/Dout2_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_40/RBout_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/clk_1m_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/clk_1_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/clk_1k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/clk_100_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt100_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1k_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1M_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_60/XLXI_133/XLXI_41/cnt1_31> of sequential type is unconnected in block <lab_final>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab_final, actual ratio is 22.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 972
 Flip-Flops                                            : 972

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab_final.ngr
Top Level Output File Name         : lab_final
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 3341
#      AND2                        : 220
#      AND2B1                      : 177
#      AND2B2                      : 4
#      AND3                        : 6
#      AND3B1                      : 2
#      AND3B2                      : 5
#      AND3B3                      : 2
#      AND4                        : 5
#      AND4B1                      : 2
#      AND4B2                      : 8
#      AND4B3                      : 12
#      AND4B4                      : 6
#      AND5                        : 1
#      AND5B4                      : 1
#      BUF                         : 5
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 167
#      LUT2                        : 46
#      LUT3                        : 592
#      LUT4                        : 493
#      MUXCY                       : 592
#      MUXF5                       : 153
#      MUXF6                       : 64
#      MUXF7                       : 32
#      MUXF8                       : 16
#      OR2                         : 192
#      OR3                         : 4
#      OR3B1                       : 1
#      OR4                         : 1
#      VCC                         : 3
#      XOR2                        : 61
#      XORCY                       : 434
# FlipFlops/Latches                : 972
#      FD                          : 139
#      FDC                         : 2
#      FDCE                        : 125
#      FDCP                        : 16
#      FDE                         : 685
#      FDR                         : 5
# Clock Buffers                    : 9
#      BUFG                        : 6
#      BUFGP                       : 3
# IO Buffers                       : 37
#      IBUF                        : 14
#      OBUF                        : 23
# Logical                          : 54
#      NAND2                       : 51
#      NOR2                        : 3
# Others                           : 18
#      PULLDOWN                    : 7
#      PULLUP                      : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      666  out of   4656    14%  
 Number of Slice Flip Flops:            972  out of   9312    10%  
 Number of 4 input LUTs:               1331  out of   9312    14%  
 Number of IOs:                          43
 Number of bonded IOBs:                  40  out of    232    17%  
 Number of GCLKs:                         9  out of     24    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)                      | Load  |
-----------------------------------------------------------------+--------------------------------------------+-------+
Clock                                                            | BUFGP                                      | 165   |
XLXI_60/WCLK_DM1(XLXI_60/XLXI_156:O)                             | BUFG(*)(XLXI_60/XLXI_203/mem_3_7)          | 256   |
XLXI_60/WCLK_IM1(XLXI_60/XLXI_155:O)                             | BUFG(*)(XLXI_60/XLXI_204/mem_3_7)          | 256   |
XLXI_60/XLXI_162/XLXI_36/rowON(XLXI_60/XLXI_162/XLXI_36/rowON1:O)| NONE(*)(XLXI_60/XLXI_162/XLXI_36/lastrow_3)| 9     |
XLXI_60/XLXI_162/XLXI_28/clk_100_0                               | NONE(XLXI_60/XLXI_162/XLXI_38/colx_3)      | 8     |
XLXI_60/XLXI_162/XLXI_28/clk_10k_01                              | BUFG                                       | 140   |
C_WriteOne                                                       | IBUF+BUFG                                  | 12    |
C_Shift                                                          | BUFGP                                      | 12    |
C_Write                                                          | BUFGP                                      | 24    |
XLXI_60/XLXI_133/XLXI_41/clk_10k_01                              | BUFG                                       | 22    |
XLXI_53/XLXN_28(XLXI_53/XLXI_22:O)                               | NONE(*)(XLXI_53/XLXI_6/I_Q3/I_36_35)       | 4     |
XLXI_53/XLXN_18(XLXI_53/XLXI_10:O)                               | NONE(*)(XLXI_53/XLXI_1/I_Q7/I_36_35)       | 8     |
ticks<1>1(XLXI_53/XLXI_11:O)                                     | BUFG(*)(XLXI_61/XLXI_165/XLXI_1/I_Q0)      | 52    |
XLXI_61/EN_ADDorSUB(XLXI_61/XLXI_168/XLXI_120:O)                 | NONE(*)(XLXI_61/XLXI_177/XLXI_1/I_Q0)      | 4     |
-----------------------------------------------------------------+--------------------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------+-----------------------------------------+-------+
Control Signal                                                                        | Buffer(FF name)                         | Load  |
--------------------------------------------------------------------------------------+-----------------------------------------+-------+
XLXI_61/CLR1(XLXI_61/XLXI_155:O)                                                      | NONE(XLXI_61/XLXI_161/XLXI_1/I_Q0)      | 56    |
btn_CLR                                                                               | IBUF                                    | 48    |
XLXI_60/XLXI_162/XLXI_36/lobster_and0000(XLXI_60/XLXI_162/XLXI_36/lobster_and000086:O)| NONE(XLXI_60/XLXI_162/XLXI_36/lastcol_0)| 9     |
XLXI_53/on32(XLXI_53/XLXI_3:O)                                                        | NONE(XLXI_53/XLXI_1/I_Q0/I_36_35)       | 8     |
XLXI_53/XLXN_25(XLXI_53/XLXI_16:O)                                                    | NONE(XLXI_53/XLXI_6/I_Q0/I_36_35)       | 4     |
XLXN_168(XLXI_67:O)                                                                   | NONE(XLXI_60/XLXI_133/XLXI_14/Dout2_0)  | 2     |
XLXI_60/XLXI_133/XLXI_14/Dout0_0_and0000(XLXI_60/XLXI_133/XLXI_14/Dout0_0_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout0_0)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout0_0_and0001(XLXI_60/XLXI_133/XLXI_14/Dout0_0_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout0_0)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout0_1_and0000(XLXI_60/XLXI_133/XLXI_14/Dout0_1_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout0_1)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout0_1_and0001(XLXI_60/XLXI_133/XLXI_14/Dout0_1_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout0_1)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout0_2_and0000(XLXI_60/XLXI_133/XLXI_14/Dout0_2_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout0_2)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout0_2_and0001(XLXI_60/XLXI_133/XLXI_14/Dout0_2_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout0_2)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout0_3_and0000(XLXI_60/XLXI_133/XLXI_14/Dout0_3_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout0_3)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout0_3_and0001(XLXI_60/XLXI_133/XLXI_14/Dout0_3_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout0_3)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout1_0_and0000(XLXI_60/XLXI_133/XLXI_14/Dout1_0_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout1_0)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout1_0_and0001(XLXI_60/XLXI_133/XLXI_14/Dout1_0_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout1_0)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout1_1_and0000(XLXI_60/XLXI_133/XLXI_14/Dout1_1_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout1_1)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout1_1_and0001(XLXI_60/XLXI_133/XLXI_14/Dout1_1_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout1_1)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout1_2_and0000(XLXI_60/XLXI_133/XLXI_14/Dout1_2_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout1_2)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout1_2_and0001(XLXI_60/XLXI_133/XLXI_14/Dout1_2_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout1_2)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout1_3_and0000(XLXI_60/XLXI_133/XLXI_14/Dout1_3_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout1_3)  | 1     |
XLXI_60/XLXI_133/XLXI_14/Dout1_3_and0001(XLXI_60/XLXI_133/XLXI_14/Dout1_3_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_14/Dout1_3)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout0_0_and0000(XLXI_60/XLXI_133/XLXI_40/Dout0_0_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout0_0)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout0_0_and0001(XLXI_60/XLXI_133/XLXI_40/Dout0_0_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout0_0)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout0_1_and0000(XLXI_60/XLXI_133/XLXI_40/Dout0_1_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout0_1)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout0_1_and0001(XLXI_60/XLXI_133/XLXI_40/Dout0_1_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout0_1)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout0_2_and0000(XLXI_60/XLXI_133/XLXI_40/Dout0_2_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout0_2)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout0_2_and0001(XLXI_60/XLXI_133/XLXI_40/Dout0_2_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout0_2)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout0_3_and0000(XLXI_60/XLXI_133/XLXI_40/Dout0_3_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout0_3)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout0_3_and0001(XLXI_60/XLXI_133/XLXI_40/Dout0_3_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout0_3)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout1_0_and0000(XLXI_60/XLXI_133/XLXI_40/Dout1_0_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout1_0)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout1_0_and0001(XLXI_60/XLXI_133/XLXI_40/Dout1_0_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout1_0)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout1_1_and0000(XLXI_60/XLXI_133/XLXI_40/Dout1_1_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout1_1)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout1_1_and0001(XLXI_60/XLXI_133/XLXI_40/Dout1_1_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout1_1)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout1_2_and0000(XLXI_60/XLXI_133/XLXI_40/Dout1_2_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout1_2)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout1_2_and0001(XLXI_60/XLXI_133/XLXI_40/Dout1_2_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout1_2)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout1_3_and0000(XLXI_60/XLXI_133/XLXI_40/Dout1_3_and00001:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout1_3)  | 1     |
XLXI_60/XLXI_133/XLXI_40/Dout1_3_and0001(XLXI_60/XLXI_133/XLXI_40/Dout1_3_and00011:O) | NONE(XLXI_60/XLXI_133/XLXI_40/Dout1_3)  | 1     |
--------------------------------------------------------------------------------------+-----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 55.284ns (Maximum Frequency: 18.088MHz)
   Minimum input arrival time before clock: 71.376ns
   Maximum output required time after clock: 11.815ns
   Maximum combinational path delay: 17.217ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 12.429ns (frequency: 80.458MHz)
  Total number of paths / destination ports: 1462928 / 170
-------------------------------------------------------------------------
Delay:               12.429ns (Levels of Logic = 65)
  Source:            XLXI_60/XLXI_162/XLXI_28/cnt10k_1 (FF)
  Destination:       XLXI_60/XLXI_162/XLXI_28/cnt10k_31 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: XLXI_60/XLXI_162/XLXI_28/cnt10k_1 to XLXI_60/XLXI_162/XLXI_28/cnt10k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_60/XLXI_162/XLXI_28/cnt10k_1 (XLXI_60/XLXI_162/XLXI_28/cnt10k_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<1>_rt (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<1> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<2> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<3> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<4> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<5> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<6> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<7> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<8> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<9> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<10> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<11> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<12> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<13> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<14> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<15> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<16> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<17> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<18> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<19> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<20> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<21> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<22> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<23> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<24> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<25> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<26> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<27> (XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_cy<27>)
     XORCY:CI->O           1   0.804   0.595  XLXI_60/XLXI_162/XLXI_28/Madd_cnt10k_add0000_xor<28> (XLXI_60/XLXI_162/XLXI_28/cnt10k_add0000<28>)
     LUT3:I0->O            1   0.704   0.000  XLXI_60/XLXI_162/XLXI_28/Mcompar_cnt10k_cmp_ge0000_lut<9> (XLXI_60/XLXI_162/XLXI_28/Mcompar_cnt10k_cmp_ge0000_lut<9>)
     MUXCY:S->O            1   0.464   0.000  XLXI_60/XLXI_162/XLXI_28/Mcompar_cnt10k_cmp_ge0000_cy<9> (XLXI_60/XLXI_162/XLXI_28/Mcompar_cnt10k_cmp_ge0000_cy<9>)
     MUXCY:CI->O          34   0.459   1.438  XLXI_60/XLXI_162/XLXI_28/Mcompar_cnt10k_cmp_ge0000_cy<10> (XLXI_60/XLXI_162/XLXI_28/cnt10k_cmp_ge0000)
     LUT3:I0->O            1   0.704   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_lut<0> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<0> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<1> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<2> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<3> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<4> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<5> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<6> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<7> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<8> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<9> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<10> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<11> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<12> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<13> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<14> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<15> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<16> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<17> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<18> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<19> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<20> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<21> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<22> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<23> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<24> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<25> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<26> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<27> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<28> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<29> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<30> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k_xor<31> (XLXI_60/XLXI_162/XLXI_28/Mcount_cnt10k31)
     FDE:D                     0.308          XLXI_60/XLXI_162/XLXI_28/cnt10k_31
    ----------------------------------------
    Total                     12.429ns (9.774ns logic, 2.655ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_60/XLXI_162/XLXI_36/rowON'
  Clock period: 3.201ns (frequency: 312.402MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               3.201ns (Levels of Logic = 1)
  Source:            XLXI_60/XLXI_162/XLXI_36/lobster (FF)
  Destination:       XLXI_60/XLXI_162/XLXI_36/lastrow_3 (FF)
  Source Clock:      XLXI_60/XLXI_162/XLXI_36/rowON rising
  Destination Clock: XLXI_60/XLXI_162/XLXI_36/rowON rising

  Data Path: XLXI_60/XLXI_162/XLXI_36/lobster to XLXI_60/XLXI_162/XLXI_36/lastrow_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  XLXI_60/XLXI_162/XLXI_36/lobster (XLXI_60/XLXI_162/XLXI_36/lobster)
     INV:I->O              9   0.704   0.820  XLXI_60/XLXI_162/XLXI_36/lobster_and00021_INV_0 (XLXI_60/XLXI_162/XLXI_36/lobster_not0001_inv)
     FDCE:CE                   0.555          XLXI_60/XLXI_162/XLXI_36/lastcol_0
    ----------------------------------------
    Total                      3.201ns (1.850ns logic, 1.351ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_60/XLXI_162/XLXI_28/clk_100_0'
  Clock period: 2.365ns (frequency: 422.833MHz)
  Total number of paths / destination ports: 20 / 12
-------------------------------------------------------------------------
Delay:               2.365ns (Levels of Logic = 1)
  Source:            XLXI_60/XLXI_162/XLXI_38/colx_1 (FF)
  Destination:       XLXI_60/XLXI_162/XLXI_38/col_3 (FF)
  Source Clock:      XLXI_60/XLXI_162/XLXI_28/clk_100_0 rising
  Destination Clock: XLXI_60/XLXI_162/XLXI_28/clk_100_0 rising

  Data Path: XLXI_60/XLXI_162/XLXI_38/colx_1 to XLXI_60/XLXI_162/XLXI_38/col_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.762  XLXI_60/XLXI_162/XLXI_38/colx_1 (XLXI_60/XLXI_162/XLXI_38/colx_1)
     LUT3:I0->O            1   0.704   0.000  XLXI_60/XLXI_162/XLXI_38/col_cmp_eq00031 (XLXI_60/XLXI_162/XLXI_38/col_mux0001<0>_norst)
     FDR:D                     0.308          XLXI_60/XLXI_162/XLXI_38/col_3
    ----------------------------------------
    Total                      2.365ns (1.603ns logic, 0.762ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_60/XLXI_162/XLXI_28/clk_10k_01'
  Clock period: 12.102ns (frequency: 82.632MHz)
  Total number of paths / destination ports: 65392 / 144
-------------------------------------------------------------------------
Delay:               12.102ns (Levels of Logic = 19)
  Source:            XLXI_60/XLXI_162/XLXI_37/DB1/lockout (FF)
  Destination:       XLXI_60/XLXI_162/XLXI_37/DB1/sw_s (FF)
  Source Clock:      XLXI_60/XLXI_162/XLXI_28/clk_10k_01 rising
  Destination Clock: XLXI_60/XLXI_162/XLXI_28/clk_10k_01 rising

  Data Path: XLXI_60/XLXI_162/XLXI_37/DB1/lockout to XLXI_60/XLXI_162/XLXI_37/DB1/sw_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             63   0.591   1.447  XLXI_60/XLXI_162/XLXI_37/DB1/lockout (XLXI_60/XLXI_162/XLXI_37/DB1/lockout)
     LUT4:I0->O            2   0.704   0.622  XLXI_60/XLXI_162/XLXI_37/DB1/Mmux_cnt_mux000081 (XLXI_60/XLXI_162/XLXI_37/DB1/cnt_mux0000<12>)
     LUT4:I0->O            1   0.704   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_lut<3> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_lut<3>)
     MUXCY:S->O            1   0.464   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<3> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<4> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<5> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<6> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<7> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<7>)
     MUXCY:CI->O          34   0.459   1.438  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<8> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<8>)
     LUT3:I0->O            2   0.704   0.622  XLXI_60/XLXI_162/XLXI_37/DB1/cnt_mux0001<23>1 (XLXI_60/XLXI_162/XLXI_37/DB1/cnt_mux0001<23>)
     LUT4:I0->O            1   0.704   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_lut<0> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<0> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<1> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<2> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<3> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<4> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<5> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<6> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.459   0.451  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<7> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.420  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_and0000_inv1 (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_and0000_inv)
     FDE:CE                    0.555          XLXI_60/XLXI_162/XLXI_37/DB1/sw_s
    ----------------------------------------
    Total                     12.102ns (7.102ns logic, 5.000ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_60/XLXI_133/XLXI_41/clk_10k_01'
  Clock period: 2.225ns (frequency: 449.438MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 1)
  Source:            XLXI_60/XLXI_133/XLXI_4/selx_1 (FF)
  Destination:       XLXI_60/XLXI_133/XLXI_4/sel_0 (FF)
  Source Clock:      XLXI_60/XLXI_133/XLXI_41/clk_10k_01 rising
  Destination Clock: XLXI_60/XLXI_133/XLXI_41/clk_10k_01 rising

  Data Path: XLXI_60/XLXI_133/XLXI_4/selx_1 to XLXI_60/XLXI_133/XLXI_4/sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  XLXI_60/XLXI_133/XLXI_4/selx_1 (XLXI_60/XLXI_133/XLXI_4/selx_1)
     LUT2:I0->O            1   0.704   0.000  XLXI_60/XLXI_133/XLXI_4/Mrom_sel_mux0001111 (XLXI_60/XLXI_133/XLXI_4/Mrom_sel_mux00011)
     FD:D                      0.308          XLXI_60/XLXI_133/XLXI_4/sel_0
    ----------------------------------------
    Total                      2.225ns (1.603ns logic, 0.622ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_53/XLXN_28'
  Clock period: 8.604ns (frequency: 116.225MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               8.604ns (Levels of Logic = 9)
  Source:            XLXI_53/XLXI_6/I_Q0/I_36_35 (FF)
  Destination:       XLXI_53/XLXI_6/I_Q3/I_36_35 (FF)
  Source Clock:      XLXI_53/XLXN_28 rising
  Destination Clock: XLXI_53/XLXN_28 rising

  Data Path: XLXI_53/XLXI_6/I_Q0/I_36_35 to XLXI_53/XLXI_6/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.591   0.961  I_36_35 (Q)
     end scope: 'I_Q0'
     AND2B2:I1->O          1   0.704   0.420  I_36_3 (T2_DN)
     begin scope: 'I_T2'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T2'
     begin scope: 'I_Q2'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      8.604ns (5.123ns logic, 3.481ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_53/XLXN_18'
  Clock period: 13.969ns (frequency: 71.587MHz)
  Total number of paths / destination ports: 2072 / 16
-------------------------------------------------------------------------
Delay:               13.969ns (Levels of Logic = 14)
  Source:            XLXI_53/XLXI_1/I_Q0/I_36_35 (FF)
  Destination:       XLXI_53/XLXI_1/I_Q7/I_36_35 (FF)
  Source Clock:      XLXI_53/XLXN_18 rising
  Destination Clock: XLXI_53/XLXN_18 rising

  Data Path: XLXI_53/XLXI_1/I_Q0/I_36_35 to XLXI_53/XLXI_1/I_Q7/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.591   0.933  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_53/XLXI_1'
     begin scope: 'XLXI_60/XLXI_164/XLXI_28'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O           272   0.704   1.513  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_164/XLXI_28'
     LUT3:I0->O            1   0.704   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_6 (XLXI_60/XLXI_204/Mmux_Q_mux0000_6)
     MUXF5:I1->O           1   0.321   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_5_f5 (XLXI_60/XLXI_204/Mmux_Q_mux0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_4_f6 (XLXI_60/XLXI_204/Mmux_Q_mux0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_3_f7 (XLXI_60/XLXI_204/Mmux_Q_mux0000_3_f7)
     MUXF8:I1->O          12   0.521   0.961  XLXI_60/XLXI_204/Mmux_Q_mux0000_2_f8 (IR<0>)
     AND4B1:I0->O          1   0.704   0.420  XLXI_61/XLXI_1/XLXI_42 (XLXI_61/XLXI_1/ValE_2)
     AND2:I0->O            1   0.704   0.420  XLXI_61/XLXI_1/XLXI_57 (HLT)
     AND2B1:I0->O          4   0.704   0.587  XLXI_53/XLXI_17 (XLXI_53/Run)
     begin scope: 'XLXI_53/XLXI_1'
     OR2:I0->O             8   0.704   0.757  I_36_74 (OR_CE_L)
     begin scope: 'I_Q7'
     FDCE:CE                   0.555          I_36_35
    ----------------------------------------
    Total                     13.969ns (7.958ns logic, 6.011ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ticks<1>1'
  Clock period: 55.284ns (frequency: 18.088MHz)
  Total number of paths / destination ports: 13408 / 80
-------------------------------------------------------------------------
Delay:               55.284ns (Levels of Logic = 53)
  Source:            XLXI_61/XLXI_164/XLXI_1/I_Q0 (FF)
  Destination:       XLXI_61/XLXI_43/XLXI_1/I_Q7 (FF)
  Source Clock:      ticks<1>1 rising
  Destination Clock: ticks<1>1 rising

  Data Path: XLXI_61/XLXI_164/XLXI_1/I_Q0 to XLXI_61/XLXI_43/XLXI_1/I_Q7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  I_Q0 (Q<0>)
     end scope: 'XLXI_61/XLXI_164/XLXI_1'
     begin scope: 'XLXI_61/XLXI_151/XLXI_22/XLXI_28'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_22/XLXI_28'
     begin scope: 'XLXI_61/XLXI_151/XLXI_23/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_23/XLXI_28'
     begin scope: 'XLXI_61/XLXI_151/XLXI_24/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_24/XLXI_28'
     begin scope: 'XLXI_61/XLXI_151/XLXI_25/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_25/XLXI_28'
     XOR2:I0->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_9 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_56)
     XOR2:I0->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXI_2 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXN_7)
     NAND2:I1->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_14)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_30/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_30/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_30/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_15)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_31/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_31/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_31/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_21)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_32/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_32/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_32/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_120)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_33/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_33/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_33/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_124)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_34/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_34/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_34/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_130)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_35/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_35/XLXN_4)
     NAND2:I1->O           3   0.704   0.531  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_35/XLXI_1 (XLXI_61/RegIn<1>)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_36/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_36/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_36/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXN_17)
     NOR2:I0->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_4 (XLXI_61/XLXI_151/XLXI_1/XLXN_12)
     NOR2:I0->O           11   0.704   0.933  XLXI_61/XLXI_151/XLXI_1/XLXI_6 (XLXI_61/RegIn<0>)
     XOR2:I1->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_9 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_56)
     XOR2:I0->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_29/XLXI_2 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_29/XLXN_7)
     NAND2:I1->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_29/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_29/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_29/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_14)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_30/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_30/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_30/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_15)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_31/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_31/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_31/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_21)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_32/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_32/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_32/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_120)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_33/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_33/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_33/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_124)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_34/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_34/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_34/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_130)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_35/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_35/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_35/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/Cout_OFL_DUMMY)
     XOR2:I0->O            1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_36/XLXI_4 (XLXI_61/Sum<7>)
     begin scope: 'XLXI_61/XLXI_136/XLXI_44'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_136/XLXI_44'
     begin scope: 'XLXI_61/XLXI_43/XLXI_1'
     FDCE:D                    0.308          I_Q7
    ----------------------------------------
    Total                     55.284ns (33.987ns logic, 21.297ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_60/WCLK_DM1'
  Total number of paths / destination ports: 3072 / 256
-------------------------------------------------------------------------
Offset:              9.391ns (Levels of Logic = 5)
  Source:            RunMode (PAD)
  Destination:       XLXI_60/XLXI_203/mem_29_7 (FF)
  Destination Clock: XLXI_60/WCLK_DM1 rising

  Data Path: RunMode to XLXI_60/XLXI_203/mem_29_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.264  RunMode_IBUF (RunMode_IBUF)
     INV:I->O             26   0.704   1.260  XLXI_67 (XLXN_168)
     NAND2:I0->O           9   0.704   0.899  XLXI_60/XLXI_152 (XLXI_60/nWE_D)
     LUT4:I1->O            4   0.704   0.622  XLXI_60/XLXI_203/mem_19_and000011 (XLXI_60/XLXI_203/N8)
     LUT3:I2->O            8   0.704   0.757  XLXI_60/XLXI_203/mem_31_and00001 (XLXI_60/XLXI_203/mem_31_and0000)
     FDE:CE                    0.555          XLXI_60/XLXI_203/mem_31_0
    ----------------------------------------
    Total                      9.391ns (4.589ns logic, 4.802ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_60/WCLK_IM1'
  Total number of paths / destination ports: 3072 / 256
-------------------------------------------------------------------------
Offset:              9.391ns (Levels of Logic = 5)
  Source:            RunMode (PAD)
  Destination:       XLXI_60/XLXI_204/mem_29_7 (FF)
  Destination Clock: XLXI_60/WCLK_IM1 rising

  Data Path: RunMode to XLXI_60/XLXI_204/mem_29_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.264  RunMode_IBUF (RunMode_IBUF)
     INV:I->O             26   0.704   1.260  XLXI_67 (XLXN_168)
     NAND2:I0->O           9   0.704   0.899  XLXI_60/XLXI_151 (XLXI_60/nWE_I)
     LUT4:I1->O            4   0.704   0.622  XLXI_60/XLXI_204/mem_19_and000011 (XLXI_60/XLXI_204/N8)
     LUT3:I2->O            8   0.704   0.757  XLXI_60/XLXI_204/mem_31_and00001 (XLXI_60/XLXI_204/mem_31_and0000)
     FDE:CE                    0.555          XLXI_60/XLXI_204/mem_31_0
    ----------------------------------------
    Total                      9.391ns (4.589ns logic, 4.802ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_60/XLXI_162/XLXI_28/clk_10k_01'
  Total number of paths / destination ports: 20760 / 148
-------------------------------------------------------------------------
Offset:              12.788ns (Levels of Logic = 21)
  Source:            row<3> (PAD)
  Destination:       XLXI_60/XLXI_162/XLXI_37/DB1/sw_s (FF)
  Destination Clock: XLXI_60/XLXI_162/XLXI_28/clk_10k_01 rising

  Data Path: row<3> to XLXI_60/XLXI_162/XLXI_37/DB1/sw_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.218   1.447  row_3_IBUF (row_3_IBUF)
     LUT4:I0->O            2   0.704   0.622  XLXI_60/XLXI_162/XLXI_37/DB1/Mmux_cnt_mux0000621 (XLXI_60/XLXI_162/XLXI_37/DB1/cnt_mux0000<8>)
     LUT4:I0->O            1   0.704   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_lut<2> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<2> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<3> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<4> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<5> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<6> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<7> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<7>)
     MUXCY:CI->O          34   0.459   1.438  XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<8> (XLXI_60/XLXI_162/XLXI_37/DB1/Mcompar_cnt_cmp_gt0000_cy<8>)
     LUT3:I0->O            2   0.704   0.622  XLXI_60/XLXI_162/XLXI_37/DB1/cnt_mux0001<23>1 (XLXI_60/XLXI_162/XLXI_37/DB1/cnt_mux0001<23>)
     LUT4:I0->O            1   0.704   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_lut<0> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<0> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<1> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<2> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<3> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<4> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<5> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<6> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.459   0.451  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000_wg_cy<7> (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.420  XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_and0000_inv1 (XLXI_60/XLXI_162/XLXI_37/DB1/sw_s_and0000_inv)
     FDE:CE                    0.555          XLXI_60/XLXI_162/XLXI_37/DB1/sw_s
    ----------------------------------------
    Total                     12.788ns (7.788ns logic, 5.000ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C_WriteOne'
  Total number of paths / destination ports: 40 / 12
-------------------------------------------------------------------------
Offset:              6.739ns (Levels of Logic = 4)
  Source:            RunMode (PAD)
  Destination:       XLXI_60/XLXI_161/XLXI_133/XLXI_149/I_Q0 (FF)
  Destination Clock: C_WriteOne rising

  Data Path: RunMode to XLXI_60/XLXI_161/XLXI_133/XLXI_149/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.264  RunMode_IBUF (RunMode_IBUF)
     INV:I->O             26   0.704   1.260  XLXI_67 (XLXN_168)
     AND4B2:I3->O         16   0.704   1.034  XLXI_60/XLXI_161/XLXI_140 (XLXI_60/XLXI_161/XLXN_49)
     begin scope: 'XLXI_60/XLXI_161/XLXI_133/XLXI_149'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      6.739ns (3.181ns logic, 3.558ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C_Shift'
  Total number of paths / destination ports: 40 / 12
-------------------------------------------------------------------------
Offset:              6.739ns (Levels of Logic = 4)
  Source:            RunMode (PAD)
  Destination:       XLXI_60/XLXI_161/XLXI_133/XLXI_150/I_Q0 (FF)
  Destination Clock: C_Shift rising

  Data Path: RunMode to XLXI_60/XLXI_161/XLXI_133/XLXI_150/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.264  RunMode_IBUF (RunMode_IBUF)
     INV:I->O             26   0.704   1.260  XLXI_67 (XLXN_168)
     AND4B2:I3->O         16   0.704   1.034  XLXI_60/XLXI_161/XLXI_140 (XLXI_60/XLXI_161/XLXN_49)
     begin scope: 'XLXI_60/XLXI_161/XLXI_133/XLXI_150'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      6.739ns (3.181ns logic, 3.558ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C_Write'
  Total number of paths / destination ports: 80 / 24
-------------------------------------------------------------------------
Offset:              6.739ns (Levels of Logic = 4)
  Source:            RunMode (PAD)
  Destination:       XLXI_60/XLXI_161/XLXI_133/XLXI_159/I_Q0 (FF)
  Destination Clock: C_Write rising

  Data Path: RunMode to XLXI_60/XLXI_161/XLXI_133/XLXI_159/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.264  RunMode_IBUF (RunMode_IBUF)
     INV:I->O             26   0.704   1.260  XLXI_67 (XLXN_168)
     AND4B2:I3->O         16   0.704   1.034  XLXI_60/XLXI_161/XLXI_140 (XLXI_60/XLXI_161/XLXN_49)
     begin scope: 'XLXI_60/XLXI_161/XLXI_133/XLXI_159'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      6.739ns (3.181ns logic, 3.558ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_60/XLXI_133/XLXI_41/clk_10k_01'
  Total number of paths / destination ports: 99670 / 18
-------------------------------------------------------------------------
Offset:              21.480ns (Levels of Logic = 22)
  Source:            RunMode (PAD)
  Destination:       XLXI_60/XLXI_133/XLXI_14/Dout1_3 (FF)
  Destination Clock: XLXI_60/XLXI_133/XLXI_41/clk_10k_01 rising

  Data Path: RunMode to XLXI_60/XLXI_133/XLXI_14/Dout1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.264  RunMode_IBUF (RunMode_IBUF)
     begin scope: 'XLXI_60/XLXI_164/XLXI_28'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O           272   0.704   1.513  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_164/XLXI_28'
     LUT3:I0->O            1   0.704   0.000  XLXI_60/XLXI_203/Mmux_Q_mux0000_64 (XLXI_60/XLXI_203/Mmux_Q_mux0000_64)
     MUXF5:I1->O           1   0.321   0.000  XLXI_60/XLXI_203/Mmux_Q_mux0000_5_f5_3 (XLXI_60/XLXI_203/Mmux_Q_mux0000_5_f54)
     MUXF6:I1->O           1   0.521   0.000  XLXI_60/XLXI_203/Mmux_Q_mux0000_4_f6_3 (XLXI_60/XLXI_203/Mmux_Q_mux0000_4_f64)
     MUXF7:I1->O           1   0.521   0.000  XLXI_60/XLXI_203/Mmux_Q_mux0000_3_f7_3 (XLXI_60/XLXI_203/Mmux_Q_mux0000_3_f74)
     MUXF8:I1->O           4   0.521   0.587  XLXI_60/XLXI_203/Mmux_Q_mux0000_2_f8_3 (DR<4>)
     begin scope: 'XLXI_60/XLXI_141/XLXI_35'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_141/XLXI_35'
     begin scope: 'XLXI_60/XLXI_133/XLXI_44/XLXI_35'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_133/XLXI_44/XLXI_35'
     begin scope: 'XLXI_60/XLXI_133/XLXI_61/XLXI_35'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             6   0.704   0.844  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_133/XLXI_61/XLXI_35'
     LUT4:I0->O            4   0.704   0.762  XLXI_60/XLXI_133/XLXI_14/Mrom_b4_mux000011 (XLXI_60/XLXI_133/XLXI_14/Mrom_b4_mux0000)
     LUT4:I0->O            4   0.704   0.666  XLXI_60/XLXI_133/XLXI_14/Mrom_b6_mux000021 (XLXI_60/XLXI_133/XLXI_14/Mrom_b6_mux00002)
     LUT4:I1->O            4   0.704   0.762  XLXI_60/XLXI_133/XLXI_14/Mrom_b8_mux000031 (XLXI_60/XLXI_133/XLXI_14/Mrom_b8_mux00003)
     LUT4:I0->O            1   0.704   0.000  XLXI_60/XLXI_133/XLXI_14/Mrom_b11_mux000021 (XLXI_60/XLXI_133/XLXI_14/Mrom_b11_mux00002)
     FDCP:D                    0.308          XLXI_60/XLXI_133/XLXI_14/Dout1_3
    ----------------------------------------
    Total                     21.480ns (12.562ns logic, 8.918ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_53/XLXN_28'
  Total number of paths / destination ports: 1988 / 4
-------------------------------------------------------------------------
Offset:              14.757ns (Levels of Logic = 14)
  Source:            RunMode (PAD)
  Destination:       XLXI_53/XLXI_6/I_Q3/I_36_35 (FF)
  Destination Clock: XLXI_53/XLXN_28 rising

  Data Path: RunMode to XLXI_53/XLXI_6/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.264  RunMode_IBUF (RunMode_IBUF)
     begin scope: 'XLXI_60/XLXI_164/XLXI_28'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O           272   0.704   1.513  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_164/XLXI_28'
     LUT3:I0->O            1   0.704   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_6 (XLXI_60/XLXI_204/Mmux_Q_mux0000_6)
     MUXF5:I1->O           1   0.321   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_5_f5 (XLXI_60/XLXI_204/Mmux_Q_mux0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_4_f6 (XLXI_60/XLXI_204/Mmux_Q_mux0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_3_f7 (XLXI_60/XLXI_204/Mmux_Q_mux0000_3_f7)
     MUXF8:I1->O          12   0.521   0.961  XLXI_60/XLXI_204/Mmux_Q_mux0000_2_f8 (IR<0>)
     AND4B1:I0->O          1   0.704   0.420  XLXI_61/XLXI_1/XLXI_42 (XLXI_61/XLXI_1/ValE_2)
     AND2:I0->O            1   0.704   0.420  XLXI_61/XLXI_1/XLXI_57 (HLT)
     AND2B1:I0->O          4   0.704   0.587  XLXI_53/XLXI_17 (XLXI_53/Run)
     begin scope: 'XLXI_53/XLXI_6'
     OR2:I0->O             4   0.704   0.587  I_36_60 (OR_CE_L)
     begin scope: 'I_Q3'
     FDCE:CE                   0.555          I_36_35
    ----------------------------------------
    Total                     14.757ns (8.585ns logic, 6.172ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_53/XLXN_18'
  Total number of paths / destination ports: 3976 / 8
-------------------------------------------------------------------------
Offset:              14.927ns (Levels of Logic = 14)
  Source:            RunMode (PAD)
  Destination:       XLXI_53/XLXI_1/I_Q7/I_36_35 (FF)
  Destination Clock: XLXI_53/XLXN_18 rising

  Data Path: RunMode to XLXI_53/XLXI_1/I_Q7/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.264  RunMode_IBUF (RunMode_IBUF)
     begin scope: 'XLXI_60/XLXI_164/XLXI_28'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O           272   0.704   1.513  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_164/XLXI_28'
     LUT3:I0->O            1   0.704   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_6 (XLXI_60/XLXI_204/Mmux_Q_mux0000_6)
     MUXF5:I1->O           1   0.321   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_5_f5 (XLXI_60/XLXI_204/Mmux_Q_mux0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_4_f6 (XLXI_60/XLXI_204/Mmux_Q_mux0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_3_f7 (XLXI_60/XLXI_204/Mmux_Q_mux0000_3_f7)
     MUXF8:I1->O          12   0.521   0.961  XLXI_60/XLXI_204/Mmux_Q_mux0000_2_f8 (IR<0>)
     AND4B1:I0->O          1   0.704   0.420  XLXI_61/XLXI_1/XLXI_42 (XLXI_61/XLXI_1/ValE_2)
     AND2:I0->O            1   0.704   0.420  XLXI_61/XLXI_1/XLXI_57 (HLT)
     AND2B1:I0->O          4   0.704   0.587  XLXI_53/XLXI_17 (XLXI_53/Run)
     begin scope: 'XLXI_53/XLXI_1'
     OR2:I0->O             8   0.704   0.757  I_36_74 (OR_CE_L)
     begin scope: 'I_Q7'
     FDCE:CE                   0.555          I_36_35
    ----------------------------------------
    Total                     14.927ns (8.585ns logic, 6.342ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ticks<1>1'
  Total number of paths / destination ports: 83455224 / 64
-------------------------------------------------------------------------
Offset:              71.376ns (Levels of Logic = 69)
  Source:            RunMode (PAD)
  Destination:       XLXI_61/XLXI_43/XLXI_1/I_Q7 (FF)
  Destination Clock: ticks<1>1 rising

  Data Path: RunMode to XLXI_61/XLXI_43/XLXI_1/I_Q7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.264  RunMode_IBUF (RunMode_IBUF)
     begin scope: 'XLXI_60/XLXI_164/XLXI_28'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O           272   0.704   1.513  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_164/XLXI_28'
     LUT3:I0->O            1   0.704   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_6 (XLXI_60/XLXI_204/Mmux_Q_mux0000_6)
     MUXF5:I1->O           1   0.321   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_5_f5 (XLXI_60/XLXI_204/Mmux_Q_mux0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_4_f6 (XLXI_60/XLXI_204/Mmux_Q_mux0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_3_f7 (XLXI_60/XLXI_204/Mmux_Q_mux0000_3_f7)
     MUXF8:I1->O          12   0.521   0.961  XLXI_60/XLXI_204/Mmux_Q_mux0000_2_f8 (IR<0>)
     AND4B3:I0->O          2   0.704   0.447  XLXI_61/XLXI_1/XLXI_15 (XLXI_61/XLXI_1/Val2_2)
     AND2:I0->O            3   0.704   0.531  XLXI_61/XLXI_1/XLXI_52 (XLXI_61/ADD)
     OR3:I2->O             1   0.704   0.420  XLXI_61/XLXI_168/XLXI_119 (XLXI_61/XLXI_168/EN_ADD_DUMMY)
     OR2:I1->O            55   0.704   1.269  XLXI_61/XLXI_168/XLXI_120 (XLXI_61/EN_ADDorSUB)
     begin scope: 'XLXI_61/XLXI_151/XLXI_72/XLXI_28'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_72/XLXI_28'
     begin scope: 'XLXI_61/XLXI_151/XLXI_22/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_22/XLXI_28'
     begin scope: 'XLXI_61/XLXI_151/XLXI_23/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_23/XLXI_28'
     begin scope: 'XLXI_61/XLXI_151/XLXI_24/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_24/XLXI_28'
     begin scope: 'XLXI_61/XLXI_151/XLXI_25/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_25/XLXI_28'
     XOR2:I0->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_9 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_56)
     XOR2:I0->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXI_2 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXN_7)
     NAND2:I1->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_14)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_30/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_30/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_30/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_15)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_31/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_31/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_31/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_21)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_32/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_32/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_32/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_120)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_33/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_33/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_33/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_124)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_34/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_34/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_34/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_130)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_35/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_35/XLXN_4)
     NAND2:I1->O           3   0.704   0.531  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_35/XLXI_1 (XLXI_61/RegIn<1>)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_36/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_36/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_36/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXN_17)
     NOR2:I0->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_4 (XLXI_61/XLXI_151/XLXI_1/XLXN_12)
     NOR2:I0->O           11   0.704   0.933  XLXI_61/XLXI_151/XLXI_1/XLXI_6 (XLXI_61/RegIn<0>)
     XOR2:I1->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_9 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_56)
     XOR2:I0->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_29/XLXI_2 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_29/XLXN_7)
     NAND2:I1->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_29/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_29/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_29/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_14)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_30/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_30/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_30/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_15)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_31/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_31/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_31/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_21)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_32/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_32/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_32/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_120)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_33/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_33/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_33/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_124)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_34/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_34/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_34/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXN_130)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_35/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_35/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_35/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_3/Cout_OFL_DUMMY)
     XOR2:I0->O            1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_3/XLXI_36/XLXI_4 (XLXI_61/Sum<7>)
     begin scope: 'XLXI_61/XLXI_136/XLXI_44'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_136/XLXI_44'
     begin scope: 'XLXI_61/XLXI_43/XLXI_1'
     FDCE:D                    0.308          I_Q7
    ----------------------------------------
    Total                     71.376ns (42.834ns logic, 28.542ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_61/EN_ADDorSUB'
  Total number of paths / destination ports: 1446212 / 2
-------------------------------------------------------------------------
Offset:              49.777ns (Levels of Logic = 49)
  Source:            RunMode (PAD)
  Destination:       XLXI_61/XLXI_177/XLXI_1/I_Q0 (FF)
  Destination Clock: XLXI_61/EN_ADDorSUB rising

  Data Path: RunMode to XLXI_61/XLXI_177/XLXI_1/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.264  RunMode_IBUF (RunMode_IBUF)
     begin scope: 'XLXI_60/XLXI_164/XLXI_28'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O           272   0.704   1.513  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_164/XLXI_28'
     LUT3:I0->O            1   0.704   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_6 (XLXI_60/XLXI_204/Mmux_Q_mux0000_6)
     MUXF5:I1->O           1   0.321   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_5_f5 (XLXI_60/XLXI_204/Mmux_Q_mux0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_4_f6 (XLXI_60/XLXI_204/Mmux_Q_mux0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  XLXI_60/XLXI_204/Mmux_Q_mux0000_3_f7 (XLXI_60/XLXI_204/Mmux_Q_mux0000_3_f7)
     MUXF8:I1->O          12   0.521   0.961  XLXI_60/XLXI_204/Mmux_Q_mux0000_2_f8 (IR<0>)
     AND4B3:I0->O          2   0.704   0.447  XLXI_61/XLXI_1/XLXI_15 (XLXI_61/XLXI_1/Val2_2)
     AND2:I0->O            3   0.704   0.531  XLXI_61/XLXI_1/XLXI_52 (XLXI_61/ADD)
     OR3:I2->O             1   0.704   0.420  XLXI_61/XLXI_168/XLXI_119 (XLXI_61/XLXI_168/EN_ADD_DUMMY)
     OR2:I1->O            55   0.704   1.269  XLXI_61/XLXI_168/XLXI_120 (XLXI_61/EN_ADDorSUB)
     begin scope: 'XLXI_61/XLXI_151/XLXI_72/XLXI_28'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_72/XLXI_28'
     begin scope: 'XLXI_61/XLXI_151/XLXI_22/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_22/XLXI_28'
     begin scope: 'XLXI_61/XLXI_151/XLXI_23/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_23/XLXI_28'
     begin scope: 'XLXI_61/XLXI_151/XLXI_24/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_24/XLXI_28'
     begin scope: 'XLXI_61/XLXI_151/XLXI_25/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_61/XLXI_151/XLXI_25/XLXI_28'
     XOR2:I0->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_9 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_56)
     XOR2:I0->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXI_2 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXN_7)
     NAND2:I1->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_29/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_14)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_30/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_30/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_30/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_15)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_31/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_31/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_31/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_21)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_32/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_32/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_32/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_120)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_33/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_33/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_33/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_124)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_34/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_34/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_34/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXN_130)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_35/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_35/XLXN_4)
     NAND2:I1->O           3   0.704   0.531  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_35/XLXI_1 (XLXI_61/RegIn<1>)
     NAND2:I0->O           1   0.704   0.420  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_36/XLXI_5 (XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_36/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_2/XLXI_36/XLXI_1 (XLXI_61/XLXI_151/XLXI_1/XLXN_17)
     NOR2:I0->O            2   0.704   0.447  XLXI_61/XLXI_151/XLXI_1/XLXI_4 (XLXI_61/XLXI_151/XLXI_1/XLXN_12)
     NOR2:I0->O           11   0.704   0.933  XLXI_61/XLXI_151/XLXI_1/XLXI_6 (XLXI_61/RegIn<0>)
     begin scope: 'XLXI_61/XLXI_177/XLXI_1'
     FDCE:D                    0.308          I_Q0
    ----------------------------------------
    Total                     49.777ns (29.458ns logic, 20.319ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              7.793ns (Levels of Logic = 5)
  Source:            XLXI_43/clk_1m_0 (FF)
  Destination:       CLK_LED (PAD)
  Source Clock:      Clock rising

  Data Path: XLXI_43/clk_1m_0 to CLK_LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  XLXI_43/clk_1m_0 (XLXI_43/clk_1m_0)
     begin scope: 'XLXI_44'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             3   0.704   0.531  I_36_8 (O)
     end scope: 'XLXI_44'
     AND2:I1->O            1   0.704   0.420  XLXI_62 (CLK_LED_OBUF)
     OBUF:I->O                 3.272          CLK_LED_OBUF (CLK_LED)
    ----------------------------------------
    Total                      7.793ns (5.975ns logic, 1.818ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_61/EN_ADDorSUB'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              6.189ns (Levels of Logic = 3)
  Source:            XLXI_61/XLXI_177/XLXI_1/I_Q1 (FF)
  Destination:       OFL (PAD)
  Source Clock:      XLXI_61/EN_ADDorSUB rising

  Data Path: XLXI_61/XLXI_177/XLXI_1/I_Q1 to OFL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            23   0.591   1.202  I_Q1 (Q1)
     end scope: 'XLXI_61/XLXI_177/XLXI_1'
     BUF:I->O              1   0.704   0.420  XLXI_63 (OFL_OBUF)
     OBUF:I->O                 3.272          OFL_OBUF (OFL)
    ----------------------------------------
    Total                      6.189ns (4.567ns logic, 1.622ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_60/XLXI_162/XLXI_28/clk_100_0'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            XLXI_60/XLXI_162/XLXI_38/col_1 (FF)
  Destination:       colO<1> (PAD)
  Source Clock:      XLXI_60/XLXI_162/XLXI_28/clk_100_0 rising

  Data Path: XLXI_60/XLXI_162/XLXI_38/col_1 to colO<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.633  XLXI_60/XLXI_162/XLXI_38/col_1 (XLXI_60/XLXI_162/XLXI_38/col_1)
     OBUF:I->O                 3.272          colO_1_OBUF (colO<1>)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_60/XLXI_133/XLXI_41/clk_10k_01'
  Total number of paths / destination ports: 246 / 11
-------------------------------------------------------------------------
Offset:              11.815ns (Levels of Logic = 10)
  Source:            XLXI_60/XLXI_133/XLXI_40/Dout1_0 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      XLXI_60/XLXI_133/XLXI_41/clk_10k_01 rising

  Data Path: XLXI_60/XLXI_133/XLXI_40/Dout1_0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             1   0.591   0.420  XLXI_60/XLXI_133/XLXI_40/Dout1_0 (XLXI_60/XLXI_133/XLXI_40/Dout1_0)
     begin scope: 'XLXI_60/XLXI_133/XLXI_60/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_133/XLXI_60/XLXI_28'
     begin scope: 'XLXI_60/XLXI_133/XLXI_63/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.424  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_133/XLXI_63/XLXI_28'
     LUT4:I3->O            1   0.704   0.000  XLXI_60/XLXI_133/XLXI_15/hexO<0>1 (XLXI_60/XLXI_133/XLXI_15/hexO<0>)
     MUXF5:I1->O           7   0.321   0.883  XLXI_60/XLXI_133/XLXI_15/hexO<0>_f5 (XLXI_60/XLXI_133/XLXN_13<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_60/XLXI_133/XLXI_16/Mrom_hexD_rom000031 (sseg_3_OBUF)
     OBUF:I->O                 3.272          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                     11.815ns (8.408ns logic, 3.407ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 233 / 11
-------------------------------------------------------------------------
Delay:               17.217ns (Levels of Logic = 13)
  Source:            RunMode (PAD)
  Destination:       sseg<6> (PAD)

  Data Path: RunMode to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.264  RunMode_IBUF (RunMode_IBUF)
     INV:I->O             26   0.704   1.260  XLXI_67 (XLXN_168)
     INV:I->O             33   0.704   1.263  XLXI_60/XLXI_133/XLXI_42 (XLXI_60/XLXI_133/RunMode)
     begin scope: 'XLXI_60/XLXI_133/XLXI_60/XLXI_28'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_133/XLXI_60/XLXI_28'
     begin scope: 'XLXI_60/XLXI_133/XLXI_63/XLXI_28'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.424  I_36_8 (O)
     end scope: 'XLXI_60/XLXI_133/XLXI_63/XLXI_28'
     LUT4:I3->O            1   0.704   0.000  XLXI_60/XLXI_133/XLXI_15/hexO<0>1 (XLXI_60/XLXI_133/XLXI_15/hexO<0>)
     MUXF5:I1->O           7   0.321   0.883  XLXI_60/XLXI_133/XLXI_15/hexO<0>_f5 (XLXI_60/XLXI_133/XLXN_13<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_60/XLXI_133/XLXI_16/Mrom_hexD_rom000031 (sseg_3_OBUF)
     OBUF:I->O                 3.272          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                     17.217ns (10.443ns logic, 6.774ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 24.68 secs
 
--> 

Total memory usage is 410056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  470 (   0 filtered)
Number of infos    :   10 (   0 filtered)

