// Generated by CIRCT firtool-1.62.0
module TLBPTWModule(	// src/main/scala/empty/Add.scala:134:7
  input        clock,	// src/main/scala/empty/Add.scala:134:7
               reset,	// src/main/scala/empty/Add.scala:134:7
  output       io_incoming_ready,	// src/main/scala/empty/Add.scala:135:14
  input        io_incoming_valid,	// src/main/scala/empty/Add.scala:135:14
  input  [7:0] io_incoming_bits_field1,	// src/main/scala/empty/Add.scala:135:14
               io_incoming_bits_field2,	// src/main/scala/empty/Add.scala:135:14
  input        io_outgoing_ready,	// src/main/scala/empty/Add.scala:135:14
  output       io_outgoing_valid,	// src/main/scala/empty/Add.scala:135:14
  output [7:0] io_outgoing_bits_field1,	// src/main/scala/empty/Add.scala:135:14
               io_outgoing_bits_field2	// src/main/scala/empty/Add.scala:135:14
);

  assign io_incoming_ready = 1'h0;	// src/main/scala/empty/Add.scala:134:7, :138:21
  assign io_outgoing_valid = io_incoming_valid;	// src/main/scala/empty/Add.scala:134:7
  assign io_outgoing_bits_field1 = io_incoming_bits_field1;	// src/main/scala/empty/Add.scala:134:7
  assign io_outgoing_bits_field2 = io_incoming_bits_field2;	// src/main/scala/empty/Add.scala:134:7
endmodule

