Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 10 16:04:22 2017
| Host         : DESKTOP-MBT1AO2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              75 |           20 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------+----------------------------------+------------------+----------------+
|          Clock Signal         |        Enable Signal       |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------+----------------------------+----------------------------------+------------------+----------------+
|  slw_clk_50M/clk              |                            |                                  |                1 |              1 |
|  u2/CLK                       |                            |                                  |                1 |              2 |
|  u2/CLK                       | u2/shiftCounter[3]_i_1_n_0 | u2/temp1[15]_i_1_n_0             |                1 |              4 |
|  u2/CLK                       | u2/temp2                   | u2/temp1[15]_i_1_n_0             |                1 |              4 |
|  CLK_IBUF_BUFG                |                            |                                  |                4 |              4 |
|  u2/CLK                       | u2/temp2                   |                                  |                4 |             12 |
| ~u1/J_MIC3_Pin4_OBUF          |                            |                                  |                3 |             12 |
|  slw_clk_20k/J_MIC3_Pin1_OBUF |                            |                                  |                3 |             12 |
|  CLK_IBUF_BUFG                |                            | slw_clk_20k/J_MIC3_Pin1_OBUF     |                3 |             12 |
|  CLK_IBUF_BUFG                |                            | slw_clk_20k/COUNT[31]_i_1__0_n_0 |                8 |             31 |
|  CLK_IBUF_BUFG                |                            | slw_clk_50M/SLW_CLK0             |                9 |             32 |
+-------------------------------+----------------------------+----------------------------------+------------------+----------------+


