Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date              : Sat Apr 16 14:12:44 2016
| Host              : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command           : report_clock_utilization -file exame_wrapper_clock_utilization_routed.rpt
| Design            : exame_wrapper
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------------+-----------------------+--------------+-------+
|       |                                   |                       |   Num Loads  |       |
+-------+-----------------------------------+-----------------------+------+-------+-------+
| Index | BUFG Cell                         | Net Name              | BELs | Sites | Fixed |
+-------+-----------------------------------+-----------------------+------+-------+-------+
|     1 | exame_i/circuit_0/led_reg[15]_i_1 | exame_i/circuit_0/C_S |    2 |     2 |    no |
|     2 | clk_IBUF_BUFG_inst                | clk_IBUF_BUFG         |   53 |    15 |    no |
+-------+-----------------------------------+-----------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+---------------------------------------------+-------------------------------------------------+--------------+-------+
|       |                                             |                                                 |   Num Loads  |       |
+-------+---------------------------------------------+-------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                               | Net Name                                        | BELs | Sites | Fixed |
+-------+---------------------------------------------+-------------------------------------------------+------+-------+-------+
|     1 | exame_i/circuit_0/U0/matrix_reg[0][7]_i_1   | exame_i/circuit_0/U0/matrix_reg[0][7]_i_1_n_0   |    8 |     2 |    no |
|     2 | exame_i/circuit_0/U0/matrix_reg[100][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[100][7]_i_1_n_0 |    8 |     2 |    no |
|     3 | exame_i/circuit_0/U0/matrix_reg[101][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[101][7]_i_1_n_0 |    8 |     5 |    no |
|     4 | exame_i/circuit_0/U0/matrix_reg[102][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[102][7]_i_1_n_0 |    8 |     4 |    no |
|     5 | exame_i/circuit_0/U0/matrix_reg[103][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[103][7]_i_1_n_0 |    8 |     2 |    no |
|     6 | exame_i/circuit_0/U0/matrix_reg[104][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[104][7]_i_1_n_0 |    8 |     2 |    no |
|     7 | exame_i/circuit_0/U0/matrix_reg[105][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[105][7]_i_1_n_0 |    8 |     4 |    no |
|     8 | exame_i/circuit_0/U0/matrix_reg[106][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[106][7]_i_1_n_0 |    8 |     2 |    no |
|     9 | exame_i/circuit_0/U0/matrix_reg[107][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[107][7]_i_1_n_0 |    8 |     3 |    no |
|    10 | exame_i/circuit_0/U0/matrix_reg[108][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[108][7]_i_1_n_0 |    8 |     3 |    no |
|    11 | exame_i/circuit_0/U0/matrix_reg[109][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[109][7]_i_1_n_0 |    8 |     3 |    no |
|    12 | exame_i/circuit_0/U0/matrix_reg[10][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[10][7]_i_1_n_0  |    8 |     2 |    no |
|    13 | exame_i/circuit_0/U0/matrix_reg[110][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[110][7]_i_1_n_0 |    8 |     2 |    no |
|    14 | exame_i/circuit_0/U0/matrix_reg[111][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[111][7]_i_1_n_0 |    8 |     2 |    no |
|    15 | exame_i/circuit_0/U0/matrix_reg[112][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[112][7]_i_1_n_0 |    8 |     2 |    no |
|    16 | exame_i/circuit_0/U0/matrix_reg[113][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[113][7]_i_1_n_0 |    8 |     3 |    no |
|    17 | exame_i/circuit_0/U0/matrix_reg[114][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[114][7]_i_1_n_0 |    8 |     2 |    no |
|    18 | exame_i/circuit_0/U0/matrix_reg[115][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[115][7]_i_1_n_0 |    8 |     4 |    no |
|    19 | exame_i/circuit_0/U0/matrix_reg[116][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[116][7]_i_1_n_0 |    8 |     2 |    no |
|    20 | exame_i/circuit_0/U0/matrix_reg[117][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[117][7]_i_1_n_0 |    8 |     2 |    no |
|    21 | exame_i/circuit_0/U0/matrix_reg[118][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[118][7]_i_1_n_0 |    8 |     2 |    no |
|    22 | exame_i/circuit_0/U0/matrix_reg[119][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[119][7]_i_1_n_0 |    8 |     3 |    no |
|    23 | exame_i/circuit_0/U0/matrix_reg[11][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[11][7]_i_1_n_0  |    8 |     2 |    no |
|    24 | exame_i/circuit_0/U0/matrix_reg[120][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[120][7]_i_1_n_0 |    8 |     2 |    no |
|    25 | exame_i/circuit_0/U0/matrix_reg[121][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[121][7]_i_1_n_0 |    8 |     3 |    no |
|    26 | exame_i/circuit_0/U0/matrix_reg[122][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[122][7]_i_1_n_0 |    8 |     5 |    no |
|    27 | exame_i/circuit_0/U0/matrix_reg[123][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[123][7]_i_1_n_0 |    8 |     3 |    no |
|    28 | exame_i/circuit_0/U0/matrix_reg[124][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[124][7]_i_1_n_0 |    8 |     5 |    no |
|    29 | exame_i/circuit_0/U0/matrix_reg[125][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[125][7]_i_1_n_0 |    8 |     4 |    no |
|    30 | exame_i/circuit_0/U0/matrix_reg[126][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[126][7]_i_1_n_0 |    8 |     6 |    no |
|    31 | exame_i/circuit_0/U0/matrix_reg[127][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[127][7]_i_1_n_0 |    8 |     5 |    no |
|    32 | exame_i/circuit_0/U0/matrix_reg[128][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[128][7]_i_1_n_0 |    8 |     2 |    no |
|    33 | exame_i/circuit_0/U0/matrix_reg[129][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[129][7]_i_1_n_0 |    8 |     3 |    no |
|    34 | exame_i/circuit_0/U0/matrix_reg[12][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[12][7]_i_1_n_0  |    8 |     3 |    no |
|    35 | exame_i/circuit_0/U0/matrix_reg[130][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[130][7]_i_1_n_0 |    8 |     4 |    no |
|    36 | exame_i/circuit_0/U0/matrix_reg[131][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[131][7]_i_1_n_0 |    8 |     2 |    no |
|    37 | exame_i/circuit_0/U0/matrix_reg[132][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[132][7]_i_1_n_0 |    8 |     4 |    no |
|    38 | exame_i/circuit_0/U0/matrix_reg[133][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[133][7]_i_1_n_0 |    8 |     2 |    no |
|    39 | exame_i/circuit_0/U0/matrix_reg[134][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[134][7]_i_1_n_0 |    8 |     2 |    no |
|    40 | exame_i/circuit_0/U0/matrix_reg[135][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[135][7]_i_1_n_0 |    8 |     2 |    no |
|    41 | exame_i/circuit_0/U0/matrix_reg[136][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[136][7]_i_1_n_0 |    8 |     2 |    no |
|    42 | exame_i/circuit_0/U0/matrix_reg[137][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[137][7]_i_1_n_0 |    8 |     3 |    no |
|    43 | exame_i/circuit_0/U0/matrix_reg[138][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[138][7]_i_1_n_0 |    8 |     5 |    no |
|    44 | exame_i/circuit_0/U0/matrix_reg[139][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[139][7]_i_1_n_0 |    8 |     2 |    no |
|    45 | exame_i/circuit_0/U0/matrix_reg[13][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[13][7]_i_1_n_0  |    8 |     2 |    no |
|    46 | exame_i/circuit_0/U0/matrix_reg[140][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[140][7]_i_1_n_0 |    8 |     3 |    no |
|    47 | exame_i/circuit_0/U0/matrix_reg[141][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[141][7]_i_1_n_0 |    8 |     2 |    no |
|    48 | exame_i/circuit_0/U0/matrix_reg[142][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[142][7]_i_1_n_0 |    8 |     6 |    no |
|    49 | exame_i/circuit_0/U0/matrix_reg[143][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[143][7]_i_1_n_0 |    8 |     5 |    no |
|    50 | exame_i/circuit_0/U0/matrix_reg[144][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[144][7]_i_1_n_0 |    8 |     2 |    no |
|    51 | exame_i/circuit_0/U0/matrix_reg[145][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[145][7]_i_1_n_0 |    8 |     3 |    no |
|    52 | exame_i/circuit_0/U0/matrix_reg[146][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[146][7]_i_1_n_0 |    8 |     2 |    no |
|    53 | exame_i/circuit_0/U0/matrix_reg[147][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[147][7]_i_1_n_0 |    8 |     3 |    no |
|    54 | exame_i/circuit_0/U0/matrix_reg[148][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[148][7]_i_1_n_0 |    8 |     3 |    no |
|    55 | exame_i/circuit_0/U0/matrix_reg[149][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[149][7]_i_1_n_0 |    8 |     2 |    no |
|    56 | exame_i/circuit_0/U0/matrix_reg[14][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[14][7]_i_1_n_0  |    8 |     5 |    no |
|    57 | exame_i/circuit_0/U0/matrix_reg[150][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[150][7]_i_1_n_0 |    8 |     2 |    no |
|    58 | exame_i/circuit_0/U0/matrix_reg[151][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[151][7]_i_1_n_0 |    8 |     3 |    no |
|    59 | exame_i/circuit_0/U0/matrix_reg[152][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[152][7]_i_1_n_0 |    8 |     2 |    no |
|    60 | exame_i/circuit_0/U0/matrix_reg[153][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[153][7]_i_1_n_0 |    8 |     2 |    no |
|    61 | exame_i/circuit_0/U0/matrix_reg[154][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[154][7]_i_1_n_0 |    8 |     2 |    no |
|    62 | exame_i/circuit_0/U0/matrix_reg[155][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[155][7]_i_1_n_0 |    8 |     3 |    no |
|    63 | exame_i/circuit_0/U0/matrix_reg[156][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[156][7]_i_1_n_0 |    8 |     4 |    no |
|    64 | exame_i/circuit_0/U0/matrix_reg[157][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[157][7]_i_1_n_0 |    8 |     5 |    no |
|    65 | exame_i/circuit_0/U0/matrix_reg[158][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[158][7]_i_1_n_0 |    8 |     3 |    no |
|    66 | exame_i/circuit_0/U0/matrix_reg[159][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[159][7]_i_1_n_0 |    8 |     5 |    no |
|    67 | exame_i/circuit_0/U0/matrix_reg[15][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[15][7]_i_1_n_0  |    8 |     2 |    no |
|    68 | exame_i/circuit_0/U0/matrix_reg[160][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[160][7]_i_1_n_0 |    8 |     4 |    no |
|    69 | exame_i/circuit_0/U0/matrix_reg[161][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[161][7]_i_1_n_0 |    8 |     2 |    no |
|    70 | exame_i/circuit_0/U0/matrix_reg[162][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[162][7]_i_1_n_0 |    8 |     2 |    no |
|    71 | exame_i/circuit_0/U0/matrix_reg[163][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[163][7]_i_1_n_0 |    8 |     2 |    no |
|    72 | exame_i/circuit_0/U0/matrix_reg[164][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[164][7]_i_1_n_0 |    8 |     2 |    no |
|    73 | exame_i/circuit_0/U0/matrix_reg[165][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[165][7]_i_1_n_0 |    8 |     2 |    no |
|    74 | exame_i/circuit_0/U0/matrix_reg[166][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[166][7]_i_1_n_0 |    8 |     3 |    no |
|    75 | exame_i/circuit_0/U0/matrix_reg[167][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[167][7]_i_1_n_0 |    8 |     2 |    no |
|    76 | exame_i/circuit_0/U0/matrix_reg[168][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[168][7]_i_1_n_0 |    8 |     2 |    no |
|    77 | exame_i/circuit_0/U0/matrix_reg[169][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[169][7]_i_1_n_0 |    8 |     3 |    no |
|    78 | exame_i/circuit_0/U0/matrix_reg[16][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[16][7]_i_1_n_0  |    8 |     2 |    no |
|    79 | exame_i/circuit_0/U0/matrix_reg[170][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[170][7]_i_1_n_0 |    8 |     3 |    no |
|    80 | exame_i/circuit_0/U0/matrix_reg[171][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[171][7]_i_1_n_0 |    8 |     4 |    no |
|    81 | exame_i/circuit_0/U0/matrix_reg[172][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[172][7]_i_1_n_0 |    8 |     5 |    no |
|    82 | exame_i/circuit_0/U0/matrix_reg[173][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[173][7]_i_1_n_0 |    8 |     2 |    no |
|    83 | exame_i/circuit_0/U0/matrix_reg[174][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[174][7]_i_1_n_0 |    8 |     6 |    no |
|    84 | exame_i/circuit_0/U0/matrix_reg[175][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[175][7]_i_1_n_0 |    8 |     7 |    no |
|    85 | exame_i/circuit_0/U0/matrix_reg[176][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[176][7]_i_1_n_0 |    8 |     2 |    no |
|    86 | exame_i/circuit_0/U0/matrix_reg[177][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[177][7]_i_1_n_0 |    8 |     4 |    no |
|    87 | exame_i/circuit_0/U0/matrix_reg[178][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[178][7]_i_1_n_0 |    8 |     2 |    no |
|    88 | exame_i/circuit_0/U0/matrix_reg[179][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[179][7]_i_1_n_0 |    8 |     4 |    no |
|    89 | exame_i/circuit_0/U0/matrix_reg[17][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[17][7]_i_1_n_0  |    8 |     2 |    no |
|    90 | exame_i/circuit_0/U0/matrix_reg[180][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[180][7]_i_1_n_0 |    8 |     5 |    no |
|    91 | exame_i/circuit_0/U0/matrix_reg[181][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[181][7]_i_1_n_0 |    8 |     2 |    no |
|    92 | exame_i/circuit_0/U0/matrix_reg[182][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[182][7]_i_1_n_0 |    8 |     2 |    no |
|    93 | exame_i/circuit_0/U0/matrix_reg[183][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[183][7]_i_1_n_0 |    8 |     4 |    no |
|    94 | exame_i/circuit_0/U0/matrix_reg[184][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[184][7]_i_1_n_0 |    8 |     5 |    no |
|    95 | exame_i/circuit_0/U0/matrix_reg[185][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[185][7]_i_1_n_0 |    8 |     3 |    no |
|    96 | exame_i/circuit_0/U0/matrix_reg[186][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[186][7]_i_1_n_0 |    8 |     2 |    no |
|    97 | exame_i/circuit_0/U0/matrix_reg[187][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[187][7]_i_1_n_0 |    8 |     4 |    no |
|    98 | exame_i/circuit_0/U0/matrix_reg[188][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[188][7]_i_1_n_0 |    8 |     3 |    no |
|    99 | exame_i/circuit_0/U0/matrix_reg[189][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[189][7]_i_1_n_0 |    8 |     6 |    no |
|   100 | exame_i/circuit_0/U0/matrix_reg[18][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[18][7]_i_1_n_0  |    8 |     3 |    no |
|   101 | exame_i/circuit_0/U0/matrix_reg[190][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[190][7]_i_1_n_0 |    8 |     4 |    no |
|   102 | exame_i/circuit_0/U0/matrix_reg[191][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[191][7]_i_1_n_0 |    8 |     6 |    no |
|   103 | exame_i/circuit_0/U0/matrix_reg[192][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[192][7]_i_1_n_0 |    8 |     2 |    no |
|   104 | exame_i/circuit_0/U0/matrix_reg[193][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[193][7]_i_1_n_0 |    8 |     2 |    no |
|   105 | exame_i/circuit_0/U0/matrix_reg[194][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[194][7]_i_1_n_0 |    8 |     2 |    no |
|   106 | exame_i/circuit_0/U0/matrix_reg[195][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[195][7]_i_1_n_0 |    8 |     3 |    no |
|   107 | exame_i/circuit_0/U0/matrix_reg[196][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[196][7]_i_1_n_0 |    8 |     2 |    no |
|   108 | exame_i/circuit_0/U0/matrix_reg[197][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[197][7]_i_1_n_0 |    8 |     2 |    no |
|   109 | exame_i/circuit_0/U0/matrix_reg[198][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[198][7]_i_1_n_0 |    8 |     2 |    no |
|   110 | exame_i/circuit_0/U0/matrix_reg[199][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[199][7]_i_1_n_0 |    8 |     2 |    no |
|   111 | exame_i/circuit_0/U0/matrix_reg[19][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[19][7]_i_1_n_0  |    8 |     3 |    no |
|   112 | exame_i/circuit_0/U0/matrix_reg[1][7]_i_1   | exame_i/circuit_0/U0/matrix_reg[1][7]_i_1_n_0   |    8 |     2 |    no |
|   113 | exame_i/circuit_0/U0/matrix_reg[200][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[200][7]_i_1_n_0 |    8 |     2 |    no |
|   114 | exame_i/circuit_0/U0/matrix_reg[201][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[201][7]_i_1_n_0 |    8 |     5 |    no |
|   115 | exame_i/circuit_0/U0/matrix_reg[202][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[202][7]_i_1_n_0 |    8 |     3 |    no |
|   116 | exame_i/circuit_0/U0/matrix_reg[203][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[203][7]_i_1_n_0 |    8 |     3 |    no |
|   117 | exame_i/circuit_0/U0/matrix_reg[204][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[204][7]_i_1_n_0 |    8 |     4 |    no |
|   118 | exame_i/circuit_0/U0/matrix_reg[205][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[205][7]_i_1_n_0 |    8 |     4 |    no |
|   119 | exame_i/circuit_0/U0/matrix_reg[206][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[206][7]_i_1_n_0 |    8 |     4 |    no |
|   120 | exame_i/circuit_0/U0/matrix_reg[207][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[207][7]_i_1_n_0 |    8 |     7 |    no |
|   121 | exame_i/circuit_0/U0/matrix_reg[208][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[208][7]_i_1_n_0 |    8 |     3 |    no |
|   122 | exame_i/circuit_0/U0/matrix_reg[209][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[209][7]_i_1_n_0 |    8 |     3 |    no |
|   123 | exame_i/circuit_0/U0/matrix_reg[20][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[20][7]_i_1_n_0  |    8 |     2 |    no |
|   124 | exame_i/circuit_0/U0/matrix_reg[210][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[210][7]_i_1_n_0 |    8 |     3 |    no |
|   125 | exame_i/circuit_0/U0/matrix_reg[211][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[211][7]_i_1_n_0 |    8 |     3 |    no |
|   126 | exame_i/circuit_0/U0/matrix_reg[212][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[212][7]_i_1_n_0 |    8 |     3 |    no |
|   127 | exame_i/circuit_0/U0/matrix_reg[213][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[213][7]_i_1_n_0 |    8 |     3 |    no |
|   128 | exame_i/circuit_0/U0/matrix_reg[214][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[214][7]_i_1_n_0 |    8 |     2 |    no |
|   129 | exame_i/circuit_0/U0/matrix_reg[215][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[215][7]_i_1_n_0 |    8 |     2 |    no |
|   130 | exame_i/circuit_0/U0/matrix_reg[216][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[216][7]_i_1_n_0 |    8 |     2 |    no |
|   131 | exame_i/circuit_0/U0/matrix_reg[217][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[217][7]_i_1_n_0 |    8 |     2 |    no |
|   132 | exame_i/circuit_0/U0/matrix_reg[218][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[218][7]_i_1_n_0 |    8 |     4 |    no |
|   133 | exame_i/circuit_0/U0/matrix_reg[219][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[219][7]_i_1_n_0 |    8 |     2 |    no |
|   134 | exame_i/circuit_0/U0/matrix_reg[21][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[21][7]_i_1_n_0  |    8 |     2 |    no |
|   135 | exame_i/circuit_0/U0/matrix_reg[220][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[220][7]_i_1_n_0 |    8 |     2 |    no |
|   136 | exame_i/circuit_0/U0/matrix_reg[221][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[221][7]_i_1_n_0 |    8 |     5 |    no |
|   137 | exame_i/circuit_0/U0/matrix_reg[222][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[222][7]_i_1_n_0 |    8 |     5 |    no |
|   138 | exame_i/circuit_0/U0/matrix_reg[223][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[223][7]_i_1_n_0 |    8 |     6 |    no |
|   139 | exame_i/circuit_0/U0/matrix_reg[224][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[224][7]_i_1_n_0 |    8 |     2 |    no |
|   140 | exame_i/circuit_0/U0/matrix_reg[225][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[225][7]_i_1_n_0 |    8 |     2 |    no |
|   141 | exame_i/circuit_0/U0/matrix_reg[226][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[226][7]_i_1_n_0 |    8 |     2 |    no |
|   142 | exame_i/circuit_0/U0/matrix_reg[227][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[227][7]_i_1_n_0 |    8 |     5 |    no |
|   143 | exame_i/circuit_0/U0/matrix_reg[228][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[228][7]_i_1_n_0 |    8 |     2 |    no |
|   144 | exame_i/circuit_0/U0/matrix_reg[229][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[229][7]_i_1_n_0 |    8 |     2 |    no |
|   145 | exame_i/circuit_0/U0/matrix_reg[22][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[22][7]_i_1_n_0  |    8 |     2 |    no |
|   146 | exame_i/circuit_0/U0/matrix_reg[230][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[230][7]_i_1_n_0 |    8 |     3 |    no |
|   147 | exame_i/circuit_0/U0/matrix_reg[231][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[231][7]_i_1_n_0 |    8 |     2 |    no |
|   148 | exame_i/circuit_0/U0/matrix_reg[232][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[232][7]_i_1_n_0 |    8 |     4 |    no |
|   149 | exame_i/circuit_0/U0/matrix_reg[233][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[233][7]_i_1_n_0 |    8 |     2 |    no |
|   150 | exame_i/circuit_0/U0/matrix_reg[234][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[234][7]_i_1_n_0 |    8 |     3 |    no |
|   151 | exame_i/circuit_0/U0/matrix_reg[235][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[235][7]_i_1_n_0 |    8 |     2 |    no |
|   152 | exame_i/circuit_0/U0/matrix_reg[236][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[236][7]_i_1_n_0 |    8 |     5 |    no |
|   153 | exame_i/circuit_0/U0/matrix_reg[237][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[237][7]_i_1_n_0 |    8 |     6 |    no |
|   154 | exame_i/circuit_0/U0/matrix_reg[238][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[238][7]_i_1_n_0 |    8 |     4 |    no |
|   155 | exame_i/circuit_0/U0/matrix_reg[239][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[239][7]_i_1_n_0 |    8 |     7 |    no |
|   156 | exame_i/circuit_0/U0/matrix_reg[23][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[23][7]_i_1_n_0  |    8 |     4 |    no |
|   157 | exame_i/circuit_0/U0/matrix_reg[240][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[240][7]_i_1_n_0 |    8 |     3 |    no |
|   158 | exame_i/circuit_0/U0/matrix_reg[241][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[241][7]_i_1_n_0 |    8 |     2 |    no |
|   159 | exame_i/circuit_0/U0/matrix_reg[242][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[242][7]_i_1_n_0 |    8 |     4 |    no |
|   160 | exame_i/circuit_0/U0/matrix_reg[243][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[243][7]_i_1_n_0 |    8 |     3 |    no |
|   161 | exame_i/circuit_0/U0/matrix_reg[244][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[244][7]_i_1_n_0 |    8 |     3 |    no |
|   162 | exame_i/circuit_0/U0/matrix_reg[245][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[245][7]_i_1_n_0 |    8 |     3 |    no |
|   163 | exame_i/circuit_0/U0/matrix_reg[246][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[246][7]_i_1_n_0 |    8 |     5 |    no |
|   164 | exame_i/circuit_0/U0/matrix_reg[247][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[247][7]_i_1_n_0 |    8 |     4 |    no |
|   165 | exame_i/circuit_0/U0/matrix_reg[248][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[248][7]_i_1_n_0 |    8 |     3 |    no |
|   166 | exame_i/circuit_0/U0/matrix_reg[249][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[249][7]_i_1_n_0 |    8 |     3 |    no |
|   167 | exame_i/circuit_0/U0/matrix_reg[24][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[24][7]_i_1_n_0  |    8 |     3 |    no |
|   168 | exame_i/circuit_0/U0/matrix_reg[250][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[250][7]_i_1_n_0 |    8 |     3 |    no |
|   169 | exame_i/circuit_0/U0/matrix_reg[251][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[251][7]_i_1_n_0 |    8 |     3 |    no |
|   170 | exame_i/circuit_0/U0/matrix_reg[252][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[252][7]_i_1_n_0 |    8 |     2 |    no |
|   171 | exame_i/circuit_0/U0/matrix_reg[253][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[253][7]_i_1_n_0 |    8 |     3 |    no |
|   172 | exame_i/circuit_0/U0/matrix_reg[254][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[254][7]_i_1_n_0 |    8 |     5 |    no |
|   173 | exame_i/circuit_0/U0/matrix_reg[255][7]_i_1 | exame_i/circuit_0/U0/matrix_reg[255][7]_i_1_n_0 |    8 |     6 |    no |
|   174 | exame_i/circuit_0/U0/matrix_reg[25][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[25][7]_i_1_n_0  |    8 |     3 |    no |
|   175 | exame_i/circuit_0/U0/matrix_reg[26][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[26][7]_i_1_n_0  |    8 |     2 |    no |
|   176 | exame_i/circuit_0/U0/matrix_reg[27][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[27][7]_i_1_n_0  |    8 |     2 |    no |
|   177 | exame_i/circuit_0/U0/matrix_reg[28][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[28][7]_i_1_n_0  |    8 |     3 |    no |
|   178 | exame_i/circuit_0/U0/matrix_reg[29][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[29][7]_i_1_n_0  |    8 |     5 |    no |
|   179 | exame_i/circuit_0/U0/matrix_reg[2][7]_i_1   | exame_i/circuit_0/U0/matrix_reg[2][7]_i_1_n_0   |    8 |     2 |    no |
|   180 | exame_i/circuit_0/U0/matrix_reg[30][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[30][7]_i_1_n_0  |    8 |     5 |    no |
|   181 | exame_i/circuit_0/U0/matrix_reg[31][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[31][7]_i_1_n_0  |    8 |     8 |    no |
|   182 | exame_i/circuit_0/U0/matrix_reg[32][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[32][7]_i_1_n_0  |    8 |     2 |    no |
|   183 | exame_i/circuit_0/U0/matrix_reg[33][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[33][7]_i_1_n_0  |    8 |     2 |    no |
|   184 | exame_i/circuit_0/U0/matrix_reg[34][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[34][7]_i_1_n_0  |    8 |     2 |    no |
|   185 | exame_i/circuit_0/U0/matrix_reg[35][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[35][7]_i_1_n_0  |    8 |     4 |    no |
|   186 | exame_i/circuit_0/U0/matrix_reg[36][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[36][7]_i_1_n_0  |    8 |     2 |    no |
|   187 | exame_i/circuit_0/U0/matrix_reg[37][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[37][7]_i_1_n_0  |    8 |     3 |    no |
|   188 | exame_i/circuit_0/U0/matrix_reg[38][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[38][7]_i_1_n_0  |    8 |     2 |    no |
|   189 | exame_i/circuit_0/U0/matrix_reg[39][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[39][7]_i_1_n_0  |    8 |     2 |    no |
|   190 | exame_i/circuit_0/U0/matrix_reg[3][7]_i_1   | exame_i/circuit_0/U0/matrix_reg[3][7]_i_1_n_0   |    8 |     4 |    no |
|   191 | exame_i/circuit_0/U0/matrix_reg[40][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[40][7]_i_1_n_0  |    8 |     3 |    no |
|   192 | exame_i/circuit_0/U0/matrix_reg[41][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[41][7]_i_1_n_0  |    8 |     2 |    no |
|   193 | exame_i/circuit_0/U0/matrix_reg[42][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[42][7]_i_1_n_0  |    8 |     4 |    no |
|   194 | exame_i/circuit_0/U0/matrix_reg[43][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[43][7]_i_1_n_0  |    8 |     2 |    no |
|   195 | exame_i/circuit_0/U0/matrix_reg[44][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[44][7]_i_1_n_0  |    8 |     4 |    no |
|   196 | exame_i/circuit_0/U0/matrix_reg[45][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[45][7]_i_1_n_0  |    8 |     3 |    no |
|   197 | exame_i/circuit_0/U0/matrix_reg[46][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[46][7]_i_1_n_0  |    8 |     4 |    no |
|   198 | exame_i/circuit_0/U0/matrix_reg[47][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[47][7]_i_1_n_0  |    8 |     6 |    no |
|   199 | exame_i/circuit_0/U0/matrix_reg[48][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[48][7]_i_1_n_0  |    8 |     4 |    no |
|   200 | exame_i/circuit_0/U0/matrix_reg[49][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[49][7]_i_1_n_0  |    8 |     3 |    no |
|   201 | exame_i/circuit_0/U0/matrix_reg[4][7]_i_1   | exame_i/circuit_0/U0/matrix_reg[4][7]_i_1_n_0   |    8 |     3 |    no |
|   202 | exame_i/circuit_0/U0/matrix_reg[50][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[50][7]_i_1_n_0  |    8 |     2 |    no |
|   203 | exame_i/circuit_0/U0/matrix_reg[51][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[51][7]_i_1_n_0  |    8 |     3 |    no |
|   204 | exame_i/circuit_0/U0/matrix_reg[52][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[52][7]_i_1_n_0  |    8 |     2 |    no |
|   205 | exame_i/circuit_0/U0/matrix_reg[53][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[53][7]_i_1_n_0  |    8 |     2 |    no |
|   206 | exame_i/circuit_0/U0/matrix_reg[54][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[54][7]_i_1_n_0  |    8 |     2 |    no |
|   207 | exame_i/circuit_0/U0/matrix_reg[55][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[55][7]_i_1_n_0  |    8 |     4 |    no |
|   208 | exame_i/circuit_0/U0/matrix_reg[56][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[56][7]_i_1_n_0  |    8 |     2 |    no |
|   209 | exame_i/circuit_0/U0/matrix_reg[57][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[57][7]_i_1_n_0  |    8 |     3 |    no |
|   210 | exame_i/circuit_0/U0/matrix_reg[58][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[58][7]_i_1_n_0  |    8 |     4 |    no |
|   211 | exame_i/circuit_0/U0/matrix_reg[59][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[59][7]_i_1_n_0  |    8 |     5 |    no |
|   212 | exame_i/circuit_0/U0/matrix_reg[5][7]_i_1   | exame_i/circuit_0/U0/matrix_reg[5][7]_i_1_n_0   |    8 |     2 |    no |
|   213 | exame_i/circuit_0/U0/matrix_reg[60][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[60][7]_i_1_n_0  |    8 |     2 |    no |
|   214 | exame_i/circuit_0/U0/matrix_reg[61][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[61][7]_i_1_n_0  |    8 |     3 |    no |
|   215 | exame_i/circuit_0/U0/matrix_reg[62][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[62][7]_i_1_n_0  |    8 |     4 |    no |
|   216 | exame_i/circuit_0/U0/matrix_reg[63][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[63][7]_i_1_n_0  |    8 |     8 |    no |
|   217 | exame_i/circuit_0/U0/matrix_reg[64][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[64][7]_i_1_n_0  |    8 |     2 |    no |
|   218 | exame_i/circuit_0/U0/matrix_reg[65][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[65][7]_i_1_n_0  |    8 |     2 |    no |
|   219 | exame_i/circuit_0/U0/matrix_reg[66][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[66][7]_i_1_n_0  |    8 |     2 |    no |
|   220 | exame_i/circuit_0/U0/matrix_reg[67][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[67][7]_i_1_n_0  |    8 |     2 |    no |
|   221 | exame_i/circuit_0/U0/matrix_reg[68][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[68][7]_i_1_n_0  |    8 |     2 |    no |
|   222 | exame_i/circuit_0/U0/matrix_reg[69][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[69][7]_i_1_n_0  |    8 |     2 |    no |
|   223 | exame_i/circuit_0/U0/matrix_reg[6][7]_i_1   | exame_i/circuit_0/U0/matrix_reg[6][7]_i_1_n_0   |    8 |     4 |    no |
|   224 | exame_i/circuit_0/U0/matrix_reg[70][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[70][7]_i_1_n_0  |    8 |     4 |    no |
|   225 | exame_i/circuit_0/U0/matrix_reg[71][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[71][7]_i_1_n_0  |    8 |     3 |    no |
|   226 | exame_i/circuit_0/U0/matrix_reg[72][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[72][7]_i_1_n_0  |    8 |     2 |    no |
|   227 | exame_i/circuit_0/U0/matrix_reg[73][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[73][7]_i_1_n_0  |    8 |     2 |    no |
|   228 | exame_i/circuit_0/U0/matrix_reg[74][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[74][7]_i_1_n_0  |    8 |     4 |    no |
|   229 | exame_i/circuit_0/U0/matrix_reg[75][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[75][7]_i_1_n_0  |    8 |     2 |    no |
|   230 | exame_i/circuit_0/U0/matrix_reg[76][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[76][7]_i_1_n_0  |    8 |     5 |    no |
|   231 | exame_i/circuit_0/U0/matrix_reg[77][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[77][7]_i_1_n_0  |    8 |     6 |    no |
|   232 | exame_i/circuit_0/U0/matrix_reg[78][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[78][7]_i_1_n_0  |    8 |     2 |    no |
|   233 | exame_i/circuit_0/U0/matrix_reg[79][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[79][7]_i_1_n_0  |    8 |     6 |    no |
|   234 | exame_i/circuit_0/U0/matrix_reg[7][7]_i_1   | exame_i/circuit_0/U0/matrix_reg[7][7]_i_1_n_0   |    8 |     5 |    no |
|   235 | exame_i/circuit_0/U0/matrix_reg[80][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[80][7]_i_1_n_0  |    8 |     2 |    no |
|   236 | exame_i/circuit_0/U0/matrix_reg[81][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[81][7]_i_1_n_0  |    8 |     2 |    no |
|   237 | exame_i/circuit_0/U0/matrix_reg[82][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[82][7]_i_1_n_0  |    8 |     3 |    no |
|   238 | exame_i/circuit_0/U0/matrix_reg[83][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[83][7]_i_1_n_0  |    8 |     5 |    no |
|   239 | exame_i/circuit_0/U0/matrix_reg[84][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[84][7]_i_1_n_0  |    8 |     4 |    no |
|   240 | exame_i/circuit_0/U0/matrix_reg[85][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[85][7]_i_1_n_0  |    8 |     3 |    no |
|   241 | exame_i/circuit_0/U0/matrix_reg[86][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[86][7]_i_1_n_0  |    8 |     2 |    no |
|   242 | exame_i/circuit_0/U0/matrix_reg[87][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[87][7]_i_1_n_0  |    8 |     2 |    no |
|   243 | exame_i/circuit_0/U0/matrix_reg[88][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[88][7]_i_1_n_0  |    8 |     4 |    no |
|   244 | exame_i/circuit_0/U0/matrix_reg[89][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[89][7]_i_1_n_0  |    8 |     4 |    no |
|   245 | exame_i/circuit_0/U0/matrix_reg[8][7]_i_1   | exame_i/circuit_0/U0/matrix_reg[8][7]_i_1_n_0   |    8 |     5 |    no |
|   246 | exame_i/circuit_0/U0/matrix_reg[90][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[90][7]_i_1_n_0  |    8 |     2 |    no |
|   247 | exame_i/circuit_0/U0/matrix_reg[91][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[91][7]_i_1_n_0  |    8 |     5 |    no |
|   248 | exame_i/circuit_0/U0/matrix_reg[92][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[92][7]_i_1_n_0  |    8 |     2 |    no |
|   249 | exame_i/circuit_0/U0/matrix_reg[93][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[93][7]_i_1_n_0  |    8 |     7 |    no |
|   250 | exame_i/circuit_0/U0/matrix_reg[94][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[94][7]_i_1_n_0  |    8 |     5 |    no |
|   251 | exame_i/circuit_0/U0/matrix_reg[95][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[95][7]_i_1_n_0  |    8 |     6 |    no |
|   252 | exame_i/circuit_0/U0/matrix_reg[96][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[96][7]_i_1_n_0  |    8 |     3 |    no |
|   253 | exame_i/circuit_0/U0/matrix_reg[97][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[97][7]_i_1_n_0  |    8 |     4 |    no |
|   254 | exame_i/circuit_0/U0/matrix_reg[98][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[98][7]_i_1_n_0  |    8 |     4 |    no |
|   255 | exame_i/circuit_0/U0/matrix_reg[99][7]_i_1  | exame_i/circuit_0/U0/matrix_reg[99][7]_i_1_n_0  |    8 |     8 |    no |
|   256 | exame_i/circuit_0/U0/matrix_reg[9][7]_i_1   | exame_i/circuit_0/U0/matrix_reg[9][7]_i_1_n_0   |    8 |     7 |    no |
|   257 | exame_i/circuit_0/U0/C_S_reg                | exame_i/circuit_0/U0/seg[0]                     |  111 |    66 |    no |
+-------+---------------------------------------------+-------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  548 | 15200 |    0 |  2600 |    1 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1562 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X1Y21 |   no  |         0 |        0 |       0 |         2 |       0 |       0 |  52 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells exame_i/circuit_0/led_reg[15]_i_1]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/C_S" driven by instance "exame_i/circuit_0/led_reg[15]_i_1" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/C_S}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/C_S}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/C_S"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/C_S}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[0][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[0][7]_i_1" located at site "SLICE_X76Y93"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[0][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[0][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[0][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[0][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[100][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[100][7]_i_1" located at site "SLICE_X83Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[100][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[100][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[100][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[100][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[101][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[101][7]_i_1" located at site "SLICE_X83Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[101][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[101][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[101][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[101][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[102][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[102][7]_i_1" located at site "SLICE_X85Y114"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[102][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[102][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[102][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[102][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[103][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[103][7]_i_1" located at site "SLICE_X84Y111"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[103][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[103][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[103][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[103][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[104][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[104][7]_i_1" located at site "SLICE_X84Y112"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[104][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[104][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[104][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[104][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[105][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[105][7]_i_1" located at site "SLICE_X78Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[105][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[105][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[105][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[105][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[106][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[106][7]_i_1" located at site "SLICE_X85Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[106][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[106][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[106][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[106][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[107][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[107][7]_i_1" located at site "SLICE_X84Y111"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[107][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[107][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[107][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[107][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[108][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[108][7]_i_1" located at site "SLICE_X82Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[108][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[108][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[108][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[108][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[109][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[109][7]_i_1" located at site "SLICE_X85Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[109][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[109][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[109][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[109][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[10][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[10][7]_i_1" located at site "SLICE_X78Y95"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[10][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[10][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[10][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[10][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[110][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[110][7]_i_1" located at site "SLICE_X85Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[110][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[110][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[110][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[110][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[111][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[111][7]_i_1" located at site "SLICE_X84Y111"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[111][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[111][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[111][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[111][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[112][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[112][7]_i_1" located at site "SLICE_X80Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[112][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[112][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[112][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[112][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[113][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[113][7]_i_1" located at site "SLICE_X80Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[113][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[113][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[113][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[113][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[114][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[114][7]_i_1" located at site "SLICE_X80Y115"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[114][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[114][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[114][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[114][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[115][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[115][7]_i_1" located at site "SLICE_X84Y114"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[115][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[115][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[115][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[115][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[116][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[116][7]_i_1" located at site "SLICE_X76Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[116][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[116][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[116][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[116][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[117][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[117][7]_i_1" located at site "SLICE_X85Y114"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[117][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[117][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[117][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[117][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[118][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[118][7]_i_1" located at site "SLICE_X85Y114"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[118][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[118][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[118][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[118][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[119][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[119][7]_i_1" located at site "SLICE_X74Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[119][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[119][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[119][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[119][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[11][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[11][7]_i_1" located at site "SLICE_X72Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[11][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[11][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[11][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[11][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[120][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[120][7]_i_1" located at site "SLICE_X84Y115"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[120][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[120][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[120][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[120][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[121][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[121][7]_i_1" located at site "SLICE_X74Y116"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[121][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[121][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[121][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[121][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[122][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[122][7]_i_1" located at site "SLICE_X80Y115"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[122][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[122][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[122][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[122][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[123][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[123][7]_i_1" located at site "SLICE_X74Y114"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[123][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[123][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[123][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[123][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[124][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[124][7]_i_1" located at site "SLICE_X85Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[124][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[124][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[124][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[124][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[125][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[125][7]_i_1" located at site "SLICE_X75Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[125][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[125][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[125][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[125][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[126][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[126][7]_i_1" located at site "SLICE_X80Y115"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[126][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[126][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[126][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[126][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[127][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[127][7]_i_1" located at site "SLICE_X81Y116"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[127][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[127][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[127][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[127][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[128][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[128][7]_i_1" located at site "SLICE_X84Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[128][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[128][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[128][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[128][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[129][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[129][7]_i_1" located at site "SLICE_X83Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[129][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[129][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[129][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[129][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[12][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[12][7]_i_1" located at site "SLICE_X74Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[12][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[12][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[12][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[12][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[130][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[130][7]_i_1" located at site "SLICE_X83Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[130][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[130][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[130][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[130][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[131][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[131][7]_i_1" located at site "SLICE_X82Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[131][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[131][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[131][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[131][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[132][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[132][7]_i_1" located at site "SLICE_X79Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[132][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[132][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[132][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[132][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[133][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[133][7]_i_1" located at site "SLICE_X82Y103"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[133][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[133][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[133][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[133][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[134][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[134][7]_i_1" located at site "SLICE_X80Y103"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[134][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[134][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[134][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[134][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[135][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[135][7]_i_1" located at site "SLICE_X85Y101"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[135][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[135][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[135][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[135][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[136][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[136][7]_i_1" located at site "SLICE_X84Y105"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[136][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[136][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[136][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[136][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[137][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[137][7]_i_1" located at site "SLICE_X77Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[137][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[137][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[137][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[137][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[138][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[138][7]_i_1" located at site "SLICE_X82Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[138][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[138][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[138][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[138][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[139][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[139][7]_i_1" located at site "SLICE_X85Y103"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[139][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[139][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[139][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[139][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[13][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[13][7]_i_1" located at site "SLICE_X77Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[13][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[13][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[13][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[13][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[140][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[140][7]_i_1" located at site "SLICE_X82Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[140][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[140][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[140][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[140][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[141][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[141][7]_i_1" located at site "SLICE_X86Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[141][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[141][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[141][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[141][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[142][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[142][7]_i_1" located at site "SLICE_X85Y101"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[142][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[142][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[142][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[142][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[143][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[143][7]_i_1" located at site "SLICE_X83Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[143][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[143][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[143][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[143][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[144][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[144][7]_i_1" located at site "SLICE_X70Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[144][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[144][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[144][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[144][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[145][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[145][7]_i_1" located at site "SLICE_X68Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[145][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[145][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[145][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[145][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[146][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[146][7]_i_1" located at site "SLICE_X67Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[146][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[146][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[146][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[146][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[147][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[147][7]_i_1" located at site "SLICE_X70Y101"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[147][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[147][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[147][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[147][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[148][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[148][7]_i_1" located at site "SLICE_X67Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[148][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[148][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[148][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[148][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[149][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[149][7]_i_1" located at site "SLICE_X67Y106"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[149][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[149][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[149][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[149][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[14][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[14][7]_i_1" located at site "SLICE_X79Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[14][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[14][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[14][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[14][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[150][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[150][7]_i_1" located at site "SLICE_X70Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[150][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[150][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[150][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[150][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[151][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[151][7]_i_1" located at site "SLICE_X73Y103"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[151][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[151][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[151][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[151][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[152][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[152][7]_i_1" located at site "SLICE_X65Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[152][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[152][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[152][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[152][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[153][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[153][7]_i_1" located at site "SLICE_X66Y105"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[153][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[153][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[153][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[153][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[154][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[154][7]_i_1" located at site "SLICE_X70Y103"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[154][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[154][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[154][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[154][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[155][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[155][7]_i_1" located at site "SLICE_X70Y101"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[155][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[155][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[155][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[155][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[156][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[156][7]_i_1" located at site "SLICE_X75Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[156][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[156][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[156][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[156][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[157][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[157][7]_i_1" located at site "SLICE_X71Y101"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[157][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[157][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[157][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[157][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[158][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[158][7]_i_1" located at site "SLICE_X71Y101"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[158][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[158][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[158][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[158][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[159][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[159][7]_i_1" located at site "SLICE_X69Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[159][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[159][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[159][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[159][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[15][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[15][7]_i_1" located at site "SLICE_X76Y93"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[15][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[15][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[15][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[15][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[160][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[160][7]_i_1" located at site "SLICE_X81Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[160][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[160][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[160][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[160][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[161][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[161][7]_i_1" located at site "SLICE_X79Y101"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[161][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[161][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[161][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[161][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[162][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[162][7]_i_1" located at site "SLICE_X78Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[162][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[162][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[162][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[162][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[163][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[163][7]_i_1" located at site "SLICE_X79Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[163][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[163][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[163][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[163][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[164][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[164][7]_i_1" located at site "SLICE_X80Y103"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[164][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[164][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[164][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[164][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[165][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[165][7]_i_1" located at site "SLICE_X77Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[165][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[165][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[165][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[165][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[166][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[166][7]_i_1" located at site "SLICE_X75Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[166][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[166][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[166][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[166][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[167][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[167][7]_i_1" located at site "SLICE_X80Y103"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[167][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[167][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[167][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[167][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[168][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[168][7]_i_1" located at site "SLICE_X79Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[168][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[168][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[168][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[168][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[169][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[169][7]_i_1" located at site "SLICE_X77Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[169][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[169][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[169][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[169][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[16][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[16][7]_i_1" located at site "SLICE_X71Y98"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[16][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[16][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[16][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[16][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[170][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[170][7]_i_1" located at site "SLICE_X76Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[170][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[170][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[170][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[170][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[171][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[171][7]_i_1" located at site "SLICE_X76Y106"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[171][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[171][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[171][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[171][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[172][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[172][7]_i_1" located at site "SLICE_X75Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[172][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[172][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[172][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[172][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[173][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[173][7]_i_1" located at site "SLICE_X77Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[173][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[173][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[173][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[173][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[174][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[174][7]_i_1" located at site "SLICE_X79Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[174][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[174][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[174][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[174][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[175][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[175][7]_i_1" located at site "SLICE_X70Y105"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[175][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[175][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[175][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[175][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[176][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[176][7]_i_1" located at site "SLICE_X62Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[176][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[176][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[176][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[176][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[177][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[177][7]_i_1" located at site "SLICE_X70Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[177][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[177][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[177][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[177][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[178][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[178][7]_i_1" located at site "SLICE_X68Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[178][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[178][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[178][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[178][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[179][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[179][7]_i_1" located at site "SLICE_X68Y106"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[179][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[179][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[179][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[179][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[17][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[17][7]_i_1" located at site "SLICE_X66Y95"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[17][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[17][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[17][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[17][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[180][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[180][7]_i_1" located at site "SLICE_X67Y106"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[180][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[180][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[180][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[180][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[181][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[181][7]_i_1" located at site "SLICE_X67Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[181][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[181][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[181][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[181][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[182][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[182][7]_i_1" located at site "SLICE_X64Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[182][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[182][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[182][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[182][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[183][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[183][7]_i_1" located at site "SLICE_X73Y116"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[183][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[183][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[183][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[183][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[184][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[184][7]_i_1" located at site "SLICE_X66Y105"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[184][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[184][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[184][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[184][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[185][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[185][7]_i_1" located at site "SLICE_X63Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[185][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[185][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[185][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[185][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[186][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[186][7]_i_1" located at site "SLICE_X63Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[186][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[186][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[186][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[186][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[187][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[187][7]_i_1" located at site "SLICE_X70Y107"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[187][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[187][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[187][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[187][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[188][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[188][7]_i_1" located at site "SLICE_X64Y106"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[188][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[188][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[188][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[188][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[189][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[189][7]_i_1" located at site "SLICE_X67Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[189][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[189][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[189][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[189][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[18][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[18][7]_i_1" located at site "SLICE_X70Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[18][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[18][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[18][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[18][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[190][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[190][7]_i_1" located at site "SLICE_X65Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[190][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[190][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[190][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[190][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[191][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[191][7]_i_1" located at site "SLICE_X67Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[191][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[191][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[191][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[191][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[192][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[192][7]_i_1" located at site "SLICE_X64Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[192][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[192][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[192][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[192][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[193][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[193][7]_i_1" located at site "SLICE_X64Y111"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[193][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[193][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[193][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[193][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[194][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[194][7]_i_1" located at site "SLICE_X62Y113"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[194][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[194][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[194][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[194][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[195][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[195][7]_i_1" located at site "SLICE_X68Y107"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[195][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[195][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[195][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[195][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[196][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[196][7]_i_1" located at site "SLICE_X63Y112"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[196][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[196][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[196][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[196][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[197][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[197][7]_i_1" located at site "SLICE_X63Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[197][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[197][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[197][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[197][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[198][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[198][7]_i_1" located at site "SLICE_X65Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[198][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[198][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[198][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[198][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[199][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[199][7]_i_1" located at site "SLICE_X65Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[199][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[199][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[199][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[199][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[19][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[19][7]_i_1" located at site "SLICE_X69Y94"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[19][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[19][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[19][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[19][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[1][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[1][7]_i_1" located at site "SLICE_X74Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[1][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[1][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[1][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[1][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[200][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[200][7]_i_1" located at site "SLICE_X66Y111"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[200][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[200][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[200][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[200][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[201][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[201][7]_i_1" located at site "SLICE_X71Y106"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[201][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[201][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[201][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[201][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[202][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[202][7]_i_1" located at site "SLICE_X64Y105"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[202][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[202][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[202][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[202][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[203][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[203][7]_i_1" located at site "SLICE_X66Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[203][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[203][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[203][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[203][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[204][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[204][7]_i_1" located at site "SLICE_X64Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[204][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[204][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[204][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[204][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[205][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[205][7]_i_1" located at site "SLICE_X63Y112"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[205][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[205][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[205][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[205][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[206][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[206][7]_i_1" located at site "SLICE_X67Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[206][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[206][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[206][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[206][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[207][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[207][7]_i_1" located at site "SLICE_X67Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[207][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[207][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[207][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[207][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[208][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[208][7]_i_1" located at site "SLICE_X68Y107"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[208][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[208][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[208][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[208][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[209][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[209][7]_i_1" located at site "SLICE_X66Y118"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[209][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[209][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[209][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[209][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[20][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[20][7]_i_1" located at site "SLICE_X67Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[20][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[20][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[20][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[20][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[210][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[210][7]_i_1" located at site "SLICE_X71Y115"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[210][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[210][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[210][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[210][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[211][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[211][7]_i_1" located at site "SLICE_X62Y113"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[211][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[211][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[211][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[211][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[212][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[212][7]_i_1" located at site "SLICE_X65Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[212][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[212][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[212][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[212][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[213][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[213][7]_i_1" located at site "SLICE_X63Y112"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[213][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[213][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[213][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[213][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[214][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[214][7]_i_1" located at site "SLICE_X70Y115"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[214][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[214][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[214][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[214][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[215][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[215][7]_i_1" located at site "SLICE_X68Y118"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[215][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[215][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[215][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[215][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[216][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[216][7]_i_1" located at site "SLICE_X66Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[216][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[216][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[216][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[216][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[217][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[217][7]_i_1" located at site "SLICE_X67Y118"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[217][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[217][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[217][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[217][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[218][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[218][7]_i_1" located at site "SLICE_X67Y118"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[218][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[218][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[218][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[218][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[219][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[219][7]_i_1" located at site "SLICE_X70Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[219][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[219][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[219][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[219][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[21][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[21][7]_i_1" located at site "SLICE_X68Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[21][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[21][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[21][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[21][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[220][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[220][7]_i_1" located at site "SLICE_X64Y118"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[220][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[220][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[220][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[220][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[221][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[221][7]_i_1" located at site "SLICE_X70Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[221][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[221][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[221][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[221][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[222][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[222][7]_i_1" located at site "SLICE_X66Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[222][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[222][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[222][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[222][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[223][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[223][7]_i_1" located at site "SLICE_X71Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[223][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[223][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[223][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[223][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[224][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[224][7]_i_1" located at site "SLICE_X62Y113"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[224][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[224][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[224][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[224][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[225][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[225][7]_i_1" located at site "SLICE_X66Y115"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[225][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[225][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[225][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[225][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[226][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[226][7]_i_1" located at site "SLICE_X74Y114"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[226][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[226][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[226][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[226][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[227][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[227][7]_i_1" located at site "SLICE_X68Y112"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[227][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[227][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[227][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[227][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[228][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[228][7]_i_1" located at site "SLICE_X66Y111"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[228][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[228][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[228][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[228][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[229][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[229][7]_i_1" located at site "SLICE_X67Y107"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[229][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[229][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[229][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[229][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[22][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[22][7]_i_1" located at site "SLICE_X69Y94"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[22][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[22][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[22][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[22][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[230][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[230][7]_i_1" located at site "SLICE_X67Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[230][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[230][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[230][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[230][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[231][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[231][7]_i_1" located at site "SLICE_X68Y116"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[231][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[231][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[231][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[231][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[232][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[232][7]_i_1" located at site "SLICE_X66Y111"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[232][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[232][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[232][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[232][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[233][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[233][7]_i_1" located at site "SLICE_X74Y116"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[233][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[233][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[233][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[233][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[234][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[234][7]_i_1" located at site "SLICE_X67Y113"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[234][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[234][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[234][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[234][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[235][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[235][7]_i_1" located at site "SLICE_X68Y115"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[235][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[235][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[235][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[235][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[236][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[236][7]_i_1" located at site "SLICE_X67Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[236][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[236][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[236][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[236][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[237][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[237][7]_i_1" located at site "SLICE_X70Y115"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[237][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[237][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[237][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[237][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[238][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[238][7]_i_1" located at site "SLICE_X71Y115"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[238][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[238][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[238][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[238][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[239][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[239][7]_i_1" located at site "SLICE_X70Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[239][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[239][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[239][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[239][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[23][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[23][7]_i_1" located at site "SLICE_X66Y97"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[23][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[23][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[23][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[23][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[240][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[240][7]_i_1" located at site "SLICE_X72Y118"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[240][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[240][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[240][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[240][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[241][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[241][7]_i_1" located at site "SLICE_X72Y118"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[241][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[241][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[241][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[241][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[242][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[242][7]_i_1" located at site "SLICE_X70Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[242][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[242][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[242][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[242][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[243][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[243][7]_i_1" located at site "SLICE_X73Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[243][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[243][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[243][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[243][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[244][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[244][7]_i_1" located at site "SLICE_X73Y111"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[244][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[244][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[244][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[244][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[245][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[245][7]_i_1" located at site "SLICE_X74Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[245][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[245][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[245][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[245][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[246][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[246][7]_i_1" located at site "SLICE_X73Y116"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[246][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[246][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[246][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[246][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[247][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[247][7]_i_1" located at site "SLICE_X76Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[247][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[247][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[247][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[247][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[248][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[248][7]_i_1" located at site "SLICE_X70Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[248][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[248][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[248][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[248][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[249][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[249][7]_i_1" located at site "SLICE_X74Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[249][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[249][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[249][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[249][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[24][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[24][7]_i_1" located at site "SLICE_X70Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[24][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[24][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[24][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[24][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[250][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[250][7]_i_1" located at site "SLICE_X72Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[250][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[250][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[250][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[250][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[251][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[251][7]_i_1" located at site "SLICE_X73Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[251][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[251][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[251][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[251][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[252][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[252][7]_i_1" located at site "SLICE_X75Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[252][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[252][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[252][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[252][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[253][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[253][7]_i_1" located at site "SLICE_X75Y117"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[253][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[253][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[253][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[253][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[254][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[254][7]_i_1" located at site "SLICE_X74Y116"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[254][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[254][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[254][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[254][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[255][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[255][7]_i_1" located at site "SLICE_X78Y115"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[255][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[255][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[255][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[255][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[25][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[25][7]_i_1" located at site "SLICE_X69Y97"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[25][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[25][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[25][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[25][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[26][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[26][7]_i_1" located at site "SLICE_X69Y94"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[26][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[26][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[26][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[26][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[27][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[27][7]_i_1" located at site "SLICE_X70Y98"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[27][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[27][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[27][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[27][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[28][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[28][7]_i_1" located at site "SLICE_X70Y98"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[28][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[28][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[28][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[28][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[29][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[29][7]_i_1" located at site "SLICE_X73Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[29][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[29][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[29][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[29][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[2][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[2][7]_i_1" located at site "SLICE_X74Y94"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[2][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[2][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[2][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[2][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[30][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[30][7]_i_1" located at site "SLICE_X69Y101"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[30][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[30][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[30][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[30][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[31][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[31][7]_i_1" located at site "SLICE_X70Y96"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[31][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[31][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[31][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[31][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[32][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[32][7]_i_1" located at site "SLICE_X74Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[32][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[32][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[32][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[32][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[33][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[33][7]_i_1" located at site "SLICE_X78Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[33][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[33][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[33][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[33][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[34][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[34][7]_i_1" located at site "SLICE_X78Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[34][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[34][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[34][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[34][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[35][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[35][7]_i_1" located at site "SLICE_X82Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[35][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[35][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[35][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[35][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[36][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[36][7]_i_1" located at site "SLICE_X78Y97"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[36][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[36][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[36][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[36][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[37][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[37][7]_i_1" located at site "SLICE_X79Y101"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[37][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[37][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[37][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[37][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[38][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[38][7]_i_1" located at site "SLICE_X78Y97"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[38][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[38][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[38][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[38][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[39][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[39][7]_i_1" located at site "SLICE_X79Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[39][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[39][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[39][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[39][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[3][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[3][7]_i_1" located at site "SLICE_X74Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[3][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[3][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[3][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[3][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[40][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[40][7]_i_1" located at site "SLICE_X71Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[40][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[40][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[40][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[40][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[41][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[41][7]_i_1" located at site "SLICE_X77Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[41][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[41][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[41][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[41][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[42][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[42][7]_i_1" located at site "SLICE_X80Y98"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[42][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[42][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[42][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[42][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[43][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[43][7]_i_1" located at site "SLICE_X72Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[43][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[43][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[43][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[43][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[44][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[44][7]_i_1" located at site "SLICE_X80Y98"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[44][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[44][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[44][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[44][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[45][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[45][7]_i_1" located at site "SLICE_X77Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[45][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[45][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[45][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[45][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[46][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[46][7]_i_1" located at site "SLICE_X79Y98"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[46][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[46][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[46][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[46][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[47][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[47][7]_i_1" located at site "SLICE_X73Y98"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[47][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[47][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[47][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[47][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[48][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[48][7]_i_1" located at site "SLICE_X70Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[48][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[48][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[48][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[48][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[49][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[49][7]_i_1" located at site "SLICE_X68Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[49][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[49][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[49][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[49][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[4][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[4][7]_i_1" located at site "SLICE_X72Y93"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[4][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[4][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[4][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[4][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[50][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[50][7]_i_1" located at site "SLICE_X64Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[50][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[50][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[50][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[50][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[51][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[51][7]_i_1" located at site "SLICE_X70Y98"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[51][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[51][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[51][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[51][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[52][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[52][7]_i_1" located at site "SLICE_X64Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[52][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[52][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[52][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[52][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[53][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[53][7]_i_1" located at site "SLICE_X69Y97"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[53][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[53][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[53][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[53][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[54][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[54][7]_i_1" located at site "SLICE_X64Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[54][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[54][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[54][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[54][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[55][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[55][7]_i_1" located at site "SLICE_X71Y98"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[55][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[55][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[55][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[55][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[56][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[56][7]_i_1" located at site "SLICE_X65Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[56][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[56][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[56][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[56][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[57][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[57][7]_i_1" located at site "SLICE_X70Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[57][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[57][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[57][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[57][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[58][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[58][7]_i_1" located at site "SLICE_X67Y107"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[58][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[58][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[58][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[58][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[59][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[59][7]_i_1" located at site "SLICE_X63Y102"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[59][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[59][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[59][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[59][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[5][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[5][7]_i_1" located at site "SLICE_X76Y93"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[5][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[5][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[5][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[5][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[60][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[60][7]_i_1" located at site "SLICE_X65Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[60][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[60][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[60][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[60][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[61][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[61][7]_i_1" located at site "SLICE_X70Y98"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[61][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[61][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[61][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[61][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[62][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[62][7]_i_1" located at site "SLICE_X73Y98"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[62][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[62][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[62][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[62][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[63][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[63][7]_i_1" located at site "SLICE_X69Y100"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[63][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[63][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[63][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[63][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[64][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[64][7]_i_1" located at site "SLICE_X78Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[64][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[64][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[64][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[64][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[65][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[65][7]_i_1" located at site "SLICE_X78Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[65][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[65][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[65][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[65][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[66][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[66][7]_i_1" located at site "SLICE_X80Y112"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[66][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[66][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[66][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[66][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[67][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[67][7]_i_1" located at site "SLICE_X81Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[67][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[67][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[67][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[67][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[68][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[68][7]_i_1" located at site "SLICE_X83Y112"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[68][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[68][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[68][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[68][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[69][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[69][7]_i_1" located at site "SLICE_X78Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[69][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[69][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[69][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[69][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[6][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[6][7]_i_1" located at site "SLICE_X75Y95"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[6][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[6][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[6][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[6][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[70][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[70][7]_i_1" located at site "SLICE_X76Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[70][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[70][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[70][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[70][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[71][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[71][7]_i_1" located at site "SLICE_X77Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[71][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[71][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[71][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[71][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[72][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[72][7]_i_1" located at site "SLICE_X84Y105"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[72][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[72][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[72][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[72][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[73][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[73][7]_i_1" located at site "SLICE_X79Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[73][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[73][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[73][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[73][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[74][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[74][7]_i_1" located at site "SLICE_X72Y107"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[74][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[74][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[74][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[74][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[75][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[75][7]_i_1" located at site "SLICE_X72Y107"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[75][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[75][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[75][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[75][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[76][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[76][7]_i_1" located at site "SLICE_X66Y111"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[76][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[76][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[76][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[76][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[77][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[77][7]_i_1" located at site "SLICE_X78Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[77][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[77][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[77][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[77][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[78][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[78][7]_i_1" located at site "SLICE_X79Y107"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[78][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[78][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[78][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[78][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[79][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[79][7]_i_1" located at site "SLICE_X76Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[79][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[79][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[79][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[79][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[7][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[7][7]_i_1" located at site "SLICE_X79Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[7][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[7][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[7][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[7][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[80][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[80][7]_i_1" located at site "SLICE_X70Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[80][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[80][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[80][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[80][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[81][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[81][7]_i_1" located at site "SLICE_X70Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[81][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[81][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[81][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[81][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[82][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[82][7]_i_1" located at site "SLICE_X70Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[82][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[82][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[82][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[82][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[83][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[83][7]_i_1" located at site "SLICE_X72Y107"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[83][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[83][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[83][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[83][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[84][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[84][7]_i_1" located at site "SLICE_X70Y104"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[84][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[84][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[84][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[84][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[85][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[85][7]_i_1" located at site "SLICE_X72Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[85][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[85][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[85][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[85][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[86][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[86][7]_i_1" located at site "SLICE_X71Y111"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[86][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[86][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[86][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[86][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[87][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[87][7]_i_1" located at site "SLICE_X76Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[87][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[87][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[87][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[87][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[88][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[88][7]_i_1" located at site "SLICE_X71Y106"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[88][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[88][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[88][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[88][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[89][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[89][7]_i_1" located at site "SLICE_X77Y109"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[89][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[89][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[89][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[89][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[8][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[8][7]_i_1" located at site "SLICE_X79Y98"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[8][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[8][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[8][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[8][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[90][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[90][7]_i_1" located at site "SLICE_X73Y110"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[90][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[90][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[90][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[90][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[91][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[91][7]_i_1" located at site "SLICE_X73Y111"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[91][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[91][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[91][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[91][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[92][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[92][7]_i_1" located at site "SLICE_X73Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[92][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[92][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[92][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[92][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[93][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[93][7]_i_1" located at site "SLICE_X71Y107"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[93][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[93][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[93][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[93][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[94][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[94][7]_i_1" located at site "SLICE_X70Y107"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[94][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[94][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[94][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[94][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[95][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[95][7]_i_1" located at site "SLICE_X74Y114"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[95][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[95][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[95][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[95][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[96][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[96][7]_i_1" located at site "SLICE_X83Y112"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[96][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[96][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[96][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[96][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[97][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[97][7]_i_1" located at site "SLICE_X83Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[97][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[97][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[97][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[97][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[98][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[98][7]_i_1" located at site "SLICE_X85Y111"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[98][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[98][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[98][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[98][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[99][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[99][7]_i_1" located at site "SLICE_X81Y108"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[99][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[99][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[99][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[99][7]_i_1_n_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "exame_i/circuit_0/U0/matrix_reg[9][7]_i_1_n_0" driven by instance "exame_i/circuit_0/U0/matrix_reg[9][7]_i_1" located at site "SLICE_X71Y99"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/matrix_reg[9][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/matrix_reg[9][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/matrix_reg[9][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/matrix_reg[9][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "exame_i/circuit_0/U0/seg[0]" driven by instance "exame_i/circuit_0/U0/C_S_reg" located at site "SLICE_X72Y87"
#startgroup
create_pblock {CLKAG_exame_i/circuit_0/U0/seg[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_exame_i/circuit_0/U0/seg[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=exame_i/circuit_0/led_reg[15]_i_1} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="exame_i/circuit_0/U0/seg[0]"}]]]
resize_pblock [get_pblocks {CLKAG_exame_i/circuit_0/U0/seg[0]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
