vendor_name = ModelSim
source_file = 1, /home/prajwal/Public/Acad/Pipeline/DUT.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/Stages/WriteBack.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/Stages/RegRead.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/Stages/MemAccess.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/Stages/Fetch.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/Stages/Execution.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/Stages/Decode.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/Stages/Controller.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/others/ROM.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/others/register16.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/others/reg_bank.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/others/RAM.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl
source_file = 1, /home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/others/ALU.vhd
source_file = 1, /home/prajwal/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/prajwal/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/prajwal/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/prajwal/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/prajwal/Public/Acad/Pipeline/db/DUT.cbx.xml
design_name = DUT
instance = comp, \clk~input , clk~input, DUT, 1
instance = comp, \reset~input , reset~input, DUT, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, DUT, 1
