PPA Report for sipo_register_top.v (Module: sipo_register_top)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 8
IO Count: 12
Cell Count: 33

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1006.04 MHz
Reg-to-Reg Critical Path Delay: 0.819 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
