
5. Printing statistics.

=== shift_register_group_18_16_1 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_1       16

=== shift_register_unit_18_1 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                          1

=== design hierarchy ===

   shift_register_group_18_16_1      1
     shift_register_unit_18_1       16

   Number of wires:                131
   Number of wire bits:           1491
   Number of public wires:         131
   Number of public wire bits:    1491
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $sdffe                         16

