0.6
2018.2
Jun 14 2018
20:41:02
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.sim/Single_Cycle_Top_SimSet/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/Single_Cycle_Top_SimSet/imports/new/Single_Cycle_Top_TB.v,1690891692,verilog,,,,Single_Cycle_Top_Testbench,,,../../../../Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/ALU.v,1690802316,verilog,,,,ALU,,,,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/ALU_Decoder.v,1690803330,verilog,,,,ALU_Decoder,,,,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Control_Unit_Top.v,1690809797,verilog,,,D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/ALU_Decoder.v;D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Main_Decoder.v,Control_Unit_Top,,,,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Data_Memory.v,1690462995,verilog,,,,Data_Memory,,,,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Instruction_Memory.v,1691494038,verilog,,,,Instruction_Memory,,,,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/MUX_2_by_1.v,1690803057,verilog,,,,MUX_2_by_1,,,,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Main_Decoder.v,1690633733,verilog,,,,Main_Decoder,,,,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/PC_Adder.v,1690977218,verilog,,,,PC_Adder,,,,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Program_Counter.v,1689766424,verilog,,,,Program_Counter,,,,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Register_File.v,1690374608,verilog,,,,Register_File,,,,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Sign_Extend.v,1690643727,verilog,,,,Sign_Extend,,,,,,,,
D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Single_Cycle_Top.v,1691078346,verilog,,D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/Single_Cycle_Top_SimSet/imports/new/Single_Cycle_Top_TB.v,D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Program_Counter.v;D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Instruction_Memory.v;D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Register_File.v;D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Sign_Extend.v;D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/ALU.v;D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Control_Unit_Top.v;D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Data_Memory.v;D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/PC_Adder.v;D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/MUX_2_by_1.v,Single_Cycle_Top,,,../../../../Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new,,,,,
