library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity PreCode2 is
		port	(	clk	:	in		std_logic;
					dig0	:	in		std_logic_vector(3 downto 0);
					dig1	:	in		std_logic_vector(3 downto 0);
					dig2	:	in		std_logic_vector(3 downto 0);
					set	:	in		std_logic;
					send	:	out	std_logic_vector(15 downto 0));
					
end PreCode2;

architecture Behavioral of PreCode2 is

	signal s_dig0	:	std_logic_vector := "0000";
	signal s_dig1	:	std_logic_vector := "0000";
	signal s_dig2	:	std_logic_vector := "0000";
	signal s_dig3	:	std_logic_vector := "0000";
	
	signal s_send	:	std_logic_vector := "0000000000000000";
begin

	comb_proc:	process(clk, dig0, dig1, dig2, dig3, set)
	
					 begin
							
						if(rising_edge(clk)) then
							if(set='0') then
								
								if(rising_edge(dig0='1')) then
									s_dig0 <= s_dig0+1;
								end if;
								
								if(rising_edge(dig1='1')) then
									s_dig1 <= s_dig1+1;
								end if;
								
								if(rising_edge(dig2='1')) then
									s_dig2 <= s_dig2+1;
								end if;
								
								if(rising_edge(dig3='1')) then
									s_dig3 <= s_dig3+1;
								end if;
							
						end if;
					
					 end process;
					
		s_send <= s_dig3 & s_dig3 & s_dig1 & s_dig0;
		
end Behavioral;
					
					
					
					