[{"DBLP title": "Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flops.", "DBLP authors": ["Myint Wai Phyu", "Kangkang Fu", "Wang Ling Goh", "Kiat Seng Yeo"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2029116", "OA papers": [{"PaperId": "https://openalex.org/W2039473024", "PaperTitle": "Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flops", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Myint Wai Phyu", "Kangkang Fu", "Wang Ling Goh", "Kiat Seng Yeo"]}]}, {"DBLP title": "Quasi-Static Voltage Scaling for Energy Minimization With Time Constraints.", "DBLP authors": ["Alexandru Andrei", "Petru Eles", "Olivera Jovanovic", "Marcus T. Schmitz", "Jens Ogniewski", "Zebo Peng"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2030199", "OA papers": [{"PaperId": "https://openalex.org/W2084309647", "PaperTitle": "Quasi-Static Voltage Scaling for Energy Minimization With Time Constraints", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Ericsson (Sweden)": 1.0, "Link\u00f6ping University": 3.0, "TU Dortmund University": 1.0, "Robert Bosch (Germany)": 1.0}, "Authors": ["A. H. Andrei", "Petru Eles", "O. Jovanovic", "Marcus T. Schmitz", "Jens Ogniewski", "Zebo Peng"]}]}, {"DBLP title": "SRAM Write-Ability Improvement With Transient Negative Bit-Line Voltage.", "DBLP authors": ["Saibal Mukhopadhyay", "Rahul M. Rao", "Jae-Joon Kim", "Ching-Te Chuang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2029114", "OA papers": [{"PaperId": "https://openalex.org/W1995329733", "PaperTitle": "SRAM Write-Ability Improvement With Transient Negative Bit-Line Voltage", "Year": 2011, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Georgia Institute of Technology": 1.0, "IBM Research - Thomas J. Watson Research Center": 2.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Saibal Mukhopadhyay", "Rahul Rao", "Jae-Joon Kim", "Ching-Te Chuang"]}]}, {"DBLP title": "Efficient Pattern Matching Algorithm for Memory Architecture.", "DBLP authors": ["Cheng-Hung Lin", "Shih-Chieh Chang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2028346", "OA papers": [{"PaperId": "https://openalex.org/W2048618031", "PaperTitle": "Efficient Pattern Matching Algorithm for Memory Architecture", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"National Taiwan Normal University": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Chih-Hung Lin", "Shih-Chieh Chang"]}]}, {"DBLP title": "A New Compact SD2 Positive Integer Triangular Array Division Circuit.", "DBLP authors": ["Marco D. Santambrogio", "Renato Stefanelli"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2030573", "OA papers": [{"PaperId": "https://openalex.org/W2070850581", "PaperTitle": "A New Compact SD2 Positive Integer Triangular Array Division Circuit", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Massachusetts Institute of Technology": 0.5, "Politecnico di Milano": 1.5}, "Authors": ["Marco D. Santambrogio", "Renato Stefanelli"]}]}, {"DBLP title": "High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications.", "DBLP authors": ["Jiun-Ping Wang", "Shiann-Rong Kuang", "Shish-Chang Liang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2032289", "OA papers": [{"PaperId": "https://openalex.org/W2087670726", "PaperTitle": "High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications", "Year": 2011, "CitationCount": 110, "EstimatedCitation": 110, "Affiliations": {"National Sun Yat-sen University": 3.0}, "Authors": ["Jiun-Ping Wang", "Shiann-Rong Kuang", "Shish-Chang Liang"]}]}, {"DBLP title": "A 470-\u00b5W 5-GHz Digitally Controlled Injection-Locked Multi-Modulus Frequency Divider With an In-Phase Dual-Input Injection Scheme.", "DBLP authors": ["Joonhee Lee", "Sunghyun Park", "SeongHwan Cho"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2030575", "OA papers": [{"PaperId": "https://openalex.org/W2007866856", "PaperTitle": "A 470-$\\mu{\\hbox {W}}$ 5-GHz Digitally Controlled Injection-Locked Multi-Modulus Frequency Divider With an In-Phase Dual-Input Injection Scheme", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Joonhee Lee", "Sung Hyun Park", "SeongHwan Cho"]}]}, {"DBLP title": "Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design.", "DBLP authors": ["Ian Kuon", "Jonathan Rose"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2031318", "OA papers": [{"PaperId": "https://openalex.org/W2007109372", "PaperTitle": "Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Ian Kuon", "John Rose"]}]}, {"DBLP title": "A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields.", "DBLP authors": ["Mehran Mozaffari Kermani", "Arash Reyhani-Masoleh"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2031651", "OA papers": [{"PaperId": "https://openalex.org/W2169957670", "PaperTitle": "A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields", "Year": 2011, "CitationCount": 79, "EstimatedCitation": 79, "Affiliations": {"Western University": 2.0}, "Authors": ["Mehran Mozaffari Kermani", "Arash Reyhani-Masoleh"]}]}, {"DBLP title": "Accurate Timing and Noise Analysis of Combinational and Sequential Logic Cells Using Current Source Modeling.", "DBLP authors": ["Shahin Nazarian", "Hanif Fatemi", "Massoud Pedram"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2024945", "OA papers": [{"PaperId": "https://openalex.org/W2053853976", "PaperTitle": "Accurate Timing and Noise Analysis of Combinational and Sequential Logic Cells Using Current Source Modeling", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Southern California": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["Soheil Nazarian", "H.M. Fatemi", "Massoud Pedram"]}]}, {"DBLP title": "Location Cache Design and Performance Analysis for Chip Multiprocessors.", "DBLP authors": ["Jason Nemeth", "Rui Min", "Wen-Ben Jone", "Yiming Hu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2028429", "OA papers": [{"PaperId": "https://openalex.org/W2089743560", "PaperTitle": "Location Cache Design and Performance Analysis for Chip Multiprocessors", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"L-3, Cincinnati, OH, USA": 1.0, "Ask.com, Edison, NJ, USA": 1.0, "University of Cincinnati": 2.0}, "Authors": ["Jeffrey A. Nemeth", "Rui Min", "Wen-Ben Jone", "Yiming Hu"]}]}, {"DBLP title": "A Novel Asynchronous Pixel for an Energy Harvesting CMOS Image Sensor.", "DBLP authors": ["Chao Shi", "Man Kay Law", "Amine Bermak"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2028570", "OA papers": [{"PaperId": "https://openalex.org/W2075120276", "PaperTitle": "A Novel Asynchronous Pixel for an Energy Harvesting CMOS Image Sensor", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Hong Kong University of Science and Technology": 3.0}, "Authors": ["Chao Shi", "Man-Kay Law", "Amine Bermak"]}]}, {"DBLP title": "CDelta IDDQ : Improving Current-Based Testing and Diagnosis Through Modified Test Pattern Generation.", "DBLP authors": ["Claude Thibeault", "Yassine Hariri"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2029113", "OA papers": [{"PaperId": "https://openalex.org/W1965558689", "PaperTitle": "${\\rm C}\\Delta{\\rm IDDQ}$: Improving Current-Based Testing and Diagnosis Through Modified Test Pattern Generation", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Electr. Eng. Dept., Ecole de Technol. Super., Montre\u0301al, QC, Canada": 2.0}, "Authors": ["Claude Thibeault", "Y. Hariri"]}]}, {"DBLP title": "Fixed-State Tests for Delay Faults in Scan Designs.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2030811", "OA papers": [{"PaperId": "https://openalex.org/W2026419843", "PaperTitle": "Fixed-State Tests for Delay Faults in Scan Designs", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Fast Computation of Discharge Current Upper Bounds for Clustered Power Gating.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2029276", "OA papers": [{"PaperId": "https://openalex.org/W2087748293", "PaperTitle": "Fast Computation of Discharge Current Upper Bounds for Clustered Power Gating", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnic University of Turin": 4.0, "University of Bologna": 1.0}, "Authors": ["A. Sathanur", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Multi-Threshold Voltage FinFET Sequential Circuits.", "DBLP authors": ["Sherif A. Tawfik", "Volkan Kursun"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2028028", "OA papers": [{"PaperId": "https://openalex.org/W1977413415", "PaperTitle": "Multi-Threshold Voltage FinFET Sequential Circuits", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Wisconsin\u2013Madison": 1.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["S.A. Tawfik", "Volkan Kursun"]}]}, {"DBLP title": "Channel Estimator and Aliasing Canceller for Equalizing and Decoding Non-Cyclic Prefixed Single-Carrier Block Transmission via MIMO-OFDM Modem.", "DBLP authors": ["Shau-Yu Cheng", "Chueh-An Tsai", "Terng-Yin Hsu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2031137", "OA papers": [{"PaperId": "https://openalex.org/W2040219680", "PaperTitle": "Channel Estimator and Aliasing Canceller for Equalizing and Decoding Non-Cyclic Prefixed Single-Carrier Block Transmission via MIMO-OFDM Modem", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Shau-Yu Cheng", "Chueh-An Tsai", "Terng-Yin Hsu"]}]}, {"DBLP title": "Reconfigurable SRAM Architecture With Spatial Voltage Scaling for Low Power Mobile Multimedia Applications.", "DBLP authors": ["Minki Cho", "Jason Schlessman", "Wayne H. Wolf", "Saibal Mukhopadhyay"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2031468", "OA papers": [{"PaperId": "https://openalex.org/W2033342648", "PaperTitle": "Reconfigurable SRAM Architecture With Spatial Voltage Scaling for Low Power Mobile Multimedia Applications", "Year": 2011, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {}, "Authors": ["Minki Cho", "Jason Schlessman", "Wayne Wolf", "Supratik Mukhopadhyay"]}]}, {"DBLP title": "A Low-Jitter ADPLL via a Suppressive Digital Filter and an Interpolation-Based Locking Scheme.", "DBLP authors": ["Hsuan-Jung Hsu", "Shi-Yu Huang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2030410", "OA papers": [{"PaperId": "https://openalex.org/W2014849399", "PaperTitle": "A Low-Jitter ADPLL via a Suppressive Digital Filter and an Interpolation-Based Locking Scheme", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Hsuan-Jung Hsu", "Shi-Yu Huang"]}]}, {"DBLP title": "A 1 GHz Equiripple Low-Pass Filter With a High-Speed Automatic Tuning Scheme.", "DBLP authors": ["Tien-Yu Lo", "Chung-Chih Hung"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2034527", "OA papers": [{"PaperId": "https://openalex.org/W2169613128", "PaperTitle": "A 1 GHz Equiripple Low-Pass Filter With a High-Speed Automatic Tuning Scheme", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"MediaTek (Taiwan)": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Tien-Yu Lo", "Chung-Chih Hung"]}]}, {"DBLP title": "Analytical Soft Error Models Accounting for Die-to-Die and Within-Die Variations in Sub-Threshold SRAM Cells.", "DBLP authors": ["Hassan Mostafa", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2033697", "OA papers": [{"PaperId": "https://openalex.org/W2151966987", "PaperTitle": "Analytical Soft Error Models Accounting for Die-to-Die and Within-Die Variations in Sub-Threshold SRAM Cells", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Mohamed Hassan", "Mohab Anis", "Mohamed I. Elmasry"]}]}, {"DBLP title": "Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM.", "DBLP authors": ["Anh-Tuan Do", "Zhi-Hui Kong", "Kiat Seng Yeo", "Jeremy Yung Shern Low"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2033110", "OA papers": [{"PaperId": "https://openalex.org/W2115811012", "PaperTitle": "Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Anh Do", "Zhi Hui Kong", "Kiat Seng Yeo", "Jeremy Yung Shern Low"]}]}, {"DBLP title": "Scheduling and Resource Binding Algorithm Considering Timing Variation.", "DBLP authors": ["Jongyoon Jung", "Taewhan Kim"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2031676", "OA papers": [{"PaperId": "https://openalex.org/W2101075828", "PaperTitle": "Scheduling and Resource Binding Algorithm Considering Timing Variation", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Jongyoon Jung", "Taewhan Kim"]}]}, {"DBLP title": "Simultaneous Scheduling, Allocation, Binding, Re-Ordering, and Encoding for Crosstalk Pattern Minimization During High-Level Synthesis.", "DBLP authors": ["Hariharan Sankaran", "Srinivas Katkoori"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2031864", "OA papers": [{"PaperId": "https://openalex.org/W2127245662", "PaperTitle": "Simultaneous Scheduling, Allocation, Binding, Re-Ordering, and Encoding for Crosstalk Pattern Minimization During High\u2013Level Synthesis", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Synopsys Pvt. Ltd., Bangalore, India": 1.0, "University of South Florida": 1.0}, "Authors": ["H. Sankaran", "Srinivas Katkoori"]}]}, {"DBLP title": "Design and Optimization of Power-Gated Circuits With Autonomous Data Retention.", "DBLP authors": ["Jun Seomun", "Youngsoo Shin"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2033356", "OA papers": [{"PaperId": "https://openalex.org/W2140331496", "PaperTitle": "Design and Optimization of Power-Gated Circuits With Autonomous Data Retention", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Jun Seomun", "Youngsoo Shin"]}]}, {"DBLP title": "Dynamic Characteristics of Power Gating During Mode Transition.", "DBLP authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2033699", "OA papers": [{"PaperId": "https://openalex.org/W2156250437", "PaperTitle": "Dynamic Characteristics of Power Gating During Mode Transition", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Cincinnati": 3.0}, "Authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"]}]}, {"DBLP title": "Energy-Efficient Hardware Data Prefetching.", "DBLP authors": ["Yao Guo", "Pritish Narayanan", "Mahmoud A. Bennaser", "Saurabh Chheda", "Csaba Andras Moritz"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2032916", "OA papers": [{"PaperId": "https://openalex.org/W2056377406", "PaperTitle": "Energy-Efficient Hardware Data Prefetching", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Peking University": 1.0, "University of Massachusetts Amherst": 2.0, "Kuwait University": 1.0, "BlueRISC Inc., San Jose, CA, USA": 1.0}, "Authors": ["Yao Guo", "Pritish Narayanan", "M. Bennaser", "Saurabh Chheda", "Csaba Andras Moritz"]}]}, {"DBLP title": "A Robust Edge Encoding Technique for Energy-Efficient Multi-Cycle Interconnect.", "DBLP authors": ["Jae-sun Seo", "Himanshu Kaul", "Ram Krishnamurthy", "Dennis Sylvester", "David T. Blaauw"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2032422", "OA papers": [{"PaperId": "https://openalex.org/W1990983030", "PaperTitle": "A Robust Edge Encoding Technique for Energy-Efficient Multi-Cycle Interconnect", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "Intel (United States)": 2.0}, "Authors": ["Jae-sun Seo", "Himanshu Kaul", "R. Krishnamurthy", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Iris Biometrics for Embedded Systems.", "DBLP authors": ["Judith Liu-Jimenez", "Raul S\u00e1nchez-Reillo", "Belen Fernandez-Saavedra"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2033701", "OA papers": [{"PaperId": "https://openalex.org/W2131388959", "PaperTitle": "Iris Biometrics for Embedded Systems", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Carlos III University of Madrid": 3.0}, "Authors": ["Judith Liu-Jimenez", "Raul Sanchez-Reillo", "Belen Fernandez-Saavedra"]}]}, {"DBLP title": "The Effect of Multi-Bit Correlation on the Design of Field-Programmable Gate Array Routing Resources.", "DBLP authors": ["Ping Chen", "Andy Ye"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2029232", "OA papers": [{"PaperId": "https://openalex.org/W2110681214", "PaperTitle": "The Effect of Multi-Bit Correlation on the Design of Field-Programmable Gate Array Routing Resources", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Toronto Metropolitan University": 2.0}, "Authors": ["Phoebe Chen", "Andy Ye"]}]}, {"DBLP title": "Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique.", "DBLP authors": ["Rakesh Gnana David Jeyasingh", "Navakanta Bhat", "Bharadwaj S. Amrutur"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2031650", "OA papers": [{"PaperId": "https://openalex.org/W2166749966", "PaperTitle": "Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Stanford University": 1.0, "Indian Institute of Science Bangalore": 2.0}, "Authors": ["Rakesh Jeyasingh", "N. D. R. Bhat", "Bharadwaj Amrutur"]}]}, {"DBLP title": "Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding.", "DBLP authors": ["Cheng-Hung Lin", "Chun-Yu Chen", "An-Yeu Wu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2032553", "OA papers": [{"PaperId": "https://openalex.org/W2170300630", "PaperTitle": "Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Chen-Hung Lin", "Chun-Yu Chen", "An-Yeu Wu"]}]}, {"DBLP title": "Parallel and Scalable Transient Simulator for Power Grids via Waveform Relaxation (PTS-PWR).", "DBLP authors": ["Ramachandra Achar", "Michel S. Nakhla", "Harjot S. Dhindsa", "Arvind R. Sridhar", "Douglas Paul", "Natalie Nakhla"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2031605", "OA papers": [{"PaperId": "https://openalex.org/W2105256465", "PaperTitle": "Parallel and Scalable Transient Simulator for Power Grids via Waveform Relaxation (PTS-PWR)", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Carleton University": 6.0}, "Authors": ["Ramachandra Achar", "Michel Nakhla", "Harjot Dhindsa", "Arvind Sridhar", "D. Paul", "N. Nakhla"]}]}, {"DBLP title": "Input Necessary Assignments for Testing of Path Delay Faults in Standard-Scan Circuits.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2031865", "OA papers": [{"PaperId": "https://openalex.org/W2156685974", "PaperTitle": "Input Necessary Assignments for Testing of Path Delay Faults in Standard-Scan Circuits", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Low Power Chien Search for BCH Decoder Using RT-Level Power Management.", "DBLP authors": ["Shu-Yi Wong", "Chunhong Chen", "Q. M. Jonathan Wu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2033698", "OA papers": [{"PaperId": "https://openalex.org/W2163307549", "PaperTitle": "Low Power Chien Search for BCH Decoder Using RT-Level Power Management", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Windsor": 3.0}, "Authors": ["Shu-Yi Wong", "Chun-Hong Chen", "Qinghua Wu"]}]}, {"DBLP title": "Efficient Delay and Crosstalk Modeling of RLC Interconnects Using Delay Algebraic Equations.", "DBLP authors": ["Sourajeet Roy", "Anestis Dounavis"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2032288", "OA papers": [{"PaperId": "https://openalex.org/W2167801005", "PaperTitle": "Efficient Delay and Crosstalk Modeling of RLC Interconnects Using Delay Algebraic Equations", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Western University": 2.0}, "Authors": ["Sourajeet Roy", "Anestis Dounavis"]}]}, {"DBLP title": "Energy and Performance Models for Synchronous and Asynchronous Communication.", "DBLP authors": ["Kenneth S. Stevens", "Pankaj Golani", "Peter A. Beerel"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2037327", "OA papers": [{"PaperId": "https://openalex.org/W2148786145", "PaperTitle": "Energy and Performance Models for Synchronous and Asynchronous Communication", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Utah": 1.0, "University of Southern California": 2.0}, "Authors": ["Kim B. Stevens", "Pankaj Golani", "Peter A. Beerel"]}]}, {"DBLP title": "Automating Design of Voltage Interpolation to Address Process Variations.", "DBLP authors": ["Kevin Brownell", "Ali Durlov Khan", "Gu-Yeon Wei", "David M. Brooks"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2034457", "OA papers": [{"PaperId": "https://openalex.org/W2099401258", "PaperTitle": "Automating Design of Voltage Interpolation to Address Process Variations", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Harvard University": 3.5, "Cadence Design Systems (United States)": 0.5}, "Authors": ["Kevin Brownell", "Ali Durlov Khan", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Information Theoretic Modeling and Analysis for Global Interconnects With Process Variations.", "DBLP authors": ["Stojan Z. Denic", "Bane V. Vasic", "Charalambos D. Charalambous", "Jifeng Chen", "Janet Meiling Wang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2033933", "OA papers": [{"PaperId": "https://openalex.org/W2161049917", "PaperTitle": "Information Theoretic Modeling and Analysis for Global Interconnects With Process Variations", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Arizona": 4.0, "University of Cyprus": 1.0}, "Authors": ["Stojan Denic", "Bane Vasic", "Charalambos D. Charalambous", "Ji-Feng Chen", "Jing Wang"]}]}, {"DBLP title": "Decoding-Aware Compression of FPGA Bitstreams.", "DBLP authors": ["Xiaoke Qin", "Chetan Muthry", "Prabhat Mishra"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2035704", "OA papers": [{"PaperId": "https://openalex.org/W2149106173", "PaperTitle": "Decoding-Aware Compression of FPGA Bitstreams", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Xiaoke Qin", "C Muthry", "P. C. Mishra"]}]}, {"DBLP title": "Matrix Codes for Reliable and Cost Efficient Memory Chips.", "DBLP authors": ["Costas Argyrides", "Dhiraj K. Pradhan", "Taskin Ko\u00e7ak"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2036362", "OA papers": [{"PaperId": "https://openalex.org/W2103415152", "PaperTitle": "Matrix Codes for Reliable and Cost Efficient Memory Chips", "Year": 2011, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"University of Bristol": 2.0, "Bah\u00e7e\u015fehir University": 1.0}, "Authors": ["C. Argyrides", "Dhiraj K. Pradhan", "Taskin Kocak"]}]}, {"DBLP title": "High Performance and Area Efficient Flexible DSP Datapath Synthesis.", "DBLP authors": ["Sotirios Xydis", "George Economakos", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2034167", "OA papers": [{"PaperId": "https://openalex.org/W1973862904", "PaperTitle": "High Performance and Area Efficient Flexible DSP Datapath Synthesis", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Technical University of Athens": 4.0}, "Authors": ["Sotiris Xydis", "George Economakos", "Dimitrios Soudris", "Kiamal Pekmestzi"]}]}, {"DBLP title": "FA-STAC: An Algorithmic Framework for Fast and Accurate Coupling Aware Static Timing Analysis.", "DBLP authors": ["Debasish Das", "Ahmed Shebaita", "Hai Zhou", "Yehea I. Ismail", "Kip Killpack"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2035323", "OA papers": [{"PaperId": "https://openalex.org/W2162183896", "PaperTitle": "FA-STAC: An Algorithmic Framework for Fast and Accurate Coupling Aware Static Timing Analysis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northwestern University": 3.0, "IBM (Spain)": 1.0, "Intel (United States)": 1.0}, "Authors": ["Debasish Das", "Ahmed Shebaita", "Hai Zhou", "Yehea Ismail", "Kip Killpack"]}]}, {"DBLP title": "Reliability Analysis and Optimization of Power-Gated ICs.", "DBLP authors": ["Aida Todri", "Malgorzata Marek-Sadowska"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2036267", "OA papers": [{"PaperId": "https://openalex.org/W2170525862", "PaperTitle": "Reliability Analysis and Optimization of Power-Gated ICs", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Fermilab": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["A. Todri", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "Row-Based Power-Gating: A Novel Sleep Transistor Insertion Methodology for Leakage Power Optimization in Nanometer CMOS Circuits.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2035448", "OA papers": [{"PaperId": "https://openalex.org/W2097532420", "PaperTitle": "Row-Based Power-Gating: A Novel Sleep Transistor Insertion Methodology for Leakage Power Optimization in Nanometer CMOS Circuits", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Polytechnic University of Turin": 4.0, "University of Bologna": 1.0}, "Authors": ["A. Sathanur", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM).", "DBLP authors": ["Wei Xu", "Hongbin Sun", "Xiaobin Wang", "Yiran Chen", "Tong Zhang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2035509", "OA papers": [{"PaperId": "https://openalex.org/W2108453702", "PaperTitle": "Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM)", "Year": 2011, "CitationCount": 125, "EstimatedCitation": 125, "Affiliations": {"Rensselaer Polytechnic Institute": 2.0, "Xi'an Jiaotong University": 1.0, "Seagate (United States)": 2.0}, "Authors": ["Wei Xu", "Hongbin Sun", "Ralf Gold", "Yi Chen", "Tong Zhang"]}]}, {"DBLP title": "Comprehensive Analysis and Control of Design Parameters for Power Gated Circuits.", "DBLP authors": ["Yongho Lee", "Deog-Kyoon Jeong", "Taewhan Kim"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2033700", "OA papers": [{"PaperId": "https://openalex.org/W2107461427", "PaperTitle": "Comprehensive Analysis and Control of Design Parameters for Power Gated Circuits", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Yong Ho Lee", "Deog-Kyoon Jeong", "Taewhan Kim"]}]}, {"DBLP title": "A VLSI Architecture and the FPGA Prototype for MPEG-2 Audio/Video Decoding.", "DBLP authors": ["Adam B. Kinsman", "Nicola Nicolici"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2034168", "OA papers": [{"PaperId": "https://openalex.org/W2162128178", "PaperTitle": "A VLSI Architecture and the FPGA Prototype for MPEG-2 Audio/Video Decoding", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Adam B. Kinsman", "Nicola Nicolici"]}]}, {"DBLP title": "A Digitally Testable Sigma -Delta Modulator Using the Decorrelating Design-for-Digital-Testability.", "DBLP authors": ["Sheng-Chuan Liang", "Hao-Chiao Hong"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2035508", "OA papers": [{"PaperId": "https://openalex.org/W2095772497", "PaperTitle": "A Digitally Testable $\\Sigma-\\Delta$ Modulator Using the Decorrelating Design-for-Digital-Testability", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Sheng-Chuan Liang", "Hao-Chiao Hong"]}]}, {"DBLP title": "Runtime Resonance Noise Reduction with Current Prediction Enabled Frequency Actuator.", "DBLP authors": ["Yiyu Shi", "Jinjun Xiong", "Howard Chen", "Lei He"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2036266", "OA papers": [{"PaperId": "https://openalex.org/W2107031546", "PaperTitle": "Runtime Resonance Noise Reduction with Current Prediction Enabled Frequency Actuator", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Los Angeles": 2.0, "IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Yiyu Shi", "Jinjun Xiong", "H. S. Chen", "Lei He"]}]}, {"DBLP title": "High-Speed Algorithms and Architectures for Range Reduction Computation.", "DBLP authors": ["Francisco J. Jaime", "M. A. S\u00e1nchez", "Javier Hormigo", "Julio Villalba", "Emilio L. Zapata"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2033932", "OA papers": [{"PaperId": "https://openalex.org/W2027152680", "PaperTitle": "High-Speed Algorithms and Architectures for Range Reduction Computation", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Malaga": 5.0}, "Authors": ["Francisco Jaime", "Mari\u0301a Cuvi Sa\u0301nchez", "Javier Hormigo", "Julio Villalba", "Emilio L. Zapata"]}]}, {"DBLP title": "Effective Hybrid Test Program Development for Software-Based Self-Testing of Pipeline Processor Cores.", "DBLP authors": ["Tai-Hua Lu", "Chung-Ho Chen", "Kuen-Jong Lee"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2036184", "OA papers": [{"PaperId": "https://openalex.org/W2170296906", "PaperTitle": "Effective Hybrid Test Program Development for Software-Based Self-Testing of Pipeline Processor Cores", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Tai-Hua Lu", "Chung-Ho Chen", "Kuen-Jong Lee"]}]}, {"DBLP title": "On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals.", "DBLP authors": ["Ling Zhang", "Yulei Zhang", "Hongyu Chen", "Bo Yao", "Kevin Hamilton", "Chung-Kuan Cheng"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2035322", "OA papers": [{"PaperId": "https://openalex.org/W2156891695", "PaperTitle": "On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, San Diego": 4.0, "Synopsys (Switzerland)": 1.0, "Mentor Graphics Corporation , Wilsonville, OR, USA": 1.0}, "Authors": ["Ling Zhang", "Yulei Zhang", "Hongyu Chen", "Bo Yao", "Kevin Hamilton", "Chung-Kuan Cheng"]}]}, {"DBLP title": "A Dual-Shader 3-D Graphics Processor With Fast 4-D Vector Inner Product Units and Power-Aware Texture Cache.", "DBLP authors": ["Jae-Sung Yoon", "Chang-Hyo Yu", "Donghyun Kim", "Lee-Sup Kim"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2038922", "OA papers": [{"PaperId": "https://openalex.org/W2101812497", "PaperTitle": "A Dual-Shader 3-D Graphics Processor With Fast 4-D Vector Inner Product Units and Power-Aware Texture Cache", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Samsung (South Korea)": 1.0, "Qualcomm (United States)": 1.0}, "Authors": ["Jae Sung Yoon", "Chang-Hyo Yu", "Dong-Hyun Kim", "Lee-Sup Kim"]}]}, {"DBLP title": "A CMOS Image Sensor With On-Chip Image Compression Based on Predictive Boundary Adaptation and Memoryless QTD Algorithm.", "DBLP authors": ["Shoushun Chen", "Amine Bermak", "Yan Wang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2038388", "OA papers": [{"PaperId": "https://openalex.org/W2097622830", "PaperTitle": "A CMOS Image Sensor With On-Chip Image Compression Based on Predictive Boundary Adaptation and Memoryless QTD Algorithm", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Nanyang Technological University": 1.0, "Hong Kong University of Science and Technology": 2.0}, "Authors": ["Shoushun Chen", "Amine Bermak", "Yan Wang"]}]}, {"DBLP title": "Efficient CODEC Designs for Crosstalk Avoidance Codes Based on Numeral Systems.", "DBLP authors": ["Xuebin Wu", "Zhiyuan Yan"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2038389", "OA papers": [{"PaperId": "https://openalex.org/W2148691930", "PaperTitle": "Efficient CODEC Designs for Crosstalk Avoidance Codes Based on Numeral Systems", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Lehigh University": 2.0}, "Authors": ["Xuebin Wu", "Zhiyuan Yan"]}]}, {"DBLP title": "Embedded Debug Architecture for Bypassing Blocking Bugs During Post-Silicon Validation.", "DBLP authors": ["Ehab Anis Daoud", "Nicola Nicolici"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2038390", "OA papers": [{"PaperId": "https://openalex.org/W2161122532", "PaperTitle": "Embedded Debug Architecture for Bypassing Blocking Bugs During Post-Silicon Validation", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"McMaster University": 2.0}, "Authors": ["E.A. Daoud", "Nicola Nicolici"]}]}, {"DBLP title": "An On-Chip AHB Bus Tracer With Real-Time Compression and Dynamic Multiresolution Supports for SoC.", "DBLP authors": ["Fu-Ching Yang", "Yi-Ting Lin", "Chung-Fu Kao", "Ing-Jer Huang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2039811", "OA papers": [{"PaperId": "https://openalex.org/W2129562552", "PaperTitle": "An On-Chip AHB Bus Tracer With Real-Time Compression and Dynamic Multiresolution Supports for SoC", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Sun Yat-sen University": 4.0}, "Authors": ["Fu-Ching Yang", "Yi-Ting Lin", "C.M. Kao", "Ing-Jer Huang"]}]}, {"DBLP title": "A Synchronous 50% Duty-Cycle Clock Generator in 0.35- \u03bc m CMOS.", "DBLP authors": ["Tsung-Hsien Lin", "Chao-Ching Chi", "Wei-Hao Chiu", "Yu-Hsiang Huang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2037910", "OA papers": [{"PaperId": "https://openalex.org/W2134407795", "PaperTitle": "A Synchronous 50% Duty-Cycle Clock Generator in 0.35-$\\mu$m CMOS", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 1.0, "National Taiwan University": 3.0}, "Authors": ["Tsung-Hsien Lin", "Chao-Chuan Chi", "Wei-Hao Chiu", "Yu-Hsiang Huang"]}]}, {"DBLP title": "A Digitally-Calibrated Phase-Locked Loop With Supply Sensitivity Suppression.", "DBLP authors": ["Shih-Yuan Kao", "Shen-Iuan Liu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2039359", "OA papers": [{"PaperId": "https://openalex.org/W2120831518", "PaperTitle": "A Digitally-Calibrated Phase-Locked Loop With Supply Sensitivity Suppression", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Shih-Yuan Kao", "Shen-Iuan Liu"]}]}, {"DBLP title": "Adaptive Techniques for Overcoming Performance Degradation Due to Aging in CMOS Circuits.", "DBLP authors": ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2036628", "OA papers": [{"PaperId": "https://openalex.org/W2160047208", "PaperTitle": "Adaptive Techniques for Overcoming Performance Degradation Due to Aging in CMOS Circuits", "Year": 2011, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Sanjay Kumar", "Changsoo Kim", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques.", "DBLP authors": ["Yu Wang", "Xiaoming Chen", "Wenping Wang", "Yu Cao", "Yuan Xie", "Huazhong Yang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2037637", "OA papers": [{"PaperId": "https://openalex.org/W2110527999", "PaperTitle": "Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques", "Year": 2011, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Tsinghua University": 3.0, "Arizona State University": 2.0, "Pennsylvania State University": 1.0}, "Authors": ["Yu Wang", "Xiao-Ming Chen", "Wenping Wang", "Yu Cao", "Yuan Xie", "Huazhong Yang"]}]}, {"DBLP title": "Built-In Functional Tests for Silicon Validation and System Integration of Telecom SoC Designs.", "DBLP authors": ["Yuejian Wu", "Sandy Thomson", "Dale Mutcher", "Eric Hall"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2036629", "OA papers": [{"PaperId": "https://openalex.org/W2104085195", "PaperTitle": "Built-In Functional Tests for Silicon Validation and System Integration of Telecom SoC Designs", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Infineon Technologies (Canada)": 1.0, "Nortel (Canada)": 3.0}, "Authors": ["Yuejian Wu", "Sandie R Thomson", "D Mutcher", "E. D. Hall"]}]}, {"DBLP title": "Floorplanning Considering IR Drop in Multiple Supply Voltages Island Designs.", "DBLP authors": ["Qiang Zhou", "Jin Shi", "Bin Liu", "Yici Cai"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2037428", "OA papers": [{"PaperId": "https://openalex.org/W2132360363", "PaperTitle": "Floorplanning Considering IR Drop in Multiple Supply Voltages Island Designs", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Tsinghua University": 3.5, "University of California, Los Angeles": 0.5}, "Authors": ["Qiang Zhou", "Jin Shi", "Bin Liu", "Yici Cai"]}]}, {"DBLP title": "Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies.", "DBLP authors": ["Nauman H. Khan", "Syed M. Alam", "Soha Hassoun"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2038165", "OA papers": [{"PaperId": "https://openalex.org/W2112890389", "PaperTitle": "Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies", "Year": 2011, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {"Tufts University": 2.0, "Everspin Technologies (United States)": 1.0}, "Authors": ["Nauman Khan", "S. Munir Alam", "Hassoun S"]}]}, {"DBLP title": "A 1-V, 16.9 ppm/ $^{\\circ}$ C, 250 nA Switched-Capacitor CMOS Voltage Reference.", "DBLP authors": ["Chun-Yu Hsieh", "Hong-Wei Huang", "Ke-Horng Chen"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2038061", "OA papers": [{"PaperId": "https://openalex.org/W2147646773", "PaperTitle": "A 1-V, 16.9 ppm/$^{\\circ}$C, 250 nA Switched-Capacitor CMOS Voltage Reference", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Richtek Technology (Taiwan)": 1.0}, "Authors": ["Chun-Yu Hsieh", "Yihe Zhang", "Ke-Horng Chen"]}]}, {"DBLP title": "A Multi-Granularity Power Modeling Methodology for Embedded Processors.", "DBLP authors": ["Young-Hwan Park", "Sudeep Pasricha", "Fadi J. Kurdahi", "Nikil D. Dutt"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2039153", "OA papers": [{"PaperId": "https://openalex.org/W2125018715", "PaperTitle": "A Multi-Granularity Power Modeling Methodology for Embedded Processors", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Samsung (South Korea)": 1.0, "Colorado State University": 1.0, "Irvine University": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Youngsoo Park", "Sunil Pasricha", "Fadi J. Kurdahi", "Nikil Dutt"]}]}, {"DBLP title": "Modeling and Synthesis of Asynchronous Pipelines.", "DBLP authors": ["Chong-Fatt Law", "Bah-Hwee Gwee", "Joseph Sylvester Chang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2039501", "OA papers": [{"PaperId": "https://openalex.org/W2156828141", "PaperTitle": "Modeling and Synthesis of Asynchronous Pipelines", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Chong-Fatt Law", "Bah-Hwee Gwee", "J. F. Chang"]}]}, {"DBLP title": "A Goldschmidt Division Method With Faster Than Quadratic Convergence.", "DBLP authors": ["Inwook Kong", "Earl E. Swartzlander Jr."], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2036926", "OA papers": [{"PaperId": "https://openalex.org/W2129092784", "PaperTitle": "A Goldschmidt Division Method With Faster Than Quadratic Convergence", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Inwook Kong", "Earl E. Swartzlander"]}]}, {"DBLP title": "A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor.", "DBLP authors": ["Jaehyouk Choi", "Stephen T. Kim", "Woonyun Kim", "Kwan-Woo Kim", "Kyutae Lim", "Joy Laskar"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2036433", "OA papers": [{"PaperId": "https://openalex.org/W2141485980", "PaperTitle": "A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Georgia Institute of Technology": 6.0}, "Authors": ["Jaehyouk Choi", "S. H. Kim", "Woonyun Kim", "Kwan-Woo Kim", "Kyutae Lim", "J. Laskar"]}]}, {"DBLP title": "Experimental 5-GHz RF Frontends for Ultra-Low-Voltage and Ultra-Low-Power Operations.", "DBLP authors": ["Hsieh-Hung Hsieh", "Huan-Sheng Chen", "Ping-Hsi Hung", "Liang-Hung Lu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2037885", "OA papers": [{"PaperId": "https://openalex.org/W2149541910", "PaperTitle": "Experimental 5-GHz RF Frontends for Ultra-Low-Voltage and Ultra-Low-Power Operations", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Hsieh-Hung Hsieh", "Huansheng Chen", "Ping-Hsi Hung", "Liang-Hung Lu"]}]}, {"DBLP title": "High Throughput DA-Based DCT With High Accuracy Error-Compensated Adder Tree.", "DBLP authors": ["Yuan-Ho Chen", "Tsin-Yuan Chang", "Chung-Yi Li"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2037968", "OA papers": [{"PaperId": "https://openalex.org/W2125791563", "PaperTitle": "High Throughput DA-Based DCT With High Accuracy Error-Compensated Adder Tree", "Year": 2011, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Yuan-Ho Chen", "Tsin-Yuan Chang", "Chung Yi Li"]}]}, {"DBLP title": "Landauer Clocking for Magnetic Cellular Automata (MCA) Arrays.", "DBLP authors": ["Anita Kumari", "Sanjukta Bhanja"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2036627", "OA papers": [{"PaperId": "https://openalex.org/W2122680663", "PaperTitle": "Landauer Clocking for Magnetic Cellular Automata (MCA) Arrays", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["Anita Kumari", "Sanjukta Bhanja"]}]}, {"DBLP title": "CMOS Full-Adders for Energy-Efficient Arithmetic Applications.", "DBLP authors": ["Mariano Aguirre-Hernandez", "M\u00f3nico Linares Aranda"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2038166", "OA papers": [{"PaperId": "https://openalex.org/W2131107384", "PaperTitle": "CMOS Full-Adders for Energy-Efficient Arithmetic Applications", "Year": 2011, "CitationCount": 240, "EstimatedCitation": 240, "Affiliations": {"Commun. Res. Center-Mexico, Intel Corp., Guadalajara, Mexico": 1.0, "National Institute of Astrophysics, Optics and Electronics": 1.0}, "Authors": ["M. Aguirre-Hernandez", "Monico Linares-Aranda"]}]}, {"DBLP title": "Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I - Methodology and Design Strategies.", "DBLP authors": ["Massimo Alioto", "Elio Consoli", "Gaetano Palumbo"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2041376", "OA papers": [{"PaperId": "https://openalex.org/W2113735631", "PaperTitle": "Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I\u2014Methodology and Design Strategies", "Year": 2011, "CitationCount": 95, "EstimatedCitation": 95, "Affiliations": {"University of Siena": 0.5, "University of California, Berkeley": 0.5, "University of Catania": 2.0}, "Authors": ["Massimo Alioto", "E. Consoli", "Gaetano Palumbo"]}]}, {"DBLP title": "Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part II - Results and Figures of Merit.", "DBLP authors": ["Massimo Alioto", "Elio Consoli", "Gaetano Palumbo"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2041377", "OA papers": [{"PaperId": "https://openalex.org/W2141881829", "PaperTitle": "Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part II\u2014Results and Figures of Merit", "Year": 2011, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"University of Siena": 1.0, "Dipt. di Ing. Elettr., Elettron. e dei Sist. (DIEES), Univ. di Catania, Catania, Italy": 2.0}, "Authors": ["Massimo Alioto", "E. Consoli", "Gaetano Palumbo"]}]}, {"DBLP title": "Comparative Evaluation of Layout Density in 3T, 4T, and MT FinFET Standard Cells.", "DBLP authors": ["Massimo Alioto"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2040094", "OA papers": [{"PaperId": "https://openalex.org/W2096562756", "PaperTitle": "Comparative Evaluation of Layout Density in 3T, 4T, and MT FinFET Standard Cells", "Year": 2011, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Siena": 1.0}, "Authors": ["Massimo Alioto"]}]}, {"DBLP title": "Ground Bouncing Noise Suppression Techniques for Data Preserving Sequential MTCMOS Circuits.", "DBLP authors": ["Hailong Jiao", "Volkan Kursun"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2039761", "OA papers": [{"PaperId": "https://openalex.org/W2017195727", "PaperTitle": "Ground Bouncing Noise Suppression Techniques for Data Preserving Sequential MTCMOS Circuits", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Hailong Jiao", "Volkan Kursun"]}]}, {"DBLP title": "Multi-Layer Interdigitated Power Distribution Networks.", "DBLP authors": ["Renatas Jakushokas", "Eby G. Friedman"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2043453", "OA papers": [{"PaperId": "https://openalex.org/W2137339855", "PaperTitle": "Multi-Layer Interdigitated Power Distribution Networks", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Renatas Jakushokas", "Eby G. Friedman"]}]}, {"DBLP title": "An Array-Based Test Circuit for Fully Automated Gate Dielectric Breakdown Characterization.", "DBLP authors": ["John Keane", "Shrinivas Venkatraman", "Paulo F. Butzen", "Chris H. Kim"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2041258", "OA papers": [{"PaperId": "https://openalex.org/W2109013656", "PaperTitle": "An Array-Based Test Circuit for Fully Automated Gate Dielectric Breakdown Characterization", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Minnesota": 3.0, "Federal University of Rio Grande do Sul": 1.0}, "Authors": ["James T. Keane", "Srikanth Venkatraman", "P. Butzen", "Changsoo Kim"]}]}, {"DBLP title": "High Performance Phylogenetic Analysis With Maximum Parsimony on Reconfigurable Hardware.", "DBLP authors": ["Server Kasap", "Khaled Benkrid"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2039588", "OA papers": [{"PaperId": "https://openalex.org/W2099748572", "PaperTitle": "High Performance Phylogenetic Analysis With Maximum Parsimony on Reconfigurable Hardware", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Edinburgh": 2.0}, "Authors": ["Server Kasap", "Khaled Benkrid"]}]}, {"DBLP title": "A Scalable Design Methodology for Energy Minimization of STTRAM: A Circuit and Architecture Perspective.", "DBLP authors": ["Subho Chatterjee", "Mitchelle Rasquinha", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2041476", "OA papers": [{"PaperId": "https://openalex.org/W2142571770", "PaperTitle": "A Scalable Design Methodology for Energy Minimization of STTRAM: A Circuit and Architecture Perspective", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Sourav Chatterjee", "Mitchelle Rasquinha", "Sudhakar Yalamanchili", "Supratik Mukhopadhyay"]}]}, {"DBLP title": "Energy-Aware Interconnect Resource Reduction Through Buffer Access Manipulation for Data-Centric Applications.", "DBLP authors": ["Woohyung Chun", "Sungroh Yoon", "Sangjin Hong"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2042087", "OA papers": [{"PaperId": "https://openalex.org/W2132001974", "PaperTitle": "Energy-Aware Interconnect Resource Reduction Through Buffer Access Manipulation for Data-Centric Applications", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Stony Brook University": 2.5, "State University of New York": 0.5}, "Authors": ["Woohyung Chun", "Sungroh Yoon", "Sangjin Hong"]}]}, {"DBLP title": "Multilevel Power Optimization of Pipelined A/D Converters.", "DBLP authors": ["Jintae Kim", "S. Limotyrakis", "Chih-Kong Ken Yang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2041077", "OA papers": [{"PaperId": "https://openalex.org/W2164280280", "PaperTitle": "Multilevel Power Optimization of Pipelined A/D Converters", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Agilent Technologies (United States)": 0.5, "University of California, Los Angeles": 1.5, "Atheros Commun., Inc., Santa Clara, CA, USA": 1.0}, "Authors": ["Jin-Tae Kim", "S. Limotyrakis", "Chih-Kong Ken Yang"]}]}, {"DBLP title": "Fast Waveform Estimation (FWE) for Timing Analysis.", "DBLP authors": ["Jingye Xu", "Masud H. Chowdhury"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2041801", "OA papers": [{"PaperId": "https://openalex.org/W2120267407", "PaperTitle": "Fast Waveform Estimation (FWE) for Timing Analysis", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois at Chicago": 1.5, "Intel (United States)": 0.5}, "Authors": ["Jingye Xu", "Mahbub M. U. Chowdhury"]}]}, {"DBLP title": "A Fast Locking All-Digital Phase-Locked Loop via Feed-Forward Compensation Technique.", "DBLP authors": ["Xin Chen", "Jun Yang", "Longxing Shi"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2039971", "OA papers": [{"PaperId": "https://openalex.org/W2152856317", "PaperTitle": "A Fast Locking All-Digital Phase-Locked Loop via Feed-Forward Compensation Technique", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Southeast University": 3.0}, "Authors": ["Xin Chen", "Jun Yang", "Longxing Shi"]}]}, {"DBLP title": "A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design.", "DBLP authors": ["Rajiv V. Joshi", "Rouwaida Kanj", "Vinod Ramadurai"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2042086", "OA papers": [{"PaperId": "https://openalex.org/W2155475483", "PaperTitle": "A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design", "Year": 2011, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0, "IBM Research - Austin": 1.0, "IBM Systems and Technology Group, Austin TX, USA": 1.0}, "Authors": ["Ravindra P. Joshi", "Rouwaida Kanj", "V. Ramadurai"]}]}, {"DBLP title": "A Compact Hybrid Current/Voltage Sense Amplifier With Offset Cancellation for High-Speed SRAMs.", "DBLP authors": ["Mohammad Sharifkhani", "Ehsan Rahiminejad", "Shah M. Jahinuzzaman", "Manoj Sachdev"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2039949", "OA papers": [{"PaperId": "https://openalex.org/W2115376510", "PaperTitle": "A Compact Hybrid Current/Voltage Sense Amplifier With Offset Cancellation for High-Speed SRAMs", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Sharif University of Technology": 2.0, "Concordia University": 1.0, "University of Waterloo": 1.0}, "Authors": ["Mohammad Sharifkhani", "Ehsan Rahiminejad", "Shah M. Jahinuzzaman", "Manoj Sachdev"]}]}, {"DBLP title": "Architecture Design and Implementation of the Metric First List Sphere Detector Algorithm.", "DBLP authors": ["Markus Myllyl\u00e4", "Joseph R. Cavallaro", "Markku J. Juntti"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2041800", "OA papers": [{"PaperId": "https://openalex.org/W2103526044", "PaperTitle": "Architecture Design and Implementation of the Metric First List Sphere Detector Algorithm", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Oulu": 2.0, "Rice University": 1.0}, "Authors": ["M. Myllyla", "Joseph R. Cavallaro", "Markku Juntti"]}]}, {"DBLP title": "A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors.", "DBLP authors": ["Sheng Lin", "Yong-Bin Kim", "Fabrizio Lombardi"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2043271", "OA papers": [{"PaperId": "https://openalex.org/W2142386325", "PaperTitle": "A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors", "Year": 2011, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Sheng Hsien Lin", "Yong Jin Kim", "Fabrizio Lombardi"]}]}, {"DBLP title": "Efficient Package Pin-Out Planning With System Interconnects Optimization for Package-Board Codesign.", "DBLP authors": ["Ren-Jie Lee", "Hung-Ming Chen"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2041562", "OA papers": [{"PaperId": "https://openalex.org/W2152373611", "PaperTitle": "Efficient Package Pin-Out Planning With System Interconnects Optimization for Package-Board Codesign", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Ren-Jie Lee", "Hung-Ming Chen"]}]}, {"DBLP title": "An Enhanced Canary-Based System With BIST for SRAM Standby Power Reduction.", "DBLP authors": ["Jiajing Wang", "A. Hoefler", "Benton H. Calhoun"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2042184", "OA papers": [{"PaperId": "https://openalex.org/W2132250356", "PaperTitle": "An Enhanced Canary-Based System With BIST for SRAM Standby Power Reduction", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Virginia": 2.0, "Freescale Semicond., Austin, TX, USA": 1.0}, "Authors": ["Jiajing Wang", "A. Hoefler", "Benton H. Calhoun"]}]}, {"DBLP title": "Design of Sequential Elements for Low Power Clocking System.", "DBLP authors": ["Peiyi Zhao", "Jason McNeely", "Weidong Kuang", "Nan Wang", "Zhongfeng Wang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2009.2038705", "OA papers": [{"PaperId": "https://openalex.org/W2120044993", "PaperTitle": "Design of Sequential Elements for Low Power Clocking System", "Year": 2011, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"Chapman University": 1.0, "University of Louisiana at Lafayette": 1.5, "American University": 1.0, "West Virginia University Institute of Technology": 0.5, "Broadcom (United States)": 1.0}, "Authors": ["Peiyi Zhao", "Jason McNeely", "Weidong Kuang", "Nan Wang", "Zhongfeng Wang"]}]}, {"DBLP title": "Placement for Immunity of Transient Faults in Cell-Based Design of Nanometer Circuits.", "DBLP authors": ["Koustav Bhattacharya", "N. Ranganathan"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2040295", "OA papers": [{"PaperId": "https://openalex.org/W2130667716", "PaperTitle": "Placement for Immunity of Transient Faults in Cell-Based Design of Nanometer Circuits", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["Kankar Bhattacharya", "Nagarajan Ranganathan"]}]}, {"DBLP title": "A Low-Power High-Performance H.264/AVC Intra-Frame Encoder for 1080pHD Video.", "DBLP authors": ["H.-C. Kuo", "L.-C. Wu", "H.-T. Huang", "S.-T. Hsu", "Y.-L. Lin"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2045402", "OA papers": [{"PaperId": "https://openalex.org/W2158561093", "PaperTitle": "A Low-Power High-Performance H.264/AVC Intra-Frame Encoder for 1080pHD Video", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"National Tsing Hua University": 5.0}, "Authors": ["Huang-Chih Kuo", "Li-Cian Wu", "Hao-Ting Huang", "Sheng-Tsung Hsu", "Youn-Long Lin"]}]}, {"DBLP title": "A Novel Pixel Design for AM-OLED Displays Using Nanocrystalline Silicon TFTs.", "DBLP authors": ["C.-W. Lin", "M. C.-T. Chao", "Y.-S. Huang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2042735", "OA papers": [{"PaperId": "https://openalex.org/W2119898984", "PaperTitle": "A Novel Pixel Design for AM-OLED Displays Using Nanocrystalline Silicon TFTs", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Chenwei Lin", "M. Chao", "Yen-Shih Huang"]}]}, {"DBLP title": "A Fully Integrated Architecture for Fast and Accurate Programming of Floating Gates Over Six Decades of Current.", "DBLP authors": ["Arindam Basu", "Paul E. Hasler"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2042626", "OA papers": [{"PaperId": "https://openalex.org/W2115129967", "PaperTitle": "A Fully Integrated Architecture for Fast and Accurate Programming of Floating Gates Over Six Decades of Current", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Arindam Basu", "Paul Hasler"]}]}, {"DBLP title": "A Dynamic Longest Prefix Matching Content Addressable Memory for IP Routing.", "DBLP authors": ["Satendra Kumar Maurya", "Lawrence T. Clark"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2042826", "OA papers": [{"PaperId": "https://openalex.org/W2117207900", "PaperTitle": "A Dynamic Longest Prefix Matching Content Addressable Memory for IP Routing", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Satendra Kumar Maurya", "Lawrence T. Clark"]}]}, {"DBLP title": "Autonomous, Multilevel Ring Tuning Scheme for Post-Silicon Active Clock Deskewing Over Intra-Die Variations.", "DBLP authors": ["Jeffrey G. Mueller", "Resve A. Saleh"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2043374", "OA papers": [{"PaperId": "https://openalex.org/W2165112251", "PaperTitle": "Autonomous, Multilevel Ring Tuning Scheme for Post-Silicon Active Clock Deskewing Over Intra-Die Variations", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["J G Mueller", "Resve A. Saleh"]}]}, {"DBLP title": "Statistical Modeling and Simulation of Threshold Variation Under Random Dopant Fluctuations and Line-Edge Roughness.", "DBLP authors": ["Yun Ye", "Frank Liu", "Min Chen", "Sani R. Nassif", "Yu Cao"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2043694", "OA papers": [{"PaperId": "https://openalex.org/W2015723387", "PaperTitle": "Statistical Modeling and Simulation of Threshold Variation Under Random Dopant Fluctuations and Line-Edge Roughness", "Year": 2011, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Arizona State University": 3.0, "IBM Research - Austin": 2.0}, "Authors": ["Yun Ye", "Frank Liu", "Min Chen", "Sani R. Nassif", "Yu Cao"]}]}, {"DBLP title": "On Reducing Hidden Redundant Memory Accesses for DSP Applications.", "DBLP authors": ["M. Wang", "Zili Shao", "Jingling Xue"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2043963", "OA papers": [{"PaperId": "https://openalex.org/W2132055471", "PaperTitle": "On Reducing Hidden Redundant Memory Accesses for DSP Applications", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hong Kong Polytechnic University": 1.0, "UNSW Sydney": 2.0}, "Authors": ["Meng Wang", "Zili Shao", "Jingling Xue"]}]}, {"DBLP title": "A Dedicated Monitoring Infrastructure for Multicore Processors.", "DBLP authors": ["Jia Zhao", "Sailaja Madduri", "Ramakrishna Vadlamani", "Wayne P. Burleson", "Russell Tessier"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2043964", "OA papers": [{"PaperId": "https://openalex.org/W2144376171", "PaperTitle": "A Dedicated Monitoring Infrastructure for Multicore Processors", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Massachusetts Amherst": 3.0, "Intel (United States)": 1.0, "Qualcomm (United States)": 1.0}, "Authors": ["Jia Zhao", "S. Madduri", "Ramakrishna Vadlamani", "Wayne Burleson", "Tessier R"]}]}, {"DBLP title": "A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic.", "DBLP authors": ["Saleh Abdel-Hafeez", "Ann Gordon-Ross"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2044818", "OA papers": [{"PaperId": "https://openalex.org/W2124075479", "PaperTitle": "A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Jordan University of Science and Technology": 1.0, "University of Florida": 1.0}, "Authors": ["Saleh Abdel-Hafeez", "Ann Gordon-Ross"]}]}, {"DBLP title": "A Flexible Parallel Hardware Architecture for AdaBoost-Based Real-Time Object Detection.", "DBLP authors": ["Christos Kyrkou", "Theocharis Theocharides"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2048224", "OA papers": [{"PaperId": "https://openalex.org/W2123472193", "PaperTitle": "A Flexible Parallel Hardware Architecture for AdaBoost-Based Real-Time Object Detection", "Year": 2011, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"University of Cyprus": 2.0}, "Authors": ["Christos Kyrkou", "Theocharis Theocharides"]}]}, {"DBLP title": "Design Optimizations for Tiled Partially Reconfigurable Systems.", "DBLP authors": ["Markus Koester", "Wayne Luk", "Jens Hagemeyer", "Mario Porrmann", "Ulrich R\u00fcckert"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2044902", "OA papers": [{"PaperId": "https://openalex.org/W2154002295", "PaperTitle": "Design Optimizations for Tiled Partially Reconfigurable Systems", "Year": 2011, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Imperial College London": 2.0, "Paderborn University": 2.0, "Bielefeld University": 1.0}, "Authors": ["M. Koester", "Wayne Luk", "J\u00fcrgen Hagemeyer", "Mario Porrmann", "Ulrich R\u00fcckert"]}]}, {"DBLP title": "EGRA: A Coarse Grained Reconfigurable Architectural Template.", "DBLP authors": ["Giovanni Ansaloni", "Paolo Bonzini", "Laura Pozzi"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2044667", "OA papers": [{"PaperId": "https://openalex.org/W2117385926", "PaperTitle": "EGRA: A Coarse Grained Reconfigurable Architectural Template", "Year": 2011, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 3.0}, "Authors": ["Giovanni Ansaloni", "Paolo Bonzini", "Laura Pozzi"]}]}, {"DBLP title": "A Distributed Filter Within a Switching Converter for Application to 3-D Integrated Circuits.", "DBLP authors": ["Jonathan Rosenfeld", "Eby G. Friedman"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2045601", "OA papers": [{"PaperId": "https://openalex.org/W2162426416", "PaperTitle": "A Distributed Filter Within a Switching Converter for Application to 3-D Integrated Circuits", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Joseph B. Rosenfeld", "Eby G. Friedman"]}]}, {"DBLP title": "Robust Two-Phase RZ Asynchronous SoC Interconnects.", "DBLP authors": ["Muhammad E. S. Elrabaa"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2042240", "OA papers": [{"PaperId": "https://openalex.org/W2125949083", "PaperTitle": "Robust Two-Phase RZ Asynchronous SoC Interconnects", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"King Fahd University of Petroleum and Minerals": 1.0}, "Authors": ["Muhammad E. S. Elrabaa"]}]}, {"DBLP title": "An Accumulator - Based Test-Per-Clock Scheme.", "DBLP authors": ["Dimitris Magos", "Ioannis Voyiatzis", "Steffen Tarnick"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2043452", "OA papers": [{"PaperId": "https://openalex.org/W2169754435", "PaperTitle": "An Accumulator\u2014Based Test-Per-Clock Scheme", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technological Educational Institute of Athens": 2.0, "Secure Syst. Dept., 4TECH GmbH, Teltow, Germany": 1.0}, "Authors": ["D. Magos", "Ioannis Voyiatzis", "Steffen Tarnick"]}]}, {"DBLP title": "On Functional Broadside Tests With Functional Propagation Conditions.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2043695", "OA papers": [{"PaperId": "https://openalex.org/W2159498927", "PaperTitle": "On Functional Broadside Tests With Functional Propagation Conditions", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes.", "DBLP authors": ["Sangmin Kim", "Gerald E. Sobelman", "Hanho Lee"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2043965", "OA papers": [{"PaperId": "https://openalex.org/W2113130401", "PaperTitle": "A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of Minnesota": 2.0, "Inha University": 1.0}, "Authors": ["Sangmin Kim", "Gerald E. Sobelman", "Hanho Lee"]}]}, {"DBLP title": "Broadside and Functional Broadside Tests for Partial-Scan Circuits.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2044049", "OA papers": [{"PaperId": "https://openalex.org/W2159201495", "PaperTitle": "Broadside and Functional Broadside Tests for Partial-Scan Circuits", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Static Test Data Volume Reduction Using Complementation or Modulo- M Addition.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2044819", "OA papers": [{"PaperId": "https://openalex.org/W2135172861", "PaperTitle": "Static Test Data Volume Reduction Using Complementation or Modulo-$M$ Addition", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "A Low-Power and Portable Spread Spectrum Clock Generator for SoC Applications.", "DBLP authors": ["Duo Sheng", "Ching-Che Chung", "Chen-Yi Lee"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2044903", "OA papers": [{"PaperId": "https://openalex.org/W2111027512", "PaperTitle": "A Low-Power and Portable Spread Spectrum Clock Generator for SoC Applications", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "National Chung Cheng University": 1.0}, "Authors": ["Duo Sheng", "Ching-Che Chung", "Chen-Yi Lee"]}]}, {"DBLP title": "A 1.2-V Piecewise Curvature-Corrected Bandgap Reference in 0.5 \u03bc m CMOS Process.", "DBLP authors": ["Jing-Hu Li", "Xing-Bao Zhang", "Ming-Yan Yu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2045519", "OA papers": [{"PaperId": "https://openalex.org/W2002682182", "PaperTitle": "A 1.2-V Piecewise Curvature-Corrected Bandgap Reference in 0.5 $\\mu$m CMOS Process", "Year": 2011, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {}, "Authors": ["Jinghu Li", "Xingbao Zhang", "Mingyan Yu"]}]}, {"DBLP title": "Signal Acquisition of High-Speed Periodic Signals Using Incoherent Sub-Sampling and Back-End Signal Reconstruction Algorithms.", "DBLP authors": ["Hyun Woo Choi", "Alfred V. Gomes", "Abhijit Chatterjee"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2048135", "OA papers": [{"PaperId": "https://openalex.org/W2137673544", "PaperTitle": "Signal Acquisition of High-Speed Periodic Signals Using Incoherent Sub-Sampling and Back-End Signal Reconstruction Algorithms", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Georgia Institute of Technology": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Jong Ho Moon", "A. Gomes", "Avishek Chatterjee"]}]}, {"DBLP title": "Systematic Design of RSA Processors Based on High-Radix Montgomery Multipliers.", "DBLP authors": ["Atsushi Miyamoto", "Naofumi Homma", "Takafumi Aoki", "Akashi Satoh"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2049037", "OA papers": [{"PaperId": "https://openalex.org/W2130112858", "PaperTitle": "Systematic Design of RSA Processors Based on High-Radix Montgomery Multipliers", "Year": 2011, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"Tohoku University": 4.0}, "Authors": ["A. Miyamoto", "Noriyasu Homma", "Toru Aoki", "A. Satoh"]}]}, {"DBLP title": "Delay-Based Dual-Rail Precharge Logic.", "DBLP authors": ["Marco Bucci", "Luca Giancane", "Raimondo Luzzi", "Giuseppe Scotti", "Alessandro Trifiletti"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2046505", "OA papers": [{"PaperId": "https://openalex.org/W2169761426", "PaperTitle": "Delay-Based Dual-Rail Precharge Logic", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Infineon Technol. AG, Graz, Austria": 2.0, "Sapienza University of Rome": 3.0}, "Authors": ["Marco Bucci", "L. Giancane", "Raimondo Luzzi", "Giuseppe Scotti", "Alessandro Trifiletti"]}]}, {"DBLP title": "Prediction and Comparison of High-Performance On-Chip Global Interconnection.", "DBLP authors": ["Yulei Zhang", "Xiang Hu", "Alina Deutsch", "A. Ege Engin", "James F. Buckwalter", "Chung-Kuan Cheng"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2047415", "OA papers": [{"PaperId": "https://openalex.org/W2165192457", "PaperTitle": "Prediction and Comparison of High-Performance On-Chip Global Interconnection", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, San Diego": 4.0, "IBM Research - Thomas J. Watson Research Center": 1.0, "San Diego State University": 1.0}, "Authors": ["Yulei Zhang", "Xiang Hu", "Alexander Deutsch", "A. Ege Engin", "James F. Buckwalter", "Chung-Kuan Cheng"]}]}, {"DBLP title": "Adaptive Power Control Technique on Power-Gated Circuitries.", "DBLP authors": ["Wei-Chih Hsieh", "Wei Hwang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2048587", "OA papers": [{"PaperId": "https://openalex.org/W2105271767", "PaperTitle": "Adaptive Power Control Technique on Power-Gated Circuitries", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Wei-Chih Hsieh", "Wei Hwang"]}]}, {"DBLP title": "IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs.", "DBLP authors": ["Akhilesh Kumar", "Mohab Anis"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2047123", "OA papers": [{"PaperId": "https://openalex.org/W2123282679", "PaperTitle": "IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Ashok Kumar", "Mohab Anis"]}]}, {"DBLP title": "Impacts of NBTI/PBTI and Contact Resistance on Power-Gated SRAM With High-kappa Metal-Gate Devices.", "DBLP authors": ["Hao-I Yang", "Wei Hwang", "Ching-Te Chuang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2049038", "OA papers": [{"PaperId": "https://openalex.org/W2170569687", "PaperTitle": "Impacts of NBTI/PBTI and Contact Resistance on Power-Gated SRAM With High-$\\kappa$ Metal-Gate Devices", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Hao-I Yang", "Wei Hwang", "Ching-Te Chuang"]}]}, {"DBLP title": "Electrical Model of Microcontrollers for the Prediction of Electromagnetic Emissions.", "DBLP authors": ["Yamarita Villavicencio", "Francesco Musolino", "Franco Fiori"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2047281", "OA papers": [{"PaperId": "https://openalex.org/W2120082488", "PaperTitle": "Electrical Model of Microcontrollers for the Prediction of Electromagnetic Emissions", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Yamarita Villavicencio", "Francesco Musolino", "Francesco Fiori"]}]}, {"DBLP title": "A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit.", "DBLP authors": ["Kuo-Hsing Cheng", "Kai-Wei Hong", "Chi-Hsiang Chen", "Jen-Chieh Liu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2049387", "OA papers": [{"PaperId": "https://openalex.org/W2082030077", "PaperTitle": "A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Central University": 4.0}, "Authors": ["Kuo-Hsing Cheng", "Kai-Wei Hong", "Chi-Hsiang Chen", "Jen-Chieh Liu"]}]}, {"DBLP title": "Reduced-Complexity Decoder Architecture for Non-Binary LDPC Codes.", "DBLP authors": ["Xinmiao Zhang", "Fang Cai"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2047956", "OA papers": [{"PaperId": "https://openalex.org/W2130194865", "PaperTitle": "Reduced-Complexity Decoder Architecture for Non-Binary LDPC Codes", "Year": 2011, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"Case Western Reserve University": 2.0}, "Authors": ["Xinmiao Zhang", "Fang Cai"]}]}, {"DBLP title": "An Efficient Adaptive High Speed Manipulation Architecture for Fast Variable Padding Frequency Domain Motion Estimation.", "DBLP authors": ["Yasser Ismail", "Mohsen Shaaban", "Jason McNeely", "Magdy A. Bayoumi"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2046686", "OA papers": [{"PaperId": "https://openalex.org/W2126501322", "PaperTitle": "An Efficient Adaptive High Speed Manipulation Architecture for Fast Variable Padding Frequency Domain Motion Estimation", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Louisiana at Lafayette": 4.0}, "Authors": ["Yasser Ismail", "M Shaaban", "Jason McNeely", "Magdy Bayoumi"]}]}, {"DBLP title": "Buffer Controller-Based Multiple Processing Element Utilization for Dataflow Synthesis.", "DBLP authors": ["Woohyung Chun", "Sungroh Yoon", "Sangjin Hong"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2049388", "OA papers": [{"PaperId": "https://openalex.org/W2134010649", "PaperTitle": "Buffer Controller-Based Multiple Processing Element Utilization for Dataflow Synthesis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Samsung (South Korea)": 1.0, "Korea University": 1.0, "Stony Brook University": 1.0}, "Authors": ["Woohyung Chun", "Sungroh Yoon", "Sangjin Hong"]}]}, {"DBLP title": "A Hardware Implementation of a Run-Time Scheduler for Reconfigurable Systems.", "DBLP authors": ["Juan Antonio Clemente", "Javier Resano", "Carlos Gonz\u00e1lez", "Daniel Mozos"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2050158", "OA papers": [{"PaperId": "https://openalex.org/W2172029260", "PaperTitle": "A Hardware Implementation of a Run-Time Scheduler for Reconfigurable Systems", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Universidad Complutense de Madrid": 3.5, "Universidad de Zaragoza": 0.5}, "Authors": ["Juan Antonio Clemente", "Javier Resano", "Carlos Gonz\u00e1lez", "Daniel Mozos"]}]}, {"DBLP title": "Discretized Network Flow Techniques for Timing and Wire-Length Driven Incremental Placement With White-Space Satisfaction.", "DBLP authors": ["Shantanu Dutt", "Huan Ren"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2050632", "OA papers": [{"PaperId": "https://openalex.org/W2109024903", "PaperTitle": "Discretized Network Flow Techniques for Timing and Wire-Length Driven Incremental Placement With White-Space Satisfaction", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Illinois at Chicago": 2.0}, "Authors": ["Shantanu Dutt", "Huan Ren"]}]}, {"DBLP title": "A Provably High-Probability White-Space Satisfaction Algorithm With Good Performance for Standard-Cell Detailed Placement.", "DBLP authors": ["Huan Ren", "Shantanu Dutt"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2047876", "OA papers": [{"PaperId": "https://openalex.org/W2096178686", "PaperTitle": "A Provably High-Probability White-Space Satisfaction Algorithm With Good Performance for Standard-Cell Detailed Placement", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Illinois at Chicago": 2.0}, "Authors": ["Huan Ren", "Suneel Dutt"]}]}, {"DBLP title": "A Sub-1 V, 26 muW, Low-Output-Impedance CMOS Bandgap Reference With a Low Dropout or Source Follower Mode.", "DBLP authors": ["David C. W. Ng", "David K. K. Kwong", "Ngai Wong"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2046658", "OA papers": [{"PaperId": "https://openalex.org/W2128257405", "PaperTitle": "A Sub-1 V, 26 $\\mu$W, Low-Output-Impedance CMOS Bandgap Reference With a Low Dropout or Source Follower Mode", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Applied Science and Technology Research Institute": 2.0, "Dept. of Electr. & Electron. Eng., Univ. of Hong Kong, Hong Kong, , China": 1.0}, "Authors": ["David Y. W. Ng", "David Kwong", "Ngai Wong"]}]}, {"DBLP title": "A 140 Mb/s to 1.96 Gb/s Referenceless Transceiver With 7.2 \u00b5s Frequency Acquisition Time.", "DBLP authors": ["Inhwa Jung", "Daejung Shin", "Taejin Kim", "Chulwoo Kim"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2047953", "OA papers": [{"PaperId": "https://openalex.org/W2136888141", "PaperTitle": "A 140 Mb/s to 1.96 Gb/s Referenceless Transceiver With 7.2 $\\mu$s Frequency Acquisition Time", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Korea University": 3.0, "Doestek Corp., Seoul, South Korea": 1.0}, "Authors": ["Inhwa Jung", "Daejung Shin", "Taejin Kim", "Chulwoo Kim"]}]}, {"DBLP title": "Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS.", "DBLP authors": ["S. Lin", "Y.-B. Kim", "Fabrizio Lombardi"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2047954", "OA papers": [{"PaperId": "https://openalex.org/W2143279430", "PaperTitle": "Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS", "Year": 2011, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Sheng Hsien Lin", "Yong Jin Kim", "Fabrizio Lombardi"]}]}, {"DBLP title": "Aggressive Runtime Leakage Control Through Adaptive Light-Weight Vth Hopping With Temperature and Process Variation.", "DBLP authors": ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2047955", "OA papers": [{"PaperId": "https://openalex.org/W2100941134", "PaperTitle": "Aggressive Runtime Leakage Control Through Adaptive Light-Weight $V_{\\rm th}$ Hopping With Temperature and Process Variation", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Cincinnati": 3.0}, "Authors": ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"]}]}, {"DBLP title": "Built-in Jitter Measurement Circuit With Calibration Techniques for a 3-GHz Clock Generator.", "DBLP authors": ["Kuo-Hsing Cheng", "Jen-Chieh Liu", "Chih-Yu Chang", "Shu-Yu Jiang", "Kai-Wei Hong"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2052377", "OA papers": [{"PaperId": "https://openalex.org/W2110852606", "PaperTitle": "Built-in Jitter Measurement Circuit With Calibration Techniques for a 3-GHz Clock Generator", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"National Central University": 3.0, "ELAN Microelectronics (Taiwan)": 1.0, "Acer (Taiwan)": 1.0}, "Authors": ["Kuo-Hsing Cheng", "Jen-Chieh Liu", "Chih Han Chang", "Shu-Yu Jiang", "Kai-Wei Hong"]}]}, {"DBLP title": "Flexible Hardware Architecture of Hierarchical K-Means Clustering for Large Cluster Number.", "DBLP authors": ["Tse-Wei Chen", "Shao-Yi Chien"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2049669", "OA papers": [{"PaperId": "https://openalex.org/W2158397252", "PaperTitle": "Flexible Hardware Architecture of Hierarchical K-Means Clustering for Large Cluster Number", "Year": 2011, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Tse-Wei Chen", "Shao-Yi Chien"]}]}, {"DBLP title": "Yield Enhancement by Bad-Die Recycling and Stacking With Though-Silicon Vias.", "DBLP authors": ["Yung-Fa Chou", "Ding-Ming Kwai", "Cheng-Wen Wu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2051466", "OA papers": [{"PaperId": "https://openalex.org/W2113849526", "PaperTitle": "Yield Enhancement by Bad-Die Recycling and Stacking With Though-Silicon Vias", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National Tsing Hua University": 2.0, "Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan": 1.0}, "Authors": ["Yung-Fa Chou", "Ding-Ming Kwai", "Cheng-Wen Wu"]}]}, {"DBLP title": "A Time-Aware Fault Tolerance Scheme to Improve Reliability of Multilevel Phase-Change Memory in the Presence of Significant Resistance Drift.", "DBLP authors": ["Wei Xu", "Tong Zhang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2052640", "OA papers": [{"PaperId": "https://openalex.org/W2126370767", "PaperTitle": "A Time-Aware Fault Tolerance Scheme to Improve Reliability of Multilevel Phase-Change Memory in the Presence of Significant Resistance Drift", "Year": 2011, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Marvell (United States)": 1.0, "Rensselaer Polytechnic Institute": 1.0}, "Authors": ["Wei Xu", "Tong Zhang"]}]}, {"DBLP title": "Dynamic Transfer of Computation to Processor Cache for Yield and Reliability Improvement.", "DBLP authors": ["Somnath Paul", "Swarup Bhunia"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2049389", "OA papers": [{"PaperId": "https://openalex.org/W2129955113", "PaperTitle": "Dynamic Transfer of Computation to Processor Cache for Yield and Reliability Improvement", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Case Western Reserve University": 2.0}, "Authors": ["Soumen Paul", "Swarup Bhunia"]}]}, {"DBLP title": "Design-for-Debug Architecture for Distributed Embedded Logic Analysis.", "DBLP authors": ["Ho Fai Ko", "Adam B. Kinsman", "Nicola Nicolici"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2050501", "OA papers": [{"PaperId": "https://openalex.org/W2134518125", "PaperTitle": "Design-for-Debug Architecture for Distributed Embedded Logic Analysis", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"McMaster University": 3.0}, "Authors": ["Ho Ko", "Adam B. Kinsman", "Nicola Nicolici"]}]}, {"DBLP title": "A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating.", "DBLP authors": ["Shota Ishihara", "Masanori Hariyama", "Michitaka Kameyama"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2050500", "OA papers": [{"PaperId": "https://openalex.org/W2029663117", "PaperTitle": "A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Tohoku University": 3.0}, "Authors": ["Sumio Ishihara", "Masanori Hariyama", "Masakuni Kameyama"]}]}, {"DBLP title": "Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines.", "DBLP authors": ["Kamran Eshraghian", "Kyoung-Rok Cho", "Omid Kavehei", "Soon-Ku Kang", "Derek Abbott", "Sung-Mo Steve Kang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2049867", "OA papers": [{"PaperId": "https://openalex.org/W2149055332", "PaperTitle": "Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines", "Year": 2011, "CitationCount": 226, "EstimatedCitation": 226, "Affiliations": {"Chungbuk National University": 3.5, "University of Adelaide": 1.5, "University of California, Merced": 1.0}, "Authors": ["Kamran Eshraghian", "Kyoung-Rok Cho", "Omid Kavehei", "Soon-Ku Kang", "Derek Abbott", "Sung-Mo Kang"]}]}, {"DBLP title": "An Ultra Low Power Baseband Transceiver IC for Wireless Body Area Network in 0.18-mu m CMOS Technology.", "DBLP authors": ["Xin Liu", "Yuanjin Zheng", "Bin Zhao", "Yisheng Wang", "Myint Wai Phyu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2053393", "OA papers": [{"PaperId": "https://openalex.org/W2101171282", "PaperTitle": "An Ultra Low Power Baseband Transceiver IC for Wireless Body Area Network in 0.18-$\\mu$m CMOS Technology", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Institute of Microelectronics": 2.333333333333333, "Agency for Science, Technology and Research": 2.333333333333333, "Nanyang Technological University": 0.3333333333333333}, "Authors": ["Xin Liu", "Yuanjin Zheng", "Bin Zhao", "Yisheng Wang", "Myint Wai Phyub"]}]}, {"DBLP title": "Robust Level Converter for Sub-Threshold/Super-Threshold Operation: 100 mV to 2.5 V.", "DBLP authors": ["Ik Joon Chang", "Jae-Joon Kim", "Keejong Kim", "Kaushik Roy"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2051240", "OA papers": [{"PaperId": "https://openalex.org/W2144168755", "PaperTitle": "Robust Level Converter for Sub-Threshold/Super-Threshold Operation:100 mV to 2.5 V", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Purdue University West Lafayette": 1.0, "IBM Research - Thomas J. Watson Research Center": 1.0, "Broadcom (United States)": 2.0}, "Authors": ["Ik Joon Chang", "Jae-Joon Kim", "Kee-Jong Kim", "Kaushik Roy"]}]}, {"DBLP title": "10-bit 100-MS/s Pipelined ADC Using Input-Swapped Opamp Sharing and Self-Calibrated V/I Converter.", "DBLP authors": ["Moo-young Kim", "Jinwoo Kim", "Tagjong Lee", "Chulwoo Kim"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2050915", "OA papers": [{"PaperId": "https://openalex.org/W2107761951", "PaperTitle": "10-bit 100-MS/s Pipelined ADC Using Input-Swapped Opamp Sharing and Self-Calibrated V/I Converter", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Korea University": 4.0}, "Authors": ["Moo Hwan Kim", "Jinwoo Kim", "Tagjong Lee", "Chulwoo Kim"]}]}, {"DBLP title": "Through-Silicon Via Planning in 3-D Floorplanning.", "DBLP authors": ["Ming-Chao Tsai", "Ting-Chi Wang", "Ting Ting Hwang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2050012", "OA papers": [{"PaperId": "https://openalex.org/W2152965341", "PaperTitle": "Through-Silicon Via Planning in 3-D Floorplanning", "Year": 2011, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Ming-Chao Tsai", "Ting-Chi Wang", "TingTing Hwang"]}]}, {"DBLP title": "Shielding Methodologies in the Presence of Power/Ground Noise.", "DBLP authors": ["Sel\u00e7uk K\u00f6se", "Emre Salman", "Eby G. Friedman"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2054119", "OA papers": [{"PaperId": "https://openalex.org/W2121228876", "PaperTitle": "Shielding Methodologies in the Presence of Power/Ground Noise", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Rochester": 3.0}, "Authors": ["Selcuk Kose", "Emre Salman", "Eby G. Friedman"]}]}, {"DBLP title": "Low Latency and Energy Efficient Scalable Architecture for Massive NoCs Using Generalized de Bruijn Graph.", "DBLP authors": ["Mohammad Hosseinabady", "Mohammad Reza Kakoee", "Jimson Mathew", "Dhiraj K. Pradhan"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2050914", "OA papers": [{"PaperId": "https://openalex.org/W2171351564", "PaperTitle": "Low Latency and Energy Efficient Scalable Architecture for Massive NoCs Using Generalized de Bruijn Graph", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Bristol": 3.0, "University of Bologna": 1.0}, "Authors": ["Mohammad Hosseinabady", "Mohammad Reza Kakoee", "Jimson Mathew", "Dhiraj K. Pradhan"]}]}, {"DBLP title": "A Wide Voltage Range Digital I/O Design Using Novel Floating N-Well Circuit.", "DBLP authors": ["Chua-Chin Wang", "Chia-Hao Hsu", "Szu-Chia Liao", "Yi-Cheng Liu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2049668", "OA papers": [{"PaperId": "https://openalex.org/W2098335407", "PaperTitle": "A Wide Voltage Range Digital I/O Design Using Novel Floating N-Well Circuit", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Sun Yat-sen University": 4.0}, "Authors": ["Chua-Chin Wang", "Chia-Hao Hsu", "Szu-Chia Liao", "Yicheng Liu"]}]}, {"DBLP title": "A Parameterized Programmable MIMO Decoding Architecture With a Scalable Instruction Set and Compiler.", "DBLP authors": ["Karim Mohammed", "Mohamed I. A. Mohamed", "Babak Daneshrad"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2049592", "OA papers": [{"PaperId": "https://openalex.org/W2129127402", "PaperTitle": "A Parameterized Programmable MIMO Decoding Architecture With a Scalable Instruction Set and Compiler", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Los Angeles": 3.0}, "Authors": ["Karim Mohammed", "M. I. A. Mohamed", "Babak Daneshrad"]}]}, {"DBLP title": "An 8M Polygons/s 3-D Graphics SoC With Full Hardware Geometric and Rendering Engine for Mobile Applications.", "DBLP authors": ["Jeonghun Kim", "Hanjun Choi", "Sungyeal Yoon", "Taesik Bang", "Jongchan Park", "Chaehyun Jung", "Jason Cong"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2051568", "OA papers": [{"PaperId": "https://openalex.org/W2128200518", "PaperTitle": "An 8M Polygons/s 3-D Graphics SoC With Full Hardware Geometric and Rendering Engine for Mobile Applications", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Los Angeles": 2.0, "R&D Center, Nexuschip Co., Seoul, South Korea": 5.0}, "Authors": ["Jeonghun Kim", "Han-Jun Choi", "Sungyeal Yoon", "Taesik Bang", "Jongchan Park", "Chae-Hyun Jung", "Jason Cong"]}]}, {"DBLP title": "Hardware Implementation of Rayleigh and Ricean Variate Generators.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2051465", "OA papers": [{"PaperId": "https://openalex.org/W2139781529", "PaperTitle": "Hardware Implementation of Rayleigh and Ricean Variate Generators", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"TransAlta (Canada)": 2.0, "University of Alberta": 1.0}, "Authors": ["Amirhossein Alimohammad", "S.F. Fard", "Bruce F. Cockburn"]}]}, {"DBLP title": "An Efficient FPGA Design of Residue-to-Binary Converter for the Moduli Set 2n+1, 2n, 2n-1.", "DBLP authors": ["Kazeem Alagbe Gbolagade", "George Razvan Voicu", "Sorin Dan Cotofana"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2050608", "OA papers": [{"PaperId": "https://openalex.org/W2184450606", "PaperTitle": "An Efficient FPGA Design of Residue-to-Binary Converter for the Moduli Set $\\{2n+1,2n,2n-1\\}$", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Kazeem Alagbe Gbolagade", "George Razvan Voicu", "Sorin Cotofana"]}]}, {"DBLP title": "Novel Low Overhead Post-Silicon Self-Correction Technique for Parallel Prefix Adders Using Selective Redundancy and Adaptive Clocking.", "DBLP authors": ["Swaroop Ghosh", "Kaushik Roy"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2051169", "OA papers": [{"PaperId": "https://openalex.org/W2144755729", "PaperTitle": "Novel Low Overhead Post-Silicon Self-Correction Technique for Parallel Prefix Adders Using Selective Redundancy and Adaptive Clocking", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Purdue University West Lafayette": 2.0}, "Authors": ["Saranya Ghosh", "Kaushik Roy"]}]}, {"DBLP title": "Revisiting the Itoh-Tsujii Inversion Algorithm for FPGA Platforms.", "DBLP authors": ["Chester Rebeiro", "Sujoy Sinha Roy", "Sankara Reddy", "Debdeep Mukhopadhyay"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2051343", "OA papers": [{"PaperId": "https://openalex.org/W2032492064", "PaperTitle": "Revisiting the Itoh-Tsujii Inversion Algorithm for FPGA Platforms", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Indian Institute of Technology Kharagpur": 4.0}, "Authors": ["Chester Rebeiro", "Scott Roy", "D. Nageshwar Reddy", "D. Mukhopadhyay"]}]}, {"DBLP title": "Energy-Adaptive Dual-Field Processor for High-Performance Elliptic Curve Cryptographic Applications.", "DBLP authors": ["Jyu-Yuan Lai", "Chih-Tsun Huang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2048134", "OA papers": [{"PaperId": "https://openalex.org/W2145280842", "PaperTitle": "Energy-Adaptive Dual-Field Processor for High-Performance Elliptic Curve Cryptographic Applications", "Year": 2011, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Jyu-Yuan Lai", "Chih-Tsun Huang"]}]}, {"DBLP title": "CVNS-Based Storage and Refreshing Scheme for a Multi-Valued Dynamic Memory.", "DBLP authors": ["Golnar Khodabandehloo", "Mitra Mirhassani", "Majid Ahmadi"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2048588", "OA papers": [{"PaperId": "https://openalex.org/W2096263144", "PaperTitle": "CVNS-Based Storage and Refreshing Scheme for a Multi-Valued Dynamic Memory", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Windsor": 3.0}, "Authors": ["G. Khodabandehloo", "Mitra Mirhassani", "Majid Ahmadi"]}]}, {"DBLP title": "Quadrant-Based Online Spatial and Temporal Compressive Acquisition for CMOS Image Sensor.", "DBLP authors": ["Milin Zhang", "Amine Bermak"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2053055", "OA papers": [{"PaperId": "https://openalex.org/W2170060015", "PaperTitle": "Quadrant-Based Online Spatial and Temporal Compressive Acquisition for CMOS Image Sensor", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Milin Zhang", "Amine Bermak"]}]}, {"DBLP title": "Efficient Design of a Hybrid Adder in Quantum-Dot Cellular Automata.", "DBLP authors": ["Vikram Pudi", "K. Sridharan"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2054120", "OA papers": [{"PaperId": "https://openalex.org/W2047063904", "PaperTitle": "Efficient Design of a Hybrid Adder in Quantum-Dot Cellular Automata", "Year": 2011, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["Vikram Pudi", "K. Sridharan"]}]}, {"DBLP title": "Multi-FPGA System With Unlimited and Self-Timed Wave-Pipelined Multiplexed Routing.", "DBLP authors": ["Tobias Strauch"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2055170", "OA papers": [{"PaperId": "https://openalex.org/W2104097364", "PaperTitle": "Multi-FPGA System With Unlimited and Self-Timed Wave-Pipelined Multiplexed Routing", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"R&D, EDAptability e.K., Munich, Germany#TAB#": 1.0}, "Authors": ["Tobias Strauch"]}]}, {"DBLP title": "A 4T Low-Power Linear-Output Current-Mediated CMOS Image Sensor.", "DBLP authors": ["Fang Tang", "Amine Bermak"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2053054", "OA papers": [{"PaperId": "https://openalex.org/W2032452252", "PaperTitle": "A 4T Low-Power Linear-Output Current-Mediated CMOS Image Sensor", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Fang Tang", "Amine Bermak"]}]}, {"DBLP title": "Understanding the Potential and the Limits of Germanium pMOSFETs for VLSI Circuits From Experimental Measurements.", "DBLP authors": ["Paolo Magnone", "Felice Crupi", "Massimo Alioto", "Ben Kaczer", "Brice De Jaeger"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2053226", "OA papers": [{"PaperId": "https://openalex.org/W2097822039", "PaperTitle": "Understanding the Potential and the Limits of Germanium pMOSFETs for VLSI Circuits From Experimental Measurements", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Calabria": 2.0, "University of Siena": 1.0, "Imec": 2.0}, "Authors": ["Paolo Magnone", "Felice Crupi", "Massimo Alioto", "Ben Kaczer", "B. De Jaeger"]}]}, {"DBLP title": "Design and Characterization of a Multilevel DRAM.", "DBLP authors": ["John C. Koob", "Sue Ann Ung", "Bruce F. Cockburn", "Duncan G. Elliott"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2051569", "OA papers": [{"PaperId": "https://openalex.org/W2108281294", "PaperTitle": "Design and Characterization of a Multilevel DRAM", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Alberta": 3.0, "Intel (United States)": 1.0}, "Authors": ["J.C. Koob", "S. A. Ung", "Bruce F. Cockburn", "D. S. Elliott"]}]}, {"DBLP title": "Inquisitive Defect Cache: A Means of Combating Manufacturing Induced Process Variation.", "DBLP authors": ["Avesta Sasan", "Houman Homayoun", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2055589", "OA papers": [{"PaperId": "https://openalex.org/W2138374118", "PaperTitle": "Inquisitive Defect Cache: A Means of Combating Manufacturing Induced Process Variation", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of California, Irvine": 4.0}, "Authors": ["Avesta Sasan", "Houman Homayoun", "Ahmed M. Eltawil", "Fadi J. Kurdahi"]}]}, {"DBLP title": "A 10 b 50 MS/s Opamp-Sharing Pipeline A/D With Current-Reuse OTAs.", "DBLP authors": ["Kailash Chandrashekar", "Bertan Bakkaloglu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2052376", "OA papers": [{"PaperId": "https://openalex.org/W2104766481", "PaperTitle": "A 10 b 50 MS/s Opamp-Sharing Pipeline A/D With Current-Reuse OTAs", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["K. Chandrashekar", "Bertan Bakkaloglu"]}]}, {"DBLP title": "Accurate Temperature Estimation Using Noisy Thermal Sensors for Gaussian and Non-Gaussian Cases.", "DBLP authors": ["Yufu Zhang", "Ankur Srivastava"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2051567", "OA papers": [{"PaperId": "https://openalex.org/W2149527282", "PaperTitle": "Accurate Temperature Estimation Using Noisy Thermal Sensors for Gaussian and Non-Gaussian Cases", "Year": 2011, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Yufu Zhang", "Avanish Kumar Srivastava"]}]}, {"DBLP title": "SVFD: A Versatile Online Fault Detection Scheme via Checking of Stability Violation.", "DBLP authors": ["Guihai Yan", "Yinhe Han", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2052839", "OA papers": [{"PaperId": "https://openalex.org/W2122680347", "PaperTitle": "SVFD: A Versatile Online Fault Detection Scheme via Checking of Stability Violation", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Institute of Computing Technology": 3.0}, "Authors": ["Yinhe Han", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "Architectural Frameworks for Security and Reliability of MPSoCs.", "DBLP authors": ["Krutartha Patel", "Sri Parameswaran", "Roshan G. Ragel"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2053856", "OA papers": [{"PaperId": "https://openalex.org/W2165904667", "PaperTitle": "Architectural Frameworks for Security and Reliability of MPSoCs", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"UNSW Sydney": 2.0, "University of Peradeniya": 1.0}, "Authors": ["K. C. Patel", "Sreejith Parameswaran", "Roshan Ragel"]}]}, {"DBLP title": "Design Techniques to Facilitate Processor Power Delivery in 3-D Processor-DRAM Integrated Systems.", "DBLP authors": ["Qi Wu", "Tong Zhang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2053565", "OA papers": [{"PaperId": "https://openalex.org/W2171537336", "PaperTitle": "Design Techniques to Facilitate Processor Power Delivery in 3-D Processor-DRAM Integrated Systems", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Rensselaer Polytechnic Institute": 2.0}, "Authors": ["Qi Wu", "Tong Zhang"]}]}, {"DBLP title": "Fast Placement-Aware 3-D Floorplanning Using Vertical Constraints on Sequence Pairs.", "DBLP authors": ["Rajeev K. Nain", "Malgorzata Chrzanowska-Jeske"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2055247", "OA papers": [{"PaperId": "https://openalex.org/W2161137937", "PaperTitle": "Fast Placement-Aware 3-D Floorplanning Using Vertical Constraints on Sequence Pairs", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Portland State University": 2.0}, "Authors": ["Rajeev K. Nain", "Malgorzata Chrzanowska-Jeske"]}]}, {"DBLP title": "Energy-Efficient Trace Reuse Cache for Embedded Processors.", "DBLP authors": ["Yi-Ying Tsai", "Chung-Ho Chen"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2055908", "OA papers": [{"PaperId": "https://openalex.org/W2158280092", "PaperTitle": "Energy-Efficient Trace Reuse Cache for Embedded Processors", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Yi-Ying Tsai", "Chung-Ho Chen"]}]}, {"DBLP title": "Analysis Towards Minimization of Total SRAM Energy Over Active and Idle Operating Modes.", "DBLP authors": ["Naveen Verma"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2055906", "OA papers": [{"PaperId": "https://openalex.org/W2168106261", "PaperTitle": "Analysis Towards Minimization of Total SRAM Energy Over Active and Idle Operating Modes", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Princeton University": 1.0}, "Authors": ["N. K. Verma"]}]}, {"DBLP title": "A Predictive and Accurate Interconnect Density Function: The Core of a Novel Interconnect-Centric Prediction Engine.", "DBLP authors": ["Ahmad Atghiaee", "Nasser Masoumi"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2053946", "OA papers": [{"PaperId": "https://openalex.org/W2168459766", "PaperTitle": "A Predictive and Accurate Interconnect Density Function: The Core of a Novel Interconnect-Centric Prediction Engine", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["Ahmad Atghiaee", "Nasser Masoumi"]}]}, {"DBLP title": "A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology.", "DBLP authors": ["Won-Joo Yun", "Hyun-Woo Lee", "Dongsuk Shin", "Suki Kim"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2053395", "OA papers": [{"PaperId": "https://openalex.org/W2160173333", "PaperTitle": "A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"[Hynix Semicond. Inc., Icheon, South Korea]": 3.0, "Korea University": 1.0}, "Authors": ["Won-Joo Yun", "Hyun Lee", "Dongsuk D. Shin", "Suki Kim"]}]}, {"DBLP title": "A Utilitarian Approach to Variation Aware Delay, Power, and Crosstalk Noise Optimization.", "DBLP authors": ["Upavan Gupta", "Nagarajan Ranganathan"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2053394", "OA papers": [{"PaperId": "https://openalex.org/W2115661504", "PaperTitle": "A Utilitarian Approach to Variation Aware Delay, Power, and Crosstalk Noise Optimization", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["U. Gupta", "Nagarajan Ranganathan"]}]}, {"DBLP title": "A Read-Disturb-Free, Differential Sensing 1R/1W Port, 8T Bitcell Array.", "DBLP authors": ["Jaydeep P. Kulkarni", "Ashish Goel", "Patrick Ndai", "Kaushik Roy"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2055169", "OA papers": [{"PaperId": "https://openalex.org/W2110589036", "PaperTitle": "A Read-Disturb-Free, Differential Sensing 1R/1W Port, 8T Bitcell Array", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {}, "Authors": ["Jaydeep P. Kulkarni", "Atul Goel", "Patrick Ndai", "Kaushik Roy"]}]}, {"DBLP title": "A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters.", "DBLP authors": ["Manas Ranjan Meher", "Ching-Chuen Jong", "Chip-Hong Chang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2060374", "OA papers": [{"PaperId": "https://openalex.org/W2169259948", "PaperTitle": "A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["M. R. Meher", "Ching Chuen Jong", "Chip-Hong Chang"]}]}, {"DBLP title": "VLSI Characterization of the Cryptographic Hash Function BLAKE.", "DBLP authors": ["Luca Henzen", "Jean-Philippe Aumasson", "Willi Meier", "Raphael Chung-Wei Phan"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2060373", "OA papers": [{"PaperId": "https://openalex.org/W2094173427", "PaperTitle": "VLSI Characterization of the Cryptographic Hash Function BLAKE", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"ETH Zurich": 1.0, "Nagravision SA, Cheseaux, Switzerland": 1.0, "FHNW, IAST Inst., Windisch, Switzerland": 1.0, "Loughborough University": 1.0}, "Authors": ["Luca Henzen", "Jean-Philippe Aumasson", "Wayne R. Meier", "Raphael C.-W. Phan"]}]}, {"DBLP title": "Reducing the Storage Requirements of a Test Sequence by Using One or Two Background Vectors.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2055588", "OA papers": [{"PaperId": "https://openalex.org/W2130753346", "PaperTitle": "Reducing the Storage Requirements of a Test Sequence by Using One or Two Background Vectors", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "ADC/DAC Loopback Linearity Testing by DAC Output Offsetting and Scaling.", "DBLP authors": ["Xuan-Lun Huang", "Jiun-Lang Huang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2063443", "OA papers": [{"PaperId": "https://openalex.org/W2152310581", "PaperTitle": "ADC/DAC Loopback Linearity Testing by DAC Output Offsetting and Scaling", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Industrial Technology Research Institute": 1.0, "National Taiwan University": 1.0}, "Authors": ["Xuan-Lun Huang", "Jiun-Lang Huang"]}]}, {"DBLP title": "High Resolution Application Specific Fault Diagnosis of FPGAs.", "DBLP authors": ["Mehdi Baradaran Tahoori"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2056941", "OA papers": [{"PaperId": "https://openalex.org/W2129477818", "PaperTitle": "High Resolution Application Specific Fault Diagnosis of FPGAs", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Department of Computer Science, Institute of Computer Science and Engineering ITEC, Karlsruhe Institute of Technology, Karlsruhe, Germany": 1.0}, "Authors": ["Mehdi B. Tahoori"]}]}, {"DBLP title": "Selected Transition Time Adjustment for Tolerating Crosstalk Effects on Network-on-Chip Interconnects.", "DBLP authors": ["Ying Zhang", "Huawei Li", "Yinghua Min", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2062201", "OA papers": [{"PaperId": "https://openalex.org/W2110002829", "PaperTitle": "Selected Transition Time Adjustment for Tolerating Crosstalk Effects on Network-on-Chip Interconnects", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Institute of Computing Technology": 4.0}, "Authors": ["Ying Zhang", "Huawei Li", "Yinghua Min", "Xiaowei Li"]}]}, {"DBLP title": "Power Gating Aware Task Scheduling in MPSoC.", "DBLP authors": ["Yu Wang", "Jiang Xu", "Yan Xu", "Weichen Liu", "Huazhong Yang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2055907", "OA papers": [{"PaperId": "https://openalex.org/W2121397687", "PaperTitle": "Power Gating Aware Task Scheduling in MPSoC", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Tsinghua University": 3.0, "Hong Kong University of Science and Technology": 2.0}, "Authors": ["Yu Wang", "Jiang Xu", "Yan Xu", "Weichen Liu", "Huazhong Yang"]}]}, {"DBLP title": "Energy-Efficient Joint Scheduling and Application-Specific Interconnection Design.", "DBLP authors": ["Cathy Qun Xu", "Chun Jason Xue", "Edwin Hsing-Mean Sha"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2062544", "OA papers": [{"PaperId": "https://openalex.org/W2153253962", "PaperTitle": "Energy-Efficient Joint Scheduling and Application-Specific Interconnection Design", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ericsson (United States)": 1.0, "City University of Hong Kong": 1.0, "The University of Texas at Dallas": 0.5, "Hunan University": 0.5}, "Authors": ["Chong-Yu Xu", "Charlie Changli Xue", "Edwin H.-M. Sha"]}]}, {"DBLP title": "Parallel On-Chip Power Distribution Network Analysis on Multi-Core-Multi-GPU Platforms.", "DBLP authors": ["Zhuo Feng", "Zhiyu Zeng", "Peng Li"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2059718", "OA papers": [{"PaperId": "https://openalex.org/W2123864128", "PaperTitle": "Parallel On-Chip Power Distribution Network Analysis on Multi-Core-Multi-GPU Platforms", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Michigan Technological University": 1.0, "Texas A&M University": 2.0}, "Authors": ["Zhuo Feng", "Zhiyu Zeng", "Peng Li"]}]}, {"DBLP title": "CROA: Design and Analysis of the Custom Rotary Oscillatory Array.", "DBLP authors": ["Vinayak Honkote", "Baris Taskin"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2057265", "OA papers": [{"PaperId": "https://openalex.org/W2163793609", "PaperTitle": "CROA: Design and Analysis of the Custom Rotary Oscillatory Array", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Drexel University": 2.0}, "Authors": ["Vinayak Honkote", "Baris Taskin"]}]}, {"DBLP title": "A Novel Low Area Overhead Direct Adaptive Body Bias (D-ABB) Circuit for Die-to-Die and Within-Die Variations Compensation.", "DBLP authors": ["Hassan Mostafa", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2060503", "OA papers": [{"PaperId": "https://openalex.org/W2122933473", "PaperTitle": "A Novel Low Area Overhead Direct Adaptive Body Bias (D-ABB) Circuit for Die-to-Die and Within-Die Variations Compensation", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Waterloo": 2.0, "American University in Cairo": 1.0}, "Authors": ["Mohamed Hassan", "Mohammad Anis", "Mohamed I. Elmasry"]}]}, {"DBLP title": "On the Use of Simple Electrical Circuit Techniques for Performance Modeling and Optimization in VLSI Systems.", "DBLP authors": ["Gautam Hazari", "H. Narayanan"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2060502", "OA papers": [{"PaperId": "https://openalex.org/W2169075236", "PaperTitle": "On the Use of Simple Electrical Circuit Techniques for Performance Modeling and Optimization in VLSI Systems", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Bombay": 2.0}, "Authors": ["G. Hazari", "Hariharan Narayanan"]}]}, {"DBLP title": "Performance Optimization Using Variable-Latency Design Style.", "DBLP authors": ["Yu-Shih Su", "Da-Chung Wang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2058874", "OA papers": [{"PaperId": "https://openalex.org/W2150959181", "PaperTitle": "Performance Optimization Using Variable-Latency Design Style", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Industrial Technology Research Institute": 1.0, "MediaTek (Taiwan)": 1.0, "National Tsing Hua University": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Yu-Shih Su", "Da-Chung Wang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs.", "DBLP authors": ["Thidapat Chantem", "Xiaobo Sharon Hu", "Robert P. Dick"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2058873", "OA papers": [{"PaperId": "https://openalex.org/W2009360662", "PaperTitle": "Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs", "Year": 2011, "CitationCount": 120, "EstimatedCitation": 120, "Affiliations": {"University of Notre Dame": 2.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Thidapat Chantem", "X. Hu", "Richard P. Dick"]}]}, {"DBLP title": "A Novel Programmable Parallel CRC Circuit.", "DBLP authors": ["Martin Grymel", "Steve B. Furber"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2058872", "OA papers": [{"PaperId": "https://openalex.org/W2114415454", "PaperTitle": "A Novel Programmable Parallel CRC Circuit", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Manchester": 2.0}, "Authors": ["Miros\u0142awa Grymel", "Steve Furber"]}]}, {"DBLP title": "Analysis and Techniques for Mitigating Interference From Power/Signal Lines and to SRAM Circuits in CMOS Inductive-Coupling Link for Low-Power 3-D System Integration.", "DBLP authors": ["Kiichi Niitsu", "Yasufumi Sugimori", "Yoshinori Kohama", "Kenichi Osada", "Naohiko Irie", "Hiroki Ishikuro", "Tadahiro Kuroda"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2056711", "OA papers": [{"PaperId": "https://openalex.org/W2114794165", "PaperTitle": "Analysis and Techniques for Mitigating Interference From Power/Signal Lines and to SRAM Circuits in CMOS Inductive-Coupling Link for Low-Power 3-D System Integration", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Keio University": 5.0, "Hitachi (Japan)": 2.0}, "Authors": ["Kiichi Niitsu", "Yasufumi Sugimori", "Yoshinori Kohama", "Kenichi Osada", "Naohiko Irie", "Hiroki Ishikuro", "Tadahiro Kuroda"]}]}, {"DBLP title": "Test Strength: A Quality Metric for Transition Fault Tests in Full-Scan Circuits.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2057459", "OA papers": [{"PaperId": "https://openalex.org/W2172277726", "PaperTitle": "Test Strength: A Quality Metric for Transition Fault Tests in Full-Scan Circuits", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Statistical Design Optimization of FinFET SRAM Using Back-Gate Voltage.", "DBLP authors": ["Behzad Ebrahimi", "Masoud Rostami", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2059054", "OA papers": [{"PaperId": "https://openalex.org/W2104781003", "PaperTitle": "Statistical Design Optimization of FinFET SRAM Using Back-Gate Voltage", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Tehran": 4.0}, "Authors": ["Bita Ebrahimi", "M. Rostami", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Embedded Memories Fault-Tolerant Pre- and Post-Silicon Optimization.", "DBLP authors": ["Amin Khajeh", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2056397", "OA papers": [{"PaperId": "https://openalex.org/W2160240353", "PaperTitle": "Embedded Memories Fault-Tolerant Pre- and Post-Silicon Optimization", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Irvine": 2.5, "King Saud University": 0.5}, "Authors": ["Amin Khajeh", "Ahmed M. Eltawil", "Fadi J. Kurdahi"]}]}, {"DBLP title": "A System-On-Chip Bus Architecture for Thwarting Integrated Circuit Trojan Horses.", "DBLP authors": ["Lok-Won Kim", "John D. Villasenor"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2060375", "OA papers": [{"PaperId": "https://openalex.org/W2149752542", "PaperTitle": "A System-On-Chip Bus Architecture for Thwarting Integrated Circuit Trojan Horses", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Lok-Won Kim", "J.D. Villasenor"]}]}, {"DBLP title": "Two-Stage, Pipelined Register Renaming.", "DBLP authors": ["Elham Safi", "Andreas Moshovos", "Andreas G. Veneris"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2062545", "OA papers": [{"PaperId": "https://openalex.org/W2143104153", "PaperTitle": "Two-Stage, Pipelined Register Renaming", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["E. Safi", "Andreas Moshovos", "Andreas Veneris"]}]}, {"DBLP title": "Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs.", "DBLP authors": ["Mostafa E. Salehi", "Mehrzad Samadi", "Mehrdad Najibi", "Ali Afzali-Kusha", "Massoud Pedram", "Sied Mehdi Fakhraie"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2057520", "OA papers": [{"PaperId": "https://openalex.org/W2168159522", "PaperTitle": "Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs", "Year": 2011, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Tehran": 4.0, "Amirkabir University of Technology": 1.0, "University of Southern California": 1.0}, "Authors": ["Maryam Salehi", "Mohammad Samadi", "Mehrdad Najibi", "Ali Afzali-Kusha", "Massoud Pedram", "Sied Mehdi Fakhraie"]}]}, {"DBLP title": "A 0.64 mm 2 Real-Time Cascade Face Detection Design Based on Reduced Two-Field Extraction.", "DBLP authors": ["Chih-Rung Chen", "Wei-Su Wong", "Ching-Te Chiu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2069575", "OA papers": [{"PaperId": "https://openalex.org/W2134667272", "PaperTitle": "A 0.64 mm$^{2}$ Real-Time Cascade Face Detection Design Based on Reduced Two-Field Extraction", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"National Tsing Hua University": 1.0}, "Authors": ["Chih-Rung Chen", "Wei-Su Wong", "Ching-Te Chiu"]}]}, {"DBLP title": "A Hybrid Scheme for On-Chip Voltage Regulation in System-On-a-Chip (SOC).", "DBLP authors": ["Juliana Gjanci", "Masud H. Chowdhury"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2072997", "OA papers": [{"PaperId": "https://openalex.org/W2153717200", "PaperTitle": "A Hybrid Scheme for On-Chip Voltage Regulation in System-On-a-Chip (SOC)", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Illinois at Chicago": 2.0}, "Authors": ["J. Gjanci", "Mahbub M. U. Chowdhury"]}]}, {"DBLP title": "Power-Supply Noise Reduction Using Active Inductors in Mixed-Signal Systems.", "DBLP authors": ["Ajay Taparia", "Bhaskar Banerjee", "Thayamkulangara R. Viswanathan"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2063043", "OA papers": [{"PaperId": "https://openalex.org/W2122096884", "PaperTitle": "Power-Supply Noise Reduction Using Active Inductors in Mixed-Signal Systems", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Maxim Integrated (United States)": 1.0, "The University of Texas at Dallas": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["A. Taparia", "Bhaskar Banerjee", "T.R. Viswanathan"]}]}, {"DBLP title": "Path Delay Test Generation Toward Activation of Worst Case Coupling Effects.", "DBLP authors": ["Minjin Zhang", "Huawei Li", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2075945", "OA papers": [{"PaperId": "https://openalex.org/W2124206146", "PaperTitle": "Path Delay Test Generation Toward Activation of Worst Case Coupling Effects", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Institute of Computing Technology": 1.5, "Institute of Automation": 1.5}, "Authors": ["Minjin Zhang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "A Low-Cost Built-In Redundancy-Analysis Scheme for Word-Oriented RAMs With 2-D Redundancy.", "DBLP authors": ["Tsu-Wei Tseng", "Jin-Fu Li"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2066587", "OA papers": [{"PaperId": "https://openalex.org/W2121556616", "PaperTitle": "A Low-Cost Built-In Redundancy-Analysis Scheme for Word-Oriented RAMs With 2-D Redundancy", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Central University": 2.0}, "Authors": ["Tsu-Wei Tseng", "Jin-Fu Li"]}]}, {"DBLP title": "Full Fault Resilience and Relaxed Synchronization Requirements at the Cache-Memory Interface.", "DBLP authors": ["Chengmo Yang", "Alex Orailoglu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2067230", "OA papers": [{"PaperId": "https://openalex.org/W2147708039", "PaperTitle": "Full Fault Resilience and Relaxed Synchronization Requirements at the Cache-Memory Interface", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Delaware": 1.0, "University of California, San Diego": 1.0}, "Authors": ["Chengmo Yang", "Alex Orailoglu"]}]}, {"DBLP title": "Application-Aware Topology Reconfiguration for On-Chip Networks.", "DBLP authors": ["Mehdi Modarressi", "Arash Tavakkol", "Hamid Sarbazi-Azad"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2066586", "OA papers": [{"PaperId": "https://openalex.org/W2121732188", "PaperTitle": "Application-Aware Topology Reconfiguration for On-Chip Networks", "Year": 2011, "CitationCount": 85, "EstimatedCitation": 85, "Affiliations": {"Sharif University of Technology": 2.0, "Institute for Research in Fundamental Sciences": 1.0}, "Authors": ["Mehdi Modarressi", "Amir Tavakkol", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "FPGA Based on Integration of CMOS and RRAM.", "DBLP authors": ["Sansiri Tanachutiwat", "Ming Liu", "Wei Wang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2063444", "OA papers": [{"PaperId": "https://openalex.org/W2120544688", "PaperTitle": "FPGA Based on Integration of CMOS and RRAM", "Year": 2011, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"University at Albany, State University of New York": 2.0, "Inst. of Microelectron., Chinese Acad. of Sci., Beijing, China": 1.0}, "Authors": ["Sansiri Tanachutiwat", "Ming Li", "Wei Wang"]}]}, {"DBLP title": "Configurable Multimode Embedded Floating-Point Units for FPGAs.", "DBLP authors": ["Yee Jern Chong", "Sri Parameswaran"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2072996", "OA papers": [{"PaperId": "https://openalex.org/W2103197133", "PaperTitle": "Configurable Multimode Embedded Floating-Point Units for FPGAs", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Yee Ling Chong", "Sreejith Parameswaran"]}]}, {"DBLP title": "Reconfigurable Routers for Low Power and High Performance.", "DBLP authors": ["Debora Matos", "Caroline Concatto", "M\u00e1rcio Eduardo Kreutz", "Fernanda Lima Kastensmidt", "Luigi Carro", "Altamiro Amadeu Susin"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2068064", "OA papers": [{"PaperId": "https://openalex.org/W2116475504", "PaperTitle": "Reconfigurable Routers for Low Power and High Performance", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Federal University of Rio Grande do Sul": 5.0, "Federal University of Rio Grande do Norte": 1.0}, "Authors": ["Delcio Matos", "Caroline Concatto", "M\u00e1rcio Eduardo Kreutz", "Fernanda Lima Kastensmidt", "Luigi Carro", "Altamiro Amadeu Susin"]}]}, {"DBLP title": "A 14-GHz AC-Coupled Clock Distribution Scheme With Phase Averaging Technique Using Single LC-VCO and Distributed Phase Interpolators.", "DBLP authors": ["Kiichi Niitsu", "Vishwesh V. Kulkarni", "Shinmo Kang", "Hiroki Ishikuro", "Tadahiro Kuroda"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2072794", "OA papers": [{"PaperId": "https://openalex.org/W2160430621", "PaperTitle": "A 14-GHz AC-Coupled Clock Distribution Scheme With Phase Averaging Technique Using Single LC-VCO and Distributed Phase Interpolators", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Kiryu University": 0.3333333333333333, "Gunma University": 0.3333333333333333, "Keio University": 2.833333333333333, "Hitachi (Japan)": 0.5, "Samsung (South Korea)": 1.0}, "Authors": ["Kiichi Niitsu", "V. V. Kulkarni", "Shinmo Kang", "Hiroki Ishikuro", "Tadahiro Kuroda"]}]}, {"DBLP title": "Dynamically Adaptive I-Cache Partitioning for Energy-Efficient Embedded Multitasking.", "DBLP authors": ["Mathew Paul", "Peter Petrov"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2066995", "OA papers": [{"PaperId": "https://openalex.org/W2114693103", "PaperTitle": "Dynamically Adaptive I-Cache Partitioning for Energy-Efficient Embedded Multitasking", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Mathew Paul", "P. Petrov"]}]}, {"DBLP title": "Reducing Power in All Major CAM and SRAM-Based Processor Units via Centralized, Dynamic Resource Size Management.", "DBLP authors": ["Houman Homayoun", "Avesta Sasan", "Jean-Luc Gaudiot", "Alexander V. Veidenbaum"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2064185", "OA papers": [{"PaperId": "https://openalex.org/W2096236366", "PaperTitle": "Reducing Power in All Major CAM and SRAM-Based Processor Units via Centralized, Dynamic Resource Size Management", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"UC Irvine Health": 4.0}, "Authors": ["Houman Homayoun", "Avesta Sasan", "Jean-Luc Gaudiot", "Alexander V. Veidenbaum"]}]}, {"DBLP title": "Linear and Switch-Mode Conversion in 3-D Circuits.", "DBLP authors": ["Jonathan Rosenfeld", "Eby G. Friedman"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2070849", "OA papers": [{"PaperId": "https://openalex.org/W2163330797", "PaperTitle": "Linear and Switch-Mode Conversion in 3-D Circuits", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Joseph B. Rosenfeld", "Eby G. Friedman"]}]}, {"DBLP title": "Vibration Energy Scavenging System With Maximum Power Tracking for Micropower Applications.", "DBLP authors": ["Chao Lu", "Chi-Ying Tsui", "Wing-Hung Ki"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2069574", "OA papers": [{"PaperId": "https://openalex.org/W2165084835", "PaperTitle": "Vibration Energy Scavenging System With Maximum Power Tracking for Micropower Applications", "Year": 2011, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"Purdue University West Lafayette": 1.0, "Hong Kong University of Science and Technology": 2.0}, "Authors": ["Chao Lu", "Chi-Ying Tsui", "Wing-Hung Ki"]}]}, {"DBLP title": "Minimum Supply Voltage and Yield Estimation for Large SRAMs Under Parametric Variations.", "DBLP authors": ["Jiajing Wang", "Benton H. Calhoun"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2071890", "OA papers": [{"PaperId": "https://openalex.org/W2156520002", "PaperTitle": "Minimum Supply Voltage and Yield Estimation for Large SRAMs Under Parametric Variations", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Intel (United States)": 1.0, "University of Virginia": 1.0}, "Authors": ["Jiajing Wang", "Benton H. Calhoun"]}]}, {"DBLP title": "Digit-Level Semi-Systolic and Systolic Structures for the Shifted Polynomial Basis Multiplication Over Binary Extension Fields.", "DBLP authors": ["Arash Hariri", "Arash Reyhani-Masoleh"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2066994", "OA papers": [{"PaperId": "https://openalex.org/W2097771880", "PaperTitle": "Digit-Level Semi-Systolic and Systolic Structures for the Shifted Polynomial Basis Multiplication Over Binary Extension Fields", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Western University": 2.0}, "Authors": ["A. Hariri", "Arash Reyhani-Masoleh"]}]}, {"DBLP title": "A Bias-Dependent Model for the Impact of Process Variations on the SRAM Soft Error Immunity.", "DBLP authors": ["Hassan Mostafa", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2068317", "OA papers": [{"PaperId": "https://openalex.org/W2097189270", "PaperTitle": "A Bias-Dependent Model for the Impact of Process Variations on the SRAM Soft Error Immunity", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Mohamed Hassan", "Mohammad Anis", "Mohamed I. Elmasry"]}]}, {"DBLP title": "Security Evaluation of Balanced 1-of- n Circuits.", "DBLP authors": ["Frank P. Burns", "Alexandre V. Bystrov", "Albert Koelmans", "Alexandre Yakovlev"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2064793", "OA papers": [{"PaperId": "https://openalex.org/W2144010034", "PaperTitle": "Security Evaluation of Balanced 1-of-$n$ Circuits", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Newcastle University": 4.0}, "Authors": ["Frank L. Burns", "Alex Bystrov", "Albert A. Koelmans", "Alex Yakovlev"]}]}, {"DBLP title": "CS-CMOS: A Low-Noise Logic Family for Mixed Signal SoCs.", "DBLP authors": ["Ajay Taparia", "Bhaskar Banerjee", "Thayamkulangara R. Viswanathan"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2089812", "OA papers": [{"PaperId": "https://openalex.org/W2163796804", "PaperTitle": "CS-CMOS: A Low-Noise Logic Family for Mixed Signal SoCs", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Maxim Integrated (United States)": 1.0, "Erik Jonsson School of Engineering, University of Texas, Dallas, TX, USA": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["A. Taparia", "Bhaskar Banerjee", "T.R. Viswanathan"]}]}, {"DBLP title": "Efficient Modulo 2n+1 Multipliers.", "DBLP authors": ["Jian Wen Chen", "Ruo He Yao", "Wei Jing Wu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2080330", "OA papers": [{"PaperId": "https://openalex.org/W2052865078", "PaperTitle": "Efficient Modulo $2^{n}+1$ Multipliers", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"South China University of Technology": 3.0}, "Authors": ["Jianwen Chen", "Ruo-He Yao", "Wei-Jing Wu"]}]}, {"DBLP title": "Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction.", "DBLP authors": ["Jin-Fu Lin", "Soon-Jyh Chang", "Te-Chieh Kung", "Hsin-Wen Ting", "Chih-Hao Huang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2089543", "OA papers": [{"PaperId": "https://openalex.org/W2129523661", "PaperTitle": "Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"National Cheng Kung University": 2.0, "ALi Technol., Taipei, Taiwan": 1.0, "Nat. Kaohsiung Univ. of Appl. Sci., Kaohsiung, Taiwan": 1.0, "Himax (Taiwan)": 1.0}, "Authors": ["Jun Lin", "Soon-Jyh Chang", "Te-Chieh Kung", "Hsin-Wen Ting", "Chih-Hao Huang"]}]}, {"DBLP title": "A Novel Test Flow for One-Time-Programming Applications of NROM Technology.", "DBLP authors": ["Mango Chia-Tso Chao", "Ching-Yu Chin", "Yao-Te Tsou", "Chi-Min Chang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2087044", "OA papers": [{"PaperId": "https://openalex.org/W1979655971", "PaperTitle": "A Novel Test Flow for One-Time-Programming Applications of NROM Technology", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Macronix International (Taiwan)": 1.0}, "Authors": ["M. Chao", "Ching-Yu Chin", "Yao-Te Tsou", "Chi-Min Chang"]}]}, {"DBLP title": "A Built-in Self-Diagnosis and Repair Design With Fail Pattern Identification for Memories.", "DBLP authors": ["Chin-Lung Su", "Rei-Fu Huang", "Cheng-Wen Wu", "Kun-Lun Luo", "Wen Ching Wu"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2073489", "OA papers": [{"PaperId": "https://openalex.org/W2133454107", "PaperTitle": "A Built-in Self-Diagnosis and Repair Design With Fail Pattern Identification for Memories", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"R&D Dept., Skymedi Corp., Hsinchu, Taiwan": 1.0, "MediaTek (Taiwan)": 1.0, "National Tsing Hua University": 1.0, "SOC Technol. Center, Ind. Technol. Res. Inst., Hsinchu, Taiwan": 2.0}, "Authors": ["Chin-Lung Su", "Rei-Fu Huang", "Cheng-Wen Wu", "Kun-lun Luo", "Wen-Ching Wu"]}]}, {"DBLP title": "Performance and Cost Tradeoffs in Metal-Programmable Structured ASICs (MPSAs).", "DBLP authors": ["Usman Ahmed", "Guy G. Lemieux", "Steven J. E. Wilton"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2076841", "OA papers": [{"PaperId": "https://openalex.org/W2101442766", "PaperTitle": "Performance and Cost Tradeoffs in Metal-Programmable Structured ASICs (MPSAs)", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of British Columbia": 3.0}, "Authors": ["Umair Ahmed", "Guy G.F. Lemieux", "Steven J. E. Wilton"]}]}, {"DBLP title": "Gate Leakage Impact on Full Open Defects in Interconnect Lines.", "DBLP authors": ["Daniel Arum\u00ed", "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Joan Figueras", "Stefan Eichenberger", "Camelia Hora", "Bram Kruseman"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2077315", "OA papers": [{"PaperId": "https://openalex.org/W2110755949", "PaperTitle": "Gate Leakage Impact on Full Open Defects in Interconnect Lines", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0, "NXP (Netherlands)": 3.0}, "Authors": ["Daniel Arumi", "Rosa Rodriguez-Montanes", "Juan Figueras", "S. Eichenberger", "C. Hora", "B. Kruseman"]}]}, {"DBLP title": "A Reconfigurable FIR Filter Architecture to Trade Off Filter Performance for Dynamic Power Consumption.", "DBLP authors": ["Seok-Jae Lee", "Ji-Woong Choi", "Seon Wook Kim", "Jongsun Park"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2088142", "OA papers": [{"PaperId": "https://openalex.org/W2125918817", "PaperTitle": "A Reconfigurable FIR Filter Architecture to Trade Off Filter Performance for Dynamic Power Consumption", "Year": 2011, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {}, "Authors": ["Seung-Hwan Lee", "Ji-Woong Choi", "Seon Jeong Kim", "Jongsun Park"]}]}, {"DBLP title": "An Analytical Model Relating FPGA Architecture to Logic Density and Depth.", "DBLP authors": ["Joydip Das", "Andrew Lam", "Steven J. E. Wilton", "Philip Heng Wai Leong", "Wayne Luk"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2079339", "OA papers": [{"PaperId": "https://openalex.org/W2111158608", "PaperTitle": "An Analytical Model Relating FPGA Architecture to Logic Density and Depth", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of British Columbia": 3.0, "University of Sydney": 1.0, "Imperial College London": 1.0}, "Authors": ["Joydip Das", "Arthur M. Lam", "Steven J. E. Wilton", "Philip H. W. Leong", "Wayne Luk"]}]}, {"DBLP title": "Power Delivery for Multicore Systems.", "DBLP authors": ["Aida Todri", "Malgorzata Marek-Sadowska"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2080694", "OA papers": [{"PaperId": "https://openalex.org/W2031343593", "PaperTitle": "Power Delivery for Multicore Systems", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Fermilab": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Aida Todri", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "Clock Distribution Networks in 3-D Integrated Systems.", "DBLP authors": ["Vasilis F. Pavlidis", "Ioannis Savidis", "Eby G. Friedman"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2073724", "OA papers": [{"PaperId": "https://openalex.org/W2097745015", "PaperTitle": "Clock Distribution Networks in 3-D Integrated Systems", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Integrated Syst. Lab., EPFL, Lausanne, Switzerland": 1.0, "University of Rochester": 2.0}, "Authors": ["Vasilis F. Pavlidis", "Ioannis Savidis", "Eby G. Friedman"]}]}, {"DBLP title": "0.84 ps Resolution Clock Skew Measurement via Subsampling.", "DBLP authors": ["Bharadwaj Amrutur", "Pratap Kumar Das", "Rajath Vasudevamurthy"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2083706", "OA papers": [{"PaperId": "https://openalex.org/W2157887705", "PaperTitle": "0.84 ps Resolution Clock Skew Measurement via Subsampling", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Indian Institute of Science Bangalore": 3.0}, "Authors": ["Bharadwaj Amrutur", "P. Das", "Rajath Vasudevamurthy"]}]}, {"DBLP title": "Full-Spectrum Spatial-Temporal Dynamic Thermal Analysis for Nanometer-Scale Integrated Circuits.", "DBLP authors": ["Zyad Hassan", "Nicholas Allec", "Fan Yang", "Li Shang", "Robert P. Dick", "Xuan Zeng"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2076351", "OA papers": [{"PaperId": "https://openalex.org/W2167332534", "PaperTitle": "Full-Spectrum Spatial\u2013Temporal Dynamic Thermal Analysis for Nanometer-Scale Integrated Circuits", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Colorado Boulder": 2.0, "University of Waterloo": 1.0, "Fudan University": 2.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Zyad Hassan", "Nicholas Allec", "Fan Yang", "Li Shang", "Richard P. Dick", "Xuan Zeng"]}]}, {"DBLP title": "A Generalized Conflict-Free Memory Addressing Scheme for Continuous-Flow Parallel-Processing FFT Processors With Rescheduling.", "DBLP authors": ["Pei-Yun Tsai", "Chung-Yi Lin"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2077314", "OA papers": [{"PaperId": "https://openalex.org/W2109070029", "PaperTitle": "A Generalized Conflict-Free Memory Addressing Scheme for Continuous-Flow Parallel-Processing FFT Processors With Rescheduling", "Year": 2011, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"National Central University": 2.0}, "Authors": ["Pei-Yun Tsai", "Chung-Yi Lin"]}]}, {"DBLP title": "MZZ-HVS: Multiple Sleep Modes Zig-Zag Horizontal and Vertical Sleep Transistor Sharing to Reduce Leakage Power in On-Chip SRAM Peripheral Circuits.", "DBLP authors": ["Houman Homayoun", "Avesta Sasan", "Alexander V. Veidenbaum", "Hsin-Cheng Yao", "Shahin Golshan", "Payam Heydari"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2086500", "OA papers": [{"PaperId": "https://openalex.org/W2130488702", "PaperTitle": "MZZ-HVS: Multiple Sleep Modes Zig-Zag Horizontal and Vertical Sleep Transistor Sharing to Reduce Leakage Power in On-Chip SRAM Peripheral Circuits", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 1.0, "University of California, Irvine": 5.0}, "Authors": ["Houman Homayoun", "Avesta Sasan", "Alexander V. Veidenbaum", "Hsin-Cheng Yao", "Shahin Golshan", "Payam Heydari"]}]}, {"DBLP title": "Fast Bit-Parallel Shifted Polynomial Basis Multiplier Using Weakly Dual Basis Over GF(2m).", "DBLP authors": ["Sun-Mi Park", "Ku-Young Chang"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2075946", "OA papers": [{"PaperId": "https://openalex.org/W2116431412", "PaperTitle": "Fast Bit-Parallel Shifted Polynomial Basis Multiplier Using Weakly Dual Basis Over $GF(2^{m})$", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Dept. of Math. Sci., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea": 1.0, "Electronics and Telecommunications Research Institute": 1.0}, "Authors": ["Sun-Hee Park", "Ku-Young Chang"]}]}, {"DBLP title": "Low-Cost Dynamic Compensation Scheme for Local Clocks of Next Generation High Performance Microprocessors.", "DBLP authors": ["Martin Oma\u00f1a", "Cecilia Metra", "T. M. Mak", "Simon Tam"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2085021", "OA papers": [{"PaperId": "https://openalex.org/W2154388149", "PaperTitle": "Low-Cost Dynamic Compensation Scheme for Local Clocks of Next Generation High Performance Microprocessors", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bologna": 2.0, "Intel (United States)": 2.0}, "Authors": ["Martin Omana", "Cecilia Metra", "Tak M. Mak", "Sidney Tam"]}]}, {"DBLP title": "Low Cost Hardware Implementation of Logarithm Approximation.", "DBLP authors": ["Roberto Gutierrez", "Javier Valls"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2081387", "OA papers": [{"PaperId": "https://openalex.org/W2105084502", "PaperTitle": "Low Cost Hardware Implementation of Logarithm Approximation", "Year": 2011, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Miguel Hernandez University": 1.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 1.0}, "Authors": ["Gianaurelio Cuniberti", "J. Valls"]}]}, {"DBLP title": "Defect-Oriented LFSR Reseeding to Target Unmodeled Defects Using Stuck-at Test Sets.", "DBLP authors": ["Xrysovalantis Kavousianos", "Vasileios Tenentes", "Krishnendu Chakrabarty", "Emmanouil Kalligeros"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2079961", "OA papers": [{"PaperId": "https://openalex.org/W1998663784", "PaperTitle": "Defect-Oriented LFSR Reseeding to Target Unmodeled Defects Using Stuck-at Test Sets", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Ioannina": 2.0, "Duke University": 1.0, "University of the Aegean": 1.0}, "Authors": ["Xrysovalantis Kavousianos", "Vasileios Tenentes", "Krishnendu Chakrabarty", "E. Kalligeros"]}]}, {"DBLP title": "A Routing-Aware ILS Design Technique.", "DBLP authors": ["Shibaji Banerjee", "Jimson Mathew", "Dhiraj K. Pradhan", "Bhargab B. Bhattacharya", "Saraju P. Mohanty"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2078526", "OA papers": [{"PaperId": "https://openalex.org/W2102019575", "PaperTitle": "A Routing-Aware ILS Design Technique", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bristol": 3.0, "Indian Statistical Institute": 1.0, "University of North Texas": 1.0}, "Authors": ["S. Banerjee", "Jimson Mathew", "Dhiraj K. Pradhan", "Bhargab B. Bhattacharya", "Soumya D. Mohanty"]}]}, {"DBLP title": "High Productivity Circuit Methodology for a Semi-Custom Embedded Processor.", "DBLP authors": ["David Kidd", "Keven Dunn", "Steve Nishimoto", "Lief O'Donnell", "Daniel Rodriguez"], "year": 2011, "doi": "https://doi.org/10.1109/TVLSI.2010.2081693", "OA papers": [{"PaperId": "https://openalex.org/W2109034578", "PaperTitle": "High Productivity Circuit Methodology for a Semi-Custom Embedded Processor", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Broadcom (United States)": 5.0}, "Authors": ["Desmond Kidd", "Kate M. Dunn", "Satoshi Nishimoto", "Liza O'Donnell", "D. Rodriguez Rodriguez"]}]}]