

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Aug  6 12:30:45 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_simple_obds_synthesis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.908 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|    4|    4|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                              |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                   Instance                                   |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_64     |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        3|        3|  30.000 ns|  30.000 ns|    4|    4|      yes|
        |call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_70   |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_98     |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        3|        3|  30.000 ns|  30.000 ns|    4|    4|      yes|
        |call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_126  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_142    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s  |        3|        3|  30.000 ns|  30.000 ns|    4|    4|      yes|
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_158      |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       14|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        4|    176|     5197|    25182|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       80|     -|
|Register             |        -|      -|      877|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|    176|     6074|    25276|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      5|       ~0|        5|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      1|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+-------+-----+
    |                                   Instance                                   |                              Module                             | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_64     |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        0|  96|  2865|  12992|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_98     |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        0|  72|  1896|   9817|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_142    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s  |        0|   6|   399|    792|    0|
    |call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_70   |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s      |        0|   0|     0|    912|    0|
    |call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_126  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s      |        0|   0|     0|    456|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_158      |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s    |        4|   2|    37|    213|    0|
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                         |                                                                 |        4| 176|  5197|  25182|    0|
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001                                                           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp105                                           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp17                                            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp70                                            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp99                                            |       and|   0|  0|   2|           1|           1|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_64_ap_start  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                                                                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                               |          |   0|  0|  14|           7|           8|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter0       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |input_features_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_features_ap_vld_preg    |   9|          2|    1|          2|
    |input_features_blk_n          |   9|          2|    1|          2|
    |input_features_in_sig         |   9|          2|  256|        512|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  80|         17|  262|        527|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                           Name                                          |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                |    4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg                                                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                  |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_64_ap_start_reg   |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_98_ap_start_reg   |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_142_ap_start_reg  |    1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_158_ap_start_reg    |    1|   0|    1|          0|
    |input_features_ap_vld_preg                                                               |    1|   0|    1|          0|
    |input_features_preg                                                                      |  256|   0|  256|          0|
    |layer2_out_10_reg_560                                                                    |   16|   0|   16|          0|
    |layer2_out_11_reg_565                                                                    |   16|   0|   16|          0|
    |layer2_out_12_reg_570                                                                    |   16|   0|   16|          0|
    |layer2_out_13_reg_575                                                                    |   16|   0|   16|          0|
    |layer2_out_14_reg_580                                                                    |   16|   0|   16|          0|
    |layer2_out_15_reg_585                                                                    |   16|   0|   16|          0|
    |layer2_out_16_reg_590                                                                    |   16|   0|   16|          0|
    |layer2_out_17_reg_595                                                                    |   16|   0|   16|          0|
    |layer2_out_18_reg_600                                                                    |   16|   0|   16|          0|
    |layer2_out_19_reg_605                                                                    |   16|   0|   16|          0|
    |layer2_out_1_reg_515                                                                     |   16|   0|   16|          0|
    |layer2_out_20_reg_610                                                                    |   16|   0|   16|          0|
    |layer2_out_21_reg_615                                                                    |   16|   0|   16|          0|
    |layer2_out_22_reg_620                                                                    |   16|   0|   16|          0|
    |layer2_out_23_reg_625                                                                    |   16|   0|   16|          0|
    |layer2_out_2_reg_520                                                                     |   16|   0|   16|          0|
    |layer2_out_3_reg_525                                                                     |   16|   0|   16|          0|
    |layer2_out_4_reg_530                                                                     |   16|   0|   16|          0|
    |layer2_out_5_reg_535                                                                     |   16|   0|   16|          0|
    |layer2_out_6_reg_540                                                                     |   16|   0|   16|          0|
    |layer2_out_7_reg_545                                                                     |   16|   0|   16|          0|
    |layer2_out_8_reg_550                                                                     |   16|   0|   16|          0|
    |layer2_out_9_reg_555                                                                     |   16|   0|   16|          0|
    |layer2_out_reg_510                                                                       |   16|   0|   16|          0|
    |layer4_out_10_reg_760                                                                    |   16|   0|   16|          0|
    |layer4_out_11_reg_765                                                                    |   16|   0|   16|          0|
    |layer4_out_1_reg_715                                                                     |   16|   0|   16|          0|
    |layer4_out_2_reg_720                                                                     |   16|   0|   16|          0|
    |layer4_out_3_reg_725                                                                     |   16|   0|   16|          0|
    |layer4_out_4_reg_730                                                                     |   16|   0|   16|          0|
    |layer4_out_5_reg_735                                                                     |   16|   0|   16|          0|
    |layer4_out_6_reg_740                                                                     |   16|   0|   16|          0|
    |layer4_out_7_reg_745                                                                     |   16|   0|   16|          0|
    |layer4_out_8_reg_750                                                                     |   16|   0|   16|          0|
    |layer4_out_9_reg_755                                                                     |   16|   0|   16|          0|
    |layer4_out_reg_710                                                                       |   16|   0|   16|          0|
    |layer6_out_1_reg_815                                                                     |   16|   0|   16|          0|
    |layer6_out_reg_810                                                                       |   16|   0|   16|          0|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                    |  877|   0|  877|          0|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       myproject|  return value|
|input_features         |   in|  256|      ap_vld|  input_features|       pointer|
|input_features_ap_vld  |   in|    1|      ap_vld|  input_features|       pointer|
|layer7_out_0           |  out|   16|      ap_vld|    layer7_out_0|       pointer|
|layer7_out_0_ap_vld    |  out|    1|      ap_vld|    layer7_out_0|       pointer|
|layer7_out_1           |  out|   16|      ap_vld|    layer7_out_1|       pointer|
|layer7_out_1_ap_vld    |  out|    1|      ap_vld|    layer7_out_1|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

