Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Jul  6 22:44:22 2024
| Host         : yogurtseversever running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           10 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  get_uart_clk/uart_clock | tmc/FSM_onehot_uart_state_reg_n_0_[0] | tmc/uart_transmitter_pin0             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |                                       |                                       |                2 |              2 |         1.00 |
| ~get_db_clk/CLK          |                                       |                                       |                1 |              3 |         3.00 |
|  get_uart_clk/uart_clock |                                       |                                       |                1 |              4 |         4.00 |
|  get_uart_clk/uart_clock | tmc/counter[3]_i_2_n_0                | tmc/counter[3]_i_1_n_0                |                1 |              4 |         4.00 |
|  get_uart_clk/uart_clock | tmc/p_0_in_0                          | tmc/FSM_onehot_uart_state_reg_n_0_[3] |                1 |              4 |         4.00 |
|  get_db_clk/CLK          |                                       |                                       |                1 |              6 |         6.00 |
| ~get_db_clk/CLK          | db_walk_right/d1/E[0]                 |                                       |                3 |              6 |         2.00 |
|  get_uart_clk/uart_clock | tmc/shift_register[9]_i_1_n_0         |                                       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG           |                                       | get_uart_clk/count[0]_i_1__0_n_0      |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG           |                                       | get_db_clk/clear                      |                6 |             21 |         3.50 |
+--------------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+


