<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\04_Pinout\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/04_Pinout/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="PCIe_Interface_pgjq2elx7" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="topic:1;2:118">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="title:1;3:10">PCIe Interface</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:1;6:8">The PCIe interface operates at 5Gb/sec and is compatible with PCIe
    specification 3.1.a (see <xref href="../../02_References/a_02_references.xml#a_02_references/Ext_ref_pcie31a" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="xref:1;7:116" type="li"><?ditaot gentext?>27</xref>).</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:2;9:8">SERDES P/N signal can be swapped on a per lane basis. Independent
    configuration for P/N swap in the Tx and Rx direction is supported. The
    PCIe serial signals use the M10 family SERDES from the Multimode cell set.
    Note also that the M10 SERDES are synchronous to the PCIE_REFCLK reference
    clock.</p>

    <table id="PCIeInterfacePinDescription" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="table:1;15:45">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="title:2;16:14">PCIe Interface Pin Descriptions</title>

      <tgroup cols="3" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="tgroup:1;18:24">
        <colspec colname="col1" colnum="1" colwidth="1.5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="colspec:1;19:47"/>

        <colspec colname="col2" colnum="2" colwidth=".75in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="colspec:2;21:47"/>

        <colspec colname="col3" colnum="3" colwidth="3.75in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="colspec:3;23:48"/>

        <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="thead:1;25:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="row:1;26:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="entry:1;27:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:3;27:23">Pin Name</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="entry:2;29:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:4;29:23">Type</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="entry:3;31:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:5;31:23">Function</p></entry>
          </row>
        </thead>

        <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="tbody:1;35:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="row:2;36:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="entry:4;37:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:6;37:23">PCIE_RXI_P/N</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="entry:5;39:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:7;39:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="entry:6;41:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:8;41:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="b:1;41:45">PCIe Receive Data</b> </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:9;41:75">M10
            SERDES, 5G mode</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="row:3;45:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="entry:7;46:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:10;46:23">PCIE_TXO_P/N</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="entry:8;48:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:11;48:23">Output</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="entry:9;50:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:12;50:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="b:2;50:45">PCIe Transmit Data</b> </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\PCIe_Interface_pgjq2elx7.xml" xtrc="p:13;50:76">M10
            SERDES, 5G mode </p></entry>
          </row>
        </tbody>
      </tgroup>
    </table>
  </body>
</topic>