{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619159897769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619159897779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 09:38:17 2021 " "Processing started: Fri Apr 23 09:38:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619159897779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619159897779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stand_ki_v1 -c dec_to_ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off stand_ki_v1 -c dec_to_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619159897779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619159898209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619159898209 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mem_mod_gen.vhd " "Can't analyze file -- file mem_mod_gen.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1619159907421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_to_ram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dec_to_ram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619159908451 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "channel_imp_module2.vhd " "Can't analyze file -- file channel_imp_module2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1619159908461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "stand_ki_v1.vhd 2 1 " "Using design file stand_ki_v1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stand_ki_v1-dec_to_ram_tb_behav " "Found design unit 1: stand_ki_v1-dec_to_ram_tb_behav" {  } { { "stand_ki_v1.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/stand_ki_v1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909011 ""} { "Info" "ISGN_ENTITY_NAME" "1 stand_ki_v1 " "Found entity 1: stand_ki_v1" {  } { { "stand_ki_v1.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/stand_ki_v1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909011 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619159909011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stand_ki_v1 " "Elaborating entity \"stand_ki_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619159909011 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_END_PACK_GEN stand_ki_v1.vhd(138) " "Verilog HDL or VHDL warning at stand_ki_v1.vhd(138): object \"s_END_PACK_GEN\" assigned a value but never read" {  } { { "stand_ki_v1.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/stand_ki_v1.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619159909011 "|stand_ki_v1"}
{ "Warning" "WSGN_SEARCH_FILE" "stand_test.vhd 2 1 " "Using design file stand_test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stand_test-stand_test_behav " "Found design unit 1: stand_test-stand_test_behav" {  } { { "stand_test.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/stand_test.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909051 ""} { "Info" "ISGN_ENTITY_NAME" "1 stand_test " "Found entity 1: stand_test" {  } { { "stand_test.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/stand_test.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619159909051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stand_test stand_test:self_test_module " "Elaborating entity \"stand_test\" for hierarchy \"stand_test:self_test_module\"" {  } { { "stand_ki_v1.vhd" "self_test_module" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/stand_ki_v1.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619159909051 ""}
{ "Warning" "WSGN_SEARCH_FILE" "gen.vhd 2 1 " "Using design file gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen-gen_synt " "Found design unit 1: gen-gen_synt" {  } { { "gen.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/gen.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909121 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "gen.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619159909121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen gen:gen_module " "Elaborating entity \"gen\" for hierarchy \"gen:gen_module\"" {  } { { "stand_ki_v1.vhd" "gen_module" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/stand_ki_v1.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619159909121 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_4.vhd 2 1 " "Using design file control_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_4-control_4_behav " "Found design unit 1: control_4-control_4_behav" {  } { { "control_4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/control_4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909151 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_4 " "Found entity 1: control_4" {  } { { "control_4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/control_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619159909151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_4 control_4:control_4_module " "Elaborating entity \"control_4\" for hierarchy \"control_4:control_4_module\"" {  } { { "stand_ki_v1.vhd" "control_4_module" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/stand_ki_v1.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619159909151 ""}
{ "Warning" "WSGN_SEARCH_FILE" "in_out_elem.vhd 2 1 " "Using design file in_out_elem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_out_elem-in_out_elem_behav " "Found design unit 1: in_out_elem-in_out_elem_behav" {  } { { "in_out_elem.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/in_out_elem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909171 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_out_elem " "Found entity 1: in_out_elem" {  } { { "in_out_elem.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/in_out_elem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909171 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619159909171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_out_elem in_out_elem:\\gen1:0:s_port_module " "Elaborating entity \"in_out_elem\" for hierarchy \"in_out_elem:\\gen1:0:s_port_module\"" {  } { { "stand_ki_v1.vhd" "\\gen1:0:s_port_module" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/stand_ki_v1.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619159909171 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem1.vhd 2 1 " "Using design file mem1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem1-SYN " "Found design unit 1: mem1-SYN" {  } { { "mem1.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/mem1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909241 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem1 " "Found entity 1: mem1" {  } { { "mem1.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/mem1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619159909241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem1 mem1:mem1_mod " "Elaborating entity \"mem1\" for hierarchy \"mem1:mem1_mod\"" {  } { { "stand_ki_v1.vhd" "mem1_mod" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/stand_ki_v1.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619159909241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram mem1:mem1_mod\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"mem1:mem1_mod\|altdpram:altdpram_component\"" {  } { { "mem1.vhd" "altdpram_component" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/mem1.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619159909331 ""}
{ "Warning" "WTDFX_ASSERTION" "altdpram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altdpram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf" 424 2 0 } } { "mem1.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/mem1.vhd" 95 0 0 } } { "stand_ki_v1.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/stand_ki_v1.vhd" 205 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619159909341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem1:mem1_mod\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"mem1:mem1_mod\|altdpram:altdpram_component\"" {  } { { "mem1.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/mem1.vhd" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619159909341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem1:mem1_mod\|altdpram:altdpram_component " "Instantiated megafunction \"mem1:mem1_mod\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10KE " "Parameter \"intended_device_family\" = \"FLEX10KE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg INCLOCK " "Parameter \"rdaddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg INCLOCK " "Parameter \"rdcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 64 " "Parameter \"width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619159909341 ""}  } { { "mem1.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/mem1.vhd" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619159909341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem1:mem1_mod\|altdpram:altdpram_component\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"mem1:mem1_mod\|altdpram:altdpram_component\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619159909381 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mem1:mem1_mod\|altdpram:altdpram_component\|altsyncram:ram_block mem1:mem1_mod\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"mem1:mem1_mod\|altdpram:altdpram_component\|altsyncram:ram_block\", which is child of megafunction instantiation \"mem1:mem1_mod\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } } { "mem1.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/mem1.vhd" 95 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619159909401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2lp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2lp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2lp1 " "Found entity 1: altsyncram_2lp1" {  } { { "db/altsyncram_2lp1.tdf" "" { Text "C:/Users/Budkova/Documents/Quartus/stand_ki_v1/db/altsyncram_2lp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619159909631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619159909631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2lp1 mem1:mem1_mod\|altdpram:altdpram_component\|altsyncram:ram_block\|altsyncram_2lp1:auto_generated " "Elaborating entity \"altsyncram_2lp1\" for hierarchy \"mem1:mem1_mod\|altdpram:altdpram_component\|altsyncram:ram_block\|altsyncram_2lp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619159909631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619159917502 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619159920452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619159920452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6397 " "Implemented 6397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619159920852 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619159920852 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1619159920852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6195 " "Implemented 6195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619159920852 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619159920852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619159920852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619159920872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 23 09:38:40 2021 " "Processing ended: Fri Apr 23 09:38:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619159920872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619159920872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619159920872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619159920872 ""}
