
Main_Program.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000056f4  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000440  20070000  000856f4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000a42c  20070440  00085b34  00010440  2**2
                  ALLOC
  3 .stack        00002004  2007a86c  0008ff60  00010440  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010440  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010469  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000de6d  00000000  00000000  000104c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000027c5  00000000  00000000  0001e331  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005d94  00000000  00000000  00020af6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001070  00000000  00000000  0002688a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ec0  00000000  00000000  000278fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a939  00000000  00000000  000287ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001435d  00000000  00000000  000430f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006772d  00000000  00000000  00057450  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003514  00000000  00000000  000beb80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007c870 	.word	0x2007c870
   80004:	00082115 	.word	0x00082115
   80008:	0008210d 	.word	0x0008210d
   8000c:	0008210d 	.word	0x0008210d
   80010:	0008210d 	.word	0x0008210d
   80014:	0008210d 	.word	0x0008210d
   80018:	0008210d 	.word	0x0008210d
	...
   8002c:	000825bd 	.word	0x000825bd
   80030:	0008210d 	.word	0x0008210d
   80034:	00000000 	.word	0x00000000
   80038:	00082781 	.word	0x00082781
   8003c:	000827c5 	.word	0x000827c5
   80040:	0008210d 	.word	0x0008210d
   80044:	0008210d 	.word	0x0008210d
   80048:	0008210d 	.word	0x0008210d
   8004c:	0008210d 	.word	0x0008210d
   80050:	00085145 	.word	0x00085145
   80054:	0008210d 	.word	0x0008210d
   80058:	0008210d 	.word	0x0008210d
   8005c:	0008210d 	.word	0x0008210d
   80060:	0008210d 	.word	0x0008210d
   80064:	0008210d 	.word	0x0008210d
   80068:	00000000 	.word	0x00000000
   8006c:	00081a19 	.word	0x00081a19
   80070:	00081a31 	.word	0x00081a31
   80074:	00081a49 	.word	0x00081a49
   80078:	00081a61 	.word	0x00081a61
	...
   80084:	00080635 	.word	0x00080635
   80088:	0008210d 	.word	0x0008210d
   8008c:	0008210d 	.word	0x0008210d
   80090:	0008210d 	.word	0x0008210d
   80094:	0008210d 	.word	0x0008210d
   80098:	0008210d 	.word	0x0008210d
   8009c:	0008210d 	.word	0x0008210d
   800a0:	0008210d 	.word	0x0008210d
   800a4:	00000000 	.word	0x00000000
   800a8:	0008210d 	.word	0x0008210d
   800ac:	000807a9 	.word	0x000807a9
   800b0:	0008210d 	.word	0x0008210d
   800b4:	0008210d 	.word	0x0008210d
   800b8:	0008210d 	.word	0x0008210d
   800bc:	0008210d 	.word	0x0008210d
   800c0:	0008210d 	.word	0x0008210d
   800c4:	0008210d 	.word	0x0008210d
   800c8:	0008210d 	.word	0x0008210d
   800cc:	0008210d 	.word	0x0008210d
   800d0:	0008210d 	.word	0x0008210d
   800d4:	0008210d 	.word	0x0008210d
   800d8:	0008210d 	.word	0x0008210d
   800dc:	0008210d 	.word	0x0008210d
   800e0:	0008210d 	.word	0x0008210d
   800e4:	0008210d 	.word	0x0008210d
   800e8:	0008210d 	.word	0x0008210d
   800ec:	00084b01 	.word	0x00084b01
   800f0:	00084a69 	.word	0x00084a69

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070440 	.word	0x20070440
   80110:	00000000 	.word	0x00000000
   80114:	000856f4 	.word	0x000856f4

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	000856f4 	.word	0x000856f4
   8013c:	20070444 	.word	0x20070444
   80140:	000856f4 	.word	0x000856f4
   80144:	00000000 	.word	0x00000000

00080148 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
   80148:	b480      	push	{r7}
   8014a:	b085      	sub	sp, #20
   8014c:	af00      	add	r7, sp, #0
   8014e:	60f8      	str	r0, [r7, #12]
   80150:	60b9      	str	r1, [r7, #8]
   80152:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
   80154:	68bb      	ldr	r3, [r7, #8]
   80156:	2b00      	cmp	r3, #0
   80158:	d007      	beq.n	8016a <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
   8015a:	68bb      	ldr	r3, [r7, #8]
   8015c:	681a      	ldr	r2, [r3, #0]
   8015e:	68fb      	ldr	r3, [r7, #12]
   80160:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
   80162:	68bb      	ldr	r3, [r7, #8]
   80164:	685a      	ldr	r2, [r3, #4]
   80166:	68fb      	ldr	r3, [r7, #12]
   80168:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
   8016a:	687b      	ldr	r3, [r7, #4]
   8016c:	2b00      	cmp	r3, #0
   8016e:	d007      	beq.n	80180 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
   80170:	687b      	ldr	r3, [r7, #4]
   80172:	681a      	ldr	r2, [r3, #0]
   80174:	68fb      	ldr	r3, [r7, #12]
   80176:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
   80178:	687b      	ldr	r3, [r7, #4]
   8017a:	685a      	ldr	r2, [r3, #4]
   8017c:	68fb      	ldr	r3, [r7, #12]
   8017e:	61da      	str	r2, [r3, #28]
	}
}
   80180:	3714      	adds	r7, #20
   80182:	46bd      	mov	sp, r7
   80184:	f85d 7b04 	ldr.w	r7, [sp], #4
   80188:	4770      	bx	lr
   8018a:	bf00      	nop

0008018c <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
   8018c:	b480      	push	{r7}
   8018e:	b085      	sub	sp, #20
   80190:	af00      	add	r7, sp, #0
   80192:	60f8      	str	r0, [r7, #12]
   80194:	60b9      	str	r1, [r7, #8]
   80196:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
   80198:	68bb      	ldr	r3, [r7, #8]
   8019a:	2b00      	cmp	r3, #0
   8019c:	d007      	beq.n	801ae <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
   8019e:	68bb      	ldr	r3, [r7, #8]
   801a0:	681a      	ldr	r2, [r3, #0]
   801a2:	68fb      	ldr	r3, [r7, #12]
   801a4:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
   801a6:	68bb      	ldr	r3, [r7, #8]
   801a8:	685a      	ldr	r2, [r3, #4]
   801aa:	68fb      	ldr	r3, [r7, #12]
   801ac:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
   801ae:	687b      	ldr	r3, [r7, #4]
   801b0:	2b00      	cmp	r3, #0
   801b2:	d007      	beq.n	801c4 <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
   801b4:	687b      	ldr	r3, [r7, #4]
   801b6:	681a      	ldr	r2, [r3, #0]
   801b8:	68fb      	ldr	r3, [r7, #12]
   801ba:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
   801bc:	687b      	ldr	r3, [r7, #4]
   801be:	685a      	ldr	r2, [r3, #4]
   801c0:	68fb      	ldr	r3, [r7, #12]
   801c2:	615a      	str	r2, [r3, #20]
	}
}
   801c4:	3714      	adds	r7, #20
   801c6:	46bd      	mov	sp, r7
   801c8:	f85d 7b04 	ldr.w	r7, [sp], #4
   801cc:	4770      	bx	lr
   801ce:	bf00      	nop

000801d0 <pdc_rx_clear_cnt>:
 *
 * \param[out] p_pdc Device structure pointer
 */
void pdc_rx_clear_cnt(
		Pdc *p_pdc)
{
   801d0:	b480      	push	{r7}
   801d2:	b083      	sub	sp, #12
   801d4:	af00      	add	r7, sp, #0
   801d6:	6078      	str	r0, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_RNCR = 0;
   801d8:	687b      	ldr	r3, [r7, #4]
   801da:	2200      	movs	r2, #0
   801dc:	615a      	str	r2, [r3, #20]
	p_pdc->PERIPH_RCR = 0;
   801de:	687b      	ldr	r3, [r7, #4]
   801e0:	2200      	movs	r2, #0
   801e2:	605a      	str	r2, [r3, #4]
}
   801e4:	370c      	adds	r7, #12
   801e6:	46bd      	mov	sp, r7
   801e8:	f85d 7b04 	ldr.w	r7, [sp], #4
   801ec:	4770      	bx	lr
   801ee:	bf00      	nop

000801f0 <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
   801f0:	b480      	push	{r7}
   801f2:	b083      	sub	sp, #12
   801f4:	af00      	add	r7, sp, #0
   801f6:	6078      	str	r0, [r7, #4]
   801f8:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
   801fa:	683a      	ldr	r2, [r7, #0]
   801fc:	f240 1301 	movw	r3, #257	; 0x101
   80200:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
   80202:	687a      	ldr	r2, [r7, #4]
   80204:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
   80206:	370c      	adds	r7, #12
   80208:	46bd      	mov	sp, r7
   8020a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8020e:	4770      	bx	lr

00080210 <pdc_read_rx_counter>:
 *
 * \return Receive Counter Register value.
 */
uint32_t pdc_read_rx_counter(
		Pdc *p_pdc)
{
   80210:	b480      	push	{r7}
   80212:	b083      	sub	sp, #12
   80214:	af00      	add	r7, sp, #0
   80216:	6078      	str	r0, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	return p_pdc->PERIPH_RCR;
   80218:	687b      	ldr	r3, [r7, #4]
   8021a:	685b      	ldr	r3, [r3, #4]
}
   8021c:	4618      	mov	r0, r3
   8021e:	370c      	adds	r7, #12
   80220:	46bd      	mov	sp, r7
   80222:	f85d 7b04 	ldr.w	r7, [sp], #4
   80226:	4770      	bx	lr

00080228 <pdc_read_rx_next_counter>:
 *
 * \return Receive Next Counter Register value.
 */
uint32_t pdc_read_rx_next_counter(
		Pdc *p_pdc)
{
   80228:	b480      	push	{r7}
   8022a:	b083      	sub	sp, #12
   8022c:	af00      	add	r7, sp, #0
   8022e:	6078      	str	r0, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	return p_pdc->PERIPH_RNCR;
   80230:	687b      	ldr	r3, [r7, #4]
   80232:	695b      	ldr	r3, [r3, #20]
}
   80234:	4618      	mov	r0, r3
   80236:	370c      	adds	r7, #12
   80238:	46bd      	mov	sp, r7
   8023a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8023e:	4770      	bx	lr

00080240 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80240:	b480      	push	{r7}
   80242:	b087      	sub	sp, #28
   80244:	af00      	add	r7, sp, #0
   80246:	60f8      	str	r0, [r7, #12]
   80248:	60b9      	str	r1, [r7, #8]
   8024a:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8024c:	68bb      	ldr	r3, [r7, #8]
   8024e:	019b      	lsls	r3, r3, #6
   80250:	68fa      	ldr	r2, [r7, #12]
   80252:	4413      	add	r3, r2
   80254:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80256:	697b      	ldr	r3, [r7, #20]
   80258:	2202      	movs	r2, #2
   8025a:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   8025c:	697b      	ldr	r3, [r7, #20]
   8025e:	f04f 32ff 	mov.w	r2, #4294967295
   80262:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80264:	697b      	ldr	r3, [r7, #20]
   80266:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   80268:	697b      	ldr	r3, [r7, #20]
   8026a:	687a      	ldr	r2, [r7, #4]
   8026c:	605a      	str	r2, [r3, #4]
}
   8026e:	371c      	adds	r7, #28
   80270:	46bd      	mov	sp, r7
   80272:	f85d 7b04 	ldr.w	r7, [sp], #4
   80276:	4770      	bx	lr

00080278 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
   80278:	b480      	push	{r7}
   8027a:	b083      	sub	sp, #12
   8027c:	af00      	add	r7, sp, #0
   8027e:	6078      	str	r0, [r7, #4]
   80280:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80282:	687a      	ldr	r2, [r7, #4]
   80284:	683b      	ldr	r3, [r7, #0]
   80286:	019b      	lsls	r3, r3, #6
   80288:	4413      	add	r3, r2
   8028a:	2205      	movs	r2, #5
   8028c:	601a      	str	r2, [r3, #0]
}
   8028e:	370c      	adds	r7, #12
   80290:	46bd      	mov	sp, r7
   80292:	f85d 7b04 	ldr.w	r7, [sp], #4
   80296:	4770      	bx	lr

00080298 <tc_stop>:
 * \param[in] ul_channel Channel to configure
 */
void tc_stop(
		Tc *p_tc,
		uint32_t ul_channel)
{
   80298:	b480      	push	{r7}
   8029a:	b083      	sub	sp, #12
   8029c:	af00      	add	r7, sp, #0
   8029e:	6078      	str	r0, [r7, #4]
   802a0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   802a2:	687a      	ldr	r2, [r7, #4]
   802a4:	683b      	ldr	r3, [r7, #0]
   802a6:	019b      	lsls	r3, r3, #6
   802a8:	4413      	add	r3, r2
   802aa:	2202      	movs	r2, #2
   802ac:	601a      	str	r2, [r3, #0]
}
   802ae:	370c      	adds	r7, #12
   802b0:	46bd      	mov	sp, r7
   802b2:	f85d 7b04 	ldr.w	r7, [sp], #4
   802b6:	4770      	bx	lr

000802b8 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
   802b8:	b480      	push	{r7}
   802ba:	b085      	sub	sp, #20
   802bc:	af00      	add	r7, sp, #0
   802be:	60f8      	str	r0, [r7, #12]
   802c0:	60b9      	str	r1, [r7, #8]
   802c2:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   802c4:	68fa      	ldr	r2, [r7, #12]
   802c6:	68bb      	ldr	r3, [r7, #8]
   802c8:	019b      	lsls	r3, r3, #6
   802ca:	4413      	add	r3, r2
   802cc:	3318      	adds	r3, #24
   802ce:	687a      	ldr	r2, [r7, #4]
   802d0:	605a      	str	r2, [r3, #4]
}
   802d2:	3714      	adds	r7, #20
   802d4:	46bd      	mov	sp, r7
   802d6:	f85d 7b04 	ldr.w	r7, [sp], #4
   802da:	4770      	bx	lr

000802dc <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
   802dc:	b480      	push	{r7}
   802de:	b087      	sub	sp, #28
   802e0:	af00      	add	r7, sp, #0
   802e2:	60f8      	str	r0, [r7, #12]
   802e4:	60b9      	str	r1, [r7, #8]
   802e6:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   802e8:	68bb      	ldr	r3, [r7, #8]
   802ea:	019b      	lsls	r3, r3, #6
   802ec:	68fa      	ldr	r2, [r7, #12]
   802ee:	4413      	add	r3, r2
   802f0:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
   802f2:	697b      	ldr	r3, [r7, #20]
   802f4:	687a      	ldr	r2, [r7, #4]
   802f6:	625a      	str	r2, [r3, #36]	; 0x24
}
   802f8:	371c      	adds	r7, #28
   802fa:	46bd      	mov	sp, r7
   802fc:	f85d 7b04 	ldr.w	r7, [sp], #4
   80300:	4770      	bx	lr
   80302:	bf00      	nop

00080304 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
   80304:	b480      	push	{r7}
   80306:	b085      	sub	sp, #20
   80308:	af00      	add	r7, sp, #0
   8030a:	6078      	str	r0, [r7, #4]
   8030c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8030e:	683b      	ldr	r3, [r7, #0]
   80310:	019b      	lsls	r3, r3, #6
   80312:	687a      	ldr	r2, [r7, #4]
   80314:	4413      	add	r3, r2
   80316:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
   80318:	68fb      	ldr	r3, [r7, #12]
   8031a:	6a1b      	ldr	r3, [r3, #32]
}
   8031c:	4618      	mov	r0, r3
   8031e:	3714      	adds	r7, #20
   80320:	46bd      	mov	sp, r7
   80322:	f85d 7b04 	ldr.w	r7, [sp], #4
   80326:	4770      	bx	lr

00080328 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
   80328:	b480      	push	{r7}
   8032a:	b08d      	sub	sp, #52	; 0x34
   8032c:	af00      	add	r7, sp, #0
   8032e:	60f8      	str	r0, [r7, #12]
   80330:	60b9      	str	r1, [r7, #8]
   80332:	607a      	str	r2, [r7, #4]
   80334:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
   80336:	2302      	movs	r3, #2
   80338:	613b      	str	r3, [r7, #16]
   8033a:	2308      	movs	r3, #8
   8033c:	617b      	str	r3, [r7, #20]
   8033e:	2320      	movs	r3, #32
   80340:	61bb      	str	r3, [r7, #24]
   80342:	2380      	movs	r3, #128	; 0x80
   80344:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
   80346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   80348:	0bdb      	lsrs	r3, r3, #15
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
	const uint32_t divisors[5] = { 2, 8, 32, 128,
   8034a:	623b      	str	r3, [r7, #32]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
   8034c:	2300      	movs	r3, #0
   8034e:	62fb      	str	r3, [r7, #44]	; 0x2c
   80350:	e01b      	b.n	8038a <tc_find_mck_divisor+0x62>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
   80352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   80354:	009b      	lsls	r3, r3, #2
   80356:	f107 0230 	add.w	r2, r7, #48	; 0x30
   8035a:	4413      	add	r3, r2
   8035c:	f853 3c20 	ldr.w	r3, [r3, #-32]
   80360:	68ba      	ldr	r2, [r7, #8]
   80362:	fbb2 f3f3 	udiv	r3, r2, r3
   80366:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
   80368:	6abb      	ldr	r3, [r7, #40]	; 0x28
   8036a:	0c1b      	lsrs	r3, r3, #16
   8036c:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
   8036e:	68fa      	ldr	r2, [r7, #12]
   80370:	6abb      	ldr	r3, [r7, #40]	; 0x28
   80372:	429a      	cmp	r2, r3
   80374:	d901      	bls.n	8037a <tc_find_mck_divisor+0x52>
			return 0;
   80376:	2300      	movs	r3, #0
   80378:	e022      	b.n	803c0 <tc_find_mck_divisor+0x98>
		} else if (ul_freq >= ul_low) {
   8037a:	68fa      	ldr	r2, [r7, #12]
   8037c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8037e:	429a      	cmp	r2, r3
   80380:	d300      	bcc.n	80384 <tc_find_mck_divisor+0x5c>
			break;
   80382:	e005      	b.n	80390 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
   80384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   80386:	3301      	adds	r3, #1
   80388:	62fb      	str	r3, [r7, #44]	; 0x2c
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
   8038a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   8038c:	2b04      	cmp	r3, #4
   8038e:	d9e0      	bls.n	80352 <tc_find_mck_divisor+0x2a>
			return 0;
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
   80390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   80392:	2b04      	cmp	r3, #4
   80394:	d901      	bls.n	8039a <tc_find_mck_divisor+0x72>
		return 0;
   80396:	2300      	movs	r3, #0
   80398:	e012      	b.n	803c0 <tc_find_mck_divisor+0x98>
	}

	/*  Store results. */
	if (p_uldiv) {
   8039a:	687b      	ldr	r3, [r7, #4]
   8039c:	2b00      	cmp	r3, #0
   8039e:	d008      	beq.n	803b2 <tc_find_mck_divisor+0x8a>
		*p_uldiv = divisors[ul_index];
   803a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   803a2:	009b      	lsls	r3, r3, #2
   803a4:	f107 0230 	add.w	r2, r7, #48	; 0x30
   803a8:	4413      	add	r3, r2
   803aa:	f853 2c20 	ldr.w	r2, [r3, #-32]
   803ae:	687b      	ldr	r3, [r7, #4]
   803b0:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
   803b2:	683b      	ldr	r3, [r7, #0]
   803b4:	2b00      	cmp	r3, #0
   803b6:	d002      	beq.n	803be <tc_find_mck_divisor+0x96>
		*p_ultcclks = ul_index;
   803b8:	683b      	ldr	r3, [r7, #0]
   803ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   803bc:	601a      	str	r2, [r3, #0]
	}

	return 1;
   803be:	2301      	movs	r3, #1
}
   803c0:	4618      	mov	r0, r3
   803c2:	3734      	adds	r7, #52	; 0x34
   803c4:	46bd      	mov	sp, r7
   803c6:	f85d 7b04 	ldr.w	r7, [sp], #4
   803ca:	4770      	bx	lr

000803cc <command_loop>:
/************************************************************************/
/**
 * \brief Tests the housekeeping task.
 */
void command_loop( void )
{
   803cc:	b590      	push	{r4, r7, lr}
   803ce:	b085      	sub	sp, #20
   803d0:	af04      	add	r7, sp, #16
		/* Start the two tasks as described in the comments at the top of this
		file. */
		xTaskCreate( prvCommandTask,					/* The function that implements the task. */
   803d2:	2303      	movs	r3, #3
   803d4:	9300      	str	r3, [sp, #0]
   803d6:	2300      	movs	r3, #0
   803d8:	9301      	str	r3, [sp, #4]
   803da:	2300      	movs	r3, #0
   803dc:	9302      	str	r3, [sp, #8]
   803de:	2300      	movs	r3, #0
   803e0:	9303      	str	r3, [sp, #12]
   803e2:	4805      	ldr	r0, [pc, #20]	; (803f8 <command_loop+0x2c>)
   803e4:	4905      	ldr	r1, [pc, #20]	; (803fc <command_loop+0x30>)
   803e6:	2282      	movs	r2, #130	; 0x82
   803e8:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   803ec:	4c04      	ldr	r4, [pc, #16]	; (80400 <command_loop+0x34>)
   803ee:	47a0      	blx	r4
					"ON", 								/* The text name assigned to the task - for debug only as it is not used by the kernel. */
					configMINIMAL_STACK_SIZE, 			/* The size of the stack to allocate to the task. */
					( void * ) COMMAND_PARAMETER, 			/* The parameter passed to the task - just to check the functionality. */
					Command_TASK_PRIORITY, 			/* The priority assigned to the task. */
					NULL );								/* The task handle is not required, so NULL is passed. */
	return;
   803f0:	bf00      	nop
}
   803f2:	3704      	adds	r7, #4
   803f4:	46bd      	mov	sp, r7
   803f6:	bd90      	pop	{r4, r7, pc}
   803f8:	00080405 	.word	0x00080405
   803fc:	00085604 	.word	0x00085604
   80400:	000834d9 	.word	0x000834d9

00080404 <prvCommandTask>:
/**
 * \brief Performs the housekeeping task.
 * @param *pvParameters:
 */
static void prvCommandTask( void *pvParameters )
{
   80404:	b590      	push	{r4, r7, lr}
   80406:	b08b      	sub	sp, #44	; 0x2c
   80408:	af00      	add	r7, sp, #0
   8040a:	6078      	str	r0, [r7, #4]
	configASSERT( ( ( unsigned long ) pvParameters ) == COMMAND_PARAMETER );
   8040c:	687a      	ldr	r2, [r7, #4]
   8040e:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   80412:	429a      	cmp	r2, r3
   80414:	d002      	beq.n	8041c <prvCommandTask+0x18>
   80416:	4b18      	ldr	r3, [pc, #96]	; (80478 <prvCommandTask+0x74>)
   80418:	4798      	blx	r3
   8041a:	e7fe      	b.n	8041a <prvCommandTask+0x16>
	TickType_t	xLastWakeTime;
	const TickType_t xTimeToWait = 15;	//Number entered here corresponds to the number of ticks we should wait.
   8041c:	230f      	movs	r3, #15
   8041e:	627b      	str	r3, [r7, #36]	; 0x24
	/* As SysTick will be approx. 1kHz, Num = 1000 * 60 * 60 = 1 hour.*/
	
	uint32_t low, high, ID, PRIORITY, x;
	
	low = DUMMY_COMMAND;
   80420:	f04f 33ff 	mov.w	r3, #4294967295
   80424:	623b      	str	r3, [r7, #32]
	high = CAN_MSG_DUMMY_DATA;
   80426:	f04f 33ff 	mov.w	r3, #4294967295
   8042a:	61fb      	str	r3, [r7, #28]
	ID = SUB0_ID0;
   8042c:	2314      	movs	r3, #20
   8042e:	61bb      	str	r3, [r7, #24]
	PRIORITY = COMMAND_PRIO;
   80430:	230a      	movs	r3, #10
   80432:	617b      	str	r3, [r7, #20]
	
	/* @non-terminating@ */	
	for( ;; )
	{
		
		xSemaphoreTake(Can1_Mutex, 2);		// Acquire CAN1 Mutex
   80434:	4b11      	ldr	r3, [pc, #68]	; (8047c <prvCommandTask+0x78>)
   80436:	681b      	ldr	r3, [r3, #0]
   80438:	4618      	mov	r0, r3
   8043a:	2100      	movs	r1, #0
   8043c:	2202      	movs	r2, #2
   8043e:	2300      	movs	r3, #0
   80440:	4c0f      	ldr	r4, [pc, #60]	; (80480 <prvCommandTask+0x7c>)
   80442:	47a0      	blx	r4
		x = send_can_command(low, high, ID, PRIORITY);	//This is the CAN API function I have written for us to use.
   80444:	6a38      	ldr	r0, [r7, #32]
   80446:	69f9      	ldr	r1, [r7, #28]
   80448:	69ba      	ldr	r2, [r7, #24]
   8044a:	697b      	ldr	r3, [r7, #20]
   8044c:	4c0d      	ldr	r4, [pc, #52]	; (80484 <prvCommandTask+0x80>)
   8044e:	47a0      	blx	r4
   80450:	6138      	str	r0, [r7, #16]
		xSemaphoreGive(Can1_Mutex);			// Release CAN1 Mutex
   80452:	4b0a      	ldr	r3, [pc, #40]	; (8047c <prvCommandTask+0x78>)
   80454:	681b      	ldr	r3, [r3, #0]
   80456:	4618      	mov	r0, r3
   80458:	2100      	movs	r1, #0
   8045a:	2200      	movs	r2, #0
   8045c:	2300      	movs	r3, #0
   8045e:	4c0a      	ldr	r4, [pc, #40]	; (80488 <prvCommandTask+0x84>)
   80460:	47a0      	blx	r4
		
		xLastWakeTime = xTaskGetTickCount();
   80462:	4b0a      	ldr	r3, [pc, #40]	; (8048c <prvCommandTask+0x88>)
   80464:	4798      	blx	r3
   80466:	4603      	mov	r3, r0
   80468:	60fb      	str	r3, [r7, #12]
		vTaskDelayUntil(&xLastWakeTime, xTimeToWait);
   8046a:	f107 030c 	add.w	r3, r7, #12
   8046e:	4618      	mov	r0, r3
   80470:	6a79      	ldr	r1, [r7, #36]	; 0x24
   80472:	4b07      	ldr	r3, [pc, #28]	; (80490 <prvCommandTask+0x8c>)
   80474:	4798      	blx	r3
	}
   80476:	e7dd      	b.n	80434 <prvCommandTask+0x30>
   80478:	00082765 	.word	0x00082765
   8047c:	2007a80c 	.word	0x2007a80c
   80480:	0008302d 	.word	0x0008302d
   80484:	00084c69 	.word	0x00084c69
   80488:	00082d6d 	.word	0x00082d6d
   8048c:	00083915 	.word	0x00083915
   80490:	00083659 	.word	0x00083659

00080494 <housekeep>:
/************************************************************************/
/**
 * \brief Tests the housekeeping task.
 */
void housekeep( void )
{
   80494:	b590      	push	{r4, r7, lr}
   80496:	b085      	sub	sp, #20
   80498:	af04      	add	r7, sp, #16
		/* Start the two tasks as described in the comments at the top of this
		file. */
		xTaskCreate( prvHouseKeepTask,					/* The function that implements the task. */
   8049a:	2301      	movs	r3, #1
   8049c:	9300      	str	r3, [sp, #0]
   8049e:	2300      	movs	r3, #0
   804a0:	9301      	str	r3, [sp, #4]
   804a2:	2300      	movs	r3, #0
   804a4:	9302      	str	r3, [sp, #8]
   804a6:	2300      	movs	r3, #0
   804a8:	9303      	str	r3, [sp, #12]
   804aa:	4805      	ldr	r0, [pc, #20]	; (804c0 <housekeep+0x2c>)
   804ac:	4905      	ldr	r1, [pc, #20]	; (804c4 <housekeep+0x30>)
   804ae:	2282      	movs	r2, #130	; 0x82
   804b0:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   804b4:	4c04      	ldr	r4, [pc, #16]	; (804c8 <housekeep+0x34>)
   804b6:	47a0      	blx	r4
	/* If all is well, the scheduler will now be running, and the following
	line will never be reached.  If the following line does execute, then
	there was insufficient FreeRTOS heap memory available for the idle and/or
	timer tasks	to be created.  See the memory management section on the
	FreeRTOS web site for more details. */
	return;
   804b8:	bf00      	nop
}
   804ba:	3704      	adds	r7, #4
   804bc:	46bd      	mov	sp, r7
   804be:	bd90      	pop	{r4, r7, pc}
   804c0:	000804cd 	.word	0x000804cd
   804c4:	00085608 	.word	0x00085608
   804c8:	000834d9 	.word	0x000834d9

000804cc <prvHouseKeepTask>:
/*				HOUSEKEEPING TASK		                                */
/*	The sole purpose of this task is to send a housekeeping request to	*/
/*	MOB5 on the ATMEGA32M1 which is being supported by the STK600.		*/
/************************************************************************/
static void prvHouseKeepTask(void *pvParameters )
{
   804cc:	b590      	push	{r4, r7, lr}
   804ce:	b087      	sub	sp, #28
   804d0:	af00      	add	r7, sp, #0
   804d2:	6078      	str	r0, [r7, #4]
	configASSERT( ( ( unsigned long ) pvParameters ) == HK_PARAMETER );
   804d4:	687a      	ldr	r2, [r7, #4]
   804d6:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   804da:	429a      	cmp	r2, r3
   804dc:	d002      	beq.n	804e4 <prvHouseKeepTask+0x18>
   804de:	4b13      	ldr	r3, [pc, #76]	; (8052c <prvHouseKeepTask+0x60>)
   804e0:	4798      	blx	r3
   804e2:	e7fe      	b.n	804e2 <prvHouseKeepTask+0x16>
	TickType_t	xLastWakeTime;
	const TickType_t xTimeToWait = 15;	// Number entered here corresponds to the number of ticks we should wait.
   804e4:	230f      	movs	r3, #15
   804e6:	617b      	str	r3, [r7, #20]
	/* As SysTick will be approx. 1kHz, Num = 1000 * 60 * 60 = 1 hour.*/
	
	uint32_t ID, x;
	
	ID = SUB0_ID5;
   804e8:	2319      	movs	r3, #25
   804ea:	613b      	str	r3, [r7, #16]
	
	/* @non-terminating@ */	
	for( ;; )
	{
		xSemaphoreTake(Can1_Mutex, 2);		// Acquire CAN1 Mutex
   804ec:	4b10      	ldr	r3, [pc, #64]	; (80530 <prvHouseKeepTask+0x64>)
   804ee:	681b      	ldr	r3, [r3, #0]
   804f0:	4618      	mov	r0, r3
   804f2:	2100      	movs	r1, #0
   804f4:	2202      	movs	r2, #2
   804f6:	2300      	movs	r3, #0
   804f8:	4c0e      	ldr	r4, [pc, #56]	; (80534 <prvHouseKeepTask+0x68>)
   804fa:	47a0      	blx	r4
		x = request_housekeeping(ID);		// This is the CAN API function I have written for us to use.
   804fc:	6938      	ldr	r0, [r7, #16]
   804fe:	4b0e      	ldr	r3, [pc, #56]	; (80538 <prvHouseKeepTask+0x6c>)
   80500:	4798      	blx	r3
   80502:	60f8      	str	r0, [r7, #12]
		xSemaphoreGive(Can1_Mutex);			// Release CAN1 Mutex
   80504:	4b0a      	ldr	r3, [pc, #40]	; (80530 <prvHouseKeepTask+0x64>)
   80506:	681b      	ldr	r3, [r3, #0]
   80508:	4618      	mov	r0, r3
   8050a:	2100      	movs	r1, #0
   8050c:	2200      	movs	r2, #0
   8050e:	2300      	movs	r3, #0
   80510:	4c0a      	ldr	r4, [pc, #40]	; (8053c <prvHouseKeepTask+0x70>)
   80512:	47a0      	blx	r4
		
		xLastWakeTime = xTaskGetTickCount();
   80514:	4b0a      	ldr	r3, [pc, #40]	; (80540 <prvHouseKeepTask+0x74>)
   80516:	4798      	blx	r3
   80518:	4603      	mov	r3, r0
   8051a:	60bb      	str	r3, [r7, #8]
		vTaskDelayUntil(&xLastWakeTime, xTimeToWait);
   8051c:	f107 0308 	add.w	r3, r7, #8
   80520:	4618      	mov	r0, r3
   80522:	6979      	ldr	r1, [r7, #20]
   80524:	4b07      	ldr	r3, [pc, #28]	; (80544 <prvHouseKeepTask+0x78>)
   80526:	4798      	blx	r3
	}
   80528:	e7e0      	b.n	804ec <prvHouseKeepTask+0x20>
   8052a:	bf00      	nop
   8052c:	00082765 	.word	0x00082765
   80530:	2007a80c 	.word	0x2007a80c
   80534:	0008302d 	.word	0x0008302d
   80538:	00084d19 	.word	0x00084d19
   8053c:	00082d6d 	.word	0x00082d6d
   80540:	00083915 	.word	0x00083915
   80544:	00083659 	.word	0x00083659

00080548 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   80548:	b480      	push	{r7}
   8054a:	b083      	sub	sp, #12
   8054c:	af00      	add	r7, sp, #0
   8054e:	4603      	mov	r3, r0
   80550:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80552:	4b08      	ldr	r3, [pc, #32]	; (80574 <NVIC_EnableIRQ+0x2c>)
   80554:	f997 2007 	ldrsb.w	r2, [r7, #7]
   80558:	0952      	lsrs	r2, r2, #5
   8055a:	79f9      	ldrb	r1, [r7, #7]
   8055c:	f001 011f 	and.w	r1, r1, #31
   80560:	2001      	movs	r0, #1
   80562:	fa00 f101 	lsl.w	r1, r0, r1
   80566:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   8056a:	370c      	adds	r7, #12
   8056c:	46bd      	mov	sp, r7
   8056e:	f85d 7b04 	ldr.w	r7, [sp], #4
   80572:	4770      	bx	lr
   80574:	e000e100 	.word	0xe000e100

00080578 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80578:	b480      	push	{r7}
   8057a:	b083      	sub	sp, #12
   8057c:	af00      	add	r7, sp, #0
   8057e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80580:	687b      	ldr	r3, [r7, #4]
   80582:	2b07      	cmp	r3, #7
   80584:	d825      	bhi.n	805d2 <osc_get_rate+0x5a>
   80586:	a201      	add	r2, pc, #4	; (adr r2, 8058c <osc_get_rate+0x14>)
   80588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8058c:	000805ad 	.word	0x000805ad
   80590:	000805b3 	.word	0x000805b3
   80594:	000805b9 	.word	0x000805b9
   80598:	000805bf 	.word	0x000805bf
   8059c:	000805c3 	.word	0x000805c3
   805a0:	000805c7 	.word	0x000805c7
   805a4:	000805cb 	.word	0x000805cb
   805a8:	000805cf 	.word	0x000805cf
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   805ac:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   805b0:	e010      	b.n	805d4 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   805b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   805b6:	e00d      	b.n	805d4 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   805b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   805bc:	e00a      	b.n	805d4 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   805be:	4b08      	ldr	r3, [pc, #32]	; (805e0 <osc_get_rate+0x68>)
   805c0:	e008      	b.n	805d4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   805c2:	4b08      	ldr	r3, [pc, #32]	; (805e4 <osc_get_rate+0x6c>)
   805c4:	e006      	b.n	805d4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   805c6:	4b08      	ldr	r3, [pc, #32]	; (805e8 <osc_get_rate+0x70>)
   805c8:	e004      	b.n	805d4 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   805ca:	4b07      	ldr	r3, [pc, #28]	; (805e8 <osc_get_rate+0x70>)
   805cc:	e002      	b.n	805d4 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   805ce:	4b06      	ldr	r3, [pc, #24]	; (805e8 <osc_get_rate+0x70>)
   805d0:	e000      	b.n	805d4 <osc_get_rate+0x5c>
#endif
	}

	return 0;
   805d2:	2300      	movs	r3, #0
}
   805d4:	4618      	mov	r0, r3
   805d6:	370c      	adds	r7, #12
   805d8:	46bd      	mov	sp, r7
   805da:	f85d 7b04 	ldr.w	r7, [sp], #4
   805de:	4770      	bx	lr
   805e0:	003d0900 	.word	0x003d0900
   805e4:	007a1200 	.word	0x007a1200
   805e8:	00b71b00 	.word	0x00b71b00

000805ec <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   805ec:	b580      	push	{r7, lr}
   805ee:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   805f0:	2006      	movs	r0, #6
   805f2:	4b04      	ldr	r3, [pc, #16]	; (80604 <sysclk_get_main_hz+0x18>)
   805f4:	4798      	blx	r3
   805f6:	4602      	mov	r2, r0
   805f8:	4613      	mov	r3, r2
   805fa:	00db      	lsls	r3, r3, #3
   805fc:	1a9b      	subs	r3, r3, r2
   805fe:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   80600:	4618      	mov	r0, r3
   80602:	bd80      	pop	{r7, pc}
   80604:	00080579 	.word	0x00080579

00080608 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   80608:	b580      	push	{r7, lr}
   8060a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   8060c:	4b02      	ldr	r3, [pc, #8]	; (80618 <sysclk_get_cpu_hz+0x10>)
   8060e:	4798      	blx	r3
   80610:	4603      	mov	r3, r0
   80612:	085b      	lsrs	r3, r3, #1
}
   80614:	4618      	mov	r0, r3
   80616:	bd80      	pop	{r7, pc}
   80618:	000805ed 	.word	0x000805ed

0008061c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   8061c:	b580      	push	{r7, lr}
   8061e:	b082      	sub	sp, #8
   80620:	af00      	add	r7, sp, #0
   80622:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   80624:	6878      	ldr	r0, [r7, #4]
   80626:	4b02      	ldr	r3, [pc, #8]	; (80630 <sysclk_enable_peripheral_clock+0x14>)
   80628:	4798      	blx	r3
}
   8062a:	3708      	adds	r7, #8
   8062c:	46bd      	mov	sp, r7
   8062e:	bd80      	pop	{r7, pc}
   80630:	00081ce5 	.word	0x00081ce5

00080634 <USART0_Handler>:
/**
 * \brief Interrupt handler for USART. Echo the bytes received and start the
 * next receive.
 */
void USART_Handler(void)
{
   80634:	b580      	push	{r7, lr}
   80636:	b082      	sub	sp, #8
   80638:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Read USART Status. */
	ul_status = usart_get_status(BOARD_USART);
   8063a:	4846      	ldr	r0, [pc, #280]	; (80754 <USART0_Handler+0x120>)
   8063c:	4b46      	ldr	r3, [pc, #280]	; (80758 <USART0_Handler+0x124>)
   8063e:	4798      	blx	r3
   80640:	6078      	str	r0, [r7, #4]

	if (gs_uc_trans_mode == PDC_TRANSFER) {
   80642:	4b46      	ldr	r3, [pc, #280]	; (8075c <USART0_Handler+0x128>)
   80644:	781b      	ldrb	r3, [r3, #0]
   80646:	2b01      	cmp	r3, #1
   80648:	d172      	bne.n	80730 <USART0_Handler+0xfc>
		/* Receive buffer is full. */
		if (ul_status & US_CSR_RXBUFF) {
   8064a:	687b      	ldr	r3, [r7, #4]
   8064c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
   80650:	2b00      	cmp	r3, #0
   80652:	d07c      	beq.n	8074e <USART0_Handler+0x11a>
			/* Disable timer. */
			tc_stop(TC0, 0);
   80654:	4842      	ldr	r0, [pc, #264]	; (80760 <USART0_Handler+0x12c>)
   80656:	2100      	movs	r1, #0
   80658:	4b42      	ldr	r3, [pc, #264]	; (80764 <USART0_Handler+0x130>)
   8065a:	4798      	blx	r3

			/* Echo back buffer. */
			g_st_packet.ul_addr =									
					(uint32_t)gs_puc_buffer[gs_uc_buf_num];			// This is the first tx packet.
   8065c:	4b42      	ldr	r3, [pc, #264]	; (80768 <USART0_Handler+0x134>)
   8065e:	781b      	ldrb	r3, [r3, #0]
   80660:	2264      	movs	r2, #100	; 0x64
   80662:	fb02 f203 	mul.w	r2, r2, r3
   80666:	4b41      	ldr	r3, [pc, #260]	; (8076c <USART0_Handler+0x138>)
   80668:	4413      	add	r3, r2
   8066a:	461a      	mov	r2, r3
		if (ul_status & US_CSR_RXBUFF) {
			/* Disable timer. */
			tc_stop(TC0, 0);

			/* Echo back buffer. */
			g_st_packet.ul_addr =									
   8066c:	4b40      	ldr	r3, [pc, #256]	; (80770 <USART0_Handler+0x13c>)
   8066e:	601a      	str	r2, [r3, #0]
					(uint32_t)gs_puc_buffer[gs_uc_buf_num];			// This is the first tx packet.
					
			if ( *(gs_puc_buffer[gs_uc_buf_num]) == 0x61)
   80670:	4b3d      	ldr	r3, [pc, #244]	; (80768 <USART0_Handler+0x134>)
   80672:	781b      	ldrb	r3, [r3, #0]
   80674:	4a3d      	ldr	r2, [pc, #244]	; (8076c <USART0_Handler+0x138>)
   80676:	2164      	movs	r1, #100	; 0x64
   80678:	fb01 f303 	mul.w	r3, r1, r3
   8067c:	4413      	add	r3, r2
   8067e:	781b      	ldrb	r3, [r3, #0]
   80680:	2b61      	cmp	r3, #97	; 0x61
   80682:	d102      	bne.n	8068a <USART0_Handler+0x56>
			{
				pio_toggle_pin(LED2_GPIO);
   80684:	2056      	movs	r0, #86	; 0x56
   80686:	4b3b      	ldr	r3, [pc, #236]	; (80774 <USART0_Handler+0x140>)
   80688:	4798      	blx	r3
			}
			
			g_st_packet.ul_size = gs_ul_size_buffer;
   8068a:	4b3b      	ldr	r3, [pc, #236]	; (80778 <USART0_Handler+0x144>)
   8068c:	681a      	ldr	r2, [r3, #0]
   8068e:	4b38      	ldr	r3, [pc, #224]	; (80770 <USART0_Handler+0x13c>)
   80690:	605a      	str	r2, [r3, #4]
			g_st_nextpacket.ul_addr =
					(uint32_t)gs_puc_nextbuffer[gs_uc_buf_num];		// This is the second tx packet.
   80692:	4b35      	ldr	r3, [pc, #212]	; (80768 <USART0_Handler+0x134>)
   80694:	781b      	ldrb	r3, [r3, #0]
   80696:	2264      	movs	r2, #100	; 0x64
   80698:	fb02 f203 	mul.w	r2, r2, r3
   8069c:	4b37      	ldr	r3, [pc, #220]	; (8077c <USART0_Handler+0x148>)
   8069e:	4413      	add	r3, r2
   806a0:	461a      	mov	r2, r3
			{
				pio_toggle_pin(LED2_GPIO);
			}
			
			g_st_packet.ul_size = gs_ul_size_buffer;
			g_st_nextpacket.ul_addr =
   806a2:	4b37      	ldr	r3, [pc, #220]	; (80780 <USART0_Handler+0x14c>)
   806a4:	601a      	str	r2, [r3, #0]
					(uint32_t)gs_puc_nextbuffer[gs_uc_buf_num];		// This is the second tx packet.
			g_st_nextpacket.ul_size = gs_ul_size_nextbuffer;
   806a6:	4b37      	ldr	r3, [pc, #220]	; (80784 <USART0_Handler+0x150>)
   806a8:	681a      	ldr	r2, [r3, #0]
   806aa:	4b35      	ldr	r3, [pc, #212]	; (80780 <USART0_Handler+0x14c>)
   806ac:	605a      	str	r2, [r3, #4]
			pdc_tx_init(g_p_pdc, &g_st_packet, &g_st_nextpacket);	// This causes the message to be sent.
   806ae:	4b36      	ldr	r3, [pc, #216]	; (80788 <USART0_Handler+0x154>)
   806b0:	681b      	ldr	r3, [r3, #0]
   806b2:	4618      	mov	r0, r3
   806b4:	492e      	ldr	r1, [pc, #184]	; (80770 <USART0_Handler+0x13c>)
   806b6:	4a32      	ldr	r2, [pc, #200]	; (80780 <USART0_Handler+0x14c>)
   806b8:	4b34      	ldr	r3, [pc, #208]	; (8078c <USART0_Handler+0x158>)
   806ba:	4798      	blx	r3

			if (g_uc_transend_flag) {
   806bc:	4b34      	ldr	r3, [pc, #208]	; (80790 <USART0_Handler+0x15c>)
   806be:	781b      	ldrb	r3, [r3, #0]
   806c0:	2b00      	cmp	r3, #0
   806c2:	d008      	beq.n	806d6 <USART0_Handler+0xa2>
				gs_ul_size_buffer = USART_BUFFER_SIZE;
   806c4:	4b2c      	ldr	r3, [pc, #176]	; (80778 <USART0_Handler+0x144>)
   806c6:	2264      	movs	r2, #100	; 0x64
   806c8:	601a      	str	r2, [r3, #0]
				gs_ul_size_nextbuffer = USART_BUFFER_SIZE;
   806ca:	4b2e      	ldr	r3, [pc, #184]	; (80784 <USART0_Handler+0x150>)
   806cc:	2264      	movs	r2, #100	; 0x64
   806ce:	601a      	str	r2, [r3, #0]
				g_uc_transend_flag = 0;
   806d0:	4b2f      	ldr	r3, [pc, #188]	; (80790 <USART0_Handler+0x15c>)
   806d2:	2200      	movs	r2, #0
   806d4:	701a      	strb	r2, [r3, #0]
			}

			gs_uc_buf_num = MAX_BUF_NUM - gs_uc_buf_num;
   806d6:	4b24      	ldr	r3, [pc, #144]	; (80768 <USART0_Handler+0x134>)
   806d8:	781b      	ldrb	r3, [r3, #0]
   806da:	f1c3 0301 	rsb	r3, r3, #1
   806de:	b2da      	uxtb	r2, r3
   806e0:	4b21      	ldr	r3, [pc, #132]	; (80768 <USART0_Handler+0x134>)
   806e2:	701a      	strb	r2, [r3, #0]

			/* Restart read on buffer. */
			g_st_packet.ul_addr =
					(uint32_t)gs_puc_buffer[gs_uc_buf_num];
   806e4:	4b20      	ldr	r3, [pc, #128]	; (80768 <USART0_Handler+0x134>)
   806e6:	781b      	ldrb	r3, [r3, #0]
   806e8:	2264      	movs	r2, #100	; 0x64
   806ea:	fb02 f203 	mul.w	r2, r2, r3
   806ee:	4b1f      	ldr	r3, [pc, #124]	; (8076c <USART0_Handler+0x138>)
   806f0:	4413      	add	r3, r2
   806f2:	461a      	mov	r2, r3
			}

			gs_uc_buf_num = MAX_BUF_NUM - gs_uc_buf_num;

			/* Restart read on buffer. */
			g_st_packet.ul_addr =
   806f4:	4b1e      	ldr	r3, [pc, #120]	; (80770 <USART0_Handler+0x13c>)
   806f6:	601a      	str	r2, [r3, #0]
					(uint32_t)gs_puc_buffer[gs_uc_buf_num];
			g_st_packet.ul_size = USART_BUFFER_SIZE;
   806f8:	4b1d      	ldr	r3, [pc, #116]	; (80770 <USART0_Handler+0x13c>)
   806fa:	2264      	movs	r2, #100	; 0x64
   806fc:	605a      	str	r2, [r3, #4]
			g_st_nextpacket.ul_addr =
					(uint32_t)gs_puc_nextbuffer[ gs_uc_buf_num];
   806fe:	4b1a      	ldr	r3, [pc, #104]	; (80768 <USART0_Handler+0x134>)
   80700:	781b      	ldrb	r3, [r3, #0]
   80702:	2264      	movs	r2, #100	; 0x64
   80704:	fb02 f203 	mul.w	r2, r2, r3
   80708:	4b1c      	ldr	r3, [pc, #112]	; (8077c <USART0_Handler+0x148>)
   8070a:	4413      	add	r3, r2
   8070c:	461a      	mov	r2, r3

			/* Restart read on buffer. */
			g_st_packet.ul_addr =
					(uint32_t)gs_puc_buffer[gs_uc_buf_num];
			g_st_packet.ul_size = USART_BUFFER_SIZE;
			g_st_nextpacket.ul_addr =
   8070e:	4b1c      	ldr	r3, [pc, #112]	; (80780 <USART0_Handler+0x14c>)
   80710:	601a      	str	r2, [r3, #0]
					(uint32_t)gs_puc_nextbuffer[ gs_uc_buf_num];
			g_st_nextpacket.ul_size = USART_BUFFER_SIZE;
   80712:	4b1b      	ldr	r3, [pc, #108]	; (80780 <USART0_Handler+0x14c>)
   80714:	2264      	movs	r2, #100	; 0x64
   80716:	605a      	str	r2, [r3, #4]
			pdc_rx_init(g_p_pdc, &g_st_packet, &g_st_nextpacket);	// This causes us to start reading again.
   80718:	4b1b      	ldr	r3, [pc, #108]	; (80788 <USART0_Handler+0x154>)
   8071a:	681b      	ldr	r3, [r3, #0]
   8071c:	4618      	mov	r0, r3
   8071e:	4914      	ldr	r1, [pc, #80]	; (80770 <USART0_Handler+0x13c>)
   80720:	4a17      	ldr	r2, [pc, #92]	; (80780 <USART0_Handler+0x14c>)
   80722:	4b1c      	ldr	r3, [pc, #112]	; (80794 <USART0_Handler+0x160>)
   80724:	4798      	blx	r3

			/* Restart timer. */
			tc_start(TC0, 0);
   80726:	480e      	ldr	r0, [pc, #56]	; (80760 <USART0_Handler+0x12c>)
   80728:	2100      	movs	r1, #0
   8072a:	4b1b      	ldr	r3, [pc, #108]	; (80798 <USART0_Handler+0x164>)
   8072c:	4798      	blx	r3
   8072e:	e00e      	b.n	8074e <USART0_Handler+0x11a>
		}
	} else {
		/* Transfer without PDC. */
		if (ul_status & US_CSR_RXRDY) {
   80730:	687b      	ldr	r3, [r7, #4]
   80732:	f003 0301 	and.w	r3, r3, #1
   80736:	2b00      	cmp	r3, #0
   80738:	d009      	beq.n	8074e <USART0_Handler+0x11a>
			usart_getchar(BOARD_USART, (uint32_t *)&gs_ul_read_buffer);
   8073a:	4806      	ldr	r0, [pc, #24]	; (80754 <USART0_Handler+0x120>)
   8073c:	4917      	ldr	r1, [pc, #92]	; (8079c <USART0_Handler+0x168>)
   8073e:	4b18      	ldr	r3, [pc, #96]	; (807a0 <USART0_Handler+0x16c>)
   80740:	4798      	blx	r3
			usart_write(BOARD_USART, gs_ul_read_buffer);
   80742:	4b16      	ldr	r3, [pc, #88]	; (8079c <USART0_Handler+0x168>)
   80744:	681b      	ldr	r3, [r3, #0]
   80746:	4803      	ldr	r0, [pc, #12]	; (80754 <USART0_Handler+0x120>)
   80748:	4619      	mov	r1, r3
   8074a:	4b16      	ldr	r3, [pc, #88]	; (807a4 <USART0_Handler+0x170>)
   8074c:	4798      	blx	r3
		}
	}
}
   8074e:	3708      	adds	r7, #8
   80750:	46bd      	mov	sp, r7
   80752:	bd80      	pop	{r7, pc}
   80754:	40098000 	.word	0x40098000
   80758:	00081f65 	.word	0x00081f65
   8075c:	20070008 	.word	0x20070008
   80760:	40080000 	.word	0x40080000
   80764:	00080299 	.word	0x00080299
   80768:	200705f0 	.word	0x200705f0
   8076c:	2007045c 	.word	0x2007045c
   80770:	2007a864 	.word	0x2007a864
   80774:	000816f9 	.word	0x000816f9
   80778:	20070000 	.word	0x20070000
   8077c:	20070524 	.word	0x20070524
   80780:	2007a858 	.word	0x2007a858
   80784:	20070004 	.word	0x20070004
   80788:	2007a860 	.word	0x2007a860
   8078c:	00080149 	.word	0x00080149
   80790:	200705f1 	.word	0x200705f1
   80794:	0008018d 	.word	0x0008018d
   80798:	00080279 	.word	0x00080279
   8079c:	200705ec 	.word	0x200705ec
   807a0:	00081fe9 	.word	0x00081fe9
   807a4:	00081fb5 	.word	0x00081fb5

000807a8 <TC0_Handler>:
/**
 * \brief Interrupt handler for TC0. Record the number of bytes received,
 * and then restart a read transfer on the USART if the transfer was stopped.
 */
void TC0_Handler(void)
{
   807a8:	b580      	push	{r7, lr}
   807aa:	b082      	sub	sp, #8
   807ac:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	uint32_t ul_byte_total = 0;
   807ae:	2300      	movs	r3, #0
   807b0:	607b      	str	r3, [r7, #4]

	/* Read TC0 Status. */
	ul_status = tc_get_status(TC0, 0);
   807b2:	481e      	ldr	r0, [pc, #120]	; (8082c <TC0_Handler+0x84>)
   807b4:	2100      	movs	r1, #0
   807b6:	4b1e      	ldr	r3, [pc, #120]	; (80830 <TC0_Handler+0x88>)
   807b8:	4798      	blx	r3
   807ba:	6038      	str	r0, [r7, #0]

	/* RC compare. */
	if (((ul_status & TC_SR_CPCS) == TC_SR_CPCS) &&
   807bc:	683b      	ldr	r3, [r7, #0]
   807be:	f003 0310 	and.w	r3, r3, #16
   807c2:	2b00      	cmp	r3, #0
   807c4:	d02f      	beq.n	80826 <TC0_Handler+0x7e>
			(gs_uc_trans_mode == PDC_TRANSFER)) {
   807c6:	4b1b      	ldr	r3, [pc, #108]	; (80834 <TC0_Handler+0x8c>)
   807c8:	781b      	ldrb	r3, [r3, #0]

	/* Read TC0 Status. */
	ul_status = tc_get_status(TC0, 0);

	/* RC compare. */
	if (((ul_status & TC_SR_CPCS) == TC_SR_CPCS) &&
   807ca:	2b01      	cmp	r3, #1
   807cc:	d12b      	bne.n	80826 <TC0_Handler+0x7e>
			(gs_uc_trans_mode == PDC_TRANSFER)) {
		/* Flush PDC buffer. */
		ul_byte_total = USART_BUFFER_SIZE - pdc_read_rx_counter(g_p_pdc);
   807ce:	4b1a      	ldr	r3, [pc, #104]	; (80838 <TC0_Handler+0x90>)
   807d0:	681b      	ldr	r3, [r3, #0]
   807d2:	4618      	mov	r0, r3
   807d4:	4b19      	ldr	r3, [pc, #100]	; (8083c <TC0_Handler+0x94>)
   807d6:	4798      	blx	r3
   807d8:	4603      	mov	r3, r0
   807da:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
   807de:	607b      	str	r3, [r7, #4]
		if ((ul_byte_total != 0) && (ul_byte_total != USART_BUFFER_SIZE)) {
   807e0:	687b      	ldr	r3, [r7, #4]
   807e2:	2b00      	cmp	r3, #0
   807e4:	d01f      	beq.n	80826 <TC0_Handler+0x7e>
   807e6:	687b      	ldr	r3, [r7, #4]
   807e8:	2b64      	cmp	r3, #100	; 0x64
   807ea:	d01c      	beq.n	80826 <TC0_Handler+0x7e>
			/* Log current size. */
			g_uc_transend_flag = 1;
   807ec:	4b14      	ldr	r3, [pc, #80]	; (80840 <TC0_Handler+0x98>)
   807ee:	2201      	movs	r2, #1
   807f0:	701a      	strb	r2, [r3, #0]
			if (pdc_read_rx_next_counter(g_p_pdc) == 0) {
   807f2:	4b11      	ldr	r3, [pc, #68]	; (80838 <TC0_Handler+0x90>)
   807f4:	681b      	ldr	r3, [r3, #0]
   807f6:	4618      	mov	r0, r3
   807f8:	4b12      	ldr	r3, [pc, #72]	; (80844 <TC0_Handler+0x9c>)
   807fa:	4798      	blx	r3
   807fc:	4603      	mov	r3, r0
   807fe:	2b00      	cmp	r3, #0
   80800:	d106      	bne.n	80810 <TC0_Handler+0x68>
				gs_ul_size_buffer = USART_BUFFER_SIZE;
   80802:	4b11      	ldr	r3, [pc, #68]	; (80848 <TC0_Handler+0xa0>)
   80804:	2264      	movs	r2, #100	; 0x64
   80806:	601a      	str	r2, [r3, #0]
				gs_ul_size_nextbuffer = ul_byte_total;
   80808:	4b10      	ldr	r3, [pc, #64]	; (8084c <TC0_Handler+0xa4>)
   8080a:	687a      	ldr	r2, [r7, #4]
   8080c:	601a      	str	r2, [r3, #0]
   8080e:	e005      	b.n	8081c <TC0_Handler+0x74>
			} else {
				gs_ul_size_buffer = ul_byte_total;
   80810:	4b0d      	ldr	r3, [pc, #52]	; (80848 <TC0_Handler+0xa0>)
   80812:	687a      	ldr	r2, [r7, #4]
   80814:	601a      	str	r2, [r3, #0]
				gs_ul_size_nextbuffer = 0;
   80816:	4b0d      	ldr	r3, [pc, #52]	; (8084c <TC0_Handler+0xa4>)
   80818:	2200      	movs	r2, #0
   8081a:	601a      	str	r2, [r3, #0]
			}

			/* Trigger USART Receive Buffer Full Interrupt. */
			pdc_rx_clear_cnt(g_p_pdc);
   8081c:	4b06      	ldr	r3, [pc, #24]	; (80838 <TC0_Handler+0x90>)
   8081e:	681b      	ldr	r3, [r3, #0]
   80820:	4618      	mov	r0, r3
   80822:	4b0b      	ldr	r3, [pc, #44]	; (80850 <TC0_Handler+0xa8>)
   80824:	4798      	blx	r3
		}
	}
}
   80826:	3708      	adds	r7, #8
   80828:	46bd      	mov	sp, r7
   8082a:	bd80      	pop	{r7, pc}
   8082c:	40080000 	.word	0x40080000
   80830:	00080305 	.word	0x00080305
   80834:	20070008 	.word	0x20070008
   80838:	2007a860 	.word	0x2007a860
   8083c:	00080211 	.word	0x00080211
   80840:	200705f1 	.word	0x200705f1
   80844:	00080229 	.word	0x00080229
   80848:	20070000 	.word	0x20070000
   8084c:	20070004 	.word	0x20070004
   80850:	000801d1 	.word	0x000801d1

00080854 <configure_usart>:
 * \brief Configure USART in normal (serial rs232) mode, asynchronous,
 * 8 bits, 1 stop bit, no parity, 115200 bauds and enable its transmitter
 * and receiver.
 */
void configure_usart(void)
{
   80854:	b5b0      	push	{r4, r5, r7, lr}
   80856:	b086      	sub	sp, #24
   80858:	af00      	add	r7, sp, #0
	const sam_usart_opt_t usart_console_settings = {
   8085a:	4b13      	ldr	r3, [pc, #76]	; (808a8 <configure_usart+0x54>)
   8085c:	463c      	mov	r4, r7
   8085e:	461d      	mov	r5, r3
   80860:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80862:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80864:	e895 0003 	ldmia.w	r5, {r0, r1}
   80868:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Enable the peripheral clock in the PMC. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);
   8086c:	2011      	movs	r0, #17
   8086e:	4b0f      	ldr	r3, [pc, #60]	; (808ac <configure_usart+0x58>)
   80870:	4798      	blx	r3

	/* Configure USART in serial mode. */
	usart_init_rs232(BOARD_USART, &usart_console_settings,
   80872:	4b0f      	ldr	r3, [pc, #60]	; (808b0 <configure_usart+0x5c>)
   80874:	4798      	blx	r3
   80876:	4603      	mov	r3, r0
   80878:	463a      	mov	r2, r7
   8087a:	480e      	ldr	r0, [pc, #56]	; (808b4 <configure_usart+0x60>)
   8087c:	4611      	mov	r1, r2
   8087e:	461a      	mov	r2, r3
   80880:	4b0d      	ldr	r3, [pc, #52]	; (808b8 <configure_usart+0x64>)
   80882:	4798      	blx	r3
			sysclk_get_cpu_hz());

	/* Disable all the interrupts. */
	usart_disable_interrupt(BOARD_USART, ALL_INTERRUPT_MASK);
   80884:	480b      	ldr	r0, [pc, #44]	; (808b4 <configure_usart+0x60>)
   80886:	f04f 31ff 	mov.w	r1, #4294967295
   8088a:	4b0c      	ldr	r3, [pc, #48]	; (808bc <configure_usart+0x68>)
   8088c:	4798      	blx	r3

	/* Enable the receiver and transmitter. */
	usart_enable_tx(BOARD_USART);
   8088e:	4809      	ldr	r0, [pc, #36]	; (808b4 <configure_usart+0x60>)
   80890:	4b0b      	ldr	r3, [pc, #44]	; (808c0 <configure_usart+0x6c>)
   80892:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
   80894:	4807      	ldr	r0, [pc, #28]	; (808b4 <configure_usart+0x60>)
   80896:	4b0b      	ldr	r3, [pc, #44]	; (808c4 <configure_usart+0x70>)
   80898:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
   8089a:	2011      	movs	r0, #17
   8089c:	4b0a      	ldr	r3, [pc, #40]	; (808c8 <configure_usart+0x74>)
   8089e:	4798      	blx	r3
}
   808a0:	3718      	adds	r7, #24
   808a2:	46bd      	mov	sp, r7
   808a4:	bdb0      	pop	{r4, r5, r7, pc}
   808a6:	bf00      	nop
   808a8:	0008560c 	.word	0x0008560c
   808ac:	0008061d 	.word	0x0008061d
   808b0:	00080609 	.word	0x00080609
   808b4:	40098000 	.word	0x40098000
   808b8:	00081e49 	.word	0x00081e49
   808bc:	00081f49 	.word	0x00081f49
   808c0:	00081ecd 	.word	0x00081ecd
   808c4:	00081efd 	.word	0x00081efd
   808c8:	00080549 	.word	0x00080549

000808cc <configure_tc>:
/**
 * \brief Configure Timer Counter 0 (TC0) to generate an interrupt every 200ms.
 * This interrupt will be used to flush USART input and echo back.
 */
void configure_tc(void)
{
   808cc:	b590      	push	{r4, r7, lr}
   808ce:	b085      	sub	sp, #20
   808d0:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	static uint32_t ul_sysclk;

	/* Get system clock. */
	ul_sysclk = sysclk_get_cpu_hz();
   808d2:	4b17      	ldr	r3, [pc, #92]	; (80930 <configure_tc+0x64>)
   808d4:	4798      	blx	r3
   808d6:	4602      	mov	r2, r0
   808d8:	4b16      	ldr	r3, [pc, #88]	; (80934 <configure_tc+0x68>)
   808da:	601a      	str	r2, [r3, #0]

	/* Configure PMC. */
	pmc_enable_periph_clk(ID_TC0);
   808dc:	201b      	movs	r0, #27
   808de:	4b16      	ldr	r3, [pc, #88]	; (80938 <configure_tc+0x6c>)
   808e0:	4798      	blx	r3

	/* Configure TC for a 50Hz frequency and trigger on RC compare. */
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
   808e2:	4b14      	ldr	r3, [pc, #80]	; (80934 <configure_tc+0x68>)
   808e4:	6819      	ldr	r1, [r3, #0]
   808e6:	4b13      	ldr	r3, [pc, #76]	; (80934 <configure_tc+0x68>)
   808e8:	6818      	ldr	r0, [r3, #0]
   808ea:	1d3a      	adds	r2, r7, #4
   808ec:	463b      	mov	r3, r7
   808ee:	9000      	str	r0, [sp, #0]
   808f0:	2001      	movs	r0, #1
   808f2:	4c12      	ldr	r4, [pc, #72]	; (8093c <configure_tc+0x70>)
   808f4:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
   808f6:	683b      	ldr	r3, [r7, #0]
   808f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
   808fc:	4810      	ldr	r0, [pc, #64]	; (80940 <configure_tc+0x74>)
   808fe:	2100      	movs	r1, #0
   80900:	461a      	mov	r2, r3
   80902:	4b10      	ldr	r3, [pc, #64]	; (80944 <configure_tc+0x78>)
   80904:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
   80906:	4b0b      	ldr	r3, [pc, #44]	; (80934 <configure_tc+0x68>)
   80908:	681a      	ldr	r2, [r3, #0]
   8090a:	687b      	ldr	r3, [r7, #4]
   8090c:	fbb2 f3f3 	udiv	r3, r2, r3
   80910:	480b      	ldr	r0, [pc, #44]	; (80940 <configure_tc+0x74>)
   80912:	2100      	movs	r1, #0
   80914:	461a      	mov	r2, r3
   80916:	4b0c      	ldr	r3, [pc, #48]	; (80948 <configure_tc+0x7c>)
   80918:	4798      	blx	r3

	/* Configure and enable interrupt on RC compare. */
	NVIC_EnableIRQ((IRQn_Type)ID_TC0);
   8091a:	201b      	movs	r0, #27
   8091c:	4b0b      	ldr	r3, [pc, #44]	; (8094c <configure_tc+0x80>)
   8091e:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
   80920:	4807      	ldr	r0, [pc, #28]	; (80940 <configure_tc+0x74>)
   80922:	2100      	movs	r1, #0
   80924:	2210      	movs	r2, #16
   80926:	4b0a      	ldr	r3, [pc, #40]	; (80950 <configure_tc+0x84>)
   80928:	4798      	blx	r3
}
   8092a:	370c      	adds	r7, #12
   8092c:	46bd      	mov	sp, r7
   8092e:	bd90      	pop	{r4, r7, pc}
   80930:	00080609 	.word	0x00080609
   80934:	200705f4 	.word	0x200705f4
   80938:	00081ce5 	.word	0x00081ce5
   8093c:	00080329 	.word	0x00080329
   80940:	40080000 	.word	0x40080000
   80944:	00080241 	.word	0x00080241
   80948:	000802b9 	.word	0x000802b9
   8094c:	00080549 	.word	0x00080549
   80950:	000802dd 	.word	0x000802dd

00080954 <usart_initialize>:
 * \brief Application entry point for usart_serial example.
 *
 * \return Unused (ANSI-C compatibility).
 */
void usart_initialize(void)
{
   80954:	b580      	push	{r7, lr}
   80956:	af00      	add	r7, sp, #0
	uint8_t uc_char;
	uint8_t uc_flag;

	/* Initialize the SAM system. */
	sysclk_init();
   80958:	4b23      	ldr	r3, [pc, #140]	; (809e8 <usart_initialize+0x94>)
   8095a:	4798      	blx	r3
	board_init();
   8095c:	4b23      	ldr	r3, [pc, #140]	; (809ec <usart_initialize+0x98>)
   8095e:	4798      	blx	r3

	/* Output example information. */

	/* Configure USART. */
	configure_usart();
   80960:	4b23      	ldr	r3, [pc, #140]	; (809f0 <usart_initialize+0x9c>)
   80962:	4798      	blx	r3

	/* Get board USART PDC base address. */
	g_p_pdc = usart_get_pdc_base(BOARD_USART);
   80964:	4823      	ldr	r0, [pc, #140]	; (809f4 <usart_initialize+0xa0>)
   80966:	4b24      	ldr	r3, [pc, #144]	; (809f8 <usart_initialize+0xa4>)
   80968:	4798      	blx	r3
   8096a:	4602      	mov	r2, r0
   8096c:	4b23      	ldr	r3, [pc, #140]	; (809fc <usart_initialize+0xa8>)
   8096e:	601a      	str	r2, [r3, #0]
	/* Enable receiver and transmitter. */
	pdc_enable_transfer(g_p_pdc, PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
   80970:	4b22      	ldr	r3, [pc, #136]	; (809fc <usart_initialize+0xa8>)
   80972:	681b      	ldr	r3, [r3, #0]
   80974:	4618      	mov	r0, r3
   80976:	f240 1101 	movw	r1, #257	; 0x101
   8097a:	4b21      	ldr	r3, [pc, #132]	; (80a00 <usart_initialize+0xac>)
   8097c:	4798      	blx	r3

	/* Configure TC. */
	configure_tc();
   8097e:	4b21      	ldr	r3, [pc, #132]	; (80a04 <usart_initialize+0xb0>)
   80980:	4798      	blx	r3

	/* Start receiving data and start timer. */
	g_st_packet.ul_addr = (uint32_t)gs_puc_buffer[gs_uc_buf_num];
   80982:	4b21      	ldr	r3, [pc, #132]	; (80a08 <usart_initialize+0xb4>)
   80984:	781b      	ldrb	r3, [r3, #0]
   80986:	2264      	movs	r2, #100	; 0x64
   80988:	fb02 f203 	mul.w	r2, r2, r3
   8098c:	4b1f      	ldr	r3, [pc, #124]	; (80a0c <usart_initialize+0xb8>)
   8098e:	4413      	add	r3, r2
   80990:	461a      	mov	r2, r3
   80992:	4b1f      	ldr	r3, [pc, #124]	; (80a10 <usart_initialize+0xbc>)
   80994:	601a      	str	r2, [r3, #0]
	g_st_packet.ul_size = USART_BUFFER_SIZE;
   80996:	4b1e      	ldr	r3, [pc, #120]	; (80a10 <usart_initialize+0xbc>)
   80998:	2264      	movs	r2, #100	; 0x64
   8099a:	605a      	str	r2, [r3, #4]
	g_st_nextpacket.ul_addr = (uint32_t)gs_puc_nextbuffer[gs_uc_buf_num];
   8099c:	4b1a      	ldr	r3, [pc, #104]	; (80a08 <usart_initialize+0xb4>)
   8099e:	781b      	ldrb	r3, [r3, #0]
   809a0:	2264      	movs	r2, #100	; 0x64
   809a2:	fb02 f203 	mul.w	r2, r2, r3
   809a6:	4b1b      	ldr	r3, [pc, #108]	; (80a14 <usart_initialize+0xc0>)
   809a8:	4413      	add	r3, r2
   809aa:	461a      	mov	r2, r3
   809ac:	4b1a      	ldr	r3, [pc, #104]	; (80a18 <usart_initialize+0xc4>)
   809ae:	601a      	str	r2, [r3, #0]
	g_st_nextpacket.ul_size = USART_BUFFER_SIZE;
   809b0:	4b19      	ldr	r3, [pc, #100]	; (80a18 <usart_initialize+0xc4>)
   809b2:	2264      	movs	r2, #100	; 0x64
   809b4:	605a      	str	r2, [r3, #4]
	pdc_rx_init(g_p_pdc, &g_st_packet, &g_st_nextpacket);
   809b6:	4b11      	ldr	r3, [pc, #68]	; (809fc <usart_initialize+0xa8>)
   809b8:	681b      	ldr	r3, [r3, #0]
   809ba:	4618      	mov	r0, r3
   809bc:	4914      	ldr	r1, [pc, #80]	; (80a10 <usart_initialize+0xbc>)
   809be:	4a16      	ldr	r2, [pc, #88]	; (80a18 <usart_initialize+0xc4>)
   809c0:	4b16      	ldr	r3, [pc, #88]	; (80a1c <usart_initialize+0xc8>)
   809c2:	4798      	blx	r3

	gs_uc_trans_mode = PDC_TRANSFER;
   809c4:	4b16      	ldr	r3, [pc, #88]	; (80a20 <usart_initialize+0xcc>)
   809c6:	2201      	movs	r2, #1
   809c8:	701a      	strb	r2, [r3, #0]

	usart_disable_interrupt(BOARD_USART, US_IDR_RXRDY);
   809ca:	480a      	ldr	r0, [pc, #40]	; (809f4 <usart_initialize+0xa0>)
   809cc:	2101      	movs	r1, #1
   809ce:	4b15      	ldr	r3, [pc, #84]	; (80a24 <usart_initialize+0xd0>)
   809d0:	4798      	blx	r3
	usart_enable_interrupt(BOARD_USART, US_IER_RXBUFF);
   809d2:	4808      	ldr	r0, [pc, #32]	; (809f4 <usart_initialize+0xa0>)
   809d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   809d8:	4b13      	ldr	r3, [pc, #76]	; (80a28 <usart_initialize+0xd4>)
   809da:	4798      	blx	r3
	
	tc_start(TC0, 0);
   809dc:	4813      	ldr	r0, [pc, #76]	; (80a2c <usart_initialize+0xd8>)
   809de:	2100      	movs	r1, #0
   809e0:	4b13      	ldr	r3, [pc, #76]	; (80a30 <usart_initialize+0xdc>)
   809e2:	4798      	blx	r3
}
   809e4:	bd80      	pop	{r7, pc}
   809e6:	bf00      	nop
   809e8:	00080d1d 	.word	0x00080d1d
   809ec:	00080d85 	.word	0x00080d85
   809f0:	00080855 	.word	0x00080855
   809f4:	40098000 	.word	0x40098000
   809f8:	00082031 	.word	0x00082031
   809fc:	2007a860 	.word	0x2007a860
   80a00:	000801f1 	.word	0x000801f1
   80a04:	000808cd 	.word	0x000808cd
   80a08:	200705f0 	.word	0x200705f0
   80a0c:	2007045c 	.word	0x2007045c
   80a10:	2007a864 	.word	0x2007a864
   80a14:	20070524 	.word	0x20070524
   80a18:	2007a858 	.word	0x2007a858
   80a1c:	0008018d 	.word	0x0008018d
   80a20:	20070008 	.word	0x20070008
   80a24:	00081f49 	.word	0x00081f49
   80a28:	00081f2d 	.word	0x00081f2d
   80a2c:	40080000 	.word	0x40080000
   80a30:	00080279 	.word	0x00080279

00080a34 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ			BOARD_FREQ_MAINCK_XTAL			//!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ		BOARD_FREQ_MAINCK_BYPASS		//!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
   80a34:	b580      	push	{r7, lr}
   80a36:	b082      	sub	sp, #8
   80a38:	af00      	add	r7, sp, #0
   80a3a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80a3c:	687b      	ldr	r3, [r7, #4]
   80a3e:	2b07      	cmp	r3, #7
   80a40:	d82e      	bhi.n	80aa0 <osc_enable+0x6c>
   80a42:	a201      	add	r2, pc, #4	; (adr r2, 80a48 <osc_enable+0x14>)
   80a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80a48:	00080aa1 	.word	0x00080aa1
   80a4c:	00080a69 	.word	0x00080a69
   80a50:	00080a71 	.word	0x00080a71
   80a54:	00080a79 	.word	0x00080a79
   80a58:	00080a81 	.word	0x00080a81
   80a5c:	00080a89 	.word	0x00080a89
   80a60:	00080a91 	.word	0x00080a91
   80a64:	00080a99 	.word	0x00080a99
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   80a68:	2000      	movs	r0, #0
   80a6a:	4b0f      	ldr	r3, [pc, #60]	; (80aa8 <osc_enable+0x74>)
   80a6c:	4798      	blx	r3
		break;
   80a6e:	e017      	b.n	80aa0 <osc_enable+0x6c>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   80a70:	2001      	movs	r0, #1
   80a72:	4b0d      	ldr	r3, [pc, #52]	; (80aa8 <osc_enable+0x74>)
   80a74:	4798      	blx	r3
		break;
   80a76:	e013      	b.n	80aa0 <osc_enable+0x6c>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   80a78:	2000      	movs	r0, #0
   80a7a:	4b0c      	ldr	r3, [pc, #48]	; (80aac <osc_enable+0x78>)
   80a7c:	4798      	blx	r3
		break;
   80a7e:	e00f      	b.n	80aa0 <osc_enable+0x6c>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   80a80:	2010      	movs	r0, #16
   80a82:	4b0a      	ldr	r3, [pc, #40]	; (80aac <osc_enable+0x78>)
   80a84:	4798      	blx	r3
		break;
   80a86:	e00b      	b.n	80aa0 <osc_enable+0x6c>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   80a88:	2020      	movs	r0, #32
   80a8a:	4b08      	ldr	r3, [pc, #32]	; (80aac <osc_enable+0x78>)
   80a8c:	4798      	blx	r3
		break;
   80a8e:	e007      	b.n	80aa0 <osc_enable+0x6c>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL);
   80a90:	2000      	movs	r0, #0
   80a92:	4b07      	ldr	r3, [pc, #28]	; (80ab0 <osc_enable+0x7c>)
   80a94:	4798      	blx	r3
		break;
   80a96:	e003      	b.n	80aa0 <osc_enable+0x6c>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS);
   80a98:	2001      	movs	r0, #1
   80a9a:	4b05      	ldr	r3, [pc, #20]	; (80ab0 <osc_enable+0x7c>)
   80a9c:	4798      	blx	r3
		break;
   80a9e:	bf00      	nop
	}
}
   80aa0:	3708      	adds	r7, #8
   80aa2:	46bd      	mov	sp, r7
   80aa4:	bd80      	pop	{r7, pc}
   80aa6:	bf00      	nop
   80aa8:	00081afd 	.word	0x00081afd
   80aac:	00081b6d 	.word	0x00081b6d
   80ab0:	00081c0d 	.word	0x00081c0d

00080ab4 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
   80ab4:	b580      	push	{r7, lr}
   80ab6:	b082      	sub	sp, #8
   80ab8:	af00      	add	r7, sp, #0
   80aba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80abc:	687b      	ldr	r3, [r7, #4]
   80abe:	2b07      	cmp	r3, #7
   80ac0:	d826      	bhi.n	80b10 <osc_is_ready+0x5c>
   80ac2:	a201      	add	r2, pc, #4	; (adr r2, 80ac8 <osc_is_ready+0x14>)
   80ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80ac8:	00080ae9 	.word	0x00080ae9
   80acc:	00080aed 	.word	0x00080aed
   80ad0:	00080aed 	.word	0x00080aed
   80ad4:	00080aff 	.word	0x00080aff
   80ad8:	00080aff 	.word	0x00080aff
   80adc:	00080aff 	.word	0x00080aff
   80ae0:	00080aff 	.word	0x00080aff
   80ae4:	00080aff 	.word	0x00080aff
	case OSC_SLCK_32K_RC:
		return 1;
   80ae8:	2301      	movs	r3, #1
   80aea:	e012      	b.n	80b12 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
   80aec:	4b0b      	ldr	r3, [pc, #44]	; (80b1c <osc_is_ready+0x68>)
   80aee:	4798      	blx	r3
   80af0:	4603      	mov	r3, r0
   80af2:	2b00      	cmp	r3, #0
   80af4:	bf0c      	ite	eq
   80af6:	2300      	moveq	r3, #0
   80af8:	2301      	movne	r3, #1
   80afa:	b2db      	uxtb	r3, r3
   80afc:	e009      	b.n	80b12 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80afe:	4b08      	ldr	r3, [pc, #32]	; (80b20 <osc_is_ready+0x6c>)
   80b00:	4798      	blx	r3
   80b02:	4603      	mov	r3, r0
   80b04:	2b00      	cmp	r3, #0
   80b06:	bf0c      	ite	eq
   80b08:	2300      	moveq	r3, #0
   80b0a:	2301      	movne	r3, #1
   80b0c:	b2db      	uxtb	r3, r3
   80b0e:	e000      	b.n	80b12 <osc_is_ready+0x5e>
	}

	return 0;
   80b10:	2300      	movs	r3, #0
}
   80b12:	4618      	mov	r0, r3
   80b14:	3708      	adds	r7, #8
   80b16:	46bd      	mov	sp, r7
   80b18:	bd80      	pop	{r7, pc}
   80b1a:	bf00      	nop
   80b1c:	00081b39 	.word	0x00081b39
   80b20:	00081c79 	.word	0x00081c79

00080b24 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80b24:	b480      	push	{r7}
   80b26:	b083      	sub	sp, #12
   80b28:	af00      	add	r7, sp, #0
   80b2a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80b2c:	687b      	ldr	r3, [r7, #4]
   80b2e:	2b07      	cmp	r3, #7
   80b30:	d825      	bhi.n	80b7e <osc_get_rate+0x5a>
   80b32:	a201      	add	r2, pc, #4	; (adr r2, 80b38 <osc_get_rate+0x14>)
   80b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80b38:	00080b59 	.word	0x00080b59
   80b3c:	00080b5f 	.word	0x00080b5f
   80b40:	00080b65 	.word	0x00080b65
   80b44:	00080b6b 	.word	0x00080b6b
   80b48:	00080b6f 	.word	0x00080b6f
   80b4c:	00080b73 	.word	0x00080b73
   80b50:	00080b77 	.word	0x00080b77
   80b54:	00080b7b 	.word	0x00080b7b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   80b58:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80b5c:	e010      	b.n	80b80 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   80b5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80b62:	e00d      	b.n	80b80 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   80b64:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80b68:	e00a      	b.n	80b80 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   80b6a:	4b08      	ldr	r3, [pc, #32]	; (80b8c <osc_get_rate+0x68>)
   80b6c:	e008      	b.n	80b80 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   80b6e:	4b08      	ldr	r3, [pc, #32]	; (80b90 <osc_get_rate+0x6c>)
   80b70:	e006      	b.n	80b80 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   80b72:	4b08      	ldr	r3, [pc, #32]	; (80b94 <osc_get_rate+0x70>)
   80b74:	e004      	b.n	80b80 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   80b76:	4b07      	ldr	r3, [pc, #28]	; (80b94 <osc_get_rate+0x70>)
   80b78:	e002      	b.n	80b80 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   80b7a:	4b06      	ldr	r3, [pc, #24]	; (80b94 <osc_get_rate+0x70>)
   80b7c:	e000      	b.n	80b80 <osc_get_rate+0x5c>
#endif
	}

	return 0;
   80b7e:	2300      	movs	r3, #0
}
   80b80:	4618      	mov	r0, r3
   80b82:	370c      	adds	r7, #12
   80b84:	46bd      	mov	sp, r7
   80b86:	f85d 7b04 	ldr.w	r7, [sp], #4
   80b8a:	4770      	bx	lr
   80b8c:	003d0900 	.word	0x003d0900
   80b90:	007a1200 	.word	0x007a1200
   80b94:	00b71b00 	.word	0x00b71b00

00080b98 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   80b98:	b580      	push	{r7, lr}
   80b9a:	b082      	sub	sp, #8
   80b9c:	af00      	add	r7, sp, #0
   80b9e:	4603      	mov	r3, r0
   80ba0:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   80ba2:	bf00      	nop
   80ba4:	79fb      	ldrb	r3, [r7, #7]
   80ba6:	4618      	mov	r0, r3
   80ba8:	4b05      	ldr	r3, [pc, #20]	; (80bc0 <osc_wait_ready+0x28>)
   80baa:	4798      	blx	r3
   80bac:	4603      	mov	r3, r0
   80bae:	f083 0301 	eor.w	r3, r3, #1
   80bb2:	b2db      	uxtb	r3, r3
   80bb4:	2b00      	cmp	r3, #0
   80bb6:	d1f5      	bne.n	80ba4 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   80bb8:	3708      	adds	r7, #8
   80bba:	46bd      	mov	sp, r7
   80bbc:	bd80      	pop	{r7, pc}
   80bbe:	bf00      	nop
   80bc0:	00080ab5 	.word	0x00080ab5

00080bc4 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   80bc4:	b580      	push	{r7, lr}
   80bc6:	b086      	sub	sp, #24
   80bc8:	af00      	add	r7, sp, #0
   80bca:	60f8      	str	r0, [r7, #12]
   80bcc:	607a      	str	r2, [r7, #4]
   80bce:	603b      	str	r3, [r7, #0]
   80bd0:	460b      	mov	r3, r1
   80bd2:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   80bd4:	687b      	ldr	r3, [r7, #4]
   80bd6:	2b00      	cmp	r3, #0
   80bd8:	d107      	bne.n	80bea <pll_config_init+0x26>
   80bda:	683b      	ldr	r3, [r7, #0]
   80bdc:	2b00      	cmp	r3, #0
   80bde:	d104      	bne.n	80bea <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   80be0:	68fb      	ldr	r3, [r7, #12]
   80be2:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   80be6:	601a      	str	r2, [r3, #0]
   80be8:	e019      	b.n	80c1e <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   80bea:	7afb      	ldrb	r3, [r7, #11]
   80bec:	4618      	mov	r0, r3
   80bee:	4b0d      	ldr	r3, [pc, #52]	; (80c24 <pll_config_init+0x60>)
   80bf0:	4798      	blx	r3
   80bf2:	4602      	mov	r2, r0
   80bf4:	687b      	ldr	r3, [r7, #4]
   80bf6:	fbb2 f3f3 	udiv	r3, r2, r3
   80bfa:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);
		
		vco_hz *= ul_mul;
   80bfc:	697b      	ldr	r3, [r7, #20]
   80bfe:	683a      	ldr	r2, [r7, #0]
   80c00:	fb02 f303 	mul.w	r3, r2, r3
   80c04:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);
	
		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   80c06:	683b      	ldr	r3, [r7, #0]
   80c08:	3b01      	subs	r3, #1
   80c0a:	041a      	lsls	r2, r3, #16
   80c0c:	4b06      	ldr	r3, [pc, #24]	; (80c28 <pll_config_init+0x64>)
   80c0e:	4013      	ands	r3, r2
   80c10:	687a      	ldr	r2, [r7, #4]
   80c12:	b2d2      	uxtb	r2, r2
   80c14:	4313      	orrs	r3, r2
   80c16:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   80c1a:	68fb      	ldr	r3, [r7, #12]
   80c1c:	601a      	str	r2, [r3, #0]
	}
}
   80c1e:	3718      	adds	r7, #24
   80c20:	46bd      	mov	sp, r7
   80c22:	bd80      	pop	{r7, pc}
   80c24:	00080b25 	.word	0x00080b25
   80c28:	07ff0000 	.word	0x07ff0000

00080c2c <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   80c2c:	b580      	push	{r7, lr}
   80c2e:	b082      	sub	sp, #8
   80c30:	af00      	add	r7, sp, #0
   80c32:	6078      	str	r0, [r7, #4]
   80c34:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID) {
   80c36:	683b      	ldr	r3, [r7, #0]
   80c38:	2b00      	cmp	r3, #0
   80c3a:	d108      	bne.n	80c4e <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   80c3c:	4b08      	ldr	r3, [pc, #32]	; (80c60 <pll_enable+0x34>)
   80c3e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80c40:	4b08      	ldr	r3, [pc, #32]	; (80c64 <pll_enable+0x38>)
   80c42:	687a      	ldr	r2, [r7, #4]
   80c44:	6812      	ldr	r2, [r2, #0]
   80c46:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80c4a:	629a      	str	r2, [r3, #40]	; 0x28
   80c4c:	e005      	b.n	80c5a <pll_enable+0x2e>
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   80c4e:	4b05      	ldr	r3, [pc, #20]	; (80c64 <pll_enable+0x38>)
   80c50:	687a      	ldr	r2, [r7, #4]
   80c52:	6812      	ldr	r2, [r2, #0]
   80c54:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   80c58:	61da      	str	r2, [r3, #28]
	}
}
   80c5a:	3708      	adds	r7, #8
   80c5c:	46bd      	mov	sp, r7
   80c5e:	bd80      	pop	{r7, pc}
   80c60:	00081c95 	.word	0x00081c95
   80c64:	400e0600 	.word	0x400e0600

00080c68 <pll_is_locked>:
	else
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   80c68:	b580      	push	{r7, lr}
   80c6a:	b082      	sub	sp, #8
   80c6c:	af00      	add	r7, sp, #0
   80c6e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID)
   80c70:	687b      	ldr	r3, [r7, #4]
   80c72:	2b00      	cmp	r3, #0
   80c74:	d103      	bne.n	80c7e <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   80c76:	4b05      	ldr	r3, [pc, #20]	; (80c8c <pll_is_locked+0x24>)
   80c78:	4798      	blx	r3
   80c7a:	4603      	mov	r3, r0
   80c7c:	e002      	b.n	80c84 <pll_is_locked+0x1c>
	else
		return pmc_is_locked_upll();
   80c7e:	4b04      	ldr	r3, [pc, #16]	; (80c90 <pll_is_locked+0x28>)
   80c80:	4798      	blx	r3
   80c82:	4603      	mov	r3, r0
}
   80c84:	4618      	mov	r0, r3
   80c86:	3708      	adds	r7, #8
   80c88:	46bd      	mov	sp, r7
   80c8a:	bd80      	pop	{r7, pc}
   80c8c:	00081cad 	.word	0x00081cad
   80c90:	00081cc9 	.word	0x00081cc9

00080c94 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   80c94:	b580      	push	{r7, lr}
   80c96:	b082      	sub	sp, #8
   80c98:	af00      	add	r7, sp, #0
   80c9a:	4603      	mov	r3, r0
   80c9c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   80c9e:	79fb      	ldrb	r3, [r7, #7]
   80ca0:	3b03      	subs	r3, #3
   80ca2:	2b04      	cmp	r3, #4
   80ca4:	d808      	bhi.n	80cb8 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   80ca6:	79fb      	ldrb	r3, [r7, #7]
   80ca8:	4618      	mov	r0, r3
   80caa:	4b05      	ldr	r3, [pc, #20]	; (80cc0 <pll_enable_source+0x2c>)
   80cac:	4798      	blx	r3
		osc_wait_ready(e_src);
   80cae:	79fb      	ldrb	r3, [r7, #7]
   80cb0:	4618      	mov	r0, r3
   80cb2:	4b04      	ldr	r3, [pc, #16]	; (80cc4 <pll_enable_source+0x30>)
   80cb4:	4798      	blx	r3
		break;
   80cb6:	e000      	b.n	80cba <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   80cb8:	bf00      	nop
	}
}
   80cba:	3708      	adds	r7, #8
   80cbc:	46bd      	mov	sp, r7
   80cbe:	bd80      	pop	{r7, pc}
   80cc0:	00080a35 	.word	0x00080a35
   80cc4:	00080b99 	.word	0x00080b99

00080cc8 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   80cc8:	b580      	push	{r7, lr}
   80cca:	b082      	sub	sp, #8
   80ccc:	af00      	add	r7, sp, #0
   80cce:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80cd0:	bf00      	nop
   80cd2:	6878      	ldr	r0, [r7, #4]
   80cd4:	4b04      	ldr	r3, [pc, #16]	; (80ce8 <pll_wait_for_lock+0x20>)
   80cd6:	4798      	blx	r3
   80cd8:	4603      	mov	r3, r0
   80cda:	2b00      	cmp	r3, #0
   80cdc:	d0f9      	beq.n	80cd2 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   80cde:	2300      	movs	r3, #0
}
   80ce0:	4618      	mov	r0, r3
   80ce2:	3708      	adds	r7, #8
   80ce4:	46bd      	mov	sp, r7
   80ce6:	bd80      	pop	{r7, pc}
   80ce8:	00080c69 	.word	0x00080c69

00080cec <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   80cec:	b580      	push	{r7, lr}
   80cee:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   80cf0:	2006      	movs	r0, #6
   80cf2:	4b04      	ldr	r3, [pc, #16]	; (80d04 <sysclk_get_main_hz+0x18>)
   80cf4:	4798      	blx	r3
   80cf6:	4602      	mov	r2, r0
   80cf8:	4613      	mov	r3, r2
   80cfa:	00db      	lsls	r3, r3, #3
   80cfc:	1a9b      	subs	r3, r3, r2
   80cfe:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   80d00:	4618      	mov	r0, r3
   80d02:	bd80      	pop	{r7, pc}
   80d04:	00080b25 	.word	0x00080b25

00080d08 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   80d08:	b580      	push	{r7, lr}
   80d0a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   80d0c:	4b02      	ldr	r3, [pc, #8]	; (80d18 <sysclk_get_cpu_hz+0x10>)
   80d0e:	4798      	blx	r3
   80d10:	4603      	mov	r3, r0
   80d12:	085b      	lsrs	r3, r3, #1
}
   80d14:	4618      	mov	r0, r3
   80d16:	bd80      	pop	{r7, pc}
   80d18:	00080ced 	.word	0x00080ced

00080d1c <sysclk_init>:
	pll_disable(1);
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80d1c:	b590      	push	{r4, r7, lr}
   80d1e:	b083      	sub	sp, #12
   80d20:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80d22:	4b10      	ldr	r3, [pc, #64]	; (80d64 <sysclk_init+0x48>)
   80d24:	4798      	blx	r3
   80d26:	4603      	mov	r3, r0
   80d28:	4618      	mov	r0, r3
   80d2a:	4b0f      	ldr	r3, [pc, #60]	; (80d68 <sysclk_init+0x4c>)
   80d2c:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
		break;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		pll_enable_source(CONFIG_PLL0_SOURCE);
   80d2e:	2006      	movs	r0, #6
   80d30:	4b0e      	ldr	r3, [pc, #56]	; (80d6c <sysclk_init+0x50>)
   80d32:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   80d34:	1d3b      	adds	r3, r7, #4
   80d36:	4618      	mov	r0, r3
   80d38:	2106      	movs	r1, #6
   80d3a:	2201      	movs	r2, #1
   80d3c:	230e      	movs	r3, #14
   80d3e:	4c0c      	ldr	r4, [pc, #48]	; (80d70 <sysclk_init+0x54>)
   80d40:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   80d42:	1d3b      	adds	r3, r7, #4
   80d44:	4618      	mov	r0, r3
   80d46:	2100      	movs	r1, #0
   80d48:	4b0a      	ldr	r3, [pc, #40]	; (80d74 <sysclk_init+0x58>)
   80d4a:	4798      	blx	r3
		pll_wait_for_lock(0);
   80d4c:	2000      	movs	r0, #0
   80d4e:	4b0a      	ldr	r3, [pc, #40]	; (80d78 <sysclk_init+0x5c>)
   80d50:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80d52:	2010      	movs	r0, #16
   80d54:	4b09      	ldr	r3, [pc, #36]	; (80d7c <sysclk_init+0x60>)
   80d56:	4798      	blx	r3
		break;
   80d58:	bf00      	nop
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
		break;
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80d5a:	4b09      	ldr	r3, [pc, #36]	; (80d80 <sysclk_init+0x64>)
   80d5c:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   80d5e:	370c      	adds	r7, #12
   80d60:	46bd      	mov	sp, r7
   80d62:	bd90      	pop	{r4, r7, pc}
   80d64:	00080d09 	.word	0x00080d09
   80d68:	0008233d 	.word	0x0008233d
   80d6c:	00080c95 	.word	0x00080c95
   80d70:	00080bc5 	.word	0x00080bc5
   80d74:	00080c2d 	.word	0x00080c2d
   80d78:	00080cc9 	.word	0x00080cc9
   80d7c:	00081a79 	.word	0x00081a79
   80d80:	000821bd 	.word	0x000821bd

00080d84 <board_init>:

/**
 * \brief Initialize board watchdog timer and pins.
 */
void board_init(void)
{
   80d84:	b580      	push	{r7, lr}
   80d86:	af00      	add	r7, sp, #0
	uint32_t wdt_mode, wdt_timer;	// Values used in initializing WDT.

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80d88:	4b32      	ldr	r3, [pc, #200]	; (80e54 <board_init+0xd0>)
   80d8a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80d8e:	605a      	str	r2, [r3, #4]
#endif

	/*Configure CAN related pins*/
#ifdef CONF_BOARD_CAN0
	/* Configure the CAN0 TX and RX pins. */
	gpio_configure_pin(PIN_CAN0_RX_IDX, PIN_CAN0_RX_FLAGS);
   80d90:	2001      	movs	r0, #1
   80d92:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d96:	4b30      	ldr	r3, [pc, #192]	; (80e58 <board_init+0xd4>)
   80d98:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TX_IDX, PIN_CAN0_TX_FLAGS);
   80d9a:	2000      	movs	r0, #0
   80d9c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80da0:	4b2d      	ldr	r3, [pc, #180]	; (80e58 <board_init+0xd4>)
   80da2:	4798      	blx	r3
	/* Configure the transiver0 RS & EN pins. */
	gpio_configure_pin(PIN_CAN0_TR_RS_IDX, PIN_CAN0_TR_RS_FLAGS);
   80da4:	2034      	movs	r0, #52	; 0x34
   80da6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80daa:	4b2b      	ldr	r3, [pc, #172]	; (80e58 <board_init+0xd4>)
   80dac:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TR_EN_IDX, PIN_CAN0_TR_EN_FLAGS);
   80dae:	2035      	movs	r0, #53	; 0x35
   80db0:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80db4:	4b28      	ldr	r3, [pc, #160]	; (80e58 <board_init+0xd4>)
   80db6:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_CAN1
	/* Configure the CAN1 TX and RX pin. */
	gpio_configure_pin(PIN_CAN1_RX_IDX, PIN_CAN1_RX_FLAGS);
   80db8:	202f      	movs	r0, #47	; 0x2f
   80dba:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80dbe:	4b26      	ldr	r3, [pc, #152]	; (80e58 <board_init+0xd4>)
   80dc0:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TX_IDX, PIN_CAN1_TX_FLAGS);
   80dc2:	202e      	movs	r0, #46	; 0x2e
   80dc4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80dc8:	4b23      	ldr	r3, [pc, #140]	; (80e58 <board_init+0xd4>)
   80dca:	4798      	blx	r3
	/* Configure the transiver1 RS & EN pins. */
	gpio_configure_pin(PIN_CAN1_TR_RS_IDX, PIN_CAN1_TR_RS_FLAGS);
   80dcc:	208f      	movs	r0, #143	; 0x8f
   80dce:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80dd2:	4b21      	ldr	r3, [pc, #132]	; (80e58 <board_init+0xd4>)
   80dd4:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TR_EN_IDX, PIN_CAN1_TR_EN_FLAGS);
   80dd6:	2090      	movs	r0, #144	; 0x90
   80dd8:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80ddc:	4b1e      	ldr	r3, [pc, #120]	; (80e58 <board_init+0xd4>)
   80dde:	4798      	blx	r3
#endif


	/* Configure Power LED */
	gpio_configure_pin(LED3_GPIO, LED3_FLAGS);
   80de0:	2057      	movs	r0, #87	; 0x57
   80de2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80de6:	4b1c      	ldr	r3, [pc, #112]	; (80e58 <board_init+0xd4>)
   80de8:	4798      	blx	r3
	gpio_set_pin_high(LED3_GPIO); /* Turned on by default */
   80dea:	2057      	movs	r0, #87	; 0x57
   80dec:	4b1b      	ldr	r3, [pc, #108]	; (80e5c <board_init+0xd8>)
   80dee:	4798      	blx	r3

	/* Configure User LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80df0:	203b      	movs	r0, #59	; 0x3b
   80df2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80df6:	4b18      	ldr	r3, [pc, #96]	; (80e58 <board_init+0xd4>)
   80df8:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80dfa:	2055      	movs	r0, #85	; 0x55
   80dfc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80e00:	4b15      	ldr	r3, [pc, #84]	; (80e58 <board_init+0xd4>)
   80e02:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80e04:	2056      	movs	r0, #86	; 0x56
   80e06:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80e0a:	4b13      	ldr	r3, [pc, #76]	; (80e58 <board_init+0xd4>)
   80e0c:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80e0e:	2087      	movs	r0, #135	; 0x87
   80e10:	4913      	ldr	r1, [pc, #76]	; (80e60 <board_init+0xdc>)
   80e12:	4b11      	ldr	r3, [pc, #68]	; (80e58 <board_init+0xd4>)
   80e14:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80e16:	2037      	movs	r0, #55	; 0x37
   80e18:	4912      	ldr	r1, [pc, #72]	; (80e64 <board_init+0xe0>)
   80e1a:	4b0f      	ldr	r3, [pc, #60]	; (80e58 <board_init+0xd4>)
   80e1c:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80e1e:	4812      	ldr	r0, [pc, #72]	; (80e68 <board_init+0xe4>)
   80e20:	f44f 7140 	mov.w	r1, #768	; 0x300
   80e24:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80e28:	4b10      	ldr	r3, [pc, #64]	; (80e6c <board_init+0xe8>)
   80e2a:	4798      	blx	r3
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
   80e2c:	200a      	movs	r0, #10
   80e2e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80e32:	4b09      	ldr	r3, [pc, #36]	; (80e58 <board_init+0xd4>)
   80e34:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
   80e36:	200b      	movs	r0, #11
   80e38:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80e3c:	4b06      	ldr	r3, [pc, #24]	; (80e58 <board_init+0xd4>)
   80e3e:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM3312 enable pin */
	gpio_configure_pin(PIN_USART0_EN_IDX, PIN_USART0_EN_FLAGS);
   80e40:	208e      	movs	r0, #142	; 0x8e
   80e42:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80e46:	4b04      	ldr	r3, [pc, #16]	; (80e58 <board_init+0xd4>)
   80e48:	4798      	blx	r3
	gpio_set_pin_low(PIN_USART0_EN_IDX);
   80e4a:	208e      	movs	r0, #142	; 0x8e
   80e4c:	4b08      	ldr	r3, [pc, #32]	; (80e70 <board_init+0xec>)
   80e4e:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NANDIO_6, PIN_EBI_NANDIO_6_FLAGS);
	gpio_configure_pin(PIN_EBI_NANDIO_7, PIN_EBI_NANDIO_7_FLAGS);
	gpio_configure_pin(PIN_NF_CE_IDX, PIN_NF_CE_FLAGS);
	gpio_configure_pin(PIN_NF_RB_IDX, PIN_NF_RB_FLAGS);
#endif
}
   80e50:	bd80      	pop	{r7, pc}
   80e52:	bf00      	nop
   80e54:	400e1a50 	.word	0x400e1a50
   80e58:	00081759 	.word	0x00081759
   80e5c:	00081691 	.word	0x00081691
   80e60:	28000079 	.word	0x28000079
   80e64:	28000059 	.word	0x28000059
   80e68:	400e0e00 	.word	0x400e0e00
   80e6c:	00081895 	.word	0x00081895
   80e70:	000816c5 	.word	0x000816c5

00080e74 <sn65hvd234_set_rs>:
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 * \param pin_idx     The pin index value for transceiver RS pin.
 */
void sn65hvd234_set_rs(sn65hvd234_ctrl_t *p_component, uint32_t pin_idx)
{
   80e74:	b480      	push	{r7}
   80e76:	b083      	sub	sp, #12
   80e78:	af00      	add	r7, sp, #0
   80e7a:	6078      	str	r0, [r7, #4]
   80e7c:	6039      	str	r1, [r7, #0]
	p_component->pio_rs_idx = pin_idx;
   80e7e:	687b      	ldr	r3, [r7, #4]
   80e80:	683a      	ldr	r2, [r7, #0]
   80e82:	601a      	str	r2, [r3, #0]
}
   80e84:	370c      	adds	r7, #12
   80e86:	46bd      	mov	sp, r7
   80e88:	f85d 7b04 	ldr.w	r7, [sp], #4
   80e8c:	4770      	bx	lr
   80e8e:	bf00      	nop

00080e90 <sn65hvd234_set_en>:
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 * \param pin_idx     The pin index value for transceiver EN pin.
 */
void sn65hvd234_set_en(sn65hvd234_ctrl_t *p_component, uint32_t pin_idx)
{
   80e90:	b480      	push	{r7}
   80e92:	b083      	sub	sp, #12
   80e94:	af00      	add	r7, sp, #0
   80e96:	6078      	str	r0, [r7, #4]
   80e98:	6039      	str	r1, [r7, #0]
	p_component->pio_en_idx = pin_idx;
   80e9a:	687b      	ldr	r3, [r7, #4]
   80e9c:	683a      	ldr	r2, [r7, #0]
   80e9e:	605a      	str	r2, [r3, #4]
}
   80ea0:	370c      	adds	r7, #12
   80ea2:	46bd      	mov	sp, r7
   80ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
   80ea8:	4770      	bx	lr
   80eaa:	bf00      	nop

00080eac <sn65hvd234_enable>:
 * \brief Enable transceiver.
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 */
void sn65hvd234_enable(sn65hvd234_ctrl_t *p_component)
{
   80eac:	b580      	push	{r7, lr}
   80eae:	b082      	sub	sp, #8
   80eb0:	af00      	add	r7, sp, #0
   80eb2:	6078      	str	r0, [r7, #4]
	/* Raise EN pin of SN65HVD234 to High Level (Vcc). */
	pio_set_pin_high(p_component->pio_en_idx);
   80eb4:	687b      	ldr	r3, [r7, #4]
   80eb6:	685b      	ldr	r3, [r3, #4]
   80eb8:	4618      	mov	r0, r3
   80eba:	4b02      	ldr	r3, [pc, #8]	; (80ec4 <sn65hvd234_enable+0x18>)
   80ebc:	4798      	blx	r3
	//ioport_set_pin_level(p_component->pio_en_idx, CAN_EN_HIGH);
}
   80ebe:	3708      	adds	r7, #8
   80ec0:	46bd      	mov	sp, r7
   80ec2:	bd80      	pop	{r7, pc}
   80ec4:	00081691 	.word	0x00081691

00080ec8 <sn65hvd234_disable_low_power>:
 * \brief Resume to Normal mode by exiting from low power mode.
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 */
void sn65hvd234_disable_low_power(sn65hvd234_ctrl_t *p_component)
{
   80ec8:	b580      	push	{r7, lr}
   80eca:	b082      	sub	sp, #8
   80ecc:	af00      	add	r7, sp, #0
   80ece:	6078      	str	r0, [r7, #4]
	/* Lower RS pin of SN65HVD234 to 0.0v~0.33v. */
	pio_set_pin_low(p_component->pio_rs_idx);
   80ed0:	687b      	ldr	r3, [r7, #4]
   80ed2:	681b      	ldr	r3, [r3, #0]
   80ed4:	4618      	mov	r0, r3
   80ed6:	4b02      	ldr	r3, [pc, #8]	; (80ee0 <sn65hvd234_disable_low_power+0x18>)
   80ed8:	4798      	blx	r3
	//ioport_set_pin_level(p_component->pio_rs_idx, CAN_RS_LOW);
}
   80eda:	3708      	adds	r7, #8
   80edc:	46bd      	mov	sp, r7
   80ede:	bd80      	pop	{r7, pc}
   80ee0:	000816c5 	.word	0x000816c5

00080ee4 <can_set_baudrate>:
 *
 * \retval Set the baudrate successfully or not.
 */
static uint32_t can_set_baudrate(Can *p_can, uint32_t ul_mck,
		uint32_t ul_baudrate)
{
   80ee4:	b580      	push	{r7, lr}
   80ee6:	b08a      	sub	sp, #40	; 0x28
   80ee8:	af00      	add	r7, sp, #0
   80eea:	60f8      	str	r0, [r7, #12]
   80eec:	60b9      	str	r1, [r7, #8]
   80eee:	607a      	str	r2, [r7, #4]
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   80ef0:	687b      	ldr	r3, [r7, #4]
   80ef2:	f246 12a8 	movw	r2, #25000	; 0x61a8
   80ef6:	fb02 f203 	mul.w	r2, r2, r3
   80efa:	68bb      	ldr	r3, [r7, #8]
   80efc:	4413      	add	r3, r2
   80efe:	1e5a      	subs	r2, r3, #1
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
   80f00:	687b      	ldr	r3, [r7, #4]
   80f02:	f246 11a8 	movw	r1, #25000	; 0x61a8
   80f06:	fb01 f303 	mul.w	r3, r1, r3
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   80f0a:	fbb2 f3f3 	udiv	r3, r2, r3
   80f0e:	2b80      	cmp	r3, #128	; 0x80
   80f10:	d901      	bls.n	80f16 <can_set_baudrate+0x32>
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
			CAN_BAUDRATE_MAX_DIV) {
		return 0;
   80f12:	2300      	movs	r3, #0
   80f14:	e085      	b.n	81022 <can_set_baudrate+0x13e>
	}

	/* Check whether the input MCK is too small. */
	if ((ul_mck / 2)  < ul_baudrate * CAN_MIN_TQ_NUM * 1000) {
   80f16:	68bb      	ldr	r3, [r7, #8]
   80f18:	085a      	lsrs	r2, r3, #1
   80f1a:	687b      	ldr	r3, [r7, #4]
   80f1c:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
   80f20:	fb01 f303 	mul.w	r3, r1, r3
   80f24:	429a      	cmp	r2, r3
   80f26:	d201      	bcs.n	80f2c <can_set_baudrate+0x48>
		return 0;
   80f28:	2300      	movs	r3, #0
   80f2a:	e07a      	b.n	81022 <can_set_baudrate+0x13e>
	}

	/* Initialize it as the minimum Time Quantum. */
	uc_tq = CAN_MIN_TQ_NUM;
   80f2c:	2308      	movs	r3, #8
   80f2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
   80f32:	f04f 33ff 	mov.w	r3, #4294967295
   80f36:	623b      	str	r3, [r7, #32]
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   80f38:	2308      	movs	r3, #8
   80f3a:	77fb      	strb	r3, [r7, #31]
   80f3c:	e02b      	b.n	80f96 <can_set_baudrate+0xb2>
		if ((ul_mck / (ul_baudrate * i * 1000)) <=
   80f3e:	7ffb      	ldrb	r3, [r7, #31]
   80f40:	687a      	ldr	r2, [r7, #4]
   80f42:	fb02 f303 	mul.w	r3, r2, r3
   80f46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   80f4a:	fb02 f303 	mul.w	r3, r2, r3
   80f4e:	68ba      	ldr	r2, [r7, #8]
   80f50:	fbb2 f3f3 	udiv	r3, r2, r3
   80f54:	2b80      	cmp	r3, #128	; 0x80
   80f56:	d81b      	bhi.n	80f90 <can_set_baudrate+0xac>
				CAN_BAUDRATE_MAX_DIV) {
			ul_cur_mod = ul_mck % (ul_baudrate * i * 1000);
   80f58:	7ffb      	ldrb	r3, [r7, #31]
   80f5a:	687a      	ldr	r2, [r7, #4]
   80f5c:	fb02 f303 	mul.w	r3, r2, r3
   80f60:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   80f64:	fb02 f203 	mul.w	r2, r2, r3
   80f68:	68bb      	ldr	r3, [r7, #8]
   80f6a:	fbb3 f1f2 	udiv	r1, r3, r2
   80f6e:	fb02 f201 	mul.w	r2, r2, r1
   80f72:	1a9b      	subs	r3, r3, r2
   80f74:	61bb      	str	r3, [r7, #24]
			if (ul_cur_mod < ul_mod) {
   80f76:	69ba      	ldr	r2, [r7, #24]
   80f78:	6a3b      	ldr	r3, [r7, #32]
   80f7a:	429a      	cmp	r2, r3
   80f7c:	d208      	bcs.n	80f90 <can_set_baudrate+0xac>
				ul_mod = ul_cur_mod;
   80f7e:	69bb      	ldr	r3, [r7, #24]
   80f80:	623b      	str	r3, [r7, #32]
				uc_tq = i;
   80f82:	7ffb      	ldrb	r3, [r7, #31]
   80f84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (!ul_mod) {
   80f88:	6a3b      	ldr	r3, [r7, #32]
   80f8a:	2b00      	cmp	r3, #0
   80f8c:	d100      	bne.n	80f90 <can_set_baudrate+0xac>
					break;
   80f8e:	e005      	b.n	80f9c <can_set_baudrate+0xb8>

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   80f90:	7ffb      	ldrb	r3, [r7, #31]
   80f92:	3301      	adds	r3, #1
   80f94:	77fb      	strb	r3, [r7, #31]
   80f96:	7ffb      	ldrb	r3, [r7, #31]
   80f98:	2b19      	cmp	r3, #25
   80f9a:	d9d0      	bls.n	80f3e <can_set_baudrate+0x5a>
			}
		}
	}

	/* Calculate the baudrate prescale value. */
	uc_prescale = ul_mck / (ul_baudrate * uc_tq * 1000);
   80f9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   80fa0:	687a      	ldr	r2, [r7, #4]
   80fa2:	fb02 f303 	mul.w	r3, r2, r3
   80fa6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   80faa:	fb02 f303 	mul.w	r3, r2, r3
   80fae:	68ba      	ldr	r2, [r7, #8]
   80fb0:	fbb2 f3f3 	udiv	r3, r2, r3
   80fb4:	75fb      	strb	r3, [r7, #23]
	if (uc_prescale < 2) {
   80fb6:	7dfb      	ldrb	r3, [r7, #23]
   80fb8:	2b01      	cmp	r3, #1
   80fba:	d801      	bhi.n	80fc0 <can_set_baudrate+0xdc>
		return 0;
   80fbc:	2300      	movs	r3, #0
   80fbe:	e030      	b.n	81022 <can_set_baudrate+0x13e>
	}

	/* Get the right CAN BIT Timing group. */
	p_bit_time = (can_bit_timing_t *)&can_bit_time[uc_tq - CAN_MIN_TQ_NUM];
   80fc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   80fc4:	f1a3 0208 	sub.w	r2, r3, #8
   80fc8:	4613      	mov	r3, r2
   80fca:	005b      	lsls	r3, r3, #1
   80fcc:	4413      	add	r3, r2
   80fce:	005b      	lsls	r3, r3, #1
   80fd0:	4a16      	ldr	r2, [pc, #88]	; (8102c <can_set_baudrate+0x148>)
   80fd2:	4413      	add	r3, r2
   80fd4:	613b      	str	r3, [r7, #16]

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);
   80fd6:	68f8      	ldr	r0, [r7, #12]
   80fd8:	4b15      	ldr	r3, [pc, #84]	; (81030 <can_set_baudrate+0x14c>)
   80fda:	4798      	blx	r3

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   80fdc:	693b      	ldr	r3, [r7, #16]
   80fde:	78db      	ldrb	r3, [r3, #3]
   80fe0:	3b01      	subs	r3, #1
   80fe2:	f003 0207 	and.w	r2, r3, #7
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   80fe6:	693b      	ldr	r3, [r7, #16]
   80fe8:	789b      	ldrb	r3, [r3, #2]
   80fea:	3b01      	subs	r3, #1
   80fec:	011b      	lsls	r3, r3, #4
   80fee:	f003 0370 	and.w	r3, r3, #112	; 0x70

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   80ff2:	431a      	orrs	r2, r3
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   80ff4:	693b      	ldr	r3, [r7, #16]
   80ff6:	785b      	ldrb	r3, [r3, #1]
   80ff8:	3b01      	subs	r3, #1
   80ffa:	021b      	lsls	r3, r3, #8
   80ffc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   81000:	431a      	orrs	r2, r3
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   81002:	693b      	ldr	r3, [r7, #16]
   81004:	791b      	ldrb	r3, [r3, #4]
   81006:	3b01      	subs	r3, #1
   81008:	031b      	lsls	r3, r3, #12
   8100a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   8100e:	431a      	orrs	r2, r3
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
			CAN_BR_BRP(uc_prescale - 1);
   81010:	7dfb      	ldrb	r3, [r7, #23]
   81012:	3b01      	subs	r3, #1
   81014:	041b      	lsls	r3, r3, #16
   81016:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   8101a:	431a      	orrs	r2, r3

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   8101c:	68fb      	ldr	r3, [r7, #12]
   8101e:	615a      	str	r2, [r3, #20]
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
			CAN_BR_BRP(uc_prescale - 1);
	return 1;
   81020:	2301      	movs	r3, #1
}
   81022:	4618      	mov	r0, r3
   81024:	3728      	adds	r7, #40	; 0x28
   81026:	46bd      	mov	sp, r7
   81028:	bd80      	pop	{r7, pc}
   8102a:	bf00      	nop
   8102c:	00085624 	.word	0x00085624
   81030:	000810dd 	.word	0x000810dd

00081034 <can_init>:
 *
 * \note PMC clock for CAN peripheral should be enabled before calling this
 *function.
 */
uint32_t can_init(Can *p_can, uint32_t ul_mck, uint32_t ul_baudrate)
{
   81034:	b580      	push	{r7, lr}
   81036:	b086      	sub	sp, #24
   81038:	af00      	add	r7, sp, #0
   8103a:	60f8      	str	r0, [r7, #12]
   8103c:	60b9      	str	r1, [r7, #8]
   8103e:	607a      	str	r2, [r7, #4]
	uint32_t ul_flag;
	uint32_t ul_tick;

	/* Initialize the baudrate for CAN module. */
	ul_flag = can_set_baudrate(p_can, ul_mck, ul_baudrate);
   81040:	68f8      	ldr	r0, [r7, #12]
   81042:	68b9      	ldr	r1, [r7, #8]
   81044:	687a      	ldr	r2, [r7, #4]
   81046:	4b17      	ldr	r3, [pc, #92]	; (810a4 <can_init+0x70>)
   81048:	4798      	blx	r3
   8104a:	6178      	str	r0, [r7, #20]
	if (ul_flag == 0) {
   8104c:	697b      	ldr	r3, [r7, #20]
   8104e:	2b00      	cmp	r3, #0
   81050:	d101      	bne.n	81056 <can_init+0x22>
		return 0;
   81052:	2300      	movs	r3, #0
   81054:	e021      	b.n	8109a <can_init+0x66>
	}

	/* Reset the CAN eight message mailbox. */
	can_reset_all_mailbox(p_can);
   81056:	68f8      	ldr	r0, [r7, #12]
   81058:	4b13      	ldr	r3, [pc, #76]	; (810a8 <can_init+0x74>)
   8105a:	4798      	blx	r3

	/* Enable the CAN controller. */
	can_enable(p_can);
   8105c:	68f8      	ldr	r0, [r7, #12]
   8105e:	4b13      	ldr	r3, [pc, #76]	; (810ac <can_init+0x78>)
   81060:	4798      	blx	r3

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
   81062:	2300      	movs	r3, #0
   81064:	617b      	str	r3, [r7, #20]
	ul_tick = 0;
   81066:	2300      	movs	r3, #0
   81068:	613b      	str	r3, [r7, #16]
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   8106a:	e006      	b.n	8107a <can_init+0x46>
		ul_flag = can_get_status(p_can);
   8106c:	68f8      	ldr	r0, [r7, #12]
   8106e:	4b10      	ldr	r3, [pc, #64]	; (810b0 <can_init+0x7c>)
   81070:	4798      	blx	r3
   81072:	6178      	str	r0, [r7, #20]
		ul_tick++;
   81074:	693b      	ldr	r3, [r7, #16]
   81076:	3301      	adds	r3, #1
   81078:	613b      	str	r3, [r7, #16]
	can_enable(p_can);

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
	ul_tick = 0;
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   8107a:	697b      	ldr	r3, [r7, #20]
   8107c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
   81080:	2b00      	cmp	r3, #0
   81082:	d103      	bne.n	8108c <can_init+0x58>
   81084:	693a      	ldr	r2, [r7, #16]
   81086:	4b0b      	ldr	r3, [pc, #44]	; (810b4 <can_init+0x80>)
   81088:	429a      	cmp	r2, r3
   8108a:	d9ef      	bls.n	8106c <can_init+0x38>
		ul_flag = can_get_status(p_can);
		ul_tick++;
	}

	/* Timeout or the CAN module has been synchronized with the bus. */
	if (CAN_TIMEOUT == ul_tick) {
   8108c:	693a      	ldr	r2, [r7, #16]
   8108e:	4b0a      	ldr	r3, [pc, #40]	; (810b8 <can_init+0x84>)
   81090:	429a      	cmp	r2, r3
   81092:	d101      	bne.n	81098 <can_init+0x64>
		return 0;
   81094:	2300      	movs	r3, #0
   81096:	e000      	b.n	8109a <can_init+0x66>
	} else {
		return 1;
   81098:	2301      	movs	r3, #1
	}
}
   8109a:	4618      	mov	r0, r3
   8109c:	3718      	adds	r7, #24
   8109e:	46bd      	mov	sp, r7
   810a0:	bd80      	pop	{r7, pc}
   810a2:	bf00      	nop
   810a4:	00080ee5 	.word	0x00080ee5
   810a8:	00081475 	.word	0x00081475
   810ac:	000810bd 	.word	0x000810bd
   810b0:	00081135 	.word	0x00081135
   810b4:	0001869f 	.word	0x0001869f
   810b8:	000186a0 	.word	0x000186a0

000810bc <can_enable>:
 * \brief Enable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_enable(Can *p_can)
{
   810bc:	b480      	push	{r7}
   810be:	b083      	sub	sp, #12
   810c0:	af00      	add	r7, sp, #0
   810c2:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR |= CAN_MR_CANEN;
   810c4:	687b      	ldr	r3, [r7, #4]
   810c6:	681b      	ldr	r3, [r3, #0]
   810c8:	f043 0201 	orr.w	r2, r3, #1
   810cc:	687b      	ldr	r3, [r7, #4]
   810ce:	601a      	str	r2, [r3, #0]
}
   810d0:	370c      	adds	r7, #12
   810d2:	46bd      	mov	sp, r7
   810d4:	f85d 7b04 	ldr.w	r7, [sp], #4
   810d8:	4770      	bx	lr
   810da:	bf00      	nop

000810dc <can_disable>:
 * \brief Disable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_disable(Can *p_can)
{
   810dc:	b480      	push	{r7}
   810de:	b083      	sub	sp, #12
   810e0:	af00      	add	r7, sp, #0
   810e2:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR &= ~CAN_MR_CANEN;
   810e4:	687b      	ldr	r3, [r7, #4]
   810e6:	681b      	ldr	r3, [r3, #0]
   810e8:	f023 0201 	bic.w	r2, r3, #1
   810ec:	687b      	ldr	r3, [r7, #4]
   810ee:	601a      	str	r2, [r3, #0]
}
   810f0:	370c      	adds	r7, #12
   810f2:	46bd      	mov	sp, r7
   810f4:	f85d 7b04 	ldr.w	r7, [sp], #4
   810f8:	4770      	bx	lr
   810fa:	bf00      	nop

000810fc <can_enable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be enabled.
 */
void can_enable_interrupt(Can *p_can, uint32_t dw_mask)
{
   810fc:	b480      	push	{r7}
   810fe:	b083      	sub	sp, #12
   81100:	af00      	add	r7, sp, #0
   81102:	6078      	str	r0, [r7, #4]
   81104:	6039      	str	r1, [r7, #0]
	p_can->CAN_IER = dw_mask;
   81106:	687b      	ldr	r3, [r7, #4]
   81108:	683a      	ldr	r2, [r7, #0]
   8110a:	605a      	str	r2, [r3, #4]
}
   8110c:	370c      	adds	r7, #12
   8110e:	46bd      	mov	sp, r7
   81110:	f85d 7b04 	ldr.w	r7, [sp], #4
   81114:	4770      	bx	lr
   81116:	bf00      	nop

00081118 <can_disable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be disabled.
 */
void can_disable_interrupt(Can *p_can, uint32_t dw_mask)
{
   81118:	b480      	push	{r7}
   8111a:	b083      	sub	sp, #12
   8111c:	af00      	add	r7, sp, #0
   8111e:	6078      	str	r0, [r7, #4]
   81120:	6039      	str	r1, [r7, #0]
	p_can->CAN_IDR = dw_mask;
   81122:	687b      	ldr	r3, [r7, #4]
   81124:	683a      	ldr	r2, [r7, #0]
   81126:	609a      	str	r2, [r3, #8]
}
   81128:	370c      	adds	r7, #12
   8112a:	46bd      	mov	sp, r7
   8112c:	f85d 7b04 	ldr.w	r7, [sp], #4
   81130:	4770      	bx	lr
   81132:	bf00      	nop

00081134 <can_get_status>:
 * \param p_can Pointer to a CAN peripheral instance.
 *
 * \retval CAN status.
 */
uint32_t can_get_status(Can *p_can)
{
   81134:	b480      	push	{r7}
   81136:	b083      	sub	sp, #12
   81138:	af00      	add	r7, sp, #0
   8113a:	6078      	str	r0, [r7, #4]
	return (p_can->CAN_SR);
   8113c:	687b      	ldr	r3, [r7, #4]
   8113e:	691b      	ldr	r3, [r3, #16]
}
   81140:	4618      	mov	r0, r3
   81142:	370c      	adds	r7, #12
   81144:	46bd      	mov	sp, r7
   81146:	f85d 7b04 	ldr.w	r7, [sp], #4
   8114a:	4770      	bx	lr

0008114c <can_global_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param uc_mask Mask for mailboxes that are requested to transfer.
 */
void can_global_send_transfer_cmd(Can *p_can, uint8_t uc_mask)
{
   8114c:	b480      	push	{r7}
   8114e:	b085      	sub	sp, #20
   81150:	af00      	add	r7, sp, #0
   81152:	6078      	str	r0, [r7, #4]
   81154:	460b      	mov	r3, r1
   81156:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_reg;

	ul_reg = p_can->CAN_TCR & ((uint32_t) ~GLOBAL_MAILBOX_MASK);
   81158:	687b      	ldr	r3, [r7, #4]
   8115a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   8115c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
   81160:	60fb      	str	r3, [r7, #12]
	p_can->CAN_TCR = ul_reg | uc_mask;
   81162:	78fa      	ldrb	r2, [r7, #3]
   81164:	68fb      	ldr	r3, [r7, #12]
   81166:	431a      	orrs	r2, r3
   81168:	687b      	ldr	r3, [r7, #4]
   8116a:	625a      	str	r2, [r3, #36]	; 0x24
}
   8116c:	3714      	adds	r7, #20
   8116e:	46bd      	mov	sp, r7
   81170:	f85d 7b04 	ldr.w	r7, [sp], #4
   81174:	4770      	bx	lr
   81176:	bf00      	nop

00081178 <can_mailbox_get_status>:
 * \param uc_index Indicate which mailbox is to be read.
 *
 * \retval The mailbox status.
 */
uint32_t can_mailbox_get_status(Can *p_can, uint8_t uc_index)
{
   81178:	b480      	push	{r7}
   8117a:	b083      	sub	sp, #12
   8117c:	af00      	add	r7, sp, #0
   8117e:	6078      	str	r0, [r7, #4]
   81180:	460b      	mov	r3, r1
   81182:	70fb      	strb	r3, [r7, #3]
	return (p_can->CAN_MB[uc_index].CAN_MSR);
   81184:	78fb      	ldrb	r3, [r7, #3]
   81186:	687a      	ldr	r2, [r7, #4]
   81188:	015b      	lsls	r3, r3, #5
   8118a:	4413      	add	r3, r2
   8118c:	f503 7304 	add.w	r3, r3, #528	; 0x210
   81190:	681b      	ldr	r3, [r3, #0]
}
   81192:	4618      	mov	r0, r3
   81194:	370c      	adds	r7, #12
   81196:	46bd      	mov	sp, r7
   81198:	f85d 7b04 	ldr.w	r7, [sp], #4
   8119c:	4770      	bx	lr
   8119e:	bf00      	nop

000811a0 <can_mailbox_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_send_transfer_cmd(Can *p_can, can_mb_conf_t *p_mailbox)
{
   811a0:	b480      	push	{r7}
   811a2:	b085      	sub	sp, #20
   811a4:	af00      	add	r7, sp, #0
   811a6:	6078      	str	r0, [r7, #4]
   811a8:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   811aa:	683b      	ldr	r3, [r7, #0]
   811ac:	681b      	ldr	r3, [r3, #0]
   811ae:	73fb      	strb	r3, [r7, #15]

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
   811b0:	7bfb      	ldrb	r3, [r7, #15]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
   811b2:	683a      	ldr	r2, [r7, #0]
   811b4:	7992      	ldrb	r2, [r2, #6]
   811b6:	0412      	lsls	r2, r2, #16
   811b8:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
{
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
   811bc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   811c0:	6879      	ldr	r1, [r7, #4]
   811c2:	015b      	lsls	r3, r3, #5
   811c4:	440b      	add	r3, r1
   811c6:	f503 7306 	add.w	r3, r3, #536	; 0x218
   811ca:	605a      	str	r2, [r3, #4]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
}
   811cc:	3714      	adds	r7, #20
   811ce:	46bd      	mov	sp, r7
   811d0:	f85d 7b04 	ldr.w	r7, [sp], #4
   811d4:	4770      	bx	lr
   811d6:	bf00      	nop

000811d8 <can_mailbox_init>:
 *
 * \param p_can    Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_init(Can *p_can, can_mb_conf_t *p_mailbox)
{
   811d8:	b480      	push	{r7}
   811da:	b085      	sub	sp, #20
   811dc:	af00      	add	r7, sp, #0
   811de:	6078      	str	r0, [r7, #4]
   811e0:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   811e2:	683b      	ldr	r3, [r7, #0]
   811e4:	681b      	ldr	r3, [r3, #0]
   811e6:	73fb      	strb	r3, [r7, #15]
	/* Check the object type of the mailbox. If it's used to disable the
	 * mailbox, reset the whole mailbox. */
	if (!p_mailbox->uc_obj_type) {
   811e8:	683b      	ldr	r3, [r7, #0]
   811ea:	791b      	ldrb	r3, [r3, #4]
   811ec:	2b00      	cmp	r3, #0
   811ee:	d12e      	bne.n	8124e <can_mailbox_init+0x76>
		p_can->CAN_MB[uc_index].CAN_MMR = 0;
   811f0:	7bfb      	ldrb	r3, [r7, #15]
   811f2:	687a      	ldr	r2, [r7, #4]
   811f4:	3310      	adds	r3, #16
   811f6:	015b      	lsls	r3, r3, #5
   811f8:	4413      	add	r3, r2
   811fa:	2200      	movs	r2, #0
   811fc:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MAM = 0;
   811fe:	7bfb      	ldrb	r3, [r7, #15]
   81200:	687a      	ldr	r2, [r7, #4]
   81202:	3310      	adds	r3, #16
   81204:	015b      	lsls	r3, r3, #5
   81206:	4413      	add	r3, r2
   81208:	2200      	movs	r2, #0
   8120a:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MID = 0;
   8120c:	7bfb      	ldrb	r3, [r7, #15]
   8120e:	687a      	ldr	r2, [r7, #4]
   81210:	015b      	lsls	r3, r3, #5
   81212:	4413      	add	r3, r2
   81214:	f503 7302 	add.w	r3, r3, #520	; 0x208
   81218:	2200      	movs	r2, #0
   8121a:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MDL = 0;
   8121c:	7bfb      	ldrb	r3, [r7, #15]
   8121e:	687a      	ldr	r2, [r7, #4]
   81220:	015b      	lsls	r3, r3, #5
   81222:	4413      	add	r3, r2
   81224:	f503 7304 	add.w	r3, r3, #528	; 0x210
   81228:	2200      	movs	r2, #0
   8122a:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MDH = 0;
   8122c:	7bfb      	ldrb	r3, [r7, #15]
   8122e:	687a      	ldr	r2, [r7, #4]
   81230:	015b      	lsls	r3, r3, #5
   81232:	4413      	add	r3, r2
   81234:	f503 7306 	add.w	r3, r3, #536	; 0x218
   81238:	2200      	movs	r2, #0
   8123a:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
   8123c:	7bfb      	ldrb	r3, [r7, #15]
   8123e:	687a      	ldr	r2, [r7, #4]
   81240:	015b      	lsls	r3, r3, #5
   81242:	4413      	add	r3, r2
   81244:	f503 7306 	add.w	r3, r3, #536	; 0x218
   81248:	2200      	movs	r2, #0
   8124a:	605a      	str	r2, [r3, #4]
		return;
   8124c:	e04e      	b.n	812ec <can_mailbox_init+0x114>
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   8124e:	7bfb      	ldrb	r3, [r7, #15]
   81250:	7bfa      	ldrb	r2, [r7, #15]
   81252:	6879      	ldr	r1, [r7, #4]
   81254:	3210      	adds	r2, #16
   81256:	0152      	lsls	r2, r2, #5
   81258:	440a      	add	r2, r1
   8125a:	6812      	ldr	r2, [r2, #0]
   8125c:	f422 2170 	bic.w	r1, r2, #983040	; 0xf0000
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);
   81260:	683a      	ldr	r2, [r7, #0]
   81262:	79d2      	ldrb	r2, [r2, #7]
   81264:	0412      	lsls	r2, r2, #16
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
			~CAN_MMR_PRIOR_Msk) |
   81266:	430a      	orrs	r2, r1
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   81268:	6879      	ldr	r1, [r7, #4]
   8126a:	3310      	adds	r3, #16
   8126c:	015b      	lsls	r3, r3, #5
   8126e:	440b      	add	r3, r1
   81270:	601a      	str	r2, [r3, #0]
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);

	/* Set the message ID and message acceptance mask for the mailbox in
	 * other modes. */
	if (p_mailbox->uc_id_ver) {
   81272:	683b      	ldr	r3, [r7, #0]
   81274:	795b      	ldrb	r3, [r3, #5]
   81276:	2b00      	cmp	r3, #0
   81278:	d015      	beq.n	812a6 <can_mailbox_init+0xce>
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk |
   8127a:	7bfb      	ldrb	r3, [r7, #15]
   8127c:	683a      	ldr	r2, [r7, #0]
   8127e:	68d2      	ldr	r2, [r2, #12]
   81280:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81284:	6879      	ldr	r1, [r7, #4]
   81286:	3310      	adds	r3, #16
   81288:	015b      	lsls	r3, r3, #5
   8128a:	440b      	add	r3, r1
   8128c:	605a      	str	r2, [r3, #4]
				CAN_MAM_MIDE;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   8128e:	7bfb      	ldrb	r3, [r7, #15]
   81290:	683a      	ldr	r2, [r7, #0]
   81292:	6912      	ldr	r2, [r2, #16]
   81294:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81298:	6879      	ldr	r1, [r7, #4]
   8129a:	015b      	lsls	r3, r3, #5
   8129c:	440b      	add	r3, r1
   8129e:	f503 7302 	add.w	r3, r3, #520	; 0x208
   812a2:	601a      	str	r2, [r3, #0]
   812a4:	e010      	b.n	812c8 <can_mailbox_init+0xf0>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
   812a6:	7bfb      	ldrb	r3, [r7, #15]
   812a8:	683a      	ldr	r2, [r7, #0]
   812aa:	68d2      	ldr	r2, [r2, #12]
   812ac:	6879      	ldr	r1, [r7, #4]
   812ae:	3310      	adds	r3, #16
   812b0:	015b      	lsls	r3, r3, #5
   812b2:	440b      	add	r3, r1
   812b4:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   812b6:	7bfb      	ldrb	r3, [r7, #15]
   812b8:	683a      	ldr	r2, [r7, #0]
   812ba:	6912      	ldr	r2, [r2, #16]
   812bc:	6879      	ldr	r1, [r7, #4]
   812be:	015b      	lsls	r3, r3, #5
   812c0:	440b      	add	r3, r1
   812c2:	f503 7302 	add.w	r3, r3, #520	; 0x208
   812c6:	601a      	str	r2, [r3, #0]
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   812c8:	7bfb      	ldrb	r3, [r7, #15]
   812ca:	7bfa      	ldrb	r2, [r7, #15]
   812cc:	6879      	ldr	r1, [r7, #4]
   812ce:	3210      	adds	r2, #16
   812d0:	0152      	lsls	r2, r2, #5
   812d2:	440a      	add	r2, r1
   812d4:	6812      	ldr	r2, [r2, #0]
   812d6:	f022 61e0 	bic.w	r1, r2, #117440512	; 0x7000000
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
   812da:	683a      	ldr	r2, [r7, #0]
   812dc:	7912      	ldrb	r2, [r2, #4]
   812de:	0612      	lsls	r2, r2, #24
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
			~CAN_MMR_MOT_Msk) |
   812e0:	430a      	orrs	r2, r1
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   812e2:	6879      	ldr	r1, [r7, #4]
   812e4:	3310      	adds	r3, #16
   812e6:	015b      	lsls	r3, r3, #5
   812e8:	440b      	add	r3, r1
   812ea:	601a      	str	r2, [r3, #0]
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
}
   812ec:	3714      	adds	r7, #20
   812ee:	46bd      	mov	sp, r7
   812f0:	f85d 7b04 	ldr.w	r7, [sp], #4
   812f4:	4770      	bx	lr
   812f6:	bf00      	nop

000812f8 <can_mailbox_read>:
 * \retval Different CAN mailbox transfer status.
 *
 * \note Read the mailbox status before calling this function.
 */
uint32_t can_mailbox_read(Can *p_can, can_mb_conf_t *p_mailbox)
{
   812f8:	b580      	push	{r7, lr}
   812fa:	b086      	sub	sp, #24
   812fc:	af00      	add	r7, sp, #0
   812fe:	6078      	str	r0, [r7, #4]
   81300:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;
	uint32_t ul_retval;

	ul_retval = 0;
   81302:	2300      	movs	r3, #0
   81304:	617b      	str	r3, [r7, #20]
	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   81306:	683b      	ldr	r3, [r7, #0]
   81308:	681b      	ldr	r3, [r3, #0]
   8130a:	74fb      	strb	r3, [r7, #19]
	ul_status = p_mailbox->ul_status;
   8130c:	683b      	ldr	r3, [r7, #0]
   8130e:	689b      	ldr	r3, [r3, #8]
   81310:	60fb      	str	r3, [r7, #12]

	/* Check whether there is overwriting happening in Receive with
	 * Overwrite mode,
	 * or there're messages lost in Receive mode. */
	if ((ul_status & CAN_MSR_MRDY) && (ul_status & CAN_MSR_MMI)) {
   81312:	68fb      	ldr	r3, [r7, #12]
   81314:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   81318:	2b00      	cmp	r3, #0
   8131a:	d006      	beq.n	8132a <can_mailbox_read+0x32>
   8131c:	68fb      	ldr	r3, [r7, #12]
   8131e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   81322:	2b00      	cmp	r3, #0
   81324:	d001      	beq.n	8132a <can_mailbox_read+0x32>
		ul_retval = CAN_MAILBOX_RX_OVER;
   81326:	2302      	movs	r3, #2
   81328:	617b      	str	r3, [r7, #20]
	}

	/* Read the message family ID. */
	p_mailbox->ul_fid = p_can->CAN_MB[uc_index].CAN_MFID &
   8132a:	7cfb      	ldrb	r3, [r7, #19]
   8132c:	687a      	ldr	r2, [r7, #4]
   8132e:	015b      	lsls	r3, r3, #5
   81330:	4413      	add	r3, r2
   81332:	f503 7302 	add.w	r3, r3, #520	; 0x208
   81336:	685b      	ldr	r3, [r3, #4]
   81338:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   8133c:	683b      	ldr	r3, [r7, #0]
   8133e:	615a      	str	r2, [r3, #20]
			CAN_MFID_MFID_Msk;

	/* Read received data length. */
	p_mailbox->uc_length
		= (ul_status & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos;
   81340:	68fb      	ldr	r3, [r7, #12]
   81342:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   81346:	0c1b      	lsrs	r3, r3, #16
   81348:	b2da      	uxtb	r2, r3
   8134a:	683b      	ldr	r3, [r7, #0]
   8134c:	719a      	strb	r2, [r3, #6]

	/* Read received data. */
	p_mailbox->ul_datal = p_can->CAN_MB[uc_index].CAN_MDL;
   8134e:	7cfb      	ldrb	r3, [r7, #19]
   81350:	687a      	ldr	r2, [r7, #4]
   81352:	015b      	lsls	r3, r3, #5
   81354:	4413      	add	r3, r2
   81356:	f503 7304 	add.w	r3, r3, #528	; 0x210
   8135a:	685a      	ldr	r2, [r3, #4]
   8135c:	683b      	ldr	r3, [r7, #0]
   8135e:	619a      	str	r2, [r3, #24]
	if (p_mailbox->uc_length > 4) {
   81360:	683b      	ldr	r3, [r7, #0]
   81362:	799b      	ldrb	r3, [r3, #6]
   81364:	2b04      	cmp	r3, #4
   81366:	d908      	bls.n	8137a <can_mailbox_read+0x82>
		p_mailbox->ul_datah = p_can->CAN_MB[uc_index].CAN_MDH;
   81368:	7cfb      	ldrb	r3, [r7, #19]
   8136a:	687a      	ldr	r2, [r7, #4]
   8136c:	015b      	lsls	r3, r3, #5
   8136e:	4413      	add	r3, r2
   81370:	f503 7306 	add.w	r3, r3, #536	; 0x218
   81374:	681a      	ldr	r2, [r3, #0]
   81376:	683b      	ldr	r3, [r7, #0]
   81378:	61da      	str	r2, [r3, #28]
	}

	/* Read the mailbox status again to check whether the software needs to
	 * re-read mailbox data register. */
	p_mailbox->ul_status = p_can->CAN_MB[uc_index].CAN_MSR;
   8137a:	7cfb      	ldrb	r3, [r7, #19]
   8137c:	687a      	ldr	r2, [r7, #4]
   8137e:	015b      	lsls	r3, r3, #5
   81380:	4413      	add	r3, r2
   81382:	f503 7304 	add.w	r3, r3, #528	; 0x210
   81386:	681a      	ldr	r2, [r3, #0]
   81388:	683b      	ldr	r3, [r7, #0]
   8138a:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   8138c:	683b      	ldr	r3, [r7, #0]
   8138e:	689b      	ldr	r3, [r3, #8]
   81390:	60fb      	str	r3, [r7, #12]
	if (ul_status & CAN_MSR_MMI) {
   81392:	68fb      	ldr	r3, [r7, #12]
   81394:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   81398:	2b00      	cmp	r3, #0
   8139a:	d003      	beq.n	813a4 <can_mailbox_read+0xac>
		ul_retval |= CAN_MAILBOX_RX_NEED_RD_AGAIN;
   8139c:	697b      	ldr	r3, [r7, #20]
   8139e:	f043 0304 	orr.w	r3, r3, #4
   813a2:	617b      	str	r3, [r7, #20]
	} else {
		ul_retval |= CAN_MAILBOX_TRANSFER_OK;
	}

	/* Enable next receive process. */
	can_mailbox_send_transfer_cmd(p_can, p_mailbox);
   813a4:	6878      	ldr	r0, [r7, #4]
   813a6:	6839      	ldr	r1, [r7, #0]
   813a8:	4b03      	ldr	r3, [pc, #12]	; (813b8 <can_mailbox_read+0xc0>)
   813aa:	4798      	blx	r3

	return ul_retval;
   813ac:	697b      	ldr	r3, [r7, #20]
}
   813ae:	4618      	mov	r0, r3
   813b0:	3718      	adds	r7, #24
   813b2:	46bd      	mov	sp, r7
   813b4:	bd80      	pop	{r7, pc}
   813b6:	bf00      	nop
   813b8:	000811a1 	.word	0x000811a1

000813bc <can_mailbox_write>:
 * \note After calling this function, the mailbox message won't be sent out
 *until
 * can_mailbox_send_transfer_cmd() is called.
 */
uint32_t can_mailbox_write(Can *p_can, can_mb_conf_t *p_mailbox)
{
   813bc:	b580      	push	{r7, lr}
   813be:	b084      	sub	sp, #16
   813c0:	af00      	add	r7, sp, #0
   813c2:	6078      	str	r0, [r7, #4]
   813c4:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   813c6:	683b      	ldr	r3, [r7, #0]
   813c8:	681b      	ldr	r3, [r3, #0]
   813ca:	73fb      	strb	r3, [r7, #15]
	/* Read the mailbox status firstly to check whether the mailbox is ready
	 *or not. */
	p_mailbox->ul_status = can_mailbox_get_status(p_can, uc_index);
   813cc:	7bfb      	ldrb	r3, [r7, #15]
   813ce:	6878      	ldr	r0, [r7, #4]
   813d0:	4619      	mov	r1, r3
   813d2:	4b27      	ldr	r3, [pc, #156]	; (81470 <can_mailbox_write+0xb4>)
   813d4:	4798      	blx	r3
   813d6:	4602      	mov	r2, r0
   813d8:	683b      	ldr	r3, [r7, #0]
   813da:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   813dc:	683b      	ldr	r3, [r7, #0]
   813de:	689b      	ldr	r3, [r3, #8]
   813e0:	60bb      	str	r3, [r7, #8]
	if (!(ul_status & CAN_MSR_MRDY)) {
   813e2:	68bb      	ldr	r3, [r7, #8]
   813e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   813e8:	2b00      	cmp	r3, #0
   813ea:	d101      	bne.n	813f0 <can_mailbox_write+0x34>
		return CAN_MAILBOX_NOT_READY;
   813ec:	2301      	movs	r3, #1
   813ee:	e03b      	b.n	81468 <can_mailbox_write+0xac>
	}

	/* Write transmit identifier. */
	if (p_mailbox->uc_id_ver) {
   813f0:	683b      	ldr	r3, [r7, #0]
   813f2:	795b      	ldrb	r3, [r3, #5]
   813f4:	2b00      	cmp	r3, #0
   813f6:	d00b      	beq.n	81410 <can_mailbox_write+0x54>
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   813f8:	7bfb      	ldrb	r3, [r7, #15]
   813fa:	683a      	ldr	r2, [r7, #0]
   813fc:	6912      	ldr	r2, [r2, #16]
   813fe:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81402:	6879      	ldr	r1, [r7, #4]
   81404:	015b      	lsls	r3, r3, #5
   81406:	440b      	add	r3, r1
   81408:	f503 7302 	add.w	r3, r3, #520	; 0x208
   8140c:	601a      	str	r2, [r3, #0]
   8140e:	e008      	b.n	81422 <can_mailbox_write+0x66>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   81410:	7bfb      	ldrb	r3, [r7, #15]
   81412:	683a      	ldr	r2, [r7, #0]
   81414:	6912      	ldr	r2, [r2, #16]
   81416:	6879      	ldr	r1, [r7, #4]
   81418:	015b      	lsls	r3, r3, #5
   8141a:	440b      	add	r3, r1
   8141c:	f503 7302 	add.w	r3, r3, #520	; 0x208
   81420:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data into mailbox data register. */
	p_can->CAN_MB[uc_index].CAN_MDL = p_mailbox->ul_datal;
   81422:	7bfb      	ldrb	r3, [r7, #15]
   81424:	683a      	ldr	r2, [r7, #0]
   81426:	6992      	ldr	r2, [r2, #24]
   81428:	6879      	ldr	r1, [r7, #4]
   8142a:	015b      	lsls	r3, r3, #5
   8142c:	440b      	add	r3, r1
   8142e:	f503 7304 	add.w	r3, r3, #528	; 0x210
   81432:	605a      	str	r2, [r3, #4]
	if (p_mailbox->uc_length > 4) {
   81434:	683b      	ldr	r3, [r7, #0]
   81436:	799b      	ldrb	r3, [r3, #6]
   81438:	2b04      	cmp	r3, #4
   8143a:	d908      	bls.n	8144e <can_mailbox_write+0x92>
		p_can->CAN_MB[uc_index].CAN_MDH = p_mailbox->ul_datah;
   8143c:	7bfb      	ldrb	r3, [r7, #15]
   8143e:	683a      	ldr	r2, [r7, #0]
   81440:	69d2      	ldr	r2, [r2, #28]
   81442:	6879      	ldr	r1, [r7, #4]
   81444:	015b      	lsls	r3, r3, #5
   81446:	440b      	add	r3, r1
   81448:	f503 7306 	add.w	r3, r3, #536	; 0x218
   8144c:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data length into mailbox control register. */
	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MDLC(p_mailbox->uc_length);
   8144e:	7bfb      	ldrb	r3, [r7, #15]
   81450:	683a      	ldr	r2, [r7, #0]
   81452:	7992      	ldrb	r2, [r2, #6]
   81454:	0412      	lsls	r2, r2, #16
   81456:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   8145a:	6879      	ldr	r1, [r7, #4]
   8145c:	015b      	lsls	r3, r3, #5
   8145e:	440b      	add	r3, r1
   81460:	f503 7306 	add.w	r3, r3, #536	; 0x218
   81464:	605a      	str	r2, [r3, #4]

	return CAN_MAILBOX_TRANSFER_OK;
   81466:	2300      	movs	r3, #0
}
   81468:	4618      	mov	r0, r3
   8146a:	3710      	adds	r7, #16
   8146c:	46bd      	mov	sp, r7
   8146e:	bd80      	pop	{r7, pc}
   81470:	00081179 	.word	0x00081179

00081474 <can_reset_all_mailbox>:
 * \brief Reset the eight mailboxes.
 *
 * \param p_can Pointer to a CAN peripheral instance.
 */
void can_reset_all_mailbox(Can *p_can)
{
   81474:	b580      	push	{r7, lr}
   81476:	b08c      	sub	sp, #48	; 0x30
   81478:	af00      	add	r7, sp, #0
   8147a:	6078      	str	r0, [r7, #4]
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;
   8147c:	2300      	movs	r3, #0
   8147e:	743b      	strb	r3, [r7, #16]

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   81480:	2300      	movs	r3, #0
   81482:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   81486:	e00d      	b.n	814a4 <can_reset_all_mailbox+0x30>
		mb_config_t.ul_mb_idx = i;
   81488:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   8148c:	60fb      	str	r3, [r7, #12]
		can_mailbox_init(p_can, &mb_config_t);
   8148e:	f107 030c 	add.w	r3, r7, #12
   81492:	6878      	ldr	r0, [r7, #4]
   81494:	4619      	mov	r1, r3
   81496:	4b07      	ldr	r3, [pc, #28]	; (814b4 <can_reset_all_mailbox+0x40>)
   81498:	4798      	blx	r3
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   8149a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   8149e:	3301      	adds	r3, #1
   814a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   814a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   814a8:	2b07      	cmp	r3, #7
   814aa:	d9ed      	bls.n	81488 <can_reset_all_mailbox+0x14>
		mb_config_t.ul_mb_idx = i;
		can_mailbox_init(p_can, &mb_config_t);
	}
}
   814ac:	3730      	adds	r7, #48	; 0x30
   814ae:	46bd      	mov	sp, r7
   814b0:	bd80      	pop	{r7, pc}
   814b2:	bf00      	nop
   814b4:	000811d9 	.word	0x000811d9

000814b8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
   814b8:	b480      	push	{r7}
   814ba:	b085      	sub	sp, #20
   814bc:	af00      	add	r7, sp, #0
   814be:	60f8      	str	r0, [r7, #12]
   814c0:	60b9      	str	r1, [r7, #8]
   814c2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   814c4:	687b      	ldr	r3, [r7, #4]
   814c6:	2b00      	cmp	r3, #0
   814c8:	d003      	beq.n	814d2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
   814ca:	68fb      	ldr	r3, [r7, #12]
   814cc:	68ba      	ldr	r2, [r7, #8]
   814ce:	665a      	str	r2, [r3, #100]	; 0x64
   814d0:	e002      	b.n	814d8 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   814d2:	68fb      	ldr	r3, [r7, #12]
   814d4:	68ba      	ldr	r2, [r7, #8]
   814d6:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
   814d8:	3714      	adds	r7, #20
   814da:	46bd      	mov	sp, r7
   814dc:	f85d 7b04 	ldr.w	r7, [sp], #4
   814e0:	4770      	bx	lr
   814e2:	bf00      	nop

000814e4 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
   814e4:	b480      	push	{r7}
   814e6:	b087      	sub	sp, #28
   814e8:	af00      	add	r7, sp, #0
   814ea:	60f8      	str	r0, [r7, #12]
   814ec:	60b9      	str	r1, [r7, #8]
   814ee:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   814f0:	68fb      	ldr	r3, [r7, #12]
   814f2:	687a      	ldr	r2, [r7, #4]
   814f4:	645a      	str	r2, [r3, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   814f6:	68bb      	ldr	r3, [r7, #8]
   814f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   814fc:	d01f      	beq.n	8153e <pio_set_peripheral+0x5a>
   814fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81502:	d805      	bhi.n	81510 <pio_set_peripheral+0x2c>
   81504:	2b00      	cmp	r3, #0
   81506:	d027      	beq.n	81558 <pio_set_peripheral+0x74>
   81508:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8150c:	d00a      	beq.n	81524 <pio_set_peripheral+0x40>
   8150e:	e01f      	b.n	81550 <pio_set_peripheral+0x6c>
   81510:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81514:	d020      	beq.n	81558 <pio_set_peripheral+0x74>
   81516:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8151a:	d01d      	beq.n	81558 <pio_set_peripheral+0x74>
   8151c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81520:	d01a      	beq.n	81558 <pio_set_peripheral+0x74>
   81522:	e015      	b.n	81550 <pio_set_peripheral+0x6c>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   81524:	68fb      	ldr	r3, [r7, #12]
   81526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   81528:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8152a:	68fb      	ldr	r3, [r7, #12]
   8152c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   8152e:	687b      	ldr	r3, [r7, #4]
   81530:	43d9      	mvns	r1, r3
   81532:	697b      	ldr	r3, [r7, #20]
   81534:	400b      	ands	r3, r1
   81536:	401a      	ands	r2, r3
   81538:	68fb      	ldr	r3, [r7, #12]
   8153a:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   8153c:	e008      	b.n	81550 <pio_set_peripheral+0x6c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8153e:	68fb      	ldr	r3, [r7, #12]
   81540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   81542:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   81544:	687a      	ldr	r2, [r7, #4]
   81546:	697b      	ldr	r3, [r7, #20]
   81548:	431a      	orrs	r2, r3
   8154a:	68fb      	ldr	r3, [r7, #12]
   8154c:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   8154e:	bf00      	nop
#else
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
   81550:	68fb      	ldr	r3, [r7, #12]
   81552:	687a      	ldr	r2, [r7, #4]
   81554:	605a      	str	r2, [r3, #4]
   81556:	e000      	b.n	8155a <pio_set_peripheral+0x76>
		// other types are invalid in this function
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
   81558:	bf00      	nop
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
}
   8155a:	371c      	adds	r7, #28
   8155c:	46bd      	mov	sp, r7
   8155e:	f85d 7b04 	ldr.w	r7, [sp], #4
   81562:	4770      	bx	lr

00081564 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   81564:	b580      	push	{r7, lr}
   81566:	b084      	sub	sp, #16
   81568:	af00      	add	r7, sp, #0
   8156a:	60f8      	str	r0, [r7, #12]
   8156c:	60b9      	str	r1, [r7, #8]
   8156e:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
   81570:	68f8      	ldr	r0, [r7, #12]
   81572:	68b9      	ldr	r1, [r7, #8]
   81574:	4b18      	ldr	r3, [pc, #96]	; (815d8 <pio_set_input+0x74>)
   81576:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   81578:	687b      	ldr	r3, [r7, #4]
   8157a:	f003 0301 	and.w	r3, r3, #1
   8157e:	68f8      	ldr	r0, [r7, #12]
   81580:	68b9      	ldr	r1, [r7, #8]
   81582:	461a      	mov	r2, r3
   81584:	4b15      	ldr	r3, [pc, #84]	; (815dc <pio_set_input+0x78>)
   81586:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   81588:	687b      	ldr	r3, [r7, #4]
   8158a:	f003 030a 	and.w	r3, r3, #10
   8158e:	2b00      	cmp	r3, #0
   81590:	d003      	beq.n	8159a <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
   81592:	68fb      	ldr	r3, [r7, #12]
   81594:	68ba      	ldr	r2, [r7, #8]
   81596:	621a      	str	r2, [r3, #32]
   81598:	e002      	b.n	815a0 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
   8159a:	68fb      	ldr	r3, [r7, #12]
   8159c:	68ba      	ldr	r2, [r7, #8]
   8159e:	625a      	str	r2, [r3, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   815a0:	687b      	ldr	r3, [r7, #4]
   815a2:	f003 0302 	and.w	r3, r3, #2
   815a6:	2b00      	cmp	r3, #0
   815a8:	d004      	beq.n	815b4 <pio_set_input+0x50>
		p_pio->PIO_SCIFSR = ul_mask;
   815aa:	68fb      	ldr	r3, [r7, #12]
   815ac:	68ba      	ldr	r2, [r7, #8]
   815ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   815b2:	e008      	b.n	815c6 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   815b4:	687b      	ldr	r3, [r7, #4]
   815b6:	f003 0308 	and.w	r3, r3, #8
   815ba:	2b00      	cmp	r3, #0
   815bc:	d003      	beq.n	815c6 <pio_set_input+0x62>
			p_pio->PIO_SCIFSR = ul_mask;
   815be:	68fb      	ldr	r3, [r7, #12]
   815c0:	68ba      	ldr	r2, [r7, #8]
   815c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   815c6:	68fb      	ldr	r3, [r7, #12]
   815c8:	68ba      	ldr	r2, [r7, #8]
   815ca:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
   815cc:	68fb      	ldr	r3, [r7, #12]
   815ce:	68ba      	ldr	r2, [r7, #8]
   815d0:	601a      	str	r2, [r3, #0]
}
   815d2:	3710      	adds	r7, #16
   815d4:	46bd      	mov	sp, r7
   815d6:	bd80      	pop	{r7, pc}
   815d8:	00081645 	.word	0x00081645
   815dc:	000814b9 	.word	0x000814b9

000815e0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   815e0:	b580      	push	{r7, lr}
   815e2:	b084      	sub	sp, #16
   815e4:	af00      	add	r7, sp, #0
   815e6:	60f8      	str	r0, [r7, #12]
   815e8:	60b9      	str	r1, [r7, #8]
   815ea:	607a      	str	r2, [r7, #4]
   815ec:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
   815ee:	68f8      	ldr	r0, [r7, #12]
   815f0:	68b9      	ldr	r1, [r7, #8]
   815f2:	4b12      	ldr	r3, [pc, #72]	; (8163c <pio_set_output+0x5c>)
   815f4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   815f6:	68f8      	ldr	r0, [r7, #12]
   815f8:	68b9      	ldr	r1, [r7, #8]
   815fa:	69ba      	ldr	r2, [r7, #24]
   815fc:	4b10      	ldr	r3, [pc, #64]	; (81640 <pio_set_output+0x60>)
   815fe:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   81600:	683b      	ldr	r3, [r7, #0]
   81602:	2b00      	cmp	r3, #0
   81604:	d003      	beq.n	8160e <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
   81606:	68fb      	ldr	r3, [r7, #12]
   81608:	68ba      	ldr	r2, [r7, #8]
   8160a:	651a      	str	r2, [r3, #80]	; 0x50
   8160c:	e002      	b.n	81614 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   8160e:	68fb      	ldr	r3, [r7, #12]
   81610:	68ba      	ldr	r2, [r7, #8]
   81612:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   81614:	687b      	ldr	r3, [r7, #4]
   81616:	2b00      	cmp	r3, #0
   81618:	d003      	beq.n	81622 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
   8161a:	68fb      	ldr	r3, [r7, #12]
   8161c:	68ba      	ldr	r2, [r7, #8]
   8161e:	631a      	str	r2, [r3, #48]	; 0x30
   81620:	e002      	b.n	81628 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
   81622:	68fb      	ldr	r3, [r7, #12]
   81624:	68ba      	ldr	r2, [r7, #8]
   81626:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   81628:	68fb      	ldr	r3, [r7, #12]
   8162a:	68ba      	ldr	r2, [r7, #8]
   8162c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
   8162e:	68fb      	ldr	r3, [r7, #12]
   81630:	68ba      	ldr	r2, [r7, #8]
   81632:	601a      	str	r2, [r3, #0]
}
   81634:	3710      	adds	r7, #16
   81636:	46bd      	mov	sp, r7
   81638:	bd80      	pop	{r7, pc}
   8163a:	bf00      	nop
   8163c:	00081645 	.word	0x00081645
   81640:	000814b9 	.word	0x000814b9

00081644 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
   81644:	b480      	push	{r7}
   81646:	b083      	sub	sp, #12
   81648:	af00      	add	r7, sp, #0
   8164a:	6078      	str	r0, [r7, #4]
   8164c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
   8164e:	687b      	ldr	r3, [r7, #4]
   81650:	683a      	ldr	r2, [r7, #0]
   81652:	645a      	str	r2, [r3, #68]	; 0x44
}
   81654:	370c      	adds	r7, #12
   81656:	46bd      	mov	sp, r7
   81658:	f85d 7b04 	ldr.w	r7, [sp], #4
   8165c:	4770      	bx	lr
   8165e:	bf00      	nop

00081660 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
   81660:	b480      	push	{r7}
   81662:	b083      	sub	sp, #12
   81664:	af00      	add	r7, sp, #0
   81666:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
   81668:	687b      	ldr	r3, [r7, #4]
   8166a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
   8166c:	4618      	mov	r0, r3
   8166e:	370c      	adds	r7, #12
   81670:	46bd      	mov	sp, r7
   81672:	f85d 7b04 	ldr.w	r7, [sp], #4
   81676:	4770      	bx	lr

00081678 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
   81678:	b480      	push	{r7}
   8167a:	b083      	sub	sp, #12
   8167c:	af00      	add	r7, sp, #0
   8167e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
   81680:	687b      	ldr	r3, [r7, #4]
   81682:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
   81684:	4618      	mov	r0, r3
   81686:	370c      	adds	r7, #12
   81688:	46bd      	mov	sp, r7
   8168a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8168e:	4770      	bx	lr

00081690 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
   81690:	b480      	push	{r7}
   81692:	b085      	sub	sp, #20
   81694:	af00      	add	r7, sp, #0
   81696:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81698:	687b      	ldr	r3, [r7, #4]
   8169a:	095b      	lsrs	r3, r3, #5
   8169c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   816a0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   816a4:	025b      	lsls	r3, r3, #9
   816a6:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 1.
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   816a8:	687b      	ldr	r3, [r7, #4]
   816aa:	f003 031f 	and.w	r3, r3, #31
   816ae:	2201      	movs	r2, #1
   816b0:	fa02 f303 	lsl.w	r3, r2, r3
   816b4:	461a      	mov	r2, r3
   816b6:	68fb      	ldr	r3, [r7, #12]
   816b8:	631a      	str	r2, [r3, #48]	; 0x30
}
   816ba:	3714      	adds	r7, #20
   816bc:	46bd      	mov	sp, r7
   816be:	f85d 7b04 	ldr.w	r7, [sp], #4
   816c2:	4770      	bx	lr

000816c4 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
   816c4:	b480      	push	{r7}
   816c6:	b085      	sub	sp, #20
   816c8:	af00      	add	r7, sp, #0
   816ca:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   816cc:	687b      	ldr	r3, [r7, #4]
   816ce:	095b      	lsrs	r3, r3, #5
   816d0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   816d4:	f203 7307 	addw	r3, r3, #1799	; 0x707
   816d8:	025b      	lsls	r3, r3, #9
   816da:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 0.
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   816dc:	687b      	ldr	r3, [r7, #4]
   816de:	f003 031f 	and.w	r3, r3, #31
   816e2:	2201      	movs	r2, #1
   816e4:	fa02 f303 	lsl.w	r3, r2, r3
   816e8:	461a      	mov	r2, r3
   816ea:	68fb      	ldr	r3, [r7, #12]
   816ec:	635a      	str	r2, [r3, #52]	; 0x34
}
   816ee:	3714      	adds	r7, #20
   816f0:	46bd      	mov	sp, r7
   816f2:	f85d 7b04 	ldr.w	r7, [sp], #4
   816f6:	4770      	bx	lr

000816f8 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
   816f8:	b480      	push	{r7}
   816fa:	b085      	sub	sp, #20
   816fc:	af00      	add	r7, sp, #0
   816fe:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81700:	687b      	ldr	r3, [r7, #4]
   81702:	095b      	lsrs	r3, r3, #5
   81704:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81708:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8170c:	025b      	lsls	r3, r3, #9
   8170e:	60fb      	str	r3, [r7, #12]
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
   81710:	68fb      	ldr	r3, [r7, #12]
   81712:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   81714:	687b      	ldr	r3, [r7, #4]
   81716:	f003 031f 	and.w	r3, r3, #31
   8171a:	2101      	movs	r1, #1
   8171c:	fa01 f303 	lsl.w	r3, r1, r3
   81720:	4013      	ands	r3, r2
   81722:	2b00      	cmp	r3, #0
   81724:	d009      	beq.n	8173a <pio_toggle_pin+0x42>
		// Value to be driven on the I/O line: 0.
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   81726:	687b      	ldr	r3, [r7, #4]
   81728:	f003 031f 	and.w	r3, r3, #31
   8172c:	2201      	movs	r2, #1
   8172e:	fa02 f303 	lsl.w	r3, r2, r3
   81732:	461a      	mov	r2, r3
   81734:	68fb      	ldr	r3, [r7, #12]
   81736:	635a      	str	r2, [r3, #52]	; 0x34
   81738:	e008      	b.n	8174c <pio_toggle_pin+0x54>
	} else {
		// Value to be driven on the I/O line: 1.
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   8173a:	687b      	ldr	r3, [r7, #4]
   8173c:	f003 031f 	and.w	r3, r3, #31
   81740:	2201      	movs	r2, #1
   81742:	fa02 f303 	lsl.w	r3, r2, r3
   81746:	461a      	mov	r2, r3
   81748:	68fb      	ldr	r3, [r7, #12]
   8174a:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
   8174c:	3714      	adds	r7, #20
   8174e:	46bd      	mov	sp, r7
   81750:	f85d 7b04 	ldr.w	r7, [sp], #4
   81754:	4770      	bx	lr
   81756:	bf00      	nop

00081758 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81758:	b590      	push	{r4, r7, lr}
   8175a:	b087      	sub	sp, #28
   8175c:	af02      	add	r7, sp, #8
   8175e:	6078      	str	r0, [r7, #4]
   81760:	6039      	str	r1, [r7, #0]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81762:	687b      	ldr	r3, [r7, #4]
   81764:	095b      	lsrs	r3, r3, #5
   81766:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8176a:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8176e:	025b      	lsls	r3, r3, #9
   81770:	60fb      	str	r3, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81772:	683b      	ldr	r3, [r7, #0]
   81774:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   81778:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8177c:	d048      	beq.n	81810 <pio_configure_pin+0xb8>
   8177e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81782:	d806      	bhi.n	81792 <pio_configure_pin+0x3a>
   81784:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81788:	d00a      	beq.n	817a0 <pio_configure_pin+0x48>
   8178a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8178e:	d023      	beq.n	817d8 <pio_configure_pin+0x80>
   81790:	e070      	b.n	81874 <pio_configure_pin+0x11c>
   81792:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81796:	d047      	beq.n	81828 <pio_configure_pin+0xd0>
   81798:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8179c:	d044      	beq.n	81828 <pio_configure_pin+0xd0>
   8179e:	e069      	b.n	81874 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   817a0:	687b      	ldr	r3, [r7, #4]
   817a2:	f003 031f 	and.w	r3, r3, #31
   817a6:	2201      	movs	r2, #1
   817a8:	fa02 f303 	lsl.w	r3, r2, r3
   817ac:	68f8      	ldr	r0, [r7, #12]
   817ae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   817b2:	461a      	mov	r2, r3
   817b4:	4b33      	ldr	r3, [pc, #204]	; (81884 <pio_configure_pin+0x12c>)
   817b6:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   817b8:	687b      	ldr	r3, [r7, #4]
   817ba:	f003 031f 	and.w	r3, r3, #31
   817be:	2201      	movs	r2, #1
   817c0:	fa02 f303 	lsl.w	r3, r2, r3
   817c4:	461a      	mov	r2, r3
   817c6:	683b      	ldr	r3, [r7, #0]
   817c8:	f003 0301 	and.w	r3, r3, #1
   817cc:	68f8      	ldr	r0, [r7, #12]
   817ce:	4611      	mov	r1, r2
   817d0:	461a      	mov	r2, r3
   817d2:	4b2d      	ldr	r3, [pc, #180]	; (81888 <pio_configure_pin+0x130>)
   817d4:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   817d6:	e04f      	b.n	81878 <pio_configure_pin+0x120>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   817d8:	687b      	ldr	r3, [r7, #4]
   817da:	f003 031f 	and.w	r3, r3, #31
   817de:	2201      	movs	r2, #1
   817e0:	fa02 f303 	lsl.w	r3, r2, r3
   817e4:	68f8      	ldr	r0, [r7, #12]
   817e6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   817ea:	461a      	mov	r2, r3
   817ec:	4b25      	ldr	r3, [pc, #148]	; (81884 <pio_configure_pin+0x12c>)
   817ee:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   817f0:	687b      	ldr	r3, [r7, #4]
   817f2:	f003 031f 	and.w	r3, r3, #31
   817f6:	2201      	movs	r2, #1
   817f8:	fa02 f303 	lsl.w	r3, r2, r3
   817fc:	461a      	mov	r2, r3
   817fe:	683b      	ldr	r3, [r7, #0]
   81800:	f003 0301 	and.w	r3, r3, #1
   81804:	68f8      	ldr	r0, [r7, #12]
   81806:	4611      	mov	r1, r2
   81808:	461a      	mov	r2, r3
   8180a:	4b1f      	ldr	r3, [pc, #124]	; (81888 <pio_configure_pin+0x130>)
   8180c:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   8180e:	e033      	b.n	81878 <pio_configure_pin+0x120>
				(ul_flags & PIO_PULLUP));
		break;
#     endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   81810:	687b      	ldr	r3, [r7, #4]
   81812:	f003 031f 	and.w	r3, r3, #31
   81816:	2201      	movs	r2, #1
   81818:	fa02 f303 	lsl.w	r3, r2, r3
   8181c:	68f8      	ldr	r0, [r7, #12]
   8181e:	4619      	mov	r1, r3
   81820:	683a      	ldr	r2, [r7, #0]
   81822:	4b1a      	ldr	r3, [pc, #104]	; (8188c <pio_configure_pin+0x134>)
   81824:	4798      	blx	r3
		break;
   81826:	e027      	b.n	81878 <pio_configure_pin+0x120>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81828:	687b      	ldr	r3, [r7, #4]
   8182a:	f003 031f 	and.w	r3, r3, #31
   8182e:	2201      	movs	r2, #1
   81830:	fa02 f303 	lsl.w	r3, r2, r3
   81834:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81836:	683b      	ldr	r3, [r7, #0]
   81838:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8183c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81840:	bf14      	ite	ne
   81842:	2300      	movne	r3, #0
   81844:	2301      	moveq	r3, #1
   81846:	b2db      	uxtb	r3, r3
   81848:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   8184a:	683b      	ldr	r3, [r7, #0]
   8184c:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81850:	2b00      	cmp	r3, #0
   81852:	bf0c      	ite	eq
   81854:	2300      	moveq	r3, #0
   81856:	2301      	movne	r3, #1
   81858:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   8185a:	6838      	ldr	r0, [r7, #0]
   8185c:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81860:	2800      	cmp	r0, #0
   81862:	bf0c      	ite	eq
   81864:	2000      	moveq	r0, #0
   81866:	2001      	movne	r0, #1
   81868:	b2c0      	uxtb	r0, r0
   8186a:	9000      	str	r0, [sp, #0]
   8186c:	68f8      	ldr	r0, [r7, #12]
   8186e:	4c08      	ldr	r4, [pc, #32]	; (81890 <pio_configure_pin+0x138>)
   81870:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81872:	e001      	b.n	81878 <pio_configure_pin+0x120>

	default:
		return 0;
   81874:	2300      	movs	r3, #0
   81876:	e000      	b.n	8187a <pio_configure_pin+0x122>
	}

	return 1;
   81878:	2301      	movs	r3, #1
}
   8187a:	4618      	mov	r0, r3
   8187c:	3714      	adds	r7, #20
   8187e:	46bd      	mov	sp, r7
   81880:	bd90      	pop	{r4, r7, pc}
   81882:	bf00      	nop
   81884:	000814e5 	.word	0x000814e5
   81888:	000814b9 	.word	0x000814b9
   8188c:	00081565 	.word	0x00081565
   81890:	000815e1 	.word	0x000815e1

00081894 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   81894:	b590      	push	{r4, r7, lr}
   81896:	b087      	sub	sp, #28
   81898:	af02      	add	r7, sp, #8
   8189a:	60f8      	str	r0, [r7, #12]
   8189c:	60b9      	str	r1, [r7, #8]
   8189e:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   818a0:	687b      	ldr	r3, [r7, #4]
   818a2:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   818a6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   818aa:	d02e      	beq.n	8190a <pio_configure_pin_group+0x76>
   818ac:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   818b0:	d806      	bhi.n	818c0 <pio_configure_pin_group+0x2c>
   818b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   818b6:	d00a      	beq.n	818ce <pio_configure_pin_group+0x3a>
   818b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   818bc:	d016      	beq.n	818ec <pio_configure_pin_group+0x58>
   818be:	e04a      	b.n	81956 <pio_configure_pin_group+0xc2>
   818c0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   818c4:	d027      	beq.n	81916 <pio_configure_pin_group+0x82>
   818c6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   818ca:	d024      	beq.n	81916 <pio_configure_pin_group+0x82>
   818cc:	e043      	b.n	81956 <pio_configure_pin_group+0xc2>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   818ce:	68f8      	ldr	r0, [r7, #12]
   818d0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   818d4:	68ba      	ldr	r2, [r7, #8]
   818d6:	4b23      	ldr	r3, [pc, #140]	; (81964 <pio_configure_pin_group+0xd0>)
   818d8:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   818da:	687b      	ldr	r3, [r7, #4]
   818dc:	f003 0301 	and.w	r3, r3, #1
   818e0:	68f8      	ldr	r0, [r7, #12]
   818e2:	68b9      	ldr	r1, [r7, #8]
   818e4:	461a      	mov	r2, r3
   818e6:	4b20      	ldr	r3, [pc, #128]	; (81968 <pio_configure_pin_group+0xd4>)
   818e8:	4798      	blx	r3
		break;
   818ea:	e036      	b.n	8195a <pio_configure_pin_group+0xc6>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   818ec:	68f8      	ldr	r0, [r7, #12]
   818ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   818f2:	68ba      	ldr	r2, [r7, #8]
   818f4:	4b1b      	ldr	r3, [pc, #108]	; (81964 <pio_configure_pin_group+0xd0>)
   818f6:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   818f8:	687b      	ldr	r3, [r7, #4]
   818fa:	f003 0301 	and.w	r3, r3, #1
   818fe:	68f8      	ldr	r0, [r7, #12]
   81900:	68b9      	ldr	r1, [r7, #8]
   81902:	461a      	mov	r2, r3
   81904:	4b18      	ldr	r3, [pc, #96]	; (81968 <pio_configure_pin_group+0xd4>)
   81906:	4798      	blx	r3
		break;
   81908:	e027      	b.n	8195a <pio_configure_pin_group+0xc6>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#     endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8190a:	68f8      	ldr	r0, [r7, #12]
   8190c:	68b9      	ldr	r1, [r7, #8]
   8190e:	687a      	ldr	r2, [r7, #4]
   81910:	4b16      	ldr	r3, [pc, #88]	; (8196c <pio_configure_pin_group+0xd8>)
   81912:	4798      	blx	r3
		break;
   81914:	e021      	b.n	8195a <pio_configure_pin_group+0xc6>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81916:	687b      	ldr	r3, [r7, #4]
   81918:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8191c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81920:	bf14      	ite	ne
   81922:	2300      	movne	r3, #0
   81924:	2301      	moveq	r3, #1
   81926:	b2db      	uxtb	r3, r3
   81928:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   8192a:	687b      	ldr	r3, [r7, #4]
   8192c:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   81930:	2b00      	cmp	r3, #0
   81932:	bf0c      	ite	eq
   81934:	2300      	moveq	r3, #0
   81936:	2301      	movne	r3, #1
   81938:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   8193a:	6879      	ldr	r1, [r7, #4]
   8193c:	f001 0101 	and.w	r1, r1, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   81940:	2900      	cmp	r1, #0
   81942:	bf0c      	ite	eq
   81944:	2100      	moveq	r1, #0
   81946:	2101      	movne	r1, #1
   81948:	b2c9      	uxtb	r1, r1
   8194a:	9100      	str	r1, [sp, #0]
   8194c:	68f8      	ldr	r0, [r7, #12]
   8194e:	68b9      	ldr	r1, [r7, #8]
   81950:	4c07      	ldr	r4, [pc, #28]	; (81970 <pio_configure_pin_group+0xdc>)
   81952:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81954:	e001      	b.n	8195a <pio_configure_pin_group+0xc6>

	default:
		return 0;
   81956:	2300      	movs	r3, #0
   81958:	e000      	b.n	8195c <pio_configure_pin_group+0xc8>
	}

	return 1;
   8195a:	2301      	movs	r3, #1
}
   8195c:	4618      	mov	r0, r3
   8195e:	3714      	adds	r7, #20
   81960:	46bd      	mov	sp, r7
   81962:	bd90      	pop	{r4, r7, pc}
   81964:	000814e5 	.word	0x000814e5
   81968:	000814b9 	.word	0x000814b9
   8196c:	00081565 	.word	0x00081565
   81970:	000815e1 	.word	0x000815e1

00081974 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81974:	b580      	push	{r7, lr}
   81976:	b084      	sub	sp, #16
   81978:	af00      	add	r7, sp, #0
   8197a:	6078      	str	r0, [r7, #4]
   8197c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8197e:	6878      	ldr	r0, [r7, #4]
   81980:	4b22      	ldr	r3, [pc, #136]	; (81a0c <pio_handler_process+0x98>)
   81982:	4798      	blx	r3
   81984:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
   81986:	6878      	ldr	r0, [r7, #4]
   81988:	4b21      	ldr	r3, [pc, #132]	; (81a10 <pio_handler_process+0x9c>)
   8198a:	4798      	blx	r3
   8198c:	4603      	mov	r3, r0
   8198e:	68fa      	ldr	r2, [r7, #12]
   81990:	4013      	ands	r3, r2
   81992:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
   81994:	68fb      	ldr	r3, [r7, #12]
   81996:	2b00      	cmp	r3, #0
   81998:	d035      	beq.n	81a06 <pio_handler_process+0x92>
		/* Find triggering source */
		i = 0;
   8199a:	2300      	movs	r3, #0
   8199c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
   8199e:	e02f      	b.n	81a00 <pio_handler_process+0x8c>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   819a0:	4a1c      	ldr	r2, [pc, #112]	; (81a14 <pio_handler_process+0xa0>)
   819a2:	68bb      	ldr	r3, [r7, #8]
   819a4:	011b      	lsls	r3, r3, #4
   819a6:	4413      	add	r3, r2
   819a8:	681a      	ldr	r2, [r3, #0]
   819aa:	683b      	ldr	r3, [r7, #0]
   819ac:	429a      	cmp	r2, r3
   819ae:	d124      	bne.n	819fa <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   819b0:	4a18      	ldr	r2, [pc, #96]	; (81a14 <pio_handler_process+0xa0>)
   819b2:	68bb      	ldr	r3, [r7, #8]
   819b4:	011b      	lsls	r3, r3, #4
   819b6:	4413      	add	r3, r2
   819b8:	685a      	ldr	r2, [r3, #4]
   819ba:	68fb      	ldr	r3, [r7, #12]
   819bc:	4013      	ands	r3, r2
   819be:	2b00      	cmp	r3, #0
   819c0:	d01b      	beq.n	819fa <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   819c2:	4a14      	ldr	r2, [pc, #80]	; (81a14 <pio_handler_process+0xa0>)
   819c4:	68bb      	ldr	r3, [r7, #8]
   819c6:	011b      	lsls	r3, r3, #4
   819c8:	4413      	add	r3, r2
   819ca:	3308      	adds	r3, #8
   819cc:	685b      	ldr	r3, [r3, #4]
   819ce:	4911      	ldr	r1, [pc, #68]	; (81a14 <pio_handler_process+0xa0>)
   819d0:	68ba      	ldr	r2, [r7, #8]
   819d2:	0112      	lsls	r2, r2, #4
   819d4:	440a      	add	r2, r1
   819d6:	6811      	ldr	r1, [r2, #0]
   819d8:	480e      	ldr	r0, [pc, #56]	; (81a14 <pio_handler_process+0xa0>)
   819da:	68ba      	ldr	r2, [r7, #8]
   819dc:	0112      	lsls	r2, r2, #4
   819de:	4402      	add	r2, r0
   819e0:	6852      	ldr	r2, [r2, #4]
   819e2:	4608      	mov	r0, r1
   819e4:	4611      	mov	r1, r2
   819e6:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   819e8:	4a0a      	ldr	r2, [pc, #40]	; (81a14 <pio_handler_process+0xa0>)
   819ea:	68bb      	ldr	r3, [r7, #8]
   819ec:	011b      	lsls	r3, r3, #4
   819ee:	4413      	add	r3, r2
   819f0:	685b      	ldr	r3, [r3, #4]
   819f2:	43db      	mvns	r3, r3
   819f4:	68fa      	ldr	r2, [r7, #12]
   819f6:	4013      	ands	r3, r2
   819f8:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
   819fa:	68bb      	ldr	r3, [r7, #8]
   819fc:	3301      	adds	r3, #1
   819fe:	60bb      	str	r3, [r7, #8]

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   81a00:	68fb      	ldr	r3, [r7, #12]
   81a02:	2b00      	cmp	r3, #0
   81a04:	d1cc      	bne.n	819a0 <pio_handler_process+0x2c>
				}
			}
			i++;
		}
	}
}
   81a06:	3710      	adds	r7, #16
   81a08:	46bd      	mov	sp, r7
   81a0a:	bd80      	pop	{r7, pc}
   81a0c:	00081661 	.word	0x00081661
   81a10:	00081679 	.word	0x00081679
   81a14:	200705f8 	.word	0x200705f8

00081a18 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81a18:	b580      	push	{r7, lr}
   81a1a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
   81a1c:	4802      	ldr	r0, [pc, #8]	; (81a28 <PIOA_Handler+0x10>)
   81a1e:	210b      	movs	r1, #11
   81a20:	4b02      	ldr	r3, [pc, #8]	; (81a2c <PIOA_Handler+0x14>)
   81a22:	4798      	blx	r3
}
   81a24:	bd80      	pop	{r7, pc}
   81a26:	bf00      	nop
   81a28:	400e0e00 	.word	0x400e0e00
   81a2c:	00081975 	.word	0x00081975

00081a30 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   81a30:	b580      	push	{r7, lr}
   81a32:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
   81a34:	4802      	ldr	r0, [pc, #8]	; (81a40 <PIOB_Handler+0x10>)
   81a36:	210c      	movs	r1, #12
   81a38:	4b02      	ldr	r3, [pc, #8]	; (81a44 <PIOB_Handler+0x14>)
   81a3a:	4798      	blx	r3
}
   81a3c:	bd80      	pop	{r7, pc}
   81a3e:	bf00      	nop
   81a40:	400e1000 	.word	0x400e1000
   81a44:	00081975 	.word	0x00081975

00081a48 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81a48:	b580      	push	{r7, lr}
   81a4a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
   81a4c:	4802      	ldr	r0, [pc, #8]	; (81a58 <PIOC_Handler+0x10>)
   81a4e:	210d      	movs	r1, #13
   81a50:	4b02      	ldr	r3, [pc, #8]	; (81a5c <PIOC_Handler+0x14>)
   81a52:	4798      	blx	r3
}
   81a54:	bd80      	pop	{r7, pc}
   81a56:	bf00      	nop
   81a58:	400e1200 	.word	0x400e1200
   81a5c:	00081975 	.word	0x00081975

00081a60 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   81a60:	b580      	push	{r7, lr}
   81a62:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
   81a64:	4802      	ldr	r0, [pc, #8]	; (81a70 <PIOD_Handler+0x10>)
   81a66:	210e      	movs	r1, #14
   81a68:	4b02      	ldr	r3, [pc, #8]	; (81a74 <PIOD_Handler+0x14>)
   81a6a:	4798      	blx	r3
}
   81a6c:	bd80      	pop	{r7, pc}
   81a6e:	bf00      	nop
   81a70:	400e1400 	.word	0x400e1400
   81a74:	00081975 	.word	0x00081975

00081a78 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   81a78:	b480      	push	{r7}
   81a7a:	b085      	sub	sp, #20
   81a7c:	af00      	add	r7, sp, #0
   81a7e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81a80:	4b1d      	ldr	r3, [pc, #116]	; (81af8 <pmc_switch_mck_to_pllack+0x80>)
   81a82:	4a1d      	ldr	r2, [pc, #116]	; (81af8 <pmc_switch_mck_to_pllack+0x80>)
   81a84:	6b12      	ldr	r2, [r2, #48]	; 0x30
   81a86:	f022 0170 	bic.w	r1, r2, #112	; 0x70
   81a8a:	687a      	ldr	r2, [r7, #4]
   81a8c:	430a      	orrs	r2, r1
   81a8e:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81a90:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81a94:	60fb      	str	r3, [r7, #12]
   81a96:	e007      	b.n	81aa8 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81a98:	68fb      	ldr	r3, [r7, #12]
   81a9a:	2b00      	cmp	r3, #0
   81a9c:	d101      	bne.n	81aa2 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   81a9e:	2301      	movs	r3, #1
   81aa0:	e023      	b.n	81aea <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   81aa2:	68fb      	ldr	r3, [r7, #12]
   81aa4:	3b01      	subs	r3, #1
   81aa6:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81aa8:	4b13      	ldr	r3, [pc, #76]	; (81af8 <pmc_switch_mck_to_pllack+0x80>)
   81aaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81aac:	f003 0308 	and.w	r3, r3, #8
   81ab0:	2b00      	cmp	r3, #0
   81ab2:	d0f1      	beq.n	81a98 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81ab4:	4b10      	ldr	r3, [pc, #64]	; (81af8 <pmc_switch_mck_to_pllack+0x80>)
   81ab6:	4a10      	ldr	r2, [pc, #64]	; (81af8 <pmc_switch_mck_to_pllack+0x80>)
   81ab8:	6b12      	ldr	r2, [r2, #48]	; 0x30
   81aba:	f022 0203 	bic.w	r2, r2, #3
   81abe:	f042 0202 	orr.w	r2, r2, #2
   81ac2:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81ac4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81ac8:	60fb      	str	r3, [r7, #12]
   81aca:	e007      	b.n	81adc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81acc:	68fb      	ldr	r3, [r7, #12]
   81ace:	2b00      	cmp	r3, #0
   81ad0:	d101      	bne.n	81ad6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   81ad2:	2301      	movs	r3, #1
   81ad4:	e009      	b.n	81aea <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   81ad6:	68fb      	ldr	r3, [r7, #12]
   81ad8:	3b01      	subs	r3, #1
   81ada:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81adc:	4b06      	ldr	r3, [pc, #24]	; (81af8 <pmc_switch_mck_to_pllack+0x80>)
   81ade:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81ae0:	f003 0308 	and.w	r3, r3, #8
   81ae4:	2b00      	cmp	r3, #0
   81ae6:	d0f1      	beq.n	81acc <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   81ae8:	2300      	movs	r3, #0
}
   81aea:	4618      	mov	r0, r3
   81aec:	3714      	adds	r7, #20
   81aee:	46bd      	mov	sp, r7
   81af0:	f85d 7b04 	ldr.w	r7, [sp], #4
   81af4:	4770      	bx	lr
   81af6:	bf00      	nop
   81af8:	400e0600 	.word	0x400e0600

00081afc <pmc_switch_sclk_to_32kxtal>:
 * power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   81afc:	b480      	push	{r7}
   81afe:	b083      	sub	sp, #12
   81b00:	af00      	add	r7, sp, #0
   81b02:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   81b04:	687b      	ldr	r3, [r7, #4]
   81b06:	2b01      	cmp	r3, #1
   81b08:	d107      	bne.n	81b1a <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY(SUPC_KEY_VALUE) |
   81b0a:	4a0a      	ldr	r2, [pc, #40]	; (81b34 <pmc_switch_sclk_to_32kxtal+0x38>)
   81b0c:	4b09      	ldr	r3, [pc, #36]	; (81b34 <pmc_switch_sclk_to_32kxtal+0x38>)
   81b0e:	689b      	ldr	r3, [r3, #8]
   81b10:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   81b14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81b18:	6093      	str	r3, [r2, #8]
				SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR |= SUPC_CR_KEY(SUPC_KEY_VALUE) | SUPC_CR_XTALSEL;
   81b1a:	4a06      	ldr	r2, [pc, #24]	; (81b34 <pmc_switch_sclk_to_32kxtal+0x38>)
   81b1c:	4b05      	ldr	r3, [pc, #20]	; (81b34 <pmc_switch_sclk_to_32kxtal+0x38>)
   81b1e:	681b      	ldr	r3, [r3, #0]
   81b20:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   81b24:	f043 0308 	orr.w	r3, r3, #8
   81b28:	6013      	str	r3, [r2, #0]
}
   81b2a:	370c      	adds	r7, #12
   81b2c:	46bd      	mov	sp, r7
   81b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
   81b32:	4770      	bx	lr
   81b34:	400e1a10 	.word	0x400e1a10

00081b38 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   81b38:	b480      	push	{r7}
   81b3a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   81b3c:	4b09      	ldr	r3, [pc, #36]	; (81b64 <pmc_osc_is_ready_32kxtal+0x2c>)
   81b3e:	695b      	ldr	r3, [r3, #20]
   81b40:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   81b44:	2b00      	cmp	r3, #0
   81b46:	d007      	beq.n	81b58 <pmc_osc_is_ready_32kxtal+0x20>
   81b48:	4b07      	ldr	r3, [pc, #28]	; (81b68 <pmc_osc_is_ready_32kxtal+0x30>)
   81b4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81b4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
   81b50:	2b00      	cmp	r3, #0
   81b52:	d001      	beq.n	81b58 <pmc_osc_is_ready_32kxtal+0x20>
   81b54:	2301      	movs	r3, #1
   81b56:	e000      	b.n	81b5a <pmc_osc_is_ready_32kxtal+0x22>
   81b58:	2300      	movs	r3, #0
}
   81b5a:	4618      	mov	r0, r3
   81b5c:	46bd      	mov	sp, r7
   81b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
   81b62:	4770      	bx	lr
   81b64:	400e1a10 	.word	0x400e1a10
   81b68:	400e0600 	.word	0x400e0600

00081b6c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   81b6c:	b480      	push	{r7}
   81b6e:	b085      	sub	sp, #20
   81b70:	af00      	add	r7, sp, #0
   81b72:	6078      	str	r0, [r7, #4]
	uint32_t ul_needXTEN = 0;
   81b74:	2300      	movs	r3, #0
   81b76:	60fb      	str	r3, [r7, #12]

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
   81b78:	4b21      	ldr	r3, [pc, #132]	; (81c00 <pmc_switch_mainck_to_fastrc+0x94>)
   81b7a:	6a1b      	ldr	r3, [r3, #32]
   81b7c:	f003 0301 	and.w	r3, r3, #1
   81b80:	2b00      	cmp	r3, #0
   81b82:	d00e      	beq.n	81ba2 <pmc_switch_mainck_to_fastrc+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   81b84:	4a1e      	ldr	r2, [pc, #120]	; (81c00 <pmc_switch_mainck_to_fastrc+0x94>)
   81b86:	4b1e      	ldr	r3, [pc, #120]	; (81c00 <pmc_switch_mainck_to_fastrc+0x94>)
   81b88:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
   81b8a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   81b8e:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   81b92:	6879      	ldr	r1, [r7, #4]
   81b94:	430b      	orrs	r3, r1
   81b96:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81b9a:	f043 0308 	orr.w	r3, r3, #8
{
	uint32_t ul_needXTEN = 0;

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   81b9e:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   81ba0:	e00b      	b.n	81bba <pmc_switch_mainck_to_fastrc+0x4e>
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
   81ba2:	2301      	movs	r3, #1
   81ba4:	60fb      	str	r3, [r7, #12]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   81ba6:	4a16      	ldr	r2, [pc, #88]	; (81c00 <pmc_switch_mainck_to_fastrc+0x94>)
   81ba8:	4b15      	ldr	r3, [pc, #84]	; (81c00 <pmc_switch_mainck_to_fastrc+0x94>)
   81baa:	6a19      	ldr	r1, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
   81bac:	4b15      	ldr	r3, [pc, #84]	; (81c04 <pmc_switch_mainck_to_fastrc+0x98>)
   81bae:	400b      	ands	r3, r1
   81bb0:	6879      	ldr	r1, [r7, #4]
   81bb2:	4319      	orrs	r1, r3
   81bb4:	4b14      	ldr	r3, [pc, #80]	; (81c08 <pmc_switch_mainck_to_fastrc+0x9c>)
   81bb6:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   81bb8:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   81bba:	bf00      	nop
   81bbc:	4b10      	ldr	r3, [pc, #64]	; (81c00 <pmc_switch_mainck_to_fastrc+0x94>)
   81bbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81bc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   81bc4:	2b00      	cmp	r3, #0
   81bc6:	d0f9      	beq.n	81bbc <pmc_switch_mainck_to_fastrc+0x50>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | PMC_CKGR_MOR_KEY_VALUE;
   81bc8:	4a0d      	ldr	r2, [pc, #52]	; (81c00 <pmc_switch_mainck_to_fastrc+0x94>)
   81bca:	4b0d      	ldr	r3, [pc, #52]	; (81c00 <pmc_switch_mainck_to_fastrc+0x94>)
   81bcc:	6a1b      	ldr	r3, [r3, #32]
   81bce:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   81bd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   81bd6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81bda:	6213      	str	r3, [r2, #32]

	/* Disable xtal oscillator */
	if (ul_needXTEN) {
   81bdc:	68fb      	ldr	r3, [r7, #12]
   81bde:	2b00      	cmp	r3, #0
   81be0:	d009      	beq.n	81bf6 <pmc_switch_mainck_to_fastrc+0x8a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81be2:	4a07      	ldr	r2, [pc, #28]	; (81c00 <pmc_switch_mainck_to_fastrc+0x94>)
   81be4:	4b06      	ldr	r3, [pc, #24]	; (81c00 <pmc_switch_mainck_to_fastrc+0x94>)
   81be6:	6a1b      	ldr	r3, [r3, #32]
   81be8:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   81bec:	f023 0301 	bic.w	r3, r3, #1
   81bf0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81bf4:	6213      	str	r3, [r2, #32]
				PMC_CKGR_MOR_KEY_VALUE;
	}
}
   81bf6:	3714      	adds	r7, #20
   81bf8:	46bd      	mov	sp, r7
   81bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
   81bfe:	4770      	bx	lr
   81c00:	400e0600 	.word	0x400e0600
   81c04:	ffc8c086 	.word	0xffc8c086
   81c08:	00373f09 	.word	0x00373f09

00081c0c <pmc_switch_mainck_to_xtal>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
   81c0c:	b480      	push	{r7}
   81c0e:	b083      	sub	sp, #12
   81c10:	af00      	add	r7, sp, #0
   81c12:	6078      	str	r0, [r7, #4]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81c14:	687b      	ldr	r3, [r7, #4]
   81c16:	2b00      	cmp	r3, #0
   81c18:	d008      	beq.n	81c2c <pmc_switch_mainck_to_xtal+0x20>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81c1a:	4912      	ldr	r1, [pc, #72]	; (81c64 <pmc_switch_mainck_to_xtal+0x58>)
   81c1c:	4b11      	ldr	r3, [pc, #68]	; (81c64 <pmc_switch_mainck_to_xtal+0x58>)
   81c1e:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   81c20:	4a11      	ldr	r2, [pc, #68]	; (81c68 <pmc_switch_mainck_to_xtal+0x5c>)
   81c22:	401a      	ands	r2, r3
   81c24:	4b11      	ldr	r3, [pc, #68]	; (81c6c <pmc_switch_mainck_to_xtal+0x60>)
   81c26:	4313      	orrs	r3, r2
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81c28:	620b      	str	r3, [r1, #32]
   81c2a:	e016      	b.n	81c5a <pmc_switch_mainck_to_xtal+0x4e>
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81c2c:	490d      	ldr	r1, [pc, #52]	; (81c64 <pmc_switch_mainck_to_xtal+0x58>)
   81c2e:	4b0d      	ldr	r3, [pc, #52]	; (81c64 <pmc_switch_mainck_to_xtal+0x58>)
   81c30:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   81c32:	4a0f      	ldr	r2, [pc, #60]	; (81c70 <pmc_switch_mainck_to_xtal+0x64>)
   81c34:	401a      	ands	r2, r3
   81c36:	4b0f      	ldr	r3, [pc, #60]	; (81c74 <pmc_switch_mainck_to_xtal+0x68>)
   81c38:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81c3a:	620b      	str	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81c3c:	bf00      	nop
   81c3e:	4b09      	ldr	r3, [pc, #36]	; (81c64 <pmc_switch_mainck_to_xtal+0x58>)
   81c40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81c42:	f003 0301 	and.w	r3, r3, #1
   81c46:	2b00      	cmp	r3, #0
   81c48:	d0f9      	beq.n	81c3e <pmc_switch_mainck_to_xtal+0x32>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   81c4a:	4a06      	ldr	r2, [pc, #24]	; (81c64 <pmc_switch_mainck_to_xtal+0x58>)
   81c4c:	4b05      	ldr	r3, [pc, #20]	; (81c64 <pmc_switch_mainck_to_xtal+0x58>)
   81c4e:	6a1b      	ldr	r3, [r3, #32]
   81c50:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   81c54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81c58:	6213      	str	r3, [r2, #32]
	}
}
   81c5a:	370c      	adds	r7, #12
   81c5c:	46bd      	mov	sp, r7
   81c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
   81c62:	4770      	bx	lr
   81c64:	400e0600 	.word	0x400e0600
   81c68:	fec8fffc 	.word	0xfec8fffc
   81c6c:	01370002 	.word	0x01370002
   81c70:	ffc8c0fc 	.word	0xffc8c0fc
   81c74:	00373f01 	.word	0x00373f01

00081c78 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   81c78:	b480      	push	{r7}
   81c7a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81c7c:	4b04      	ldr	r3, [pc, #16]	; (81c90 <pmc_osc_is_ready_mainck+0x18>)
   81c7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81c80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   81c84:	4618      	mov	r0, r3
   81c86:	46bd      	mov	sp, r7
   81c88:	f85d 7b04 	ldr.w	r7, [sp], #4
   81c8c:	4770      	bx	lr
   81c8e:	bf00      	nop
   81c90:	400e0600 	.word	0x400e0600

00081c94 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   81c94:	b480      	push	{r7}
   81c96:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   81c98:	4b03      	ldr	r3, [pc, #12]	; (81ca8 <pmc_disable_pllack+0x14>)
   81c9a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81c9e:	629a      	str	r2, [r3, #40]	; 0x28
}
   81ca0:	46bd      	mov	sp, r7
   81ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
   81ca6:	4770      	bx	lr
   81ca8:	400e0600 	.word	0x400e0600

00081cac <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   81cac:	b480      	push	{r7}
   81cae:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81cb0:	4b04      	ldr	r3, [pc, #16]	; (81cc4 <pmc_is_locked_pllack+0x18>)
   81cb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81cb4:	f003 0302 	and.w	r3, r3, #2
}
   81cb8:	4618      	mov	r0, r3
   81cba:	46bd      	mov	sp, r7
   81cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
   81cc0:	4770      	bx	lr
   81cc2:	bf00      	nop
   81cc4:	400e0600 	.word	0x400e0600

00081cc8 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   81cc8:	b480      	push	{r7}
   81cca:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   81ccc:	4b04      	ldr	r3, [pc, #16]	; (81ce0 <pmc_is_locked_upll+0x18>)
   81cce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   81cd4:	4618      	mov	r0, r3
   81cd6:	46bd      	mov	sp, r7
   81cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
   81cdc:	4770      	bx	lr
   81cde:	bf00      	nop
   81ce0:	400e0600 	.word	0x400e0600

00081ce4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   81ce4:	b480      	push	{r7}
   81ce6:	b083      	sub	sp, #12
   81ce8:	af00      	add	r7, sp, #0
   81cea:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   81cec:	687b      	ldr	r3, [r7, #4]
   81cee:	2b2c      	cmp	r3, #44	; 0x2c
   81cf0:	d901      	bls.n	81cf6 <pmc_enable_periph_clk+0x12>
		return 1;
   81cf2:	2301      	movs	r3, #1
   81cf4:	e02f      	b.n	81d56 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
   81cf6:	687b      	ldr	r3, [r7, #4]
   81cf8:	2b1f      	cmp	r3, #31
   81cfa:	d813      	bhi.n	81d24 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81cfc:	4b19      	ldr	r3, [pc, #100]	; (81d64 <pmc_enable_periph_clk+0x80>)
   81cfe:	699a      	ldr	r2, [r3, #24]
   81d00:	687b      	ldr	r3, [r7, #4]
   81d02:	2101      	movs	r1, #1
   81d04:	fa01 f303 	lsl.w	r3, r1, r3
   81d08:	401a      	ands	r2, r3
   81d0a:	687b      	ldr	r3, [r7, #4]
   81d0c:	2101      	movs	r1, #1
   81d0e:	fa01 f303 	lsl.w	r3, r1, r3
   81d12:	429a      	cmp	r2, r3
   81d14:	d01e      	beq.n	81d54 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
   81d16:	4b13      	ldr	r3, [pc, #76]	; (81d64 <pmc_enable_periph_clk+0x80>)
   81d18:	687a      	ldr	r2, [r7, #4]
   81d1a:	2101      	movs	r1, #1
   81d1c:	fa01 f202 	lsl.w	r2, r1, r2
   81d20:	611a      	str	r2, [r3, #16]
   81d22:	e017      	b.n	81d54 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S)
	} else {
		ul_id -= 32;
   81d24:	687b      	ldr	r3, [r7, #4]
   81d26:	3b20      	subs	r3, #32
   81d28:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81d2a:	4b0e      	ldr	r3, [pc, #56]	; (81d64 <pmc_enable_periph_clk+0x80>)
   81d2c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   81d30:	687b      	ldr	r3, [r7, #4]
   81d32:	2101      	movs	r1, #1
   81d34:	fa01 f303 	lsl.w	r3, r1, r3
   81d38:	401a      	ands	r2, r3
   81d3a:	687b      	ldr	r3, [r7, #4]
   81d3c:	2101      	movs	r1, #1
   81d3e:	fa01 f303 	lsl.w	r3, r1, r3
   81d42:	429a      	cmp	r2, r3
   81d44:	d006      	beq.n	81d54 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
   81d46:	4b07      	ldr	r3, [pc, #28]	; (81d64 <pmc_enable_periph_clk+0x80>)
   81d48:	687a      	ldr	r2, [r7, #4]
   81d4a:	2101      	movs	r1, #1
   81d4c:	fa01 f202 	lsl.w	r2, r1, r2
   81d50:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   81d54:	2300      	movs	r3, #0
}
   81d56:	4618      	mov	r0, r3
   81d58:	370c      	adds	r7, #12
   81d5a:	46bd      	mov	sp, r7
   81d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
   81d60:	4770      	bx	lr
   81d62:	bf00      	nop
   81d64:	400e0600 	.word	0x400e0600

00081d68 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock 
 * frequency.
 */
static uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   81d68:	b480      	push	{r7}
   81d6a:	b089      	sub	sp, #36	; 0x24
   81d6c:	af00      	add	r7, sp, #0
   81d6e:	60f8      	str	r0, [r7, #12]
   81d70:	60b9      	str	r1, [r7, #8]
   81d72:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   81d74:	68bb      	ldr	r3, [r7, #8]
   81d76:	011a      	lsls	r2, r3, #4
   81d78:	687b      	ldr	r3, [r7, #4]
   81d7a:	429a      	cmp	r2, r3
   81d7c:	d802      	bhi.n	81d84 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
   81d7e:	2310      	movs	r3, #16
   81d80:	61fb      	str	r3, [r7, #28]
   81d82:	e001      	b.n	81d88 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
   81d84:	2308      	movs	r3, #8
   81d86:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate the clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   81d88:	687b      	ldr	r3, [r7, #4]
   81d8a:	00da      	lsls	r2, r3, #3
   81d8c:	69fb      	ldr	r3, [r7, #28]
   81d8e:	68b9      	ldr	r1, [r7, #8]
   81d90:	fb01 f303 	mul.w	r3, r1, r3
   81d94:	085b      	lsrs	r3, r3, #1
   81d96:	441a      	add	r2, r3
   81d98:	69fb      	ldr	r3, [r7, #28]
   81d9a:	68b9      	ldr	r1, [r7, #8]
   81d9c:	fb01 f303 	mul.w	r3, r1, r3
   81da0:	fbb2 f3f3 	udiv	r3, r2, r3
   81da4:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
   81da6:	69bb      	ldr	r3, [r7, #24]
   81da8:	08db      	lsrs	r3, r3, #3
   81daa:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
   81dac:	69bb      	ldr	r3, [r7, #24]
   81dae:	f003 0307 	and.w	r3, r3, #7
   81db2:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   81db4:	697b      	ldr	r3, [r7, #20]
   81db6:	2b00      	cmp	r3, #0
   81db8:	d003      	beq.n	81dc2 <usart_set_async_baudrate+0x5a>
   81dba:	697b      	ldr	r3, [r7, #20]
   81dbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   81dc0:	d301      	bcc.n	81dc6 <usart_set_async_baudrate+0x5e>
		return 1;
   81dc2:	2301      	movs	r3, #1
   81dc4:	e00f      	b.n	81de6 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
   81dc6:	69fb      	ldr	r3, [r7, #28]
   81dc8:	2b08      	cmp	r3, #8
   81dca:	d105      	bne.n	81dd8 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
   81dcc:	68fb      	ldr	r3, [r7, #12]
   81dce:	685b      	ldr	r3, [r3, #4]
   81dd0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
   81dd4:	68fb      	ldr	r3, [r7, #12]
   81dd6:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   81dd8:	693b      	ldr	r3, [r7, #16]
   81dda:	041a      	lsls	r2, r3, #16
   81ddc:	697b      	ldr	r3, [r7, #20]
   81dde:	431a      	orrs	r2, r3
   81de0:	68fb      	ldr	r3, [r7, #12]
   81de2:	621a      	str	r2, [r3, #32]

	return 0;
   81de4:	2300      	movs	r3, #0
}
   81de6:	4618      	mov	r0, r3
   81de8:	3724      	adds	r7, #36	; 0x24
   81dea:	46bd      	mov	sp, r7
   81dec:	f85d 7b04 	ldr.w	r7, [sp], #4
   81df0:	4770      	bx	lr
   81df2:	bf00      	nop

00081df4 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
   81df4:	b580      	push	{r7, lr}
   81df6:	b082      	sub	sp, #8
   81df8:	af00      	add	r7, sp, #0
   81dfa:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. Some register can't be written if the write protect is enabled. */
	usart_disable_writeprotect(p_usart);
   81dfc:	6878      	ldr	r0, [r7, #4]
   81dfe:	4b0d      	ldr	r3, [pc, #52]	; (81e34 <usart_reset+0x40>)
   81e00:	4798      	blx	r3

	/* Reset mode and other registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   81e02:	687b      	ldr	r3, [r7, #4]
   81e04:	2200      	movs	r2, #0
   81e06:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
   81e08:	687b      	ldr	r3, [r7, #4]
   81e0a:	2200      	movs	r2, #0
   81e0c:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
   81e0e:	687b      	ldr	r3, [r7, #4]
   81e10:	2200      	movs	r2, #0
   81e12:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX, reset status bits and turn off RTS and DTR if exist. */
	usart_reset_tx(p_usart);
   81e14:	6878      	ldr	r0, [r7, #4]
   81e16:	4b08      	ldr	r3, [pc, #32]	; (81e38 <usart_reset+0x44>)
   81e18:	4798      	blx	r3
	usart_reset_rx(p_usart);
   81e1a:	6878      	ldr	r0, [r7, #4]
   81e1c:	4b07      	ldr	r3, [pc, #28]	; (81e3c <usart_reset+0x48>)
   81e1e:	4798      	blx	r3
	usart_reset_status(p_usart);
   81e20:	6878      	ldr	r0, [r7, #4]
   81e22:	4b07      	ldr	r3, [pc, #28]	; (81e40 <usart_reset+0x4c>)
   81e24:	4798      	blx	r3
	usart_drive_RTS_pin_high(p_usart);
   81e26:	6878      	ldr	r0, [r7, #4]
   81e28:	4b06      	ldr	r3, [pc, #24]	; (81e44 <usart_reset+0x50>)
   81e2a:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
   81e2c:	3708      	adds	r7, #8
   81e2e:	46bd      	mov	sp, r7
   81e30:	bd80      	pop	{r7, pc}
   81e32:	bf00      	nop
   81e34:	000820ad 	.word	0x000820ad
   81e38:	00081ee5 	.word	0x00081ee5
   81e3c:	00081f15 	.word	0x00081f15
   81e40:	00081f7d 	.word	0x00081f7d
   81e44:	00081f99 	.word	0x00081f99

00081e48 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
   81e48:	b580      	push	{r7, lr}
   81e4a:	b084      	sub	sp, #16
   81e4c:	af00      	add	r7, sp, #0
   81e4e:	60f8      	str	r0, [r7, #12]
   81e50:	60b9      	str	r1, [r7, #8]
   81e52:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   81e54:	68f8      	ldr	r0, [r7, #12]
   81e56:	4b1a      	ldr	r3, [pc, #104]	; (81ec0 <usart_init_rs232+0x78>)
   81e58:	4798      	blx	r3

	ul_reg_val = 0;
   81e5a:	4b1a      	ldr	r3, [pc, #104]	; (81ec4 <usart_init_rs232+0x7c>)
   81e5c:	2200      	movs	r2, #0
   81e5e:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt ||
   81e60:	68bb      	ldr	r3, [r7, #8]
   81e62:	2b00      	cmp	r3, #0
   81e64:	d009      	beq.n	81e7a <usart_init_rs232+0x32>
		usart_set_async_baudrate(p_usart, p_usart_opt->baudrate, ul_mck)) {
   81e66:	68bb      	ldr	r3, [r7, #8]
   81e68:	681b      	ldr	r3, [r3, #0]
   81e6a:	68f8      	ldr	r0, [r7, #12]
   81e6c:	4619      	mov	r1, r3
   81e6e:	687a      	ldr	r2, [r7, #4]
   81e70:	4b15      	ldr	r3, [pc, #84]	; (81ec8 <usart_init_rs232+0x80>)
   81e72:	4798      	blx	r3
   81e74:	4603      	mov	r3, r0
	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt ||
   81e76:	2b00      	cmp	r3, #0
   81e78:	d001      	beq.n	81e7e <usart_init_rs232+0x36>
		usart_set_async_baudrate(p_usart, p_usart_opt->baudrate, ul_mck)) {
		return 1;
   81e7a:	2301      	movs	r3, #1
   81e7c:	e01b      	b.n	81eb6 <usart_init_rs232+0x6e>
	}

	/* Configure the character length, parity type, channel mode and stop bit length. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   81e7e:	68bb      	ldr	r3, [r7, #8]
   81e80:	685a      	ldr	r2, [r3, #4]
   81e82:	68bb      	ldr	r3, [r7, #8]
   81e84:	689b      	ldr	r3, [r3, #8]
   81e86:	431a      	orrs	r2, r3
				p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   81e88:	68bb      	ldr	r3, [r7, #8]
   81e8a:	691b      	ldr	r3, [r3, #16]
		usart_set_async_baudrate(p_usart, p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the character length, parity type, channel mode and stop bit length. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   81e8c:	431a      	orrs	r2, r3
				p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   81e8e:	68bb      	ldr	r3, [r7, #8]
   81e90:	68db      	ldr	r3, [r3, #12]
   81e92:	431a      	orrs	r2, r3
		usart_set_async_baudrate(p_usart, p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the character length, parity type, channel mode and stop bit length. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   81e94:	4b0b      	ldr	r3, [pc, #44]	; (81ec4 <usart_init_rs232+0x7c>)
   81e96:	681b      	ldr	r3, [r3, #0]
   81e98:	431a      	orrs	r2, r3
   81e9a:	4b0a      	ldr	r3, [pc, #40]	; (81ec4 <usart_init_rs232+0x7c>)
   81e9c:	601a      	str	r2, [r3, #0]
				p_usart_opt->channel_mode | p_usart_opt->stop_bits;
	
	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
   81e9e:	4b09      	ldr	r3, [pc, #36]	; (81ec4 <usart_init_rs232+0x7c>)
   81ea0:	681a      	ldr	r2, [r3, #0]
   81ea2:	4b08      	ldr	r3, [pc, #32]	; (81ec4 <usart_init_rs232+0x7c>)
   81ea4:	601a      	str	r2, [r3, #0]
	
	p_usart->US_MR |= ul_reg_val;
   81ea6:	68fb      	ldr	r3, [r7, #12]
   81ea8:	685a      	ldr	r2, [r3, #4]
   81eaa:	4b06      	ldr	r3, [pc, #24]	; (81ec4 <usart_init_rs232+0x7c>)
   81eac:	681b      	ldr	r3, [r3, #0]
   81eae:	431a      	orrs	r2, r3
   81eb0:	68fb      	ldr	r3, [r7, #12]
   81eb2:	605a      	str	r2, [r3, #4]
	
	return 0;
   81eb4:	2300      	movs	r3, #0
}
   81eb6:	4618      	mov	r0, r3
   81eb8:	3710      	adds	r7, #16
   81eba:	46bd      	mov	sp, r7
   81ebc:	bd80      	pop	{r7, pc}
   81ebe:	bf00      	nop
   81ec0:	00081df5 	.word	0x00081df5
   81ec4:	20070668 	.word	0x20070668
   81ec8:	00081d69 	.word	0x00081d69

00081ecc <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
   81ecc:	b480      	push	{r7}
   81ece:	b083      	sub	sp, #12
   81ed0:	af00      	add	r7, sp, #0
   81ed2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
   81ed4:	687b      	ldr	r3, [r7, #4]
   81ed6:	2240      	movs	r2, #64	; 0x40
   81ed8:	601a      	str	r2, [r3, #0]
}
   81eda:	370c      	adds	r7, #12
   81edc:	46bd      	mov	sp, r7
   81ede:	f85d 7b04 	ldr.w	r7, [sp], #4
   81ee2:	4770      	bx	lr

00081ee4 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
   81ee4:	b480      	push	{r7}
   81ee6:	b083      	sub	sp, #12
   81ee8:	af00      	add	r7, sp, #0
   81eea:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   81eec:	687b      	ldr	r3, [r7, #4]
   81eee:	2288      	movs	r2, #136	; 0x88
   81ef0:	601a      	str	r2, [r3, #0]
}
   81ef2:	370c      	adds	r7, #12
   81ef4:	46bd      	mov	sp, r7
   81ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
   81efa:	4770      	bx	lr

00081efc <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
   81efc:	b480      	push	{r7}
   81efe:	b083      	sub	sp, #12
   81f00:	af00      	add	r7, sp, #0
   81f02:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
   81f04:	687b      	ldr	r3, [r7, #4]
   81f06:	2210      	movs	r2, #16
   81f08:	601a      	str	r2, [r3, #0]
}
   81f0a:	370c      	adds	r7, #12
   81f0c:	46bd      	mov	sp, r7
   81f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
   81f12:	4770      	bx	lr

00081f14 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
   81f14:	b480      	push	{r7}
   81f16:	b083      	sub	sp, #12
   81f18:	af00      	add	r7, sp, #0
   81f1a:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   81f1c:	687b      	ldr	r3, [r7, #4]
   81f1e:	2224      	movs	r2, #36	; 0x24
   81f20:	601a      	str	r2, [r3, #0]
}
   81f22:	370c      	adds	r7, #12
   81f24:	46bd      	mov	sp, r7
   81f26:	f85d 7b04 	ldr.w	r7, [sp], #4
   81f2a:	4770      	bx	lr

00081f2c <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
   81f2c:	b480      	push	{r7}
   81f2e:	b083      	sub	sp, #12
   81f30:	af00      	add	r7, sp, #0
   81f32:	6078      	str	r0, [r7, #4]
   81f34:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
   81f36:	687b      	ldr	r3, [r7, #4]
   81f38:	683a      	ldr	r2, [r7, #0]
   81f3a:	609a      	str	r2, [r3, #8]
}
   81f3c:	370c      	adds	r7, #12
   81f3e:	46bd      	mov	sp, r7
   81f40:	f85d 7b04 	ldr.w	r7, [sp], #4
   81f44:	4770      	bx	lr
   81f46:	bf00      	nop

00081f48 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
   81f48:	b480      	push	{r7}
   81f4a:	b083      	sub	sp, #12
   81f4c:	af00      	add	r7, sp, #0
   81f4e:	6078      	str	r0, [r7, #4]
   81f50:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
   81f52:	687b      	ldr	r3, [r7, #4]
   81f54:	683a      	ldr	r2, [r7, #0]
   81f56:	60da      	str	r2, [r3, #12]
}
   81f58:	370c      	adds	r7, #12
   81f5a:	46bd      	mov	sp, r7
   81f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
   81f60:	4770      	bx	lr
   81f62:	bf00      	nop

00081f64 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
   81f64:	b480      	push	{r7}
   81f66:	b083      	sub	sp, #12
   81f68:	af00      	add	r7, sp, #0
   81f6a:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
   81f6c:	687b      	ldr	r3, [r7, #4]
   81f6e:	695b      	ldr	r3, [r3, #20]
}
   81f70:	4618      	mov	r0, r3
   81f72:	370c      	adds	r7, #12
   81f74:	46bd      	mov	sp, r7
   81f76:	f85d 7b04 	ldr.w	r7, [sp], #4
   81f7a:	4770      	bx	lr

00081f7c <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
   81f7c:	b480      	push	{r7}
   81f7e:	b083      	sub	sp, #12
   81f80:	af00      	add	r7, sp, #0
   81f82:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
   81f84:	687b      	ldr	r3, [r7, #4]
   81f86:	f44f 7280 	mov.w	r2, #256	; 0x100
   81f8a:	601a      	str	r2, [r3, #0]
}
   81f8c:	370c      	adds	r7, #12
   81f8e:	46bd      	mov	sp, r7
   81f90:	f85d 7b04 	ldr.w	r7, [sp], #4
   81f94:	4770      	bx	lr
   81f96:	bf00      	nop

00081f98 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
   81f98:	b480      	push	{r7}
   81f9a:	b083      	sub	sp, #12
   81f9c:	af00      	add	r7, sp, #0
   81f9e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
   81fa0:	687b      	ldr	r3, [r7, #4]
   81fa2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   81fa6:	601a      	str	r2, [r3, #0]
}
   81fa8:	370c      	adds	r7, #12
   81faa:	46bd      	mov	sp, r7
   81fac:	f85d 7b04 	ldr.w	r7, [sp], #4
   81fb0:	4770      	bx	lr
   81fb2:	bf00      	nop

00081fb4 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
   81fb4:	b480      	push	{r7}
   81fb6:	b083      	sub	sp, #12
   81fb8:	af00      	add	r7, sp, #0
   81fba:	6078      	str	r0, [r7, #4]
   81fbc:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81fbe:	687b      	ldr	r3, [r7, #4]
   81fc0:	695b      	ldr	r3, [r3, #20]
   81fc2:	f003 0302 	and.w	r3, r3, #2
   81fc6:	2b00      	cmp	r3, #0
   81fc8:	d101      	bne.n	81fce <usart_write+0x1a>
		return 1;
   81fca:	2301      	movs	r3, #1
   81fcc:	e005      	b.n	81fda <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   81fce:	683b      	ldr	r3, [r7, #0]
   81fd0:	f3c3 0208 	ubfx	r2, r3, #0, #9
   81fd4:	687b      	ldr	r3, [r7, #4]
   81fd6:	61da      	str	r2, [r3, #28]
	return 0;
   81fd8:	2300      	movs	r3, #0
}
   81fda:	4618      	mov	r0, r3
   81fdc:	370c      	adds	r7, #12
   81fde:	46bd      	mov	sp, r7
   81fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
   81fe4:	4770      	bx	lr
   81fe6:	bf00      	nop

00081fe8 <usart_getchar>:
 *
 * \retval 0 Data has been received.
 * \retval 1 on failure.
 */
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
   81fe8:	b480      	push	{r7}
   81fea:	b085      	sub	sp, #20
   81fec:	af00      	add	r7, sp, #0
   81fee:	6078      	str	r0, [r7, #4]
   81ff0:	6039      	str	r1, [r7, #0]
	uint32_t timeout = USART_DEFAULT_TIMEOUT;
   81ff2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   81ff6:	60fb      	str	r3, [r7, #12]

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81ff8:	e006      	b.n	82008 <usart_getchar+0x20>
		if (!timeout--) {
   81ffa:	68fb      	ldr	r3, [r7, #12]
   81ffc:	1e5a      	subs	r2, r3, #1
   81ffe:	60fa      	str	r2, [r7, #12]
   82000:	2b00      	cmp	r3, #0
   82002:	d101      	bne.n	82008 <usart_getchar+0x20>
			return 1;
   82004:	2301      	movs	r3, #1
   82006:	e00c      	b.n	82022 <usart_getchar+0x3a>
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
	uint32_t timeout = USART_DEFAULT_TIMEOUT;

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   82008:	687b      	ldr	r3, [r7, #4]
   8200a:	695b      	ldr	r3, [r3, #20]
   8200c:	f003 0301 	and.w	r3, r3, #1
   82010:	2b00      	cmp	r3, #0
   82012:	d0f2      	beq.n	81ffa <usart_getchar+0x12>
			return 1;
		}
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   82014:	687b      	ldr	r3, [r7, #4]
   82016:	699b      	ldr	r3, [r3, #24]
   82018:	f3c3 0208 	ubfx	r2, r3, #0, #9
   8201c:	683b      	ldr	r3, [r7, #0]
   8201e:	601a      	str	r2, [r3, #0]

	return 0;
   82020:	2300      	movs	r3, #0
}
   82022:	4618      	mov	r0, r3
   82024:	3714      	adds	r7, #20
   82026:	46bd      	mov	sp, r7
   82028:	f85d 7b04 	ldr.w	r7, [sp], #4
   8202c:	4770      	bx	lr
   8202e:	bf00      	nop

00082030 <usart_get_pdc_base>:
 * \param p_usart Pointer to a UART instance.
 *
 * \return USART PDC registers base for PDC driver to access.
 */
Pdc *usart_get_pdc_base(Usart *p_usart)
{
   82030:	b480      	push	{r7}
   82032:	b085      	sub	sp, #20
   82034:	af00      	add	r7, sp, #0
   82036:	6078      	str	r0, [r7, #4]
	Pdc *p_pdc_base;

	p_pdc_base = (Pdc *) NULL;
   82038:	2300      	movs	r3, #0
   8203a:	60fb      	str	r3, [r7, #12]

	if (p_usart == USART0) {
   8203c:	687a      	ldr	r2, [r7, #4]
   8203e:	4b13      	ldr	r3, [pc, #76]	; (8208c <usart_get_pdc_base+0x5c>)
   82040:	429a      	cmp	r2, r3
   82042:	d103      	bne.n	8204c <usart_get_pdc_base+0x1c>
		p_pdc_base = PDC_USART0;
   82044:	4b12      	ldr	r3, [pc, #72]	; (82090 <usart_get_pdc_base+0x60>)
   82046:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
   82048:	68fb      	ldr	r3, [r7, #12]
   8204a:	e018      	b.n	8207e <usart_get_pdc_base+0x4e>
	}
#if (SAM3S || SAM4S || SAM3XA || SAM3U)
	else if (p_usart == USART1) {
   8204c:	687a      	ldr	r2, [r7, #4]
   8204e:	4b11      	ldr	r3, [pc, #68]	; (82094 <usart_get_pdc_base+0x64>)
   82050:	429a      	cmp	r2, r3
   82052:	d103      	bne.n	8205c <usart_get_pdc_base+0x2c>
		p_pdc_base = PDC_USART1;
   82054:	4b10      	ldr	r3, [pc, #64]	; (82098 <usart_get_pdc_base+0x68>)
   82056:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
   82058:	68fb      	ldr	r3, [r7, #12]
   8205a:	e010      	b.n	8207e <usart_get_pdc_base+0x4e>
	}
#endif
#if (SAM3SD8 || SAM3XA || SAM3U)
	else if (p_usart == USART2) {
   8205c:	687a      	ldr	r2, [r7, #4]
   8205e:	4b0f      	ldr	r3, [pc, #60]	; (8209c <usart_get_pdc_base+0x6c>)
   82060:	429a      	cmp	r2, r3
   82062:	d103      	bne.n	8206c <usart_get_pdc_base+0x3c>
		p_pdc_base = PDC_USART2;
   82064:	4b0e      	ldr	r3, [pc, #56]	; (820a0 <usart_get_pdc_base+0x70>)
   82066:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
   82068:	68fb      	ldr	r3, [r7, #12]
   8206a:	e008      	b.n	8207e <usart_get_pdc_base+0x4e>
	}
#endif
#if (SAM3XA || SAM3U)
	else if (p_usart == USART3) {
   8206c:	687a      	ldr	r2, [r7, #4]
   8206e:	4b0d      	ldr	r3, [pc, #52]	; (820a4 <usart_get_pdc_base+0x74>)
   82070:	429a      	cmp	r2, r3
   82072:	d103      	bne.n	8207c <usart_get_pdc_base+0x4c>
		p_pdc_base = PDC_USART3;
   82074:	4b0c      	ldr	r3, [pc, #48]	; (820a8 <usart_get_pdc_base+0x78>)
   82076:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
   82078:	68fb      	ldr	r3, [r7, #12]
   8207a:	e000      	b.n	8207e <usart_get_pdc_base+0x4e>
	}
#endif

	return p_pdc_base;
   8207c:	68fb      	ldr	r3, [r7, #12]
}
   8207e:	4618      	mov	r0, r3
   82080:	3714      	adds	r7, #20
   82082:	46bd      	mov	sp, r7
   82084:	f85d 7b04 	ldr.w	r7, [sp], #4
   82088:	4770      	bx	lr
   8208a:	bf00      	nop
   8208c:	40098000 	.word	0x40098000
   82090:	40098100 	.word	0x40098100
   82094:	4009c000 	.word	0x4009c000
   82098:	4009c100 	.word	0x4009c100
   8209c:	400a0000 	.word	0x400a0000
   820a0:	400a0100 	.word	0x400a0100
   820a4:	400a4000 	.word	0x400a4000
   820a8:	400a4100 	.word	0x400a4100

000820ac <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
   820ac:	b480      	push	{r7}
   820ae:	b083      	sub	sp, #12
   820b0:	af00      	add	r7, sp, #0
   820b2:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY(US_WPKEY_VALUE);
   820b4:	687b      	ldr	r3, [r7, #4]
   820b6:	4a04      	ldr	r2, [pc, #16]	; (820c8 <usart_disable_writeprotect+0x1c>)
   820b8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   820bc:	370c      	adds	r7, #12
   820be:	46bd      	mov	sp, r7
   820c0:	f85d 7b04 	ldr.w	r7, [sp], #4
   820c4:	4770      	bx	lr
   820c6:	bf00      	nop
   820c8:	55534100 	.word	0x55534100

000820cc <wdt_restart>:

/**
 * \brief Restart the watchdog timer.
 */
void wdt_restart(Wdt *p_wdt)
{
   820cc:	b480      	push	{r7}
   820ce:	b083      	sub	sp, #12
   820d0:	af00      	add	r7, sp, #0
   820d2:	6078      	str	r0, [r7, #4]
	if (p_wdt == WDT) {
   820d4:	687a      	ldr	r2, [r7, #4]
   820d6:	4b05      	ldr	r3, [pc, #20]	; (820ec <wdt_restart+0x20>)
   820d8:	429a      	cmp	r2, r3
   820da:	d102      	bne.n	820e2 <wdt_restart+0x16>
		p_wdt->WDT_CR = WDT_KEY_PASSWORD | WDT_CR_WDRSTT;
   820dc:	687b      	ldr	r3, [r7, #4]
   820de:	4a04      	ldr	r2, [pc, #16]	; (820f0 <wdt_restart+0x24>)
   820e0:	601a      	str	r2, [r3, #0]
#if (SAM4C || SAM4CM || SAM4CP)
	else {
		p_wdt->WDT_CR = RSWDT_CR_KEY(0xC4u) | RSWDT_CR_WDRSTT;
	}
#endif
}
   820e2:	370c      	adds	r7, #12
   820e4:	46bd      	mov	sp, r7
   820e6:	f85d 7b04 	ldr.w	r7, [sp], #4
   820ea:	4770      	bx	lr
   820ec:	400e1a50 	.word	0x400e1a50
   820f0:	a5000001 	.word	0xa5000001

000820f4 <wdt_get_status>:
 * \brief Check the watchdog timer status.
 *
 * \return Bitmask of watchdog timer status.
 */
uint32_t wdt_get_status(Wdt *p_wdt)
{
   820f4:	b480      	push	{r7}
   820f6:	b083      	sub	sp, #12
   820f8:	af00      	add	r7, sp, #0
   820fa:	6078      	str	r0, [r7, #4]
	return p_wdt->WDT_SR;
   820fc:	687b      	ldr	r3, [r7, #4]
   820fe:	689b      	ldr	r3, [r3, #8]
}
   82100:	4618      	mov	r0, r3
   82102:	370c      	adds	r7, #12
   82104:	46bd      	mov	sp, r7
   82106:	f85d 7b04 	ldr.w	r7, [sp], #4
   8210a:	4770      	bx	lr

0008210c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   8210c:	b480      	push	{r7}
   8210e:	af00      	add	r7, sp, #0
	while (1) {
	}
   82110:	e7fe      	b.n	82110 <Dummy_Handler+0x4>
   82112:	bf00      	nop

00082114 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82114:	b580      	push	{r7, lr}
   82116:	b082      	sub	sp, #8
   82118:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   8211a:	4b1e      	ldr	r3, [pc, #120]	; (82194 <Reset_Handler+0x80>)
   8211c:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   8211e:	4b1e      	ldr	r3, [pc, #120]	; (82198 <Reset_Handler+0x84>)
   82120:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   82122:	687a      	ldr	r2, [r7, #4]
   82124:	683b      	ldr	r3, [r7, #0]
   82126:	429a      	cmp	r2, r3
   82128:	d00c      	beq.n	82144 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   8212a:	e007      	b.n	8213c <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   8212c:	683b      	ldr	r3, [r7, #0]
   8212e:	1d1a      	adds	r2, r3, #4
   82130:	603a      	str	r2, [r7, #0]
   82132:	687a      	ldr	r2, [r7, #4]
   82134:	1d11      	adds	r1, r2, #4
   82136:	6079      	str	r1, [r7, #4]
   82138:	6812      	ldr	r2, [r2, #0]
   8213a:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   8213c:	683a      	ldr	r2, [r7, #0]
   8213e:	4b17      	ldr	r3, [pc, #92]	; (8219c <Reset_Handler+0x88>)
   82140:	429a      	cmp	r2, r3
   82142:	d3f3      	bcc.n	8212c <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82144:	4b16      	ldr	r3, [pc, #88]	; (821a0 <Reset_Handler+0x8c>)
   82146:	603b      	str	r3, [r7, #0]
   82148:	e004      	b.n	82154 <Reset_Handler+0x40>
		*pDest++ = 0;
   8214a:	683b      	ldr	r3, [r7, #0]
   8214c:	1d1a      	adds	r2, r3, #4
   8214e:	603a      	str	r2, [r7, #0]
   82150:	2200      	movs	r2, #0
   82152:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82154:	683a      	ldr	r2, [r7, #0]
   82156:	4b13      	ldr	r3, [pc, #76]	; (821a4 <Reset_Handler+0x90>)
   82158:	429a      	cmp	r2, r3
   8215a:	d3f6      	bcc.n	8214a <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   8215c:	4b12      	ldr	r3, [pc, #72]	; (821a8 <Reset_Handler+0x94>)
   8215e:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82160:	4a12      	ldr	r2, [pc, #72]	; (821ac <Reset_Handler+0x98>)
   82162:	687b      	ldr	r3, [r7, #4]
   82164:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   82168:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8216c:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   8216e:	687b      	ldr	r3, [r7, #4]
   82170:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   82174:	d309      	bcc.n	8218a <Reset_Handler+0x76>
   82176:	687a      	ldr	r2, [r7, #4]
   82178:	4b0d      	ldr	r3, [pc, #52]	; (821b0 <Reset_Handler+0x9c>)
   8217a:	429a      	cmp	r2, r3
   8217c:	d805      	bhi.n	8218a <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8217e:	4b0b      	ldr	r3, [pc, #44]	; (821ac <Reset_Handler+0x98>)
   82180:	4a0a      	ldr	r2, [pc, #40]	; (821ac <Reset_Handler+0x98>)
   82182:	6892      	ldr	r2, [r2, #8]
   82184:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82188:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8218a:	4b0a      	ldr	r3, [pc, #40]	; (821b4 <Reset_Handler+0xa0>)
   8218c:	4798      	blx	r3

	/* Branch to main function */
	main();
   8218e:	4b0a      	ldr	r3, [pc, #40]	; (821b8 <Reset_Handler+0xa4>)
   82190:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   82192:	e7fe      	b.n	82192 <Reset_Handler+0x7e>
   82194:	000856f4 	.word	0x000856f4
   82198:	20070000 	.word	0x20070000
   8219c:	20070440 	.word	0x20070440
   821a0:	20070440 	.word	0x20070440
   821a4:	2007a86c 	.word	0x2007a86c
   821a8:	00080000 	.word	0x00080000
   821ac:	e000ed00 	.word	0xe000ed00
   821b0:	200fffff 	.word	0x200fffff
   821b4:	000852d5 	.word	0x000852d5
   821b8:	00085091 	.word	0x00085091

000821bc <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   821bc:	b480      	push	{r7}
   821be:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   821c0:	4b56      	ldr	r3, [pc, #344]	; (8231c <SystemCoreClockUpdate+0x160>)
   821c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   821c4:	f003 0303 	and.w	r3, r3, #3
   821c8:	2b03      	cmp	r3, #3
   821ca:	f200 808a 	bhi.w	822e2 <SystemCoreClockUpdate+0x126>
   821ce:	a101      	add	r1, pc, #4	; (adr r1, 821d4 <SystemCoreClockUpdate+0x18>)
   821d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
   821d4:	000821e5 	.word	0x000821e5
   821d8:	00082205 	.word	0x00082205
   821dc:	00082255 	.word	0x00082255
   821e0:	00082255 	.word	0x00082255
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   821e4:	4b4e      	ldr	r3, [pc, #312]	; (82320 <SystemCoreClockUpdate+0x164>)
   821e6:	695b      	ldr	r3, [r3, #20]
   821e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
   821ec:	2b00      	cmp	r3, #0
   821ee:	d004      	beq.n	821fa <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   821f0:	4b4c      	ldr	r3, [pc, #304]	; (82324 <SystemCoreClockUpdate+0x168>)
   821f2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   821f6:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   821f8:	e073      	b.n	822e2 <SystemCoreClockUpdate+0x126>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   821fa:	4b4a      	ldr	r3, [pc, #296]	; (82324 <SystemCoreClockUpdate+0x168>)
   821fc:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   82200:	601a      	str	r2, [r3, #0]
		}
		break;
   82202:	e06e      	b.n	822e2 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82204:	4b45      	ldr	r3, [pc, #276]	; (8231c <SystemCoreClockUpdate+0x160>)
   82206:	6a1b      	ldr	r3, [r3, #32]
   82208:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   8220c:	2b00      	cmp	r3, #0
   8220e:	d003      	beq.n	82218 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82210:	4b44      	ldr	r3, [pc, #272]	; (82324 <SystemCoreClockUpdate+0x168>)
   82212:	4a45      	ldr	r2, [pc, #276]	; (82328 <SystemCoreClockUpdate+0x16c>)
   82214:	601a      	str	r2, [r3, #0]
   82216:	e01c      	b.n	82252 <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82218:	4b42      	ldr	r3, [pc, #264]	; (82324 <SystemCoreClockUpdate+0x168>)
   8221a:	4a44      	ldr	r2, [pc, #272]	; (8232c <SystemCoreClockUpdate+0x170>)
   8221c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8221e:	4b3f      	ldr	r3, [pc, #252]	; (8231c <SystemCoreClockUpdate+0x160>)
   82220:	6a1b      	ldr	r3, [r3, #32]
   82222:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82226:	2b10      	cmp	r3, #16
   82228:	d004      	beq.n	82234 <SystemCoreClockUpdate+0x78>
   8222a:	2b20      	cmp	r3, #32
   8222c:	d008      	beq.n	82240 <SystemCoreClockUpdate+0x84>
   8222e:	2b00      	cmp	r3, #0
   82230:	d00e      	beq.n	82250 <SystemCoreClockUpdate+0x94>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   82232:	e00e      	b.n	82252 <SystemCoreClockUpdate+0x96>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82234:	4b3b      	ldr	r3, [pc, #236]	; (82324 <SystemCoreClockUpdate+0x168>)
   82236:	681b      	ldr	r3, [r3, #0]
   82238:	005a      	lsls	r2, r3, #1
   8223a:	4b3a      	ldr	r3, [pc, #232]	; (82324 <SystemCoreClockUpdate+0x168>)
   8223c:	601a      	str	r2, [r3, #0]
				break;
   8223e:	e008      	b.n	82252 <SystemCoreClockUpdate+0x96>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82240:	4b38      	ldr	r3, [pc, #224]	; (82324 <SystemCoreClockUpdate+0x168>)
   82242:	681a      	ldr	r2, [r3, #0]
   82244:	4613      	mov	r3, r2
   82246:	005b      	lsls	r3, r3, #1
   82248:	441a      	add	r2, r3
   8224a:	4b36      	ldr	r3, [pc, #216]	; (82324 <SystemCoreClockUpdate+0x168>)
   8224c:	601a      	str	r2, [r3, #0]
				break;
   8224e:	e000      	b.n	82252 <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   82250:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
   82252:	e046      	b.n	822e2 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82254:	4b31      	ldr	r3, [pc, #196]	; (8231c <SystemCoreClockUpdate+0x160>)
   82256:	6a1b      	ldr	r3, [r3, #32]
   82258:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   8225c:	2b00      	cmp	r3, #0
   8225e:	d003      	beq.n	82268 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82260:	4b30      	ldr	r3, [pc, #192]	; (82324 <SystemCoreClockUpdate+0x168>)
   82262:	4a31      	ldr	r2, [pc, #196]	; (82328 <SystemCoreClockUpdate+0x16c>)
   82264:	601a      	str	r2, [r3, #0]
   82266:	e01c      	b.n	822a2 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82268:	4b2e      	ldr	r3, [pc, #184]	; (82324 <SystemCoreClockUpdate+0x168>)
   8226a:	4a30      	ldr	r2, [pc, #192]	; (8232c <SystemCoreClockUpdate+0x170>)
   8226c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8226e:	4b2b      	ldr	r3, [pc, #172]	; (8231c <SystemCoreClockUpdate+0x160>)
   82270:	6a1b      	ldr	r3, [r3, #32]
   82272:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82276:	2b10      	cmp	r3, #16
   82278:	d004      	beq.n	82284 <SystemCoreClockUpdate+0xc8>
   8227a:	2b20      	cmp	r3, #32
   8227c:	d008      	beq.n	82290 <SystemCoreClockUpdate+0xd4>
   8227e:	2b00      	cmp	r3, #0
   82280:	d00e      	beq.n	822a0 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   82282:	e00e      	b.n	822a2 <SystemCoreClockUpdate+0xe6>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82284:	4b27      	ldr	r3, [pc, #156]	; (82324 <SystemCoreClockUpdate+0x168>)
   82286:	681b      	ldr	r3, [r3, #0]
   82288:	005a      	lsls	r2, r3, #1
   8228a:	4b26      	ldr	r3, [pc, #152]	; (82324 <SystemCoreClockUpdate+0x168>)
   8228c:	601a      	str	r2, [r3, #0]
				break;
   8228e:	e008      	b.n	822a2 <SystemCoreClockUpdate+0xe6>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82290:	4b24      	ldr	r3, [pc, #144]	; (82324 <SystemCoreClockUpdate+0x168>)
   82292:	681a      	ldr	r2, [r3, #0]
   82294:	4613      	mov	r3, r2
   82296:	005b      	lsls	r3, r3, #1
   82298:	441a      	add	r2, r3
   8229a:	4b22      	ldr	r3, [pc, #136]	; (82324 <SystemCoreClockUpdate+0x168>)
   8229c:	601a      	str	r2, [r3, #0]
				break;
   8229e:	e000      	b.n	822a2 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   822a0:	bf00      	nop
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   822a2:	4b1e      	ldr	r3, [pc, #120]	; (8231c <SystemCoreClockUpdate+0x160>)
   822a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   822a6:	f003 0303 	and.w	r3, r3, #3
   822aa:	2b02      	cmp	r3, #2
   822ac:	d115      	bne.n	822da <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   822ae:	4b1b      	ldr	r3, [pc, #108]	; (8231c <SystemCoreClockUpdate+0x160>)
   822b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   822b2:	4b1f      	ldr	r3, [pc, #124]	; (82330 <SystemCoreClockUpdate+0x174>)
   822b4:	4013      	ands	r3, r2
   822b6:	0c1b      	lsrs	r3, r3, #16
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   822b8:	3301      	adds	r3, #1
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   822ba:	4a1a      	ldr	r2, [pc, #104]	; (82324 <SystemCoreClockUpdate+0x168>)
   822bc:	6812      	ldr	r2, [r2, #0]
   822be:	fb02 f203 	mul.w	r2, r2, r3
   822c2:	4b18      	ldr	r3, [pc, #96]	; (82324 <SystemCoreClockUpdate+0x168>)
   822c4:	601a      	str	r2, [r3, #0]
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   822c6:	4b17      	ldr	r3, [pc, #92]	; (82324 <SystemCoreClockUpdate+0x168>)
   822c8:	681a      	ldr	r2, [r3, #0]
   822ca:	4b14      	ldr	r3, [pc, #80]	; (8231c <SystemCoreClockUpdate+0x160>)
   822cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   822ce:	b2db      	uxtb	r3, r3
   822d0:	fbb2 f2f3 	udiv	r2, r2, r3
   822d4:	4b13      	ldr	r3, [pc, #76]	; (82324 <SystemCoreClockUpdate+0x168>)
   822d6:	601a      	str	r2, [r3, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   822d8:	e002      	b.n	822e0 <SystemCoreClockUpdate+0x124>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   822da:	4b12      	ldr	r3, [pc, #72]	; (82324 <SystemCoreClockUpdate+0x168>)
   822dc:	4a15      	ldr	r2, [pc, #84]	; (82334 <SystemCoreClockUpdate+0x178>)
   822de:	601a      	str	r2, [r3, #0]
		}
		break;
   822e0:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   822e2:	4b0e      	ldr	r3, [pc, #56]	; (8231c <SystemCoreClockUpdate+0x160>)
   822e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   822e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   822ea:	2b70      	cmp	r3, #112	; 0x70
   822ec:	d108      	bne.n	82300 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   822ee:	4b0d      	ldr	r3, [pc, #52]	; (82324 <SystemCoreClockUpdate+0x168>)
   822f0:	681a      	ldr	r2, [r3, #0]
   822f2:	4b11      	ldr	r3, [pc, #68]	; (82338 <SystemCoreClockUpdate+0x17c>)
   822f4:	fba3 1302 	umull	r1, r3, r3, r2
   822f8:	085a      	lsrs	r2, r3, #1
   822fa:	4b0a      	ldr	r3, [pc, #40]	; (82324 <SystemCoreClockUpdate+0x168>)
   822fc:	601a      	str	r2, [r3, #0]
   822fe:	e009      	b.n	82314 <SystemCoreClockUpdate+0x158>
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82300:	4b08      	ldr	r3, [pc, #32]	; (82324 <SystemCoreClockUpdate+0x168>)
   82302:	681a      	ldr	r2, [r3, #0]
   82304:	4b05      	ldr	r3, [pc, #20]	; (8231c <SystemCoreClockUpdate+0x160>)
   82306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82308:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8230c:	091b      	lsrs	r3, r3, #4
   8230e:	40da      	lsrs	r2, r3
   82310:	4b04      	ldr	r3, [pc, #16]	; (82324 <SystemCoreClockUpdate+0x168>)
   82312:	601a      	str	r2, [r3, #0]
			                          PMC_MCKR_PRES_Pos);
	}
}
   82314:	46bd      	mov	sp, r7
   82316:	f85d 7b04 	ldr.w	r7, [sp], #4
   8231a:	4770      	bx	lr
   8231c:	400e0600 	.word	0x400e0600
   82320:	400e1a10 	.word	0x400e1a10
   82324:	2007000c 	.word	0x2007000c
   82328:	00b71b00 	.word	0x00b71b00
   8232c:	003d0900 	.word	0x003d0900
   82330:	07ff0000 	.word	0x07ff0000
   82334:	0e4e1c00 	.word	0x0e4e1c00
   82338:	aaaaaaab 	.word	0xaaaaaaab

0008233c <system_init_flash>:

/** 
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
   8233c:	b480      	push	{r7}
   8233e:	b083      	sub	sp, #12
   82340:	af00      	add	r7, sp, #0
   82342:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   82344:	687a      	ldr	r2, [r7, #4]
   82346:	4b1f      	ldr	r3, [pc, #124]	; (823c4 <system_init_flash+0x88>)
   82348:	429a      	cmp	r2, r3
   8234a:	d806      	bhi.n	8235a <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   8234c:	4b1e      	ldr	r3, [pc, #120]	; (823c8 <system_init_flash+0x8c>)
   8234e:	2200      	movs	r2, #0
   82350:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   82352:	4b1e      	ldr	r3, [pc, #120]	; (823cc <system_init_flash+0x90>)
   82354:	2200      	movs	r2, #0
   82356:	601a      	str	r2, [r3, #0]
   82358:	e02e      	b.n	823b8 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   8235a:	687a      	ldr	r2, [r7, #4]
   8235c:	4b1c      	ldr	r3, [pc, #112]	; (823d0 <system_init_flash+0x94>)
   8235e:	429a      	cmp	r2, r3
   82360:	d808      	bhi.n	82374 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   82362:	4b19      	ldr	r3, [pc, #100]	; (823c8 <system_init_flash+0x8c>)
   82364:	f44f 7280 	mov.w	r2, #256	; 0x100
   82368:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   8236a:	4b18      	ldr	r3, [pc, #96]	; (823cc <system_init_flash+0x90>)
   8236c:	f44f 7280 	mov.w	r2, #256	; 0x100
   82370:	601a      	str	r2, [r3, #0]
   82372:	e021      	b.n	823b8 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   82374:	687a      	ldr	r2, [r7, #4]
   82376:	4b17      	ldr	r3, [pc, #92]	; (823d4 <system_init_flash+0x98>)
   82378:	429a      	cmp	r2, r3
   8237a:	d808      	bhi.n	8238e <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   8237c:	4b12      	ldr	r3, [pc, #72]	; (823c8 <system_init_flash+0x8c>)
   8237e:	f44f 7200 	mov.w	r2, #512	; 0x200
   82382:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   82384:	4b11      	ldr	r3, [pc, #68]	; (823cc <system_init_flash+0x90>)
   82386:	f44f 7200 	mov.w	r2, #512	; 0x200
   8238a:	601a      	str	r2, [r3, #0]
   8238c:	e014      	b.n	823b8 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   8238e:	687a      	ldr	r2, [r7, #4]
   82390:	4b11      	ldr	r3, [pc, #68]	; (823d8 <system_init_flash+0x9c>)
   82392:	429a      	cmp	r2, r3
   82394:	d808      	bhi.n	823a8 <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   82396:	4b0c      	ldr	r3, [pc, #48]	; (823c8 <system_init_flash+0x8c>)
   82398:	f44f 7240 	mov.w	r2, #768	; 0x300
   8239c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   8239e:	4b0b      	ldr	r3, [pc, #44]	; (823cc <system_init_flash+0x90>)
   823a0:	f44f 7240 	mov.w	r2, #768	; 0x300
   823a4:	601a      	str	r2, [r3, #0]
   823a6:	e007      	b.n	823b8 <system_init_flash+0x7c>
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   823a8:	4b07      	ldr	r3, [pc, #28]	; (823c8 <system_init_flash+0x8c>)
   823aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
   823ae:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   823b0:	4b06      	ldr	r3, [pc, #24]	; (823cc <system_init_flash+0x90>)
   823b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
   823b6:	601a      	str	r2, [r3, #0]
	}
}
   823b8:	370c      	adds	r7, #12
   823ba:	46bd      	mov	sp, r7
   823bc:	f85d 7b04 	ldr.w	r7, [sp], #4
   823c0:	4770      	bx	lr
   823c2:	bf00      	nop
   823c4:	0157529f 	.word	0x0157529f
   823c8:	400e0a00 	.word	0x400e0a00
   823cc:	400e0c00 	.word	0x400e0c00
   823d0:	0206cc7f 	.word	0x0206cc7f
   823d4:	0328b73f 	.word	0x0328b73f
   823d8:	04a62f7f 	.word	0x04a62f7f

000823dc <vListInitialise>:
#include <stdlib.h>
#include "FreeRTOS.h"
#include "list.h"

void vListInitialise( List_t * const pxList )
{
   823dc:	b480      	push	{r7}
   823de:	b083      	sub	sp, #12
   823e0:	af00      	add	r7, sp, #0
   823e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   823e4:	687b      	ldr	r3, [r7, #4]
   823e6:	f103 0208 	add.w	r2, r3, #8
   823ea:	687b      	ldr	r3, [r7, #4]
   823ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   823ee:	687b      	ldr	r3, [r7, #4]
   823f0:	f04f 32ff 	mov.w	r2, #4294967295
   823f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   823f6:	687b      	ldr	r3, [r7, #4]
   823f8:	f103 0208 	add.w	r2, r3, #8
   823fc:	687b      	ldr	r3, [r7, #4]
   823fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   82400:	687b      	ldr	r3, [r7, #4]
   82402:	f103 0208 	add.w	r2, r3, #8
   82406:	687b      	ldr	r3, [r7, #4]
   82408:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
   8240a:	687b      	ldr	r3, [r7, #4]
   8240c:	2200      	movs	r2, #0
   8240e:	601a      	str	r2, [r3, #0]
}
   82410:	370c      	adds	r7, #12
   82412:	46bd      	mov	sp, r7
   82414:	f85d 7b04 	ldr.w	r7, [sp], #4
   82418:	4770      	bx	lr
   8241a:	bf00      	nop

0008241c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
   8241c:	b480      	push	{r7}
   8241e:	b083      	sub	sp, #12
   82420:	af00      	add	r7, sp, #0
   82422:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   82424:	687b      	ldr	r3, [r7, #4]
   82426:	2200      	movs	r2, #0
   82428:	611a      	str	r2, [r3, #16]
}
   8242a:	370c      	adds	r7, #12
   8242c:	46bd      	mov	sp, r7
   8242e:	f85d 7b04 	ldr.w	r7, [sp], #4
   82432:	4770      	bx	lr

00082434 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   82434:	b480      	push	{r7}
   82436:	b085      	sub	sp, #20
   82438:	af00      	add	r7, sp, #0
   8243a:	6078      	str	r0, [r7, #4]
   8243c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
   8243e:	687b      	ldr	r3, [r7, #4]
   82440:	685b      	ldr	r3, [r3, #4]
   82442:	60fb      	str	r3, [r7, #12]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
   82444:	683b      	ldr	r3, [r7, #0]
   82446:	68fa      	ldr	r2, [r7, #12]
   82448:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
   8244a:	68fb      	ldr	r3, [r7, #12]
   8244c:	689a      	ldr	r2, [r3, #8]
   8244e:	683b      	ldr	r3, [r7, #0]
   82450:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
   82452:	68fb      	ldr	r3, [r7, #12]
   82454:	689b      	ldr	r3, [r3, #8]
   82456:	683a      	ldr	r2, [r7, #0]
   82458:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
   8245a:	68fb      	ldr	r3, [r7, #12]
   8245c:	683a      	ldr	r2, [r7, #0]
   8245e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   82460:	683b      	ldr	r3, [r7, #0]
   82462:	687a      	ldr	r2, [r7, #4]
   82464:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   82466:	687b      	ldr	r3, [r7, #4]
   82468:	681b      	ldr	r3, [r3, #0]
   8246a:	1c5a      	adds	r2, r3, #1
   8246c:	687b      	ldr	r3, [r7, #4]
   8246e:	601a      	str	r2, [r3, #0]
}
   82470:	3714      	adds	r7, #20
   82472:	46bd      	mov	sp, r7
   82474:	f85d 7b04 	ldr.w	r7, [sp], #4
   82478:	4770      	bx	lr
   8247a:	bf00      	nop

0008247c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   8247c:	b480      	push	{r7}
   8247e:	b085      	sub	sp, #20
   82480:	af00      	add	r7, sp, #0
   82482:	6078      	str	r0, [r7, #4]
   82484:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
   82486:	683b      	ldr	r3, [r7, #0]
   82488:	681b      	ldr	r3, [r3, #0]
   8248a:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same xItemValue value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   8248c:	68bb      	ldr	r3, [r7, #8]
   8248e:	f1b3 3fff 	cmp.w	r3, #4294967295
   82492:	d103      	bne.n	8249c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   82494:	687b      	ldr	r3, [r7, #4]
   82496:	691b      	ldr	r3, [r3, #16]
   82498:	60fb      	str	r3, [r7, #12]
   8249a:	e00c      	b.n	824b6 <vListInsert+0x3a>
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips, and ensure
		configASSERT() is defined!  http://www.freertos.org/a00110.html#configASSERT
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   8249c:	687b      	ldr	r3, [r7, #4]
   8249e:	3308      	adds	r3, #8
   824a0:	60fb      	str	r3, [r7, #12]
   824a2:	e002      	b.n	824aa <vListInsert+0x2e>
   824a4:	68fb      	ldr	r3, [r7, #12]
   824a6:	685b      	ldr	r3, [r3, #4]
   824a8:	60fb      	str	r3, [r7, #12]
   824aa:	68fb      	ldr	r3, [r7, #12]
   824ac:	685b      	ldr	r3, [r3, #4]
   824ae:	681a      	ldr	r2, [r3, #0]
   824b0:	68bb      	ldr	r3, [r7, #8]
   824b2:	429a      	cmp	r2, r3
   824b4:	d9f6      	bls.n	824a4 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   824b6:	68fb      	ldr	r3, [r7, #12]
   824b8:	685a      	ldr	r2, [r3, #4]
   824ba:	683b      	ldr	r3, [r7, #0]
   824bc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
   824be:	683b      	ldr	r3, [r7, #0]
   824c0:	685b      	ldr	r3, [r3, #4]
   824c2:	683a      	ldr	r2, [r7, #0]
   824c4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
   824c6:	683b      	ldr	r3, [r7, #0]
   824c8:	68fa      	ldr	r2, [r7, #12]
   824ca:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
   824cc:	68fb      	ldr	r3, [r7, #12]
   824ce:	683a      	ldr	r2, [r7, #0]
   824d0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   824d2:	683b      	ldr	r3, [r7, #0]
   824d4:	687a      	ldr	r2, [r7, #4]
   824d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   824d8:	687b      	ldr	r3, [r7, #4]
   824da:	681b      	ldr	r3, [r3, #0]
   824dc:	1c5a      	adds	r2, r3, #1
   824de:	687b      	ldr	r3, [r7, #4]
   824e0:	601a      	str	r2, [r3, #0]
}
   824e2:	3714      	adds	r7, #20
   824e4:	46bd      	mov	sp, r7
   824e6:	f85d 7b04 	ldr.w	r7, [sp], #4
   824ea:	4770      	bx	lr

000824ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
   824ec:	b480      	push	{r7}
   824ee:	b085      	sub	sp, #20
   824f0:	af00      	add	r7, sp, #0
   824f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
   824f4:	687b      	ldr	r3, [r7, #4]
   824f6:	691b      	ldr	r3, [r3, #16]
   824f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   824fa:	687b      	ldr	r3, [r7, #4]
   824fc:	685b      	ldr	r3, [r3, #4]
   824fe:	687a      	ldr	r2, [r7, #4]
   82500:	6892      	ldr	r2, [r2, #8]
   82502:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   82504:	687b      	ldr	r3, [r7, #4]
   82506:	689b      	ldr	r3, [r3, #8]
   82508:	687a      	ldr	r2, [r7, #4]
   8250a:	6852      	ldr	r2, [r2, #4]
   8250c:	605a      	str	r2, [r3, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   8250e:	68fb      	ldr	r3, [r7, #12]
   82510:	685a      	ldr	r2, [r3, #4]
   82512:	687b      	ldr	r3, [r7, #4]
   82514:	429a      	cmp	r2, r3
   82516:	d103      	bne.n	82520 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   82518:	687b      	ldr	r3, [r7, #4]
   8251a:	689a      	ldr	r2, [r3, #8]
   8251c:	68fb      	ldr	r3, [r7, #12]
   8251e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
   82520:	687b      	ldr	r3, [r7, #4]
   82522:	2200      	movs	r2, #0
   82524:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
   82526:	68fb      	ldr	r3, [r7, #12]
   82528:	681b      	ldr	r3, [r3, #0]
   8252a:	1e5a      	subs	r2, r3, #1
   8252c:	68fb      	ldr	r3, [r7, #12]
   8252e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   82530:	68fb      	ldr	r3, [r7, #12]
   82532:	681b      	ldr	r3, [r3, #0]
}
   82534:	4618      	mov	r0, r3
   82536:	3714      	adds	r7, #20
   82538:	46bd      	mov	sp, r7
   8253a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8253e:	4770      	bx	lr

00082540 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   82540:	b480      	push	{r7}
   82542:	b085      	sub	sp, #20
   82544:	af00      	add	r7, sp, #0
   82546:	60f8      	str	r0, [r7, #12]
   82548:	60b9      	str	r1, [r7, #8]
   8254a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   8254c:	68fb      	ldr	r3, [r7, #12]
   8254e:	3b04      	subs	r3, #4
   82550:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   82552:	68fb      	ldr	r3, [r7, #12]
   82554:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   82558:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   8255a:	68fb      	ldr	r3, [r7, #12]
   8255c:	3b04      	subs	r3, #4
   8255e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
   82560:	68ba      	ldr	r2, [r7, #8]
   82562:	68fb      	ldr	r3, [r7, #12]
   82564:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   82566:	68fb      	ldr	r3, [r7, #12]
   82568:	3b04      	subs	r3, #4
   8256a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   8256c:	4a09      	ldr	r2, [pc, #36]	; (82594 <pxPortInitialiseStack+0x54>)
   8256e:	68fb      	ldr	r3, [r7, #12]
   82570:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   82572:	68fb      	ldr	r3, [r7, #12]
   82574:	3b14      	subs	r3, #20
   82576:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   82578:	687a      	ldr	r2, [r7, #4]
   8257a:	68fb      	ldr	r3, [r7, #12]
   8257c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   8257e:	68fb      	ldr	r3, [r7, #12]
   82580:	3b20      	subs	r3, #32
   82582:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   82584:	68fb      	ldr	r3, [r7, #12]
}
   82586:	4618      	mov	r0, r3
   82588:	3714      	adds	r7, #20
   8258a:	46bd      	mov	sp, r7
   8258c:	f85d 7b04 	ldr.w	r7, [sp], #4
   82590:	4770      	bx	lr
   82592:	bf00      	nop
   82594:	00082599 	.word	0x00082599

00082598 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   82598:	b580      	push	{r7, lr}
   8259a:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   8259c:	4b05      	ldr	r3, [pc, #20]	; (825b4 <prvTaskExitError+0x1c>)
   8259e:	681b      	ldr	r3, [r3, #0]
   825a0:	f1b3 3fff 	cmp.w	r3, #4294967295
   825a4:	d002      	beq.n	825ac <prvTaskExitError+0x14>
   825a6:	4b04      	ldr	r3, [pc, #16]	; (825b8 <prvTaskExitError+0x20>)
   825a8:	4798      	blx	r3
   825aa:	e7fe      	b.n	825aa <prvTaskExitError+0x12>
	portDISABLE_INTERRUPTS();
   825ac:	4b02      	ldr	r3, [pc, #8]	; (825b8 <prvTaskExitError+0x20>)
   825ae:	4798      	blx	r3
	for( ;; );
   825b0:	e7fe      	b.n	825b0 <prvTaskExitError+0x18>
   825b2:	bf00      	nop
   825b4:	20070010 	.word	0x20070010
   825b8:	00082765 	.word	0x00082765

000825bc <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   825bc:	4b07      	ldr	r3, [pc, #28]	; (825dc <pxCurrentTCBConst2>)
   825be:	6819      	ldr	r1, [r3, #0]
   825c0:	6808      	ldr	r0, [r1, #0]
   825c2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   825c6:	f380 8809 	msr	PSP, r0
   825ca:	f3bf 8f6f 	isb	sy
   825ce:	f04f 0000 	mov.w	r0, #0
   825d2:	f380 8811 	msr	BASEPRI, r0
   825d6:	f04e 0e0d 	orr.w	lr, lr, #13
   825da:	4770      	bx	lr

000825dc <pxCurrentTCBConst2>:
   825dc:	2007a68c 	.word	0x2007a68c

000825e0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   825e0:	4806      	ldr	r0, [pc, #24]	; (825fc <prvPortStartFirstTask+0x1c>)
   825e2:	6800      	ldr	r0, [r0, #0]
   825e4:	6800      	ldr	r0, [r0, #0]
   825e6:	f380 8808 	msr	MSP, r0
   825ea:	b662      	cpsie	i
   825ec:	b661      	cpsie	f
   825ee:	f3bf 8f4f 	dsb	sy
   825f2:	f3bf 8f6f 	isb	sy
   825f6:	df00      	svc	0
   825f8:	bf00      	nop
   825fa:	0000      	.short	0x0000
   825fc:	e000ed08 	.word	0xe000ed08

00082600 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   82600:	b580      	push	{r7, lr}
   82602:	b084      	sub	sp, #16
   82604:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   82606:	4b28      	ldr	r3, [pc, #160]	; (826a8 <xPortStartScheduler+0xa8>)
   82608:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   8260a:	68fb      	ldr	r3, [r7, #12]
   8260c:	781b      	ldrb	r3, [r3, #0]
   8260e:	b2db      	uxtb	r3, r3
   82610:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   82612:	68fb      	ldr	r3, [r7, #12]
   82614:	22ff      	movs	r2, #255	; 0xff
   82616:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   82618:	68fb      	ldr	r3, [r7, #12]
   8261a:	781b      	ldrb	r3, [r3, #0]
   8261c:	b2db      	uxtb	r3, r3
   8261e:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   82620:	79fb      	ldrb	r3, [r7, #7]
   82622:	b2db      	uxtb	r3, r3
   82624:	f023 035f 	bic.w	r3, r3, #95	; 0x5f
   82628:	b2da      	uxtb	r2, r3
   8262a:	4b20      	ldr	r3, [pc, #128]	; (826ac <xPortStartScheduler+0xac>)
   8262c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   8262e:	4b20      	ldr	r3, [pc, #128]	; (826b0 <xPortStartScheduler+0xb0>)
   82630:	2207      	movs	r2, #7
   82632:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   82634:	e009      	b.n	8264a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
   82636:	4b1e      	ldr	r3, [pc, #120]	; (826b0 <xPortStartScheduler+0xb0>)
   82638:	681b      	ldr	r3, [r3, #0]
   8263a:	1e5a      	subs	r2, r3, #1
   8263c:	4b1c      	ldr	r3, [pc, #112]	; (826b0 <xPortStartScheduler+0xb0>)
   8263e:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   82640:	79fb      	ldrb	r3, [r7, #7]
   82642:	b2db      	uxtb	r3, r3
   82644:	005b      	lsls	r3, r3, #1
   82646:	b2db      	uxtb	r3, r3
   82648:	71fb      	strb	r3, [r7, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   8264a:	79fb      	ldrb	r3, [r7, #7]
   8264c:	b2db      	uxtb	r3, r3
   8264e:	b2db      	uxtb	r3, r3
   82650:	b25b      	sxtb	r3, r3
   82652:	2b00      	cmp	r3, #0
   82654:	dbef      	blt.n	82636 <xPortStartScheduler+0x36>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   82656:	4b16      	ldr	r3, [pc, #88]	; (826b0 <xPortStartScheduler+0xb0>)
   82658:	681b      	ldr	r3, [r3, #0]
   8265a:	021a      	lsls	r2, r3, #8
   8265c:	4b14      	ldr	r3, [pc, #80]	; (826b0 <xPortStartScheduler+0xb0>)
   8265e:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   82660:	4b13      	ldr	r3, [pc, #76]	; (826b0 <xPortStartScheduler+0xb0>)
   82662:	681b      	ldr	r3, [r3, #0]
   82664:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   82668:	4b11      	ldr	r3, [pc, #68]	; (826b0 <xPortStartScheduler+0xb0>)
   8266a:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   8266c:	68bb      	ldr	r3, [r7, #8]
   8266e:	b2da      	uxtb	r2, r3
   82670:	68fb      	ldr	r3, [r7, #12]
   82672:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   82674:	4b0f      	ldr	r3, [pc, #60]	; (826b4 <xPortStartScheduler+0xb4>)
   82676:	4a0f      	ldr	r2, [pc, #60]	; (826b4 <xPortStartScheduler+0xb4>)
   82678:	6812      	ldr	r2, [r2, #0]
   8267a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   8267e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   82680:	4b0c      	ldr	r3, [pc, #48]	; (826b4 <xPortStartScheduler+0xb4>)
   82682:	4a0c      	ldr	r2, [pc, #48]	; (826b4 <xPortStartScheduler+0xb4>)
   82684:	6812      	ldr	r2, [r2, #0]
   82686:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   8268a:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   8268c:	4b0a      	ldr	r3, [pc, #40]	; (826b8 <xPortStartScheduler+0xb8>)
   8268e:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   82690:	4b0a      	ldr	r3, [pc, #40]	; (826bc <xPortStartScheduler+0xbc>)
   82692:	2200      	movs	r2, #0
   82694:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   82696:	4b0a      	ldr	r3, [pc, #40]	; (826c0 <xPortStartScheduler+0xc0>)
   82698:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
   8269a:	4b0a      	ldr	r3, [pc, #40]	; (826c4 <xPortStartScheduler+0xc4>)
   8269c:	4798      	blx	r3

	/* Should not get here! */
	return 0;
   8269e:	2300      	movs	r3, #0
}
   826a0:	4618      	mov	r0, r3
   826a2:	3710      	adds	r7, #16
   826a4:	46bd      	mov	sp, r7
   826a6:	bd80      	pop	{r7, pc}
   826a8:	e000e400 	.word	0xe000e400
   826ac:	2007066c 	.word	0x2007066c
   826b0:	20070670 	.word	0x20070670
   826b4:	e000ed20 	.word	0xe000ed20
   826b8:	000827f9 	.word	0x000827f9
   826bc:	20070010 	.word	0x20070010
   826c0:	000825e1 	.word	0x000825e1
   826c4:	00082599 	.word	0x00082599

000826c8 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
   826c8:	b480      	push	{r7}
   826ca:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   826cc:	4b05      	ldr	r3, [pc, #20]	; (826e4 <vPortYield+0x1c>)
   826ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   826d2:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
   826d4:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   826d8:	f3bf 8f6f 	isb	sy
}
   826dc:	46bd      	mov	sp, r7
   826de:	f85d 7b04 	ldr.w	r7, [sp], #4
   826e2:	4770      	bx	lr
   826e4:	e000ed04 	.word	0xe000ed04

000826e8 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   826e8:	b580      	push	{r7, lr}
   826ea:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
   826ec:	4b0c      	ldr	r3, [pc, #48]	; (82720 <vPortEnterCritical+0x38>)
   826ee:	4798      	blx	r3
	uxCriticalNesting++;
   826f0:	4b0c      	ldr	r3, [pc, #48]	; (82724 <vPortEnterCritical+0x3c>)
   826f2:	681b      	ldr	r3, [r3, #0]
   826f4:	1c5a      	adds	r2, r3, #1
   826f6:	4b0b      	ldr	r3, [pc, #44]	; (82724 <vPortEnterCritical+0x3c>)
   826f8:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
   826fa:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   826fe:	f3bf 8f6f 	isb	sy
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API 
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   82702:	4b08      	ldr	r3, [pc, #32]	; (82724 <vPortEnterCritical+0x3c>)
   82704:	681b      	ldr	r3, [r3, #0]
   82706:	2b01      	cmp	r3, #1
   82708:	d108      	bne.n	8271c <vPortEnterCritical+0x34>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   8270a:	4b07      	ldr	r3, [pc, #28]	; (82728 <vPortEnterCritical+0x40>)
   8270c:	681b      	ldr	r3, [r3, #0]
   8270e:	f003 031f 	and.w	r3, r3, #31
   82712:	2b00      	cmp	r3, #0
   82714:	d002      	beq.n	8271c <vPortEnterCritical+0x34>
   82716:	4b02      	ldr	r3, [pc, #8]	; (82720 <vPortEnterCritical+0x38>)
   82718:	4798      	blx	r3
   8271a:	e7fe      	b.n	8271a <vPortEnterCritical+0x32>
	}
}
   8271c:	bd80      	pop	{r7, pc}
   8271e:	bf00      	nop
   82720:	00082765 	.word	0x00082765
   82724:	20070010 	.word	0x20070010
   82728:	e000ed04 	.word	0xe000ed04

0008272c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   8272c:	b580      	push	{r7, lr}
   8272e:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   82730:	4b09      	ldr	r3, [pc, #36]	; (82758 <vPortExitCritical+0x2c>)
   82732:	681b      	ldr	r3, [r3, #0]
   82734:	2b00      	cmp	r3, #0
   82736:	d102      	bne.n	8273e <vPortExitCritical+0x12>
   82738:	4b08      	ldr	r3, [pc, #32]	; (8275c <vPortExitCritical+0x30>)
   8273a:	4798      	blx	r3
   8273c:	e7fe      	b.n	8273c <vPortExitCritical+0x10>
	uxCriticalNesting--;
   8273e:	4b06      	ldr	r3, [pc, #24]	; (82758 <vPortExitCritical+0x2c>)
   82740:	681b      	ldr	r3, [r3, #0]
   82742:	1e5a      	subs	r2, r3, #1
   82744:	4b04      	ldr	r3, [pc, #16]	; (82758 <vPortExitCritical+0x2c>)
   82746:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   82748:	4b03      	ldr	r3, [pc, #12]	; (82758 <vPortExitCritical+0x2c>)
   8274a:	681b      	ldr	r3, [r3, #0]
   8274c:	2b00      	cmp	r3, #0
   8274e:	d102      	bne.n	82756 <vPortExitCritical+0x2a>
	{
		portENABLE_INTERRUPTS();
   82750:	2000      	movs	r0, #0
   82752:	4b03      	ldr	r3, [pc, #12]	; (82760 <vPortExitCritical+0x34>)
   82754:	4798      	blx	r3
	}
}
   82756:	bd80      	pop	{r7, pc}
   82758:	20070010 	.word	0x20070010
   8275c:	00082765 	.word	0x00082765
   82760:	00082779 	.word	0x00082779

00082764 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
   82764:	f3ef 8011 	mrs	r0, BASEPRI
   82768:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   8276c:	f381 8811 	msr	BASEPRI, r1
   82770:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
   82772:	2300      	movs	r3, #0
}
   82774:	4618      	mov	r0, r3
   82776:	bf00      	nop

00082778 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
   82778:	f380 8811 	msr	BASEPRI, r0
   8277c:	4770      	bx	lr
   8277e:	bf00      	nop

00082780 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   82780:	f3ef 8009 	mrs	r0, PSP
   82784:	f3bf 8f6f 	isb	sy
   82788:	4b0d      	ldr	r3, [pc, #52]	; (827c0 <pxCurrentTCBConst>)
   8278a:	681a      	ldr	r2, [r3, #0]
   8278c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82790:	6010      	str	r0, [r2, #0]
   82792:	e92d 4008 	stmdb	sp!, {r3, lr}
   82796:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   8279a:	f380 8811 	msr	BASEPRI, r0
   8279e:	f001 f98d 	bl	83abc <vTaskSwitchContext>
   827a2:	f04f 0000 	mov.w	r0, #0
   827a6:	f380 8811 	msr	BASEPRI, r0
   827aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   827ae:	6819      	ldr	r1, [r3, #0]
   827b0:	6808      	ldr	r0, [r1, #0]
   827b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   827b6:	f380 8809 	msr	PSP, r0
   827ba:	f3bf 8f6f 	isb	sy
   827be:	4770      	bx	lr

000827c0 <pxCurrentTCBConst>:
   827c0:	2007a68c 	.word	0x2007a68c

000827c4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )				// This is the actual subroutine that handles the Systick interrupt.
{
   827c4:	b580      	push	{r7, lr}
   827c6:	af00      	add	r7, sp, #0
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   827c8:	4b07      	ldr	r3, [pc, #28]	; (827e8 <SysTick_Handler+0x24>)
   827ca:	4798      	blx	r3
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )		// xTaskIncrementTick is contained in tasks.c, it increments the tick
   827cc:	4b07      	ldr	r3, [pc, #28]	; (827ec <SysTick_Handler+0x28>)
   827ce:	4798      	blx	r3
   827d0:	4603      	mov	r3, r0
   827d2:	2b00      	cmp	r3, #0
   827d4:	d003      	beq.n	827de <SysTick_Handler+0x1a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   827d6:	4b06      	ldr	r3, [pc, #24]	; (827f0 <SysTick_Handler+0x2c>)
   827d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   827dc:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   827de:	2000      	movs	r0, #0
   827e0:	4b04      	ldr	r3, [pc, #16]	; (827f4 <SysTick_Handler+0x30>)
   827e2:	4798      	blx	r3
}
   827e4:	bd80      	pop	{r7, pc}
   827e6:	bf00      	nop
   827e8:	00082765 	.word	0x00082765
   827ec:	00083941 	.word	0x00083941
   827f0:	e000ed04 	.word	0xe000ed04
   827f4:	00082779 	.word	0x00082779

000827f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   827f8:	b480      	push	{r7}
   827fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   827fc:	4b07      	ldr	r3, [pc, #28]	; (8281c <vPortSetupTimerInterrupt+0x24>)
   827fe:	4a08      	ldr	r2, [pc, #32]	; (82820 <vPortSetupTimerInterrupt+0x28>)
   82800:	6811      	ldr	r1, [r2, #0]
   82802:	4a08      	ldr	r2, [pc, #32]	; (82824 <vPortSetupTimerInterrupt+0x2c>)
   82804:	fba2 0201 	umull	r0, r2, r2, r1
   82808:	08d2      	lsrs	r2, r2, #3
   8280a:	3a01      	subs	r2, #1
   8280c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   8280e:	4b06      	ldr	r3, [pc, #24]	; (82828 <vPortSetupTimerInterrupt+0x30>)
   82810:	2207      	movs	r2, #7
   82812:	601a      	str	r2, [r3, #0]
}
   82814:	46bd      	mov	sp, r7
   82816:	f85d 7b04 	ldr.w	r7, [sp], #4
   8281a:	4770      	bx	lr
   8281c:	e000e014 	.word	0xe000e014
   82820:	2007000c 	.word	0x2007000c
   82824:	cccccccd 	.word	0xcccccccd
   82828:	e000e010 	.word	0xe000e010

0008282c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   8282c:	b580      	push	{r7, lr}
   8282e:	b082      	sub	sp, #8
   82830:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
   82832:	f3ef 8305 	mrs	r3, IPSR
   82836:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   82838:	687b      	ldr	r3, [r7, #4]
   8283a:	2b0f      	cmp	r3, #15
   8283c:	d90c      	bls.n	82858 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   8283e:	4a0d      	ldr	r2, [pc, #52]	; (82874 <vPortValidateInterruptPriority+0x48>)
   82840:	687b      	ldr	r3, [r7, #4]
   82842:	4413      	add	r3, r2
   82844:	781b      	ldrb	r3, [r3, #0]
   82846:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   82848:	4b0b      	ldr	r3, [pc, #44]	; (82878 <vPortValidateInterruptPriority+0x4c>)
   8284a:	781b      	ldrb	r3, [r3, #0]
   8284c:	78fa      	ldrb	r2, [r7, #3]
   8284e:	429a      	cmp	r2, r3
   82850:	d202      	bcs.n	82858 <vPortValidateInterruptPriority+0x2c>
   82852:	4b0a      	ldr	r3, [pc, #40]	; (8287c <vPortValidateInterruptPriority+0x50>)
   82854:	4798      	blx	r3
   82856:	e7fe      	b.n	82856 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   82858:	4b09      	ldr	r3, [pc, #36]	; (82880 <vPortValidateInterruptPriority+0x54>)
   8285a:	681b      	ldr	r3, [r3, #0]
   8285c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   82860:	4b08      	ldr	r3, [pc, #32]	; (82884 <vPortValidateInterruptPriority+0x58>)
   82862:	681b      	ldr	r3, [r3, #0]
   82864:	429a      	cmp	r2, r3
   82866:	d902      	bls.n	8286e <vPortValidateInterruptPriority+0x42>
   82868:	4b04      	ldr	r3, [pc, #16]	; (8287c <vPortValidateInterruptPriority+0x50>)
   8286a:	4798      	blx	r3
   8286c:	e7fe      	b.n	8286c <vPortValidateInterruptPriority+0x40>
	}
   8286e:	3708      	adds	r7, #8
   82870:	46bd      	mov	sp, r7
   82872:	bd80      	pop	{r7, pc}
   82874:	e000e3f0 	.word	0xe000e3f0
   82878:	2007066c 	.word	0x2007066c
   8287c:	00082765 	.word	0x00082765
   82880:	e000ed0c 	.word	0xe000ed0c
   82884:	20070670 	.word	0x20070670

00082888 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   82888:	b580      	push	{r7, lr}
   8288a:	b086      	sub	sp, #24
   8288c:	af00      	add	r7, sp, #0
   8288e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   82890:	2300      	movs	r3, #0
   82892:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
   82894:	4b4f      	ldr	r3, [pc, #316]	; (829d4 <pvPortMalloc+0x14c>)
   82896:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   82898:	4b4f      	ldr	r3, [pc, #316]	; (829d8 <pvPortMalloc+0x150>)
   8289a:	681b      	ldr	r3, [r3, #0]
   8289c:	2b00      	cmp	r3, #0
   8289e:	d101      	bne.n	828a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
   828a0:	4b4e      	ldr	r3, [pc, #312]	; (829dc <pvPortMalloc+0x154>)
   828a2:	4798      	blx	r3

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
   828a4:	4b4e      	ldr	r3, [pc, #312]	; (829e0 <pvPortMalloc+0x158>)
   828a6:	681a      	ldr	r2, [r3, #0]
   828a8:	687b      	ldr	r3, [r7, #4]
   828aa:	4013      	ands	r3, r2
   828ac:	2b00      	cmp	r3, #0
   828ae:	d17d      	bne.n	829ac <pvPortMalloc+0x124>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
   828b0:	687b      	ldr	r3, [r7, #4]
   828b2:	2b00      	cmp	r3, #0
   828b4:	d015      	beq.n	828e2 <pvPortMalloc+0x5a>
			{
				xWantedSize += xHeapStructSize;
   828b6:	2308      	movs	r3, #8
   828b8:	687a      	ldr	r2, [r7, #4]
   828ba:	4413      	add	r3, r2
   828bc:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
   828be:	687b      	ldr	r3, [r7, #4]
   828c0:	f003 0307 	and.w	r3, r3, #7
   828c4:	2b00      	cmp	r3, #0
   828c6:	d00c      	beq.n	828e2 <pvPortMalloc+0x5a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   828c8:	687b      	ldr	r3, [r7, #4]
   828ca:	f023 0307 	bic.w	r3, r3, #7
   828ce:	3308      	adds	r3, #8
   828d0:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
   828d2:	687b      	ldr	r3, [r7, #4]
   828d4:	f003 0307 	and.w	r3, r3, #7
   828d8:	2b00      	cmp	r3, #0
   828da:	d002      	beq.n	828e2 <pvPortMalloc+0x5a>
   828dc:	4b41      	ldr	r3, [pc, #260]	; (829e4 <pvPortMalloc+0x15c>)
   828de:	4798      	blx	r3
   828e0:	e7fe      	b.n	828e0 <pvPortMalloc+0x58>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
   828e2:	687b      	ldr	r3, [r7, #4]
   828e4:	2b00      	cmp	r3, #0
   828e6:	d061      	beq.n	829ac <pvPortMalloc+0x124>
   828e8:	4b3f      	ldr	r3, [pc, #252]	; (829e8 <pvPortMalloc+0x160>)
   828ea:	681b      	ldr	r3, [r3, #0]
   828ec:	687a      	ldr	r2, [r7, #4]
   828ee:	429a      	cmp	r2, r3
   828f0:	d85c      	bhi.n	829ac <pvPortMalloc+0x124>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
   828f2:	4b3e      	ldr	r3, [pc, #248]	; (829ec <pvPortMalloc+0x164>)
   828f4:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
   828f6:	4b3d      	ldr	r3, [pc, #244]	; (829ec <pvPortMalloc+0x164>)
   828f8:	681b      	ldr	r3, [r3, #0]
   828fa:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   828fc:	e004      	b.n	82908 <pvPortMalloc+0x80>
				{
					pxPreviousBlock = pxBlock;
   828fe:	697b      	ldr	r3, [r7, #20]
   82900:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
   82902:	697b      	ldr	r3, [r7, #20]
   82904:	681b      	ldr	r3, [r3, #0]
   82906:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   82908:	697b      	ldr	r3, [r7, #20]
   8290a:	685a      	ldr	r2, [r3, #4]
   8290c:	687b      	ldr	r3, [r7, #4]
   8290e:	429a      	cmp	r2, r3
   82910:	d203      	bcs.n	8291a <pvPortMalloc+0x92>
   82912:	697b      	ldr	r3, [r7, #20]
   82914:	681b      	ldr	r3, [r3, #0]
   82916:	2b00      	cmp	r3, #0
   82918:	d1f1      	bne.n	828fe <pvPortMalloc+0x76>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
   8291a:	4b2f      	ldr	r3, [pc, #188]	; (829d8 <pvPortMalloc+0x150>)
   8291c:	681b      	ldr	r3, [r3, #0]
   8291e:	697a      	ldr	r2, [r7, #20]
   82920:	429a      	cmp	r2, r3
   82922:	d043      	beq.n	829ac <pvPortMalloc+0x124>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
   82924:	693b      	ldr	r3, [r7, #16]
   82926:	681a      	ldr	r2, [r3, #0]
   82928:	2308      	movs	r3, #8
   8292a:	4413      	add	r3, r2
   8292c:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   8292e:	697b      	ldr	r3, [r7, #20]
   82930:	681a      	ldr	r2, [r3, #0]
   82932:	693b      	ldr	r3, [r7, #16]
   82934:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   82936:	697b      	ldr	r3, [r7, #20]
   82938:	685a      	ldr	r2, [r3, #4]
   8293a:	687b      	ldr	r3, [r7, #4]
   8293c:	1ad2      	subs	r2, r2, r3
   8293e:	2308      	movs	r3, #8
   82940:	005b      	lsls	r3, r3, #1
   82942:	429a      	cmp	r2, r3
   82944:	d917      	bls.n	82976 <pvPortMalloc+0xee>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   82946:	697a      	ldr	r2, [r7, #20]
   82948:	687b      	ldr	r3, [r7, #4]
   8294a:	4413      	add	r3, r2
   8294c:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( uint32_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
   8294e:	68bb      	ldr	r3, [r7, #8]
   82950:	f003 0307 	and.w	r3, r3, #7
   82954:	2b00      	cmp	r3, #0
   82956:	d002      	beq.n	8295e <pvPortMalloc+0xd6>
   82958:	4b22      	ldr	r3, [pc, #136]	; (829e4 <pvPortMalloc+0x15c>)
   8295a:	4798      	blx	r3
   8295c:	e7fe      	b.n	8295c <pvPortMalloc+0xd4>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   8295e:	697b      	ldr	r3, [r7, #20]
   82960:	685a      	ldr	r2, [r3, #4]
   82962:	687b      	ldr	r3, [r7, #4]
   82964:	1ad2      	subs	r2, r2, r3
   82966:	68bb      	ldr	r3, [r7, #8]
   82968:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
   8296a:	697b      	ldr	r3, [r7, #20]
   8296c:	687a      	ldr	r2, [r7, #4]
   8296e:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   82970:	68b8      	ldr	r0, [r7, #8]
   82972:	4b1f      	ldr	r3, [pc, #124]	; (829f0 <pvPortMalloc+0x168>)
   82974:	4798      	blx	r3
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
   82976:	4b1c      	ldr	r3, [pc, #112]	; (829e8 <pvPortMalloc+0x160>)
   82978:	681a      	ldr	r2, [r3, #0]
   8297a:	697b      	ldr	r3, [r7, #20]
   8297c:	685b      	ldr	r3, [r3, #4]
   8297e:	1ad2      	subs	r2, r2, r3
   82980:	4b19      	ldr	r3, [pc, #100]	; (829e8 <pvPortMalloc+0x160>)
   82982:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
   82984:	4b18      	ldr	r3, [pc, #96]	; (829e8 <pvPortMalloc+0x160>)
   82986:	681a      	ldr	r2, [r3, #0]
   82988:	4b1a      	ldr	r3, [pc, #104]	; (829f4 <pvPortMalloc+0x16c>)
   8298a:	681b      	ldr	r3, [r3, #0]
   8298c:	429a      	cmp	r2, r3
   8298e:	d203      	bcs.n	82998 <pvPortMalloc+0x110>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
   82990:	4b15      	ldr	r3, [pc, #84]	; (829e8 <pvPortMalloc+0x160>)
   82992:	681a      	ldr	r2, [r3, #0]
   82994:	4b17      	ldr	r3, [pc, #92]	; (829f4 <pvPortMalloc+0x16c>)
   82996:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
   82998:	697b      	ldr	r3, [r7, #20]
   8299a:	685a      	ldr	r2, [r3, #4]
   8299c:	4b10      	ldr	r3, [pc, #64]	; (829e0 <pvPortMalloc+0x158>)
   8299e:	681b      	ldr	r3, [r3, #0]
   829a0:	431a      	orrs	r2, r3
   829a2:	697b      	ldr	r3, [r7, #20]
   829a4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
   829a6:	697b      	ldr	r3, [r7, #20]
   829a8:	2200      	movs	r2, #0
   829aa:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   829ac:	4b12      	ldr	r3, [pc, #72]	; (829f8 <pvPortMalloc+0x170>)
   829ae:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   829b0:	68fb      	ldr	r3, [r7, #12]
   829b2:	2b00      	cmp	r3, #0
   829b4:	d101      	bne.n	829ba <pvPortMalloc+0x132>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   829b6:	4b11      	ldr	r3, [pc, #68]	; (829fc <pvPortMalloc+0x174>)
   829b8:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
   829ba:	68fb      	ldr	r3, [r7, #12]
   829bc:	f003 0307 	and.w	r3, r3, #7
   829c0:	2b00      	cmp	r3, #0
   829c2:	d002      	beq.n	829ca <pvPortMalloc+0x142>
   829c4:	4b07      	ldr	r3, [pc, #28]	; (829e4 <pvPortMalloc+0x15c>)
   829c6:	4798      	blx	r3
   829c8:	e7fe      	b.n	829c8 <pvPortMalloc+0x140>
	return pvReturn;
   829ca:	68fb      	ldr	r3, [r7, #12]
}
   829cc:	4618      	mov	r0, r3
   829ce:	3718      	adds	r7, #24
   829d0:	46bd      	mov	sp, r7
   829d2:	bd80      	pop	{r7, pc}
   829d4:	000837d5 	.word	0x000837d5
   829d8:	2007a67c 	.word	0x2007a67c
   829dc:	00082aa5 	.word	0x00082aa5
   829e0:	2007a688 	.word	0x2007a688
   829e4:	00082765 	.word	0x00082765
   829e8:	2007a680 	.word	0x2007a680
   829ec:	2007a674 	.word	0x2007a674
   829f0:	00082b69 	.word	0x00082b69
   829f4:	2007a684 	.word	0x2007a684
   829f8:	000837f1 	.word	0x000837f1
   829fc:	00085121 	.word	0x00085121

00082a00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   82a00:	b580      	push	{r7, lr}
   82a02:	b084      	sub	sp, #16
   82a04:	af00      	add	r7, sp, #0
   82a06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   82a08:	687b      	ldr	r3, [r7, #4]
   82a0a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
   82a0c:	687b      	ldr	r3, [r7, #4]
   82a0e:	2b00      	cmp	r3, #0
   82a10:	d038      	beq.n	82a84 <vPortFree+0x84>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
   82a12:	2308      	movs	r3, #8
   82a14:	425b      	negs	r3, r3
   82a16:	68fa      	ldr	r2, [r7, #12]
   82a18:	4413      	add	r3, r2
   82a1a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
   82a1c:	68fb      	ldr	r3, [r7, #12]
   82a1e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
   82a20:	68bb      	ldr	r3, [r7, #8]
   82a22:	685a      	ldr	r2, [r3, #4]
   82a24:	4b19      	ldr	r3, [pc, #100]	; (82a8c <vPortFree+0x8c>)
   82a26:	681b      	ldr	r3, [r3, #0]
   82a28:	4013      	ands	r3, r2
   82a2a:	2b00      	cmp	r3, #0
   82a2c:	d102      	bne.n	82a34 <vPortFree+0x34>
   82a2e:	4b18      	ldr	r3, [pc, #96]	; (82a90 <vPortFree+0x90>)
   82a30:	4798      	blx	r3
   82a32:	e7fe      	b.n	82a32 <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
   82a34:	68bb      	ldr	r3, [r7, #8]
   82a36:	681b      	ldr	r3, [r3, #0]
   82a38:	2b00      	cmp	r3, #0
   82a3a:	d002      	beq.n	82a42 <vPortFree+0x42>
   82a3c:	4b14      	ldr	r3, [pc, #80]	; (82a90 <vPortFree+0x90>)
   82a3e:	4798      	blx	r3
   82a40:	e7fe      	b.n	82a40 <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
   82a42:	68bb      	ldr	r3, [r7, #8]
   82a44:	685a      	ldr	r2, [r3, #4]
   82a46:	4b11      	ldr	r3, [pc, #68]	; (82a8c <vPortFree+0x8c>)
   82a48:	681b      	ldr	r3, [r3, #0]
   82a4a:	4013      	ands	r3, r2
   82a4c:	2b00      	cmp	r3, #0
   82a4e:	d019      	beq.n	82a84 <vPortFree+0x84>
		{
			if( pxLink->pxNextFreeBlock == NULL )
   82a50:	68bb      	ldr	r3, [r7, #8]
   82a52:	681b      	ldr	r3, [r3, #0]
   82a54:	2b00      	cmp	r3, #0
   82a56:	d115      	bne.n	82a84 <vPortFree+0x84>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
   82a58:	68bb      	ldr	r3, [r7, #8]
   82a5a:	685a      	ldr	r2, [r3, #4]
   82a5c:	4b0b      	ldr	r3, [pc, #44]	; (82a8c <vPortFree+0x8c>)
   82a5e:	681b      	ldr	r3, [r3, #0]
   82a60:	43db      	mvns	r3, r3
   82a62:	401a      	ands	r2, r3
   82a64:	68bb      	ldr	r3, [r7, #8]
   82a66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
   82a68:	4b0a      	ldr	r3, [pc, #40]	; (82a94 <vPortFree+0x94>)
   82a6a:	4798      	blx	r3
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
   82a6c:	68bb      	ldr	r3, [r7, #8]
   82a6e:	685a      	ldr	r2, [r3, #4]
   82a70:	4b09      	ldr	r3, [pc, #36]	; (82a98 <vPortFree+0x98>)
   82a72:	681b      	ldr	r3, [r3, #0]
   82a74:	441a      	add	r2, r3
   82a76:	4b08      	ldr	r3, [pc, #32]	; (82a98 <vPortFree+0x98>)
   82a78:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   82a7a:	68b8      	ldr	r0, [r7, #8]
   82a7c:	4b07      	ldr	r3, [pc, #28]	; (82a9c <vPortFree+0x9c>)
   82a7e:	4798      	blx	r3
				}
				( void ) xTaskResumeAll();
   82a80:	4b07      	ldr	r3, [pc, #28]	; (82aa0 <vPortFree+0xa0>)
   82a82:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
   82a84:	3710      	adds	r7, #16
   82a86:	46bd      	mov	sp, r7
   82a88:	bd80      	pop	{r7, pc}
   82a8a:	bf00      	nop
   82a8c:	2007a688 	.word	0x2007a688
   82a90:	00082765 	.word	0x00082765
   82a94:	000837d5 	.word	0x000837d5
   82a98:	2007a680 	.word	0x2007a680
   82a9c:	00082b69 	.word	0x00082b69
   82aa0:	000837f1 	.word	0x000837f1

00082aa4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   82aa4:	b480      	push	{r7}
   82aa6:	b085      	sub	sp, #20
   82aa8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
uint32_t ulAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
   82aaa:	f44f 4320 	mov.w	r3, #40960	; 0xa000
   82aae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	ulAddress = ( uint32_t ) ucHeap;
   82ab0:	4b27      	ldr	r3, [pc, #156]	; (82b50 <prvHeapInit+0xac>)
   82ab2:	60fb      	str	r3, [r7, #12]

	if( ( ulAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
   82ab4:	68fb      	ldr	r3, [r7, #12]
   82ab6:	f003 0307 	and.w	r3, r3, #7
   82aba:	2b00      	cmp	r3, #0
   82abc:	d00c      	beq.n	82ad8 <prvHeapInit+0x34>
	{
		ulAddress += ( portBYTE_ALIGNMENT - 1 );
   82abe:	68fb      	ldr	r3, [r7, #12]
   82ac0:	3307      	adds	r3, #7
   82ac2:	60fb      	str	r3, [r7, #12]
		ulAddress &= ~portBYTE_ALIGNMENT_MASK;
   82ac4:	68fb      	ldr	r3, [r7, #12]
   82ac6:	f023 0307 	bic.w	r3, r3, #7
   82aca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= ulAddress - ( uint32_t ) ucHeap;
   82acc:	68ba      	ldr	r2, [r7, #8]
   82ace:	68fb      	ldr	r3, [r7, #12]
   82ad0:	1ad2      	subs	r2, r2, r3
   82ad2:	4b1f      	ldr	r3, [pc, #124]	; (82b50 <prvHeapInit+0xac>)
   82ad4:	4413      	add	r3, r2
   82ad6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) ulAddress;
   82ad8:	68fb      	ldr	r3, [r7, #12]
   82ada:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   82adc:	4b1d      	ldr	r3, [pc, #116]	; (82b54 <prvHeapInit+0xb0>)
   82ade:	687a      	ldr	r2, [r7, #4]
   82ae0:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   82ae2:	4b1c      	ldr	r3, [pc, #112]	; (82b54 <prvHeapInit+0xb0>)
   82ae4:	2200      	movs	r2, #0
   82ae6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	ulAddress = ( ( uint32_t ) pucAlignedHeap ) + xTotalHeapSize;
   82ae8:	687a      	ldr	r2, [r7, #4]
   82aea:	68bb      	ldr	r3, [r7, #8]
   82aec:	4413      	add	r3, r2
   82aee:	60fb      	str	r3, [r7, #12]
	ulAddress -= xHeapStructSize;
   82af0:	2308      	movs	r3, #8
   82af2:	68fa      	ldr	r2, [r7, #12]
   82af4:	1ad3      	subs	r3, r2, r3
   82af6:	60fb      	str	r3, [r7, #12]
	ulAddress &= ~portBYTE_ALIGNMENT_MASK;
   82af8:	68fb      	ldr	r3, [r7, #12]
   82afa:	f023 0307 	bic.w	r3, r3, #7
   82afe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) ulAddress;
   82b00:	68fa      	ldr	r2, [r7, #12]
   82b02:	4b15      	ldr	r3, [pc, #84]	; (82b58 <prvHeapInit+0xb4>)
   82b04:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
   82b06:	4b14      	ldr	r3, [pc, #80]	; (82b58 <prvHeapInit+0xb4>)
   82b08:	681b      	ldr	r3, [r3, #0]
   82b0a:	2200      	movs	r2, #0
   82b0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
   82b0e:	4b12      	ldr	r3, [pc, #72]	; (82b58 <prvHeapInit+0xb4>)
   82b10:	681b      	ldr	r3, [r3, #0]
   82b12:	2200      	movs	r2, #0
   82b14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   82b16:	687b      	ldr	r3, [r7, #4]
   82b18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = ulAddress - ( uint32_t ) pxFirstFreeBlock;
   82b1a:	683b      	ldr	r3, [r7, #0]
   82b1c:	68fa      	ldr	r2, [r7, #12]
   82b1e:	1ad2      	subs	r2, r2, r3
   82b20:	683b      	ldr	r3, [r7, #0]
   82b22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   82b24:	4b0c      	ldr	r3, [pc, #48]	; (82b58 <prvHeapInit+0xb4>)
   82b26:	681a      	ldr	r2, [r3, #0]
   82b28:	683b      	ldr	r3, [r7, #0]
   82b2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
   82b2c:	683b      	ldr	r3, [r7, #0]
   82b2e:	685a      	ldr	r2, [r3, #4]
   82b30:	4b0a      	ldr	r3, [pc, #40]	; (82b5c <prvHeapInit+0xb8>)
   82b32:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
   82b34:	683b      	ldr	r3, [r7, #0]
   82b36:	685a      	ldr	r2, [r3, #4]
   82b38:	4b09      	ldr	r3, [pc, #36]	; (82b60 <prvHeapInit+0xbc>)
   82b3a:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
   82b3c:	4b09      	ldr	r3, [pc, #36]	; (82b64 <prvHeapInit+0xc0>)
   82b3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   82b42:	601a      	str	r2, [r3, #0]
}
   82b44:	3714      	adds	r7, #20
   82b46:	46bd      	mov	sp, r7
   82b48:	f85d 7b04 	ldr.w	r7, [sp], #4
   82b4c:	4770      	bx	lr
   82b4e:	bf00      	nop
   82b50:	20070674 	.word	0x20070674
   82b54:	2007a674 	.word	0x2007a674
   82b58:	2007a67c 	.word	0x2007a67c
   82b5c:	2007a684 	.word	0x2007a684
   82b60:	2007a680 	.word	0x2007a680
   82b64:	2007a688 	.word	0x2007a688

00082b68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
   82b68:	b480      	push	{r7}
   82b6a:	b085      	sub	sp, #20
   82b6c:	af00      	add	r7, sp, #0
   82b6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   82b70:	4b27      	ldr	r3, [pc, #156]	; (82c10 <prvInsertBlockIntoFreeList+0xa8>)
   82b72:	60fb      	str	r3, [r7, #12]
   82b74:	e002      	b.n	82b7c <prvInsertBlockIntoFreeList+0x14>
   82b76:	68fb      	ldr	r3, [r7, #12]
   82b78:	681b      	ldr	r3, [r3, #0]
   82b7a:	60fb      	str	r3, [r7, #12]
   82b7c:	68fb      	ldr	r3, [r7, #12]
   82b7e:	681a      	ldr	r2, [r3, #0]
   82b80:	687b      	ldr	r3, [r7, #4]
   82b82:	429a      	cmp	r2, r3
   82b84:	d3f7      	bcc.n	82b76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
   82b86:	68fb      	ldr	r3, [r7, #12]
   82b88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
   82b8a:	68fb      	ldr	r3, [r7, #12]
   82b8c:	685b      	ldr	r3, [r3, #4]
   82b8e:	68ba      	ldr	r2, [r7, #8]
   82b90:	441a      	add	r2, r3
   82b92:	687b      	ldr	r3, [r7, #4]
   82b94:	429a      	cmp	r2, r3
   82b96:	d108      	bne.n	82baa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   82b98:	68fb      	ldr	r3, [r7, #12]
   82b9a:	685a      	ldr	r2, [r3, #4]
   82b9c:	687b      	ldr	r3, [r7, #4]
   82b9e:	685b      	ldr	r3, [r3, #4]
   82ba0:	441a      	add	r2, r3
   82ba2:	68fb      	ldr	r3, [r7, #12]
   82ba4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
   82ba6:	68fb      	ldr	r3, [r7, #12]
   82ba8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
   82baa:	687b      	ldr	r3, [r7, #4]
   82bac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
   82bae:	687b      	ldr	r3, [r7, #4]
   82bb0:	685b      	ldr	r3, [r3, #4]
   82bb2:	68ba      	ldr	r2, [r7, #8]
   82bb4:	441a      	add	r2, r3
   82bb6:	68fb      	ldr	r3, [r7, #12]
   82bb8:	681b      	ldr	r3, [r3, #0]
   82bba:	429a      	cmp	r2, r3
   82bbc:	d118      	bne.n	82bf0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   82bbe:	68fb      	ldr	r3, [r7, #12]
   82bc0:	681a      	ldr	r2, [r3, #0]
   82bc2:	4b14      	ldr	r3, [pc, #80]	; (82c14 <prvInsertBlockIntoFreeList+0xac>)
   82bc4:	681b      	ldr	r3, [r3, #0]
   82bc6:	429a      	cmp	r2, r3
   82bc8:	d00d      	beq.n	82be6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   82bca:	687b      	ldr	r3, [r7, #4]
   82bcc:	685a      	ldr	r2, [r3, #4]
   82bce:	68fb      	ldr	r3, [r7, #12]
   82bd0:	681b      	ldr	r3, [r3, #0]
   82bd2:	685b      	ldr	r3, [r3, #4]
   82bd4:	441a      	add	r2, r3
   82bd6:	687b      	ldr	r3, [r7, #4]
   82bd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   82bda:	68fb      	ldr	r3, [r7, #12]
   82bdc:	681b      	ldr	r3, [r3, #0]
   82bde:	681a      	ldr	r2, [r3, #0]
   82be0:	687b      	ldr	r3, [r7, #4]
   82be2:	601a      	str	r2, [r3, #0]
   82be4:	e008      	b.n	82bf8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   82be6:	4b0b      	ldr	r3, [pc, #44]	; (82c14 <prvInsertBlockIntoFreeList+0xac>)
   82be8:	681a      	ldr	r2, [r3, #0]
   82bea:	687b      	ldr	r3, [r7, #4]
   82bec:	601a      	str	r2, [r3, #0]
   82bee:	e003      	b.n	82bf8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
   82bf0:	68fb      	ldr	r3, [r7, #12]
   82bf2:	681a      	ldr	r2, [r3, #0]
   82bf4:	687b      	ldr	r3, [r7, #4]
   82bf6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   82bf8:	68fa      	ldr	r2, [r7, #12]
   82bfa:	687b      	ldr	r3, [r7, #4]
   82bfc:	429a      	cmp	r2, r3
   82bfe:	d002      	beq.n	82c06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   82c00:	68fb      	ldr	r3, [r7, #12]
   82c02:	687a      	ldr	r2, [r7, #4]
   82c04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   82c06:	3714      	adds	r7, #20
   82c08:	46bd      	mov	sp, r7
   82c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
   82c0e:	4770      	bx	lr
   82c10:	2007a674 	.word	0x2007a674
   82c14:	2007a67c 	.word	0x2007a67c

00082c18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
   82c18:	b580      	push	{r7, lr}
   82c1a:	b084      	sub	sp, #16
   82c1c:	af00      	add	r7, sp, #0
   82c1e:	6078      	str	r0, [r7, #4]
   82c20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   82c22:	687b      	ldr	r3, [r7, #4]
   82c24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
   82c26:	68fb      	ldr	r3, [r7, #12]
   82c28:	2b00      	cmp	r3, #0
   82c2a:	d102      	bne.n	82c32 <xQueueGenericReset+0x1a>
   82c2c:	4b26      	ldr	r3, [pc, #152]	; (82cc8 <xQueueGenericReset+0xb0>)
   82c2e:	4798      	blx	r3
   82c30:	e7fe      	b.n	82c30 <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
   82c32:	4b26      	ldr	r3, [pc, #152]	; (82ccc <xQueueGenericReset+0xb4>)
   82c34:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   82c36:	68fb      	ldr	r3, [r7, #12]
   82c38:	681a      	ldr	r2, [r3, #0]
   82c3a:	68fb      	ldr	r3, [r7, #12]
   82c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82c3e:	68f9      	ldr	r1, [r7, #12]
   82c40:	6c09      	ldr	r1, [r1, #64]	; 0x40
   82c42:	fb01 f303 	mul.w	r3, r1, r3
   82c46:	441a      	add	r2, r3
   82c48:	68fb      	ldr	r3, [r7, #12]
   82c4a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
   82c4c:	68fb      	ldr	r3, [r7, #12]
   82c4e:	2200      	movs	r2, #0
   82c50:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   82c52:	68fb      	ldr	r3, [r7, #12]
   82c54:	681a      	ldr	r2, [r3, #0]
   82c56:	68fb      	ldr	r3, [r7, #12]
   82c58:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
   82c5a:	68fb      	ldr	r3, [r7, #12]
   82c5c:	681a      	ldr	r2, [r3, #0]
   82c5e:	68fb      	ldr	r3, [r7, #12]
   82c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82c62:	3b01      	subs	r3, #1
   82c64:	68f9      	ldr	r1, [r7, #12]
   82c66:	6c09      	ldr	r1, [r1, #64]	; 0x40
   82c68:	fb01 f303 	mul.w	r3, r1, r3
   82c6c:	441a      	add	r2, r3
   82c6e:	68fb      	ldr	r3, [r7, #12]
   82c70:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   82c72:	68fb      	ldr	r3, [r7, #12]
   82c74:	f04f 32ff 	mov.w	r2, #4294967295
   82c78:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   82c7a:	68fb      	ldr	r3, [r7, #12]
   82c7c:	f04f 32ff 	mov.w	r2, #4294967295
   82c80:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   82c82:	683b      	ldr	r3, [r7, #0]
   82c84:	2b00      	cmp	r3, #0
   82c86:	d10e      	bne.n	82ca6 <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   82c88:	68fb      	ldr	r3, [r7, #12]
   82c8a:	691b      	ldr	r3, [r3, #16]
   82c8c:	2b00      	cmp	r3, #0
   82c8e:	d014      	beq.n	82cba <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   82c90:	68fb      	ldr	r3, [r7, #12]
   82c92:	3310      	adds	r3, #16
   82c94:	4618      	mov	r0, r3
   82c96:	4b0e      	ldr	r3, [pc, #56]	; (82cd0 <xQueueGenericReset+0xb8>)
   82c98:	4798      	blx	r3
   82c9a:	4603      	mov	r3, r0
   82c9c:	2b01      	cmp	r3, #1
   82c9e:	d10c      	bne.n	82cba <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
   82ca0:	4b0c      	ldr	r3, [pc, #48]	; (82cd4 <xQueueGenericReset+0xbc>)
   82ca2:	4798      	blx	r3
   82ca4:	e009      	b.n	82cba <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   82ca6:	68fb      	ldr	r3, [r7, #12]
   82ca8:	3310      	adds	r3, #16
   82caa:	4618      	mov	r0, r3
   82cac:	4b0a      	ldr	r3, [pc, #40]	; (82cd8 <xQueueGenericReset+0xc0>)
   82cae:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   82cb0:	68fb      	ldr	r3, [r7, #12]
   82cb2:	3324      	adds	r3, #36	; 0x24
   82cb4:	4618      	mov	r0, r3
   82cb6:	4b08      	ldr	r3, [pc, #32]	; (82cd8 <xQueueGenericReset+0xc0>)
   82cb8:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
   82cba:	4b08      	ldr	r3, [pc, #32]	; (82cdc <xQueueGenericReset+0xc4>)
   82cbc:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
   82cbe:	2301      	movs	r3, #1
}
   82cc0:	4618      	mov	r0, r3
   82cc2:	3710      	adds	r7, #16
   82cc4:	46bd      	mov	sp, r7
   82cc6:	bd80      	pop	{r7, pc}
   82cc8:	00082765 	.word	0x00082765
   82ccc:	000826e9 	.word	0x000826e9
   82cd0:	00083cd9 	.word	0x00083cd9
   82cd4:	000826c9 	.word	0x000826c9
   82cd8:	000823dd 	.word	0x000823dd
   82cdc:	0008272d 	.word	0x0008272d

00082ce0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
   82ce0:	b580      	push	{r7, lr}
   82ce2:	b088      	sub	sp, #32
   82ce4:	af00      	add	r7, sp, #0
   82ce6:	60f8      	str	r0, [r7, #12]
   82ce8:	60b9      	str	r1, [r7, #8]
   82cea:	4613      	mov	r3, r2
   82cec:	71fb      	strb	r3, [r7, #7]
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
   82cee:	2300      	movs	r3, #0
   82cf0:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( UBaseType_t ) 0 )
   82cf2:	68fb      	ldr	r3, [r7, #12]
   82cf4:	2b00      	cmp	r3, #0
   82cf6:	d026      	beq.n	82d46 <xQueueGenericCreate+0x66>
	{
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
   82cf8:	204c      	movs	r0, #76	; 0x4c
   82cfa:	4b18      	ldr	r3, [pc, #96]	; (82d5c <xQueueGenericCreate+0x7c>)
   82cfc:	4798      	blx	r3
   82cfe:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
   82d00:	69bb      	ldr	r3, [r7, #24]
   82d02:	2b00      	cmp	r3, #0
   82d04:	d01f      	beq.n	82d46 <xQueueGenericCreate+0x66>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   82d06:	68fb      	ldr	r3, [r7, #12]
   82d08:	68ba      	ldr	r2, [r7, #8]
   82d0a:	fb02 f303 	mul.w	r3, r2, r3
   82d0e:	3301      	adds	r3, #1
   82d10:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( int8_t * ) pvPortMalloc( xQueueSizeInBytes );
   82d12:	6978      	ldr	r0, [r7, #20]
   82d14:	4b11      	ldr	r3, [pc, #68]	; (82d5c <xQueueGenericCreate+0x7c>)
   82d16:	4798      	blx	r3
   82d18:	4602      	mov	r2, r0
   82d1a:	69bb      	ldr	r3, [r7, #24]
   82d1c:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
   82d1e:	69bb      	ldr	r3, [r7, #24]
   82d20:	681b      	ldr	r3, [r3, #0]
   82d22:	2b00      	cmp	r3, #0
   82d24:	d00c      	beq.n	82d40 <xQueueGenericCreate+0x60>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   82d26:	69bb      	ldr	r3, [r7, #24]
   82d28:	68fa      	ldr	r2, [r7, #12]
   82d2a:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   82d2c:	69bb      	ldr	r3, [r7, #24]
   82d2e:	68ba      	ldr	r2, [r7, #8]
   82d30:	641a      	str	r2, [r3, #64]	; 0x40
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
   82d32:	69b8      	ldr	r0, [r7, #24]
   82d34:	2101      	movs	r1, #1
   82d36:	4b0a      	ldr	r3, [pc, #40]	; (82d60 <xQueueGenericCreate+0x80>)
   82d38:	4798      	blx	r3
					pxNewQueue->pxQueueSetContainer = NULL;
				}
				#endif /* configUSE_QUEUE_SETS */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
   82d3a:	69bb      	ldr	r3, [r7, #24]
   82d3c:	61fb      	str	r3, [r7, #28]
   82d3e:	e002      	b.n	82d46 <xQueueGenericCreate+0x66>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   82d40:	69b8      	ldr	r0, [r7, #24]
   82d42:	4b08      	ldr	r3, [pc, #32]	; (82d64 <xQueueGenericCreate+0x84>)
   82d44:	4798      	blx	r3
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   82d46:	69fb      	ldr	r3, [r7, #28]
   82d48:	2b00      	cmp	r3, #0
   82d4a:	d102      	bne.n	82d52 <xQueueGenericCreate+0x72>
   82d4c:	4b06      	ldr	r3, [pc, #24]	; (82d68 <xQueueGenericCreate+0x88>)
   82d4e:	4798      	blx	r3
   82d50:	e7fe      	b.n	82d50 <xQueueGenericCreate+0x70>

	return xReturn;
   82d52:	69fb      	ldr	r3, [r7, #28]
}
   82d54:	4618      	mov	r0, r3
   82d56:	3720      	adds	r7, #32
   82d58:	46bd      	mov	sp, r7
   82d5a:	bd80      	pop	{r7, pc}
   82d5c:	00082889 	.word	0x00082889
   82d60:	00082c19 	.word	0x00082c19
   82d64:	00082a01 	.word	0x00082a01
   82d68:	00082765 	.word	0x00082765

00082d6c <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
   82d6c:	b580      	push	{r7, lr}
   82d6e:	b08a      	sub	sp, #40	; 0x28
   82d70:	af00      	add	r7, sp, #0
   82d72:	60f8      	str	r0, [r7, #12]
   82d74:	60b9      	str	r1, [r7, #8]
   82d76:	607a      	str	r2, [r7, #4]
   82d78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
   82d7a:	2300      	movs	r3, #0
   82d7c:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   82d7e:	68fb      	ldr	r3, [r7, #12]
   82d80:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
   82d82:	6a3b      	ldr	r3, [r7, #32]
   82d84:	2b00      	cmp	r3, #0
   82d86:	d102      	bne.n	82d8e <xQueueGenericSend+0x22>
   82d88:	4b5b      	ldr	r3, [pc, #364]	; (82ef8 <xQueueGenericSend+0x18c>)
   82d8a:	4798      	blx	r3
   82d8c:	e7fe      	b.n	82d8c <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   82d8e:	68bb      	ldr	r3, [r7, #8]
   82d90:	2b00      	cmp	r3, #0
   82d92:	d103      	bne.n	82d9c <xQueueGenericSend+0x30>
   82d94:	6a3b      	ldr	r3, [r7, #32]
   82d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82d98:	2b00      	cmp	r3, #0
   82d9a:	d101      	bne.n	82da0 <xQueueGenericSend+0x34>
   82d9c:	2301      	movs	r3, #1
   82d9e:	e000      	b.n	82da2 <xQueueGenericSend+0x36>
   82da0:	2300      	movs	r3, #0
   82da2:	2b00      	cmp	r3, #0
   82da4:	d102      	bne.n	82dac <xQueueGenericSend+0x40>
   82da6:	4b54      	ldr	r3, [pc, #336]	; (82ef8 <xQueueGenericSend+0x18c>)
   82da8:	4798      	blx	r3
   82daa:	e7fe      	b.n	82daa <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   82dac:	683b      	ldr	r3, [r7, #0]
   82dae:	2b02      	cmp	r3, #2
   82db0:	d103      	bne.n	82dba <xQueueGenericSend+0x4e>
   82db2:	6a3b      	ldr	r3, [r7, #32]
   82db4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82db6:	2b01      	cmp	r3, #1
   82db8:	d101      	bne.n	82dbe <xQueueGenericSend+0x52>
   82dba:	2301      	movs	r3, #1
   82dbc:	e000      	b.n	82dc0 <xQueueGenericSend+0x54>
   82dbe:	2300      	movs	r3, #0
   82dc0:	2b00      	cmp	r3, #0
   82dc2:	d102      	bne.n	82dca <xQueueGenericSend+0x5e>
   82dc4:	4b4c      	ldr	r3, [pc, #304]	; (82ef8 <xQueueGenericSend+0x18c>)
   82dc6:	4798      	blx	r3
   82dc8:	e7fe      	b.n	82dc8 <xQueueGenericSend+0x5c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   82dca:	4b4c      	ldr	r3, [pc, #304]	; (82efc <xQueueGenericSend+0x190>)
   82dcc:	4798      	blx	r3
   82dce:	4603      	mov	r3, r0
   82dd0:	2b00      	cmp	r3, #0
   82dd2:	d102      	bne.n	82dda <xQueueGenericSend+0x6e>
   82dd4:	687b      	ldr	r3, [r7, #4]
   82dd6:	2b00      	cmp	r3, #0
   82dd8:	d101      	bne.n	82dde <xQueueGenericSend+0x72>
   82dda:	2301      	movs	r3, #1
   82ddc:	e000      	b.n	82de0 <xQueueGenericSend+0x74>
   82dde:	2300      	movs	r3, #0
   82de0:	2b00      	cmp	r3, #0
   82de2:	d102      	bne.n	82dea <xQueueGenericSend+0x7e>
   82de4:	4b44      	ldr	r3, [pc, #272]	; (82ef8 <xQueueGenericSend+0x18c>)
   82de6:	4798      	blx	r3
   82de8:	e7fe      	b.n	82de8 <xQueueGenericSend+0x7c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   82dea:	4b45      	ldr	r3, [pc, #276]	; (82f00 <xQueueGenericSend+0x194>)
   82dec:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   82dee:	6a3b      	ldr	r3, [r7, #32]
   82df0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   82df2:	6a3b      	ldr	r3, [r7, #32]
   82df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82df6:	429a      	cmp	r2, r3
   82df8:	d302      	bcc.n	82e00 <xQueueGenericSend+0x94>
   82dfa:	683b      	ldr	r3, [r7, #0]
   82dfc:	2b02      	cmp	r3, #2
   82dfe:	d11d      	bne.n	82e3c <xQueueGenericSend+0xd0>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   82e00:	6a38      	ldr	r0, [r7, #32]
   82e02:	68b9      	ldr	r1, [r7, #8]
   82e04:	683a      	ldr	r2, [r7, #0]
   82e06:	4b3f      	ldr	r3, [pc, #252]	; (82f04 <xQueueGenericSend+0x198>)
   82e08:	4798      	blx	r3
   82e0a:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82e0c:	6a3b      	ldr	r3, [r7, #32]
   82e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   82e10:	2b00      	cmp	r3, #0
   82e12:	d00a      	beq.n	82e2a <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   82e14:	6a3b      	ldr	r3, [r7, #32]
   82e16:	3324      	adds	r3, #36	; 0x24
   82e18:	4618      	mov	r0, r3
   82e1a:	4b3b      	ldr	r3, [pc, #236]	; (82f08 <xQueueGenericSend+0x19c>)
   82e1c:	4798      	blx	r3
   82e1e:	4603      	mov	r3, r0
   82e20:	2b01      	cmp	r3, #1
   82e22:	d107      	bne.n	82e34 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
   82e24:	4b39      	ldr	r3, [pc, #228]	; (82f0c <xQueueGenericSend+0x1a0>)
   82e26:	4798      	blx	r3
   82e28:	e004      	b.n	82e34 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
   82e2a:	69fb      	ldr	r3, [r7, #28]
   82e2c:	2b00      	cmp	r3, #0
   82e2e:	d001      	beq.n	82e34 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
   82e30:	4b36      	ldr	r3, [pc, #216]	; (82f0c <xQueueGenericSend+0x1a0>)
   82e32:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
   82e34:	4b36      	ldr	r3, [pc, #216]	; (82f10 <xQueueGenericSend+0x1a4>)
   82e36:	4798      	blx	r3
				return pdPASS;
   82e38:	2301      	movs	r3, #1
   82e3a:	e059      	b.n	82ef0 <xQueueGenericSend+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   82e3c:	687b      	ldr	r3, [r7, #4]
   82e3e:	2b00      	cmp	r3, #0
   82e40:	d103      	bne.n	82e4a <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   82e42:	4b33      	ldr	r3, [pc, #204]	; (82f10 <xQueueGenericSend+0x1a4>)
   82e44:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   82e46:	2300      	movs	r3, #0
   82e48:	e052      	b.n	82ef0 <xQueueGenericSend+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
   82e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82e4c:	2b00      	cmp	r3, #0
   82e4e:	d106      	bne.n	82e5e <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   82e50:	f107 0314 	add.w	r3, r7, #20
   82e54:	4618      	mov	r0, r3
   82e56:	4b2f      	ldr	r3, [pc, #188]	; (82f14 <xQueueGenericSend+0x1a8>)
   82e58:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   82e5a:	2301      	movs	r3, #1
   82e5c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   82e5e:	4b2c      	ldr	r3, [pc, #176]	; (82f10 <xQueueGenericSend+0x1a4>)
   82e60:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   82e62:	4b2d      	ldr	r3, [pc, #180]	; (82f18 <xQueueGenericSend+0x1ac>)
   82e64:	4798      	blx	r3
		prvLockQueue( pxQueue );
   82e66:	4b26      	ldr	r3, [pc, #152]	; (82f00 <xQueueGenericSend+0x194>)
   82e68:	4798      	blx	r3
   82e6a:	6a3b      	ldr	r3, [r7, #32]
   82e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   82e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
   82e72:	d102      	bne.n	82e7a <xQueueGenericSend+0x10e>
   82e74:	6a3b      	ldr	r3, [r7, #32]
   82e76:	2200      	movs	r2, #0
   82e78:	645a      	str	r2, [r3, #68]	; 0x44
   82e7a:	6a3b      	ldr	r3, [r7, #32]
   82e7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   82e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
   82e82:	d102      	bne.n	82e8a <xQueueGenericSend+0x11e>
   82e84:	6a3b      	ldr	r3, [r7, #32]
   82e86:	2200      	movs	r2, #0
   82e88:	649a      	str	r2, [r3, #72]	; 0x48
   82e8a:	4b21      	ldr	r3, [pc, #132]	; (82f10 <xQueueGenericSend+0x1a4>)
   82e8c:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   82e8e:	f107 0214 	add.w	r2, r7, #20
   82e92:	1d3b      	adds	r3, r7, #4
   82e94:	4610      	mov	r0, r2
   82e96:	4619      	mov	r1, r3
   82e98:	4b20      	ldr	r3, [pc, #128]	; (82f1c <xQueueGenericSend+0x1b0>)
   82e9a:	4798      	blx	r3
   82e9c:	4603      	mov	r3, r0
   82e9e:	2b00      	cmp	r3, #0
   82ea0:	d11e      	bne.n	82ee0 <xQueueGenericSend+0x174>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   82ea2:	6a38      	ldr	r0, [r7, #32]
   82ea4:	4b1e      	ldr	r3, [pc, #120]	; (82f20 <xQueueGenericSend+0x1b4>)
   82ea6:	4798      	blx	r3
   82ea8:	4603      	mov	r3, r0
   82eaa:	2b00      	cmp	r3, #0
   82eac:	d012      	beq.n	82ed4 <xQueueGenericSend+0x168>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   82eae:	6a3b      	ldr	r3, [r7, #32]
   82eb0:	f103 0210 	add.w	r2, r3, #16
   82eb4:	687b      	ldr	r3, [r7, #4]
   82eb6:	4610      	mov	r0, r2
   82eb8:	4619      	mov	r1, r3
   82eba:	4b1a      	ldr	r3, [pc, #104]	; (82f24 <xQueueGenericSend+0x1b8>)
   82ebc:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   82ebe:	6a38      	ldr	r0, [r7, #32]
   82ec0:	4b19      	ldr	r3, [pc, #100]	; (82f28 <xQueueGenericSend+0x1bc>)
   82ec2:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   82ec4:	4b19      	ldr	r3, [pc, #100]	; (82f2c <xQueueGenericSend+0x1c0>)
   82ec6:	4798      	blx	r3
   82ec8:	4603      	mov	r3, r0
   82eca:	2b00      	cmp	r3, #0
   82ecc:	d10f      	bne.n	82eee <xQueueGenericSend+0x182>
				{
					portYIELD_WITHIN_API();
   82ece:	4b0f      	ldr	r3, [pc, #60]	; (82f0c <xQueueGenericSend+0x1a0>)
   82ed0:	4798      	blx	r3
   82ed2:	e00c      	b.n	82eee <xQueueGenericSend+0x182>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   82ed4:	6a38      	ldr	r0, [r7, #32]
   82ed6:	4b14      	ldr	r3, [pc, #80]	; (82f28 <xQueueGenericSend+0x1bc>)
   82ed8:	4798      	blx	r3
				( void ) xTaskResumeAll();
   82eda:	4b14      	ldr	r3, [pc, #80]	; (82f2c <xQueueGenericSend+0x1c0>)
   82edc:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
   82ede:	e784      	b.n	82dea <xQueueGenericSend+0x7e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   82ee0:	6a38      	ldr	r0, [r7, #32]
   82ee2:	4b11      	ldr	r3, [pc, #68]	; (82f28 <xQueueGenericSend+0x1bc>)
   82ee4:	4798      	blx	r3
			( void ) xTaskResumeAll();
   82ee6:	4b11      	ldr	r3, [pc, #68]	; (82f2c <xQueueGenericSend+0x1c0>)
   82ee8:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   82eea:	2300      	movs	r3, #0
   82eec:	e000      	b.n	82ef0 <xQueueGenericSend+0x184>
		}
	}
   82eee:	e77c      	b.n	82dea <xQueueGenericSend+0x7e>
}
   82ef0:	4618      	mov	r0, r3
   82ef2:	3728      	adds	r7, #40	; 0x28
   82ef4:	46bd      	mov	sp, r7
   82ef6:	bd80      	pop	{r7, pc}
   82ef8:	00082765 	.word	0x00082765
   82efc:	000841b1 	.word	0x000841b1
   82f00:	000826e9 	.word	0x000826e9
   82f04:	00083229 	.word	0x00083229
   82f08:	00083cd9 	.word	0x00083cd9
   82f0c:	000826c9 	.word	0x000826c9
   82f10:	0008272d 	.word	0x0008272d
   82f14:	00083d99 	.word	0x00083d99
   82f18:	000837d5 	.word	0x000837d5
   82f1c:	00083dd1 	.word	0x00083dd1
   82f20:	00083439 	.word	0x00083439
   82f24:	00083bb9 	.word	0x00083bb9
   82f28:	0008335d 	.word	0x0008335d
   82f2c:	000837f1 	.word	0x000837f1

00082f30 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
   82f30:	b580      	push	{r7, lr}
   82f32:	b088      	sub	sp, #32
   82f34:	af00      	add	r7, sp, #0
   82f36:	60f8      	str	r0, [r7, #12]
   82f38:	60b9      	str	r1, [r7, #8]
   82f3a:	607a      	str	r2, [r7, #4]
   82f3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   82f3e:	68fb      	ldr	r3, [r7, #12]
   82f40:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   82f42:	69bb      	ldr	r3, [r7, #24]
   82f44:	2b00      	cmp	r3, #0
   82f46:	d102      	bne.n	82f4e <xQueueGenericSendFromISR+0x1e>
   82f48:	4b33      	ldr	r3, [pc, #204]	; (83018 <xQueueGenericSendFromISR+0xe8>)
   82f4a:	4798      	blx	r3
   82f4c:	e7fe      	b.n	82f4c <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   82f4e:	68bb      	ldr	r3, [r7, #8]
   82f50:	2b00      	cmp	r3, #0
   82f52:	d103      	bne.n	82f5c <xQueueGenericSendFromISR+0x2c>
   82f54:	69bb      	ldr	r3, [r7, #24]
   82f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82f58:	2b00      	cmp	r3, #0
   82f5a:	d101      	bne.n	82f60 <xQueueGenericSendFromISR+0x30>
   82f5c:	2301      	movs	r3, #1
   82f5e:	e000      	b.n	82f62 <xQueueGenericSendFromISR+0x32>
   82f60:	2300      	movs	r3, #0
   82f62:	2b00      	cmp	r3, #0
   82f64:	d102      	bne.n	82f6c <xQueueGenericSendFromISR+0x3c>
   82f66:	4b2c      	ldr	r3, [pc, #176]	; (83018 <xQueueGenericSendFromISR+0xe8>)
   82f68:	4798      	blx	r3
   82f6a:	e7fe      	b.n	82f6a <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   82f6c:	683b      	ldr	r3, [r7, #0]
   82f6e:	2b02      	cmp	r3, #2
   82f70:	d103      	bne.n	82f7a <xQueueGenericSendFromISR+0x4a>
   82f72:	69bb      	ldr	r3, [r7, #24]
   82f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82f76:	2b01      	cmp	r3, #1
   82f78:	d101      	bne.n	82f7e <xQueueGenericSendFromISR+0x4e>
   82f7a:	2301      	movs	r3, #1
   82f7c:	e000      	b.n	82f80 <xQueueGenericSendFromISR+0x50>
   82f7e:	2300      	movs	r3, #0
   82f80:	2b00      	cmp	r3, #0
   82f82:	d102      	bne.n	82f8a <xQueueGenericSendFromISR+0x5a>
   82f84:	4b24      	ldr	r3, [pc, #144]	; (83018 <xQueueGenericSendFromISR+0xe8>)
   82f86:	4798      	blx	r3
   82f88:	e7fe      	b.n	82f88 <xQueueGenericSendFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   82f8a:	4b24      	ldr	r3, [pc, #144]	; (8301c <xQueueGenericSendFromISR+0xec>)
   82f8c:	4798      	blx	r3
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   82f8e:	4b22      	ldr	r3, [pc, #136]	; (83018 <xQueueGenericSendFromISR+0xe8>)
   82f90:	4798      	blx	r3
   82f92:	6178      	str	r0, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   82f94:	69bb      	ldr	r3, [r7, #24]
   82f96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   82f98:	69bb      	ldr	r3, [r7, #24]
   82f9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82f9c:	429a      	cmp	r2, r3
   82f9e:	d302      	bcc.n	82fa6 <xQueueGenericSendFromISR+0x76>
   82fa0:	683b      	ldr	r3, [r7, #0]
   82fa2:	2b02      	cmp	r3, #2
   82fa4:	d12d      	bne.n	83002 <xQueueGenericSendFromISR+0xd2>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			if( prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition ) != pdFALSE )
   82fa6:	69b8      	ldr	r0, [r7, #24]
   82fa8:	68b9      	ldr	r1, [r7, #8]
   82faa:	683a      	ldr	r2, [r7, #0]
   82fac:	4b1c      	ldr	r3, [pc, #112]	; (83020 <xQueueGenericSendFromISR+0xf0>)
   82fae:	4798      	blx	r3
   82fb0:	4603      	mov	r3, r0
   82fb2:	2b00      	cmp	r3, #0
   82fb4:	d005      	beq.n	82fc2 <xQueueGenericSendFromISR+0x92>
			{
				/* This is a special case that can only be executed if a task
				holds multiple mutexes and then gives the mutexes back in an
				order that is different to that in which they were taken. */
				if( pxHigherPriorityTaskWoken != NULL )
   82fb6:	687b      	ldr	r3, [r7, #4]
   82fb8:	2b00      	cmp	r3, #0
   82fba:	d002      	beq.n	82fc2 <xQueueGenericSendFromISR+0x92>
				{
					*pxHigherPriorityTaskWoken = pdTRUE;
   82fbc:	687b      	ldr	r3, [r7, #4]
   82fbe:	2201      	movs	r2, #1
   82fc0:	601a      	str	r2, [r3, #0]
				}
			}

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   82fc2:	69bb      	ldr	r3, [r7, #24]
   82fc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   82fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
   82fca:	d112      	bne.n	82ff2 <xQueueGenericSendFromISR+0xc2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82fcc:	69bb      	ldr	r3, [r7, #24]
   82fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   82fd0:	2b00      	cmp	r3, #0
   82fd2:	d013      	beq.n	82ffc <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   82fd4:	69bb      	ldr	r3, [r7, #24]
   82fd6:	3324      	adds	r3, #36	; 0x24
   82fd8:	4618      	mov	r0, r3
   82fda:	4b12      	ldr	r3, [pc, #72]	; (83024 <xQueueGenericSendFromISR+0xf4>)
   82fdc:	4798      	blx	r3
   82fde:	4603      	mov	r3, r0
   82fe0:	2b00      	cmp	r3, #0
   82fe2:	d00b      	beq.n	82ffc <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
   82fe4:	687b      	ldr	r3, [r7, #4]
   82fe6:	2b00      	cmp	r3, #0
   82fe8:	d008      	beq.n	82ffc <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
   82fea:	687b      	ldr	r3, [r7, #4]
   82fec:	2201      	movs	r2, #1
   82fee:	601a      	str	r2, [r3, #0]
   82ff0:	e004      	b.n	82ffc <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   82ff2:	69bb      	ldr	r3, [r7, #24]
   82ff4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   82ff6:	1c5a      	adds	r2, r3, #1
   82ff8:	69bb      	ldr	r3, [r7, #24]
   82ffa:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
   82ffc:	2301      	movs	r3, #1
   82ffe:	61fb      	str	r3, [r7, #28]
   83000:	e001      	b.n	83006 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   83002:	2300      	movs	r3, #0
   83004:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   83006:	6978      	ldr	r0, [r7, #20]
   83008:	4b07      	ldr	r3, [pc, #28]	; (83028 <xQueueGenericSendFromISR+0xf8>)
   8300a:	4798      	blx	r3

	return xReturn;
   8300c:	69fb      	ldr	r3, [r7, #28]
}
   8300e:	4618      	mov	r0, r3
   83010:	3720      	adds	r7, #32
   83012:	46bd      	mov	sp, r7
   83014:	bd80      	pop	{r7, pc}
   83016:	bf00      	nop
   83018:	00082765 	.word	0x00082765
   8301c:	0008282d 	.word	0x0008282d
   83020:	00083229 	.word	0x00083229
   83024:	00083cd9 	.word	0x00083cd9
   83028:	00082779 	.word	0x00082779

0008302c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
   8302c:	b580      	push	{r7, lr}
   8302e:	b08a      	sub	sp, #40	; 0x28
   83030:	af00      	add	r7, sp, #0
   83032:	60f8      	str	r0, [r7, #12]
   83034:	60b9      	str	r1, [r7, #8]
   83036:	607a      	str	r2, [r7, #4]
   83038:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
   8303a:	2300      	movs	r3, #0
   8303c:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   8303e:	68fb      	ldr	r3, [r7, #12]
   83040:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
   83042:	6a3b      	ldr	r3, [r7, #32]
   83044:	2b00      	cmp	r3, #0
   83046:	d102      	bne.n	8304e <xQueueGenericReceive+0x22>
   83048:	4b67      	ldr	r3, [pc, #412]	; (831e8 <xQueueGenericReceive+0x1bc>)
   8304a:	4798      	blx	r3
   8304c:	e7fe      	b.n	8304c <xQueueGenericReceive+0x20>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   8304e:	68bb      	ldr	r3, [r7, #8]
   83050:	2b00      	cmp	r3, #0
   83052:	d103      	bne.n	8305c <xQueueGenericReceive+0x30>
   83054:	6a3b      	ldr	r3, [r7, #32]
   83056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83058:	2b00      	cmp	r3, #0
   8305a:	d101      	bne.n	83060 <xQueueGenericReceive+0x34>
   8305c:	2301      	movs	r3, #1
   8305e:	e000      	b.n	83062 <xQueueGenericReceive+0x36>
   83060:	2300      	movs	r3, #0
   83062:	2b00      	cmp	r3, #0
   83064:	d102      	bne.n	8306c <xQueueGenericReceive+0x40>
   83066:	4b60      	ldr	r3, [pc, #384]	; (831e8 <xQueueGenericReceive+0x1bc>)
   83068:	4798      	blx	r3
   8306a:	e7fe      	b.n	8306a <xQueueGenericReceive+0x3e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   8306c:	4b5f      	ldr	r3, [pc, #380]	; (831ec <xQueueGenericReceive+0x1c0>)
   8306e:	4798      	blx	r3
   83070:	4603      	mov	r3, r0
   83072:	2b00      	cmp	r3, #0
   83074:	d102      	bne.n	8307c <xQueueGenericReceive+0x50>
   83076:	687b      	ldr	r3, [r7, #4]
   83078:	2b00      	cmp	r3, #0
   8307a:	d101      	bne.n	83080 <xQueueGenericReceive+0x54>
   8307c:	2301      	movs	r3, #1
   8307e:	e000      	b.n	83082 <xQueueGenericReceive+0x56>
   83080:	2300      	movs	r3, #0
   83082:	2b00      	cmp	r3, #0
   83084:	d102      	bne.n	8308c <xQueueGenericReceive+0x60>
   83086:	4b58      	ldr	r3, [pc, #352]	; (831e8 <xQueueGenericReceive+0x1bc>)
   83088:	4798      	blx	r3
   8308a:	e7fe      	b.n	8308a <xQueueGenericReceive+0x5e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   8308c:	4b58      	ldr	r3, [pc, #352]	; (831f0 <xQueueGenericReceive+0x1c4>)
   8308e:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   83090:	6a3b      	ldr	r3, [r7, #32]
   83092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   83094:	2b00      	cmp	r3, #0
   83096:	d03b      	beq.n	83110 <xQueueGenericReceive+0xe4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
   83098:	6a3b      	ldr	r3, [r7, #32]
   8309a:	68db      	ldr	r3, [r3, #12]
   8309c:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   8309e:	6a38      	ldr	r0, [r7, #32]
   830a0:	68b9      	ldr	r1, [r7, #8]
   830a2:	4b54      	ldr	r3, [pc, #336]	; (831f4 <xQueueGenericReceive+0x1c8>)
   830a4:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   830a6:	683b      	ldr	r3, [r7, #0]
   830a8:	2b00      	cmp	r3, #0
   830aa:	d11c      	bne.n	830e6 <xQueueGenericReceive+0xba>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
   830ac:	6a3b      	ldr	r3, [r7, #32]
   830ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   830b0:	1e5a      	subs	r2, r3, #1
   830b2:	6a3b      	ldr	r3, [r7, #32]
   830b4:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   830b6:	6a3b      	ldr	r3, [r7, #32]
   830b8:	681b      	ldr	r3, [r3, #0]
   830ba:	2b00      	cmp	r3, #0
   830bc:	d104      	bne.n	830c8 <xQueueGenericReceive+0x9c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
   830be:	4b4e      	ldr	r3, [pc, #312]	; (831f8 <xQueueGenericReceive+0x1cc>)
   830c0:	4798      	blx	r3
   830c2:	4602      	mov	r2, r0
   830c4:	6a3b      	ldr	r3, [r7, #32]
   830c6:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   830c8:	6a3b      	ldr	r3, [r7, #32]
   830ca:	691b      	ldr	r3, [r3, #16]
   830cc:	2b00      	cmp	r3, #0
   830ce:	d01b      	beq.n	83108 <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   830d0:	6a3b      	ldr	r3, [r7, #32]
   830d2:	3310      	adds	r3, #16
   830d4:	4618      	mov	r0, r3
   830d6:	4b49      	ldr	r3, [pc, #292]	; (831fc <xQueueGenericReceive+0x1d0>)
   830d8:	4798      	blx	r3
   830da:	4603      	mov	r3, r0
   830dc:	2b01      	cmp	r3, #1
   830de:	d113      	bne.n	83108 <xQueueGenericReceive+0xdc>
						{
							queueYIELD_IF_USING_PREEMPTION();
   830e0:	4b47      	ldr	r3, [pc, #284]	; (83200 <xQueueGenericReceive+0x1d4>)
   830e2:	4798      	blx	r3
   830e4:	e010      	b.n	83108 <xQueueGenericReceive+0xdc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
   830e6:	6a3b      	ldr	r3, [r7, #32]
   830e8:	69fa      	ldr	r2, [r7, #28]
   830ea:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   830ec:	6a3b      	ldr	r3, [r7, #32]
   830ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   830f0:	2b00      	cmp	r3, #0
   830f2:	d009      	beq.n	83108 <xQueueGenericReceive+0xdc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   830f4:	6a3b      	ldr	r3, [r7, #32]
   830f6:	3324      	adds	r3, #36	; 0x24
   830f8:	4618      	mov	r0, r3
   830fa:	4b40      	ldr	r3, [pc, #256]	; (831fc <xQueueGenericReceive+0x1d0>)
   830fc:	4798      	blx	r3
   830fe:	4603      	mov	r3, r0
   83100:	2b00      	cmp	r3, #0
   83102:	d001      	beq.n	83108 <xQueueGenericReceive+0xdc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
   83104:	4b3e      	ldr	r3, [pc, #248]	; (83200 <xQueueGenericReceive+0x1d4>)
   83106:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
   83108:	4b3e      	ldr	r3, [pc, #248]	; (83204 <xQueueGenericReceive+0x1d8>)
   8310a:	4798      	blx	r3
				return pdPASS;
   8310c:	2301      	movs	r3, #1
   8310e:	e066      	b.n	831de <xQueueGenericReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   83110:	687b      	ldr	r3, [r7, #4]
   83112:	2b00      	cmp	r3, #0
   83114:	d103      	bne.n	8311e <xQueueGenericReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   83116:	4b3b      	ldr	r3, [pc, #236]	; (83204 <xQueueGenericReceive+0x1d8>)
   83118:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   8311a:	2300      	movs	r3, #0
   8311c:	e05f      	b.n	831de <xQueueGenericReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
   8311e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83120:	2b00      	cmp	r3, #0
   83122:	d106      	bne.n	83132 <xQueueGenericReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   83124:	f107 0314 	add.w	r3, r7, #20
   83128:	4618      	mov	r0, r3
   8312a:	4b37      	ldr	r3, [pc, #220]	; (83208 <xQueueGenericReceive+0x1dc>)
   8312c:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   8312e:	2301      	movs	r3, #1
   83130:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   83132:	4b34      	ldr	r3, [pc, #208]	; (83204 <xQueueGenericReceive+0x1d8>)
   83134:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   83136:	4b35      	ldr	r3, [pc, #212]	; (8320c <xQueueGenericReceive+0x1e0>)
   83138:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8313a:	4b2d      	ldr	r3, [pc, #180]	; (831f0 <xQueueGenericReceive+0x1c4>)
   8313c:	4798      	blx	r3
   8313e:	6a3b      	ldr	r3, [r7, #32]
   83140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   83142:	f1b3 3fff 	cmp.w	r3, #4294967295
   83146:	d102      	bne.n	8314e <xQueueGenericReceive+0x122>
   83148:	6a3b      	ldr	r3, [r7, #32]
   8314a:	2200      	movs	r2, #0
   8314c:	645a      	str	r2, [r3, #68]	; 0x44
   8314e:	6a3b      	ldr	r3, [r7, #32]
   83150:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   83152:	f1b3 3fff 	cmp.w	r3, #4294967295
   83156:	d102      	bne.n	8315e <xQueueGenericReceive+0x132>
   83158:	6a3b      	ldr	r3, [r7, #32]
   8315a:	2200      	movs	r2, #0
   8315c:	649a      	str	r2, [r3, #72]	; 0x48
   8315e:	4b29      	ldr	r3, [pc, #164]	; (83204 <xQueueGenericReceive+0x1d8>)
   83160:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   83162:	f107 0214 	add.w	r2, r7, #20
   83166:	1d3b      	adds	r3, r7, #4
   83168:	4610      	mov	r0, r2
   8316a:	4619      	mov	r1, r3
   8316c:	4b28      	ldr	r3, [pc, #160]	; (83210 <xQueueGenericReceive+0x1e4>)
   8316e:	4798      	blx	r3
   83170:	4603      	mov	r3, r0
   83172:	2b00      	cmp	r3, #0
   83174:	d12b      	bne.n	831ce <xQueueGenericReceive+0x1a2>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   83176:	6a38      	ldr	r0, [r7, #32]
   83178:	4b26      	ldr	r3, [pc, #152]	; (83214 <xQueueGenericReceive+0x1e8>)
   8317a:	4798      	blx	r3
   8317c:	4603      	mov	r3, r0
   8317e:	2b00      	cmp	r3, #0
   83180:	d01f      	beq.n	831c2 <xQueueGenericReceive+0x196>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   83182:	6a3b      	ldr	r3, [r7, #32]
   83184:	681b      	ldr	r3, [r3, #0]
   83186:	2b00      	cmp	r3, #0
   83188:	d108      	bne.n	8319c <xQueueGenericReceive+0x170>
					{
						taskENTER_CRITICAL();
   8318a:	4b19      	ldr	r3, [pc, #100]	; (831f0 <xQueueGenericReceive+0x1c4>)
   8318c:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   8318e:	6a3b      	ldr	r3, [r7, #32]
   83190:	685b      	ldr	r3, [r3, #4]
   83192:	4618      	mov	r0, r3
   83194:	4b20      	ldr	r3, [pc, #128]	; (83218 <xQueueGenericReceive+0x1ec>)
   83196:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
   83198:	4b1a      	ldr	r3, [pc, #104]	; (83204 <xQueueGenericReceive+0x1d8>)
   8319a:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   8319c:	6a3b      	ldr	r3, [r7, #32]
   8319e:	f103 0224 	add.w	r2, r3, #36	; 0x24
   831a2:	687b      	ldr	r3, [r7, #4]
   831a4:	4610      	mov	r0, r2
   831a6:	4619      	mov	r1, r3
   831a8:	4b1c      	ldr	r3, [pc, #112]	; (8321c <xQueueGenericReceive+0x1f0>)
   831aa:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   831ac:	6a38      	ldr	r0, [r7, #32]
   831ae:	4b1c      	ldr	r3, [pc, #112]	; (83220 <xQueueGenericReceive+0x1f4>)
   831b0:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   831b2:	4b1c      	ldr	r3, [pc, #112]	; (83224 <xQueueGenericReceive+0x1f8>)
   831b4:	4798      	blx	r3
   831b6:	4603      	mov	r3, r0
   831b8:	2b00      	cmp	r3, #0
   831ba:	d10f      	bne.n	831dc <xQueueGenericReceive+0x1b0>
				{
					portYIELD_WITHIN_API();
   831bc:	4b10      	ldr	r3, [pc, #64]	; (83200 <xQueueGenericReceive+0x1d4>)
   831be:	4798      	blx	r3
   831c0:	e00c      	b.n	831dc <xQueueGenericReceive+0x1b0>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   831c2:	6a38      	ldr	r0, [r7, #32]
   831c4:	4b16      	ldr	r3, [pc, #88]	; (83220 <xQueueGenericReceive+0x1f4>)
   831c6:	4798      	blx	r3
				( void ) xTaskResumeAll();
   831c8:	4b16      	ldr	r3, [pc, #88]	; (83224 <xQueueGenericReceive+0x1f8>)
   831ca:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
   831cc:	e75e      	b.n	8308c <xQueueGenericReceive+0x60>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   831ce:	6a38      	ldr	r0, [r7, #32]
   831d0:	4b13      	ldr	r3, [pc, #76]	; (83220 <xQueueGenericReceive+0x1f4>)
   831d2:	4798      	blx	r3
			( void ) xTaskResumeAll();
   831d4:	4b13      	ldr	r3, [pc, #76]	; (83224 <xQueueGenericReceive+0x1f8>)
   831d6:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   831d8:	2300      	movs	r3, #0
   831da:	e000      	b.n	831de <xQueueGenericReceive+0x1b2>
		}
	}
   831dc:	e756      	b.n	8308c <xQueueGenericReceive+0x60>
}
   831de:	4618      	mov	r0, r3
   831e0:	3728      	adds	r7, #40	; 0x28
   831e2:	46bd      	mov	sp, r7
   831e4:	bd80      	pop	{r7, pc}
   831e6:	bf00      	nop
   831e8:	00082765 	.word	0x00082765
   831ec:	000841b1 	.word	0x000841b1
   831f0:	000826e9 	.word	0x000826e9
   831f4:	0008330d 	.word	0x0008330d
   831f8:	000843c5 	.word	0x000843c5
   831fc:	00083cd9 	.word	0x00083cd9
   83200:	000826c9 	.word	0x000826c9
   83204:	0008272d 	.word	0x0008272d
   83208:	00083d99 	.word	0x00083d99
   8320c:	000837d5 	.word	0x000837d5
   83210:	00083dd1 	.word	0x00083dd1
   83214:	00083405 	.word	0x00083405
   83218:	000841ed 	.word	0x000841ed
   8321c:	00083bb9 	.word	0x00083bb9
   83220:	0008335d 	.word	0x0008335d
   83224:	000837f1 	.word	0x000837f1

00083228 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   83228:	b580      	push	{r7, lr}
   8322a:	b086      	sub	sp, #24
   8322c:	af00      	add	r7, sp, #0
   8322e:	60f8      	str	r0, [r7, #12]
   83230:	60b9      	str	r1, [r7, #8]
   83232:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   83234:	2300      	movs	r3, #0
   83236:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   83238:	68fb      	ldr	r3, [r7, #12]
   8323a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8323c:	2b00      	cmp	r3, #0
   8323e:	d10d      	bne.n	8325c <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   83240:	68fb      	ldr	r3, [r7, #12]
   83242:	681b      	ldr	r3, [r3, #0]
   83244:	2b00      	cmp	r3, #0
   83246:	d152      	bne.n	832ee <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   83248:	68fb      	ldr	r3, [r7, #12]
   8324a:	685b      	ldr	r3, [r3, #4]
   8324c:	4618      	mov	r0, r3
   8324e:	4b2d      	ldr	r3, [pc, #180]	; (83304 <prvCopyDataToQueue+0xdc>)
   83250:	4798      	blx	r3
   83252:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
   83254:	68fb      	ldr	r3, [r7, #12]
   83256:	2200      	movs	r2, #0
   83258:	605a      	str	r2, [r3, #4]
   8325a:	e048      	b.n	832ee <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   8325c:	687b      	ldr	r3, [r7, #4]
   8325e:	2b00      	cmp	r3, #0
   83260:	d11a      	bne.n	83298 <prvCopyDataToQueue+0x70>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
   83262:	68fb      	ldr	r3, [r7, #12]
   83264:	689a      	ldr	r2, [r3, #8]
   83266:	68fb      	ldr	r3, [r7, #12]
   83268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8326a:	4610      	mov	r0, r2
   8326c:	68b9      	ldr	r1, [r7, #8]
   8326e:	461a      	mov	r2, r3
   83270:	4b25      	ldr	r3, [pc, #148]	; (83308 <prvCopyDataToQueue+0xe0>)
   83272:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   83274:	68fb      	ldr	r3, [r7, #12]
   83276:	689a      	ldr	r2, [r3, #8]
   83278:	68fb      	ldr	r3, [r7, #12]
   8327a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8327c:	441a      	add	r2, r3
   8327e:	68fb      	ldr	r3, [r7, #12]
   83280:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   83282:	68fb      	ldr	r3, [r7, #12]
   83284:	689a      	ldr	r2, [r3, #8]
   83286:	68fb      	ldr	r3, [r7, #12]
   83288:	685b      	ldr	r3, [r3, #4]
   8328a:	429a      	cmp	r2, r3
   8328c:	d32f      	bcc.n	832ee <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   8328e:	68fb      	ldr	r3, [r7, #12]
   83290:	681a      	ldr	r2, [r3, #0]
   83292:	68fb      	ldr	r3, [r7, #12]
   83294:	609a      	str	r2, [r3, #8]
   83296:	e02a      	b.n	832ee <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   83298:	68fb      	ldr	r3, [r7, #12]
   8329a:	68da      	ldr	r2, [r3, #12]
   8329c:	68fb      	ldr	r3, [r7, #12]
   8329e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   832a0:	4610      	mov	r0, r2
   832a2:	68b9      	ldr	r1, [r7, #8]
   832a4:	461a      	mov	r2, r3
   832a6:	4b18      	ldr	r3, [pc, #96]	; (83308 <prvCopyDataToQueue+0xe0>)
   832a8:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
   832aa:	68fb      	ldr	r3, [r7, #12]
   832ac:	68da      	ldr	r2, [r3, #12]
   832ae:	68fb      	ldr	r3, [r7, #12]
   832b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   832b2:	425b      	negs	r3, r3
   832b4:	441a      	add	r2, r3
   832b6:	68fb      	ldr	r3, [r7, #12]
   832b8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   832ba:	68fb      	ldr	r3, [r7, #12]
   832bc:	68da      	ldr	r2, [r3, #12]
   832be:	68fb      	ldr	r3, [r7, #12]
   832c0:	681b      	ldr	r3, [r3, #0]
   832c2:	429a      	cmp	r2, r3
   832c4:	d207      	bcs.n	832d6 <prvCopyDataToQueue+0xae>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   832c6:	68fb      	ldr	r3, [r7, #12]
   832c8:	685a      	ldr	r2, [r3, #4]
   832ca:	68fb      	ldr	r3, [r7, #12]
   832cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   832ce:	425b      	negs	r3, r3
   832d0:	441a      	add	r2, r3
   832d2:	68fb      	ldr	r3, [r7, #12]
   832d4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   832d6:	687b      	ldr	r3, [r7, #4]
   832d8:	2b02      	cmp	r3, #2
   832da:	d108      	bne.n	832ee <prvCopyDataToQueue+0xc6>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   832dc:	68fb      	ldr	r3, [r7, #12]
   832de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   832e0:	2b00      	cmp	r3, #0
   832e2:	d004      	beq.n	832ee <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
   832e4:	68fb      	ldr	r3, [r7, #12]
   832e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   832e8:	1e5a      	subs	r2, r3, #1
   832ea:	68fb      	ldr	r3, [r7, #12]
   832ec:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
   832ee:	68fb      	ldr	r3, [r7, #12]
   832f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   832f2:	1c5a      	adds	r2, r3, #1
   832f4:	68fb      	ldr	r3, [r7, #12]
   832f6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   832f8:	697b      	ldr	r3, [r7, #20]
}
   832fa:	4618      	mov	r0, r3
   832fc:	3718      	adds	r7, #24
   832fe:	46bd      	mov	sp, r7
   83300:	bd80      	pop	{r7, pc}
   83302:	bf00      	nop
   83304:	000842e1 	.word	0x000842e1
   83308:	0008538d 	.word	0x0008538d

0008330c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   8330c:	b580      	push	{r7, lr}
   8330e:	b082      	sub	sp, #8
   83310:	af00      	add	r7, sp, #0
   83312:	6078      	str	r0, [r7, #4]
   83314:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   83316:	687b      	ldr	r3, [r7, #4]
   83318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8331a:	2b00      	cmp	r3, #0
   8331c:	d019      	beq.n	83352 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
   8331e:	687b      	ldr	r3, [r7, #4]
   83320:	68da      	ldr	r2, [r3, #12]
   83322:	687b      	ldr	r3, [r7, #4]
   83324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83326:	441a      	add	r2, r3
   83328:	687b      	ldr	r3, [r7, #4]
   8332a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   8332c:	687b      	ldr	r3, [r7, #4]
   8332e:	68da      	ldr	r2, [r3, #12]
   83330:	687b      	ldr	r3, [r7, #4]
   83332:	685b      	ldr	r3, [r3, #4]
   83334:	429a      	cmp	r2, r3
   83336:	d303      	bcc.n	83340 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
   83338:	687b      	ldr	r3, [r7, #4]
   8333a:	681a      	ldr	r2, [r3, #0]
   8333c:	687b      	ldr	r3, [r7, #4]
   8333e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
   83340:	687b      	ldr	r3, [r7, #4]
   83342:	68da      	ldr	r2, [r3, #12]
   83344:	687b      	ldr	r3, [r7, #4]
   83346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83348:	6838      	ldr	r0, [r7, #0]
   8334a:	4611      	mov	r1, r2
   8334c:	461a      	mov	r2, r3
   8334e:	4b02      	ldr	r3, [pc, #8]	; (83358 <prvCopyDataFromQueue+0x4c>)
   83350:	4798      	blx	r3
	}
}
   83352:	3708      	adds	r7, #8
   83354:	46bd      	mov	sp, r7
   83356:	bd80      	pop	{r7, pc}
   83358:	0008538d 	.word	0x0008538d

0008335c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   8335c:	b580      	push	{r7, lr}
   8335e:	b082      	sub	sp, #8
   83360:	af00      	add	r7, sp, #0
   83362:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   83364:	4b23      	ldr	r3, [pc, #140]	; (833f4 <prvUnlockQueue+0x98>)
   83366:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   83368:	e014      	b.n	83394 <prvUnlockQueue+0x38>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   8336a:	687b      	ldr	r3, [r7, #4]
   8336c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   8336e:	2b00      	cmp	r3, #0
   83370:	d00a      	beq.n	83388 <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   83372:	687b      	ldr	r3, [r7, #4]
   83374:	3324      	adds	r3, #36	; 0x24
   83376:	4618      	mov	r0, r3
   83378:	4b1f      	ldr	r3, [pc, #124]	; (833f8 <prvUnlockQueue+0x9c>)
   8337a:	4798      	blx	r3
   8337c:	4603      	mov	r3, r0
   8337e:	2b00      	cmp	r3, #0
   83380:	d003      	beq.n	8338a <prvUnlockQueue+0x2e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
   83382:	4b1e      	ldr	r3, [pc, #120]	; (833fc <prvUnlockQueue+0xa0>)
   83384:	4798      	blx	r3
   83386:	e000      	b.n	8338a <prvUnlockQueue+0x2e>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   83388:	e008      	b.n	8339c <prvUnlockQueue+0x40>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
   8338a:	687b      	ldr	r3, [r7, #4]
   8338c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   8338e:	1e5a      	subs	r2, r3, #1
   83390:	687b      	ldr	r3, [r7, #4]
   83392:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   83394:	687b      	ldr	r3, [r7, #4]
   83396:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   83398:	2b00      	cmp	r3, #0
   8339a:	dce6      	bgt.n	8336a <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
   8339c:	687b      	ldr	r3, [r7, #4]
   8339e:	f04f 32ff 	mov.w	r2, #4294967295
   833a2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   833a4:	4b16      	ldr	r3, [pc, #88]	; (83400 <prvUnlockQueue+0xa4>)
   833a6:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   833a8:	4b12      	ldr	r3, [pc, #72]	; (833f4 <prvUnlockQueue+0x98>)
   833aa:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   833ac:	e014      	b.n	833d8 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   833ae:	687b      	ldr	r3, [r7, #4]
   833b0:	691b      	ldr	r3, [r3, #16]
   833b2:	2b00      	cmp	r3, #0
   833b4:	d00f      	beq.n	833d6 <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   833b6:	687b      	ldr	r3, [r7, #4]
   833b8:	3310      	adds	r3, #16
   833ba:	4618      	mov	r0, r3
   833bc:	4b0e      	ldr	r3, [pc, #56]	; (833f8 <prvUnlockQueue+0x9c>)
   833be:	4798      	blx	r3
   833c0:	4603      	mov	r3, r0
   833c2:	2b00      	cmp	r3, #0
   833c4:	d001      	beq.n	833ca <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
   833c6:	4b0d      	ldr	r3, [pc, #52]	; (833fc <prvUnlockQueue+0xa0>)
   833c8:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
   833ca:	687b      	ldr	r3, [r7, #4]
   833cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   833ce:	1e5a      	subs	r2, r3, #1
   833d0:	687b      	ldr	r3, [r7, #4]
   833d2:	645a      	str	r2, [r3, #68]	; 0x44
   833d4:	e000      	b.n	833d8 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
   833d6:	e003      	b.n	833e0 <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   833d8:	687b      	ldr	r3, [r7, #4]
   833da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   833dc:	2b00      	cmp	r3, #0
   833de:	dce6      	bgt.n	833ae <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   833e0:	687b      	ldr	r3, [r7, #4]
   833e2:	f04f 32ff 	mov.w	r2, #4294967295
   833e6:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   833e8:	4b05      	ldr	r3, [pc, #20]	; (83400 <prvUnlockQueue+0xa4>)
   833ea:	4798      	blx	r3
}
   833ec:	3708      	adds	r7, #8
   833ee:	46bd      	mov	sp, r7
   833f0:	bd80      	pop	{r7, pc}
   833f2:	bf00      	nop
   833f4:	000826e9 	.word	0x000826e9
   833f8:	00083cd9 	.word	0x00083cd9
   833fc:	00083e81 	.word	0x00083e81
   83400:	0008272d 	.word	0x0008272d

00083404 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   83404:	b580      	push	{r7, lr}
   83406:	b084      	sub	sp, #16
   83408:	af00      	add	r7, sp, #0
   8340a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   8340c:	4b08      	ldr	r3, [pc, #32]	; (83430 <prvIsQueueEmpty+0x2c>)
   8340e:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   83410:	687b      	ldr	r3, [r7, #4]
   83412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   83414:	2b00      	cmp	r3, #0
   83416:	d102      	bne.n	8341e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
   83418:	2301      	movs	r3, #1
   8341a:	60fb      	str	r3, [r7, #12]
   8341c:	e001      	b.n	83422 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
   8341e:	2300      	movs	r3, #0
   83420:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   83422:	4b04      	ldr	r3, [pc, #16]	; (83434 <prvIsQueueEmpty+0x30>)
   83424:	4798      	blx	r3

	return xReturn;
   83426:	68fb      	ldr	r3, [r7, #12]
}
   83428:	4618      	mov	r0, r3
   8342a:	3710      	adds	r7, #16
   8342c:	46bd      	mov	sp, r7
   8342e:	bd80      	pop	{r7, pc}
   83430:	000826e9 	.word	0x000826e9
   83434:	0008272d 	.word	0x0008272d

00083438 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   83438:	b580      	push	{r7, lr}
   8343a:	b084      	sub	sp, #16
   8343c:	af00      	add	r7, sp, #0
   8343e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   83440:	4b09      	ldr	r3, [pc, #36]	; (83468 <prvIsQueueFull+0x30>)
   83442:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   83444:	687b      	ldr	r3, [r7, #4]
   83446:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   83448:	687b      	ldr	r3, [r7, #4]
   8344a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   8344c:	429a      	cmp	r2, r3
   8344e:	d102      	bne.n	83456 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
   83450:	2301      	movs	r3, #1
   83452:	60fb      	str	r3, [r7, #12]
   83454:	e001      	b.n	8345a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   83456:	2300      	movs	r3, #0
   83458:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   8345a:	4b04      	ldr	r3, [pc, #16]	; (8346c <prvIsQueueFull+0x34>)
   8345c:	4798      	blx	r3

	return xReturn;
   8345e:	68fb      	ldr	r3, [r7, #12]
}
   83460:	4618      	mov	r0, r3
   83462:	3710      	adds	r7, #16
   83464:	46bd      	mov	sp, r7
   83466:	bd80      	pop	{r7, pc}
   83468:	000826e9 	.word	0x000826e9
   8346c:	0008272d 	.word	0x0008272d

00083470 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
   83470:	b580      	push	{r7, lr}
   83472:	b084      	sub	sp, #16
   83474:	af00      	add	r7, sp, #0
   83476:	6078      	str	r0, [r7, #4]
   83478:	6039      	str	r1, [r7, #0]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   8347a:	687b      	ldr	r3, [r7, #4]
   8347c:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   8347e:	4b12      	ldr	r3, [pc, #72]	; (834c8 <vQueueWaitForMessageRestricted+0x58>)
   83480:	4798      	blx	r3
   83482:	68fb      	ldr	r3, [r7, #12]
   83484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   83486:	f1b3 3fff 	cmp.w	r3, #4294967295
   8348a:	d102      	bne.n	83492 <vQueueWaitForMessageRestricted+0x22>
   8348c:	68fb      	ldr	r3, [r7, #12]
   8348e:	2200      	movs	r2, #0
   83490:	645a      	str	r2, [r3, #68]	; 0x44
   83492:	68fb      	ldr	r3, [r7, #12]
   83494:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   83496:	f1b3 3fff 	cmp.w	r3, #4294967295
   8349a:	d102      	bne.n	834a2 <vQueueWaitForMessageRestricted+0x32>
   8349c:	68fb      	ldr	r3, [r7, #12]
   8349e:	2200      	movs	r2, #0
   834a0:	649a      	str	r2, [r3, #72]	; 0x48
   834a2:	4b0a      	ldr	r3, [pc, #40]	; (834cc <vQueueWaitForMessageRestricted+0x5c>)
   834a4:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   834a6:	68fb      	ldr	r3, [r7, #12]
   834a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   834aa:	2b00      	cmp	r3, #0
   834ac:	d105      	bne.n	834ba <vQueueWaitForMessageRestricted+0x4a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   834ae:	68fb      	ldr	r3, [r7, #12]
   834b0:	3324      	adds	r3, #36	; 0x24
   834b2:	4618      	mov	r0, r3
   834b4:	6839      	ldr	r1, [r7, #0]
   834b6:	4b06      	ldr	r3, [pc, #24]	; (834d0 <vQueueWaitForMessageRestricted+0x60>)
   834b8:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   834ba:	68f8      	ldr	r0, [r7, #12]
   834bc:	4b05      	ldr	r3, [pc, #20]	; (834d4 <vQueueWaitForMessageRestricted+0x64>)
   834be:	4798      	blx	r3
	}
   834c0:	3710      	adds	r7, #16
   834c2:	46bd      	mov	sp, r7
   834c4:	bd80      	pop	{r7, pc}
   834c6:	bf00      	nop
   834c8:	000826e9 	.word	0x000826e9
   834cc:	0008272d 	.word	0x0008272d
   834d0:	00083c59 	.word	0x00083c59
   834d4:	0008335d 	.word	0x0008335d

000834d8 <xTaskGenericCreate>:
static void prvResetNextTaskUnblockTime( void );

/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   834d8:	b590      	push	{r4, r7, lr}
   834da:	b08b      	sub	sp, #44	; 0x2c
   834dc:	af02      	add	r7, sp, #8
   834de:	60f8      	str	r0, [r7, #12]
   834e0:	60b9      	str	r1, [r7, #8]
   834e2:	603b      	str	r3, [r7, #0]
   834e4:	4613      	mov	r3, r2
   834e6:	80fb      	strh	r3, [r7, #6]
BaseType_t xReturn;
TCB_t * pxNewTCB;

	configASSERT( pxTaskCode );
   834e8:	68fb      	ldr	r3, [r7, #12]
   834ea:	2b00      	cmp	r3, #0
   834ec:	d102      	bne.n	834f4 <xTaskGenericCreate+0x1c>
   834ee:	4b4b      	ldr	r3, [pc, #300]	; (8361c <xTaskGenericCreate+0x144>)
   834f0:	4798      	blx	r3
   834f2:	e7fe      	b.n	834f2 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   834f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   834f6:	2b04      	cmp	r3, #4
   834f8:	d902      	bls.n	83500 <xTaskGenericCreate+0x28>
   834fa:	4b48      	ldr	r3, [pc, #288]	; (8361c <xTaskGenericCreate+0x144>)
   834fc:	4798      	blx	r3
   834fe:	e7fe      	b.n	834fe <xTaskGenericCreate+0x26>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
   83500:	88fb      	ldrh	r3, [r7, #6]
   83502:	4618      	mov	r0, r3
   83504:	6bb9      	ldr	r1, [r7, #56]	; 0x38
   83506:	4b46      	ldr	r3, [pc, #280]	; (83620 <xTaskGenericCreate+0x148>)
   83508:	4798      	blx	r3
   8350a:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
   8350c:	69bb      	ldr	r3, [r7, #24]
   8350e:	2b00      	cmp	r3, #0
   83510:	d06d      	beq.n	835ee <xTaskGenericCreate+0x116>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
   83512:	69bb      	ldr	r3, [r7, #24]
   83514:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   83516:	88fb      	ldrh	r3, [r7, #6]
   83518:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   8351c:	3b01      	subs	r3, #1
   8351e:	009b      	lsls	r3, r3, #2
   83520:	4413      	add	r3, r2
   83522:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
   83524:	697b      	ldr	r3, [r7, #20]
   83526:	f023 0307 	bic.w	r3, r3, #7
   8352a:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   8352c:	697b      	ldr	r3, [r7, #20]
   8352e:	f003 0307 	and.w	r3, r3, #7
   83532:	2b00      	cmp	r3, #0
   83534:	d002      	beq.n	8353c <xTaskGenericCreate+0x64>
   83536:	4b39      	ldr	r3, [pc, #228]	; (8361c <xTaskGenericCreate+0x144>)
   83538:	4798      	blx	r3
   8353a:	e7fe      	b.n	8353a <xTaskGenericCreate+0x62>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
   8353c:	88fb      	ldrh	r3, [r7, #6]
   8353e:	9300      	str	r3, [sp, #0]
   83540:	69b8      	ldr	r0, [r7, #24]
   83542:	68b9      	ldr	r1, [r7, #8]
   83544:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   83546:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   83548:	4c36      	ldr	r4, [pc, #216]	; (83624 <xTaskGenericCreate+0x14c>)
   8354a:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   8354c:	6978      	ldr	r0, [r7, #20]
   8354e:	68f9      	ldr	r1, [r7, #12]
   83550:	683a      	ldr	r2, [r7, #0]
   83552:	4b35      	ldr	r3, [pc, #212]	; (83628 <xTaskGenericCreate+0x150>)
   83554:	4798      	blx	r3
   83556:	4602      	mov	r2, r0
   83558:	69bb      	ldr	r3, [r7, #24]
   8355a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
   8355c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   8355e:	2b00      	cmp	r3, #0
   83560:	d002      	beq.n	83568 <xTaskGenericCreate+0x90>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   83562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   83564:	69ba      	ldr	r2, [r7, #24]
   83566:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
   83568:	4b30      	ldr	r3, [pc, #192]	; (8362c <xTaskGenericCreate+0x154>)
   8356a:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   8356c:	4b30      	ldr	r3, [pc, #192]	; (83630 <xTaskGenericCreate+0x158>)
   8356e:	681b      	ldr	r3, [r3, #0]
   83570:	1c5a      	adds	r2, r3, #1
   83572:	4b2f      	ldr	r3, [pc, #188]	; (83630 <xTaskGenericCreate+0x158>)
   83574:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   83576:	4b2f      	ldr	r3, [pc, #188]	; (83634 <xTaskGenericCreate+0x15c>)
   83578:	681b      	ldr	r3, [r3, #0]
   8357a:	2b00      	cmp	r3, #0
   8357c:	d109      	bne.n	83592 <xTaskGenericCreate+0xba>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   8357e:	4b2d      	ldr	r3, [pc, #180]	; (83634 <xTaskGenericCreate+0x15c>)
   83580:	69ba      	ldr	r2, [r7, #24]
   83582:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   83584:	4b2a      	ldr	r3, [pc, #168]	; (83630 <xTaskGenericCreate+0x158>)
   83586:	681b      	ldr	r3, [r3, #0]
   83588:	2b01      	cmp	r3, #1
   8358a:	d10f      	bne.n	835ac <xTaskGenericCreate+0xd4>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
   8358c:	4b2a      	ldr	r3, [pc, #168]	; (83638 <xTaskGenericCreate+0x160>)
   8358e:	4798      	blx	r3
   83590:	e00c      	b.n	835ac <xTaskGenericCreate+0xd4>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   83592:	4b2a      	ldr	r3, [pc, #168]	; (8363c <xTaskGenericCreate+0x164>)
   83594:	681b      	ldr	r3, [r3, #0]
   83596:	2b00      	cmp	r3, #0
   83598:	d108      	bne.n	835ac <xTaskGenericCreate+0xd4>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   8359a:	4b26      	ldr	r3, [pc, #152]	; (83634 <xTaskGenericCreate+0x15c>)
   8359c:	681b      	ldr	r3, [r3, #0]
   8359e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   835a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   835a2:	429a      	cmp	r2, r3
   835a4:	d802      	bhi.n	835ac <xTaskGenericCreate+0xd4>
					{
						pxCurrentTCB = pxNewTCB;
   835a6:	4b23      	ldr	r3, [pc, #140]	; (83634 <xTaskGenericCreate+0x15c>)
   835a8:	69ba      	ldr	r2, [r7, #24]
   835aa:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
   835ac:	4b24      	ldr	r3, [pc, #144]	; (83640 <xTaskGenericCreate+0x168>)
   835ae:	681b      	ldr	r3, [r3, #0]
   835b0:	1c5a      	adds	r2, r3, #1
   835b2:	4b23      	ldr	r3, [pc, #140]	; (83640 <xTaskGenericCreate+0x168>)
   835b4:	601a      	str	r2, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
   835b6:	69bb      	ldr	r3, [r7, #24]
   835b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   835ba:	2201      	movs	r2, #1
   835bc:	409a      	lsls	r2, r3
   835be:	4b21      	ldr	r3, [pc, #132]	; (83644 <xTaskGenericCreate+0x16c>)
   835c0:	681b      	ldr	r3, [r3, #0]
   835c2:	431a      	orrs	r2, r3
   835c4:	4b1f      	ldr	r3, [pc, #124]	; (83644 <xTaskGenericCreate+0x16c>)
   835c6:	601a      	str	r2, [r3, #0]
   835c8:	69bb      	ldr	r3, [r7, #24]
   835ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   835cc:	4613      	mov	r3, r2
   835ce:	009b      	lsls	r3, r3, #2
   835d0:	4413      	add	r3, r2
   835d2:	009b      	lsls	r3, r3, #2
   835d4:	4a1c      	ldr	r2, [pc, #112]	; (83648 <xTaskGenericCreate+0x170>)
   835d6:	441a      	add	r2, r3
   835d8:	69bb      	ldr	r3, [r7, #24]
   835da:	3304      	adds	r3, #4
   835dc:	4610      	mov	r0, r2
   835de:	4619      	mov	r1, r3
   835e0:	4b1a      	ldr	r3, [pc, #104]	; (8364c <xTaskGenericCreate+0x174>)
   835e2:	4798      	blx	r3

			xReturn = pdPASS;
   835e4:	2301      	movs	r3, #1
   835e6:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   835e8:	4b19      	ldr	r3, [pc, #100]	; (83650 <xTaskGenericCreate+0x178>)
   835ea:	4798      	blx	r3
   835ec:	e002      	b.n	835f4 <xTaskGenericCreate+0x11c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   835ee:	f04f 33ff 	mov.w	r3, #4294967295
   835f2:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
   835f4:	69fb      	ldr	r3, [r7, #28]
   835f6:	2b01      	cmp	r3, #1
   835f8:	d10b      	bne.n	83612 <xTaskGenericCreate+0x13a>
	{
		if( xSchedulerRunning != pdFALSE )
   835fa:	4b10      	ldr	r3, [pc, #64]	; (8363c <xTaskGenericCreate+0x164>)
   835fc:	681b      	ldr	r3, [r3, #0]
   835fe:	2b00      	cmp	r3, #0
   83600:	d007      	beq.n	83612 <xTaskGenericCreate+0x13a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   83602:	4b0c      	ldr	r3, [pc, #48]	; (83634 <xTaskGenericCreate+0x15c>)
   83604:	681b      	ldr	r3, [r3, #0]
   83606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   8360a:	429a      	cmp	r2, r3
   8360c:	d201      	bcs.n	83612 <xTaskGenericCreate+0x13a>
			{
				taskYIELD_IF_USING_PREEMPTION();
   8360e:	4b11      	ldr	r3, [pc, #68]	; (83654 <xTaskGenericCreate+0x17c>)
   83610:	4798      	blx	r3
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
   83612:	69fb      	ldr	r3, [r7, #28]
}
   83614:	4618      	mov	r0, r3
   83616:	3724      	adds	r7, #36	; 0x24
   83618:	46bd      	mov	sp, r7
   8361a:	bd90      	pop	{r4, r7, pc}
   8361c:	00082765 	.word	0x00082765
   83620:	000840d5 	.word	0x000840d5
   83624:	00083ec1 	.word	0x00083ec1
   83628:	00082541 	.word	0x00082541
   8362c:	000826e9 	.word	0x000826e9
   83630:	2007a764 	.word	0x2007a764
   83634:	2007a68c 	.word	0x2007a68c
   83638:	00083f59 	.word	0x00083f59
   8363c:	2007a770 	.word	0x2007a770
   83640:	2007a780 	.word	0x2007a780
   83644:	2007a76c 	.word	0x2007a76c
   83648:	2007a690 	.word	0x2007a690
   8364c:	00082435 	.word	0x00082435
   83650:	0008272d 	.word	0x0008272d
   83654:	000826c9 	.word	0x000826c9

00083658 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
   83658:	b580      	push	{r7, lr}
   8365a:	b086      	sub	sp, #24
   8365c:	af00      	add	r7, sp, #0
   8365e:	6078      	str	r0, [r7, #4]
   83660:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
   83662:	2300      	movs	r3, #0
   83664:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
   83666:	687b      	ldr	r3, [r7, #4]
   83668:	2b00      	cmp	r3, #0
   8366a:	d102      	bne.n	83672 <vTaskDelayUntil+0x1a>
   8366c:	4b2f      	ldr	r3, [pc, #188]	; (8372c <vTaskDelayUntil+0xd4>)
   8366e:	4798      	blx	r3
   83670:	e7fe      	b.n	83670 <vTaskDelayUntil+0x18>
		configASSERT( ( xTimeIncrement > 0U ) );
   83672:	683b      	ldr	r3, [r7, #0]
   83674:	2b00      	cmp	r3, #0
   83676:	d102      	bne.n	8367e <vTaskDelayUntil+0x26>
   83678:	4b2c      	ldr	r3, [pc, #176]	; (8372c <vTaskDelayUntil+0xd4>)
   8367a:	4798      	blx	r3
   8367c:	e7fe      	b.n	8367c <vTaskDelayUntil+0x24>
		configASSERT( uxSchedulerSuspended == 0 );
   8367e:	4b2c      	ldr	r3, [pc, #176]	; (83730 <vTaskDelayUntil+0xd8>)
   83680:	681b      	ldr	r3, [r3, #0]
   83682:	2b00      	cmp	r3, #0
   83684:	d002      	beq.n	8368c <vTaskDelayUntil+0x34>
   83686:	4b29      	ldr	r3, [pc, #164]	; (8372c <vTaskDelayUntil+0xd4>)
   83688:	4798      	blx	r3
   8368a:	e7fe      	b.n	8368a <vTaskDelayUntil+0x32>

		vTaskSuspendAll();
   8368c:	4b29      	ldr	r3, [pc, #164]	; (83734 <vTaskDelayUntil+0xdc>)
   8368e:	4798      	blx	r3
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   83690:	4b29      	ldr	r3, [pc, #164]	; (83738 <vTaskDelayUntil+0xe0>)
   83692:	681b      	ldr	r3, [r3, #0]
   83694:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   83696:	687b      	ldr	r3, [r7, #4]
   83698:	681a      	ldr	r2, [r3, #0]
   8369a:	683b      	ldr	r3, [r7, #0]
   8369c:	4413      	add	r3, r2
   8369e:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
   836a0:	687b      	ldr	r3, [r7, #4]
   836a2:	681a      	ldr	r2, [r3, #0]
   836a4:	693b      	ldr	r3, [r7, #16]
   836a6:	429a      	cmp	r2, r3
   836a8:	d90b      	bls.n	836c2 <vTaskDelayUntil+0x6a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
   836aa:	687b      	ldr	r3, [r7, #4]
   836ac:	681a      	ldr	r2, [r3, #0]
   836ae:	68fb      	ldr	r3, [r7, #12]
   836b0:	429a      	cmp	r2, r3
   836b2:	d911      	bls.n	836d8 <vTaskDelayUntil+0x80>
   836b4:	68fa      	ldr	r2, [r7, #12]
   836b6:	693b      	ldr	r3, [r7, #16]
   836b8:	429a      	cmp	r2, r3
   836ba:	d90d      	bls.n	836d8 <vTaskDelayUntil+0x80>
				{
					xShouldDelay = pdTRUE;
   836bc:	2301      	movs	r3, #1
   836be:	617b      	str	r3, [r7, #20]
   836c0:	e00a      	b.n	836d8 <vTaskDelayUntil+0x80>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
   836c2:	687b      	ldr	r3, [r7, #4]
   836c4:	681a      	ldr	r2, [r3, #0]
   836c6:	68fb      	ldr	r3, [r7, #12]
   836c8:	429a      	cmp	r2, r3
   836ca:	d803      	bhi.n	836d4 <vTaskDelayUntil+0x7c>
   836cc:	68fa      	ldr	r2, [r7, #12]
   836ce:	693b      	ldr	r3, [r7, #16]
   836d0:	429a      	cmp	r2, r3
   836d2:	d901      	bls.n	836d8 <vTaskDelayUntil+0x80>
				{
					xShouldDelay = pdTRUE;
   836d4:	2301      	movs	r3, #1
   836d6:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   836d8:	687b      	ldr	r3, [r7, #4]
   836da:	68fa      	ldr	r2, [r7, #12]
   836dc:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
   836de:	697b      	ldr	r3, [r7, #20]
   836e0:	2b00      	cmp	r3, #0
   836e2:	d017      	beq.n	83714 <vTaskDelayUntil+0xbc>
			{
				traceTASK_DELAY_UNTIL();

				/* Remove the task from the ready list before adding it to the
				blocked list as the same list item is used for both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   836e4:	4b15      	ldr	r3, [pc, #84]	; (8373c <vTaskDelayUntil+0xe4>)
   836e6:	681b      	ldr	r3, [r3, #0]
   836e8:	3304      	adds	r3, #4
   836ea:	4618      	mov	r0, r3
   836ec:	4b14      	ldr	r3, [pc, #80]	; (83740 <vTaskDelayUntil+0xe8>)
   836ee:	4798      	blx	r3
   836f0:	4603      	mov	r3, r0
   836f2:	2b00      	cmp	r3, #0
   836f4:	d10b      	bne.n	8370e <vTaskDelayUntil+0xb6>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   836f6:	4b11      	ldr	r3, [pc, #68]	; (8373c <vTaskDelayUntil+0xe4>)
   836f8:	681b      	ldr	r3, [r3, #0]
   836fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   836fc:	2201      	movs	r2, #1
   836fe:	fa02 f303 	lsl.w	r3, r2, r3
   83702:	43da      	mvns	r2, r3
   83704:	4b0f      	ldr	r3, [pc, #60]	; (83744 <vTaskDelayUntil+0xec>)
   83706:	681b      	ldr	r3, [r3, #0]
   83708:	401a      	ands	r2, r3
   8370a:	4b0e      	ldr	r3, [pc, #56]	; (83744 <vTaskDelayUntil+0xec>)
   8370c:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   8370e:	68f8      	ldr	r0, [r7, #12]
   83710:	4b0d      	ldr	r3, [pc, #52]	; (83748 <vTaskDelayUntil+0xf0>)
   83712:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   83714:	4b0d      	ldr	r3, [pc, #52]	; (8374c <vTaskDelayUntil+0xf4>)
   83716:	4798      	blx	r3
   83718:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   8371a:	68bb      	ldr	r3, [r7, #8]
   8371c:	2b00      	cmp	r3, #0
   8371e:	d101      	bne.n	83724 <vTaskDelayUntil+0xcc>
		{
			portYIELD_WITHIN_API();
   83720:	4b0b      	ldr	r3, [pc, #44]	; (83750 <vTaskDelayUntil+0xf8>)
   83722:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   83724:	3718      	adds	r7, #24
   83726:	46bd      	mov	sp, r7
   83728:	bd80      	pop	{r7, pc}
   8372a:	bf00      	nop
   8372c:	00082765 	.word	0x00082765
   83730:	2007a784 	.word	0x2007a784
   83734:	000837d5 	.word	0x000837d5
   83738:	2007a768 	.word	0x2007a768
   8373c:	2007a68c 	.word	0x2007a68c
   83740:	000824ed 	.word	0x000824ed
   83744:	2007a76c 	.word	0x2007a76c
   83748:	00084065 	.word	0x00084065
   8374c:	000837f1 	.word	0x000837f1
   83750:	000826c9 	.word	0x000826c9

00083754 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   83754:	b590      	push	{r4, r7, lr}
   83756:	b087      	sub	sp, #28
   83758:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
   8375a:	2300      	movs	r3, #0
   8375c:	9300      	str	r3, [sp, #0]
   8375e:	2300      	movs	r3, #0
   83760:	9301      	str	r3, [sp, #4]
   83762:	2300      	movs	r3, #0
   83764:	9302      	str	r3, [sp, #8]
   83766:	2300      	movs	r3, #0
   83768:	9303      	str	r3, [sp, #12]
   8376a:	4812      	ldr	r0, [pc, #72]	; (837b4 <vTaskStartScheduler+0x60>)
   8376c:	4912      	ldr	r1, [pc, #72]	; (837b8 <vTaskStartScheduler+0x64>)
   8376e:	2282      	movs	r2, #130	; 0x82
   83770:	2300      	movs	r3, #0
   83772:	4c12      	ldr	r4, [pc, #72]	; (837bc <vTaskStartScheduler+0x68>)
   83774:	47a0      	blx	r4
   83776:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   83778:	687b      	ldr	r3, [r7, #4]
   8377a:	2b01      	cmp	r3, #1
   8377c:	d102      	bne.n	83784 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
   8377e:	4b10      	ldr	r3, [pc, #64]	; (837c0 <vTaskStartScheduler+0x6c>)
   83780:	4798      	blx	r3
   83782:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   83784:	687b      	ldr	r3, [r7, #4]
   83786:	2b01      	cmp	r3, #1
   83788:	d10a      	bne.n	837a0 <vTaskStartScheduler+0x4c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
   8378a:	4b0e      	ldr	r3, [pc, #56]	; (837c4 <vTaskStartScheduler+0x70>)
   8378c:	4798      	blx	r3
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
   8378e:	4b0e      	ldr	r3, [pc, #56]	; (837c8 <vTaskStartScheduler+0x74>)
   83790:	2201      	movs	r2, #1
   83792:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
   83794:	4b0d      	ldr	r3, [pc, #52]	; (837cc <vTaskStartScheduler+0x78>)
   83796:	2200      	movs	r2, #0
   83798:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   8379a:	4b0d      	ldr	r3, [pc, #52]	; (837d0 <vTaskStartScheduler+0x7c>)
   8379c:	4798      	blx	r3
   8379e:	e005      	b.n	837ac <vTaskStartScheduler+0x58>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
   837a0:	687b      	ldr	r3, [r7, #4]
   837a2:	2b00      	cmp	r3, #0
   837a4:	d102      	bne.n	837ac <vTaskStartScheduler+0x58>
   837a6:	4b07      	ldr	r3, [pc, #28]	; (837c4 <vTaskStartScheduler+0x70>)
   837a8:	4798      	blx	r3
   837aa:	e7fe      	b.n	837aa <vTaskStartScheduler+0x56>
	}
}
   837ac:	370c      	adds	r7, #12
   837ae:	46bd      	mov	sp, r7
   837b0:	bd90      	pop	{r4, r7, pc}
   837b2:	bf00      	nop
   837b4:	00083e99 	.word	0x00083e99
   837b8:	00085690 	.word	0x00085690
   837bc:	000834d9 	.word	0x000834d9
   837c0:	000843ed 	.word	0x000843ed
   837c4:	00082765 	.word	0x00082765
   837c8:	2007a770 	.word	0x2007a770
   837cc:	2007a768 	.word	0x2007a768
   837d0:	00082601 	.word	0x00082601

000837d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   837d4:	b480      	push	{r7}
   837d6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   837d8:	4b04      	ldr	r3, [pc, #16]	; (837ec <vTaskSuspendAll+0x18>)
   837da:	681b      	ldr	r3, [r3, #0]
   837dc:	1c5a      	adds	r2, r3, #1
   837de:	4b03      	ldr	r3, [pc, #12]	; (837ec <vTaskSuspendAll+0x18>)
   837e0:	601a      	str	r2, [r3, #0]
}
   837e2:	46bd      	mov	sp, r7
   837e4:	f85d 7b04 	ldr.w	r7, [sp], #4
   837e8:	4770      	bx	lr
   837ea:	bf00      	nop
   837ec:	2007a784 	.word	0x2007a784

000837f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   837f0:	b580      	push	{r7, lr}
   837f2:	b082      	sub	sp, #8
   837f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
   837f6:	2300      	movs	r3, #0
   837f8:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   837fa:	4b37      	ldr	r3, [pc, #220]	; (838d8 <xTaskResumeAll+0xe8>)
   837fc:	681b      	ldr	r3, [r3, #0]
   837fe:	2b00      	cmp	r3, #0
   83800:	d102      	bne.n	83808 <xTaskResumeAll+0x18>
   83802:	4b36      	ldr	r3, [pc, #216]	; (838dc <xTaskResumeAll+0xec>)
   83804:	4798      	blx	r3
   83806:	e7fe      	b.n	83806 <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   83808:	4b35      	ldr	r3, [pc, #212]	; (838e0 <xTaskResumeAll+0xf0>)
   8380a:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   8380c:	4b32      	ldr	r3, [pc, #200]	; (838d8 <xTaskResumeAll+0xe8>)
   8380e:	681b      	ldr	r3, [r3, #0]
   83810:	1e5a      	subs	r2, r3, #1
   83812:	4b31      	ldr	r3, [pc, #196]	; (838d8 <xTaskResumeAll+0xe8>)
   83814:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   83816:	4b30      	ldr	r3, [pc, #192]	; (838d8 <xTaskResumeAll+0xe8>)
   83818:	681b      	ldr	r3, [r3, #0]
   8381a:	2b00      	cmp	r3, #0
   8381c:	d155      	bne.n	838ca <xTaskResumeAll+0xda>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   8381e:	4b31      	ldr	r3, [pc, #196]	; (838e4 <xTaskResumeAll+0xf4>)
   83820:	681b      	ldr	r3, [r3, #0]
   83822:	2b00      	cmp	r3, #0
   83824:	d051      	beq.n	838ca <xTaskResumeAll+0xda>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   83826:	e02e      	b.n	83886 <xTaskResumeAll+0x96>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
   83828:	4b2f      	ldr	r3, [pc, #188]	; (838e8 <xTaskResumeAll+0xf8>)
   8382a:	68db      	ldr	r3, [r3, #12]
   8382c:	68db      	ldr	r3, [r3, #12]
   8382e:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   83830:	683b      	ldr	r3, [r7, #0]
   83832:	3318      	adds	r3, #24
   83834:	4618      	mov	r0, r3
   83836:	4b2d      	ldr	r3, [pc, #180]	; (838ec <xTaskResumeAll+0xfc>)
   83838:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   8383a:	683b      	ldr	r3, [r7, #0]
   8383c:	3304      	adds	r3, #4
   8383e:	4618      	mov	r0, r3
   83840:	4b2a      	ldr	r3, [pc, #168]	; (838ec <xTaskResumeAll+0xfc>)
   83842:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
   83844:	683b      	ldr	r3, [r7, #0]
   83846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83848:	2201      	movs	r2, #1
   8384a:	409a      	lsls	r2, r3
   8384c:	4b28      	ldr	r3, [pc, #160]	; (838f0 <xTaskResumeAll+0x100>)
   8384e:	681b      	ldr	r3, [r3, #0]
   83850:	431a      	orrs	r2, r3
   83852:	4b27      	ldr	r3, [pc, #156]	; (838f0 <xTaskResumeAll+0x100>)
   83854:	601a      	str	r2, [r3, #0]
   83856:	683b      	ldr	r3, [r7, #0]
   83858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8385a:	4613      	mov	r3, r2
   8385c:	009b      	lsls	r3, r3, #2
   8385e:	4413      	add	r3, r2
   83860:	009b      	lsls	r3, r3, #2
   83862:	4a24      	ldr	r2, [pc, #144]	; (838f4 <xTaskResumeAll+0x104>)
   83864:	441a      	add	r2, r3
   83866:	683b      	ldr	r3, [r7, #0]
   83868:	3304      	adds	r3, #4
   8386a:	4610      	mov	r0, r2
   8386c:	4619      	mov	r1, r3
   8386e:	4b22      	ldr	r3, [pc, #136]	; (838f8 <xTaskResumeAll+0x108>)
   83870:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   83872:	683b      	ldr	r3, [r7, #0]
   83874:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83876:	4b21      	ldr	r3, [pc, #132]	; (838fc <xTaskResumeAll+0x10c>)
   83878:	681b      	ldr	r3, [r3, #0]
   8387a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8387c:	429a      	cmp	r2, r3
   8387e:	d302      	bcc.n	83886 <xTaskResumeAll+0x96>
					{
						xYieldPending = pdTRUE;
   83880:	4b1f      	ldr	r3, [pc, #124]	; (83900 <xTaskResumeAll+0x110>)
   83882:	2201      	movs	r2, #1
   83884:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   83886:	4b18      	ldr	r3, [pc, #96]	; (838e8 <xTaskResumeAll+0xf8>)
   83888:	681b      	ldr	r3, [r3, #0]
   8388a:	2b00      	cmp	r3, #0
   8388c:	d1cc      	bne.n	83828 <xTaskResumeAll+0x38>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
   8388e:	4b1d      	ldr	r3, [pc, #116]	; (83904 <xTaskResumeAll+0x114>)
   83890:	681b      	ldr	r3, [r3, #0]
   83892:	2b00      	cmp	r3, #0
   83894:	d011      	beq.n	838ba <xTaskResumeAll+0xca>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
   83896:	e00c      	b.n	838b2 <xTaskResumeAll+0xc2>
					{
						if( xTaskIncrementTick() != pdFALSE )
   83898:	4b1b      	ldr	r3, [pc, #108]	; (83908 <xTaskResumeAll+0x118>)
   8389a:	4798      	blx	r3
   8389c:	4603      	mov	r3, r0
   8389e:	2b00      	cmp	r3, #0
   838a0:	d002      	beq.n	838a8 <xTaskResumeAll+0xb8>
						{
							xYieldPending = pdTRUE;
   838a2:	4b17      	ldr	r3, [pc, #92]	; (83900 <xTaskResumeAll+0x110>)
   838a4:	2201      	movs	r2, #1
   838a6:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
   838a8:	4b16      	ldr	r3, [pc, #88]	; (83904 <xTaskResumeAll+0x114>)
   838aa:	681b      	ldr	r3, [r3, #0]
   838ac:	1e5a      	subs	r2, r3, #1
   838ae:	4b15      	ldr	r3, [pc, #84]	; (83904 <xTaskResumeAll+0x114>)
   838b0:	601a      	str	r2, [r3, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
   838b2:	4b14      	ldr	r3, [pc, #80]	; (83904 <xTaskResumeAll+0x114>)
   838b4:	681b      	ldr	r3, [r3, #0]
   838b6:	2b00      	cmp	r3, #0
   838b8:	d1ee      	bne.n	83898 <xTaskResumeAll+0xa8>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
   838ba:	4b11      	ldr	r3, [pc, #68]	; (83900 <xTaskResumeAll+0x110>)
   838bc:	681b      	ldr	r3, [r3, #0]
   838be:	2b01      	cmp	r3, #1
   838c0:	d103      	bne.n	838ca <xTaskResumeAll+0xda>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   838c2:	2301      	movs	r3, #1
   838c4:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   838c6:	4b11      	ldr	r3, [pc, #68]	; (8390c <xTaskResumeAll+0x11c>)
   838c8:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   838ca:	4b11      	ldr	r3, [pc, #68]	; (83910 <xTaskResumeAll+0x120>)
   838cc:	4798      	blx	r3

	return xAlreadyYielded;
   838ce:	687b      	ldr	r3, [r7, #4]
}
   838d0:	4618      	mov	r0, r3
   838d2:	3708      	adds	r7, #8
   838d4:	46bd      	mov	sp, r7
   838d6:	bd80      	pop	{r7, pc}
   838d8:	2007a784 	.word	0x2007a784
   838dc:	00082765 	.word	0x00082765
   838e0:	000826e9 	.word	0x000826e9
   838e4:	2007a764 	.word	0x2007a764
   838e8:	2007a724 	.word	0x2007a724
   838ec:	000824ed 	.word	0x000824ed
   838f0:	2007a76c 	.word	0x2007a76c
   838f4:	2007a690 	.word	0x2007a690
   838f8:	00082435 	.word	0x00082435
   838fc:	2007a68c 	.word	0x2007a68c
   83900:	2007a778 	.word	0x2007a778
   83904:	2007a774 	.word	0x2007a774
   83908:	00083941 	.word	0x00083941
   8390c:	000826c9 	.word	0x000826c9
   83910:	0008272d 	.word	0x0008272d

00083914 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   83914:	b580      	push	{r7, lr}
   83916:	b082      	sub	sp, #8
   83918:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   8391a:	4b06      	ldr	r3, [pc, #24]	; (83934 <xTaskGetTickCount+0x20>)
   8391c:	4798      	blx	r3
	{
		xTicks = xTickCount;
   8391e:	4b06      	ldr	r3, [pc, #24]	; (83938 <xTaskGetTickCount+0x24>)
   83920:	681b      	ldr	r3, [r3, #0]
   83922:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
   83924:	4b05      	ldr	r3, [pc, #20]	; (8393c <xTaskGetTickCount+0x28>)
   83926:	4798      	blx	r3

	return xTicks;
   83928:	687b      	ldr	r3, [r7, #4]
}
   8392a:	4618      	mov	r0, r3
   8392c:	3708      	adds	r7, #8
   8392e:	46bd      	mov	sp, r7
   83930:	bd80      	pop	{r7, pc}
   83932:	bf00      	nop
   83934:	000826e9 	.word	0x000826e9
   83938:	2007a768 	.word	0x2007a768
   8393c:	0008272d 	.word	0x0008272d

00083940 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   83940:	b580      	push	{r7, lr}
   83942:	b086      	sub	sp, #24
   83944:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   83946:	2300      	movs	r3, #0
   83948:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   8394a:	4b4d      	ldr	r3, [pc, #308]	; (83a80 <xTaskIncrementTick+0x140>)
   8394c:	681b      	ldr	r3, [r3, #0]
   8394e:	2b00      	cmp	r3, #0
   83950:	f040 8086 	bne.w	83a60 <xTaskIncrementTick+0x120>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
   83954:	4b4b      	ldr	r3, [pc, #300]	; (83a84 <xTaskIncrementTick+0x144>)
   83956:	681b      	ldr	r3, [r3, #0]
   83958:	1c5a      	adds	r2, r3, #1
   8395a:	4b4a      	ldr	r3, [pc, #296]	; (83a84 <xTaskIncrementTick+0x144>)
   8395c:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   8395e:	4b49      	ldr	r3, [pc, #292]	; (83a84 <xTaskIncrementTick+0x144>)
   83960:	681b      	ldr	r3, [r3, #0]
   83962:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
   83964:	693b      	ldr	r3, [r7, #16]
   83966:	2b00      	cmp	r3, #0
   83968:	d118      	bne.n	8399c <xTaskIncrementTick+0x5c>
			{
				taskSWITCH_DELAYED_LISTS();
   8396a:	4b47      	ldr	r3, [pc, #284]	; (83a88 <xTaskIncrementTick+0x148>)
   8396c:	681b      	ldr	r3, [r3, #0]
   8396e:	681b      	ldr	r3, [r3, #0]
   83970:	2b00      	cmp	r3, #0
   83972:	d002      	beq.n	8397a <xTaskIncrementTick+0x3a>
   83974:	4b45      	ldr	r3, [pc, #276]	; (83a8c <xTaskIncrementTick+0x14c>)
   83976:	4798      	blx	r3
   83978:	e7fe      	b.n	83978 <xTaskIncrementTick+0x38>
   8397a:	4b43      	ldr	r3, [pc, #268]	; (83a88 <xTaskIncrementTick+0x148>)
   8397c:	681b      	ldr	r3, [r3, #0]
   8397e:	60fb      	str	r3, [r7, #12]
   83980:	4b43      	ldr	r3, [pc, #268]	; (83a90 <xTaskIncrementTick+0x150>)
   83982:	681a      	ldr	r2, [r3, #0]
   83984:	4b40      	ldr	r3, [pc, #256]	; (83a88 <xTaskIncrementTick+0x148>)
   83986:	601a      	str	r2, [r3, #0]
   83988:	4b41      	ldr	r3, [pc, #260]	; (83a90 <xTaskIncrementTick+0x150>)
   8398a:	68fa      	ldr	r2, [r7, #12]
   8398c:	601a      	str	r2, [r3, #0]
   8398e:	4b41      	ldr	r3, [pc, #260]	; (83a94 <xTaskIncrementTick+0x154>)
   83990:	681b      	ldr	r3, [r3, #0]
   83992:	1c5a      	adds	r2, r3, #1
   83994:	4b3f      	ldr	r3, [pc, #252]	; (83a94 <xTaskIncrementTick+0x154>)
   83996:	601a      	str	r2, [r3, #0]
   83998:	4b3f      	ldr	r3, [pc, #252]	; (83a98 <xTaskIncrementTick+0x158>)
   8399a:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
   8399c:	4b3f      	ldr	r3, [pc, #252]	; (83a9c <xTaskIncrementTick+0x15c>)
   8399e:	681b      	ldr	r3, [r3, #0]
   839a0:	693a      	ldr	r2, [r7, #16]
   839a2:	429a      	cmp	r2, r3
   839a4:	d34d      	bcc.n	83a42 <xTaskIncrementTick+0x102>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   839a6:	4b38      	ldr	r3, [pc, #224]	; (83a88 <xTaskIncrementTick+0x148>)
   839a8:	681b      	ldr	r3, [r3, #0]
   839aa:	681b      	ldr	r3, [r3, #0]
   839ac:	2b00      	cmp	r3, #0
   839ae:	d101      	bne.n	839b4 <xTaskIncrementTick+0x74>
   839b0:	2301      	movs	r3, #1
   839b2:	e000      	b.n	839b6 <xTaskIncrementTick+0x76>
   839b4:	2300      	movs	r3, #0
   839b6:	2b00      	cmp	r3, #0
   839b8:	d004      	beq.n	839c4 <xTaskIncrementTick+0x84>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
   839ba:	4b38      	ldr	r3, [pc, #224]	; (83a9c <xTaskIncrementTick+0x15c>)
   839bc:	f04f 32ff 	mov.w	r2, #4294967295
   839c0:	601a      	str	r2, [r3, #0]
						break;
   839c2:	e03e      	b.n	83a42 <xTaskIncrementTick+0x102>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   839c4:	4b30      	ldr	r3, [pc, #192]	; (83a88 <xTaskIncrementTick+0x148>)
   839c6:	681b      	ldr	r3, [r3, #0]
   839c8:	68db      	ldr	r3, [r3, #12]
   839ca:	68db      	ldr	r3, [r3, #12]
   839cc:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   839ce:	68bb      	ldr	r3, [r7, #8]
   839d0:	685b      	ldr	r3, [r3, #4]
   839d2:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
   839d4:	693a      	ldr	r2, [r7, #16]
   839d6:	687b      	ldr	r3, [r7, #4]
   839d8:	429a      	cmp	r2, r3
   839da:	d203      	bcs.n	839e4 <xTaskIncrementTick+0xa4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
   839dc:	4b2f      	ldr	r3, [pc, #188]	; (83a9c <xTaskIncrementTick+0x15c>)
   839de:	687a      	ldr	r2, [r7, #4]
   839e0:	601a      	str	r2, [r3, #0]
							break;
   839e2:	e02e      	b.n	83a42 <xTaskIncrementTick+0x102>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   839e4:	68bb      	ldr	r3, [r7, #8]
   839e6:	3304      	adds	r3, #4
   839e8:	4618      	mov	r0, r3
   839ea:	4b2d      	ldr	r3, [pc, #180]	; (83aa0 <xTaskIncrementTick+0x160>)
   839ec:	4798      	blx	r3

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   839ee:	68bb      	ldr	r3, [r7, #8]
   839f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   839f2:	2b00      	cmp	r3, #0
   839f4:	d004      	beq.n	83a00 <xTaskIncrementTick+0xc0>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   839f6:	68bb      	ldr	r3, [r7, #8]
   839f8:	3318      	adds	r3, #24
   839fa:	4618      	mov	r0, r3
   839fc:	4b28      	ldr	r3, [pc, #160]	; (83aa0 <xTaskIncrementTick+0x160>)
   839fe:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
   83a00:	68bb      	ldr	r3, [r7, #8]
   83a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83a04:	2201      	movs	r2, #1
   83a06:	409a      	lsls	r2, r3
   83a08:	4b26      	ldr	r3, [pc, #152]	; (83aa4 <xTaskIncrementTick+0x164>)
   83a0a:	681b      	ldr	r3, [r3, #0]
   83a0c:	431a      	orrs	r2, r3
   83a0e:	4b25      	ldr	r3, [pc, #148]	; (83aa4 <xTaskIncrementTick+0x164>)
   83a10:	601a      	str	r2, [r3, #0]
   83a12:	68bb      	ldr	r3, [r7, #8]
   83a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83a16:	4613      	mov	r3, r2
   83a18:	009b      	lsls	r3, r3, #2
   83a1a:	4413      	add	r3, r2
   83a1c:	009b      	lsls	r3, r3, #2
   83a1e:	4a22      	ldr	r2, [pc, #136]	; (83aa8 <xTaskIncrementTick+0x168>)
   83a20:	441a      	add	r2, r3
   83a22:	68bb      	ldr	r3, [r7, #8]
   83a24:	3304      	adds	r3, #4
   83a26:	4610      	mov	r0, r2
   83a28:	4619      	mov	r1, r3
   83a2a:	4b20      	ldr	r3, [pc, #128]	; (83aac <xTaskIncrementTick+0x16c>)
   83a2c:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   83a2e:	68bb      	ldr	r3, [r7, #8]
   83a30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83a32:	4b1f      	ldr	r3, [pc, #124]	; (83ab0 <xTaskIncrementTick+0x170>)
   83a34:	681b      	ldr	r3, [r3, #0]
   83a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83a38:	429a      	cmp	r2, r3
   83a3a:	d301      	bcc.n	83a40 <xTaskIncrementTick+0x100>
							{
								xSwitchRequired = pdTRUE;
   83a3c:	2301      	movs	r3, #1
   83a3e:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
   83a40:	e7b1      	b.n	839a6 <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   83a42:	4b1b      	ldr	r3, [pc, #108]	; (83ab0 <xTaskIncrementTick+0x170>)
   83a44:	681b      	ldr	r3, [r3, #0]
   83a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83a48:	4917      	ldr	r1, [pc, #92]	; (83aa8 <xTaskIncrementTick+0x168>)
   83a4a:	4613      	mov	r3, r2
   83a4c:	009b      	lsls	r3, r3, #2
   83a4e:	4413      	add	r3, r2
   83a50:	009b      	lsls	r3, r3, #2
   83a52:	440b      	add	r3, r1
   83a54:	681b      	ldr	r3, [r3, #0]
   83a56:	2b01      	cmp	r3, #1
   83a58:	d907      	bls.n	83a6a <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
   83a5a:	2301      	movs	r3, #1
   83a5c:	617b      	str	r3, [r7, #20]
   83a5e:	e004      	b.n	83a6a <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   83a60:	4b14      	ldr	r3, [pc, #80]	; (83ab4 <xTaskIncrementTick+0x174>)
   83a62:	681b      	ldr	r3, [r3, #0]
   83a64:	1c5a      	adds	r2, r3, #1
   83a66:	4b13      	ldr	r3, [pc, #76]	; (83ab4 <xTaskIncrementTick+0x174>)
   83a68:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   83a6a:	4b13      	ldr	r3, [pc, #76]	; (83ab8 <xTaskIncrementTick+0x178>)
   83a6c:	681b      	ldr	r3, [r3, #0]
   83a6e:	2b00      	cmp	r3, #0
   83a70:	d001      	beq.n	83a76 <xTaskIncrementTick+0x136>
		{
			xSwitchRequired = pdTRUE;
   83a72:	2301      	movs	r3, #1
   83a74:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   83a76:	697b      	ldr	r3, [r7, #20]
}
   83a78:	4618      	mov	r0, r3
   83a7a:	3718      	adds	r7, #24
   83a7c:	46bd      	mov	sp, r7
   83a7e:	bd80      	pop	{r7, pc}
   83a80:	2007a784 	.word	0x2007a784
   83a84:	2007a768 	.word	0x2007a768
   83a88:	2007a71c 	.word	0x2007a71c
   83a8c:	00082765 	.word	0x00082765
   83a90:	2007a720 	.word	0x2007a720
   83a94:	2007a77c 	.word	0x2007a77c
   83a98:	00084169 	.word	0x00084169
   83a9c:	20070014 	.word	0x20070014
   83aa0:	000824ed 	.word	0x000824ed
   83aa4:	2007a76c 	.word	0x2007a76c
   83aa8:	2007a690 	.word	0x2007a690
   83aac:	00082435 	.word	0x00082435
   83ab0:	2007a68c 	.word	0x2007a68c
   83ab4:	2007a774 	.word	0x2007a774
   83ab8:	2007a778 	.word	0x2007a778

00083abc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   83abc:	b580      	push	{r7, lr}
   83abe:	b084      	sub	sp, #16
   83ac0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   83ac2:	4b34      	ldr	r3, [pc, #208]	; (83b94 <vTaskSwitchContext+0xd8>)
   83ac4:	681b      	ldr	r3, [r3, #0]
   83ac6:	2b00      	cmp	r3, #0
   83ac8:	d003      	beq.n	83ad2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   83aca:	4b33      	ldr	r3, [pc, #204]	; (83b98 <vTaskSwitchContext+0xdc>)
   83acc:	2201      	movs	r2, #1
   83ace:	601a      	str	r2, [r3, #0]
   83ad0:	e05c      	b.n	83b8c <vTaskSwitchContext+0xd0>
	}
	else
	{
		xYieldPending = pdFALSE;
   83ad2:	4b31      	ldr	r3, [pc, #196]	; (83b98 <vTaskSwitchContext+0xdc>)
   83ad4:	2200      	movs	r2, #0
   83ad6:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
   83ad8:	4b30      	ldr	r3, [pc, #192]	; (83b9c <vTaskSwitchContext+0xe0>)
   83ada:	681b      	ldr	r3, [r3, #0]
   83adc:	681a      	ldr	r2, [r3, #0]
   83ade:	4b2f      	ldr	r3, [pc, #188]	; (83b9c <vTaskSwitchContext+0xe0>)
   83ae0:	681b      	ldr	r3, [r3, #0]
   83ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83ae4:	429a      	cmp	r2, r3
   83ae6:	d808      	bhi.n	83afa <vTaskSwitchContext+0x3e>
   83ae8:	4b2c      	ldr	r3, [pc, #176]	; (83b9c <vTaskSwitchContext+0xe0>)
   83aea:	681a      	ldr	r2, [r3, #0]
   83aec:	4b2b      	ldr	r3, [pc, #172]	; (83b9c <vTaskSwitchContext+0xe0>)
   83aee:	681b      	ldr	r3, [r3, #0]
   83af0:	3334      	adds	r3, #52	; 0x34
   83af2:	4610      	mov	r0, r2
   83af4:	4619      	mov	r1, r3
   83af6:	4b2a      	ldr	r3, [pc, #168]	; (83ba0 <vTaskSwitchContext+0xe4>)
   83af8:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
   83afa:	4b28      	ldr	r3, [pc, #160]	; (83b9c <vTaskSwitchContext+0xe0>)
   83afc:	681b      	ldr	r3, [r3, #0]
   83afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83b00:	4618      	mov	r0, r3
   83b02:	4928      	ldr	r1, [pc, #160]	; (83ba4 <vTaskSwitchContext+0xe8>)
   83b04:	2214      	movs	r2, #20
   83b06:	4b28      	ldr	r3, [pc, #160]	; (83ba8 <vTaskSwitchContext+0xec>)
   83b08:	4798      	blx	r3
   83b0a:	4603      	mov	r3, r0
   83b0c:	2b00      	cmp	r3, #0
   83b0e:	d008      	beq.n	83b22 <vTaskSwitchContext+0x66>
   83b10:	4b22      	ldr	r3, [pc, #136]	; (83b9c <vTaskSwitchContext+0xe0>)
   83b12:	681a      	ldr	r2, [r3, #0]
   83b14:	4b21      	ldr	r3, [pc, #132]	; (83b9c <vTaskSwitchContext+0xe0>)
   83b16:	681b      	ldr	r3, [r3, #0]
   83b18:	3334      	adds	r3, #52	; 0x34
   83b1a:	4610      	mov	r0, r2
   83b1c:	4619      	mov	r1, r3
   83b1e:	4b20      	ldr	r3, [pc, #128]	; (83ba0 <vTaskSwitchContext+0xe4>)
   83b20:	4798      	blx	r3

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
   83b22:	4b22      	ldr	r3, [pc, #136]	; (83bac <vTaskSwitchContext+0xf0>)
   83b24:	681b      	ldr	r3, [r3, #0]
   83b26:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
   83b28:	687b      	ldr	r3, [r7, #4]
   83b2a:	fab3 f383 	clz	r3, r3
   83b2e:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
   83b30:	78fb      	ldrb	r3, [r7, #3]
   83b32:	f1c3 031f 	rsb	r3, r3, #31
   83b36:	60fb      	str	r3, [r7, #12]
   83b38:	491d      	ldr	r1, [pc, #116]	; (83bb0 <vTaskSwitchContext+0xf4>)
   83b3a:	68fa      	ldr	r2, [r7, #12]
   83b3c:	4613      	mov	r3, r2
   83b3e:	009b      	lsls	r3, r3, #2
   83b40:	4413      	add	r3, r2
   83b42:	009b      	lsls	r3, r3, #2
   83b44:	440b      	add	r3, r1
   83b46:	681b      	ldr	r3, [r3, #0]
   83b48:	2b00      	cmp	r3, #0
   83b4a:	d102      	bne.n	83b52 <vTaskSwitchContext+0x96>
   83b4c:	4b19      	ldr	r3, [pc, #100]	; (83bb4 <vTaskSwitchContext+0xf8>)
   83b4e:	4798      	blx	r3
   83b50:	e7fe      	b.n	83b50 <vTaskSwitchContext+0x94>
   83b52:	68fa      	ldr	r2, [r7, #12]
   83b54:	4613      	mov	r3, r2
   83b56:	009b      	lsls	r3, r3, #2
   83b58:	4413      	add	r3, r2
   83b5a:	009b      	lsls	r3, r3, #2
   83b5c:	4a14      	ldr	r2, [pc, #80]	; (83bb0 <vTaskSwitchContext+0xf4>)
   83b5e:	4413      	add	r3, r2
   83b60:	60bb      	str	r3, [r7, #8]
   83b62:	68bb      	ldr	r3, [r7, #8]
   83b64:	685b      	ldr	r3, [r3, #4]
   83b66:	685a      	ldr	r2, [r3, #4]
   83b68:	68bb      	ldr	r3, [r7, #8]
   83b6a:	605a      	str	r2, [r3, #4]
   83b6c:	68bb      	ldr	r3, [r7, #8]
   83b6e:	685a      	ldr	r2, [r3, #4]
   83b70:	68bb      	ldr	r3, [r7, #8]
   83b72:	3308      	adds	r3, #8
   83b74:	429a      	cmp	r2, r3
   83b76:	d104      	bne.n	83b82 <vTaskSwitchContext+0xc6>
   83b78:	68bb      	ldr	r3, [r7, #8]
   83b7a:	685b      	ldr	r3, [r3, #4]
   83b7c:	685a      	ldr	r2, [r3, #4]
   83b7e:	68bb      	ldr	r3, [r7, #8]
   83b80:	605a      	str	r2, [r3, #4]
   83b82:	68bb      	ldr	r3, [r7, #8]
   83b84:	685b      	ldr	r3, [r3, #4]
   83b86:	68da      	ldr	r2, [r3, #12]
   83b88:	4b04      	ldr	r3, [pc, #16]	; (83b9c <vTaskSwitchContext+0xe0>)
   83b8a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   83b8c:	3710      	adds	r7, #16
   83b8e:	46bd      	mov	sp, r7
   83b90:	bd80      	pop	{r7, pc}
   83b92:	bf00      	nop
   83b94:	2007a784 	.word	0x2007a784
   83b98:	2007a778 	.word	0x2007a778
   83b9c:	2007a68c 	.word	0x2007a68c
   83ba0:	00085131 	.word	0x00085131
   83ba4:	00085698 	.word	0x00085698
   83ba8:	00085325 	.word	0x00085325
   83bac:	2007a76c 	.word	0x2007a76c
   83bb0:	2007a690 	.word	0x2007a690
   83bb4:	00082765 	.word	0x00082765

00083bb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   83bb8:	b580      	push	{r7, lr}
   83bba:	b084      	sub	sp, #16
   83bbc:	af00      	add	r7, sp, #0
   83bbe:	6078      	str	r0, [r7, #4]
   83bc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;

	configASSERT( pxEventList );
   83bc2:	687b      	ldr	r3, [r7, #4]
   83bc4:	2b00      	cmp	r3, #0
   83bc6:	d102      	bne.n	83bce <vTaskPlaceOnEventList+0x16>
   83bc8:	4b1a      	ldr	r3, [pc, #104]	; (83c34 <vTaskPlaceOnEventList+0x7c>)
   83bca:	4798      	blx	r3
   83bcc:	e7fe      	b.n	83bcc <vTaskPlaceOnEventList+0x14>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   83bce:	4b1a      	ldr	r3, [pc, #104]	; (83c38 <vTaskPlaceOnEventList+0x80>)
   83bd0:	681b      	ldr	r3, [r3, #0]
   83bd2:	3318      	adds	r3, #24
   83bd4:	6878      	ldr	r0, [r7, #4]
   83bd6:	4619      	mov	r1, r3
   83bd8:	4b18      	ldr	r3, [pc, #96]	; (83c3c <vTaskPlaceOnEventList+0x84>)
   83bda:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   83bdc:	4b16      	ldr	r3, [pc, #88]	; (83c38 <vTaskPlaceOnEventList+0x80>)
   83bde:	681b      	ldr	r3, [r3, #0]
   83be0:	3304      	adds	r3, #4
   83be2:	4618      	mov	r0, r3
   83be4:	4b16      	ldr	r3, [pc, #88]	; (83c40 <vTaskPlaceOnEventList+0x88>)
   83be6:	4798      	blx	r3
   83be8:	4603      	mov	r3, r0
   83bea:	2b00      	cmp	r3, #0
   83bec:	d10b      	bne.n	83c06 <vTaskPlaceOnEventList+0x4e>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   83bee:	4b12      	ldr	r3, [pc, #72]	; (83c38 <vTaskPlaceOnEventList+0x80>)
   83bf0:	681b      	ldr	r3, [r3, #0]
   83bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83bf4:	2201      	movs	r2, #1
   83bf6:	fa02 f303 	lsl.w	r3, r2, r3
   83bfa:	43da      	mvns	r2, r3
   83bfc:	4b11      	ldr	r3, [pc, #68]	; (83c44 <vTaskPlaceOnEventList+0x8c>)
   83bfe:	681b      	ldr	r3, [r3, #0]
   83c00:	401a      	ands	r2, r3
   83c02:	4b10      	ldr	r3, [pc, #64]	; (83c44 <vTaskPlaceOnEventList+0x8c>)
   83c04:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   83c06:	683b      	ldr	r3, [r7, #0]
   83c08:	f1b3 3fff 	cmp.w	r3, #4294967295
   83c0c:	d107      	bne.n	83c1e <vTaskPlaceOnEventList+0x66>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   83c0e:	4b0a      	ldr	r3, [pc, #40]	; (83c38 <vTaskPlaceOnEventList+0x80>)
   83c10:	681b      	ldr	r3, [r3, #0]
   83c12:	3304      	adds	r3, #4
   83c14:	480c      	ldr	r0, [pc, #48]	; (83c48 <vTaskPlaceOnEventList+0x90>)
   83c16:	4619      	mov	r1, r3
   83c18:	4b0c      	ldr	r3, [pc, #48]	; (83c4c <vTaskPlaceOnEventList+0x94>)
   83c1a:	4798      	blx	r3
   83c1c:	e007      	b.n	83c2e <vTaskPlaceOnEventList+0x76>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
   83c1e:	4b0c      	ldr	r3, [pc, #48]	; (83c50 <vTaskPlaceOnEventList+0x98>)
   83c20:	681a      	ldr	r2, [r3, #0]
   83c22:	683b      	ldr	r3, [r7, #0]
   83c24:	4413      	add	r3, r2
   83c26:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   83c28:	68f8      	ldr	r0, [r7, #12]
   83c2a:	4b0a      	ldr	r3, [pc, #40]	; (83c54 <vTaskPlaceOnEventList+0x9c>)
   83c2c:	4798      	blx	r3
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   83c2e:	3710      	adds	r7, #16
   83c30:	46bd      	mov	sp, r7
   83c32:	bd80      	pop	{r7, pc}
   83c34:	00082765 	.word	0x00082765
   83c38:	2007a68c 	.word	0x2007a68c
   83c3c:	0008247d 	.word	0x0008247d
   83c40:	000824ed 	.word	0x000824ed
   83c44:	2007a76c 	.word	0x2007a76c
   83c48:	2007a750 	.word	0x2007a750
   83c4c:	00082435 	.word	0x00082435
   83c50:	2007a768 	.word	0x2007a768
   83c54:	00084065 	.word	0x00084065

00083c58 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
   83c58:	b580      	push	{r7, lr}
   83c5a:	b084      	sub	sp, #16
   83c5c:	af00      	add	r7, sp, #0
   83c5e:	6078      	str	r0, [r7, #4]
   83c60:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
   83c62:	687b      	ldr	r3, [r7, #4]
   83c64:	2b00      	cmp	r3, #0
   83c66:	d102      	bne.n	83c6e <vTaskPlaceOnEventListRestricted+0x16>
   83c68:	4b14      	ldr	r3, [pc, #80]	; (83cbc <vTaskPlaceOnEventListRestricted+0x64>)
   83c6a:	4798      	blx	r3
   83c6c:	e7fe      	b.n	83c6c <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   83c6e:	4b14      	ldr	r3, [pc, #80]	; (83cc0 <vTaskPlaceOnEventListRestricted+0x68>)
   83c70:	681b      	ldr	r3, [r3, #0]
   83c72:	3318      	adds	r3, #24
   83c74:	6878      	ldr	r0, [r7, #4]
   83c76:	4619      	mov	r1, r3
   83c78:	4b12      	ldr	r3, [pc, #72]	; (83cc4 <vTaskPlaceOnEventListRestricted+0x6c>)
   83c7a:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   83c7c:	4b10      	ldr	r3, [pc, #64]	; (83cc0 <vTaskPlaceOnEventListRestricted+0x68>)
   83c7e:	681b      	ldr	r3, [r3, #0]
   83c80:	3304      	adds	r3, #4
   83c82:	4618      	mov	r0, r3
   83c84:	4b10      	ldr	r3, [pc, #64]	; (83cc8 <vTaskPlaceOnEventListRestricted+0x70>)
   83c86:	4798      	blx	r3
   83c88:	4603      	mov	r3, r0
   83c8a:	2b00      	cmp	r3, #0
   83c8c:	d10b      	bne.n	83ca6 <vTaskPlaceOnEventListRestricted+0x4e>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   83c8e:	4b0c      	ldr	r3, [pc, #48]	; (83cc0 <vTaskPlaceOnEventListRestricted+0x68>)
   83c90:	681b      	ldr	r3, [r3, #0]
   83c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83c94:	2201      	movs	r2, #1
   83c96:	fa02 f303 	lsl.w	r3, r2, r3
   83c9a:	43da      	mvns	r2, r3
   83c9c:	4b0b      	ldr	r3, [pc, #44]	; (83ccc <vTaskPlaceOnEventListRestricted+0x74>)
   83c9e:	681b      	ldr	r3, [r3, #0]
   83ca0:	401a      	ands	r2, r3
   83ca2:	4b0a      	ldr	r3, [pc, #40]	; (83ccc <vTaskPlaceOnEventListRestricted+0x74>)
   83ca4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   83ca6:	4b0a      	ldr	r3, [pc, #40]	; (83cd0 <vTaskPlaceOnEventListRestricted+0x78>)
   83ca8:	681a      	ldr	r2, [r3, #0]
   83caa:	683b      	ldr	r3, [r7, #0]
   83cac:	4413      	add	r3, r2
   83cae:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   83cb0:	68f8      	ldr	r0, [r7, #12]
   83cb2:	4b08      	ldr	r3, [pc, #32]	; (83cd4 <vTaskPlaceOnEventListRestricted+0x7c>)
   83cb4:	4798      	blx	r3
	}
   83cb6:	3710      	adds	r7, #16
   83cb8:	46bd      	mov	sp, r7
   83cba:	bd80      	pop	{r7, pc}
   83cbc:	00082765 	.word	0x00082765
   83cc0:	2007a68c 	.word	0x2007a68c
   83cc4:	00082435 	.word	0x00082435
   83cc8:	000824ed 	.word	0x000824ed
   83ccc:	2007a76c 	.word	0x2007a76c
   83cd0:	2007a768 	.word	0x2007a768
   83cd4:	00084065 	.word	0x00084065

00083cd8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   83cd8:	b580      	push	{r7, lr}
   83cda:	b084      	sub	sp, #16
   83cdc:	af00      	add	r7, sp, #0
   83cde:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   83ce0:	687b      	ldr	r3, [r7, #4]
   83ce2:	68db      	ldr	r3, [r3, #12]
   83ce4:	68db      	ldr	r3, [r3, #12]
   83ce6:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
   83ce8:	68bb      	ldr	r3, [r7, #8]
   83cea:	2b00      	cmp	r3, #0
   83cec:	d102      	bne.n	83cf4 <xTaskRemoveFromEventList+0x1c>
   83cee:	4b21      	ldr	r3, [pc, #132]	; (83d74 <xTaskRemoveFromEventList+0x9c>)
   83cf0:	4798      	blx	r3
   83cf2:	e7fe      	b.n	83cf2 <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   83cf4:	68bb      	ldr	r3, [r7, #8]
   83cf6:	3318      	adds	r3, #24
   83cf8:	4618      	mov	r0, r3
   83cfa:	4b1f      	ldr	r3, [pc, #124]	; (83d78 <xTaskRemoveFromEventList+0xa0>)
   83cfc:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   83cfe:	4b1f      	ldr	r3, [pc, #124]	; (83d7c <xTaskRemoveFromEventList+0xa4>)
   83d00:	681b      	ldr	r3, [r3, #0]
   83d02:	2b00      	cmp	r3, #0
   83d04:	d11c      	bne.n	83d40 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   83d06:	68bb      	ldr	r3, [r7, #8]
   83d08:	3304      	adds	r3, #4
   83d0a:	4618      	mov	r0, r3
   83d0c:	4b1a      	ldr	r3, [pc, #104]	; (83d78 <xTaskRemoveFromEventList+0xa0>)
   83d0e:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
   83d10:	68bb      	ldr	r3, [r7, #8]
   83d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83d14:	2201      	movs	r2, #1
   83d16:	409a      	lsls	r2, r3
   83d18:	4b19      	ldr	r3, [pc, #100]	; (83d80 <xTaskRemoveFromEventList+0xa8>)
   83d1a:	681b      	ldr	r3, [r3, #0]
   83d1c:	431a      	orrs	r2, r3
   83d1e:	4b18      	ldr	r3, [pc, #96]	; (83d80 <xTaskRemoveFromEventList+0xa8>)
   83d20:	601a      	str	r2, [r3, #0]
   83d22:	68bb      	ldr	r3, [r7, #8]
   83d24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83d26:	4613      	mov	r3, r2
   83d28:	009b      	lsls	r3, r3, #2
   83d2a:	4413      	add	r3, r2
   83d2c:	009b      	lsls	r3, r3, #2
   83d2e:	4a15      	ldr	r2, [pc, #84]	; (83d84 <xTaskRemoveFromEventList+0xac>)
   83d30:	441a      	add	r2, r3
   83d32:	68bb      	ldr	r3, [r7, #8]
   83d34:	3304      	adds	r3, #4
   83d36:	4610      	mov	r0, r2
   83d38:	4619      	mov	r1, r3
   83d3a:	4b13      	ldr	r3, [pc, #76]	; (83d88 <xTaskRemoveFromEventList+0xb0>)
   83d3c:	4798      	blx	r3
   83d3e:	e005      	b.n	83d4c <xTaskRemoveFromEventList+0x74>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   83d40:	68bb      	ldr	r3, [r7, #8]
   83d42:	3318      	adds	r3, #24
   83d44:	4811      	ldr	r0, [pc, #68]	; (83d8c <xTaskRemoveFromEventList+0xb4>)
   83d46:	4619      	mov	r1, r3
   83d48:	4b0f      	ldr	r3, [pc, #60]	; (83d88 <xTaskRemoveFromEventList+0xb0>)
   83d4a:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   83d4c:	68bb      	ldr	r3, [r7, #8]
   83d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83d50:	4b0f      	ldr	r3, [pc, #60]	; (83d90 <xTaskRemoveFromEventList+0xb8>)
   83d52:	681b      	ldr	r3, [r3, #0]
   83d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83d56:	429a      	cmp	r2, r3
   83d58:	d905      	bls.n	83d66 <xTaskRemoveFromEventList+0x8e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   83d5a:	2301      	movs	r3, #1
   83d5c:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   83d5e:	4b0d      	ldr	r3, [pc, #52]	; (83d94 <xTaskRemoveFromEventList+0xbc>)
   83d60:	2201      	movs	r2, #1
   83d62:	601a      	str	r2, [r3, #0]
   83d64:	e001      	b.n	83d6a <xTaskRemoveFromEventList+0x92>
	}
	else
	{
		xReturn = pdFALSE;
   83d66:	2300      	movs	r3, #0
   83d68:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   83d6a:	68fb      	ldr	r3, [r7, #12]
}
   83d6c:	4618      	mov	r0, r3
   83d6e:	3710      	adds	r7, #16
   83d70:	46bd      	mov	sp, r7
   83d72:	bd80      	pop	{r7, pc}
   83d74:	00082765 	.word	0x00082765
   83d78:	000824ed 	.word	0x000824ed
   83d7c:	2007a784 	.word	0x2007a784
   83d80:	2007a76c 	.word	0x2007a76c
   83d84:	2007a690 	.word	0x2007a690
   83d88:	00082435 	.word	0x00082435
   83d8c:	2007a724 	.word	0x2007a724
   83d90:	2007a68c 	.word	0x2007a68c
   83d94:	2007a778 	.word	0x2007a778

00083d98 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   83d98:	b580      	push	{r7, lr}
   83d9a:	b082      	sub	sp, #8
   83d9c:	af00      	add	r7, sp, #0
   83d9e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   83da0:	687b      	ldr	r3, [r7, #4]
   83da2:	2b00      	cmp	r3, #0
   83da4:	d102      	bne.n	83dac <vTaskSetTimeOutState+0x14>
   83da6:	4b07      	ldr	r3, [pc, #28]	; (83dc4 <vTaskSetTimeOutState+0x2c>)
   83da8:	4798      	blx	r3
   83daa:	e7fe      	b.n	83daa <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   83dac:	4b06      	ldr	r3, [pc, #24]	; (83dc8 <vTaskSetTimeOutState+0x30>)
   83dae:	681a      	ldr	r2, [r3, #0]
   83db0:	687b      	ldr	r3, [r7, #4]
   83db2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   83db4:	4b05      	ldr	r3, [pc, #20]	; (83dcc <vTaskSetTimeOutState+0x34>)
   83db6:	681a      	ldr	r2, [r3, #0]
   83db8:	687b      	ldr	r3, [r7, #4]
   83dba:	605a      	str	r2, [r3, #4]
}
   83dbc:	3708      	adds	r7, #8
   83dbe:	46bd      	mov	sp, r7
   83dc0:	bd80      	pop	{r7, pc}
   83dc2:	bf00      	nop
   83dc4:	00082765 	.word	0x00082765
   83dc8:	2007a77c 	.word	0x2007a77c
   83dcc:	2007a768 	.word	0x2007a768

00083dd0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   83dd0:	b580      	push	{r7, lr}
   83dd2:	b084      	sub	sp, #16
   83dd4:	af00      	add	r7, sp, #0
   83dd6:	6078      	str	r0, [r7, #4]
   83dd8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   83dda:	687b      	ldr	r3, [r7, #4]
   83ddc:	2b00      	cmp	r3, #0
   83dde:	d102      	bne.n	83de6 <xTaskCheckForTimeOut+0x16>
   83de0:	4b21      	ldr	r3, [pc, #132]	; (83e68 <xTaskCheckForTimeOut+0x98>)
   83de2:	4798      	blx	r3
   83de4:	e7fe      	b.n	83de4 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
   83de6:	683b      	ldr	r3, [r7, #0]
   83de8:	2b00      	cmp	r3, #0
   83dea:	d102      	bne.n	83df2 <xTaskCheckForTimeOut+0x22>
   83dec:	4b1e      	ldr	r3, [pc, #120]	; (83e68 <xTaskCheckForTimeOut+0x98>)
   83dee:	4798      	blx	r3
   83df0:	e7fe      	b.n	83df0 <xTaskCheckForTimeOut+0x20>

	taskENTER_CRITICAL();
   83df2:	4b1e      	ldr	r3, [pc, #120]	; (83e6c <xTaskCheckForTimeOut+0x9c>)
   83df4:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   83df6:	4b1e      	ldr	r3, [pc, #120]	; (83e70 <xTaskCheckForTimeOut+0xa0>)
   83df8:	681b      	ldr	r3, [r3, #0]
   83dfa:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   83dfc:	683b      	ldr	r3, [r7, #0]
   83dfe:	681b      	ldr	r3, [r3, #0]
   83e00:	f1b3 3fff 	cmp.w	r3, #4294967295
   83e04:	d102      	bne.n	83e0c <xTaskCheckForTimeOut+0x3c>
			{
				xReturn = pdFALSE;
   83e06:	2300      	movs	r3, #0
   83e08:	60fb      	str	r3, [r7, #12]
   83e0a:	e026      	b.n	83e5a <xTaskCheckForTimeOut+0x8a>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   83e0c:	687b      	ldr	r3, [r7, #4]
   83e0e:	681a      	ldr	r2, [r3, #0]
   83e10:	4b18      	ldr	r3, [pc, #96]	; (83e74 <xTaskCheckForTimeOut+0xa4>)
   83e12:	681b      	ldr	r3, [r3, #0]
   83e14:	429a      	cmp	r2, r3
   83e16:	d007      	beq.n	83e28 <xTaskCheckForTimeOut+0x58>
   83e18:	687b      	ldr	r3, [r7, #4]
   83e1a:	685a      	ldr	r2, [r3, #4]
   83e1c:	68bb      	ldr	r3, [r7, #8]
   83e1e:	429a      	cmp	r2, r3
   83e20:	d802      	bhi.n	83e28 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   83e22:	2301      	movs	r3, #1
   83e24:	60fb      	str	r3, [r7, #12]
   83e26:	e018      	b.n	83e5a <xTaskCheckForTimeOut+0x8a>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
   83e28:	687b      	ldr	r3, [r7, #4]
   83e2a:	685b      	ldr	r3, [r3, #4]
   83e2c:	68ba      	ldr	r2, [r7, #8]
   83e2e:	1ad2      	subs	r2, r2, r3
   83e30:	683b      	ldr	r3, [r7, #0]
   83e32:	681b      	ldr	r3, [r3, #0]
   83e34:	429a      	cmp	r2, r3
   83e36:	d20e      	bcs.n	83e56 <xTaskCheckForTimeOut+0x86>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
   83e38:	683b      	ldr	r3, [r7, #0]
   83e3a:	681a      	ldr	r2, [r3, #0]
   83e3c:	687b      	ldr	r3, [r7, #4]
   83e3e:	6859      	ldr	r1, [r3, #4]
   83e40:	68bb      	ldr	r3, [r7, #8]
   83e42:	1acb      	subs	r3, r1, r3
   83e44:	441a      	add	r2, r3
   83e46:	683b      	ldr	r3, [r7, #0]
   83e48:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
   83e4a:	6878      	ldr	r0, [r7, #4]
   83e4c:	4b0a      	ldr	r3, [pc, #40]	; (83e78 <xTaskCheckForTimeOut+0xa8>)
   83e4e:	4798      	blx	r3
			xReturn = pdFALSE;
   83e50:	2300      	movs	r3, #0
   83e52:	60fb      	str	r3, [r7, #12]
   83e54:	e001      	b.n	83e5a <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			xReturn = pdTRUE;
   83e56:	2301      	movs	r3, #1
   83e58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   83e5a:	4b08      	ldr	r3, [pc, #32]	; (83e7c <xTaskCheckForTimeOut+0xac>)
   83e5c:	4798      	blx	r3

	return xReturn;
   83e5e:	68fb      	ldr	r3, [r7, #12]
}
   83e60:	4618      	mov	r0, r3
   83e62:	3710      	adds	r7, #16
   83e64:	46bd      	mov	sp, r7
   83e66:	bd80      	pop	{r7, pc}
   83e68:	00082765 	.word	0x00082765
   83e6c:	000826e9 	.word	0x000826e9
   83e70:	2007a768 	.word	0x2007a768
   83e74:	2007a77c 	.word	0x2007a77c
   83e78:	00083d99 	.word	0x00083d99
   83e7c:	0008272d 	.word	0x0008272d

00083e80 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   83e80:	b480      	push	{r7}
   83e82:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   83e84:	4b03      	ldr	r3, [pc, #12]	; (83e94 <vTaskMissedYield+0x14>)
   83e86:	2201      	movs	r2, #1
   83e88:	601a      	str	r2, [r3, #0]
}
   83e8a:	46bd      	mov	sp, r7
   83e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
   83e90:	4770      	bx	lr
   83e92:	bf00      	nop
   83e94:	2007a778 	.word	0x2007a778

00083e98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   83e98:	b580      	push	{r7, lr}
   83e9a:	b082      	sub	sp, #8
   83e9c:	af00      	add	r7, sp, #0
   83e9e:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
   83ea0:	4b04      	ldr	r3, [pc, #16]	; (83eb4 <prvIdleTask+0x1c>)
   83ea2:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   83ea4:	4b04      	ldr	r3, [pc, #16]	; (83eb8 <prvIdleTask+0x20>)
   83ea6:	681b      	ldr	r3, [r3, #0]
   83ea8:	2b01      	cmp	r3, #1
   83eaa:	d901      	bls.n	83eb0 <prvIdleTask+0x18>
			{
				taskYIELD();
   83eac:	4b03      	ldr	r3, [pc, #12]	; (83ebc <prvIdleTask+0x24>)
   83eae:	4798      	blx	r3
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   83eb0:	e7f6      	b.n	83ea0 <prvIdleTask+0x8>
   83eb2:	bf00      	nop
   83eb4:	00083fd9 	.word	0x00083fd9
   83eb8:	2007a690 	.word	0x2007a690
   83ebc:	000826c9 	.word	0x000826c9

00083ec0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   83ec0:	b580      	push	{r7, lr}
   83ec2:	b086      	sub	sp, #24
   83ec4:	af00      	add	r7, sp, #0
   83ec6:	60f8      	str	r0, [r7, #12]
   83ec8:	60b9      	str	r1, [r7, #8]
   83eca:	607a      	str	r2, [r7, #4]
   83ecc:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   83ece:	2300      	movs	r3, #0
   83ed0:	617b      	str	r3, [r7, #20]
   83ed2:	e012      	b.n	83efa <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
   83ed4:	68ba      	ldr	r2, [r7, #8]
   83ed6:	697b      	ldr	r3, [r7, #20]
   83ed8:	4413      	add	r3, r2
   83eda:	781a      	ldrb	r2, [r3, #0]
   83edc:	68f9      	ldr	r1, [r7, #12]
   83ede:	697b      	ldr	r3, [r7, #20]
   83ee0:	440b      	add	r3, r1
   83ee2:	3330      	adds	r3, #48	; 0x30
   83ee4:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
   83ee6:	68ba      	ldr	r2, [r7, #8]
   83ee8:	697b      	ldr	r3, [r7, #20]
   83eea:	4413      	add	r3, r2
   83eec:	781b      	ldrb	r3, [r3, #0]
   83eee:	2b00      	cmp	r3, #0
   83ef0:	d100      	bne.n	83ef4 <prvInitialiseTCBVariables+0x34>
		{
			break;
   83ef2:	e005      	b.n	83f00 <prvInitialiseTCBVariables+0x40>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   83ef4:	697b      	ldr	r3, [r7, #20]
   83ef6:	3301      	adds	r3, #1
   83ef8:	617b      	str	r3, [r7, #20]
   83efa:	697b      	ldr	r3, [r7, #20]
   83efc:	2b09      	cmp	r3, #9
   83efe:	d9e9      	bls.n	83ed4 <prvInitialiseTCBVariables+0x14>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   83f00:	68fb      	ldr	r3, [r7, #12]
   83f02:	2200      	movs	r2, #0
   83f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   83f08:	687b      	ldr	r3, [r7, #4]
   83f0a:	2b04      	cmp	r3, #4
   83f0c:	d901      	bls.n	83f12 <prvInitialiseTCBVariables+0x52>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   83f0e:	2304      	movs	r3, #4
   83f10:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
   83f12:	68fb      	ldr	r3, [r7, #12]
   83f14:	687a      	ldr	r2, [r7, #4]
   83f16:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   83f18:	68fb      	ldr	r3, [r7, #12]
   83f1a:	687a      	ldr	r2, [r7, #4]
   83f1c:	641a      	str	r2, [r3, #64]	; 0x40
		pxTCB->uxMutexesHeld = 0;
   83f1e:	68fb      	ldr	r3, [r7, #12]
   83f20:	2200      	movs	r2, #0
   83f22:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   83f24:	68fb      	ldr	r3, [r7, #12]
   83f26:	3304      	adds	r3, #4
   83f28:	4618      	mov	r0, r3
   83f2a:	4b0a      	ldr	r3, [pc, #40]	; (83f54 <prvInitialiseTCBVariables+0x94>)
   83f2c:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   83f2e:	68fb      	ldr	r3, [r7, #12]
   83f30:	3318      	adds	r3, #24
   83f32:	4618      	mov	r0, r3
   83f34:	4b07      	ldr	r3, [pc, #28]	; (83f54 <prvInitialiseTCBVariables+0x94>)
   83f36:	4798      	blx	r3

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   83f38:	68fb      	ldr	r3, [r7, #12]
   83f3a:	68fa      	ldr	r2, [r7, #12]
   83f3c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   83f3e:	687b      	ldr	r3, [r7, #4]
   83f40:	f1c3 0205 	rsb	r2, r3, #5
   83f44:	68fb      	ldr	r3, [r7, #12]
   83f46:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   83f48:	68fb      	ldr	r3, [r7, #12]
   83f4a:	68fa      	ldr	r2, [r7, #12]
   83f4c:	625a      	str	r2, [r3, #36]	; 0x24
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
   83f4e:	3718      	adds	r7, #24
   83f50:	46bd      	mov	sp, r7
   83f52:	bd80      	pop	{r7, pc}
   83f54:	0008241d 	.word	0x0008241d

00083f58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   83f58:	b580      	push	{r7, lr}
   83f5a:	b082      	sub	sp, #8
   83f5c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   83f5e:	2300      	movs	r3, #0
   83f60:	607b      	str	r3, [r7, #4]
   83f62:	e00c      	b.n	83f7e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   83f64:	687a      	ldr	r2, [r7, #4]
   83f66:	4613      	mov	r3, r2
   83f68:	009b      	lsls	r3, r3, #2
   83f6a:	4413      	add	r3, r2
   83f6c:	009b      	lsls	r3, r3, #2
   83f6e:	4a11      	ldr	r2, [pc, #68]	; (83fb4 <prvInitialiseTaskLists+0x5c>)
   83f70:	4413      	add	r3, r2
   83f72:	4618      	mov	r0, r3
   83f74:	4b10      	ldr	r3, [pc, #64]	; (83fb8 <prvInitialiseTaskLists+0x60>)
   83f76:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   83f78:	687b      	ldr	r3, [r7, #4]
   83f7a:	3301      	adds	r3, #1
   83f7c:	607b      	str	r3, [r7, #4]
   83f7e:	687b      	ldr	r3, [r7, #4]
   83f80:	2b04      	cmp	r3, #4
   83f82:	d9ef      	bls.n	83f64 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   83f84:	480d      	ldr	r0, [pc, #52]	; (83fbc <prvInitialiseTaskLists+0x64>)
   83f86:	4b0c      	ldr	r3, [pc, #48]	; (83fb8 <prvInitialiseTaskLists+0x60>)
   83f88:	4798      	blx	r3
	vListInitialise( &xDelayedTaskList2 );
   83f8a:	480d      	ldr	r0, [pc, #52]	; (83fc0 <prvInitialiseTaskLists+0x68>)
   83f8c:	4b0a      	ldr	r3, [pc, #40]	; (83fb8 <prvInitialiseTaskLists+0x60>)
   83f8e:	4798      	blx	r3
	vListInitialise( &xPendingReadyList );
   83f90:	480c      	ldr	r0, [pc, #48]	; (83fc4 <prvInitialiseTaskLists+0x6c>)
   83f92:	4b09      	ldr	r3, [pc, #36]	; (83fb8 <prvInitialiseTaskLists+0x60>)
   83f94:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   83f96:	480c      	ldr	r0, [pc, #48]	; (83fc8 <prvInitialiseTaskLists+0x70>)
   83f98:	4b07      	ldr	r3, [pc, #28]	; (83fb8 <prvInitialiseTaskLists+0x60>)
   83f9a:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   83f9c:	480b      	ldr	r0, [pc, #44]	; (83fcc <prvInitialiseTaskLists+0x74>)
   83f9e:	4b06      	ldr	r3, [pc, #24]	; (83fb8 <prvInitialiseTaskLists+0x60>)
   83fa0:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   83fa2:	4b0b      	ldr	r3, [pc, #44]	; (83fd0 <prvInitialiseTaskLists+0x78>)
   83fa4:	4a05      	ldr	r2, [pc, #20]	; (83fbc <prvInitialiseTaskLists+0x64>)
   83fa6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   83fa8:	4b0a      	ldr	r3, [pc, #40]	; (83fd4 <prvInitialiseTaskLists+0x7c>)
   83faa:	4a05      	ldr	r2, [pc, #20]	; (83fc0 <prvInitialiseTaskLists+0x68>)
   83fac:	601a      	str	r2, [r3, #0]
}
   83fae:	3708      	adds	r7, #8
   83fb0:	46bd      	mov	sp, r7
   83fb2:	bd80      	pop	{r7, pc}
   83fb4:	2007a690 	.word	0x2007a690
   83fb8:	000823dd 	.word	0x000823dd
   83fbc:	2007a6f4 	.word	0x2007a6f4
   83fc0:	2007a708 	.word	0x2007a708
   83fc4:	2007a724 	.word	0x2007a724
   83fc8:	2007a738 	.word	0x2007a738
   83fcc:	2007a750 	.word	0x2007a750
   83fd0:	2007a71c 	.word	0x2007a71c
   83fd4:	2007a720 	.word	0x2007a720

00083fd8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   83fd8:	b580      	push	{r7, lr}
   83fda:	b082      	sub	sp, #8
   83fdc:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
   83fde:	e028      	b.n	84032 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
   83fe0:	4b17      	ldr	r3, [pc, #92]	; (84040 <prvCheckTasksWaitingTermination+0x68>)
   83fe2:	4798      	blx	r3
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   83fe4:	4b17      	ldr	r3, [pc, #92]	; (84044 <prvCheckTasksWaitingTermination+0x6c>)
   83fe6:	681b      	ldr	r3, [r3, #0]
   83fe8:	2b00      	cmp	r3, #0
   83fea:	bf14      	ite	ne
   83fec:	2300      	movne	r3, #0
   83fee:	2301      	moveq	r3, #1
   83ff0:	b2db      	uxtb	r3, r3
   83ff2:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
   83ff4:	4b14      	ldr	r3, [pc, #80]	; (84048 <prvCheckTasksWaitingTermination+0x70>)
   83ff6:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   83ff8:	687b      	ldr	r3, [r7, #4]
   83ffa:	2b00      	cmp	r3, #0
   83ffc:	d119      	bne.n	84032 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
   83ffe:	4b13      	ldr	r3, [pc, #76]	; (8404c <prvCheckTasksWaitingTermination+0x74>)
   84000:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
   84002:	4b10      	ldr	r3, [pc, #64]	; (84044 <prvCheckTasksWaitingTermination+0x6c>)
   84004:	68db      	ldr	r3, [r3, #12]
   84006:	68db      	ldr	r3, [r3, #12]
   84008:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   8400a:	683b      	ldr	r3, [r7, #0]
   8400c:	3304      	adds	r3, #4
   8400e:	4618      	mov	r0, r3
   84010:	4b0f      	ldr	r3, [pc, #60]	; (84050 <prvCheckTasksWaitingTermination+0x78>)
   84012:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   84014:	4b0f      	ldr	r3, [pc, #60]	; (84054 <prvCheckTasksWaitingTermination+0x7c>)
   84016:	681b      	ldr	r3, [r3, #0]
   84018:	1e5a      	subs	r2, r3, #1
   8401a:	4b0e      	ldr	r3, [pc, #56]	; (84054 <prvCheckTasksWaitingTermination+0x7c>)
   8401c:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   8401e:	4b0e      	ldr	r3, [pc, #56]	; (84058 <prvCheckTasksWaitingTermination+0x80>)
   84020:	681b      	ldr	r3, [r3, #0]
   84022:	1e5a      	subs	r2, r3, #1
   84024:	4b0c      	ldr	r3, [pc, #48]	; (84058 <prvCheckTasksWaitingTermination+0x80>)
   84026:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
   84028:	4b0c      	ldr	r3, [pc, #48]	; (8405c <prvCheckTasksWaitingTermination+0x84>)
   8402a:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
   8402c:	6838      	ldr	r0, [r7, #0]
   8402e:	4b0c      	ldr	r3, [pc, #48]	; (84060 <prvCheckTasksWaitingTermination+0x88>)
   84030:	4798      	blx	r3
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
   84032:	4b09      	ldr	r3, [pc, #36]	; (84058 <prvCheckTasksWaitingTermination+0x80>)
   84034:	681b      	ldr	r3, [r3, #0]
   84036:	2b00      	cmp	r3, #0
   84038:	d1d2      	bne.n	83fe0 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
   8403a:	3708      	adds	r7, #8
   8403c:	46bd      	mov	sp, r7
   8403e:	bd80      	pop	{r7, pc}
   84040:	000837d5 	.word	0x000837d5
   84044:	2007a738 	.word	0x2007a738
   84048:	000837f1 	.word	0x000837f1
   8404c:	000826e9 	.word	0x000826e9
   84050:	000824ed 	.word	0x000824ed
   84054:	2007a764 	.word	0x2007a764
   84058:	2007a74c 	.word	0x2007a74c
   8405c:	0008272d 	.word	0x0008272d
   84060:	00084145 	.word	0x00084145

00084064 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
   84064:	b580      	push	{r7, lr}
   84066:	b082      	sub	sp, #8
   84068:	af00      	add	r7, sp, #0
   8406a:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   8406c:	4b13      	ldr	r3, [pc, #76]	; (840bc <prvAddCurrentTaskToDelayedList+0x58>)
   8406e:	681b      	ldr	r3, [r3, #0]
   84070:	687a      	ldr	r2, [r7, #4]
   84072:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
   84074:	4b12      	ldr	r3, [pc, #72]	; (840c0 <prvAddCurrentTaskToDelayedList+0x5c>)
   84076:	681b      	ldr	r3, [r3, #0]
   84078:	687a      	ldr	r2, [r7, #4]
   8407a:	429a      	cmp	r2, r3
   8407c:	d209      	bcs.n	84092 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   8407e:	4b11      	ldr	r3, [pc, #68]	; (840c4 <prvAddCurrentTaskToDelayedList+0x60>)
   84080:	681a      	ldr	r2, [r3, #0]
   84082:	4b0e      	ldr	r3, [pc, #56]	; (840bc <prvAddCurrentTaskToDelayedList+0x58>)
   84084:	681b      	ldr	r3, [r3, #0]
   84086:	3304      	adds	r3, #4
   84088:	4610      	mov	r0, r2
   8408a:	4619      	mov	r1, r3
   8408c:	4b0e      	ldr	r3, [pc, #56]	; (840c8 <prvAddCurrentTaskToDelayedList+0x64>)
   8408e:	4798      	blx	r3
   84090:	e010      	b.n	840b4 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   84092:	4b0e      	ldr	r3, [pc, #56]	; (840cc <prvAddCurrentTaskToDelayedList+0x68>)
   84094:	681a      	ldr	r2, [r3, #0]
   84096:	4b09      	ldr	r3, [pc, #36]	; (840bc <prvAddCurrentTaskToDelayedList+0x58>)
   84098:	681b      	ldr	r3, [r3, #0]
   8409a:	3304      	adds	r3, #4
   8409c:	4610      	mov	r0, r2
   8409e:	4619      	mov	r1, r3
   840a0:	4b09      	ldr	r3, [pc, #36]	; (840c8 <prvAddCurrentTaskToDelayedList+0x64>)
   840a2:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   840a4:	4b0a      	ldr	r3, [pc, #40]	; (840d0 <prvAddCurrentTaskToDelayedList+0x6c>)
   840a6:	681b      	ldr	r3, [r3, #0]
   840a8:	687a      	ldr	r2, [r7, #4]
   840aa:	429a      	cmp	r2, r3
   840ac:	d202      	bcs.n	840b4 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
   840ae:	4b08      	ldr	r3, [pc, #32]	; (840d0 <prvAddCurrentTaskToDelayedList+0x6c>)
   840b0:	687a      	ldr	r2, [r7, #4]
   840b2:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
   840b4:	3708      	adds	r7, #8
   840b6:	46bd      	mov	sp, r7
   840b8:	bd80      	pop	{r7, pc}
   840ba:	bf00      	nop
   840bc:	2007a68c 	.word	0x2007a68c
   840c0:	2007a768 	.word	0x2007a768
   840c4:	2007a720 	.word	0x2007a720
   840c8:	0008247d 	.word	0x0008247d
   840cc:	2007a71c 	.word	0x2007a71c
   840d0:	20070014 	.word	0x20070014

000840d4 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
   840d4:	b580      	push	{r7, lr}
   840d6:	b084      	sub	sp, #16
   840d8:	af00      	add	r7, sp, #0
   840da:	4603      	mov	r3, r0
   840dc:	6039      	str	r1, [r7, #0]
   840de:	80fb      	strh	r3, [r7, #6]
TCB_t *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
   840e0:	2048      	movs	r0, #72	; 0x48
   840e2:	4b15      	ldr	r3, [pc, #84]	; (84138 <prvAllocateTCBAndStack+0x64>)
   840e4:	4798      	blx	r3
   840e6:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
   840e8:	68fb      	ldr	r3, [r7, #12]
   840ea:	2b00      	cmp	r3, #0
   840ec:	d01f      	beq.n	8412e <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   840ee:	683b      	ldr	r3, [r7, #0]
   840f0:	2b00      	cmp	r3, #0
   840f2:	d106      	bne.n	84102 <prvAllocateTCBAndStack+0x2e>
   840f4:	88fb      	ldrh	r3, [r7, #6]
   840f6:	009b      	lsls	r3, r3, #2
   840f8:	4618      	mov	r0, r3
   840fa:	4b0f      	ldr	r3, [pc, #60]	; (84138 <prvAllocateTCBAndStack+0x64>)
   840fc:	4798      	blx	r3
   840fe:	4603      	mov	r3, r0
   84100:	e000      	b.n	84104 <prvAllocateTCBAndStack+0x30>
   84102:	683b      	ldr	r3, [r7, #0]
   84104:	68fa      	ldr	r2, [r7, #12]
   84106:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   84108:	68fb      	ldr	r3, [r7, #12]
   8410a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8410c:	2b00      	cmp	r3, #0
   8410e:	d105      	bne.n	8411c <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   84110:	68f8      	ldr	r0, [r7, #12]
   84112:	4b0a      	ldr	r3, [pc, #40]	; (8413c <prvAllocateTCBAndStack+0x68>)
   84114:	4798      	blx	r3
			pxNewTCB = NULL;
   84116:	2300      	movs	r3, #0
   84118:	60fb      	str	r3, [r7, #12]
   8411a:	e008      	b.n	8412e <prvAllocateTCBAndStack+0x5a>
		{
			/* Avoid dependency on memset() if it is not required. */
			#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
			{
				/* Just to help debugging. */
				( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
   8411c:	68fb      	ldr	r3, [r7, #12]
   8411e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   84120:	88fb      	ldrh	r3, [r7, #6]
   84122:	009b      	lsls	r3, r3, #2
   84124:	4610      	mov	r0, r2
   84126:	21a5      	movs	r1, #165	; 0xa5
   84128:	461a      	mov	r2, r3
   8412a:	4b05      	ldr	r3, [pc, #20]	; (84140 <prvAllocateTCBAndStack+0x6c>)
   8412c:	4798      	blx	r3
			}
			#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
		}
	}

	return pxNewTCB;
   8412e:	68fb      	ldr	r3, [r7, #12]
}
   84130:	4618      	mov	r0, r3
   84132:	3710      	adds	r7, #16
   84134:	46bd      	mov	sp, r7
   84136:	bd80      	pop	{r7, pc}
   84138:	00082889 	.word	0x00082889
   8413c:	00082a01 	.word	0x00082a01
   84140:	00085479 	.word	0x00085479

00084144 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   84144:	b580      	push	{r7, lr}
   84146:	b082      	sub	sp, #8
   84148:	af00      	add	r7, sp, #0
   8414a:	6078      	str	r0, [r7, #4]
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
		vPortFreeAligned( pxTCB->pxStack );
   8414c:	687b      	ldr	r3, [r7, #4]
   8414e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84150:	4618      	mov	r0, r3
   84152:	4b04      	ldr	r3, [pc, #16]	; (84164 <prvDeleteTCB+0x20>)
   84154:	4798      	blx	r3
		vPortFree( pxTCB );
   84156:	6878      	ldr	r0, [r7, #4]
   84158:	4b02      	ldr	r3, [pc, #8]	; (84164 <prvDeleteTCB+0x20>)
   8415a:	4798      	blx	r3
	}
   8415c:	3708      	adds	r7, #8
   8415e:	46bd      	mov	sp, r7
   84160:	bd80      	pop	{r7, pc}
   84162:	bf00      	nop
   84164:	00082a01 	.word	0x00082a01

00084168 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   84168:	b480      	push	{r7}
   8416a:	b083      	sub	sp, #12
   8416c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   8416e:	4b0e      	ldr	r3, [pc, #56]	; (841a8 <prvResetNextTaskUnblockTime+0x40>)
   84170:	681b      	ldr	r3, [r3, #0]
   84172:	681b      	ldr	r3, [r3, #0]
   84174:	2b00      	cmp	r3, #0
   84176:	d101      	bne.n	8417c <prvResetNextTaskUnblockTime+0x14>
   84178:	2301      	movs	r3, #1
   8417a:	e000      	b.n	8417e <prvResetNextTaskUnblockTime+0x16>
   8417c:	2300      	movs	r3, #0
   8417e:	2b00      	cmp	r3, #0
   84180:	d004      	beq.n	8418c <prvResetNextTaskUnblockTime+0x24>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   84182:	4b0a      	ldr	r3, [pc, #40]	; (841ac <prvResetNextTaskUnblockTime+0x44>)
   84184:	f04f 32ff 	mov.w	r2, #4294967295
   84188:	601a      	str	r2, [r3, #0]
   8418a:	e008      	b.n	8419e <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   8418c:	4b06      	ldr	r3, [pc, #24]	; (841a8 <prvResetNextTaskUnblockTime+0x40>)
   8418e:	681b      	ldr	r3, [r3, #0]
   84190:	68db      	ldr	r3, [r3, #12]
   84192:	68db      	ldr	r3, [r3, #12]
   84194:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
   84196:	687b      	ldr	r3, [r7, #4]
   84198:	685a      	ldr	r2, [r3, #4]
   8419a:	4b04      	ldr	r3, [pc, #16]	; (841ac <prvResetNextTaskUnblockTime+0x44>)
   8419c:	601a      	str	r2, [r3, #0]
	}
}
   8419e:	370c      	adds	r7, #12
   841a0:	46bd      	mov	sp, r7
   841a2:	f85d 7b04 	ldr.w	r7, [sp], #4
   841a6:	4770      	bx	lr
   841a8:	2007a71c 	.word	0x2007a71c
   841ac:	20070014 	.word	0x20070014

000841b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   841b0:	b480      	push	{r7}
   841b2:	b083      	sub	sp, #12
   841b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   841b6:	4b0b      	ldr	r3, [pc, #44]	; (841e4 <xTaskGetSchedulerState+0x34>)
   841b8:	681b      	ldr	r3, [r3, #0]
   841ba:	2b00      	cmp	r3, #0
   841bc:	d102      	bne.n	841c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   841be:	2301      	movs	r3, #1
   841c0:	607b      	str	r3, [r7, #4]
   841c2:	e008      	b.n	841d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   841c4:	4b08      	ldr	r3, [pc, #32]	; (841e8 <xTaskGetSchedulerState+0x38>)
   841c6:	681b      	ldr	r3, [r3, #0]
   841c8:	2b00      	cmp	r3, #0
   841ca:	d102      	bne.n	841d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
   841cc:	2302      	movs	r3, #2
   841ce:	607b      	str	r3, [r7, #4]
   841d0:	e001      	b.n	841d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   841d2:	2300      	movs	r3, #0
   841d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   841d6:	687b      	ldr	r3, [r7, #4]
	}
   841d8:	4618      	mov	r0, r3
   841da:	370c      	adds	r7, #12
   841dc:	46bd      	mov	sp, r7
   841de:	f85d 7b04 	ldr.w	r7, [sp], #4
   841e2:	4770      	bx	lr
   841e4:	2007a770 	.word	0x2007a770
   841e8:	2007a784 	.word	0x2007a784

000841ec <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   841ec:	b580      	push	{r7, lr}
   841ee:	b084      	sub	sp, #16
   841f0:	af00      	add	r7, sp, #0
   841f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   841f4:	687b      	ldr	r3, [r7, #4]
   841f6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   841f8:	687b      	ldr	r3, [r7, #4]
   841fa:	2b00      	cmp	r3, #0
   841fc:	d062      	beq.n	842c4 <vTaskPriorityInherit+0xd8>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   841fe:	68fb      	ldr	r3, [r7, #12]
   84200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84202:	4b32      	ldr	r3, [pc, #200]	; (842cc <vTaskPriorityInherit+0xe0>)
   84204:	681b      	ldr	r3, [r3, #0]
   84206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   84208:	429a      	cmp	r2, r3
   8420a:	d25b      	bcs.n	842c4 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   8420c:	68fb      	ldr	r3, [r7, #12]
   8420e:	699b      	ldr	r3, [r3, #24]
   84210:	2b00      	cmp	r3, #0
   84212:	db06      	blt.n	84222 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   84214:	4b2d      	ldr	r3, [pc, #180]	; (842cc <vTaskPriorityInherit+0xe0>)
   84216:	681b      	ldr	r3, [r3, #0]
   84218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8421a:	f1c3 0205 	rsb	r2, r3, #5
   8421e:	68fb      	ldr	r3, [r7, #12]
   84220:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   84222:	68fb      	ldr	r3, [r7, #12]
   84224:	6959      	ldr	r1, [r3, #20]
   84226:	68fb      	ldr	r3, [r7, #12]
   84228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8422a:	4613      	mov	r3, r2
   8422c:	009b      	lsls	r3, r3, #2
   8422e:	4413      	add	r3, r2
   84230:	009b      	lsls	r3, r3, #2
   84232:	4a27      	ldr	r2, [pc, #156]	; (842d0 <vTaskPriorityInherit+0xe4>)
   84234:	4413      	add	r3, r2
   84236:	4299      	cmp	r1, r3
   84238:	d101      	bne.n	8423e <vTaskPriorityInherit+0x52>
   8423a:	2301      	movs	r3, #1
   8423c:	e000      	b.n	84240 <vTaskPriorityInherit+0x54>
   8423e:	2300      	movs	r3, #0
   84240:	2b00      	cmp	r3, #0
   84242:	d03a      	beq.n	842ba <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   84244:	68fb      	ldr	r3, [r7, #12]
   84246:	3304      	adds	r3, #4
   84248:	4618      	mov	r0, r3
   8424a:	4b22      	ldr	r3, [pc, #136]	; (842d4 <vTaskPriorityInherit+0xe8>)
   8424c:	4798      	blx	r3
   8424e:	4603      	mov	r3, r0
   84250:	2b00      	cmp	r3, #0
   84252:	d115      	bne.n	84280 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   84254:	68fb      	ldr	r3, [r7, #12]
   84256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84258:	491d      	ldr	r1, [pc, #116]	; (842d0 <vTaskPriorityInherit+0xe4>)
   8425a:	4613      	mov	r3, r2
   8425c:	009b      	lsls	r3, r3, #2
   8425e:	4413      	add	r3, r2
   84260:	009b      	lsls	r3, r3, #2
   84262:	440b      	add	r3, r1
   84264:	681b      	ldr	r3, [r3, #0]
   84266:	2b00      	cmp	r3, #0
   84268:	d10a      	bne.n	84280 <vTaskPriorityInherit+0x94>
   8426a:	68fb      	ldr	r3, [r7, #12]
   8426c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8426e:	2201      	movs	r2, #1
   84270:	fa02 f303 	lsl.w	r3, r2, r3
   84274:	43da      	mvns	r2, r3
   84276:	4b18      	ldr	r3, [pc, #96]	; (842d8 <vTaskPriorityInherit+0xec>)
   84278:	681b      	ldr	r3, [r3, #0]
   8427a:	401a      	ands	r2, r3
   8427c:	4b16      	ldr	r3, [pc, #88]	; (842d8 <vTaskPriorityInherit+0xec>)
   8427e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   84280:	4b12      	ldr	r3, [pc, #72]	; (842cc <vTaskPriorityInherit+0xe0>)
   84282:	681b      	ldr	r3, [r3, #0]
   84284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84286:	68fb      	ldr	r3, [r7, #12]
   84288:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
   8428a:	68fb      	ldr	r3, [r7, #12]
   8428c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8428e:	2201      	movs	r2, #1
   84290:	409a      	lsls	r2, r3
   84292:	4b11      	ldr	r3, [pc, #68]	; (842d8 <vTaskPriorityInherit+0xec>)
   84294:	681b      	ldr	r3, [r3, #0]
   84296:	431a      	orrs	r2, r3
   84298:	4b0f      	ldr	r3, [pc, #60]	; (842d8 <vTaskPriorityInherit+0xec>)
   8429a:	601a      	str	r2, [r3, #0]
   8429c:	68fb      	ldr	r3, [r7, #12]
   8429e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   842a0:	4613      	mov	r3, r2
   842a2:	009b      	lsls	r3, r3, #2
   842a4:	4413      	add	r3, r2
   842a6:	009b      	lsls	r3, r3, #2
   842a8:	4a09      	ldr	r2, [pc, #36]	; (842d0 <vTaskPriorityInherit+0xe4>)
   842aa:	441a      	add	r2, r3
   842ac:	68fb      	ldr	r3, [r7, #12]
   842ae:	3304      	adds	r3, #4
   842b0:	4610      	mov	r0, r2
   842b2:	4619      	mov	r1, r3
   842b4:	4b09      	ldr	r3, [pc, #36]	; (842dc <vTaskPriorityInherit+0xf0>)
   842b6:	4798      	blx	r3
   842b8:	e004      	b.n	842c4 <vTaskPriorityInherit+0xd8>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   842ba:	4b04      	ldr	r3, [pc, #16]	; (842cc <vTaskPriorityInherit+0xe0>)
   842bc:	681b      	ldr	r3, [r3, #0]
   842be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   842c0:	68fb      	ldr	r3, [r7, #12]
   842c2:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   842c4:	3710      	adds	r7, #16
   842c6:	46bd      	mov	sp, r7
   842c8:	bd80      	pop	{r7, pc}
   842ca:	bf00      	nop
   842cc:	2007a68c 	.word	0x2007a68c
   842d0:	2007a690 	.word	0x2007a690
   842d4:	000824ed 	.word	0x000824ed
   842d8:	2007a76c 	.word	0x2007a76c
   842dc:	00082435 	.word	0x00082435

000842e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   842e0:	b580      	push	{r7, lr}
   842e2:	b084      	sub	sp, #16
   842e4:	af00      	add	r7, sp, #0
   842e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   842e8:	687b      	ldr	r3, [r7, #4]
   842ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   842ec:	2300      	movs	r3, #0
   842ee:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   842f0:	687b      	ldr	r3, [r7, #4]
   842f2:	2b00      	cmp	r3, #0
   842f4:	d056      	beq.n	843a4 <xTaskPriorityDisinherit+0xc4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
   842f6:	68bb      	ldr	r3, [r7, #8]
   842f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   842fa:	2b00      	cmp	r3, #0
   842fc:	d102      	bne.n	84304 <xTaskPriorityDisinherit+0x24>
   842fe:	4b2c      	ldr	r3, [pc, #176]	; (843b0 <xTaskPriorityDisinherit+0xd0>)
   84300:	4798      	blx	r3
   84302:	e7fe      	b.n	84302 <xTaskPriorityDisinherit+0x22>
			( pxTCB->uxMutexesHeld )--;
   84304:	68bb      	ldr	r3, [r7, #8]
   84306:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   84308:	1e5a      	subs	r2, r3, #1
   8430a:	68bb      	ldr	r3, [r7, #8]
   8430c:	645a      	str	r2, [r3, #68]	; 0x44

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   8430e:	68bb      	ldr	r3, [r7, #8]
   84310:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84312:	68bb      	ldr	r3, [r7, #8]
   84314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   84316:	429a      	cmp	r2, r3
   84318:	d044      	beq.n	843a4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   8431a:	68bb      	ldr	r3, [r7, #8]
   8431c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   8431e:	2b00      	cmp	r3, #0
   84320:	d140      	bne.n	843a4 <xTaskPriorityDisinherit+0xc4>
				{
					/* The holding task must be the running task to be able to give
					the mutex back.  Remove the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   84322:	68bb      	ldr	r3, [r7, #8]
   84324:	3304      	adds	r3, #4
   84326:	4618      	mov	r0, r3
   84328:	4b22      	ldr	r3, [pc, #136]	; (843b4 <xTaskPriorityDisinherit+0xd4>)
   8432a:	4798      	blx	r3
   8432c:	4603      	mov	r3, r0
   8432e:	2b00      	cmp	r3, #0
   84330:	d115      	bne.n	8435e <xTaskPriorityDisinherit+0x7e>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   84332:	68bb      	ldr	r3, [r7, #8]
   84334:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84336:	4920      	ldr	r1, [pc, #128]	; (843b8 <xTaskPriorityDisinherit+0xd8>)
   84338:	4613      	mov	r3, r2
   8433a:	009b      	lsls	r3, r3, #2
   8433c:	4413      	add	r3, r2
   8433e:	009b      	lsls	r3, r3, #2
   84340:	440b      	add	r3, r1
   84342:	681b      	ldr	r3, [r3, #0]
   84344:	2b00      	cmp	r3, #0
   84346:	d10a      	bne.n	8435e <xTaskPriorityDisinherit+0x7e>
   84348:	68bb      	ldr	r3, [r7, #8]
   8434a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8434c:	2201      	movs	r2, #1
   8434e:	fa02 f303 	lsl.w	r3, r2, r3
   84352:	43da      	mvns	r2, r3
   84354:	4b19      	ldr	r3, [pc, #100]	; (843bc <xTaskPriorityDisinherit+0xdc>)
   84356:	681b      	ldr	r3, [r3, #0]
   84358:	401a      	ands	r2, r3
   8435a:	4b18      	ldr	r3, [pc, #96]	; (843bc <xTaskPriorityDisinherit+0xdc>)
   8435c:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the new
					ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   8435e:	68bb      	ldr	r3, [r7, #8]
   84360:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   84362:	68bb      	ldr	r3, [r7, #8]
   84364:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   84366:	68bb      	ldr	r3, [r7, #8]
   84368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8436a:	f1c3 0205 	rsb	r2, r3, #5
   8436e:	68bb      	ldr	r3, [r7, #8]
   84370:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   84372:	68bb      	ldr	r3, [r7, #8]
   84374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   84376:	2201      	movs	r2, #1
   84378:	409a      	lsls	r2, r3
   8437a:	4b10      	ldr	r3, [pc, #64]	; (843bc <xTaskPriorityDisinherit+0xdc>)
   8437c:	681b      	ldr	r3, [r3, #0]
   8437e:	431a      	orrs	r2, r3
   84380:	4b0e      	ldr	r3, [pc, #56]	; (843bc <xTaskPriorityDisinherit+0xdc>)
   84382:	601a      	str	r2, [r3, #0]
   84384:	68bb      	ldr	r3, [r7, #8]
   84386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84388:	4613      	mov	r3, r2
   8438a:	009b      	lsls	r3, r3, #2
   8438c:	4413      	add	r3, r2
   8438e:	009b      	lsls	r3, r3, #2
   84390:	4a09      	ldr	r2, [pc, #36]	; (843b8 <xTaskPriorityDisinherit+0xd8>)
   84392:	441a      	add	r2, r3
   84394:	68bb      	ldr	r3, [r7, #8]
   84396:	3304      	adds	r3, #4
   84398:	4610      	mov	r0, r2
   8439a:	4619      	mov	r1, r3
   8439c:	4b08      	ldr	r3, [pc, #32]	; (843c0 <xTaskPriorityDisinherit+0xe0>)
   8439e:	4798      	blx	r3

					/* Return true to indicate that a context switch is required.
					This is only actually required in the corner case whereby
					multiple mutexes were held and the mutexes were given back
					in an order different to that in which they were taken. */
					xReturn = pdTRUE;
   843a0:	2301      	movs	r3, #1
   843a2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   843a4:	68fb      	ldr	r3, [r7, #12]
	}
   843a6:	4618      	mov	r0, r3
   843a8:	3710      	adds	r7, #16
   843aa:	46bd      	mov	sp, r7
   843ac:	bd80      	pop	{r7, pc}
   843ae:	bf00      	nop
   843b0:	00082765 	.word	0x00082765
   843b4:	000824ed 	.word	0x000824ed
   843b8:	2007a690 	.word	0x2007a690
   843bc:	2007a76c 	.word	0x2007a76c
   843c0:	00082435 	.word	0x00082435

000843c4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
   843c4:	b480      	push	{r7}
   843c6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   843c8:	4b07      	ldr	r3, [pc, #28]	; (843e8 <pvTaskIncrementMutexHeldCount+0x24>)
   843ca:	681b      	ldr	r3, [r3, #0]
   843cc:	2b00      	cmp	r3, #0
   843ce:	d004      	beq.n	843da <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   843d0:	4b05      	ldr	r3, [pc, #20]	; (843e8 <pvTaskIncrementMutexHeldCount+0x24>)
   843d2:	681b      	ldr	r3, [r3, #0]
   843d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   843d6:	3201      	adds	r2, #1
   843d8:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
   843da:	4b03      	ldr	r3, [pc, #12]	; (843e8 <pvTaskIncrementMutexHeldCount+0x24>)
   843dc:	681b      	ldr	r3, [r3, #0]
	}
   843de:	4618      	mov	r0, r3
   843e0:	46bd      	mov	sp, r7
   843e2:	f85d 7b04 	ldr.w	r7, [sp], #4
   843e6:	4770      	bx	lr
   843e8:	2007a68c 	.word	0x2007a68c

000843ec <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   843ec:	b590      	push	{r4, r7, lr}
   843ee:	b087      	sub	sp, #28
   843f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
   843f2:	2300      	movs	r3, #0
   843f4:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   843f6:	4b10      	ldr	r3, [pc, #64]	; (84438 <xTimerCreateTimerTask+0x4c>)
   843f8:	4798      	blx	r3

	if( xTimerQueue != NULL )
   843fa:	4b10      	ldr	r3, [pc, #64]	; (8443c <xTimerCreateTimerTask+0x50>)
   843fc:	681b      	ldr	r3, [r3, #0]
   843fe:	2b00      	cmp	r3, #0
   84400:	d00f      	beq.n	84422 <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   84402:	2302      	movs	r3, #2
   84404:	9300      	str	r3, [sp, #0]
   84406:	2300      	movs	r3, #0
   84408:	9301      	str	r3, [sp, #4]
   8440a:	2300      	movs	r3, #0
   8440c:	9302      	str	r3, [sp, #8]
   8440e:	2300      	movs	r3, #0
   84410:	9303      	str	r3, [sp, #12]
   84412:	480b      	ldr	r0, [pc, #44]	; (84440 <xTimerCreateTimerTask+0x54>)
   84414:	490b      	ldr	r1, [pc, #44]	; (84444 <xTimerCreateTimerTask+0x58>)
   84416:	f44f 7282 	mov.w	r2, #260	; 0x104
   8441a:	2300      	movs	r3, #0
   8441c:	4c0a      	ldr	r4, [pc, #40]	; (84448 <xTimerCreateTimerTask+0x5c>)
   8441e:	47a0      	blx	r4
   84420:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   84422:	687b      	ldr	r3, [r7, #4]
   84424:	2b00      	cmp	r3, #0
   84426:	d102      	bne.n	8442e <xTimerCreateTimerTask+0x42>
   84428:	4b08      	ldr	r3, [pc, #32]	; (8444c <xTimerCreateTimerTask+0x60>)
   8442a:	4798      	blx	r3
   8442c:	e7fe      	b.n	8442c <xTimerCreateTimerTask+0x40>
	return xReturn;
   8442e:	687b      	ldr	r3, [r7, #4]
}
   84430:	4618      	mov	r0, r3
   84432:	370c      	adds	r7, #12
   84434:	46bd      	mov	sp, r7
   84436:	bd90      	pop	{r4, r7, pc}
   84438:	00084921 	.word	0x00084921
   8443c:	2007a7b8 	.word	0x2007a7b8
   84440:	00084569 	.word	0x00084569
   84444:	000856ac 	.word	0x000856ac
   84448:	000834d9 	.word	0x000834d9
   8444c:	00082765 	.word	0x00082765

00084450 <xTimerGenericCommand>:
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   84450:	b590      	push	{r4, r7, lr}
   84452:	b089      	sub	sp, #36	; 0x24
   84454:	af00      	add	r7, sp, #0
   84456:	60f8      	str	r0, [r7, #12]
   84458:	60b9      	str	r1, [r7, #8]
   8445a:	607a      	str	r2, [r7, #4]
   8445c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   8445e:	2300      	movs	r3, #0
   84460:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   84462:	4b1d      	ldr	r3, [pc, #116]	; (844d8 <xTimerGenericCommand+0x88>)
   84464:	681b      	ldr	r3, [r3, #0]
   84466:	2b00      	cmp	r3, #0
   84468:	d030      	beq.n	844cc <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   8446a:	68bb      	ldr	r3, [r7, #8]
   8446c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   8446e:	687b      	ldr	r3, [r7, #4]
   84470:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
   84472:	68fb      	ldr	r3, [r7, #12]
   84474:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   84476:	68bb      	ldr	r3, [r7, #8]
   84478:	2b05      	cmp	r3, #5
   8447a:	dc1c      	bgt.n	844b6 <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   8447c:	4b17      	ldr	r3, [pc, #92]	; (844dc <xTimerGenericCommand+0x8c>)
   8447e:	4798      	blx	r3
   84480:	4603      	mov	r3, r0
   84482:	2b02      	cmp	r3, #2
   84484:	d10b      	bne.n	8449e <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   84486:	4b14      	ldr	r3, [pc, #80]	; (844d8 <xTimerGenericCommand+0x88>)
   84488:	681a      	ldr	r2, [r3, #0]
   8448a:	f107 0310 	add.w	r3, r7, #16
   8448e:	4610      	mov	r0, r2
   84490:	4619      	mov	r1, r3
   84492:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   84494:	2300      	movs	r3, #0
   84496:	4c12      	ldr	r4, [pc, #72]	; (844e0 <xTimerGenericCommand+0x90>)
   84498:	47a0      	blx	r4
   8449a:	61f8      	str	r0, [r7, #28]
   8449c:	e016      	b.n	844cc <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   8449e:	4b0e      	ldr	r3, [pc, #56]	; (844d8 <xTimerGenericCommand+0x88>)
   844a0:	681a      	ldr	r2, [r3, #0]
   844a2:	f107 0310 	add.w	r3, r7, #16
   844a6:	4610      	mov	r0, r2
   844a8:	4619      	mov	r1, r3
   844aa:	2200      	movs	r2, #0
   844ac:	2300      	movs	r3, #0
   844ae:	4c0c      	ldr	r4, [pc, #48]	; (844e0 <xTimerGenericCommand+0x90>)
   844b0:	47a0      	blx	r4
   844b2:	61f8      	str	r0, [r7, #28]
   844b4:	e00a      	b.n	844cc <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   844b6:	4b08      	ldr	r3, [pc, #32]	; (844d8 <xTimerGenericCommand+0x88>)
   844b8:	681a      	ldr	r2, [r3, #0]
   844ba:	f107 0310 	add.w	r3, r7, #16
   844be:	4610      	mov	r0, r2
   844c0:	4619      	mov	r1, r3
   844c2:	683a      	ldr	r2, [r7, #0]
   844c4:	2300      	movs	r3, #0
   844c6:	4c07      	ldr	r4, [pc, #28]	; (844e4 <xTimerGenericCommand+0x94>)
   844c8:	47a0      	blx	r4
   844ca:	61f8      	str	r0, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   844cc:	69fb      	ldr	r3, [r7, #28]
}
   844ce:	4618      	mov	r0, r3
   844d0:	3724      	adds	r7, #36	; 0x24
   844d2:	46bd      	mov	sp, r7
   844d4:	bd90      	pop	{r4, r7, pc}
   844d6:	bf00      	nop
   844d8:	2007a7b8 	.word	0x2007a7b8
   844dc:	000841b1 	.word	0x000841b1
   844e0:	00082d6d 	.word	0x00082d6d
   844e4:	00082f31 	.word	0x00082f31

000844e8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   844e8:	b590      	push	{r4, r7, lr}
   844ea:	b087      	sub	sp, #28
   844ec:	af02      	add	r7, sp, #8
   844ee:	6078      	str	r0, [r7, #4]
   844f0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   844f2:	4b18      	ldr	r3, [pc, #96]	; (84554 <prvProcessExpiredTimer+0x6c>)
   844f4:	681b      	ldr	r3, [r3, #0]
   844f6:	68db      	ldr	r3, [r3, #12]
   844f8:	68db      	ldr	r3, [r3, #12]
   844fa:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   844fc:	68fb      	ldr	r3, [r7, #12]
   844fe:	3304      	adds	r3, #4
   84500:	4618      	mov	r0, r3
   84502:	4b15      	ldr	r3, [pc, #84]	; (84558 <prvProcessExpiredTimer+0x70>)
   84504:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   84506:	68fb      	ldr	r3, [r7, #12]
   84508:	69db      	ldr	r3, [r3, #28]
   8450a:	2b01      	cmp	r3, #1
   8450c:	d11b      	bne.n	84546 <prvProcessExpiredTimer+0x5e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   8450e:	68fb      	ldr	r3, [r7, #12]
   84510:	699a      	ldr	r2, [r3, #24]
   84512:	687b      	ldr	r3, [r7, #4]
   84514:	4413      	add	r3, r2
   84516:	68f8      	ldr	r0, [r7, #12]
   84518:	4619      	mov	r1, r3
   8451a:	683a      	ldr	r2, [r7, #0]
   8451c:	687b      	ldr	r3, [r7, #4]
   8451e:	4c0f      	ldr	r4, [pc, #60]	; (8455c <prvProcessExpiredTimer+0x74>)
   84520:	47a0      	blx	r4
   84522:	4603      	mov	r3, r0
   84524:	2b01      	cmp	r3, #1
   84526:	d10e      	bne.n	84546 <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   84528:	2300      	movs	r3, #0
   8452a:	9300      	str	r3, [sp, #0]
   8452c:	68f8      	ldr	r0, [r7, #12]
   8452e:	2100      	movs	r1, #0
   84530:	687a      	ldr	r2, [r7, #4]
   84532:	2300      	movs	r3, #0
   84534:	4c0a      	ldr	r4, [pc, #40]	; (84560 <prvProcessExpiredTimer+0x78>)
   84536:	47a0      	blx	r4
   84538:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
   8453a:	68bb      	ldr	r3, [r7, #8]
   8453c:	2b00      	cmp	r3, #0
   8453e:	d102      	bne.n	84546 <prvProcessExpiredTimer+0x5e>
   84540:	4b08      	ldr	r3, [pc, #32]	; (84564 <prvProcessExpiredTimer+0x7c>)
   84542:	4798      	blx	r3
   84544:	e7fe      	b.n	84544 <prvProcessExpiredTimer+0x5c>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   84546:	68fb      	ldr	r3, [r7, #12]
   84548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   8454a:	68f8      	ldr	r0, [r7, #12]
   8454c:	4798      	blx	r3
}
   8454e:	3714      	adds	r7, #20
   84550:	46bd      	mov	sp, r7
   84552:	bd90      	pop	{r4, r7, pc}
   84554:	2007a7b0 	.word	0x2007a7b0
   84558:	000824ed 	.word	0x000824ed
   8455c:	000846ad 	.word	0x000846ad
   84560:	00084451 	.word	0x00084451
   84564:	00082765 	.word	0x00082765

00084568 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   84568:	b580      	push	{r7, lr}
   8456a:	b084      	sub	sp, #16
   8456c:	af00      	add	r7, sp, #0
   8456e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   84570:	f107 0308 	add.w	r3, r7, #8
   84574:	4618      	mov	r0, r3
   84576:	4b05      	ldr	r3, [pc, #20]	; (8458c <prvTimerTask+0x24>)
   84578:	4798      	blx	r3
   8457a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   8457c:	68bb      	ldr	r3, [r7, #8]
   8457e:	68f8      	ldr	r0, [r7, #12]
   84580:	4619      	mov	r1, r3
   84582:	4b03      	ldr	r3, [pc, #12]	; (84590 <prvTimerTask+0x28>)
   84584:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   84586:	4b03      	ldr	r3, [pc, #12]	; (84594 <prvTimerTask+0x2c>)
   84588:	4798      	blx	r3
	}
   8458a:	e7f1      	b.n	84570 <prvTimerTask+0x8>
   8458c:	0008461d 	.word	0x0008461d
   84590:	00084599 	.word	0x00084599
   84594:	00084735 	.word	0x00084735

00084598 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
   84598:	b580      	push	{r7, lr}
   8459a:	b084      	sub	sp, #16
   8459c:	af00      	add	r7, sp, #0
   8459e:	6078      	str	r0, [r7, #4]
   845a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   845a2:	4b17      	ldr	r3, [pc, #92]	; (84600 <prvProcessTimerOrBlockTask+0x68>)
   845a4:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   845a6:	f107 0308 	add.w	r3, r7, #8
   845aa:	4618      	mov	r0, r3
   845ac:	4b15      	ldr	r3, [pc, #84]	; (84604 <prvProcessTimerOrBlockTask+0x6c>)
   845ae:	4798      	blx	r3
   845b0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   845b2:	68bb      	ldr	r3, [r7, #8]
   845b4:	2b00      	cmp	r3, #0
   845b6:	d11e      	bne.n	845f6 <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   845b8:	683b      	ldr	r3, [r7, #0]
   845ba:	2b00      	cmp	r3, #0
   845bc:	d10a      	bne.n	845d4 <prvProcessTimerOrBlockTask+0x3c>
   845be:	687a      	ldr	r2, [r7, #4]
   845c0:	68fb      	ldr	r3, [r7, #12]
   845c2:	429a      	cmp	r2, r3
   845c4:	d806      	bhi.n	845d4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
   845c6:	4b10      	ldr	r3, [pc, #64]	; (84608 <prvProcessTimerOrBlockTask+0x70>)
   845c8:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   845ca:	6878      	ldr	r0, [r7, #4]
   845cc:	68f9      	ldr	r1, [r7, #12]
   845ce:	4b0f      	ldr	r3, [pc, #60]	; (8460c <prvProcessTimerOrBlockTask+0x74>)
   845d0:	4798      	blx	r3
   845d2:	e012      	b.n	845fa <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   845d4:	4b0e      	ldr	r3, [pc, #56]	; (84610 <prvProcessTimerOrBlockTask+0x78>)
   845d6:	681a      	ldr	r2, [r3, #0]
   845d8:	6879      	ldr	r1, [r7, #4]
   845da:	68fb      	ldr	r3, [r7, #12]
   845dc:	1acb      	subs	r3, r1, r3
   845de:	4610      	mov	r0, r2
   845e0:	4619      	mov	r1, r3
   845e2:	4b0c      	ldr	r3, [pc, #48]	; (84614 <prvProcessTimerOrBlockTask+0x7c>)
   845e4:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   845e6:	4b08      	ldr	r3, [pc, #32]	; (84608 <prvProcessTimerOrBlockTask+0x70>)
   845e8:	4798      	blx	r3
   845ea:	4603      	mov	r3, r0
   845ec:	2b00      	cmp	r3, #0
   845ee:	d104      	bne.n	845fa <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   845f0:	4b09      	ldr	r3, [pc, #36]	; (84618 <prvProcessTimerOrBlockTask+0x80>)
   845f2:	4798      	blx	r3
   845f4:	e001      	b.n	845fa <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   845f6:	4b04      	ldr	r3, [pc, #16]	; (84608 <prvProcessTimerOrBlockTask+0x70>)
   845f8:	4798      	blx	r3
		}
	}
}
   845fa:	3710      	adds	r7, #16
   845fc:	46bd      	mov	sp, r7
   845fe:	bd80      	pop	{r7, pc}
   84600:	000837d5 	.word	0x000837d5
   84604:	00084665 	.word	0x00084665
   84608:	000837f1 	.word	0x000837f1
   8460c:	000844e9 	.word	0x000844e9
   84610:	2007a7b8 	.word	0x2007a7b8
   84614:	00083471 	.word	0x00083471
   84618:	000826c9 	.word	0x000826c9

0008461c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   8461c:	b480      	push	{r7}
   8461e:	b085      	sub	sp, #20
   84620:	af00      	add	r7, sp, #0
   84622:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   84624:	4b0e      	ldr	r3, [pc, #56]	; (84660 <prvGetNextExpireTime+0x44>)
   84626:	681b      	ldr	r3, [r3, #0]
   84628:	681b      	ldr	r3, [r3, #0]
   8462a:	2b00      	cmp	r3, #0
   8462c:	bf14      	ite	ne
   8462e:	2300      	movne	r3, #0
   84630:	2301      	moveq	r3, #1
   84632:	b2db      	uxtb	r3, r3
   84634:	461a      	mov	r2, r3
   84636:	687b      	ldr	r3, [r7, #4]
   84638:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   8463a:	687b      	ldr	r3, [r7, #4]
   8463c:	681b      	ldr	r3, [r3, #0]
   8463e:	2b00      	cmp	r3, #0
   84640:	d105      	bne.n	8464e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   84642:	4b07      	ldr	r3, [pc, #28]	; (84660 <prvGetNextExpireTime+0x44>)
   84644:	681b      	ldr	r3, [r3, #0]
   84646:	68db      	ldr	r3, [r3, #12]
   84648:	681b      	ldr	r3, [r3, #0]
   8464a:	60fb      	str	r3, [r7, #12]
   8464c:	e001      	b.n	84652 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   8464e:	2300      	movs	r3, #0
   84650:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   84652:	68fb      	ldr	r3, [r7, #12]
}
   84654:	4618      	mov	r0, r3
   84656:	3714      	adds	r7, #20
   84658:	46bd      	mov	sp, r7
   8465a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8465e:	4770      	bx	lr
   84660:	2007a7b0 	.word	0x2007a7b0

00084664 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   84664:	b580      	push	{r7, lr}
   84666:	b084      	sub	sp, #16
   84668:	af00      	add	r7, sp, #0
   8466a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   8466c:	4b0c      	ldr	r3, [pc, #48]	; (846a0 <prvSampleTimeNow+0x3c>)
   8466e:	4798      	blx	r3
   84670:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
   84672:	4b0c      	ldr	r3, [pc, #48]	; (846a4 <prvSampleTimeNow+0x40>)
   84674:	681b      	ldr	r3, [r3, #0]
   84676:	68fa      	ldr	r2, [r7, #12]
   84678:	429a      	cmp	r2, r3
   8467a:	d205      	bcs.n	84688 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
   8467c:	4b0a      	ldr	r3, [pc, #40]	; (846a8 <prvSampleTimeNow+0x44>)
   8467e:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
   84680:	687b      	ldr	r3, [r7, #4]
   84682:	2201      	movs	r2, #1
   84684:	601a      	str	r2, [r3, #0]
   84686:	e002      	b.n	8468e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   84688:	687b      	ldr	r3, [r7, #4]
   8468a:	2200      	movs	r2, #0
   8468c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   8468e:	4b05      	ldr	r3, [pc, #20]	; (846a4 <prvSampleTimeNow+0x40>)
   84690:	68fa      	ldr	r2, [r7, #12]
   84692:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   84694:	68fb      	ldr	r3, [r7, #12]
}
   84696:	4618      	mov	r0, r3
   84698:	3710      	adds	r7, #16
   8469a:	46bd      	mov	sp, r7
   8469c:	bd80      	pop	{r7, pc}
   8469e:	bf00      	nop
   846a0:	00083915 	.word	0x00083915
   846a4:	2007a7bc 	.word	0x2007a7bc
   846a8:	00084861 	.word	0x00084861

000846ac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   846ac:	b580      	push	{r7, lr}
   846ae:	b086      	sub	sp, #24
   846b0:	af00      	add	r7, sp, #0
   846b2:	60f8      	str	r0, [r7, #12]
   846b4:	60b9      	str	r1, [r7, #8]
   846b6:	607a      	str	r2, [r7, #4]
   846b8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   846ba:	2300      	movs	r3, #0
   846bc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   846be:	68fb      	ldr	r3, [r7, #12]
   846c0:	68ba      	ldr	r2, [r7, #8]
   846c2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   846c4:	68fb      	ldr	r3, [r7, #12]
   846c6:	68fa      	ldr	r2, [r7, #12]
   846c8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   846ca:	68ba      	ldr	r2, [r7, #8]
   846cc:	687b      	ldr	r3, [r7, #4]
   846ce:	429a      	cmp	r2, r3
   846d0:	d812      	bhi.n	846f8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
   846d2:	687a      	ldr	r2, [r7, #4]
   846d4:	683b      	ldr	r3, [r7, #0]
   846d6:	1ad2      	subs	r2, r2, r3
   846d8:	68fb      	ldr	r3, [r7, #12]
   846da:	699b      	ldr	r3, [r3, #24]
   846dc:	429a      	cmp	r2, r3
   846de:	d302      	bcc.n	846e6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   846e0:	2301      	movs	r3, #1
   846e2:	617b      	str	r3, [r7, #20]
   846e4:	e01b      	b.n	8471e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   846e6:	4b10      	ldr	r3, [pc, #64]	; (84728 <prvInsertTimerInActiveList+0x7c>)
   846e8:	681a      	ldr	r2, [r3, #0]
   846ea:	68fb      	ldr	r3, [r7, #12]
   846ec:	3304      	adds	r3, #4
   846ee:	4610      	mov	r0, r2
   846f0:	4619      	mov	r1, r3
   846f2:	4b0e      	ldr	r3, [pc, #56]	; (8472c <prvInsertTimerInActiveList+0x80>)
   846f4:	4798      	blx	r3
   846f6:	e012      	b.n	8471e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   846f8:	687a      	ldr	r2, [r7, #4]
   846fa:	683b      	ldr	r3, [r7, #0]
   846fc:	429a      	cmp	r2, r3
   846fe:	d206      	bcs.n	8470e <prvInsertTimerInActiveList+0x62>
   84700:	68ba      	ldr	r2, [r7, #8]
   84702:	683b      	ldr	r3, [r7, #0]
   84704:	429a      	cmp	r2, r3
   84706:	d302      	bcc.n	8470e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   84708:	2301      	movs	r3, #1
   8470a:	617b      	str	r3, [r7, #20]
   8470c:	e007      	b.n	8471e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   8470e:	4b08      	ldr	r3, [pc, #32]	; (84730 <prvInsertTimerInActiveList+0x84>)
   84710:	681a      	ldr	r2, [r3, #0]
   84712:	68fb      	ldr	r3, [r7, #12]
   84714:	3304      	adds	r3, #4
   84716:	4610      	mov	r0, r2
   84718:	4619      	mov	r1, r3
   8471a:	4b04      	ldr	r3, [pc, #16]	; (8472c <prvInsertTimerInActiveList+0x80>)
   8471c:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
   8471e:	697b      	ldr	r3, [r7, #20]
}
   84720:	4618      	mov	r0, r3
   84722:	3718      	adds	r7, #24
   84724:	46bd      	mov	sp, r7
   84726:	bd80      	pop	{r7, pc}
   84728:	2007a7b4 	.word	0x2007a7b4
   8472c:	0008247d 	.word	0x0008247d
   84730:	2007a7b0 	.word	0x2007a7b0

00084734 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   84734:	b590      	push	{r4, r7, lr}
   84736:	b08b      	sub	sp, #44	; 0x2c
   84738:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   8473a:	e070      	b.n	8481e <prvProcessReceivedCommands+0xea>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   8473c:	68bb      	ldr	r3, [r7, #8]
   8473e:	2b00      	cmp	r3, #0
   84740:	db6d      	blt.n	8481e <prvProcessReceivedCommands+0xea>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   84742:	693b      	ldr	r3, [r7, #16]
   84744:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   84746:	69fb      	ldr	r3, [r7, #28]
   84748:	695b      	ldr	r3, [r3, #20]
   8474a:	2b00      	cmp	r3, #0
   8474c:	d004      	beq.n	84758 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   8474e:	69fb      	ldr	r3, [r7, #28]
   84750:	3304      	adds	r3, #4
   84752:	4618      	mov	r0, r3
   84754:	4b3a      	ldr	r3, [pc, #232]	; (84840 <prvProcessReceivedCommands+0x10c>)
   84756:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   84758:	1d3b      	adds	r3, r7, #4
   8475a:	4618      	mov	r0, r3
   8475c:	4b39      	ldr	r3, [pc, #228]	; (84844 <prvProcessReceivedCommands+0x110>)
   8475e:	4798      	blx	r3
   84760:	61b8      	str	r0, [r7, #24]

			switch( xMessage.xMessageID )
   84762:	68bb      	ldr	r3, [r7, #8]
   84764:	2b09      	cmp	r3, #9
   84766:	d859      	bhi.n	8481c <prvProcessReceivedCommands+0xe8>
   84768:	a201      	add	r2, pc, #4	; (adr r2, 84770 <prvProcessReceivedCommands+0x3c>)
   8476a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8476e:	bf00      	nop
   84770:	00084799 	.word	0x00084799
   84774:	00084799 	.word	0x00084799
   84778:	00084799 	.word	0x00084799
   8477c:	0008481d 	.word	0x0008481d
   84780:	000847eb 	.word	0x000847eb
   84784:	00084815 	.word	0x00084815
   84788:	00084799 	.word	0x00084799
   8478c:	00084799 	.word	0x00084799
   84790:	0008481d 	.word	0x0008481d
   84794:	000847eb 	.word	0x000847eb
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
   84798:	68fa      	ldr	r2, [r7, #12]
   8479a:	69fb      	ldr	r3, [r7, #28]
   8479c:	699b      	ldr	r3, [r3, #24]
   8479e:	441a      	add	r2, r3
   847a0:	68fb      	ldr	r3, [r7, #12]
   847a2:	69f8      	ldr	r0, [r7, #28]
   847a4:	4611      	mov	r1, r2
   847a6:	69ba      	ldr	r2, [r7, #24]
   847a8:	4c27      	ldr	r4, [pc, #156]	; (84848 <prvProcessReceivedCommands+0x114>)
   847aa:	47a0      	blx	r4
   847ac:	4603      	mov	r3, r0
   847ae:	2b01      	cmp	r3, #1
   847b0:	d11a      	bne.n	847e8 <prvProcessReceivedCommands+0xb4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   847b2:	69fb      	ldr	r3, [r7, #28]
   847b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   847b6:	69f8      	ldr	r0, [r7, #28]
   847b8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   847ba:	69fb      	ldr	r3, [r7, #28]
   847bc:	69db      	ldr	r3, [r3, #28]
   847be:	2b01      	cmp	r3, #1
   847c0:	d112      	bne.n	847e8 <prvProcessReceivedCommands+0xb4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   847c2:	68fa      	ldr	r2, [r7, #12]
   847c4:	69fb      	ldr	r3, [r7, #28]
   847c6:	699b      	ldr	r3, [r3, #24]
   847c8:	4413      	add	r3, r2
   847ca:	2200      	movs	r2, #0
   847cc:	9200      	str	r2, [sp, #0]
   847ce:	69f8      	ldr	r0, [r7, #28]
   847d0:	2100      	movs	r1, #0
   847d2:	461a      	mov	r2, r3
   847d4:	2300      	movs	r3, #0
   847d6:	4c1d      	ldr	r4, [pc, #116]	; (8484c <prvProcessReceivedCommands+0x118>)
   847d8:	47a0      	blx	r4
   847da:	6178      	str	r0, [r7, #20]
							configASSERT( xResult );
   847dc:	697b      	ldr	r3, [r7, #20]
   847de:	2b00      	cmp	r3, #0
   847e0:	d102      	bne.n	847e8 <prvProcessReceivedCommands+0xb4>
   847e2:	4b1b      	ldr	r3, [pc, #108]	; (84850 <prvProcessReceivedCommands+0x11c>)
   847e4:	4798      	blx	r3
   847e6:	e7fe      	b.n	847e6 <prvProcessReceivedCommands+0xb2>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   847e8:	e019      	b.n	8481e <prvProcessReceivedCommands+0xea>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   847ea:	68fa      	ldr	r2, [r7, #12]
   847ec:	69fb      	ldr	r3, [r7, #28]
   847ee:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   847f0:	69fb      	ldr	r3, [r7, #28]
   847f2:	699b      	ldr	r3, [r3, #24]
   847f4:	2b00      	cmp	r3, #0
   847f6:	d102      	bne.n	847fe <prvProcessReceivedCommands+0xca>
   847f8:	4b15      	ldr	r3, [pc, #84]	; (84850 <prvProcessReceivedCommands+0x11c>)
   847fa:	4798      	blx	r3
   847fc:	e7fe      	b.n	847fc <prvProcessReceivedCommands+0xc8>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   847fe:	69fb      	ldr	r3, [r7, #28]
   84800:	699a      	ldr	r2, [r3, #24]
   84802:	69bb      	ldr	r3, [r7, #24]
   84804:	4413      	add	r3, r2
   84806:	69f8      	ldr	r0, [r7, #28]
   84808:	4619      	mov	r1, r3
   8480a:	69ba      	ldr	r2, [r7, #24]
   8480c:	69bb      	ldr	r3, [r7, #24]
   8480e:	4c0e      	ldr	r4, [pc, #56]	; (84848 <prvProcessReceivedCommands+0x114>)
   84810:	47a0      	blx	r4
					break;
   84812:	e004      	b.n	8481e <prvProcessReceivedCommands+0xea>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
   84814:	69f8      	ldr	r0, [r7, #28]
   84816:	4b0f      	ldr	r3, [pc, #60]	; (84854 <prvProcessReceivedCommands+0x120>)
   84818:	4798      	blx	r3
					break;
   8481a:	e000      	b.n	8481e <prvProcessReceivedCommands+0xea>

				default	:
					/* Don't expect to get here. */
					break;
   8481c:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   8481e:	4b0e      	ldr	r3, [pc, #56]	; (84858 <prvProcessReceivedCommands+0x124>)
   84820:	681a      	ldr	r2, [r3, #0]
   84822:	f107 0308 	add.w	r3, r7, #8
   84826:	4610      	mov	r0, r2
   84828:	4619      	mov	r1, r3
   8482a:	2200      	movs	r2, #0
   8482c:	2300      	movs	r3, #0
   8482e:	4c0b      	ldr	r4, [pc, #44]	; (8485c <prvProcessReceivedCommands+0x128>)
   84830:	47a0      	blx	r4
   84832:	4603      	mov	r3, r0
   84834:	2b00      	cmp	r3, #0
   84836:	d181      	bne.n	8473c <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   84838:	3724      	adds	r7, #36	; 0x24
   8483a:	46bd      	mov	sp, r7
   8483c:	bd90      	pop	{r4, r7, pc}
   8483e:	bf00      	nop
   84840:	000824ed 	.word	0x000824ed
   84844:	00084665 	.word	0x00084665
   84848:	000846ad 	.word	0x000846ad
   8484c:	00084451 	.word	0x00084451
   84850:	00082765 	.word	0x00082765
   84854:	00082a01 	.word	0x00082a01
   84858:	2007a7b8 	.word	0x2007a7b8
   8485c:	0008302d 	.word	0x0008302d

00084860 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   84860:	b590      	push	{r4, r7, lr}
   84862:	b089      	sub	sp, #36	; 0x24
   84864:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   84866:	e03d      	b.n	848e4 <prvSwitchTimerLists+0x84>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   84868:	4b27      	ldr	r3, [pc, #156]	; (84908 <prvSwitchTimerLists+0xa8>)
   8486a:	681b      	ldr	r3, [r3, #0]
   8486c:	68db      	ldr	r3, [r3, #12]
   8486e:	681b      	ldr	r3, [r3, #0]
   84870:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   84872:	4b25      	ldr	r3, [pc, #148]	; (84908 <prvSwitchTimerLists+0xa8>)
   84874:	681b      	ldr	r3, [r3, #0]
   84876:	68db      	ldr	r3, [r3, #12]
   84878:	68db      	ldr	r3, [r3, #12]
   8487a:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   8487c:	693b      	ldr	r3, [r7, #16]
   8487e:	3304      	adds	r3, #4
   84880:	4618      	mov	r0, r3
   84882:	4b22      	ldr	r3, [pc, #136]	; (8490c <prvSwitchTimerLists+0xac>)
   84884:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   84886:	693b      	ldr	r3, [r7, #16]
   84888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   8488a:	6938      	ldr	r0, [r7, #16]
   8488c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   8488e:	693b      	ldr	r3, [r7, #16]
   84890:	69db      	ldr	r3, [r3, #28]
   84892:	2b01      	cmp	r3, #1
   84894:	d126      	bne.n	848e4 <prvSwitchTimerLists+0x84>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   84896:	693b      	ldr	r3, [r7, #16]
   84898:	699a      	ldr	r2, [r3, #24]
   8489a:	697b      	ldr	r3, [r7, #20]
   8489c:	4413      	add	r3, r2
   8489e:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
   848a0:	68fa      	ldr	r2, [r7, #12]
   848a2:	697b      	ldr	r3, [r7, #20]
   848a4:	429a      	cmp	r2, r3
   848a6:	d90e      	bls.n	848c6 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   848a8:	693b      	ldr	r3, [r7, #16]
   848aa:	68fa      	ldr	r2, [r7, #12]
   848ac:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   848ae:	693b      	ldr	r3, [r7, #16]
   848b0:	693a      	ldr	r2, [r7, #16]
   848b2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   848b4:	4b14      	ldr	r3, [pc, #80]	; (84908 <prvSwitchTimerLists+0xa8>)
   848b6:	681a      	ldr	r2, [r3, #0]
   848b8:	693b      	ldr	r3, [r7, #16]
   848ba:	3304      	adds	r3, #4
   848bc:	4610      	mov	r0, r2
   848be:	4619      	mov	r1, r3
   848c0:	4b13      	ldr	r3, [pc, #76]	; (84910 <prvSwitchTimerLists+0xb0>)
   848c2:	4798      	blx	r3
   848c4:	e00e      	b.n	848e4 <prvSwitchTimerLists+0x84>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   848c6:	2300      	movs	r3, #0
   848c8:	9300      	str	r3, [sp, #0]
   848ca:	6938      	ldr	r0, [r7, #16]
   848cc:	2100      	movs	r1, #0
   848ce:	697a      	ldr	r2, [r7, #20]
   848d0:	2300      	movs	r3, #0
   848d2:	4c10      	ldr	r4, [pc, #64]	; (84914 <prvSwitchTimerLists+0xb4>)
   848d4:	47a0      	blx	r4
   848d6:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
   848d8:	68bb      	ldr	r3, [r7, #8]
   848da:	2b00      	cmp	r3, #0
   848dc:	d102      	bne.n	848e4 <prvSwitchTimerLists+0x84>
   848de:	4b0e      	ldr	r3, [pc, #56]	; (84918 <prvSwitchTimerLists+0xb8>)
   848e0:	4798      	blx	r3
   848e2:	e7fe      	b.n	848e2 <prvSwitchTimerLists+0x82>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   848e4:	4b08      	ldr	r3, [pc, #32]	; (84908 <prvSwitchTimerLists+0xa8>)
   848e6:	681b      	ldr	r3, [r3, #0]
   848e8:	681b      	ldr	r3, [r3, #0]
   848ea:	2b00      	cmp	r3, #0
   848ec:	d1bc      	bne.n	84868 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   848ee:	4b06      	ldr	r3, [pc, #24]	; (84908 <prvSwitchTimerLists+0xa8>)
   848f0:	681b      	ldr	r3, [r3, #0]
   848f2:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
   848f4:	4b09      	ldr	r3, [pc, #36]	; (8491c <prvSwitchTimerLists+0xbc>)
   848f6:	681a      	ldr	r2, [r3, #0]
   848f8:	4b03      	ldr	r3, [pc, #12]	; (84908 <prvSwitchTimerLists+0xa8>)
   848fa:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   848fc:	4b07      	ldr	r3, [pc, #28]	; (8491c <prvSwitchTimerLists+0xbc>)
   848fe:	687a      	ldr	r2, [r7, #4]
   84900:	601a      	str	r2, [r3, #0]
}
   84902:	371c      	adds	r7, #28
   84904:	46bd      	mov	sp, r7
   84906:	bd90      	pop	{r4, r7, pc}
   84908:	2007a7b0 	.word	0x2007a7b0
   8490c:	000824ed 	.word	0x000824ed
   84910:	0008247d 	.word	0x0008247d
   84914:	00084451 	.word	0x00084451
   84918:	00082765 	.word	0x00082765
   8491c:	2007a7b4 	.word	0x2007a7b4

00084920 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   84920:	b580      	push	{r7, lr}
   84922:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   84924:	4b11      	ldr	r3, [pc, #68]	; (8496c <prvCheckForValidListAndQueue+0x4c>)
   84926:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   84928:	4b11      	ldr	r3, [pc, #68]	; (84970 <prvCheckForValidListAndQueue+0x50>)
   8492a:	681b      	ldr	r3, [r3, #0]
   8492c:	2b00      	cmp	r3, #0
   8492e:	d11a      	bne.n	84966 <prvCheckForValidListAndQueue+0x46>
		{
			vListInitialise( &xActiveTimerList1 );
   84930:	4810      	ldr	r0, [pc, #64]	; (84974 <prvCheckForValidListAndQueue+0x54>)
   84932:	4b11      	ldr	r3, [pc, #68]	; (84978 <prvCheckForValidListAndQueue+0x58>)
   84934:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
   84936:	4811      	ldr	r0, [pc, #68]	; (8497c <prvCheckForValidListAndQueue+0x5c>)
   84938:	4b0f      	ldr	r3, [pc, #60]	; (84978 <prvCheckForValidListAndQueue+0x58>)
   8493a:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
   8493c:	4b10      	ldr	r3, [pc, #64]	; (84980 <prvCheckForValidListAndQueue+0x60>)
   8493e:	4a0d      	ldr	r2, [pc, #52]	; (84974 <prvCheckForValidListAndQueue+0x54>)
   84940:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   84942:	4b10      	ldr	r3, [pc, #64]	; (84984 <prvCheckForValidListAndQueue+0x64>)
   84944:	4a0d      	ldr	r2, [pc, #52]	; (8497c <prvCheckForValidListAndQueue+0x5c>)
   84946:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   84948:	2005      	movs	r0, #5
   8494a:	210c      	movs	r1, #12
   8494c:	2200      	movs	r2, #0
   8494e:	4b0e      	ldr	r3, [pc, #56]	; (84988 <prvCheckForValidListAndQueue+0x68>)
   84950:	4798      	blx	r3
   84952:	4602      	mov	r2, r0
   84954:	4b06      	ldr	r3, [pc, #24]	; (84970 <prvCheckForValidListAndQueue+0x50>)
   84956:	601a      	str	r2, [r3, #0]
			configASSERT( xTimerQueue );
   84958:	4b05      	ldr	r3, [pc, #20]	; (84970 <prvCheckForValidListAndQueue+0x50>)
   8495a:	681b      	ldr	r3, [r3, #0]
   8495c:	2b00      	cmp	r3, #0
   8495e:	d102      	bne.n	84966 <prvCheckForValidListAndQueue+0x46>
   84960:	4b0a      	ldr	r3, [pc, #40]	; (8498c <prvCheckForValidListAndQueue+0x6c>)
   84962:	4798      	blx	r3
   84964:	e7fe      	b.n	84964 <prvCheckForValidListAndQueue+0x44>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   84966:	4b0a      	ldr	r3, [pc, #40]	; (84990 <prvCheckForValidListAndQueue+0x70>)
   84968:	4798      	blx	r3
}
   8496a:	bd80      	pop	{r7, pc}
   8496c:	000826e9 	.word	0x000826e9
   84970:	2007a7b8 	.word	0x2007a7b8
   84974:	2007a788 	.word	0x2007a788
   84978:	000823dd 	.word	0x000823dd
   8497c:	2007a79c 	.word	0x2007a79c
   84980:	2007a7b0 	.word	0x2007a7b0
   84984:	2007a7b4 	.word	0x2007a7b4
   84988:	00082ce1 	.word	0x00082ce1
   8498c:	00082765 	.word	0x00082765
   84990:	0008272d 	.word	0x0008272d

00084994 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   84994:	b480      	push	{r7}
   84996:	b083      	sub	sp, #12
   84998:	af00      	add	r7, sp, #0
   8499a:	4603      	mov	r3, r0
   8499c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8499e:	4b08      	ldr	r3, [pc, #32]	; (849c0 <NVIC_EnableIRQ+0x2c>)
   849a0:	f997 2007 	ldrsb.w	r2, [r7, #7]
   849a4:	0952      	lsrs	r2, r2, #5
   849a6:	79f9      	ldrb	r1, [r7, #7]
   849a8:	f001 011f 	and.w	r1, r1, #31
   849ac:	2001      	movs	r0, #1
   849ae:	fa00 f101 	lsl.w	r1, r0, r1
   849b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   849b6:	370c      	adds	r7, #12
   849b8:	46bd      	mov	sp, r7
   849ba:	f85d 7b04 	ldr.w	r7, [sp], #4
   849be:	4770      	bx	lr
   849c0:	e000e100 	.word	0xe000e100

000849c4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   849c4:	b480      	push	{r7}
   849c6:	b083      	sub	sp, #12
   849c8:	af00      	add	r7, sp, #0
   849ca:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   849cc:	687b      	ldr	r3, [r7, #4]
   849ce:	2b07      	cmp	r3, #7
   849d0:	d825      	bhi.n	84a1e <osc_get_rate+0x5a>
   849d2:	a201      	add	r2, pc, #4	; (adr r2, 849d8 <osc_get_rate+0x14>)
   849d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   849d8:	000849f9 	.word	0x000849f9
   849dc:	000849ff 	.word	0x000849ff
   849e0:	00084a05 	.word	0x00084a05
   849e4:	00084a0b 	.word	0x00084a0b
   849e8:	00084a0f 	.word	0x00084a0f
   849ec:	00084a13 	.word	0x00084a13
   849f0:	00084a17 	.word	0x00084a17
   849f4:	00084a1b 	.word	0x00084a1b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   849f8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   849fc:	e010      	b.n	84a20 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   849fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   84a02:	e00d      	b.n	84a20 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   84a04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   84a08:	e00a      	b.n	84a20 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   84a0a:	4b08      	ldr	r3, [pc, #32]	; (84a2c <osc_get_rate+0x68>)
   84a0c:	e008      	b.n	84a20 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   84a0e:	4b08      	ldr	r3, [pc, #32]	; (84a30 <osc_get_rate+0x6c>)
   84a10:	e006      	b.n	84a20 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   84a12:	4b08      	ldr	r3, [pc, #32]	; (84a34 <osc_get_rate+0x70>)
   84a14:	e004      	b.n	84a20 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   84a16:	4b07      	ldr	r3, [pc, #28]	; (84a34 <osc_get_rate+0x70>)
   84a18:	e002      	b.n	84a20 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   84a1a:	4b06      	ldr	r3, [pc, #24]	; (84a34 <osc_get_rate+0x70>)
   84a1c:	e000      	b.n	84a20 <osc_get_rate+0x5c>
#endif
	}

	return 0;
   84a1e:	2300      	movs	r3, #0
}
   84a20:	4618      	mov	r0, r3
   84a22:	370c      	adds	r7, #12
   84a24:	46bd      	mov	sp, r7
   84a26:	f85d 7b04 	ldr.w	r7, [sp], #4
   84a2a:	4770      	bx	lr
   84a2c:	003d0900 	.word	0x003d0900
   84a30:	007a1200 	.word	0x007a1200
   84a34:	00b71b00 	.word	0x00b71b00

00084a38 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   84a38:	b580      	push	{r7, lr}
   84a3a:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   84a3c:	2006      	movs	r0, #6
   84a3e:	4b04      	ldr	r3, [pc, #16]	; (84a50 <sysclk_get_main_hz+0x18>)
   84a40:	4798      	blx	r3
   84a42:	4602      	mov	r2, r0
   84a44:	4613      	mov	r3, r2
   84a46:	00db      	lsls	r3, r3, #3
   84a48:	1a9b      	subs	r3, r3, r2
   84a4a:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   84a4c:	4618      	mov	r0, r3
   84a4e:	bd80      	pop	{r7, pc}
   84a50:	000849c5 	.word	0x000849c5

00084a54 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   84a54:	b580      	push	{r7, lr}
   84a56:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   84a58:	4b02      	ldr	r3, [pc, #8]	; (84a64 <sysclk_get_cpu_hz+0x10>)
   84a5a:	4798      	blx	r3
   84a5c:	4603      	mov	r3, r0
   84a5e:	085b      	lsrs	r3, r3, #1
}
   84a60:	4618      	mov	r0, r3
   84a62:	bd80      	pop	{r7, pc}
   84a64:	00084a39 	.word	0x00084a39

00084a68 <CAN1_Handler>:

/**
 * \brief Default interrupt handler for CAN 1.
 */
void CAN1_Handler(void)
{
   84a68:	b580      	push	{r7, lr}
   84a6a:	b082      	sub	sp, #8
   84a6c:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	/* Save the state of the can1_mailbox object */	
	save_can_object(&can1_mailbox, &temp_mailbox_C1);	//Doesn't erase the CAN message.
   84a6e:	481b      	ldr	r0, [pc, #108]	; (84adc <CAN1_Handler+0x74>)
   84a70:	491b      	ldr	r1, [pc, #108]	; (84ae0 <CAN1_Handler+0x78>)
   84a72:	4b1c      	ldr	r3, [pc, #112]	; (84ae4 <CAN1_Handler+0x7c>)
   84a74:	4798      	blx	r3
	
	ul_status = can_get_status(CAN1);
   84a76:	481c      	ldr	r0, [pc, #112]	; (84ae8 <CAN1_Handler+0x80>)
   84a78:	4b1c      	ldr	r3, [pc, #112]	; (84aec <CAN1_Handler+0x84>)
   84a7a:	4798      	blx	r3
   84a7c:	6038      	str	r0, [r7, #0]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   84a7e:	683b      	ldr	r3, [r7, #0]
   84a80:	b2db      	uxtb	r3, r3
   84a82:	2b00      	cmp	r3, #0
   84a84:	d026      	beq.n	84ad4 <CAN1_Handler+0x6c>
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   84a86:	2300      	movs	r3, #0
   84a88:	71fb      	strb	r3, [r7, #7]
   84a8a:	e020      	b.n	84ace <CAN1_Handler+0x66>
			ul_status = can_mailbox_get_status(CAN1, i);
   84a8c:	79fb      	ldrb	r3, [r7, #7]
   84a8e:	4816      	ldr	r0, [pc, #88]	; (84ae8 <CAN1_Handler+0x80>)
   84a90:	4619      	mov	r1, r3
   84a92:	4b17      	ldr	r3, [pc, #92]	; (84af0 <CAN1_Handler+0x88>)
   84a94:	4798      	blx	r3
   84a96:	6038      	str	r0, [r7, #0]
			
			if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   84a98:	683b      	ldr	r3, [r7, #0]
   84a9a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   84a9e:	2b00      	cmp	r3, #0
   84aa0:	d012      	beq.n	84ac8 <CAN1_Handler+0x60>
				can1_mailbox.ul_mb_idx = i;
   84aa2:	79fa      	ldrb	r2, [r7, #7]
   84aa4:	4b0d      	ldr	r3, [pc, #52]	; (84adc <CAN1_Handler+0x74>)
   84aa6:	601a      	str	r2, [r3, #0]
				can1_mailbox.ul_status = ul_status;
   84aa8:	4b0c      	ldr	r3, [pc, #48]	; (84adc <CAN1_Handler+0x74>)
   84aaa:	683a      	ldr	r2, [r7, #0]
   84aac:	609a      	str	r2, [r3, #8]
				can_mailbox_read(CAN1, &can1_mailbox);
   84aae:	480e      	ldr	r0, [pc, #56]	; (84ae8 <CAN1_Handler+0x80>)
   84ab0:	490a      	ldr	r1, [pc, #40]	; (84adc <CAN1_Handler+0x74>)
   84ab2:	4b10      	ldr	r3, [pc, #64]	; (84af4 <CAN1_Handler+0x8c>)
   84ab4:	4798      	blx	r3
				
				/* Decode CAN Message */
				decode_can_msg(&can1_mailbox, CAN1);
   84ab6:	4809      	ldr	r0, [pc, #36]	; (84adc <CAN1_Handler+0x74>)
   84ab8:	490b      	ldr	r1, [pc, #44]	; (84ae8 <CAN1_Handler+0x80>)
   84aba:	4b0f      	ldr	r3, [pc, #60]	; (84af8 <CAN1_Handler+0x90>)
   84abc:	4798      	blx	r3
				/*assert(g_ul_recv_status); ***Implement assert here.*/
				
				/* Restore the can0 mailbox object */
				restore_can_object(&can1_mailbox, &temp_mailbox_C1);
   84abe:	4807      	ldr	r0, [pc, #28]	; (84adc <CAN1_Handler+0x74>)
   84ac0:	4907      	ldr	r1, [pc, #28]	; (84ae0 <CAN1_Handler+0x78>)
   84ac2:	4b0e      	ldr	r3, [pc, #56]	; (84afc <CAN1_Handler+0x94>)
   84ac4:	4798      	blx	r3
				break;
   84ac6:	e005      	b.n	84ad4 <CAN1_Handler+0x6c>
	/* Save the state of the can1_mailbox object */	
	save_can_object(&can1_mailbox, &temp_mailbox_C1);	//Doesn't erase the CAN message.
	
	ul_status = can_get_status(CAN1);
	if (ul_status & GLOBAL_MAILBOX_MASK) {
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   84ac8:	79fb      	ldrb	r3, [r7, #7]
   84aca:	3301      	adds	r3, #1
   84acc:	71fb      	strb	r3, [r7, #7]
   84ace:	79fb      	ldrb	r3, [r7, #7]
   84ad0:	2b07      	cmp	r3, #7
   84ad2:	d9db      	bls.n	84a8c <CAN1_Handler+0x24>
				restore_can_object(&can1_mailbox, &temp_mailbox_C1);
				break;
			}
		}
	}
}
   84ad4:	3708      	adds	r7, #8
   84ad6:	46bd      	mov	sp, r7
   84ad8:	bd80      	pop	{r7, pc}
   84ada:	bf00      	nop
   84adc:	2007a7c4 	.word	0x2007a7c4
   84ae0:	2007a7ec 	.word	0x2007a7ec
   84ae4:	00084dc5 	.word	0x00084dc5
   84ae8:	400b8000 	.word	0x400b8000
   84aec:	00081135 	.word	0x00081135
   84af0:	00081179 	.word	0x00081179
   84af4:	000812f9 	.word	0x000812f9
   84af8:	00084ba1 	.word	0x00084ba1
   84afc:	00084e35 	.word	0x00084e35

00084b00 <CAN0_Handler>:

/**
 * \brief Default interrupt handler for CAN0
 */
void CAN0_Handler(void)
{
   84b00:	b580      	push	{r7, lr}
   84b02:	b082      	sub	sp, #8
   84b04:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	/* Save the state of the can0_mailbox object */
	save_can_object(&can0_mailbox, &temp_mailbox_C0);
   84b06:	481c      	ldr	r0, [pc, #112]	; (84b78 <CAN0_Handler+0x78>)
   84b08:	491c      	ldr	r1, [pc, #112]	; (84b7c <CAN0_Handler+0x7c>)
   84b0a:	4b1d      	ldr	r3, [pc, #116]	; (84b80 <CAN0_Handler+0x80>)
   84b0c:	4798      	blx	r3

	ul_status = can_get_status(CAN0);
   84b0e:	481d      	ldr	r0, [pc, #116]	; (84b84 <CAN0_Handler+0x84>)
   84b10:	4b1d      	ldr	r3, [pc, #116]	; (84b88 <CAN0_Handler+0x88>)
   84b12:	4798      	blx	r3
   84b14:	6038      	str	r0, [r7, #0]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   84b16:	683b      	ldr	r3, [r7, #0]
   84b18:	b2db      	uxtb	r3, r3
   84b1a:	2b00      	cmp	r3, #0
   84b1c:	d029      	beq.n	84b72 <CAN0_Handler+0x72>
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   84b1e:	2300      	movs	r3, #0
   84b20:	71fb      	strb	r3, [r7, #7]
   84b22:	e023      	b.n	84b6c <CAN0_Handler+0x6c>
			ul_status = can_mailbox_get_status(CAN0, i);
   84b24:	79fb      	ldrb	r3, [r7, #7]
   84b26:	4817      	ldr	r0, [pc, #92]	; (84b84 <CAN0_Handler+0x84>)
   84b28:	4619      	mov	r1, r3
   84b2a:	4b18      	ldr	r3, [pc, #96]	; (84b8c <CAN0_Handler+0x8c>)
   84b2c:	4798      	blx	r3
   84b2e:	6038      	str	r0, [r7, #0]
			
			if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   84b30:	683b      	ldr	r3, [r7, #0]
   84b32:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   84b36:	2b00      	cmp	r3, #0
   84b38:	d015      	beq.n	84b66 <CAN0_Handler+0x66>
				can0_mailbox.ul_mb_idx = i;
   84b3a:	79fa      	ldrb	r2, [r7, #7]
   84b3c:	4b0e      	ldr	r3, [pc, #56]	; (84b78 <CAN0_Handler+0x78>)
   84b3e:	601a      	str	r2, [r3, #0]
				can0_mailbox.ul_status = ul_status;
   84b40:	4b0d      	ldr	r3, [pc, #52]	; (84b78 <CAN0_Handler+0x78>)
   84b42:	683a      	ldr	r2, [r7, #0]
   84b44:	609a      	str	r2, [r3, #8]
				can_mailbox_read(CAN0, &can0_mailbox);
   84b46:	480f      	ldr	r0, [pc, #60]	; (84b84 <CAN0_Handler+0x84>)
   84b48:	490b      	ldr	r1, [pc, #44]	; (84b78 <CAN0_Handler+0x78>)
   84b4a:	4b11      	ldr	r3, [pc, #68]	; (84b90 <CAN0_Handler+0x90>)
   84b4c:	4798      	blx	r3
				g_ul_recv_status = 1;
   84b4e:	4b11      	ldr	r3, [pc, #68]	; (84b94 <CAN0_Handler+0x94>)
   84b50:	2201      	movs	r2, #1
   84b52:	601a      	str	r2, [r3, #0]
				
				// Decode CAN Message
				decode_can_msg(&can0_mailbox, CAN0);
   84b54:	4808      	ldr	r0, [pc, #32]	; (84b78 <CAN0_Handler+0x78>)
   84b56:	490b      	ldr	r1, [pc, #44]	; (84b84 <CAN0_Handler+0x84>)
   84b58:	4b0f      	ldr	r3, [pc, #60]	; (84b98 <CAN0_Handler+0x98>)
   84b5a:	4798      	blx	r3
				//assert(g_ul_recv_status); ***implement assert here.
				
				/* Restore the can0 mailbox object */
				restore_can_object(&can0_mailbox, &temp_mailbox_C0);
   84b5c:	4806      	ldr	r0, [pc, #24]	; (84b78 <CAN0_Handler+0x78>)
   84b5e:	4907      	ldr	r1, [pc, #28]	; (84b7c <CAN0_Handler+0x7c>)
   84b60:	4b0e      	ldr	r3, [pc, #56]	; (84b9c <CAN0_Handler+0x9c>)
   84b62:	4798      	blx	r3
				break;
   84b64:	e005      	b.n	84b72 <CAN0_Handler+0x72>
	/* Save the state of the can0_mailbox object */
	save_can_object(&can0_mailbox, &temp_mailbox_C0);

	ul_status = can_get_status(CAN0);
	if (ul_status & GLOBAL_MAILBOX_MASK) {
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   84b66:	79fb      	ldrb	r3, [r7, #7]
   84b68:	3301      	adds	r3, #1
   84b6a:	71fb      	strb	r3, [r7, #7]
   84b6c:	79fb      	ldrb	r3, [r7, #7]
   84b6e:	2b07      	cmp	r3, #7
   84b70:	d9d8      	bls.n	84b24 <CAN0_Handler+0x24>
				restore_can_object(&can0_mailbox, &temp_mailbox_C0);
				break;
			}
		}
	}
}
   84b72:	3708      	adds	r7, #8
   84b74:	46bd      	mov	sp, r7
   84b76:	bd80      	pop	{r7, pc}
   84b78:	2007a810 	.word	0x2007a810
   84b7c:	2007a830 	.word	0x2007a830
   84b80:	00084dc5 	.word	0x00084dc5
   84b84:	400b4000 	.word	0x400b4000
   84b88:	00081135 	.word	0x00081135
   84b8c:	00081179 	.word	0x00081179
   84b90:	000812f9 	.word	0x000812f9
   84b94:	2007a7c0 	.word	0x2007a7c0
   84b98:	00084ba1 	.word	0x00084ba1
   84b9c:	00084e35 	.word	0x00084e35

00084ba0 <decode_can_msg>:
/* Decode CAN Message													*/
/* Performs a prescribed action depending on the message received       */
/************************************************************************/

void decode_can_msg(can_mb_conf_t *p_mailbox, Can* controller)
{
   84ba0:	b580      	push	{r7, lr}
   84ba2:	b084      	sub	sp, #16
   84ba4:	af00      	add	r7, sp, #0
   84ba6:	6078      	str	r0, [r7, #4]
   84ba8:	6039      	str	r1, [r7, #0]
	//assert(g_ul_recv_status);		// Only decode if a message was received.	***Asserts here.
	//assert(controller);				// CAN0 or CAN1 are nonzero.
	uint32_t ul_data_incom = p_mailbox->ul_datal;
   84baa:	687b      	ldr	r3, [r7, #4]
   84bac:	699b      	ldr	r3, [r3, #24]
   84bae:	60fb      	str	r3, [r7, #12]
	//if (ul_data_incom == DUMMY_COMMAND)
		//pio_toggle_pin(LED1_GPIO);
	//if (ul_data_incom == MSG_ACK)
		//pio_toggle_pin(LED1_GPIO);
	
	if ((ul_data_incom == MSG_ACK) & (controller == CAN1))
   84bb0:	68fb      	ldr	r3, [r7, #12]
   84bb2:	f1b3 3fab 	cmp.w	r3, #2880154539	; 0xabababab
   84bb6:	bf14      	ite	ne
   84bb8:	2300      	movne	r3, #0
   84bba:	2301      	moveq	r3, #1
   84bbc:	b2da      	uxtb	r2, r3
   84bbe:	6839      	ldr	r1, [r7, #0]
   84bc0:	4b12      	ldr	r3, [pc, #72]	; (84c0c <decode_can_msg+0x6c>)
   84bc2:	4299      	cmp	r1, r3
   84bc4:	bf14      	ite	ne
   84bc6:	2300      	movne	r3, #0
   84bc8:	2301      	moveq	r3, #1
   84bca:	b2db      	uxtb	r3, r3
   84bcc:	4013      	ands	r3, r2
   84bce:	b2db      	uxtb	r3, r3
   84bd0:	2b00      	cmp	r3, #0
   84bd2:	d002      	beq.n	84bda <decode_can_msg+0x3a>
	{
		pio_toggle_pin(LED3_GPIO);	// LED3 indicates the reception of a return message.
   84bd4:	2057      	movs	r0, #87	; 0x57
   84bd6:	4b0e      	ldr	r3, [pc, #56]	; (84c10 <decode_can_msg+0x70>)
   84bd8:	4798      	blx	r3
	}
	
	if ((ul_data_incom == HK_RETURNED) & (controller == CAN1))
   84bda:	68fb      	ldr	r3, [r7, #12]
   84bdc:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
   84be0:	bf14      	ite	ne
   84be2:	2300      	movne	r3, #0
   84be4:	2301      	moveq	r3, #1
   84be6:	b2da      	uxtb	r2, r3
   84be8:	6839      	ldr	r1, [r7, #0]
   84bea:	4b08      	ldr	r3, [pc, #32]	; (84c0c <decode_can_msg+0x6c>)
   84bec:	4299      	cmp	r1, r3
   84bee:	bf14      	ite	ne
   84bf0:	2300      	movne	r3, #0
   84bf2:	2301      	moveq	r3, #1
   84bf4:	b2db      	uxtb	r3, r3
   84bf6:	4013      	ands	r3, r2
   84bf8:	b2db      	uxtb	r3, r3
   84bfa:	2b00      	cmp	r3, #0
   84bfc:	d002      	beq.n	84c04 <decode_can_msg+0x64>
	{
		pio_toggle_pin(LED1_GPIO);	// LED3 indicates the reception of housekeeping.
   84bfe:	2055      	movs	r0, #85	; 0x55
   84c00:	4b03      	ldr	r3, [pc, #12]	; (84c10 <decode_can_msg+0x70>)
   84c02:	4798      	blx	r3
	}
	return;
   84c04:	bf00      	nop
}
   84c06:	3710      	adds	r7, #16
   84c08:	46bd      	mov	sp, r7
   84c0a:	bd80      	pop	{r7, pc}
   84c0c:	400b8000 	.word	0x400b8000
   84c10:	000816f9 	.word	0x000816f9

00084c14 <reset_mailbox_conf>:
/************************************************************************/
/* RESET MAILBOX CONFIGURE STRUCTURE                                    */
/************************************************************************/

void reset_mailbox_conf(can_mb_conf_t *p_mailbox)
{
   84c14:	b480      	push	{r7}
   84c16:	b083      	sub	sp, #12
   84c18:	af00      	add	r7, sp, #0
   84c1a:	6078      	str	r0, [r7, #4]
	p_mailbox->ul_mb_idx = 0;
   84c1c:	687b      	ldr	r3, [r7, #4]
   84c1e:	2200      	movs	r2, #0
   84c20:	601a      	str	r2, [r3, #0]
	p_mailbox->uc_obj_type = 0;
   84c22:	687b      	ldr	r3, [r7, #4]
   84c24:	2200      	movs	r2, #0
   84c26:	711a      	strb	r2, [r3, #4]
	p_mailbox->uc_id_ver = 0;
   84c28:	687b      	ldr	r3, [r7, #4]
   84c2a:	2200      	movs	r2, #0
   84c2c:	715a      	strb	r2, [r3, #5]
	p_mailbox->uc_length = 0;
   84c2e:	687b      	ldr	r3, [r7, #4]
   84c30:	2200      	movs	r2, #0
   84c32:	719a      	strb	r2, [r3, #6]
	p_mailbox->uc_tx_prio = 0;
   84c34:	687b      	ldr	r3, [r7, #4]
   84c36:	2200      	movs	r2, #0
   84c38:	71da      	strb	r2, [r3, #7]
	p_mailbox->ul_status = 0;
   84c3a:	687b      	ldr	r3, [r7, #4]
   84c3c:	2200      	movs	r2, #0
   84c3e:	609a      	str	r2, [r3, #8]
	p_mailbox->ul_id_msk = 0;
   84c40:	687b      	ldr	r3, [r7, #4]
   84c42:	2200      	movs	r2, #0
   84c44:	60da      	str	r2, [r3, #12]
	p_mailbox->ul_id = 0;
   84c46:	687b      	ldr	r3, [r7, #4]
   84c48:	2200      	movs	r2, #0
   84c4a:	611a      	str	r2, [r3, #16]
	p_mailbox->ul_fid = 0;
   84c4c:	687b      	ldr	r3, [r7, #4]
   84c4e:	2200      	movs	r2, #0
   84c50:	615a      	str	r2, [r3, #20]
	p_mailbox->ul_datal = 0;
   84c52:	687b      	ldr	r3, [r7, #4]
   84c54:	2200      	movs	r2, #0
   84c56:	619a      	str	r2, [r3, #24]
	p_mailbox->ul_datah = 0;
   84c58:	687b      	ldr	r3, [r7, #4]
   84c5a:	2200      	movs	r2, #0
   84c5c:	61da      	str	r2, [r3, #28]
}
   84c5e:	370c      	adds	r7, #12
   84c60:	46bd      	mov	sp, r7
   84c62:	f85d 7b04 	ldr.w	r7, [sp], #4
   84c66:	4770      	bx	lr

00084c68 <send_can_command>:
/*																		*/
/*	This function does not alter the can0_mailbox object.				*/
/************************************************************************/

uint32_t send_can_command(uint32_t low, uint32_t high, uint32_t ID, uint32_t PRIORITY)
{	
   84c68:	b580      	push	{r7, lr}
   84c6a:	b08c      	sub	sp, #48	; 0x30
   84c6c:	af00      	add	r7, sp, #0
   84c6e:	60f8      	str	r0, [r7, #12]
   84c70:	60b9      	str	r1, [r7, #8]
   84c72:	607a      	str	r2, [r7, #4]
   84c74:	603b      	str	r3, [r7, #0]
	*/
	
	
	/* Save current can0_mailbox object */
	can_temp_t temp_mailbox;
	save_can_object(&can0_mailbox, &temp_mailbox);
   84c76:	f107 0310 	add.w	r3, r7, #16
   84c7a:	481e      	ldr	r0, [pc, #120]	; (84cf4 <send_can_command+0x8c>)
   84c7c:	4619      	mov	r1, r3
   84c7e:	4b1e      	ldr	r3, [pc, #120]	; (84cf8 <send_can_command+0x90>)
   84c80:	4798      	blx	r3
	
	/* Init CAN0 Mailbox 7 to Transmit Mailbox. */	
	/* CAN0 MB7 == COMMAND/MSG MB				*/
	reset_mailbox_conf(&can0_mailbox);
   84c82:	481c      	ldr	r0, [pc, #112]	; (84cf4 <send_can_command+0x8c>)
   84c84:	4b1d      	ldr	r3, [pc, #116]	; (84cfc <send_can_command+0x94>)
   84c86:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 7;			//Mailbox Number 7
   84c88:	4b1a      	ldr	r3, [pc, #104]	; (84cf4 <send_can_command+0x8c>)
   84c8a:	2207      	movs	r2, #7
   84c8c:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   84c8e:	4b19      	ldr	r3, [pc, #100]	; (84cf4 <send_can_command+0x8c>)
   84c90:	2203      	movs	r2, #3
   84c92:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = PRIORITY;		//Transmission Priority (Can be Changed dynamically)
   84c94:	683b      	ldr	r3, [r7, #0]
   84c96:	b2da      	uxtb	r2, r3
   84c98:	4b16      	ldr	r3, [pc, #88]	; (84cf4 <send_can_command+0x8c>)
   84c9a:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   84c9c:	4b15      	ldr	r3, [pc, #84]	; (84cf4 <send_can_command+0x8c>)
   84c9e:	2200      	movs	r2, #0
   84ca0:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   84ca2:	4b14      	ldr	r3, [pc, #80]	; (84cf4 <send_can_command+0x8c>)
   84ca4:	2200      	movs	r2, #0
   84ca6:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   84ca8:	4815      	ldr	r0, [pc, #84]	; (84d00 <send_can_command+0x98>)
   84caa:	4912      	ldr	r1, [pc, #72]	; (84cf4 <send_can_command+0x8c>)
   84cac:	4b15      	ldr	r3, [pc, #84]	; (84d04 <send_can_command+0x9c>)
   84cae:	4798      	blx	r3

	/* Write transmit information into mailbox. */
	can0_mailbox.ul_id = CAN_MID_MIDvA(ID);			// ID of the message being sent,
   84cb0:	687b      	ldr	r3, [r7, #4]
   84cb2:	049a      	lsls	r2, r3, #18
   84cb4:	4b14      	ldr	r3, [pc, #80]	; (84d08 <send_can_command+0xa0>)
   84cb6:	4013      	ands	r3, r2
   84cb8:	4a0e      	ldr	r2, [pc, #56]	; (84cf4 <send_can_command+0x8c>)
   84cba:	6113      	str	r3, [r2, #16]
	can0_mailbox.ul_datal = low;					// shifted over to the standard frame position.
   84cbc:	4b0d      	ldr	r3, [pc, #52]	; (84cf4 <send_can_command+0x8c>)
   84cbe:	68fa      	ldr	r2, [r7, #12]
   84cc0:	619a      	str	r2, [r3, #24]
	can0_mailbox.ul_datah = high;
   84cc2:	4b0c      	ldr	r3, [pc, #48]	; (84cf4 <send_can_command+0x8c>)
   84cc4:	68ba      	ldr	r2, [r7, #8]
   84cc6:	61da      	str	r2, [r3, #28]
	can0_mailbox.uc_length = MAX_CAN_FRAME_DATA_LEN;
   84cc8:	4b0a      	ldr	r3, [pc, #40]	; (84cf4 <send_can_command+0x8c>)
   84cca:	2208      	movs	r2, #8
   84ccc:	719a      	strb	r2, [r3, #6]
	can_mailbox_write(CAN0, &can0_mailbox);
   84cce:	480c      	ldr	r0, [pc, #48]	; (84d00 <send_can_command+0x98>)
   84cd0:	4908      	ldr	r1, [pc, #32]	; (84cf4 <send_can_command+0x8c>)
   84cd2:	4b0e      	ldr	r3, [pc, #56]	; (84d0c <send_can_command+0xa4>)
   84cd4:	4798      	blx	r3

	/* Send out the information in the mailbox. */
	can_global_send_transfer_cmd(CAN0, CAN_TCR_MB7);
   84cd6:	480a      	ldr	r0, [pc, #40]	; (84d00 <send_can_command+0x98>)
   84cd8:	2180      	movs	r1, #128	; 0x80
   84cda:	4b0d      	ldr	r3, [pc, #52]	; (84d10 <send_can_command+0xa8>)
   84cdc:	4798      	blx	r3
	
	/* Restore the can0_mailbox object */
	restore_can_object(&can0_mailbox, &temp_mailbox);
   84cde:	f107 0310 	add.w	r3, r7, #16
   84ce2:	4804      	ldr	r0, [pc, #16]	; (84cf4 <send_can_command+0x8c>)
   84ce4:	4619      	mov	r1, r3
   84ce6:	4b0b      	ldr	r3, [pc, #44]	; (84d14 <send_can_command+0xac>)
   84ce8:	4798      	blx	r3
	
	return 1;
   84cea:	2301      	movs	r3, #1
}
   84cec:	4618      	mov	r0, r3
   84cee:	3730      	adds	r7, #48	; 0x30
   84cf0:	46bd      	mov	sp, r7
   84cf2:	bd80      	pop	{r7, pc}
   84cf4:	2007a810 	.word	0x2007a810
   84cf8:	00084dc5 	.word	0x00084dc5
   84cfc:	00084c15 	.word	0x00084c15
   84d00:	400b4000 	.word	0x400b4000
   84d04:	000811d9 	.word	0x000811d9
   84d08:	1ffc0000 	.word	0x1ffc0000
   84d0c:	000813bd 	.word	0x000813bd
   84d10:	0008114d 	.word	0x0008114d
   84d14:	00084e35 	.word	0x00084e35

00084d18 <request_housekeeping>:
/*																		*/
/*	This function does not alter the can0_mailbox object.				*/
/************************************************************************/

uint32_t request_housekeeping(uint32_t ID)
{
   84d18:	b580      	push	{r7, lr}
   84d1a:	b08a      	sub	sp, #40	; 0x28
   84d1c:	af00      	add	r7, sp, #0
   84d1e:	6078      	str	r0, [r7, #4]
	/* Save current can0_mailbox object */
	can_temp_t temp_mailbox;
	save_can_object(&can0_mailbox, &temp_mailbox);
   84d20:	f107 0308 	add.w	r3, r7, #8
   84d24:	481e      	ldr	r0, [pc, #120]	; (84da0 <request_housekeeping+0x88>)
   84d26:	4619      	mov	r1, r3
   84d28:	4b1e      	ldr	r3, [pc, #120]	; (84da4 <request_housekeeping+0x8c>)
   84d2a:	4798      	blx	r3
	
	/* Init CAN0 Mailbox 6 to Housekeeping Request Mailbox. */	
	reset_mailbox_conf(&can0_mailbox);
   84d2c:	481c      	ldr	r0, [pc, #112]	; (84da0 <request_housekeeping+0x88>)
   84d2e:	4b1e      	ldr	r3, [pc, #120]	; (84da8 <request_housekeeping+0x90>)
   84d30:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 6;			//Mailbox Number 6
   84d32:	4b1b      	ldr	r3, [pc, #108]	; (84da0 <request_housekeeping+0x88>)
   84d34:	2206      	movs	r2, #6
   84d36:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   84d38:	4b19      	ldr	r3, [pc, #100]	; (84da0 <request_housekeeping+0x88>)
   84d3a:	2203      	movs	r2, #3
   84d3c:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = HK_REQUEST_PRIO;		//Transmission Priority (Can be Changed dynamically)
   84d3e:	4b18      	ldr	r3, [pc, #96]	; (84da0 <request_housekeeping+0x88>)
   84d40:	2214      	movs	r2, #20
   84d42:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   84d44:	4b16      	ldr	r3, [pc, #88]	; (84da0 <request_housekeeping+0x88>)
   84d46:	2200      	movs	r2, #0
   84d48:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   84d4a:	4b15      	ldr	r3, [pc, #84]	; (84da0 <request_housekeeping+0x88>)
   84d4c:	2200      	movs	r2, #0
   84d4e:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   84d50:	4816      	ldr	r0, [pc, #88]	; (84dac <request_housekeeping+0x94>)
   84d52:	4913      	ldr	r1, [pc, #76]	; (84da0 <request_housekeeping+0x88>)
   84d54:	4b16      	ldr	r3, [pc, #88]	; (84db0 <request_housekeeping+0x98>)
   84d56:	4798      	blx	r3

	/* Write transmit information into mailbox. */
	can0_mailbox.ul_id = CAN_MID_MIDvA(ID);			// ID of the message being sent,
   84d58:	687b      	ldr	r3, [r7, #4]
   84d5a:	049a      	lsls	r2, r3, #18
   84d5c:	4b15      	ldr	r3, [pc, #84]	; (84db4 <request_housekeeping+0x9c>)
   84d5e:	4013      	ands	r3, r2
   84d60:	4a0f      	ldr	r2, [pc, #60]	; (84da0 <request_housekeeping+0x88>)
   84d62:	6113      	str	r3, [r2, #16]
	can0_mailbox.ul_datal = HK_REQUEST;				// shifted over to the standard frame position.
   84d64:	4b0e      	ldr	r3, [pc, #56]	; (84da0 <request_housekeeping+0x88>)
   84d66:	f04f 320f 	mov.w	r2, #252645135	; 0xf0f0f0f
   84d6a:	619a      	str	r2, [r3, #24]
	can0_mailbox.ul_datah = HK_REQUEST;
   84d6c:	4b0c      	ldr	r3, [pc, #48]	; (84da0 <request_housekeeping+0x88>)
   84d6e:	f04f 320f 	mov.w	r2, #252645135	; 0xf0f0f0f
   84d72:	61da      	str	r2, [r3, #28]
	can0_mailbox.uc_length = MAX_CAN_FRAME_DATA_LEN;
   84d74:	4b0a      	ldr	r3, [pc, #40]	; (84da0 <request_housekeeping+0x88>)
   84d76:	2208      	movs	r2, #8
   84d78:	719a      	strb	r2, [r3, #6]
	can_mailbox_write(CAN0, &can0_mailbox);
   84d7a:	480c      	ldr	r0, [pc, #48]	; (84dac <request_housekeeping+0x94>)
   84d7c:	4908      	ldr	r1, [pc, #32]	; (84da0 <request_housekeeping+0x88>)
   84d7e:	4b0e      	ldr	r3, [pc, #56]	; (84db8 <request_housekeeping+0xa0>)
   84d80:	4798      	blx	r3

	/* Send out the information in the mailbox. */
	can_global_send_transfer_cmd(CAN0, CAN_TCR_MB6);
   84d82:	480a      	ldr	r0, [pc, #40]	; (84dac <request_housekeeping+0x94>)
   84d84:	2140      	movs	r1, #64	; 0x40
   84d86:	4b0d      	ldr	r3, [pc, #52]	; (84dbc <request_housekeeping+0xa4>)
   84d88:	4798      	blx	r3
	
	/* Restore the can0_mailbox object */
	restore_can_object(&can0_mailbox, &temp_mailbox);
   84d8a:	f107 0308 	add.w	r3, r7, #8
   84d8e:	4804      	ldr	r0, [pc, #16]	; (84da0 <request_housekeeping+0x88>)
   84d90:	4619      	mov	r1, r3
   84d92:	4b0b      	ldr	r3, [pc, #44]	; (84dc0 <request_housekeeping+0xa8>)
   84d94:	4798      	blx	r3
		
	return 1;
   84d96:	2301      	movs	r3, #1
}
   84d98:	4618      	mov	r0, r3
   84d9a:	3728      	adds	r7, #40	; 0x28
   84d9c:	46bd      	mov	sp, r7
   84d9e:	bd80      	pop	{r7, pc}
   84da0:	2007a810 	.word	0x2007a810
   84da4:	00084dc5 	.word	0x00084dc5
   84da8:	00084c15 	.word	0x00084c15
   84dac:	400b4000 	.word	0x400b4000
   84db0:	000811d9 	.word	0x000811d9
   84db4:	1ffc0000 	.word	0x1ffc0000
   84db8:	000813bd 	.word	0x000813bd
   84dbc:	0008114d 	.word	0x0008114d
   84dc0:	00084e35 	.word	0x00084e35

00084dc4 <save_can_object>:
/*	This function will take in a mailbox object as the original pointer */
/*  and save each of it's elements in a temporary can structure.        */
/************************************************************************/

void save_can_object(can_mb_conf_t *original, can_temp_t *temp)
{
   84dc4:	b480      	push	{r7}
   84dc6:	b083      	sub	sp, #12
   84dc8:	af00      	add	r7, sp, #0
   84dca:	6078      	str	r0, [r7, #4]
   84dcc:	6039      	str	r1, [r7, #0]
	/*This function takes in a mailbox object as the original pointer*/
	
	
	temp->ul_mb_idx		= original->ul_mb_idx;
   84dce:	687b      	ldr	r3, [r7, #4]
   84dd0:	681a      	ldr	r2, [r3, #0]
   84dd2:	683b      	ldr	r3, [r7, #0]
   84dd4:	601a      	str	r2, [r3, #0]
	temp->uc_obj_type	= original->uc_obj_type;
   84dd6:	687b      	ldr	r3, [r7, #4]
   84dd8:	791a      	ldrb	r2, [r3, #4]
   84dda:	683b      	ldr	r3, [r7, #0]
   84ddc:	711a      	strb	r2, [r3, #4]
	temp->uc_id_ver		= original->uc_id_ver;
   84dde:	687b      	ldr	r3, [r7, #4]
   84de0:	795a      	ldrb	r2, [r3, #5]
   84de2:	683b      	ldr	r3, [r7, #0]
   84de4:	715a      	strb	r2, [r3, #5]
	temp->uc_length		= original->uc_length;
   84de6:	687b      	ldr	r3, [r7, #4]
   84de8:	799a      	ldrb	r2, [r3, #6]
   84dea:	683b      	ldr	r3, [r7, #0]
   84dec:	719a      	strb	r2, [r3, #6]
	temp->uc_tx_prio	= original->uc_tx_prio;
   84dee:	687b      	ldr	r3, [r7, #4]
   84df0:	79da      	ldrb	r2, [r3, #7]
   84df2:	683b      	ldr	r3, [r7, #0]
   84df4:	71da      	strb	r2, [r3, #7]
	temp->ul_status		= original->ul_status;
   84df6:	687b      	ldr	r3, [r7, #4]
   84df8:	689a      	ldr	r2, [r3, #8]
   84dfa:	683b      	ldr	r3, [r7, #0]
   84dfc:	609a      	str	r2, [r3, #8]
	temp->ul_id_msk		= original->ul_id_msk;
   84dfe:	687b      	ldr	r3, [r7, #4]
   84e00:	68da      	ldr	r2, [r3, #12]
   84e02:	683b      	ldr	r3, [r7, #0]
   84e04:	60da      	str	r2, [r3, #12]
	temp->ul_id			= original->ul_id;
   84e06:	687b      	ldr	r3, [r7, #4]
   84e08:	691a      	ldr	r2, [r3, #16]
   84e0a:	683b      	ldr	r3, [r7, #0]
   84e0c:	611a      	str	r2, [r3, #16]
	temp->ul_fid		= original->ul_fid;
   84e0e:	687b      	ldr	r3, [r7, #4]
   84e10:	695a      	ldr	r2, [r3, #20]
   84e12:	683b      	ldr	r3, [r7, #0]
   84e14:	615a      	str	r2, [r3, #20]
	temp->ul_datal		= original->ul_datal;
   84e16:	687b      	ldr	r3, [r7, #4]
   84e18:	699a      	ldr	r2, [r3, #24]
   84e1a:	683b      	ldr	r3, [r7, #0]
   84e1c:	619a      	str	r2, [r3, #24]
	temp->ul_datah		= original->ul_datah;
   84e1e:	687b      	ldr	r3, [r7, #4]
   84e20:	69da      	ldr	r2, [r3, #28]
   84e22:	683b      	ldr	r3, [r7, #0]
   84e24:	61da      	str	r2, [r3, #28]
	
	return;
   84e26:	bf00      	nop
}
   84e28:	370c      	adds	r7, #12
   84e2a:	46bd      	mov	sp, r7
   84e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
   84e30:	4770      	bx	lr
   84e32:	bf00      	nop

00084e34 <restore_can_object>:
/*	This function will take in a mailbox object as the original pointer */
/*  and restore each of it's elements from a temporary can structure.   */
/************************************************************************/

void restore_can_object(can_mb_conf_t *original, can_temp_t *temp)
{
   84e34:	b480      	push	{r7}
   84e36:	b083      	sub	sp, #12
   84e38:	af00      	add	r7, sp, #0
   84e3a:	6078      	str	r0, [r7, #4]
   84e3c:	6039      	str	r1, [r7, #0]
	/*This function takes in a mailbox object as the original pointer*/	
	
	original->ul_mb_idx		= temp->ul_mb_idx; 
   84e3e:	683b      	ldr	r3, [r7, #0]
   84e40:	681a      	ldr	r2, [r3, #0]
   84e42:	687b      	ldr	r3, [r7, #4]
   84e44:	601a      	str	r2, [r3, #0]
	original->uc_obj_type	= temp->uc_obj_type;
   84e46:	683b      	ldr	r3, [r7, #0]
   84e48:	791a      	ldrb	r2, [r3, #4]
   84e4a:	687b      	ldr	r3, [r7, #4]
   84e4c:	711a      	strb	r2, [r3, #4]
	original->uc_id_ver		= temp->uc_id_ver;
   84e4e:	683b      	ldr	r3, [r7, #0]
   84e50:	795a      	ldrb	r2, [r3, #5]
   84e52:	687b      	ldr	r3, [r7, #4]
   84e54:	715a      	strb	r2, [r3, #5]
	original->uc_length		= temp->uc_length;
   84e56:	683b      	ldr	r3, [r7, #0]
   84e58:	799a      	ldrb	r2, [r3, #6]
   84e5a:	687b      	ldr	r3, [r7, #4]
   84e5c:	719a      	strb	r2, [r3, #6]
	original->uc_tx_prio	= temp->uc_tx_prio;
   84e5e:	683b      	ldr	r3, [r7, #0]
   84e60:	79da      	ldrb	r2, [r3, #7]
   84e62:	687b      	ldr	r3, [r7, #4]
   84e64:	71da      	strb	r2, [r3, #7]
	original->ul_status		= temp->ul_status;
   84e66:	683b      	ldr	r3, [r7, #0]
   84e68:	689a      	ldr	r2, [r3, #8]
   84e6a:	687b      	ldr	r3, [r7, #4]
   84e6c:	609a      	str	r2, [r3, #8]
	original->ul_id_msk		= temp->ul_id_msk;
   84e6e:	683b      	ldr	r3, [r7, #0]
   84e70:	68da      	ldr	r2, [r3, #12]
   84e72:	687b      	ldr	r3, [r7, #4]
   84e74:	60da      	str	r2, [r3, #12]
	original->ul_id			= temp->ul_id;
   84e76:	683b      	ldr	r3, [r7, #0]
   84e78:	691a      	ldr	r2, [r3, #16]
   84e7a:	687b      	ldr	r3, [r7, #4]
   84e7c:	611a      	str	r2, [r3, #16]
	original->ul_fid		= temp->ul_fid;
   84e7e:	683b      	ldr	r3, [r7, #0]
   84e80:	695a      	ldr	r2, [r3, #20]
   84e82:	687b      	ldr	r3, [r7, #4]
   84e84:	615a      	str	r2, [r3, #20]
	original->ul_datal		= temp->ul_datal;
   84e86:	683b      	ldr	r3, [r7, #0]
   84e88:	699a      	ldr	r2, [r3, #24]
   84e8a:	687b      	ldr	r3, [r7, #4]
   84e8c:	619a      	str	r2, [r3, #24]
	original->ul_datah		= temp->ul_datah;
   84e8e:	683b      	ldr	r3, [r7, #0]
   84e90:	69da      	ldr	r2, [r3, #28]
   84e92:	687b      	ldr	r3, [r7, #4]
   84e94:	61da      	str	r2, [r3, #28]
	
	return;
   84e96:	bf00      	nop
}
   84e98:	370c      	adds	r7, #12
   84e9a:	46bd      	mov	sp, r7
   84e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
   84ea0:	4770      	bx	lr
   84ea2:	bf00      	nop

00084ea4 <can_initialize>:
/**
 * \brief Initializes and enables CAN0 & CAN1 tranceivers and clocks. 
 * CAN0/CAN1 mailboxes are reset and interrupts disabled.
 */
void can_initialize(void)
{
   84ea4:	b580      	push	{r7, lr}
   84ea6:	b082      	sub	sp, #8
   84ea8:	af00      	add	r7, sp, #0
	uint32_t ul_sysclk;
	uint32_t x = 1;
   84eaa:	2301      	movs	r3, #1
   84eac:	607b      	str	r3, [r7, #4]

	/* Initialize CAN0 Transceiver. */
	sn65hvd234_set_rs(&can0_transceiver, PIN_CAN0_TR_RS_IDX);
   84eae:	4829      	ldr	r0, [pc, #164]	; (84f54 <can_initialize+0xb0>)
   84eb0:	2134      	movs	r1, #52	; 0x34
   84eb2:	4b29      	ldr	r3, [pc, #164]	; (84f58 <can_initialize+0xb4>)
   84eb4:	4798      	blx	r3
	sn65hvd234_set_en(&can0_transceiver, PIN_CAN0_TR_EN_IDX);
   84eb6:	4827      	ldr	r0, [pc, #156]	; (84f54 <can_initialize+0xb0>)
   84eb8:	2135      	movs	r1, #53	; 0x35
   84eba:	4b28      	ldr	r3, [pc, #160]	; (84f5c <can_initialize+0xb8>)
   84ebc:	4798      	blx	r3
	/* Enable CAN0 Transceiver. */
	sn65hvd234_disable_low_power(&can0_transceiver);
   84ebe:	4825      	ldr	r0, [pc, #148]	; (84f54 <can_initialize+0xb0>)
   84ec0:	4b27      	ldr	r3, [pc, #156]	; (84f60 <can_initialize+0xbc>)
   84ec2:	4798      	blx	r3
	sn65hvd234_enable(&can0_transceiver);
   84ec4:	4823      	ldr	r0, [pc, #140]	; (84f54 <can_initialize+0xb0>)
   84ec6:	4b27      	ldr	r3, [pc, #156]	; (84f64 <can_initialize+0xc0>)
   84ec8:	4798      	blx	r3

	/* Initialize CAN1 Transceiver. */
	sn65hvd234_set_rs(&can1_transceiver, PIN_CAN1_TR_RS_IDX);
   84eca:	4827      	ldr	r0, [pc, #156]	; (84f68 <can_initialize+0xc4>)
   84ecc:	218f      	movs	r1, #143	; 0x8f
   84ece:	4b22      	ldr	r3, [pc, #136]	; (84f58 <can_initialize+0xb4>)
   84ed0:	4798      	blx	r3
	sn65hvd234_set_en(&can1_transceiver, PIN_CAN1_TR_EN_IDX);
   84ed2:	4825      	ldr	r0, [pc, #148]	; (84f68 <can_initialize+0xc4>)
   84ed4:	2190      	movs	r1, #144	; 0x90
   84ed6:	4b21      	ldr	r3, [pc, #132]	; (84f5c <can_initialize+0xb8>)
   84ed8:	4798      	blx	r3
	/* Enable CAN1 Transceiver. */
	sn65hvd234_disable_low_power(&can1_transceiver);
   84eda:	4823      	ldr	r0, [pc, #140]	; (84f68 <can_initialize+0xc4>)
   84edc:	4b20      	ldr	r3, [pc, #128]	; (84f60 <can_initialize+0xbc>)
   84ede:	4798      	blx	r3
	sn65hvd234_enable(&can1_transceiver);
   84ee0:	4821      	ldr	r0, [pc, #132]	; (84f68 <can_initialize+0xc4>)
   84ee2:	4b20      	ldr	r3, [pc, #128]	; (84f64 <can_initialize+0xc0>)
   84ee4:	4798      	blx	r3

	/* Enable CAN0 & CAN1 clock. */
	pmc_enable_periph_clk(ID_CAN0);
   84ee6:	202b      	movs	r0, #43	; 0x2b
   84ee8:	4b20      	ldr	r3, [pc, #128]	; (84f6c <can_initialize+0xc8>)
   84eea:	4798      	blx	r3
	pmc_enable_periph_clk(ID_CAN1);
   84eec:	202c      	movs	r0, #44	; 0x2c
   84eee:	4b1f      	ldr	r3, [pc, #124]	; (84f6c <can_initialize+0xc8>)
   84ef0:	4798      	blx	r3

	ul_sysclk = sysclk_get_cpu_hz();
   84ef2:	4b1f      	ldr	r3, [pc, #124]	; (84f70 <can_initialize+0xcc>)
   84ef4:	4798      	blx	r3
   84ef6:	6038      	str	r0, [r7, #0]
	if (can_init(CAN0, ul_sysclk, CAN_BPS_250K) &&
   84ef8:	481e      	ldr	r0, [pc, #120]	; (84f74 <can_initialize+0xd0>)
   84efa:	6839      	ldr	r1, [r7, #0]
   84efc:	22fa      	movs	r2, #250	; 0xfa
   84efe:	4b1e      	ldr	r3, [pc, #120]	; (84f78 <can_initialize+0xd4>)
   84f00:	4798      	blx	r3
   84f02:	4603      	mov	r3, r0
   84f04:	2b00      	cmp	r3, #0
   84f06:	d021      	beq.n	84f4c <can_initialize+0xa8>
	can_init(CAN1, ul_sysclk, CAN_BPS_250K)) {
   84f08:	481c      	ldr	r0, [pc, #112]	; (84f7c <can_initialize+0xd8>)
   84f0a:	6839      	ldr	r1, [r7, #0]
   84f0c:	22fa      	movs	r2, #250	; 0xfa
   84f0e:	4b1a      	ldr	r3, [pc, #104]	; (84f78 <can_initialize+0xd4>)
   84f10:	4798      	blx	r3
   84f12:	4603      	mov	r3, r0
	/* Enable CAN0 & CAN1 clock. */
	pmc_enable_periph_clk(ID_CAN0);
	pmc_enable_periph_clk(ID_CAN1);

	ul_sysclk = sysclk_get_cpu_hz();
	if (can_init(CAN0, ul_sysclk, CAN_BPS_250K) &&
   84f14:	2b00      	cmp	r3, #0
   84f16:	d019      	beq.n	84f4c <can_initialize+0xa8>
	can_init(CAN1, ul_sysclk, CAN_BPS_250K)) {

	/* Disable all CAN0 & CAN1 interrupts. */
	can_disable_interrupt(CAN0, CAN_DISABLE_ALL_INTERRUPT_MASK);
   84f18:	4816      	ldr	r0, [pc, #88]	; (84f74 <can_initialize+0xd0>)
   84f1a:	f04f 31ff 	mov.w	r1, #4294967295
   84f1e:	4b18      	ldr	r3, [pc, #96]	; (84f80 <can_initialize+0xdc>)
   84f20:	4798      	blx	r3
	can_disable_interrupt(CAN1, CAN_DISABLE_ALL_INTERRUPT_MASK);
   84f22:	4816      	ldr	r0, [pc, #88]	; (84f7c <can_initialize+0xd8>)
   84f24:	f04f 31ff 	mov.w	r1, #4294967295
   84f28:	4b15      	ldr	r3, [pc, #84]	; (84f80 <can_initialize+0xdc>)
   84f2a:	4798      	blx	r3
		
	NVIC_EnableIRQ(CAN0_IRQn);
   84f2c:	202b      	movs	r0, #43	; 0x2b
   84f2e:	4b15      	ldr	r3, [pc, #84]	; (84f84 <can_initialize+0xe0>)
   84f30:	4798      	blx	r3
	NVIC_EnableIRQ(CAN1_IRQn);
   84f32:	202c      	movs	r0, #44	; 0x2c
   84f34:	4b13      	ldr	r3, [pc, #76]	; (84f84 <can_initialize+0xe0>)
   84f36:	4798      	blx	r3
	
	can_reset_all_mailbox(CAN0);
   84f38:	480e      	ldr	r0, [pc, #56]	; (84f74 <can_initialize+0xd0>)
   84f3a:	4b13      	ldr	r3, [pc, #76]	; (84f88 <can_initialize+0xe4>)
   84f3c:	4798      	blx	r3
	can_reset_all_mailbox(CAN1);
   84f3e:	480f      	ldr	r0, [pc, #60]	; (84f7c <can_initialize+0xd8>)
   84f40:	4b11      	ldr	r3, [pc, #68]	; (84f88 <can_initialize+0xe4>)
   84f42:	4798      	blx	r3
	
	/* Initialize the CAN0 & CAN1 mailboxes */
	x = can_init_mailboxes(x); // Prevent Random PC jumps to this point.
   84f44:	6878      	ldr	r0, [r7, #4]
   84f46:	4b11      	ldr	r3, [pc, #68]	; (84f8c <can_initialize+0xe8>)
   84f48:	4798      	blx	r3
   84f4a:	6078      	str	r0, [r7, #4]
	//configASSERT(x);
	}
	return;
   84f4c:	bf00      	nop
}
   84f4e:	3708      	adds	r7, #8
   84f50:	46bd      	mov	sp, r7
   84f52:	bd80      	pop	{r7, pc}
   84f54:	2007a850 	.word	0x2007a850
   84f58:	00080e75 	.word	0x00080e75
   84f5c:	00080e91 	.word	0x00080e91
   84f60:	00080ec9 	.word	0x00080ec9
   84f64:	00080ead 	.word	0x00080ead
   84f68:	2007a7e4 	.word	0x2007a7e4
   84f6c:	00081ce5 	.word	0x00081ce5
   84f70:	00084a55 	.word	0x00084a55
   84f74:	400b4000 	.word	0x400b4000
   84f78:	00081035 	.word	0x00081035
   84f7c:	400b8000 	.word	0x400b8000
   84f80:	00081119 	.word	0x00081119
   84f84:	00084995 	.word	0x00084995
   84f88:	00081475 	.word	0x00081475
   84f8c:	00084f91 	.word	0x00084f91

00084f90 <can_init_mailboxes>:

uint32_t can_init_mailboxes(uint32_t x)
{
   84f90:	b580      	push	{r7, lr}
   84f92:	b082      	sub	sp, #8
   84f94:	af00      	add	r7, sp, #0
   84f96:	6078      	str	r0, [r7, #4]
	/* Init CAN0 Mailbox 7 to Transmit Mailbox. */	
	/* CAN0 MB7 == COMMAND/MSG MB				*/
	//configASSERT(x);	//Check if this function was called naturally.
	
	reset_mailbox_conf(&can0_mailbox);
   84f98:	4824      	ldr	r0, [pc, #144]	; (8502c <can_init_mailboxes+0x9c>)
   84f9a:	4b25      	ldr	r3, [pc, #148]	; (85030 <can_init_mailboxes+0xa0>)
   84f9c:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 7;			//Mailbox Number 7
   84f9e:	4b23      	ldr	r3, [pc, #140]	; (8502c <can_init_mailboxes+0x9c>)
   84fa0:	2207      	movs	r2, #7
   84fa2:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   84fa4:	4b21      	ldr	r3, [pc, #132]	; (8502c <can_init_mailboxes+0x9c>)
   84fa6:	2203      	movs	r2, #3
   84fa8:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = 5;		//Transmission Priority (Can be Changed dynamically)
   84faa:	4b20      	ldr	r3, [pc, #128]	; (8502c <can_init_mailboxes+0x9c>)
   84fac:	2205      	movs	r2, #5
   84fae:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   84fb0:	4b1e      	ldr	r3, [pc, #120]	; (8502c <can_init_mailboxes+0x9c>)
   84fb2:	2200      	movs	r2, #0
   84fb4:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   84fb6:	4b1d      	ldr	r3, [pc, #116]	; (8502c <can_init_mailboxes+0x9c>)
   84fb8:	2200      	movs	r2, #0
   84fba:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   84fbc:	481d      	ldr	r0, [pc, #116]	; (85034 <can_init_mailboxes+0xa4>)
   84fbe:	491b      	ldr	r1, [pc, #108]	; (8502c <can_init_mailboxes+0x9c>)
   84fc0:	4b1d      	ldr	r3, [pc, #116]	; (85038 <can_init_mailboxes+0xa8>)
   84fc2:	4798      	blx	r3
	
	/* Init CAN1 Mailbox 0 to Reception Mailbox. */
	reset_mailbox_conf(&can1_mailbox);
   84fc4:	481d      	ldr	r0, [pc, #116]	; (8503c <can_init_mailboxes+0xac>)
   84fc6:	4b1a      	ldr	r3, [pc, #104]	; (85030 <can_init_mailboxes+0xa0>)
   84fc8:	4798      	blx	r3
	can1_mailbox.ul_mb_idx = 0;				// Mailbox 0
   84fca:	4b1c      	ldr	r3, [pc, #112]	; (8503c <can_init_mailboxes+0xac>)
   84fcc:	2200      	movs	r2, #0
   84fce:	601a      	str	r2, [r3, #0]
	can1_mailbox.uc_obj_type = CAN_MB_RX_MODE;
   84fd0:	4b1a      	ldr	r3, [pc, #104]	; (8503c <can_init_mailboxes+0xac>)
   84fd2:	2201      	movs	r2, #1
   84fd4:	711a      	strb	r2, [r3, #4]
	can1_mailbox.ul_id_msk = CAN_MID_MIDvA_Msk | CAN_MID_MIDvB_Msk;	  // Compare the full 11 bits of the ID in both standard and extended.
   84fd6:	4b19      	ldr	r3, [pc, #100]	; (8503c <can_init_mailboxes+0xac>)
   84fd8:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
   84fdc:	60da      	str	r2, [r3, #12]
	can1_mailbox.ul_id = CAN_MID_MIDvA(NODE0_ID);					  // The ID of CAN1 MB0 is currently NODE0_ID (standard).
   84fde:	4b17      	ldr	r3, [pc, #92]	; (8503c <can_init_mailboxes+0xac>)
   84fe0:	f44f 1220 	mov.w	r2, #2621440	; 0x280000
   84fe4:	611a      	str	r2, [r3, #16]
	can_mailbox_init(CAN1, &can1_mailbox);
   84fe6:	4816      	ldr	r0, [pc, #88]	; (85040 <can_init_mailboxes+0xb0>)
   84fe8:	4914      	ldr	r1, [pc, #80]	; (8503c <can_init_mailboxes+0xac>)
   84fea:	4b13      	ldr	r3, [pc, #76]	; (85038 <can_init_mailboxes+0xa8>)
   84fec:	4798      	blx	r3
	
	can_enable_interrupt(CAN1, CAN_IER_MB0);
   84fee:	4814      	ldr	r0, [pc, #80]	; (85040 <can_init_mailboxes+0xb0>)
   84ff0:	2101      	movs	r1, #1
   84ff2:	4b14      	ldr	r3, [pc, #80]	; (85044 <can_init_mailboxes+0xb4>)
   84ff4:	4798      	blx	r3
	
	/* Init CAN0 Mailbox 6 to Housekeeping Request Mailbox. */	
	reset_mailbox_conf(&can0_mailbox);
   84ff6:	480d      	ldr	r0, [pc, #52]	; (8502c <can_init_mailboxes+0x9c>)
   84ff8:	4b0d      	ldr	r3, [pc, #52]	; (85030 <can_init_mailboxes+0xa0>)
   84ffa:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 6;			//Mailbox Number 6
   84ffc:	4b0b      	ldr	r3, [pc, #44]	; (8502c <can_init_mailboxes+0x9c>)
   84ffe:	2206      	movs	r2, #6
   85000:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   85002:	4b0a      	ldr	r3, [pc, #40]	; (8502c <can_init_mailboxes+0x9c>)
   85004:	2203      	movs	r2, #3
   85006:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = HK_REQUEST_PRIO;		//Transmission Priority (Can be Changed dynamically)
   85008:	4b08      	ldr	r3, [pc, #32]	; (8502c <can_init_mailboxes+0x9c>)
   8500a:	2214      	movs	r2, #20
   8500c:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   8500e:	4b07      	ldr	r3, [pc, #28]	; (8502c <can_init_mailboxes+0x9c>)
   85010:	2200      	movs	r2, #0
   85012:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   85014:	4b05      	ldr	r3, [pc, #20]	; (8502c <can_init_mailboxes+0x9c>)
   85016:	2200      	movs	r2, #0
   85018:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   8501a:	4806      	ldr	r0, [pc, #24]	; (85034 <can_init_mailboxes+0xa4>)
   8501c:	4903      	ldr	r1, [pc, #12]	; (8502c <can_init_mailboxes+0x9c>)
   8501e:	4b06      	ldr	r3, [pc, #24]	; (85038 <can_init_mailboxes+0xa8>)
   85020:	4798      	blx	r3

	return 1;
   85022:	2301      	movs	r3, #1
}
   85024:	4618      	mov	r0, r3
   85026:	3708      	adds	r7, #8
   85028:	46bd      	mov	sp, r7
   8502a:	bd80      	pop	{r7, pc}
   8502c:	2007a810 	.word	0x2007a810
   85030:	00084c15 	.word	0x00084c15
   85034:	400b4000 	.word	0x400b4000
   85038:	000811d9 	.word	0x000811d9
   8503c:	2007a7c4 	.word	0x2007a7c4
   85040:	400b8000 	.word	0x400b8000
   85044:	000810fd 	.word	0x000810fd

00085048 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
   85048:	b480      	push	{r7}
   8504a:	b085      	sub	sp, #20
   8504c:	af00      	add	r7, sp, #0
   8504e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
   85050:	687b      	ldr	r3, [r7, #4]
   85052:	f003 0307 	and.w	r3, r3, #7
   85056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
   85058:	4b0c      	ldr	r3, [pc, #48]	; (8508c <NVIC_SetPriorityGrouping+0x44>)
   8505a:	68db      	ldr	r3, [r3, #12]
   8505c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
   8505e:	68ba      	ldr	r2, [r7, #8]
   85060:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
   85064:	4013      	ands	r3, r2
   85066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
   85068:	68fb      	ldr	r3, [r7, #12]
   8506a:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
   8506c:	68bb      	ldr	r3, [r7, #8]
   8506e:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
   85070:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
   85074:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   85078:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
   8507a:	4b04      	ldr	r3, [pc, #16]	; (8508c <NVIC_SetPriorityGrouping+0x44>)
   8507c:	68ba      	ldr	r2, [r7, #8]
   8507e:	60da      	str	r2, [r3, #12]
}
   85080:	3714      	adds	r7, #20
   85082:	46bd      	mov	sp, r7
   85084:	f85d 7b04 	ldr.w	r7, [sp], #4
   85088:	4770      	bx	lr
   8508a:	bf00      	nop
   8508c:	e000ed00 	.word	0xe000ed00

00085090 <main>:
/*		This is the function that is called when the reset handler		*/
/*		is triggered.													*/
/************************************************************************/

int main(void)
{
   85090:	b580      	push	{r7, lr}
   85092:	af00      	add	r7, sp, #0
	/* Prepare the hardware */
	prvSetupHardware();
   85094:	4b06      	ldr	r3, [pc, #24]	; (850b0 <main+0x20>)
   85096:	4798      	blx	r3
	
	/* Initialize Mutexes */
	prvInitializeMutexes();
   85098:	4b06      	ldr	r3, [pc, #24]	; (850b4 <main+0x24>)
   8509a:	4798      	blx	r3

	/* Create Tasks */
	my_blink();
   8509c:	4b06      	ldr	r3, [pc, #24]	; (850b8 <main+0x28>)
   8509e:	4798      	blx	r3
	//xSemaphoreTake(Can1_Mutex, 2);
	//xSemaphoreGive(Can1_Mutex);
	housekeep();
   850a0:	4b06      	ldr	r3, [pc, #24]	; (850bc <main+0x2c>)
   850a2:	4798      	blx	r3
	command_loop();
   850a4:	4b06      	ldr	r3, [pc, #24]	; (850c0 <main+0x30>)
   850a6:	4798      	blx	r3
	
	/* Start Scheduler */
	vTaskStartScheduler();
   850a8:	4b06      	ldr	r3, [pc, #24]	; (850c4 <main+0x34>)
   850aa:	4798      	blx	r3
	
	/* If all is well, the scheduler will now be running, and the following
	line will never be reached.  If the following line does execute, then
	there was insufficient FreeRTOS heap memory available for tasks	to be created.*/
	
	while (1);
   850ac:	e7fe      	b.n	850ac <main+0x1c>
   850ae:	bf00      	nop
   850b0:	000850c9 	.word	0x000850c9
   850b4:	00085101 	.word	0x00085101
   850b8:	0008516d 	.word	0x0008516d
   850bc:	00080495 	.word	0x00080495
   850c0:	000803cd 	.word	0x000803cd
   850c4:	00083755 	.word	0x00083755

000850c8 <prvSetupHardware>:

/**
 * \brief Initializes the hardware.	
 */
static void prvSetupHardware(void)
{
   850c8:	b580      	push	{r7, lr}
   850ca:	af00      	add	r7, sp, #0
	extern void SystemCoreClockUpdate(void);

	/* ASF function to setup clocking. */
	sysclk_init();
   850cc:	4b06      	ldr	r3, [pc, #24]	; (850e8 <prvSetupHardware+0x20>)
   850ce:	4798      	blx	r3

	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_SetPriorityGrouping(0);
   850d0:	2000      	movs	r0, #0
   850d2:	4b06      	ldr	r3, [pc, #24]	; (850ec <prvSetupHardware+0x24>)
   850d4:	4798      	blx	r3

	/* Atmel library function to setup for the evaluation kit being used. */
	board_init();
   850d6:	4b06      	ldr	r3, [pc, #24]	; (850f0 <prvSetupHardware+0x28>)
   850d8:	4798      	blx	r3

	/* Perform any configuration necessary to use the ParTest LED output
	functions. */
	vParTestInitialise();
   850da:	4b06      	ldr	r3, [pc, #24]	; (850f4 <prvSetupHardware+0x2c>)
   850dc:	4798      	blx	r3
	
	/* Initialize CAN-related registers and functions for tests and operation */
	can_initialize();
   850de:	4b06      	ldr	r3, [pc, #24]	; (850f8 <prvSetupHardware+0x30>)
   850e0:	4798      	blx	r3
	
	/* Initialize USART-related registers and functions. */
	usart_initialize();
   850e2:	4b06      	ldr	r3, [pc, #24]	; (850fc <prvSetupHardware+0x34>)
   850e4:	4798      	blx	r3
	
}
   850e6:	bd80      	pop	{r7, pc}
   850e8:	00080d1d 	.word	0x00080d1d
   850ec:	00085049 	.word	0x00085049
   850f0:	00080d85 	.word	0x00080d85
   850f4:	0008521d 	.word	0x0008521d
   850f8:	00084ea5 	.word	0x00084ea5
   850fc:	00080955 	.word	0x00080955

00085100 <prvInitializeMutexes>:
/*-----------------------------------------------------------*/

static void prvInitializeMutexes(void)
{	
   85100:	b580      	push	{r7, lr}
   85102:	af00      	add	r7, sp, #0
	Can1_Mutex = xSemaphoreCreateBinary();
   85104:	2001      	movs	r0, #1
   85106:	2100      	movs	r1, #0
   85108:	2203      	movs	r2, #3
   8510a:	4b03      	ldr	r3, [pc, #12]	; (85118 <prvInitializeMutexes+0x18>)
   8510c:	4798      	blx	r3
   8510e:	4602      	mov	r2, r0
   85110:	4b02      	ldr	r3, [pc, #8]	; (8511c <prvInitializeMutexes+0x1c>)
   85112:	601a      	str	r2, [r3, #0]
	return;
   85114:	bf00      	nop
}
   85116:	bd80      	pop	{r7, pc}
   85118:	00082ce1 	.word	0x00082ce1
   8511c:	2007a80c 	.word	0x2007a80c

00085120 <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook(void)
{
   85120:	b580      	push	{r7, lr}
   85122:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
   85124:	4b01      	ldr	r3, [pc, #4]	; (8512c <vApplicationMallocFailedHook+0xc>)
   85126:	4798      	blx	r3
	/* @non-terminating@ */
	for (;;);
   85128:	e7fe      	b.n	85128 <vApplicationMallocFailedHook+0x8>
   8512a:	bf00      	nop
   8512c:	00082765 	.word	0x00082765

00085130 <vApplicationStackOverflowHook>:

/**
 * \brief 
 */
void vApplicationStackOverflowHook(TaskHandle_t pxTask, char *pcTaskName)
{
   85130:	b580      	push	{r7, lr}
   85132:	b082      	sub	sp, #8
   85134:	af00      	add	r7, sp, #0
   85136:	6078      	str	r0, [r7, #4]
   85138:	6039      	str	r1, [r7, #0]
	(void)pxTask;

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
   8513a:	4b01      	ldr	r3, [pc, #4]	; (85140 <vApplicationStackOverflowHook+0x10>)
   8513c:	4798      	blx	r3
	/* @non-terminating@ */
	for (;;);
   8513e:	e7fe      	b.n	8513e <vApplicationStackOverflowHook+0xe>
   85140:	00082765 	.word	0x00082765

00085144 <WDT_Handler>:

/**
 * \brief Clears watchdog timer status bit and restarts the counter.
 */
void WDT_Handler(void)
{
   85144:	b580      	push	{r7, lr}
   85146:	af00      	add	r7, sp, #0
	/* Clear status bit to acknowledge interrupt by dummy read. */
	wdt_get_status(WDT);
   85148:	4804      	ldr	r0, [pc, #16]	; (8515c <WDT_Handler+0x18>)
   8514a:	4b05      	ldr	r3, [pc, #20]	; (85160 <WDT_Handler+0x1c>)
   8514c:	4798      	blx	r3
	gpio_toggle_pin(LED1_GPIO);
   8514e:	2055      	movs	r0, #85	; 0x55
   85150:	4b04      	ldr	r3, [pc, #16]	; (85164 <WDT_Handler+0x20>)
   85152:	4798      	blx	r3
	/* Restart the WDT counter. */
	wdt_restart(WDT);
   85154:	4801      	ldr	r0, [pc, #4]	; (8515c <WDT_Handler+0x18>)
   85156:	4b04      	ldr	r3, [pc, #16]	; (85168 <WDT_Handler+0x24>)
   85158:	4798      	blx	r3
}
   8515a:	bd80      	pop	{r7, pc}
   8515c:	400e1a50 	.word	0x400e1a50
   85160:	000820f5 	.word	0x000820f5
   85164:	000816f9 	.word	0x000816f9
   85168:	000820cd 	.word	0x000820cd

0008516c <my_blink>:

/**
 * \brief Toggles the state of the LED pin high/low.		
 */
void my_blink( void )
{		
   8516c:	b590      	push	{r4, r7, lr}
   8516e:	b085      	sub	sp, #20
   85170:	af04      	add	r7, sp, #16
	/* Start the two tasks as described in the comments at the top of this file. */
		
	xTaskCreate( prvTurnOnTask,						/* The function that implements the task. */
   85172:	2301      	movs	r3, #1
   85174:	9300      	str	r3, [sp, #0]
   85176:	2300      	movs	r3, #0
   85178:	9301      	str	r3, [sp, #4]
   8517a:	2300      	movs	r3, #0
   8517c:	9302      	str	r3, [sp, #8]
   8517e:	2300      	movs	r3, #0
   85180:	9303      	str	r3, [sp, #12]
   85182:	480d      	ldr	r0, [pc, #52]	; (851b8 <my_blink+0x4c>)
   85184:	490d      	ldr	r1, [pc, #52]	; (851bc <my_blink+0x50>)
   85186:	2282      	movs	r2, #130	; 0x82
   85188:	f241 2334 	movw	r3, #4660	; 0x1234
   8518c:	4c0c      	ldr	r4, [pc, #48]	; (851c0 <my_blink+0x54>)
   8518e:	47a0      	blx	r4
				configMINIMAL_STACK_SIZE, 			/* The size of the stack to allocate to the task. */
				( void * ) TurnOn_PARAMETER, 		/* The parameter passed to the task - just to check the functionality. */
				TurnOn_TASK_PRIORITY, 				/* The priority assigned to the task. */
				NULL );								/* The task handle is not required, so NULL is passed. */

	xTaskCreate( prvTurnOffTask, 
   85190:	2301      	movs	r3, #1
   85192:	9300      	str	r3, [sp, #0]
   85194:	2300      	movs	r3, #0
   85196:	9301      	str	r3, [sp, #4]
   85198:	2300      	movs	r3, #0
   8519a:	9302      	str	r3, [sp, #8]
   8519c:	2300      	movs	r3, #0
   8519e:	9303      	str	r3, [sp, #12]
   851a0:	4808      	ldr	r0, [pc, #32]	; (851c4 <my_blink+0x58>)
   851a2:	4909      	ldr	r1, [pc, #36]	; (851c8 <my_blink+0x5c>)
   851a4:	2282      	movs	r2, #130	; 0x82
   851a6:	f245 6378 	movw	r3, #22136	; 0x5678
   851aa:	4c05      	ldr	r4, [pc, #20]	; (851c0 <my_blink+0x54>)
   851ac:	47a0      	blx	r4
				 "OFF", 
				 configMINIMAL_STACK_SIZE, 
				 ( void * ) TurnOff_PARAMETER, 
				 TurnOn_TASK_PRIORITY, 
				 NULL );
	return;					 
   851ae:	bf00      	nop
}
   851b0:	3704      	adds	r7, #4
   851b2:	46bd      	mov	sp, r7
   851b4:	bd90      	pop	{r4, r7, pc}
   851b6:	bf00      	nop
   851b8:	000851cd 	.word	0x000851cd
   851bc:	000856b4 	.word	0x000856b4
   851c0:	000834d9 	.word	0x000834d9
   851c4:	000851f5 	.word	0x000851f5
   851c8:	000856b8 	.word	0x000856b8

000851cc <prvTurnOnTask>:
/**
 * \brief Sets LED pin to high.
 * @param *pvParameters:	
 */
static void prvTurnOnTask( void *pvParameters )
{
   851cc:	b580      	push	{r7, lr}
   851ce:	b082      	sub	sp, #8
   851d0:	af00      	add	r7, sp, #0
   851d2:	6078      	str	r0, [r7, #4]
	// Check the task parameter is as expected. 
	configASSERT( ( ( unsigned long ) pvParameters ) == TurnOn_PARAMETER );
   851d4:	687a      	ldr	r2, [r7, #4]
   851d6:	f241 2334 	movw	r3, #4660	; 0x1234
   851da:	429a      	cmp	r2, r3
   851dc:	d002      	beq.n	851e4 <prvTurnOnTask+0x18>
   851de:	4b03      	ldr	r3, [pc, #12]	; (851ec <prvTurnOnTask+0x20>)
   851e0:	4798      	blx	r3
   851e2:	e7fe      	b.n	851e2 <prvTurnOnTask+0x16>

	/* @non-terminating@ */
	for( ;; )
	{
		gpio_set_pin_high(LED0_GPIO);
   851e4:	203b      	movs	r0, #59	; 0x3b
   851e6:	4b02      	ldr	r3, [pc, #8]	; (851f0 <prvTurnOnTask+0x24>)
   851e8:	4798      	blx	r3
	}
   851ea:	e7fb      	b.n	851e4 <prvTurnOnTask+0x18>
   851ec:	00082765 	.word	0x00082765
   851f0:	00081691 	.word	0x00081691

000851f4 <prvTurnOffTask>:
/**
 * \brief Sets LED pin to low.
 * @param *pvParameters:
 */
static void prvTurnOffTask( void *pvParameters )
{
   851f4:	b580      	push	{r7, lr}
   851f6:	b082      	sub	sp, #8
   851f8:	af00      	add	r7, sp, #0
   851fa:	6078      	str	r0, [r7, #4]
	// Check the task parameter is as expected. 
	configASSERT( ( ( unsigned long ) pvParameters ) == TurnOff_PARAMETER );
   851fc:	687a      	ldr	r2, [r7, #4]
   851fe:	f245 6378 	movw	r3, #22136	; 0x5678
   85202:	429a      	cmp	r2, r3
   85204:	d002      	beq.n	8520c <prvTurnOffTask+0x18>
   85206:	4b03      	ldr	r3, [pc, #12]	; (85214 <prvTurnOffTask+0x20>)
   85208:	4798      	blx	r3
   8520a:	e7fe      	b.n	8520a <prvTurnOffTask+0x16>

	/* @non-terminating@ */
	for( ;; )
	{
		gpio_set_pin_low(LED0_GPIO);
   8520c:	203b      	movs	r0, #59	; 0x3b
   8520e:	4b02      	ldr	r3, [pc, #8]	; (85218 <prvTurnOffTask+0x24>)
   85210:	4798      	blx	r3
	}
   85212:	e7fb      	b.n	8520c <prvTurnOffTask+0x18>
   85214:	00082765 	.word	0x00082765
   85218:	000816c5 	.word	0x000816c5

0008521c <vParTestInitialise>:

/**
 * \brief Initializes the LEDs in the off state.
 */ 
void vParTestInitialise( void )
{
   8521c:	b580      	push	{r7, lr}
   8521e:	b082      	sub	sp, #8
   85220:	af00      	add	r7, sp, #0
	unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   85222:	2300      	movs	r3, #0
   85224:	607b      	str	r3, [r7, #4]
   85226:	e00f      	b.n	85248 <vParTestInitialise+0x2c>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
   85228:	4b0a      	ldr	r3, [pc, #40]	; (85254 <vParTestInitialise+0x38>)
   8522a:	687a      	ldr	r2, [r7, #4]
   8522c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   85230:	4618      	mov	r0, r3
   85232:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   85236:	4b08      	ldr	r3, [pc, #32]	; (85258 <vParTestInitialise+0x3c>)
   85238:	4798      	blx	r3
		vParTestSetLED( ul, pdFALSE );
   8523a:	6878      	ldr	r0, [r7, #4]
   8523c:	2100      	movs	r1, #0
   8523e:	4b07      	ldr	r3, [pc, #28]	; (8525c <vParTestInitialise+0x40>)
   85240:	4798      	blx	r3
 */ 
void vParTestInitialise( void )
{
	unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   85242:	687b      	ldr	r3, [r7, #4]
   85244:	3301      	adds	r3, #1
   85246:	607b      	str	r3, [r7, #4]
   85248:	687b      	ldr	r3, [r7, #4]
   8524a:	2b02      	cmp	r3, #2
   8524c:	d9ec      	bls.n	85228 <vParTestInitialise+0xc>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
		vParTestSetLED( ul, pdFALSE );
	}
}
   8524e:	3708      	adds	r7, #8
   85250:	46bd      	mov	sp, r7
   85252:	bd80      	pop	{r7, pc}
   85254:	000856bc 	.word	0x000856bc
   85258:	00081759 	.word	0x00081759
   8525c:	00085261 	.word	0x00085261

00085260 <vParTestSetLED>:
 						will be inverted.
 * @param xValue:		Boolean value - true to turn LED on,
 *									  - false to turn LED off
 */
void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
   85260:	b580      	push	{r7, lr}
   85262:	b082      	sub	sp, #8
   85264:	af00      	add	r7, sp, #0
   85266:	6078      	str	r0, [r7, #4]
   85268:	6039      	str	r1, [r7, #0]
	if( uxLED < partestNUM_LEDS )
   8526a:	687b      	ldr	r3, [r7, #4]
   8526c:	2b02      	cmp	r3, #2
   8526e:	d823      	bhi.n	852b8 <vParTestSetLED+0x58>
	{
		if( uxLED == partstsINVERTED_LED )
   85270:	687b      	ldr	r3, [r7, #4]
   85272:	2b00      	cmp	r3, #0
   85274:	d106      	bne.n	85284 <vParTestSetLED+0x24>
		{
			xValue = !xValue;
   85276:	683b      	ldr	r3, [r7, #0]
   85278:	2b00      	cmp	r3, #0
   8527a:	bf14      	ite	ne
   8527c:	2300      	movne	r3, #0
   8527e:	2301      	moveq	r3, #1
   85280:	b2db      	uxtb	r3, r3
   85282:	603b      	str	r3, [r7, #0]
		}

		if( xValue != pdFALSE )
   85284:	683b      	ldr	r3, [r7, #0]
   85286:	2b00      	cmp	r3, #0
   85288:	d00b      	beq.n	852a2 <vParTestSetLED+0x42>
		{
			/* Turn the LED on. */
			taskENTER_CRITICAL();
   8528a:	4b0d      	ldr	r3, [pc, #52]	; (852c0 <vParTestSetLED+0x60>)
   8528c:	4798      	blx	r3
			{
				gpio_set_pin_low( ulLED[ uxLED ]);
   8528e:	4b0d      	ldr	r3, [pc, #52]	; (852c4 <vParTestSetLED+0x64>)
   85290:	687a      	ldr	r2, [r7, #4]
   85292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   85296:	4618      	mov	r0, r3
   85298:	4b0b      	ldr	r3, [pc, #44]	; (852c8 <vParTestSetLED+0x68>)
   8529a:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   8529c:	4b0b      	ldr	r3, [pc, #44]	; (852cc <vParTestSetLED+0x6c>)
   8529e:	4798      	blx	r3
   852a0:	e00a      	b.n	852b8 <vParTestSetLED+0x58>
		}
		else
		{
			/* Turn the LED off. */
			taskENTER_CRITICAL();
   852a2:	4b07      	ldr	r3, [pc, #28]	; (852c0 <vParTestSetLED+0x60>)
   852a4:	4798      	blx	r3
			{
				gpio_set_pin_high( ulLED[ uxLED ]);
   852a6:	4b07      	ldr	r3, [pc, #28]	; (852c4 <vParTestSetLED+0x64>)
   852a8:	687a      	ldr	r2, [r7, #4]
   852aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   852ae:	4618      	mov	r0, r3
   852b0:	4b07      	ldr	r3, [pc, #28]	; (852d0 <vParTestSetLED+0x70>)
   852b2:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   852b4:	4b05      	ldr	r3, [pc, #20]	; (852cc <vParTestSetLED+0x6c>)
   852b6:	4798      	blx	r3
		}
	}
}
   852b8:	3708      	adds	r7, #8
   852ba:	46bd      	mov	sp, r7
   852bc:	bd80      	pop	{r7, pc}
   852be:	bf00      	nop
   852c0:	000826e9 	.word	0x000826e9
   852c4:	000856bc 	.word	0x000856bc
   852c8:	000816c5 	.word	0x000816c5
   852cc:	0008272d 	.word	0x0008272d
   852d0:	00081691 	.word	0x00081691

000852d4 <__libc_init_array>:
   852d4:	b570      	push	{r4, r5, r6, lr}
   852d6:	4e0f      	ldr	r6, [pc, #60]	; (85314 <__libc_init_array+0x40>)
   852d8:	4d0f      	ldr	r5, [pc, #60]	; (85318 <__libc_init_array+0x44>)
   852da:	1b76      	subs	r6, r6, r5
   852dc:	10b6      	asrs	r6, r6, #2
   852de:	d007      	beq.n	852f0 <__libc_init_array+0x1c>
   852e0:	3d04      	subs	r5, #4
   852e2:	2400      	movs	r4, #0
   852e4:	3401      	adds	r4, #1
   852e6:	f855 3f04 	ldr.w	r3, [r5, #4]!
   852ea:	4798      	blx	r3
   852ec:	42a6      	cmp	r6, r4
   852ee:	d1f9      	bne.n	852e4 <__libc_init_array+0x10>
   852f0:	4e0a      	ldr	r6, [pc, #40]	; (8531c <__libc_init_array+0x48>)
   852f2:	4d0b      	ldr	r5, [pc, #44]	; (85320 <__libc_init_array+0x4c>)
   852f4:	f000 f9ec 	bl	856d0 <_init>
   852f8:	1b76      	subs	r6, r6, r5
   852fa:	10b6      	asrs	r6, r6, #2
   852fc:	d008      	beq.n	85310 <__libc_init_array+0x3c>
   852fe:	3d04      	subs	r5, #4
   85300:	2400      	movs	r4, #0
   85302:	3401      	adds	r4, #1
   85304:	f855 3f04 	ldr.w	r3, [r5, #4]!
   85308:	4798      	blx	r3
   8530a:	42a6      	cmp	r6, r4
   8530c:	d1f9      	bne.n	85302 <__libc_init_array+0x2e>
   8530e:	bd70      	pop	{r4, r5, r6, pc}
   85310:	bd70      	pop	{r4, r5, r6, pc}
   85312:	bf00      	nop
   85314:	000856dc 	.word	0x000856dc
   85318:	000856dc 	.word	0x000856dc
   8531c:	000856e4 	.word	0x000856e4
   85320:	000856dc 	.word	0x000856dc

00085324 <memcmp>:
   85324:	2a03      	cmp	r2, #3
   85326:	b470      	push	{r4, r5, r6}
   85328:	d928      	bls.n	8537c <memcmp+0x58>
   8532a:	ea40 0301 	orr.w	r3, r0, r1
   8532e:	079b      	lsls	r3, r3, #30
   85330:	d013      	beq.n	8535a <memcmp+0x36>
   85332:	7805      	ldrb	r5, [r0, #0]
   85334:	780c      	ldrb	r4, [r1, #0]
   85336:	42a5      	cmp	r5, r4
   85338:	d124      	bne.n	85384 <memcmp+0x60>
   8533a:	3a01      	subs	r2, #1
   8533c:	2300      	movs	r3, #0
   8533e:	e005      	b.n	8534c <memcmp+0x28>
   85340:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   85344:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   85348:	42a5      	cmp	r5, r4
   8534a:	d11b      	bne.n	85384 <memcmp+0x60>
   8534c:	4293      	cmp	r3, r2
   8534e:	f103 0301 	add.w	r3, r3, #1
   85352:	d1f5      	bne.n	85340 <memcmp+0x1c>
   85354:	2000      	movs	r0, #0
   85356:	bc70      	pop	{r4, r5, r6}
   85358:	4770      	bx	lr
   8535a:	460c      	mov	r4, r1
   8535c:	4603      	mov	r3, r0
   8535e:	6825      	ldr	r5, [r4, #0]
   85360:	681e      	ldr	r6, [r3, #0]
   85362:	4621      	mov	r1, r4
   85364:	42ae      	cmp	r6, r5
   85366:	4618      	mov	r0, r3
   85368:	f104 0404 	add.w	r4, r4, #4
   8536c:	f103 0304 	add.w	r3, r3, #4
   85370:	d104      	bne.n	8537c <memcmp+0x58>
   85372:	3a04      	subs	r2, #4
   85374:	2a03      	cmp	r2, #3
   85376:	4618      	mov	r0, r3
   85378:	4621      	mov	r1, r4
   8537a:	d8f0      	bhi.n	8535e <memcmp+0x3a>
   8537c:	2a00      	cmp	r2, #0
   8537e:	d1d8      	bne.n	85332 <memcmp+0xe>
   85380:	4610      	mov	r0, r2
   85382:	e7e8      	b.n	85356 <memcmp+0x32>
   85384:	1b28      	subs	r0, r5, r4
   85386:	bc70      	pop	{r4, r5, r6}
   85388:	4770      	bx	lr
   8538a:	bf00      	nop

0008538c <memcpy>:
   8538c:	4684      	mov	ip, r0
   8538e:	ea41 0300 	orr.w	r3, r1, r0
   85392:	f013 0303 	ands.w	r3, r3, #3
   85396:	d149      	bne.n	8542c <memcpy+0xa0>
   85398:	3a40      	subs	r2, #64	; 0x40
   8539a:	d323      	bcc.n	853e4 <memcpy+0x58>
   8539c:	680b      	ldr	r3, [r1, #0]
   8539e:	6003      	str	r3, [r0, #0]
   853a0:	684b      	ldr	r3, [r1, #4]
   853a2:	6043      	str	r3, [r0, #4]
   853a4:	688b      	ldr	r3, [r1, #8]
   853a6:	6083      	str	r3, [r0, #8]
   853a8:	68cb      	ldr	r3, [r1, #12]
   853aa:	60c3      	str	r3, [r0, #12]
   853ac:	690b      	ldr	r3, [r1, #16]
   853ae:	6103      	str	r3, [r0, #16]
   853b0:	694b      	ldr	r3, [r1, #20]
   853b2:	6143      	str	r3, [r0, #20]
   853b4:	698b      	ldr	r3, [r1, #24]
   853b6:	6183      	str	r3, [r0, #24]
   853b8:	69cb      	ldr	r3, [r1, #28]
   853ba:	61c3      	str	r3, [r0, #28]
   853bc:	6a0b      	ldr	r3, [r1, #32]
   853be:	6203      	str	r3, [r0, #32]
   853c0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   853c2:	6243      	str	r3, [r0, #36]	; 0x24
   853c4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   853c6:	6283      	str	r3, [r0, #40]	; 0x28
   853c8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   853ca:	62c3      	str	r3, [r0, #44]	; 0x2c
   853cc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   853ce:	6303      	str	r3, [r0, #48]	; 0x30
   853d0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   853d2:	6343      	str	r3, [r0, #52]	; 0x34
   853d4:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   853d6:	6383      	str	r3, [r0, #56]	; 0x38
   853d8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   853da:	63c3      	str	r3, [r0, #60]	; 0x3c
   853dc:	3040      	adds	r0, #64	; 0x40
   853de:	3140      	adds	r1, #64	; 0x40
   853e0:	3a40      	subs	r2, #64	; 0x40
   853e2:	d2db      	bcs.n	8539c <memcpy+0x10>
   853e4:	3230      	adds	r2, #48	; 0x30
   853e6:	d30b      	bcc.n	85400 <memcpy+0x74>
   853e8:	680b      	ldr	r3, [r1, #0]
   853ea:	6003      	str	r3, [r0, #0]
   853ec:	684b      	ldr	r3, [r1, #4]
   853ee:	6043      	str	r3, [r0, #4]
   853f0:	688b      	ldr	r3, [r1, #8]
   853f2:	6083      	str	r3, [r0, #8]
   853f4:	68cb      	ldr	r3, [r1, #12]
   853f6:	60c3      	str	r3, [r0, #12]
   853f8:	3010      	adds	r0, #16
   853fa:	3110      	adds	r1, #16
   853fc:	3a10      	subs	r2, #16
   853fe:	d2f3      	bcs.n	853e8 <memcpy+0x5c>
   85400:	320c      	adds	r2, #12
   85402:	d305      	bcc.n	85410 <memcpy+0x84>
   85404:	f851 3b04 	ldr.w	r3, [r1], #4
   85408:	f840 3b04 	str.w	r3, [r0], #4
   8540c:	3a04      	subs	r2, #4
   8540e:	d2f9      	bcs.n	85404 <memcpy+0x78>
   85410:	3204      	adds	r2, #4
   85412:	d008      	beq.n	85426 <memcpy+0x9a>
   85414:	07d2      	lsls	r2, r2, #31
   85416:	bf1c      	itt	ne
   85418:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8541c:	f800 3b01 	strbne.w	r3, [r0], #1
   85420:	d301      	bcc.n	85426 <memcpy+0x9a>
   85422:	880b      	ldrh	r3, [r1, #0]
   85424:	8003      	strh	r3, [r0, #0]
   85426:	4660      	mov	r0, ip
   85428:	4770      	bx	lr
   8542a:	bf00      	nop
   8542c:	2a08      	cmp	r2, #8
   8542e:	d313      	bcc.n	85458 <memcpy+0xcc>
   85430:	078b      	lsls	r3, r1, #30
   85432:	d0b1      	beq.n	85398 <memcpy+0xc>
   85434:	f010 0303 	ands.w	r3, r0, #3
   85438:	d0ae      	beq.n	85398 <memcpy+0xc>
   8543a:	f1c3 0304 	rsb	r3, r3, #4
   8543e:	1ad2      	subs	r2, r2, r3
   85440:	07db      	lsls	r3, r3, #31
   85442:	bf1c      	itt	ne
   85444:	f811 3b01 	ldrbne.w	r3, [r1], #1
   85448:	f800 3b01 	strbne.w	r3, [r0], #1
   8544c:	d3a4      	bcc.n	85398 <memcpy+0xc>
   8544e:	f831 3b02 	ldrh.w	r3, [r1], #2
   85452:	f820 3b02 	strh.w	r3, [r0], #2
   85456:	e79f      	b.n	85398 <memcpy+0xc>
   85458:	3a04      	subs	r2, #4
   8545a:	d3d9      	bcc.n	85410 <memcpy+0x84>
   8545c:	3a01      	subs	r2, #1
   8545e:	f811 3b01 	ldrb.w	r3, [r1], #1
   85462:	f800 3b01 	strb.w	r3, [r0], #1
   85466:	d2f9      	bcs.n	8545c <memcpy+0xd0>
   85468:	780b      	ldrb	r3, [r1, #0]
   8546a:	7003      	strb	r3, [r0, #0]
   8546c:	784b      	ldrb	r3, [r1, #1]
   8546e:	7043      	strb	r3, [r0, #1]
   85470:	788b      	ldrb	r3, [r1, #2]
   85472:	7083      	strb	r3, [r0, #2]
   85474:	4660      	mov	r0, ip
   85476:	4770      	bx	lr

00085478 <memset>:
   85478:	b4f0      	push	{r4, r5, r6, r7}
   8547a:	0784      	lsls	r4, r0, #30
   8547c:	d043      	beq.n	85506 <memset+0x8e>
   8547e:	1e54      	subs	r4, r2, #1
   85480:	2a00      	cmp	r2, #0
   85482:	d03e      	beq.n	85502 <memset+0x8a>
   85484:	b2cd      	uxtb	r5, r1
   85486:	4603      	mov	r3, r0
   85488:	e003      	b.n	85492 <memset+0x1a>
   8548a:	1e62      	subs	r2, r4, #1
   8548c:	2c00      	cmp	r4, #0
   8548e:	d038      	beq.n	85502 <memset+0x8a>
   85490:	4614      	mov	r4, r2
   85492:	f803 5b01 	strb.w	r5, [r3], #1
   85496:	079a      	lsls	r2, r3, #30
   85498:	d1f7      	bne.n	8548a <memset+0x12>
   8549a:	2c03      	cmp	r4, #3
   8549c:	d92a      	bls.n	854f4 <memset+0x7c>
   8549e:	b2cd      	uxtb	r5, r1
   854a0:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   854a4:	2c0f      	cmp	r4, #15
   854a6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   854aa:	d915      	bls.n	854d8 <memset+0x60>
   854ac:	f1a4 0710 	sub.w	r7, r4, #16
   854b0:	093f      	lsrs	r7, r7, #4
   854b2:	f103 0610 	add.w	r6, r3, #16
   854b6:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   854ba:	461a      	mov	r2, r3
   854bc:	6015      	str	r5, [r2, #0]
   854be:	6055      	str	r5, [r2, #4]
   854c0:	6095      	str	r5, [r2, #8]
   854c2:	60d5      	str	r5, [r2, #12]
   854c4:	3210      	adds	r2, #16
   854c6:	42b2      	cmp	r2, r6
   854c8:	d1f8      	bne.n	854bc <memset+0x44>
   854ca:	f004 040f 	and.w	r4, r4, #15
   854ce:	3701      	adds	r7, #1
   854d0:	2c03      	cmp	r4, #3
   854d2:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   854d6:	d90d      	bls.n	854f4 <memset+0x7c>
   854d8:	461e      	mov	r6, r3
   854da:	4622      	mov	r2, r4
   854dc:	3a04      	subs	r2, #4
   854de:	2a03      	cmp	r2, #3
   854e0:	f846 5b04 	str.w	r5, [r6], #4
   854e4:	d8fa      	bhi.n	854dc <memset+0x64>
   854e6:	1f22      	subs	r2, r4, #4
   854e8:	f022 0203 	bic.w	r2, r2, #3
   854ec:	3204      	adds	r2, #4
   854ee:	4413      	add	r3, r2
   854f0:	f004 0403 	and.w	r4, r4, #3
   854f4:	b12c      	cbz	r4, 85502 <memset+0x8a>
   854f6:	b2c9      	uxtb	r1, r1
   854f8:	441c      	add	r4, r3
   854fa:	f803 1b01 	strb.w	r1, [r3], #1
   854fe:	42a3      	cmp	r3, r4
   85500:	d1fb      	bne.n	854fa <memset+0x82>
   85502:	bcf0      	pop	{r4, r5, r6, r7}
   85504:	4770      	bx	lr
   85506:	4614      	mov	r4, r2
   85508:	4603      	mov	r3, r0
   8550a:	e7c6      	b.n	8549a <memset+0x22>

0008550c <register_fini>:
   8550c:	4b02      	ldr	r3, [pc, #8]	; (85518 <register_fini+0xc>)
   8550e:	b113      	cbz	r3, 85516 <register_fini+0xa>
   85510:	4802      	ldr	r0, [pc, #8]	; (8551c <register_fini+0x10>)
   85512:	f000 b805 	b.w	85520 <atexit>
   85516:	4770      	bx	lr
   85518:	00000000 	.word	0x00000000
   8551c:	0008552d 	.word	0x0008552d

00085520 <atexit>:
   85520:	4601      	mov	r1, r0
   85522:	2000      	movs	r0, #0
   85524:	4602      	mov	r2, r0
   85526:	4603      	mov	r3, r0
   85528:	f000 b818 	b.w	8555c <__register_exitproc>

0008552c <__libc_fini_array>:
   8552c:	b538      	push	{r3, r4, r5, lr}
   8552e:	4d09      	ldr	r5, [pc, #36]	; (85554 <__libc_fini_array+0x28>)
   85530:	4c09      	ldr	r4, [pc, #36]	; (85558 <__libc_fini_array+0x2c>)
   85532:	1b64      	subs	r4, r4, r5
   85534:	10a4      	asrs	r4, r4, #2
   85536:	bf18      	it	ne
   85538:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   8553c:	d005      	beq.n	8554a <__libc_fini_array+0x1e>
   8553e:	3c01      	subs	r4, #1
   85540:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   85544:	4798      	blx	r3
   85546:	2c00      	cmp	r4, #0
   85548:	d1f9      	bne.n	8553e <__libc_fini_array+0x12>
   8554a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8554e:	f000 b8c9 	b.w	856e4 <_fini>
   85552:	bf00      	nop
   85554:	000856f0 	.word	0x000856f0
   85558:	000856f4 	.word	0x000856f4

0008555c <__register_exitproc>:
   8555c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8555e:	4c27      	ldr	r4, [pc, #156]	; (855fc <__register_exitproc+0xa0>)
   85560:	b085      	sub	sp, #20
   85562:	6826      	ldr	r6, [r4, #0]
   85564:	4607      	mov	r7, r0
   85566:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8556a:	2c00      	cmp	r4, #0
   8556c:	d040      	beq.n	855f0 <__register_exitproc+0x94>
   8556e:	6865      	ldr	r5, [r4, #4]
   85570:	2d1f      	cmp	r5, #31
   85572:	dd1e      	ble.n	855b2 <__register_exitproc+0x56>
   85574:	4822      	ldr	r0, [pc, #136]	; (85600 <__register_exitproc+0xa4>)
   85576:	b918      	cbnz	r0, 85580 <__register_exitproc+0x24>
   85578:	f04f 30ff 	mov.w	r0, #4294967295
   8557c:	b005      	add	sp, #20
   8557e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85580:	f44f 70c8 	mov.w	r0, #400	; 0x190
   85584:	9103      	str	r1, [sp, #12]
   85586:	9202      	str	r2, [sp, #8]
   85588:	9301      	str	r3, [sp, #4]
   8558a:	f3af 8000 	nop.w
   8558e:	9903      	ldr	r1, [sp, #12]
   85590:	4604      	mov	r4, r0
   85592:	9a02      	ldr	r2, [sp, #8]
   85594:	9b01      	ldr	r3, [sp, #4]
   85596:	2800      	cmp	r0, #0
   85598:	d0ee      	beq.n	85578 <__register_exitproc+0x1c>
   8559a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8559e:	2000      	movs	r0, #0
   855a0:	6025      	str	r5, [r4, #0]
   855a2:	6060      	str	r0, [r4, #4]
   855a4:	4605      	mov	r5, r0
   855a6:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   855aa:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   855ae:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   855b2:	b93f      	cbnz	r7, 855c4 <__register_exitproc+0x68>
   855b4:	1c6b      	adds	r3, r5, #1
   855b6:	2000      	movs	r0, #0
   855b8:	3502      	adds	r5, #2
   855ba:	6063      	str	r3, [r4, #4]
   855bc:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   855c0:	b005      	add	sp, #20
   855c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   855c4:	2601      	movs	r6, #1
   855c6:	40ae      	lsls	r6, r5
   855c8:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   855cc:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   855d0:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   855d4:	2f02      	cmp	r7, #2
   855d6:	ea42 0206 	orr.w	r2, r2, r6
   855da:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   855de:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   855e2:	d1e7      	bne.n	855b4 <__register_exitproc+0x58>
   855e4:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   855e8:	431e      	orrs	r6, r3
   855ea:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   855ee:	e7e1      	b.n	855b4 <__register_exitproc+0x58>
   855f0:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   855f4:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   855f8:	e7b9      	b.n	8556e <__register_exitproc+0x12>
   855fa:	bf00      	nop
   855fc:	000856cc 	.word	0x000856cc
   85600:	00000000 	.word	0x00000000
   85604:	00004e4f 	.word	0x00004e4f
   85608:	00004e4f 	.word	0x00004e4f
   8560c:	0001c200 	.word	0x0001c200
   85610:	000000c0 	.word	0x000000c0
   85614:	00000800 	.word	0x00000800
	...

00085624 <can_bit_time>:
   85624:	02020308 02094b03 43020303 0303030a     .....K.....C....
   85634:	040b4603 48040303 0404030c 040d4304     .F.....H.....C..
   85644:	4d040404 0504040e 040f4004 43040505     ...M.....@.....C
   85654:	05050510 06114504 47040505 06060512     .....E.....G....
   85664:	06134304 44040606 06060714 08154604     .C.....D.....F..
   85674:	47040606 07070716 08174404 46040708     ...G.....D.....F
   85684:	08080718 08194304 44040808 454c4449     .....C.....DIDLE
   85694:	00000000                                ....

00085698 <ucExpectedStackBytes.5295>:
   85698:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
   856a8:	a5a5a5a5 20726d54 00637653 00004e4f     ....Tmr Svc.ON..
   856b8:	0046464f                                OFF.

000856bc <ulLED>:
   856bc:	00000056 0000003b 00000055 00000043     V...;...U...C...

000856cc <_global_impure_ptr>:
   856cc:	20070018                                ... 

000856d0 <_init>:
   856d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   856d2:	bf00      	nop
   856d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   856d6:	bc08      	pop	{r3}
   856d8:	469e      	mov	lr, r3
   856da:	4770      	bx	lr

000856dc <__init_array_start>:
   856dc:	0008550d 	.word	0x0008550d

000856e0 <__frame_dummy_init_array_entry>:
   856e0:	00080119                                ....

000856e4 <_fini>:
   856e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   856e6:	bf00      	nop
   856e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   856ea:	bc08      	pop	{r3}
   856ec:	469e      	mov	lr, r3
   856ee:	4770      	bx	lr

000856f0 <__fini_array_start>:
   856f0:	000800f5 	.word	0x000800f5
