\doxysection{Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::Dram\+Directory\+Cache Class Reference}
\label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache}\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}


{\ttfamily \#include $<$dram\+\_\+directory\+\_\+cache.\+h$>$}



Collaboration diagram for Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::Dram\+Directory\+Cache\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Directory\+Cache} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, String directory\+\_\+type\+\_\+str, \textbf{ UInt32} total\+\_\+entries, \textbf{ UInt32} associativity, \textbf{ UInt32} cache\+\_\+block\+\_\+size, \textbf{ UInt32} max\+\_\+hw\+\_\+sharers, \textbf{ UInt32} max\+\_\+num\+\_\+sharers, \textbf{ Component\+Latency} dram\+\_\+directory\+\_\+cache\+\_\+access\+\_\+time, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model)
\item 
\textbf{ $\sim$\+Dram\+Directory\+Cache} ()
\item 
\textbf{ Directory\+Entry} $\ast$ \textbf{ get\+Directory\+Entry} (\textbf{ Int\+Ptr} address, bool modeled=false)
\item 
\textbf{ Directory\+Entry} $\ast$ \textbf{ replace\+Directory\+Entry} (\textbf{ Int\+Ptr} replaced\+\_\+address, \textbf{ Int\+Ptr} address, bool modeled)
\item 
void \textbf{ invalidate\+Directory\+Entry} (\textbf{ Int\+Ptr} address)
\item 
void \textbf{ get\+Replacement\+Candidates} (\textbf{ Int\+Ptr} address, std\+::vector$<$ \textbf{ Directory\+Entry} $\ast$ $>$ \&replacement\+\_\+candidate\+\_\+list)
\item 
\textbf{ UInt32} \textbf{ get\+Max\+Hw\+Sharers} () const
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ get\+Shmem\+Perf\+Model} ()
\item 
void \textbf{ split\+Address} (\textbf{ Int\+Ptr} address, \textbf{ Int\+Ptr} \&tag, \textbf{ UInt32} \&set\+\_\+index)
\item 
\textbf{ UInt32} \textbf{ get\+Cache\+Block\+Size} ()
\item 
\textbf{ UInt32} \textbf{ get\+Log\+Cache\+Block\+Size} ()
\item 
\textbf{ UInt32} \textbf{ get\+Num\+Sets} ()
\item 
\textbf{ UInt32} \textbf{ get\+Log\+Num\+Sets} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ Directory} $\ast$ \textbf{ m\+\_\+directory}
\item 
\textbf{ UInt32} $\ast$ \textbf{ m\+\_\+replacement\+\_\+ptrs}
\item 
std\+::vector$<$ \textbf{ Directory\+Entry} $\ast$ $>$ \textbf{ m\+\_\+replaced\+\_\+directory\+\_\+entry\+\_\+list}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+total\+\_\+entries}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+associativity}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+num\+\_\+sets}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+log\+\_\+num\+\_\+sets}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+log\+\_\+cache\+\_\+block\+\_\+size}
\item 
\textbf{ Component\+Latency} \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache\+\_\+access\+\_\+time}
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 11} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!DramDirectoryCache@{DramDirectoryCache}}
\index{DramDirectoryCache@{DramDirectoryCache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{DramDirectoryCache()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aa77680c4a5a06a8d2b1a3152d748fb11} 
Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::\+Dram\+Directory\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{String}]{directory\+\_\+type\+\_\+str}{, }\item[{\textbf{ UInt32}}]{total\+\_\+entries}{, }\item[{\textbf{ UInt32}}]{associativity}{, }\item[{\textbf{ UInt32}}]{cache\+\_\+block\+\_\+size}{, }\item[{\textbf{ UInt32}}]{max\+\_\+hw\+\_\+sharers}{, }\item[{\textbf{ UInt32}}]{max\+\_\+num\+\_\+sharers}{, }\item[{\textbf{ Component\+Latency}}]{dram\+\_\+directory\+\_\+cache\+\_\+access\+\_\+time}{, }\item[{\textbf{ Shmem\+Perf\+Model} $\ast$}]{shmem\+\_\+perf\+\_\+model}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 8} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+cc}.



References \textbf{ floor\+Log2()}, \textbf{ m\+\_\+associativity}, \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}, \textbf{ m\+\_\+directory}, \textbf{ m\+\_\+log\+\_\+cache\+\_\+block\+\_\+size}, \textbf{ m\+\_\+log\+\_\+num\+\_\+sets}, \textbf{ m\+\_\+num\+\_\+sets}, \textbf{ m\+\_\+replacement\+\_\+ptrs}, and \textbf{ m\+\_\+total\+\_\+entries}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=339pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aa77680c4a5a06a8d2b1a3152d748fb11_cgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!````~DramDirectoryCache@{$\sim$DramDirectoryCache}}
\index{````~DramDirectoryCache@{$\sim$DramDirectoryCache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{$\sim$DramDirectoryCache()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a2165b74a89b9c691e77ceb0f7bc8fd52} 
Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::$\sim$\+Dram\+Directory\+Cache (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 42} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+cc}.



References \textbf{ m\+\_\+directory}, and \textbf{ m\+\_\+replacement\+\_\+ptrs}.



\doxysubsection{Member Function Documentation}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!getCacheBlockSize@{getCacheBlockSize}}
\index{getCacheBlockSize@{getCacheBlockSize}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{getCacheBlockSize()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a17b79055b0eb9c39dda9e1d447ec6696} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Cache\+Block\+Size (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 32} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



References \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!getDirectoryEntry@{getDirectoryEntry}}
\index{getDirectoryEntry@{getDirectoryEntry}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{getDirectoryEntry()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aed54d620970018c126075cf06e88835b} 
\textbf{ Directory\+Entry} $\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Directory\+Entry (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{bool}]{modeled}{ = {\ttfamily false}}\end{DoxyParamCaption})}



Definition at line \textbf{ 49} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Directory\+Entry\+::get\+Address()}, \textbf{ Directory\+::get\+Directory\+Entry()}, \textbf{ Component\+Latency\+::get\+Latency()}, \textbf{ Directory\+Entry\+::get\+Latency()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Shmem\+Perf\+Model\+::incr\+Elapsed\+Time()}, \textbf{ INVALID\+\_\+\+ADDRESS}, \textbf{ m\+\_\+associativity}, \textbf{ m\+\_\+directory}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache\+\_\+access\+\_\+time}, \textbf{ m\+\_\+replaced\+\_\+directory\+\_\+entry\+\_\+list}, \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}, \textbf{ Directory\+Entry\+::set\+Address()}, and \textbf{ split\+Address()}.



Referenced by \textbf{ get\+Replacement\+Candidates()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::handle\+Msg\+From\+L2\+Cache()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+DRAMReply()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Ex\+Req\+From\+L2\+Cache()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Flush\+Rep\+From\+L2\+Cache()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Inv\+Rep\+From\+L2\+Cache()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Nullify\+Req()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Sh\+Req\+From\+L2\+Cache()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Upgrade\+Req\+From\+L2\+Cache()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Wb\+Rep\+From\+L2\+Cache()}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::retrieve\+Data\+And\+Send\+To\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aed54d620970018c126075cf06e88835b_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aed54d620970018c126075cf06e88835b_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!getLogCacheBlockSize@{getLogCacheBlockSize}}
\index{getLogCacheBlockSize@{getLogCacheBlockSize}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{getLogCacheBlockSize()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_ac96f137d616c3adf92f0a88989b53407} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Log\+Cache\+Block\+Size (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 33} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



References \textbf{ m\+\_\+log\+\_\+cache\+\_\+block\+\_\+size}.



Referenced by \textbf{ split\+Address()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_ac96f137d616c3adf92f0a88989b53407_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!getLogNumSets@{getLogNumSets}}
\index{getLogNumSets@{getLogNumSets}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{getLogNumSets()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a9594fd9e25e3b3d1aac055a1e2192c5c} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Log\+Num\+Sets (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 35} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



References \textbf{ m\+\_\+log\+\_\+num\+\_\+sets}.



Referenced by \textbf{ split\+Address()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a9594fd9e25e3b3d1aac055a1e2192c5c_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!getMaxHwSharers@{getMaxHwSharers}}
\index{getMaxHwSharers@{getMaxHwSharers}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{getMaxHwSharers()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aa343c2fd1842d35036810a00a87c79eb} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Max\+Hw\+Sharers (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 55} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



References \textbf{ Directory\+::get\+Max\+Hw\+Sharers()}, and \textbf{ m\+\_\+directory}.



Referenced by \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Ex\+Req\+From\+L2\+Cache()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Sh\+Req\+From\+L2\+Cache()}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Upgrade\+Req\+From\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aa343c2fd1842d35036810a00a87c79eb_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aa343c2fd1842d35036810a00a87c79eb_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!getNumSets@{getNumSets}}
\index{getNumSets@{getNumSets}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{getNumSets()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a07fa86d8614f5ae7512b455b192910d5} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Num\+Sets (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 34} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



References \textbf{ m\+\_\+num\+\_\+sets}.



Referenced by \textbf{ split\+Address()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a07fa86d8614f5ae7512b455b192910d5_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!getReplacementCandidates@{getReplacementCandidates}}
\index{getReplacementCandidates@{getReplacementCandidates}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{getReplacementCandidates()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a6a3959e88da4fa21f5d9e3a152c4cfab} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Replacement\+Candidates (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{std\+::vector$<$ \textbf{ Directory\+Entry} $\ast$ $>$ \&}]{replacement\+\_\+candidate\+\_\+list}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 101} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+cc}.



References \textbf{ Directory\+::get\+Directory\+Entry()}, \textbf{ get\+Directory\+Entry()}, \textbf{ m\+\_\+associativity}, \textbf{ m\+\_\+directory}, \textbf{ m\+\_\+replacement\+\_\+ptrs}, and \textbf{ split\+Address()}.



Referenced by \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Directory\+Entry\+Allocation\+Req()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a6a3959e88da4fa21f5d9e3a152c4cfab_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a6a3959e88da4fa21f5d9e3a152c4cfab_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!getShmemPerfModel@{getShmemPerfModel}}
\index{getShmemPerfModel@{getShmemPerfModel}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{getShmemPerfModel()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a76824cbb787c7b8d572360b786572b20} 
\textbf{ Shmem\+Perf\+Model} $\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Shmem\+Perf\+Model (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 29} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



References \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}.



Referenced by \textbf{ get\+Directory\+Entry()}, and \textbf{ replace\+Directory\+Entry()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a76824cbb787c7b8d572360b786572b20_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!invalidateDirectoryEntry@{invalidateDirectoryEntry}}
\index{invalidateDirectoryEntry@{invalidateDirectoryEntry}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{invalidateDirectoryEntry()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aed2f7160cdaf0d5b5634d3eb9455d83f} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::invalidate\+Directory\+Entry (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 146} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+cc}.



References \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, and \textbf{ m\+\_\+replaced\+\_\+directory\+\_\+entry\+\_\+list}.



Referenced by \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Nullify\+Req()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aed2f7160cdaf0d5b5634d3eb9455d83f_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!replaceDirectoryEntry@{replaceDirectoryEntry}}
\index{replaceDirectoryEntry@{replaceDirectoryEntry}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{replaceDirectoryEntry()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aa6016f8399e2b72fa4628d4b69d893cd} 
\textbf{ Directory\+Entry} $\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::replace\+Directory\+Entry (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{replaced\+\_\+address}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{bool}]{modeled}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 117} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Directory\+::create\+Directory\+Entry()}, \textbf{ Directory\+Entry\+::get\+Address()}, \textbf{ Directory\+::get\+Directory\+Entry()}, \textbf{ Component\+Latency\+::get\+Latency()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Shmem\+Perf\+Model\+::incr\+Elapsed\+Time()}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+associativity}, \textbf{ m\+\_\+directory}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache\+\_\+access\+\_\+time}, \textbf{ m\+\_\+replaced\+\_\+directory\+\_\+entry\+\_\+list}, \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}, \textbf{ Directory\+Entry\+::set\+Address()}, \textbf{ Directory\+::set\+Directory\+Entry()}, and \textbf{ split\+Address()}.



Referenced by \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Directory\+Entry\+Allocation\+Req()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aa6016f8399e2b72fa4628d4b69d893cd_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aa6016f8399e2b72fa4628d4b69d893cd_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!splitAddress@{splitAddress}}
\index{splitAddress@{splitAddress}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{splitAddress()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_ad91cab3d62ae0aa364371ee6a6f0fe5d} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::split\+Address (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Int\+Ptr} \&}]{tag}{, }\item[{\textbf{ UInt32} \&}]{set\+\_\+index}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 165} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+cc}.



References \textbf{ get\+Log\+Cache\+Block\+Size()}, \textbf{ get\+Log\+Num\+Sets()}, and \textbf{ get\+Num\+Sets()}.



Referenced by \textbf{ get\+Directory\+Entry()}, \textbf{ get\+Replacement\+Candidates()}, and \textbf{ replace\+Directory\+Entry()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_ad91cab3d62ae0aa364371ee6a6f0fe5d_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_ad91cab3d62ae0aa364371ee6a6f0fe5d_icgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!m\_associativity@{m\_associativity}}
\index{m\_associativity@{m\_associativity}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{m\_associativity}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a46bc316a83b0cd0995ae05a2f995938a} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::m\+\_\+associativity\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 19} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cache()}, \textbf{ get\+Directory\+Entry()}, \textbf{ get\+Replacement\+Candidates()}, and \textbf{ replace\+Directory\+Entry()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!m\_cache\_block\_size@{m\_cache\_block\_size}}
\index{m\_cache\_block\_size@{m\_cache\_block\_size}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{m\_cache\_block\_size}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a2a9b52ff3296f4f319612a68e33a3c61} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::m\+\_\+cache\+\_\+block\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 22} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cache()}, and \textbf{ get\+Cache\+Block\+Size()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!m\_directory@{m\_directory}}
\index{m\_directory@{m\_directory}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{m\_directory}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a641fb2e7672f0ff7cc63c5ee9da3ef25} 
\textbf{ Directory}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::m\+\_\+directory\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 14} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cache()}, \textbf{ get\+Directory\+Entry()}, \textbf{ get\+Max\+Hw\+Sharers()}, \textbf{ get\+Replacement\+Candidates()}, \textbf{ replace\+Directory\+Entry()}, and \textbf{ $\sim$\+Dram\+Directory\+Cache()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!m\_dram\_directory\_cache\_access\_time@{m\_dram\_directory\_cache\_access\_time}}
\index{m\_dram\_directory\_cache\_access\_time@{m\_dram\_directory\_cache\_access\_time}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{m\_dram\_directory\_cache\_access\_time}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_ab16bb328c0cd611e2e471214766e413c} 
\textbf{ Component\+Latency} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::m\+\_\+dram\+\_\+directory\+\_\+cache\+\_\+access\+\_\+time\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 26} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



Referenced by \textbf{ get\+Directory\+Entry()}, and \textbf{ replace\+Directory\+Entry()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!m\_log\_cache\_block\_size@{m\_log\_cache\_block\_size}}
\index{m\_log\_cache\_block\_size@{m\_log\_cache\_block\_size}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{m\_log\_cache\_block\_size}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_aa50924f9367351ef93e0ba6b061ab3b5} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::m\+\_\+log\+\_\+cache\+\_\+block\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 24} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cache()}, and \textbf{ get\+Log\+Cache\+Block\+Size()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!m\_log\_num\_sets@{m\_log\_num\_sets}}
\index{m\_log\_num\_sets@{m\_log\_num\_sets}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{m\_log\_num\_sets}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_ad482ef2105deca71796f3b26d59c5614} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::m\+\_\+log\+\_\+num\+\_\+sets\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 23} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cache()}, and \textbf{ get\+Log\+Num\+Sets()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!m\_num\_sets@{m\_num\_sets}}
\index{m\_num\_sets@{m\_num\_sets}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{m\_num\_sets}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a79f8869845a256eb570cdcf9d7111181} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::m\+\_\+num\+\_\+sets\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 21} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cache()}, and \textbf{ get\+Num\+Sets()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!m\_replaced\_directory\_entry\_list@{m\_replaced\_directory\_entry\_list}}
\index{m\_replaced\_directory\_entry\_list@{m\_replaced\_directory\_entry\_list}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{m\_replaced\_directory\_entry\_list}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a45070fcf20b1e0c2ba8170016a51a073} 
std\+::vector$<$\textbf{ Directory\+Entry}$\ast$$>$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::m\+\_\+replaced\+\_\+directory\+\_\+entry\+\_\+list\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 16} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



Referenced by \textbf{ get\+Directory\+Entry()}, \textbf{ invalidate\+Directory\+Entry()}, and \textbf{ replace\+Directory\+Entry()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!m\_replacement\_ptrs@{m\_replacement\_ptrs}}
\index{m\_replacement\_ptrs@{m\_replacement\_ptrs}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{m\_replacement\_ptrs}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a5cae52e2ae5737366f355b8da2b1a71f} 
\textbf{ UInt32}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::m\+\_\+replacement\+\_\+ptrs\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 15} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cache()}, \textbf{ get\+Replacement\+Candidates()}, and \textbf{ $\sim$\+Dram\+Directory\+Cache()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!m\_shmem\_perf\_model@{m\_shmem\_perf\_model}}
\index{m\_shmem\_perf\_model@{m\_shmem\_perf\_model}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{m\_shmem\_perf\_model}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a82c5a76d681033112ec011d281b5b492} 
\textbf{ Shmem\+Perf\+Model}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::m\+\_\+shmem\+\_\+perf\+\_\+model\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 27} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



Referenced by \textbf{ get\+Directory\+Entry()}, \textbf{ get\+Shmem\+Perf\+Model()}, and \textbf{ replace\+Directory\+Entry()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}!m\_total\_entries@{m\_total\_entries}}
\index{m\_total\_entries@{m\_total\_entries}!PrL1PrL2DramDirectoryMSI::DramDirectoryCache@{PrL1PrL2DramDirectoryMSI::DramDirectoryCache}}
\doxysubsubsection{m\_total\_entries}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache_a4cdbbaf0481bdb7cb39e60998ac98001} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::m\+\_\+total\+\_\+entries\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 18} of file \textbf{ dram\+\_\+directory\+\_\+cache.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cache()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/core/memory\+\_\+subsystem/pr\+\_\+l1\+\_\+pr\+\_\+l2\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ dram\+\_\+directory\+\_\+cache.\+h}\item 
common/core/memory\+\_\+subsystem/pr\+\_\+l1\+\_\+pr\+\_\+l2\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ dram\+\_\+directory\+\_\+cache.\+cc}\end{DoxyCompactItemize}
