# Lab 4 for Computer Architecture (ECE09243)
<h2>RISC-V arithmetic logic unit (ALU) in Verilog</h2> 

Written by Gavin Trutzenbach, Jessalyn Ablett, Manas Gupta.

Arithmetic logic unit (Lab4_ALU.v)

Testbench for ALU (Lab4_ALUtb.v)

Full adder for one-bit with carry in and out (Full_Adder.v)

32-bit adder with carry in and out (Adder.v)

32-bit shifter with left and right shift based on 5-bit input (Shifter.v)

8-way multiplexer to select desired operation (mux8.v)
