$date
	Tue Oct 27 02:58:22 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ s $end
$scope module m $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ s $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
1!
$end
#10
0!
1$
#20
1!
0$
#30
