{
  "design": {
    "design_info": {
      "boundary_crc": "0xE251CDEDBBE72B11",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Assignment_1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "vio_0": "",
      "blk_mem_gen_0": "",
      "ila_0": "",
      "clk_wiz": "",
      "adder_subtractor_bk_0": "",
      "controller_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip\\design_1_vio_0_0\\design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "2"
          },
          "C_NUM_PROBE_OUT": {
            "value": "2"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip\\design_1_blk_mem_gen_0_0\\design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "bram.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "16"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "xci_path": "ip\\design_1_ila_0_0\\design_1_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "5"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE1_WIDTH": {
            "value": "32"
          },
          "C_PROBE2_WIDTH": {
            "value": "32"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip\\design_1_clk_wiz_0\\design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "adder_subtractor_bk_0": {
        "vlnv": "xilinx.com:module_ref:adder_subtractor_bk:1.0",
        "xci_name": "design_1_adder_subtractor_bk_0_0",
        "xci_path": "ip\\design_1_adder_subtractor_bk_0_0\\design_1_adder_subtractor_bk_0_0.xci",
        "inst_hier_path": "adder_subtractor_bk_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adder_subtractor_bk",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sum": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "cout": {
            "direction": "O"
          },
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "cin": {
            "direction": "I"
          }
        }
      },
      "controller_0": {
        "vlnv": "xilinx.com:module_ref:controller:1.0",
        "xci_name": "design_1_controller_0_0",
        "xci_path": "ip\\design_1_controller_0_0\\design_1_controller_0_0.xci",
        "inst_hier_path": "controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "start_stop": {
            "direction": "I"
          },
          "add_sub": {
            "direction": "I"
          },
          "douta": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "addra": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "cin": {
            "direction": "O"
          },
          "ena": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "controller_0_A": {
        "ports": [
          "controller_0/A",
          "ila_0/probe0",
          "adder_subtractor_bk_0/A"
        ]
      },
      "controller_0_B": {
        "ports": [
          "controller_0/B",
          "ila_0/probe1",
          "adder_subtractor_bk_0/B"
        ]
      },
      "controller_0_cin": {
        "ports": [
          "controller_0/cin",
          "ila_0/probe3",
          "adder_subtractor_bk_0/cin"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "controller_0/start_stop"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "controller_0/add_sub"
        ]
      },
      "controller_0_ena": {
        "ports": [
          "controller_0/ena",
          "blk_mem_gen_0/ena"
        ]
      },
      "controller_0_addra": {
        "ports": [
          "controller_0/addra",
          "blk_mem_gen_0/addra"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "controller_0/douta"
        ]
      },
      "Net": {
        "ports": [
          "adder_subtractor_bk_0/sum",
          "vio_0/probe_in0",
          "ila_0/probe2"
        ]
      },
      "Net1": {
        "ports": [
          "adder_subtractor_bk_0/cout",
          "vio_0/probe_in1",
          "ila_0/probe4"
        ]
      },
      "Net2": {
        "ports": [
          "clk_wiz/clk_out1",
          "vio_0/clk",
          "ila_0/clk",
          "blk_mem_gen_0/clka",
          "controller_0/clk"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset"
        ]
      }
    }
  }
}