Recitation 25

CMOS Cascade Ampliﬁer

6.012 Spring 2009 

Recitation 25: CMOS Cascade Ampliﬁer

Last week, we talked about a particular example of multi-stage ampliﬁer: CS-CB cascode 
ampliﬁer. We used BJT/CMOS in the circuit (BICMOS) 
Today we will look at the CMOS cascode ampliﬁer with some speciﬁc requirement on Rout , 
and see how to generate Isup and VB 

This is a CS-CG CMOS cascode ampliﬁer. It has
• Rin ∞
• Rout very high (compare to CS only)
• Very good frequency response (close to CG, better than CS)

1 

Recitation 25

CMOS Cascade Ampliﬁer

6.012 Spring 2009 

Example: Device Data

VTp = −1 V μpCox = 25 μA/V2 λp = 0.02 V−1
VTn = 1 V μnCox = 50 μA/V2 , λn = 0.05 V−1 , L = 2 μm

Goal:
• design transconductance ampliﬁer with Gm = 1 mS, Rout ≥ 10 MΩ, Rin = ∞.
• With 5 V power supply, 2 μm CMOS process. 
• output drives other CMOS (capacitive load). 
• Use Isup = 100 μA.

Small signal model of the circuit

Rin = ∞
(cid:2)
(cid:3)
Rout2 = γoc ||(γo2 + γo2 · gmRs ) = γoc ||(γo2 · gm2 · γo1 ))
γo1
−iin2 =
gm1vgs1
(cid:4)
γo1+ 1
(cid:6)
(cid:5)
Overall Gm = vout =
gm2 = gm1
vs
vs
vs
gm1 = 1 mS =⇒
w
∵ Gm =
gm1 =
2
L
1
(1 mS)2 · (2 μm)
· L1
Solve for w1 , w1 = g2
2 × 100 μA · 50 μA/V2 = 200 μm
m1
2IDμnCox

=

Rs = γo1

μnCox ID = 1 mS

This is design on M1.

2 

Recitation 25

CMOS Cascade Ampliﬁer

6.012 Spring 2009 

M2: output resistance requirement determines size of M2
Rout (cid:5) γoc ||(gm2 · γo2 · γo1 ) ≥ 10 MΩ
Assume both γoc , gm2 · γo2 · γo1 are on the same order,
γoc (cid:5) gm2 · γo2 · γo1 =⇒ gm2 · γo1 · γo2 ≥ 20 MΩ
⇒
1
1
λn = 0.05 V−1 = γo1 = γo2 =
=
(0.05 V−1 )(100 μA)
≥ (cid:4) (cid:5) ⇒(cid:6)
λn ID
(cid:5) (cid:6)
20 MΩ = gm2 ≥ 5 × 10−4 S = 0.5 mS
gm2 · (200 kΩ)(200 kΩ)
⇒
w
w
= 25, w2 = 50 μm
μnCox =
gm2 =
2ID
L 2
L 2

= 200 kΩ

Current Source Design
Now how to design current source Isup so that γoc ≥ 20 MΩ? Yesterday we talked about
simple MOS current source

⇒
= need to cascode circuit for current source. Add a current buﬀer (CG) for high Rout
Source resistance of current supply

3 

Recitation 25 

CMOS Cascade Ampliﬁer

6.012 Spring 2009 

· (cid:7)(cid:8)(cid:9)(cid:10)
Rcurrent source  = Rout of CG
= (gm4 · γo4 ) γo3
Rs
= gm4 · 500 kΩ  500 kΩ ≥ 20 MΩ
·
Need gm4 , which is determined by size M4
Size of M3 and M4 is related to VG3 and VG4 to bias these gates, M3 and M4 need to be in
saturation regime:
VSD > VSG + VTp ChooseVSG = 1.5 V =⇒ minimumVSD = (1.5 − 1), V = 0.5 V
(If we choose smaller VSG , we will need larger device w to carry 100 μA)
L
⇒
with VSG = 1.5 V = VG3 = 3.5 V and VG4 = 2 V
(cid:5) (cid:6)
Since |IDP | (cid:5)
w
μpCox (VSG + VTp )2 = 100 μA
2
L
2|IDp |
64
μpCox (VSG + VTp )2
2
L 3,4 
w
μpCox (VSG + VTp ) = 0.4 mS
gm4 =
L
(Size of M3B & M4B should be the same as for M4 and M3, helps in matching current
ﬂow). Then

= 32 =

=

Rcurrentsource = gm4 · γo4 · γo3 = (0.4 mS)(500 kΩ)(500 kΩ)
= 100 MΩ > 20 MΩ

4

Recitation 25

CMOS Cascade Ampliﬁer

6.012 Spring 2009 

What does the design look like so far? 

⇒
=
Need voltage source for VB . Use diode connected NMOS (M2B) between IREF and
PMOS

5 

Recitation 25

CMOS Cascade Ampliﬁer

6.012 Spring 2009 

(cid:11) (cid:12)
(cid:13)
w
2B = 50/2 and:
Make M2B same size as M2,
L
VGS2 = VGS2B = VTn + (cid:11) (cid:12)
2IREF
w
μnCox
2L

= 1.4 V

6 

Recitation 25

CMOS Cascade Ampliﬁer

6.012 Spring 2009 

Output Voltage Swing

upswing :
M4 must stay in saturation regime
VSD4 ≥ VSG4 + VTp =⇒ VSD4 ≥ 1.5 V − 1 V = 0.5 V
Since VS4 = 3.5 V =⇒ VD4 ≤ 3 V
down swing :
M2 must stay in saturation regime
VDS2 ≥ VGS2 − VTn , VDS2 ≥ 1.4 V − 1.0 V = 0.4 V
Since VS2 = 0.6 V, VD2 ≥ 1 V
Swing is 1.0 V ≤ Vout ≤ 3.0 V
=⇒

7 

MIT OpenCourseWare
http://ocw.mit.edu 

6.012 Microelectronic Devices and Circuits
Spring 2009
 
 
 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms . 

