# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fpga_synth.ip_user_files/bd/dds/ip/dds_processing_system7_0_0/dds_processing_system7_0_0_sim_netlist.vhdl" \
"../../../../fpga_synth.ip_user_files/bd/dds/ip/dds_dds_compiler_0_1/sim/dds_dds_compiler_0_1.vhd" \
"../../../../fpga_synth.ip_user_files/bd/dds/ip/dds_dds_compiler_1_1/sim/dds_dds_compiler_1_1.vhd" \
"../../../../fpga_synth.ip_user_files/bd/dds/ip/dds_ila_0_0/sim/dds_ila_0_0.vhd" \
"../../../../fpga_synth.ip_user_files/bd/dds/sim/dds.vhd" \
"../../../../fpga_synth.srcs/sources_1/bd/dds/hdl/dds_wrapper.vhd" \

# Do not sort compile order
nosort
