//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_9,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_10,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_11
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<59>;
	.reg .b32 	%r<225>;
	.reg .f32 	%f<178>;
	.reg .b64 	%rd<45>;
	.loc	1 19 0                          // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_0];
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_1];
$L__tmp0:
	.loc	1 22 28                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:22:33
	shl.b32 	%r148, %r1, 8;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_2];
	.loc	1 23 44                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:23:44
	mov.u32 	%r149, %tid.x;
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_3];
	shr.u32 	%r151, %r149, 2;
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_4];
	bfe.u32 	%r152, %r149, 2, 6;
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_5];
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_6];
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_7];
	ld.param.u64 	%rd34, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_8];
	shl.b32 	%r153, %r149, 2;
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_32_param_9];
	and.b32  	%r154, %r153, 12;
	.loc	1 23 23                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:23:23
	or.b32  	%r155, %r148, %r152;
	.loc	1 25 28                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:25:33
	shl.b32 	%r156, %r2, 4;
	.loc	1 26 23                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:26:23
	or.b32  	%r157, %r156, %r154;
	.loc	1 27 21                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:27:21
	setp.lt.s32 	%p1, %r157, 16;
	.loc	1 23 23                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:23:23
	shl.b32 	%r158, %r155, 4;
	.loc	1 32 39                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:32:39
	add.s32 	%r159, %r157, %r158;
	add.s32 	%r160, %r159, 1024;
	add.s32 	%r161, %r159, 2048;
	add.s32 	%r162, %r159, 3072;
	.loc	1 32 34                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:32:34
	mul.wide.s32 	%rd36, %r159, 4;
	add.s64 	%rd1, %rd27, %rd36;
	mul.wide.s32 	%rd37, %r160, 4;
	add.s64 	%rd2, %rd27, %rd37;
	mul.wide.s32 	%rd38, %r161, 4;
	add.s64 	%rd3, %rd27, %rd38;
	mul.wide.s32 	%rd39, %r162, 4;
	add.s64 	%rd4, %rd27, %rd39;
	.loc	1 32 47                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:32:47
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:33:30
	mul.wide.s32 	%rd40, %r157, 4;
	add.s64 	%rd5, %rd28, %rd40;
	.loc	1 33 35                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:33:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:34:30
	add.s64 	%rd6, %rd29, %rd40;
	.loc	1 34 35                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:34:35
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 35 30                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:35:30
	add.s64 	%rd7, %rd30, %rd40;
	.loc	1 35 35                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:35:35
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r27;
	mov.b32 	%f2, %r28;
	mov.b32 	%f3, %r29;
	mov.b32 	%f4, %r30;
	.loc	1 36 31                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:36:31
	add.s64 	%rd8, %rd31, %rd40;
	.loc	1 36 36                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:36:36
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 37 31                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:37:31
	add.s64 	%rd9, %rd32, %rd40;
	.loc	1 37 36                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:37:36
	// begin inline asm
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	mov.u32 %r38, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r35, %r36, %r37, %r38 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 38 31                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:38:31
	add.s64 	%rd10, %rd33, %rd36;
	add.s64 	%rd11, %rd33, %rd37;
	add.s64 	%rd12, %rd33, %rd38;
	add.s64 	%rd13, %rd33, %rd39;
	.loc	1 38 44                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:38:44
	// begin inline asm
	mov.u32 %r39, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r41, 0x0;
	mov.u32 %r42, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r39, %r40, %r41, %r42 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r43, 0x0;
	mov.u32 %r44, 0x0;
	mov.u32 %r45, 0x0;
	mov.u32 %r46, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r43, %r44, %r45, %r46 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r47, 0x0;
	mov.u32 %r48, 0x0;
	mov.u32 %r49, 0x0;
	mov.u32 %r50, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r47, %r48, %r49, %r50 }, [ %rd12 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r51, 0x0;
	mov.u32 %r52, 0x0;
	mov.u32 %r53, 0x0;
	mov.u32 %r54, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r51, %r52, %r53, %r54 }, [ %rd13 + 0 ];
	// end inline asm
	mov.pred 	%p14, -1;
	.loc	1 39 20                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:39:20
	// begin inline asm
	mov.u32 %r55, 0x0;
	@%p14 ld.global.b32 { %r55 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 44 18                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:44:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 45 26                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:45:26
	sqrt.approx.ftz.f32 	%f9, %f5;
	sqrt.approx.ftz.f32 	%f10, %f6;
	sqrt.approx.ftz.f32 	%f11, %f7;
	sqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 39 20                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:39:20
	mov.b32 	%f13, %r55;
	.loc	1 23 44                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:23:44
	and.b32  	%r163, %r153, 252;
	.loc	1 23 23                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:23:23
	or.b32  	%r164, %r148, %r163;
	.loc	1 31 19                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:31:19
	bfe.s32 	%r165, %r1, 23, 1;
	shr.u32 	%r166, %r165, 22;
	add.s32 	%r167, %r164, %r166;
	.loc	1 30 19                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:30:19
	and.b32  	%r168, %r167, -1024;
	sub.s32 	%r169, %r164, %r168;
	.loc	1 26 44                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:26:44
	bfe.u32 	%r170, %r149, 6, 2;
	.loc	1 26 23                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:26:23
	or.b32  	%r171, %r170, %r156;
	or.b32  	%r172, %r171, 12;
	.loc	1 27 21                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:27:21
	setp.lt.s32 	%p42, %r172, 16;
	.loc	1 26 23                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:26:23
	or.b32  	%r173, %r171, 8;
	.loc	1 27 21                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:27:21
	setp.lt.s32 	%p41, %r173, 16;
	.loc	1 26 23                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:26:23
	or.b32  	%r174, %r171, 4;
	.loc	1 27 21                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:27:21
	setp.lt.s32 	%p40, %r174, 16;
	setp.lt.s32 	%p39, %r171, 16;
	.loc	1 47 19                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:47:19
	mov.b32 	%r58, %f9;
	mov.b32 	%r57, 1065353216;
	// begin inline asm
	div.full.f32 %r56, %r57, %r58;
	// end inline asm
	mov.b32 	%f14, %r56;
	mov.b32 	%r61, %f10;
	// begin inline asm
	div.full.f32 %r59, %r57, %r61;
	// end inline asm
	mov.b32 	%f15, %r59;
	mov.b32 	%r64, %f11;
	// begin inline asm
	div.full.f32 %r62, %r57, %r64;
	// end inline asm
	mov.b32 	%f16, %r62;
	mov.b32 	%r67, %f12;
	// begin inline asm
	div.full.f32 %r65, %r57, %r67;
	// end inline asm
	mov.b32 	%f17, %r65;
	.loc	1 33 35                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:33:35
	mov.b32 	%f18, %r22;
	mov.b32 	%f19, %r21;
	mov.b32 	%f20, %r20;
	mov.b32 	%f21, %r19;
	.loc	1 34 35                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:34:35
	mov.b32 	%f22, %r23;
	mov.b32 	%f23, %r24;
	mov.b32 	%f24, %r25;
	mov.b32 	%f25, %r26;
	.loc	1 32 47                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:32:47
	mov.b32 	%f26, %r18;
	mov.b32 	%f27, %r17;
	mov.b32 	%f28, %r16;
	mov.b32 	%f29, %r15;
	mov.b32 	%f30, %r14;
	mov.b32 	%f31, %r13;
	mov.b32 	%f32, %r12;
	mov.b32 	%f33, %r11;
	mov.b32 	%f34, %r10;
	mov.b32 	%f35, %r9;
	mov.b32 	%f36, %r8;
	mov.b32 	%f37, %r7;
	mov.b32 	%f38, %r6;
	mov.b32 	%f39, %r5;
	mov.b32 	%f40, %r4;
	mov.b32 	%f41, %r3;
	.loc	1 41 18                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:41:18
	add.f32 	%f42, %f21, %f41;
	add.f32 	%f43, %f20, %f40;
	add.f32 	%f44, %f19, %f39;
	add.f32 	%f45, %f18, %f38;
	add.f32 	%f46, %f21, %f37;
	add.f32 	%f47, %f20, %f36;
	add.f32 	%f48, %f19, %f35;
	add.f32 	%f49, %f18, %f34;
	add.f32 	%f50, %f21, %f33;
	add.f32 	%f51, %f20, %f32;
	add.f32 	%f52, %f19, %f31;
	add.f32 	%f53, %f18, %f30;
	add.f32 	%f54, %f21, %f29;
	add.f32 	%f55, %f20, %f28;
	add.f32 	%f56, %f19, %f27;
	add.f32 	%f57, %f18, %f26;
	.loc	1 42 18                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:42:18
	sub.f32 	%f58, %f57, %f25;
	sub.f32 	%f59, %f56, %f24;
	sub.f32 	%f60, %f55, %f23;
	sub.f32 	%f61, %f54, %f22;
	sub.f32 	%f62, %f53, %f25;
	sub.f32 	%f63, %f52, %f24;
	sub.f32 	%f64, %f51, %f23;
	sub.f32 	%f65, %f50, %f22;
	sub.f32 	%f66, %f49, %f25;
	sub.f32 	%f67, %f48, %f24;
	sub.f32 	%f68, %f47, %f23;
	sub.f32 	%f69, %f46, %f22;
	sub.f32 	%f70, %f45, %f25;
	sub.f32 	%f71, %f44, %f24;
	sub.f32 	%f72, %f43, %f23;
	sub.f32 	%f73, %f42, %f22;
	.loc	1 38 44                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:38:44
	mov.b32 	%f74, %r54;
	mov.b32 	%f75, %r53;
	mov.b32 	%f76, %r52;
	mov.b32 	%f77, %r51;
	mov.b32 	%f78, %r50;
	mov.b32 	%f79, %r49;
	mov.b32 	%f80, %r48;
	mov.b32 	%f81, %r47;
	mov.b32 	%f82, %r46;
	mov.b32 	%f83, %r45;
	mov.b32 	%f84, %r44;
	mov.b32 	%f85, %r43;
	mov.b32 	%f86, %r42;
	mov.b32 	%f87, %r41;
	mov.b32 	%f88, %r40;
	mov.b32 	%f89, %r39;
	.loc	1 37 36                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:37:36
	mov.b32 	%f90, %r35;
	mov.b32 	%f91, %r36;
	mov.b32 	%f92, %r37;
	mov.b32 	%f93, %r38;
	.loc	1 36 36                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:36:36
	mov.b32 	%f94, %r31;
	mov.b32 	%f95, %r32;
	mov.b32 	%f96, %r33;
	mov.b32 	%f97, %r34;
	.loc	1 50 19                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:50:19
	mul.f32 	%f98, %f73, %f14;
	mul.f32 	%f99, %f72, %f15;
	mul.f32 	%f100, %f71, %f16;
	mul.f32 	%f101, %f70, %f17;
	mul.f32 	%f102, %f69, %f14;
	mul.f32 	%f103, %f68, %f15;
	mul.f32 	%f104, %f67, %f16;
	mul.f32 	%f105, %f66, %f17;
	mul.f32 	%f106, %f65, %f14;
	mul.f32 	%f107, %f64, %f15;
	mul.f32 	%f108, %f63, %f16;
	mul.f32 	%f109, %f62, %f17;
	mul.f32 	%f110, %f61, %f14;
	mul.f32 	%f111, %f60, %f15;
	mul.f32 	%f112, %f59, %f16;
	mul.f32 	%f113, %f58, %f17;
	.loc	1 52 20                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:52:20
	fma.rn.f32 	%f114, %f113, %f97, %f93;
	fma.rn.f32 	%f115, %f112, %f96, %f92;
	fma.rn.f32 	%f116, %f111, %f95, %f91;
	fma.rn.f32 	%f117, %f110, %f94, %f90;
	fma.rn.f32 	%f118, %f109, %f97, %f93;
	fma.rn.f32 	%f119, %f108, %f96, %f92;
	fma.rn.f32 	%f120, %f107, %f95, %f91;
	fma.rn.f32 	%f121, %f106, %f94, %f90;
	fma.rn.f32 	%f122, %f105, %f97, %f93;
	fma.rn.f32 	%f123, %f104, %f96, %f92;
	fma.rn.f32 	%f124, %f103, %f95, %f91;
	fma.rn.f32 	%f125, %f102, %f94, %f90;
	fma.rn.f32 	%f126, %f101, %f97, %f93;
	fma.rn.f32 	%f127, %f100, %f96, %f92;
	fma.rn.f32 	%f128, %f99, %f95, %f91;
	fma.rn.f32 	%f129, %f98, %f94, %f90;
	.loc	1 53 20                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:53:20
	add.f32 	%f130, %f129, %f89;
	add.f32 	%f131, %f128, %f88;
	add.f32 	%f132, %f127, %f87;
	add.f32 	%f133, %f126, %f86;
	add.f32 	%f134, %f125, %f85;
	add.f32 	%f135, %f124, %f84;
	add.f32 	%f136, %f123, %f83;
	add.f32 	%f137, %f122, %f82;
	add.f32 	%f138, %f121, %f81;
	add.f32 	%f139, %f120, %f80;
	add.f32 	%f140, %f119, %f79;
	add.f32 	%f141, %f118, %f78;
	add.f32 	%f142, %f117, %f77;
	add.f32 	%f143, %f116, %f76;
	add.f32 	%f144, %f115, %f75;
	add.f32 	%f145, %f114, %f74;
	.loc	1 55 20                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:55:20
	setp.gt.f32 	%p43, %f145, 0f00000000;
	setp.gt.f32 	%p44, %f144, 0f00000000;
	setp.gt.f32 	%p45, %f143, 0f00000000;
	setp.gt.f32 	%p46, %f142, 0f00000000;
	setp.gt.f32 	%p47, %f141, 0f00000000;
	setp.gt.f32 	%p48, %f140, 0f00000000;
	setp.gt.f32 	%p49, %f139, 0f00000000;
	setp.gt.f32 	%p50, %f138, 0f00000000;
	setp.gt.f32 	%p51, %f137, 0f00000000;
	setp.gt.f32 	%p52, %f136, 0f00000000;
	setp.gt.f32 	%p53, %f135, 0f00000000;
	setp.gt.f32 	%p54, %f134, 0f00000000;
	setp.gt.f32 	%p55, %f133, 0f00000000;
	setp.gt.f32 	%p56, %f132, 0f00000000;
	setp.gt.f32 	%p57, %f131, 0f00000000;
	setp.gt.f32 	%p58, %f130, 0f00000000;
	.loc	1 56 20                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:56:20
	mul.f32 	%f146, %f130, %f13;
	mul.f32 	%f147, %f131, %f13;
	mul.f32 	%f148, %f132, %f13;
	mul.f32 	%f149, %f133, %f13;
	mul.f32 	%f150, %f134, %f13;
	mul.f32 	%f151, %f135, %f13;
	mul.f32 	%f152, %f136, %f13;
	mul.f32 	%f153, %f137, %f13;
	mul.f32 	%f154, %f138, %f13;
	mul.f32 	%f155, %f139, %f13;
	mul.f32 	%f156, %f140, %f13;
	mul.f32 	%f157, %f141, %f13;
	mul.f32 	%f158, %f142, %f13;
	mul.f32 	%f159, %f143, %f13;
	mul.f32 	%f160, %f144, %f13;
	mul.f32 	%f161, %f145, %f13;
	.loc	1 57 35                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:57:35
	selp.f32 	%f162, %f130, %f146, %p58;
	selp.f32 	%f163, %f131, %f147, %p57;
	selp.f32 	%f164, %f132, %f148, %p56;
	selp.f32 	%f165, %f133, %f149, %p55;
	selp.f32 	%f166, %f134, %f150, %p54;
	selp.f32 	%f167, %f135, %f151, %p53;
	selp.f32 	%f168, %f136, %f152, %p52;
	selp.f32 	%f169, %f137, %f153, %p51;
	selp.f32 	%f170, %f138, %f154, %p50;
	selp.f32 	%f171, %f139, %f155, %p49;
	selp.f32 	%f172, %f140, %f156, %p48;
	selp.f32 	%f173, %f141, %f157, %p47;
	selp.f32 	%f174, %f142, %f158, %p46;
	selp.f32 	%f175, %f143, %f159, %p45;
	selp.f32 	%f176, %f144, %f160, %p44;
	selp.f32 	%f177, %f145, %f161, %p43;
	.loc	1 58 4                          // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:58:4
	bar.sync 	0;
	.loc	1 59 47                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:59:47
	mov.b32 	%r80, %f54;
	mov.b32 	%r81, %f55;
	mov.b32 	%r82, %f56;
	mov.b32 	%r83, %f57;
	mov.b32 	%r76, %f50;
	mov.b32 	%r77, %f51;
	mov.b32 	%r78, %f52;
	mov.b32 	%r79, %f53;
	mov.b32 	%r72, %f46;
	mov.b32 	%r73, %f47;
	mov.b32 	%r74, %f48;
	mov.b32 	%r75, %f49;
	mov.b32 	%r68, %f42;
	mov.b32 	%r69, %f43;
	mov.b32 	%r70, %f44;
	mov.b32 	%r71, %f45;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd1 + 0 ], { %r68, %r69, %r70, %r71 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd2 + 0 ], { %r72, %r73, %r74, %r75 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd3 + 0 ], { %r76, %r77, %r78, %r79 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd4 + 0 ], { %r80, %r81, %r82, %r83 };
	// end inline asm
	.loc	1 60 25                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:60:25
	add.s64 	%rd19, %rd34, %rd36;
	add.s64 	%rd20, %rd34, %rd37;
	add.s64 	%rd21, %rd34, %rd38;
	add.s64 	%rd22, %rd34, %rd39;
	.loc	1 60 45                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:60:45
	mov.b32 	%r84, %f130;
	mov.b32 	%r85, %f131;
	mov.b32 	%r86, %f132;
	mov.b32 	%r87, %f133;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd19 + 0 ], { %r84, %r85, %r86, %r87 };
	// end inline asm
	mov.b32 	%r88, %f134;
	mov.b32 	%r89, %f135;
	mov.b32 	%r90, %f136;
	mov.b32 	%r91, %f137;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd20 + 0 ], { %r88, %r89, %r90, %r91 };
	// end inline asm
	mov.b32 	%r92, %f138;
	mov.b32 	%r93, %f139;
	mov.b32 	%r94, %f140;
	mov.b32 	%r95, %f141;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd21 + 0 ], { %r92, %r93, %r94, %r95 };
	// end inline asm
	mov.b32 	%r96, %f142;
	mov.b32 	%r97, %f143;
	mov.b32 	%r98, %f144;
	mov.b32 	%r99, %f145;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd22 + 0 ], { %r96, %r97, %r98, %r99 };
	// end inline asm
	.loc	1 61 35                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:61:35
	shl.b32 	%r175, %r171, 10;
	shl.b32 	%r176, %r174, 10;
	shl.b32 	%r177, %r173, 10;
	shl.b32 	%r178, %r172, 10;
	.loc	1 61 46                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:61:46
	shl.b32 	%r179, %r167, 4;
	and.b32  	%r180, %r179, -16384;
	.loc	1 61 30                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:61:30
	add.s32 	%r181, %r180, %r169;
	.loc	1 61 40                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:61:40
	add.s32 	%r182, %r181, %r175;
	add.s32 	%r183, %r181, %r176;
	add.s32 	%r184, %r181, %r177;
	add.s32 	%r185, %r181, %r178;
	.loc	1 61 25                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:61:25
	mul.wide.s32 	%rd41, %r182, 4;
	add.s64 	%rd23, %rd35, %rd41;
	mul.wide.s32 	%rd42, %r183, 4;
	add.s64 	%rd24, %rd35, %rd42;
	mul.wide.s32 	%rd43, %r184, 4;
	add.s64 	%rd25, %rd35, %rd43;
	mul.wide.s32 	%rd44, %r185, 4;
	add.s64 	%rd26, %rd35, %rd44;
	.loc	1 61 58                         // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:61:58
	shl.b32 	%r186, %r149, 10;
	and.b32  	%r187, %r186, 3072;
	or.b32  	%r188, %r187, %r152;
	and.b32  	%r189, %r153, 1020;
	shr.u32 	%r190, %r187, 4;
	mov.u32 	%r191, global_smem;
	add.s32 	%r192, %r191, %r190;
	shl.b32 	%r193, %r188, 2;
	add.s32 	%r100, %r192, %r193;
	mov.b32 	%r101, %f162;
	// begin inline asm
	@%p14 st.shared.b32 [ %r100 + 0 ], %r101;
	// end inline asm
	or.b32  	%r194, %r187, 256;
	shr.u32 	%r195, %r194, 4;
	add.s32 	%r196, %r191, %r195;
	add.s32 	%r197, %r196, %r193;
	add.s32 	%r102, %r197, 1024;
	mov.b32 	%r103, %f163;
	// begin inline asm
	@%p14 st.shared.b32 [ %r102 + 0 ], %r103;
	// end inline asm
	or.b32  	%r198, %r187, 512;
	shr.u32 	%r199, %r198, 4;
	add.s32 	%r200, %r191, %r199;
	add.s32 	%r201, %r200, %r193;
	add.s32 	%r104, %r201, 2048;
	mov.b32 	%r105, %f164;
	// begin inline asm
	@%p14 st.shared.b32 [ %r104 + 0 ], %r105;
	// end inline asm
	or.b32  	%r202, %r187, 768;
	shr.u32 	%r203, %r202, 4;
	add.s32 	%r204, %r191, %r203;
	add.s32 	%r205, %r204, %r193;
	add.s32 	%r106, %r205, 3072;
	mov.b32 	%r107, %f165;
	// begin inline asm
	@%p14 st.shared.b32 [ %r106 + 0 ], %r107;
	// end inline asm
	add.s32 	%r108, %r100, 256;
	mov.b32 	%r109, %f166;
	// begin inline asm
	@%p14 st.shared.b32 [ %r108 + 0 ], %r109;
	// end inline asm
	add.s32 	%r110, %r197, 1280;
	mov.b32 	%r111, %f167;
	// begin inline asm
	@%p14 st.shared.b32 [ %r110 + 0 ], %r111;
	// end inline asm
	add.s32 	%r112, %r201, 2304;
	mov.b32 	%r113, %f168;
	// begin inline asm
	@%p14 st.shared.b32 [ %r112 + 0 ], %r113;
	// end inline asm
	add.s32 	%r114, %r205, 3328;
	mov.b32 	%r115, %f169;
	// begin inline asm
	@%p14 st.shared.b32 [ %r114 + 0 ], %r115;
	// end inline asm
	add.s32 	%r116, %r100, 512;
	mov.b32 	%r117, %f170;
	// begin inline asm
	@%p14 st.shared.b32 [ %r116 + 0 ], %r117;
	// end inline asm
	add.s32 	%r118, %r197, 1536;
	mov.b32 	%r119, %f171;
	// begin inline asm
	@%p14 st.shared.b32 [ %r118 + 0 ], %r119;
	// end inline asm
	add.s32 	%r120, %r201, 2560;
	mov.b32 	%r121, %f172;
	// begin inline asm
	@%p14 st.shared.b32 [ %r120 + 0 ], %r121;
	// end inline asm
	add.s32 	%r122, %r205, 3584;
	mov.b32 	%r123, %f173;
	// begin inline asm
	@%p14 st.shared.b32 [ %r122 + 0 ], %r123;
	// end inline asm
	add.s32 	%r124, %r100, 768;
	mov.b32 	%r125, %f174;
	// begin inline asm
	@%p14 st.shared.b32 [ %r124 + 0 ], %r125;
	// end inline asm
	add.s32 	%r126, %r197, 1792;
	mov.b32 	%r127, %f175;
	// begin inline asm
	@%p14 st.shared.b32 [ %r126 + 0 ], %r127;
	// end inline asm
	add.s32 	%r128, %r201, 2816;
	mov.b32 	%r129, %f176;
	// begin inline asm
	@%p14 st.shared.b32 [ %r128 + 0 ], %r129;
	// end inline asm
	add.s32 	%r130, %r205, 3840;
	mov.b32 	%r131, %f177;
	// begin inline asm
	@%p14 st.shared.b32 [ %r130 + 0 ], %r131;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r206, %r151, 48;
	add.s32 	%r207, %r191, %r206;
	shl.b32 	%r208, %r189, 2;
	add.s32 	%r209, %r207, %r208;
	or.b32  	%r210, %r189, 1024;
	shr.u32 	%r211, %r210, 4;
	and.b32  	%r212, %r211, 112;
	add.s32 	%r213, %r191, %r212;
	add.s32 	%r214, %r213, %r208;
	ld.shared.v4.u32 	{%r136, %r137, %r138, %r139}, [%r214+4096];
	or.b32  	%r215, %r189, 2048;
	shr.u32 	%r216, %r215, 4;
	and.b32  	%r217, %r216, 176;
	add.s32 	%r218, %r191, %r217;
	add.s32 	%r219, %r218, %r208;
	ld.shared.v4.u32 	{%r140, %r141, %r142, %r143}, [%r219+8192];
	or.b32  	%r220, %r189, 3072;
	shr.u32 	%r221, %r220, 4;
	and.b32  	%r222, %r221, 240;
	add.s32 	%r223, %r191, %r222;
	add.s32 	%r224, %r223, %r208;
	ld.shared.v4.u32 	{%r144, %r145, %r146, %r147}, [%r224+12288];
	ld.shared.v4.u32 	{%r132, %r133, %r134, %r135}, [%r209];
	// begin inline asm
	@%p39 st.global.v4.b32 [ %rd23 + 0 ], { %r132, %r133, %r134, %r135 };
	// end inline asm
	// begin inline asm
	@%p40 st.global.v4.b32 [ %rd24 + 0 ], { %r136, %r137, %r138, %r139 };
	// end inline asm
	// begin inline asm
	@%p41 st.global.v4.b32 [ %rd25 + 0 ], { %r140, %r141, %r142, %r143 };
	// end inline asm
	// begin inline asm
	@%p42 st.global.v4.b32 [ %rd26 + 0 ], { %r144, %r145, %r146, %r147 };
	// end inline asm
	.loc	1 61 4                          // cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py:61:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/fq/cfqt4pmzsz6crjntf63rptlcqidr5wxw62teq4xaps3knv2ujq7j.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 102
.b8 113
.b8 116
.b8 52
.b8 112
.b8 109
.b8 122
.b8 115
.b8 122
.b8 54
.b8 99
.b8 114
.b8 106
.b8 110
.b8 116
.b8 102
.b8 54
.b8 51
.b8 114
.b8 112
.b8 116
.b8 108
.b8 99
.b8 113
.b8 105
.b8 100
.b8 114
.b8 53
.b8 119
.b8 120
.b8 119
.b8 54
.b8 50
.b8 116
.b8 101
.b8 113
.b8 52
.b8 120
.b8 97
.b8 112
.b8 115
.b8 51
.b8 107
.b8 110
.b8 118
.b8 50
.b8 117
.b8 106
.b8 113
.b8 55
.b8 106
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 102
.b8 113
.b8 0
	}
	.section	.debug_macinfo	{	}
