<HTML>
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<!-- Created on 2003-09-18 by texi2html 1.64 -->
<!-- 
Written by: Lionel Cons <Lionel.Cons@cern.ch> (original author)
            Karl Berry  <karl@freefriends.org>
            Olaf Bachmann <obachman@mathematik.uni-kl.de>
            and many others.
Maintained by: Olaf Bachmann <obachman@mathematik.uni-kl.de>
Send bugs and suggestions to <texi2html@mathematik.uni-kl.de>
 
-->
<HEAD>
<TITLE>Using as: ARM Options</TITLE>

<META NAME="description" CONTENT="Using as: ARM Options">
<META NAME="keywords" CONTENT="Using as: ARM Options">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">
<META NAME="Generator" CONTENT="texi2html 1.64">

</HEAD>

<BODY >

<A NAME="SEC197"></A>
<TABLE CELLPADDING=1 CELLSPACING=1 BORDER=0>
<TR><TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_187.html#SEC196"> &lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_189.html#SEC198"> &gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_195.html#SEC204"> &lt;&lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_187.html#SEC196"> Up </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_195.html#SEC204"> &gt;&gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as.html#SEC_Top">Top</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_toc.html#SEC_Contents">Contents</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_438.html#SEC447">Index</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_abt.html#SEC_About"> ? </A>]</TD>
</TR></TABLE>
<HR SIZE=1>
<H3> 8.4.1 Options </H3>
<!--docid::SEC197::-->
<P>

<DL COMPACT>

<A NAME="IDX535"></A>
<DT><CODE>-mcpu=<VAR>processor</VAR>[+<VAR>extension</VAR><small>...</small>]</CODE>
<DD>This option specifies the target processor.  The assembler will issue an
error message if an attempt is made to assemble an instruction which
will not execute on the target processor.  The following processor names are
recognized: 
<CODE>arm1</CODE>,
<CODE>arm2</CODE>,
<CODE>arm250</CODE>,
<CODE>arm3</CODE>,
<CODE>arm6</CODE>,
<CODE>arm60</CODE>,
<CODE>arm600</CODE>,
<CODE>arm610</CODE>,
<CODE>arm620</CODE>,
<CODE>arm7</CODE>,
<CODE>arm7m</CODE>,
<CODE>arm7d</CODE>,
<CODE>arm7dm</CODE>,
<CODE>arm7di</CODE>,
<CODE>arm7dmi</CODE>,
<CODE>arm70</CODE>,
<CODE>arm700</CODE>,
<CODE>arm700i</CODE>,
<CODE>arm710</CODE>,
<CODE>arm710t</CODE>,
<CODE>arm720</CODE>,
<CODE>arm720t</CODE>,
<CODE>arm740t</CODE>,
<CODE>arm710c</CODE>,
<CODE>arm7100</CODE>,
<CODE>arm7500</CODE>,
<CODE>arm7500fe</CODE>,
<CODE>arm7t</CODE>,
<CODE>arm7tdmi</CODE>,
<CODE>arm8</CODE>,
<CODE>arm810</CODE>,
<CODE>strongarm</CODE>,
<CODE>strongarm1</CODE>,
<CODE>strongarm110</CODE>,
<CODE>strongarm1100</CODE>,
<CODE>strongarm1110</CODE>,
<CODE>arm9</CODE>,
<CODE>arm920</CODE>,
<CODE>arm920t</CODE>,
<CODE>arm922t</CODE>,
<CODE>arm940t</CODE>,
<CODE>arm9tdmi</CODE>,
<CODE>arm9e</CODE>,
<CODE>arm946e-r0</CODE>,
<CODE>arm946e</CODE>,
<CODE>arm966e-r0</CODE>,
<CODE>arm966e</CODE>,
<CODE>arm10t</CODE>,
<CODE>arm10e</CODE>,
<CODE>arm1020</CODE>,
<CODE>arm1020t</CODE>,
<CODE>arm1020e</CODE>, 
<CODE>ep9312</CODE> (ARM920 with Cirrus Maverick coprocessor),
<CODE>i80200</CODE> (Intel XScale processor)
<CODE>iwmmxt</CODE> (Intel(r) XScale processor with Wireless MMX(tm) technology coprocessor)
and
<CODE>xscale</CODE>.  
The special name <CODE>all</CODE> may be used to allow the
assembler to accept instructions valid for any ARM processor.
<P>

In addition to the basic instruction set, the assembler can be told to 
accept various extension mnemonics that extend the processor using the 
co-processor instruction space.  For example, <CODE>-mcpu=arm920+maverick</CODE>
is equivalent to specifying <CODE>-mcpu=ep9312</CODE>.  The following extensions
are currently supported: 
<CODE>+maverick</CODE>
<CODE>+iwmmxt</CODE>
and
<CODE>+xscale</CODE>.
</P><P>

<A NAME="IDX536"></A>
<DT><CODE>-march=<VAR>architecture</VAR>[+<VAR>extension</VAR><small>...</small>]</CODE>
<DD>This option specifies the target architecture.  The assembler will issue
an error message if an attempt is made to assemble an instruction which
will not execute on the target architecture.  The following architecture 
names are recognized: 
<CODE>armv1</CODE>,
<CODE>armv2</CODE>,
<CODE>armv2a</CODE>,
<CODE>armv2s</CODE>,
<CODE>armv3</CODE>,
<CODE>armv3m</CODE>,
<CODE>armv4</CODE>,
<CODE>armv4xm</CODE>,
<CODE>armv4t</CODE>,
<CODE>armv4txm</CODE>,
<CODE>armv5</CODE>,
<CODE>armv5t</CODE>,
<CODE>armv5txm</CODE>,
<CODE>armv5te</CODE>,
<CODE>armv5texp</CODE>
<CODE>iwmmxt</CODE>
and
<CODE>xscale</CODE>.
If both <CODE>-mcpu</CODE> and
<CODE>-march</CODE> are specified, the assembler will use
the setting for <CODE>-mcpu</CODE>.
<P>

The architecture option can be extended with the same instruction set
extension options as the <CODE>-mcpu</CODE> option.
</P><P>

<A NAME="IDX537"></A>
<DT><CODE>-mfpu=<VAR>floating-point-format</VAR></CODE>
<DD><P>

This option specifies the floating point format to assemble for.  The
assembler will issue an error message if an attempt is made to assemble
an instruction which will not execute on the target floating point unit.  
The following format options are recognized:
<CODE>softfpa</CODE>,
<CODE>fpe</CODE>,
<CODE>fpe2</CODE>,
<CODE>fpe3</CODE>,
<CODE>fpa</CODE>,
<CODE>fpa10</CODE>,
<CODE>fpa11</CODE>,
<CODE>arm7500fe</CODE>,
<CODE>softvfp</CODE>,
<CODE>softvfp+vfp</CODE>,
<CODE>vfp</CODE>,
<CODE>vfp10</CODE>,
<CODE>vfp10-r0</CODE>,
<CODE>vfp9</CODE>,
<CODE>vfpxd</CODE>,
<CODE>arm1020t</CODE>
and
<CODE>arm1020e</CODE>.
</P><P>

In addition to determining which instructions are assembled, this option
also affects the way in which the <CODE>.double</CODE> assembler directive behaves
when assembling little-endian code.
</P><P>

The default is dependent on the processor selected.  For Architecture 5 or 
later, the default is to assembler for VFP instructions; for earlier 
architectures the default is to assemble for FPA instructions.
</P><P>

<A NAME="IDX538"></A>
<DT><CODE>-mthumb</CODE>
<DD>This option specifies that the assembler should start assembling Thumb
instructions; that is, it should behave as though the file starts with a 
<CODE>.code 16</CODE> directive.
<P>

<A NAME="IDX539"></A>
<DT><CODE>-mthumb-interwork</CODE>
<DD>This option specifies that the output generated by the assembler should
be marked as supporting interworking.
<P>

<A NAME="IDX540"></A>
<DT><CODE>-mapcs <CODE>[26|32]</CODE></CODE>
<DD>This option specifies that the output generated by the assembler should
be marked as supporting the indicated version of the Arm Procedure.
Calling Standard.
<P>

<A NAME="IDX541"></A>
<DT><CODE>-matpcs</CODE>
<DD>This option specifies that the output generated by the assembler should 
be marked as supporting the Arm/Thumb Procedure Calling Standard.  If
enabled this option will cause the assembler to create an empty
debugging section in the object file called .arm.atpcs.  Debuggers can
use this to determine the ABI being used by.
<P>

<A NAME="IDX542"></A>
<DT><CODE>-mapcs-float</CODE>
<DD>This indicates the the floating point variant of the APCS should be
used.  In this variant floating point arguments are passed in FP
registers rather than integer registers.
<P>

<A NAME="IDX543"></A>
<DT><CODE>-mapcs-reentrant</CODE>
<DD>This indicates that the reentrant variant of the APCS should be used.
This variant supports position independent code.
<P>

<A NAME="IDX544"></A>
<DT><CODE>-EB</CODE>
<DD>This option specifies that the output generated by the assembler should
be marked as being encoded for a big-endian processor.
<P>

<A NAME="IDX545"></A>
<DT><CODE>-EL</CODE>
<DD>This option specifies that the output generated by the assembler should
be marked as being encoded for a little-endian processor.
<P>

<A NAME="IDX546"></A>
<A NAME="IDX547"></A>
<DT><CODE>-k</CODE>
<DD>This option specifies that the output of the assembler should be marked
as position-independent code (PIC).
<P>

<A NAME="IDX548"></A>
<DT><CODE>-moabi</CODE>
<DD>This indicates that the code should be assembled using the old ARM ELF
conventions, based on a beta release release of the ARM-ELF
specifications, rather than the default conventions which are based on
the final release of the ARM-ELF specifications.
<P>

</DL>
<P>

<A NAME="ARM Syntax"></A>
<HR SIZE=1>
<TABLE CELLPADDING=1 CELLSPACING=1 BORDER=0>
<TR><TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_187.html#SEC196"> &lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_189.html#SEC198"> &gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_195.html#SEC204"> &lt;&lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_187.html#SEC196"> Up </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_195.html#SEC204"> &gt;&gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as.html#SEC_Top">Top</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_toc.html#SEC_Contents">Contents</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_438.html#SEC447">Index</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_abt.html#SEC_About"> ? </A>]</TD>
</TR></TABLE>

</BODY>
</HTML>
