/* (c) HighTec EDV-Systeme GmbH */
#ifndef _HAVE_TRICORE_P5_MASKS_H_
#define _HAVE_TRICORE_P5_MASKS_H_


/****************** Masks for P5_PDR0_t **********************/
/*
   P5_PDR0               "Port 5 Pad Driver Mode 0 Register"
*/
/**********************************************************/

#define P5_PDR0_MASK                    0x77777777
#define P5_PDR0_PD0_MASK                0x00000007
#define P5_PDR0_PD0_SHIFT               0
#define P5_PDR0_PD1_MASK                0x00000070
#define P5_PDR0_PD1_SHIFT               4
#define P5_PDR0_PD2_MASK                0x00000700
#define P5_PDR0_PD2_SHIFT               8
#define P5_PDR0_PD3_MASK                0x00007000
#define P5_PDR0_PD3_SHIFT               12
#define P5_PDR0_PD4_MASK                0x00070000
#define P5_PDR0_PD4_SHIFT               16
#define P5_PDR0_PD5_MASK                0x00700000
#define P5_PDR0_PD5_SHIFT               20
#define P5_PDR0_PD6_MASK                0x07000000
#define P5_PDR0_PD6_SHIFT               24
#define P5_PDR0_PD7_MASK                0x70000000
#define P5_PDR0_PD7_SHIFT               28



/****************** Masks for P5_PDR1_t **********************/
/*
   P5_PDR1               "Port 5 Pad Driver Mode 1 Register"
*/
/**********************************************************/

#define P5_PDR1_MASK                    0x77777777
#define P5_PDR1_PD8_MASK                0x00000007
#define P5_PDR1_PD8_SHIFT               0
#define P5_PDR1_PD9_MASK                0x00000070
#define P5_PDR1_PD9_SHIFT               4
#define P5_PDR1_PD10_MASK               0x00000700
#define P5_PDR1_PD10_SHIFT              8
#define P5_PDR1_PD11_MASK               0x00007000
#define P5_PDR1_PD11_SHIFT              12
#define P5_PDR1_PD12_MASK               0x00070000
#define P5_PDR1_PD12_SHIFT              16
#define P5_PDR1_PD13_MASK               0x00700000
#define P5_PDR1_PD13_SHIFT              20
#define P5_PDR1_PD14_MASK               0x07000000
#define P5_PDR1_PD14_SHIFT              24
#define P5_PDR1_PD15_MASK               0x70000000
#define P5_PDR1_PD15_SHIFT              28




#endif /* _HAVE_TRICORE_P5_MASKS_H_ */

