// Seed: 504633949
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wire  id_0,
    input logic id_1,
    input tri0  id_2,
    input tri   id_3,
    input wand  id_4
);
  always #1 begin : LABEL_0
    id_6 <= id_1;
  end
  wire id_7;
  supply0 id_8 = 1;
  wire id_9;
  uwire id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9
  );
endmodule
