// vsle
VI_VX_LOOP
({
    WRITE_RD(sreg_t(rs1) <= sreg_t(vs2));
})
