// Seed: 624269787
module module_0 (
    input wor id_0,
    output tri id_1,
    output tri0 id_2,
    output wand id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wire id_6,
    input wor id_7,
    input tri id_8
);
  assign id_2 = id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd63,
    parameter id_5 = 32'd60,
    parameter id_8 = 32'd82
) (
    input  wand id_0,
    output tri0 id_1,
    input  wand _id_2,
    output tri1 id_3
    , id_7,
    output wand id_4
    , _id_8,
    output wire _id_5
);
  assign id_7[1] = id_2;
  logic [id_2 : -1 'b0] id_9[(  1  ) : id_5  ^  1 'b0];
  wire [-1 'd0 |  1 'b0 : id_8] id_10;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_5 = 0;
  logic [1 : (  id_2  )] id_11 = -1;
endmodule
