\doxysection{/home/runner/work/\+Max\+OS/\+Max\+OS/kernel/include/hardwarecommunication/interrupts.h File Reference}
\hypertarget{interrupts_8h}{}\label{interrupts_8h}\index{/home/runner/work/MaxOS/MaxOS/kernel/include/hardwarecommunication/interrupts.h@{/home/runner/work/MaxOS/MaxOS/kernel/include/hardwarecommunication/interrupts.h}}


Defines a Interrupt\+Manager and Interrupt\+Handler for managing hardware and software interrupts.  


{\ttfamily \#include $<$cstdint$>$}\newline
{\ttfamily \#include $<$hardwarecommunication/port.\+h$>$}\newline
{\ttfamily \#include $<$system/gdt.\+h$>$}\newline
{\ttfamily \#include $<$common/input\+Stream.\+h$>$}\newline
{\ttfamily \#include $<$common/output\+Stream.\+h$>$}\newline
{\ttfamily \#include $<$common/map.\+h$>$}\newline
{\ttfamily \#include $<$system/cpu.\+h$>$}\newline
{\ttfamily \#include $<$hardwarecommunication/apic.\+h$>$}\newline
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classMaxOS_1_1hardwarecommunication_1_1InterruptHandler}{Max\+OS\+::hardwarecommunication\+::\+Interrupt\+Handler}}
\begin{DoxyCompactList}\small\item\em Handles a certain interrupt number. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1IDTR}{Max\+OS\+::hardwarecommunication\+::\+IDTR}}
\begin{DoxyCompactList}\small\item\em A struct that holds the Interrupt Descriptor Table Register (\doxylink{structMaxOS_1_1hardwarecommunication_1_1IDTR}{IDTR}) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1InterruptDescriptor}{Max\+OS\+::hardwarecommunication\+::\+Interrupt\+Descriptor}}
\begin{DoxyCompactList}\small\item\em An entry in the Interrupt Descriptor Table (IDT) \end{DoxyCompactList}\item 
class \mbox{\hyperlink{classMaxOS_1_1hardwarecommunication_1_1InterruptManager}{Max\+OS\+::hardwarecommunication\+::\+Interrupt\+Manager}}
\begin{DoxyCompactList}\small\item\em Handles all interrupts and passes them to the correct handler. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{interrupts_8h_a8e0044a6c1baddf6cb8a77cf98787d81}\label{interrupts_8h_a8e0044a6c1baddf6cb8a77cf98787d81} 
typedef struct PACKED \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1IDTR}{Max\+OS\+::hardwarecommunication\+::\+IDTR}} {\bfseries Max\+OS\+::hardwarecommunication\+::idtr\+\_\+t}
\begin{DoxyCompactList}\small\item\em Alias for \doxylink{structMaxOS_1_1hardwarecommunication_1_1IDTR}{IDTR} struct. \end{DoxyCompactList}\item 
\Hypertarget{interrupts_8h_a318bd93151a55a5a79e0d506b75bc677}\label{interrupts_8h_a318bd93151a55a5a79e0d506b75bc677} 
typedef struct PACKED \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1InterruptDescriptor}{Max\+OS\+::hardwarecommunication\+::\+Interrupt\+Descriptor}} {\bfseries Max\+OS\+::hardwarecommunication\+::interrupt\+\_\+descriptor\+\_\+t}
\begin{DoxyCompactList}\small\item\em Alias for \doxylink{structMaxOS_1_1hardwarecommunication_1_1InterruptDescriptor}{Interrupt\+Descriptor} struct. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
constexpr uint16\+\_\+t \mbox{\hyperlink{interrupts_8h_a42e9ab6346c6fdafff29023c4377e213}{Max\+OS\+::hardwarecommunication\+::\+HARDWARE\+\_\+\+INTERRUPT\+\_\+\+OFFSET}} = 0x20
\begin{DoxyCompactList}\small\item\em The offset in the IDT where interrupts from hardware start. \end{DoxyCompactList}\item 
constexpr uint16\+\_\+t \mbox{\hyperlink{interrupts_8h_a3f470603200cff56da4a14d4470b95dc}{Max\+OS\+::hardwarecommunication\+::\+MAX\+\_\+\+INTERRUPT\+\_\+\+HANDLERS}} = 256
\begin{DoxyCompactList}\small\item\em The maximum number of interrupt handlers. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Defines a Interrupt\+Manager and Interrupt\+Handler for managing hardware and software interrupts. 

\begin{DoxyDate}{Date}
10th July 2022 
\end{DoxyDate}
\begin{DoxyAuthor}{Author}
Max Tyson 
\end{DoxyAuthor}


Definition in file \mbox{\hyperlink{interrupts_8h_source}{interrupts.\+h}}.



\doxysubsection{Variable Documentation}
\Hypertarget{interrupts_8h_a42e9ab6346c6fdafff29023c4377e213}\label{interrupts_8h_a42e9ab6346c6fdafff29023c4377e213} 
\index{interrupts.h@{interrupts.h}!HARDWARE\_INTERRUPT\_OFFSET@{HARDWARE\_INTERRUPT\_OFFSET}}
\index{HARDWARE\_INTERRUPT\_OFFSET@{HARDWARE\_INTERRUPT\_OFFSET}!interrupts.h@{interrupts.h}}
\doxysubsubsection{\texorpdfstring{HARDWARE\_INTERRUPT\_OFFSET}{HARDWARE\_INTERRUPT\_OFFSET}}
{\footnotesize\ttfamily constexpr uint16\+\_\+t Max\+OS\+::hardwarecommunication\+::\+HARDWARE\+\_\+\+INTERRUPT\+\_\+\+OFFSET = 0x20\hspace{0.3cm}{\ttfamily [constexpr]}}



The offset in the IDT where interrupts from hardware start. 



Definition at line \mbox{\hyperlink{interrupts_8h_source_l00074}{74}} of file \mbox{\hyperlink{interrupts_8h_source}{interrupts.\+h}}.



Referenced by \mbox{\hyperlink{interrupts_8cpp_source_l00284}{Max\+OS\+::hardwarecommunication\+::\+Interrupt\+Manager\+::handle\+\_\+interrupt\+\_\+request()}}, and \mbox{\hyperlink{interrupts_8cpp_source_l00090}{Max\+OS\+::hardwarecommunication\+::\+Interrupt\+Manager\+::\+Interrupt\+Manager()}}.

\Hypertarget{interrupts_8h_a3f470603200cff56da4a14d4470b95dc}\label{interrupts_8h_a3f470603200cff56da4a14d4470b95dc} 
\index{interrupts.h@{interrupts.h}!MAX\_INTERRUPT\_HANDLERS@{MAX\_INTERRUPT\_HANDLERS}}
\index{MAX\_INTERRUPT\_HANDLERS@{MAX\_INTERRUPT\_HANDLERS}!interrupts.h@{interrupts.h}}
\doxysubsubsection{\texorpdfstring{MAX\_INTERRUPT\_HANDLERS}{MAX\_INTERRUPT\_HANDLERS}}
{\footnotesize\ttfamily constexpr uint16\+\_\+t Max\+OS\+::hardwarecommunication\+::\+MAX\+\_\+\+INTERRUPT\+\_\+\+HANDLERS = 256\hspace{0.3cm}{\ttfamily [constexpr]}}



The maximum number of interrupt handlers. 



Definition at line \mbox{\hyperlink{interrupts_8h_source_l00075}{75}} of file \mbox{\hyperlink{interrupts_8h_source}{interrupts.\+h}}.

