Vivado Simulator v2023.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Low_part_or_adder_test_bench_func_synth xil_defaultlib.Low_part_or_adder_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Low_part_OR_Adder> not found while processing module instance <t1> [C:/Users/lolwa/Low_part_or_adder 4/Low_part_or_adder 4.srcs/sim_1/new/Low_part_or_Adder.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
