 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: MAINRX                              Date:  5- 2-2019,  3:13PM
Device Used: XC2C256-7-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
59 /256 ( 23%) 106 /896  ( 12%) 75  /640  ( 12%) 47 /256 ( 18%) 11 /118 (  9%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    29/40    56/56*    0/ 6    0/1      1/1*     1/1*     0/1
FB2      16/16*     9/40    15/56     7/ 8    0/1      1/1*     0/1      0/1
FB3      16/16*    24/40    22/56     0/ 6    1/1*     1/1*     0/1      0/1
FB4      10/16      8/40    11/56     2/ 8    1/1*     1/1*     0/1      0/1
FB5       1/16      5/40     2/56     0/ 5    1/1*     0/1      0/1      0/1
FB6       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB7       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB8       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB9       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB10      0/16      0/40     0/56     0/ 9    0/1      0/1      0/1      0/1
FB11      0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB12      0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB13      0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB14      0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB15      0/16      0/40     0/56     0/ 7    0/1      0/1      0/1      0/1
FB16      0/16      0/40     0/56     0/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    59/256    75/640  106/896    9/118   3/16     4/16     1/16     0/16

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
2/3         0/1         0/4         0/1

Signal 'RXD' mapped onto global clock net GCK0.
Signal 'CLK' mapped onto global clock net GCK1.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    0           0    |  I/O              :     5    108
Output        :    9           9    |  GCK/IO           :     2      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    2           2    |  GSR/IO           :     0      1
GTS           :    0           0    |  CDR/IO           :     0      1
GSR           :    0           0    |  DGE/IO           :     0      1
                 ----        ----
        Total     11          11

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'MAINRX.ise'.
*************************  Summary of Mapped Logic  ************************

** 9 Outputs **

Signal                      Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                        Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
OUT_D<3>                    4     8     2    FB2_1   2     GTS/I/O   O       LVCMOS18           FAST         
OUT_D<2>                    2     8     2    FB2_3   3     GTS/I/O   O       LVCMOS18           FAST         
OUT_D<0>                    3     8     2    FB2_4   4     I/O       O       LVCMOS18           FAST         
OUT_D<1>                    3     8     2    FB2_5   5     GTS/I/O   O       LVCMOS18           FAST         
OUT_D<5>                    3     8     2    FB2_12  6     GTS/I/O   O       LVCMOS18           FAST         
OUT_D<6>                    3     8     2    FB2_13  7     I/O       O       LVCMOS18           FAST         
OUT_D<4>                    3     8     2    FB2_14  9     I/O       O       LVCMOS18           FAST         
BUSY                        1     2     2    FB4_1   11    I/O       O       LVCMOS18           FAST DFF     RESET
EN_SEGMENT                  0     0     2    FB4_2   12    I/O       O       LVCMOS18           FAST         

** 50 Buried Nodes **

Signal                      Total Total Loc     Reg     Reg Init
Name                        Pts   Inps          Use     State
uart_receiver1/divider<10>  6     20    FB1_1   DFF     RESET
uart_receiver1/clk          4     22    FB1_2   TFF     RESET
uart_receiver1/divider<14>  1     1     FB1_3   DFF     RESET
uart_receiver1/divider<13>  1     1     FB1_4   DFF     RESET
uart_receiver1/divider<0>   4     23    FB1_5   DFF     RESET
uart_receiver1/divider<12>  1     1     FB1_6   DFF     RESET
uart_receiver1/divider<3>   7     24    FB1_7   DFF     RESET
uart_receiver1/divider<2>   7     24    FB1_8   DFF     RESET
uart_receiver1/divider<1>   7     24    FB1_9   DFF     RESET
uart_receiver1/divider<5>   6     25    FB1_10  DFF     RESET
uart_receiver1/divider<9>   7     25    FB1_11  DFF     RESET
uart_receiver1/divider<6>   3     10    FB1_12  DFF     RESET
N_PZ_260                    2     16    FB1_13          
uart_receiver1/divider<4>   6     20    FB1_14  DFF     RESET
uart_receiver1/divider<11>  5     26    FB1_15  DFF     RESET
N_PZ_227                    3     7     FB1_16          
uart_receiver1/divider<22>  1     1     FB2_2   DFF     RESET
uart_receiver1/divider<21>  1     1     FB2_6   DFF     RESET
uart_receiver1/divider<20>  1     1     FB2_7   DFF     RESET
uart_receiver1/divider<19>  1     1     FB2_8   DFF     RESET
uart_receiver1/divider<18>  1     1     FB2_9   DFF     RESET
uart_receiver1/divider<17>  1     1     FB2_10  DFF     RESET
uart_receiver1/divider<16>  1     1     FB2_11  DFF     RESET
uart_receiver1/divider<23>  1     1     FB2_15  DFF     RESET
uart_receiver1/divider<15>  1     1     FB2_16  DFF     RESET
uart_receiver1/count<3>     3     5     FB3_1   TFF     RESET
uart_receiver1/count<2>     3     4     FB3_2   TFF     RESET
uart_receiver1/count<1>     3     3     FB3_3   TFF     RESET
buatdata<5>                 2     2     FB3_4   DFF     RESET
uart_receiver1/count<0>     2     2     FB3_5   TFF     RESET
buatdata<4>                 2     2     FB3_6   DFF     RESET
buatdata<3>                 2     2     FB3_7   DFF     RESET
buatdata<2>                 2     2     FB3_8   DFF     RESET
buatdata<1>                 2     2     FB3_9   DFF     RESET
buatdata<0>                 2     2     FB3_10  DFF     RESET
uart_receiver1/divider<8>   3     5     FB3_11  TFF     RESET
uart_receiver1/divider<7>   3     4     FB3_12  DFF     RESET
uart_receiver1/divider<24>  1     1     FB3_13  DFF     RESET
buatdata<7>                 2     2     FB3_14  DFF     RESET
N_PZ_235                    1     7     FB3_15          

Signal                      Total Total Loc     Reg     Reg Init
Name                        Pts   Inps          Use     State
buatdata<6>                 2     2     FB3_16  DFF     RESET
N_PZ_277                    1     2     FB4_7           
uart_receiver1/idata<7>     3     7     FB4_8   DEFF    RESET
uart_receiver1/idata<6>     3     7     FB4_9   DEFF    RESET
uart_receiver1/idata<5>     3     7     FB4_10  DEFF    RESET
uart_receiver1/idata<4>     3     7     FB4_11  DEFF    RESET
uart_receiver1/idata<3>     3     7     FB4_13  DEFF    RESET
uart_receiver1/idata<2>     3     7     FB4_15  DEFF    RESET
uart_receiver1/idata<8>     3     6     FB4_16  DEFF    RESET
uart_receiver1/idata<1>     2     5     FB5_6   DEFF    RESET

** 2 Inputs **

Signal                      Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                                     No.   Type      Use     STD      Style
CLK                         1    FB5_4   32    GCK/I/O   GCK     LVCMOS18 KPR
RXD                         1    FB5_6   30    GCK/I/O   GCK/I   LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               29/11
Number of function block control terms used/remaining:        2/2
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
uart_receiver1/divider<10>    6     FB1_1        (b)     (b)        +      
uart_receiver1/clk            4     FB1_2        (b)     (b)            +  
uart_receiver1/divider<14>    1     FB1_3   143  GSR/I/O (b)        +      
uart_receiver1/divider<13>    1     FB1_4   142  I/O     (b)        +      
uart_receiver1/divider<0>     4     FB1_5        (b)     (b)        +      
uart_receiver1/divider<12>    1     FB1_6   140  I/O     (b)        +      
uart_receiver1/divider<3>     7     FB1_7        (b)     (b)        +      
uart_receiver1/divider<2>     7     FB1_8        (b)     (b)        +      
uart_receiver1/divider<1>     7     FB1_9        (b)     (b)        +      
uart_receiver1/divider<5>     6     FB1_10       (b)     (b)        +      
uart_receiver1/divider<9>     7     FB1_11       (b)     (b)        +      
uart_receiver1/divider<6>     3     FB1_12  139  I/O     (b)        +      
N_PZ_260                      2     FB1_13  138  I/O     (b)               
uart_receiver1/divider<4>     6     FB1_14  137  I/O     (b)        +      
uart_receiver1/divider<11>    5     FB1_15       (b)     (b)        +      
N_PZ_227                      3     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: BUSY                        11: uart_receiver1/divider<15>  21: uart_receiver1/divider<24> 
  2: N_PZ_227                    12: uart_receiver1/divider<16>  22: uart_receiver1/divider<2> 
  3: N_PZ_235                    13: uart_receiver1/divider<17>  23: uart_receiver1/divider<3> 
  4: N_PZ_260                    14: uart_receiver1/divider<18>  24: uart_receiver1/divider<4> 
  5: uart_receiver1/divider<0>   15: uart_receiver1/divider<19>  25: uart_receiver1/divider<5> 
  6: uart_receiver1/divider<10>  16: uart_receiver1/divider<1>   26: uart_receiver1/divider<6> 
  7: uart_receiver1/divider<11>  17: uart_receiver1/divider<20>  27: uart_receiver1/divider<7> 
  8: uart_receiver1/divider<12>  18: uart_receiver1/divider<21>  28: uart_receiver1/divider<8> 
  9: uart_receiver1/divider<13>  19: uart_receiver1/divider<22>  29: uart_receiver1/divider<9> 
 10: uart_receiver1/divider<14>  20: uart_receiver1/divider<23> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
uart_receiver1/divider<10> 
                  X.X..XXXXXXXXXX.XXXXX.....XXX........... 20      
uart_receiver1/clk 
                  XX...X.XXXXXXXX.XXXXXXXX.XXX............ 22      
uart_receiver1/divider<14> 
                  X....................................... 1       
uart_receiver1/divider<13> 
                  X....................................... 1       
uart_receiver1/divider<0> 
                  XX..XX.XXXXXXXX.XXXXXXXX.XXX............ 23      
uart_receiver1/divider<12> 
                  X....................................... 1       
uart_receiver1/divider<3> 
                  XX..XX.XXXXXXXXXXXXXXXXX.XXX............ 24      
uart_receiver1/divider<2> 
                  XX..XX.XXXXXXXXXXXXXXXXX.XXX............ 24      
uart_receiver1/divider<1> 
                  XX..XX.XXXXXXXXXXXXXXXXX.XXX............ 24      
uart_receiver1/divider<5> 
                  X..XXX.XXXXXXXXXXXXXXXXXXXXX............ 25      
uart_receiver1/divider<9> 
                  XXXX.X.XXXXXXXX.XXXXXXXX.XXXX........... 25      
uart_receiver1/divider<6> 
                  X.XXX..........X.....XXXXX.............. 10      
N_PZ_260          .....XXXXXXXXXX.XXXXX.......X........... 16      
uart_receiver1/divider<4> 
                  XX..X..XXXXXXXXXXXXXXXXX................ 20      
uart_receiver1/divider<11> 
                  XXXX.XXXXXXXXXX.XXXXXXXX.XXXX........... 26      
N_PZ_227          .....XX.................XXXXX........... 7       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               9/31
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   15/41
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
OUT_D<3>                      4     FB2_1   2    GTS/I/O O                 
uart_receiver1/divider<22>    1     FB2_2        (b)     (b)        +      
OUT_D<2>                      2     FB2_3   3    GTS/I/O O                 
OUT_D<0>                      3     FB2_4   4    I/O     O                 
OUT_D<1>                      3     FB2_5   5    GTS/I/O O                 
uart_receiver1/divider<21>    1     FB2_6        (b)     (b)        +      
uart_receiver1/divider<20>    1     FB2_7        (b)     (b)        +      
uart_receiver1/divider<19>    1     FB2_8        (b)     (b)        +      
uart_receiver1/divider<18>    1     FB2_9        (b)     (b)        +      
uart_receiver1/divider<17>    1     FB2_10       (b)     (b)        +      
uart_receiver1/divider<16>    1     FB2_11       (b)     (b)        +      
OUT_D<5>                      3     FB2_12  6    GTS/I/O O                 
OUT_D<6>                      3     FB2_13  7    I/O     O                 
OUT_D<4>                      3     FB2_14  9    I/O     O                 
uart_receiver1/divider<23>    1     FB2_15  10   I/O     (b)        +      
uart_receiver1/divider<15>    1     FB2_16       (b)     (b)        +      

Signals Used by Logic in Function Block
  1: BUSY               4: buatdata<2>        7: buatdata<5> 
  2: buatdata<0>        5: buatdata<3>        8: buatdata<6> 
  3: buatdata<1>        6: buatdata<4>        9: buatdata<7> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
OUT_D<3>          .XXXXXXXX............................... 8       
uart_receiver1/divider<22> 
                  X....................................... 1       
OUT_D<2>          .XXXXXXXX............................... 8       
OUT_D<0>          .XXXXXXXX............................... 8       
OUT_D<1>          .XXXXXXXX............................... 8       
uart_receiver1/divider<21> 
                  X....................................... 1       
uart_receiver1/divider<20> 
                  X....................................... 1       
uart_receiver1/divider<19> 
                  X....................................... 1       
uart_receiver1/divider<18> 
                  X....................................... 1       
uart_receiver1/divider<17> 
                  X....................................... 1       
uart_receiver1/divider<16> 
                  X....................................... 1       
OUT_D<5>          .XXXXXXXX............................... 8       
OUT_D<6>          .XXXXXXXX............................... 8       
OUT_D<4>          .XXXXXXXX............................... 8       
uart_receiver1/divider<23> 
                  X....................................... 1       
uart_receiver1/divider<15> 
                  X....................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               24/16
Number of function block control terms used/remaining:        2/2
Number of PLA product terms used/remaining:                   22/34
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
uart_receiver1/count<3>       3     FB3_1   136  I/O     (b)        +      
uart_receiver1/count<2>       3     FB3_2   135  I/O     (b)        +      
uart_receiver1/count<1>       3     FB3_3   134  I/O     (b)        +      
buatdata<5>                   2     FB3_4        (b)     (b)    +          
uart_receiver1/count<0>       2     FB3_5   133  I/O     (b)        +      
buatdata<4>                   2     FB3_6        (b)     (b)    +          
buatdata<3>                   2     FB3_7        (b)     (b)    +          
buatdata<2>                   2     FB3_8        (b)     (b)    +          
buatdata<1>                   2     FB3_9        (b)     (b)    +          
buatdata<0>                   2     FB3_10       (b)     (b)    +          
uart_receiver1/divider<8>     3     FB3_11       (b)     (b)        +      
uart_receiver1/divider<7>     3     FB3_12       (b)     (b)        +      
uart_receiver1/divider<24>    1     FB3_13       (b)     (b)        +      
buatdata<7>                   2     FB3_14  132  I/O     (b)    +          
N_PZ_235                      1     FB3_15       (b)     (b)               
buatdata<6>                   2     FB3_16  131  I/O     (b)    +          

Signals Used by Logic in Function Block
  1: BUSY                        9: uart_receiver1/divider<1>  17: uart_receiver1/idata<1> 
  2: N_PZ_235                   10: uart_receiver1/divider<2>  18: uart_receiver1/idata<2> 
  3: N_PZ_260                   11: uart_receiver1/divider<3>  19: uart_receiver1/idata<3> 
  4: uart_receiver1/clk         12: uart_receiver1/divider<4>  20: uart_receiver1/idata<4> 
  5: uart_receiver1/count<0>    13: uart_receiver1/divider<5>  21: uart_receiver1/idata<5> 
  6: uart_receiver1/count<1>    14: uart_receiver1/divider<6>  22: uart_receiver1/idata<6> 
  7: uart_receiver1/count<2>    15: uart_receiver1/divider<7>  23: uart_receiver1/idata<7> 
  8: uart_receiver1/divider<0>  16: uart_receiver1/divider<8>  24: uart_receiver1/idata<8> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
uart_receiver1/count<3> 
                  X..XXXX................................. 5       
uart_receiver1/count<2> 
                  X..XXX.................................. 4       
uart_receiver1/count<1> 
                  X..XX................................... 3       
buatdata<5>       X....................X.................. 2       
uart_receiver1/count<0> 
                  X..X.................................... 2       
buatdata<4>       X...................X................... 2       
buatdata<3>       X..................X.................... 2       
buatdata<2>       X.................X..................... 2       
buatdata<1>       X................X...................... 2       
buatdata<0>       X...............X....................... 2       
uart_receiver1/divider<8> 
                  XXX...........XX........................ 5       
uart_receiver1/divider<7> 
                  XXX...........X......................... 4       
uart_receiver1/divider<24> 
                  X....................................... 1       
buatdata<7>       X......................X................ 2       
N_PZ_235          .......XXXXXXX.......................... 7       
buatdata<6>       X.....................X................. 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               8/32
Number of function block control terms used/remaining:        2/2
Number of PLA product terms used/remaining:                   11/45
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
BUSY                          1     FB4_1   11   I/O     O          +      
EN_SEGMENT                    0     FB4_2   12   I/O     O                 
(unused)                      0     FB4_3   13   I/O           
(unused)                      0     FB4_4   14   I/O           
(unused)                      0     FB4_5   15   I/O           
(unused)                      0     FB4_6   16   I/O           
N_PZ_277                      1     FB4_7        (b)     (b)               
uart_receiver1/idata<7>       3     FB4_8        (b)     (b)    +          
uart_receiver1/idata<6>       3     FB4_9        (b)     (b)    +          
uart_receiver1/idata<5>       3     FB4_10       (b)     (b)    +          
uart_receiver1/idata<4>       3     FB4_11       (b)     (b)    +          
(unused)                      0     FB4_12  17   I/O           
uart_receiver1/idata<3>       3     FB4_13       (b)     (b)    +          
(unused)                      0     FB4_14  18   I/O           
uart_receiver1/idata<2>       3     FB4_15       (b)     (b)    +          
uart_receiver1/idata<8>       3     FB4_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: BUSY               4: uart_receiver1/clk        7: uart_receiver1/count<2> 
  2: N_PZ_277           5: uart_receiver1/count<0>   8: uart_receiver1/count<3> 
  3: RXD                6: uart_receiver1/count<1> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
BUSY              .X.....X................................ 2       
EN_SEGMENT        ........................................ 0       
N_PZ_277          .....XX................................. 2       
uart_receiver1/idata<7> 
                  X.XXXXXX................................ 7       
uart_receiver1/idata<6> 
                  X.XXXXXX................................ 7       
uart_receiver1/idata<5> 
                  X.XXXXXX................................ 7       
uart_receiver1/idata<4> 
                  X.XXXXXX................................ 7       
uart_receiver1/idata<3> 
                  X.XXXXXX................................ 7       
uart_receiver1/idata<2> 
                  X.XXXXXX................................ 7       
uart_receiver1/idata<8> 
                  XXXXX..X................................ 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               5/35
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   2/54
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB5_1        (b)           
(unused)                      0     FB5_2   33   I/O           
(unused)                      0     FB5_3        (b)           
(unused)                      0     FB5_4   32   GCK/I/O GCK   
(unused)                      0     FB5_5   31   I/O           
uart_receiver1/idata<1>       2     FB5_6   30   GCK/I/O GCK/I  +          
(unused)                      0     FB5_7        (b)           
(unused)                      0     FB5_8        (b)           
(unused)                      0     FB5_9        (b)           
(unused)                      0     FB5_10       (b)           
(unused)                      0     FB5_11       (b)           
(unused)                      0     FB5_12       (b)           
(unused)                      0     FB5_13       (b)           
(unused)                      0     FB5_14  28   I/O           
(unused)                      0     FB5_15       (b)           
(unused)                      0     FB5_16       (b)           

Signals Used by Logic in Function Block
  1: BUSY               3: uart_receiver1/clk        5: uart_receiver1/count<3> 
  2: N_PZ_277           4: uart_receiver1/count<0> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB6_1   34   I/O           
(unused)                      0     FB6_2   35   CDR/I/O       
(unused)                      0     FB6_3        (b)           
(unused)                      0     FB6_4   38   GCK/I/O       
(unused)                      0     FB6_5        (b)           
(unused)                      0     FB6_6        (b)           
(unused)                      0     FB6_7        (b)           
(unused)                      0     FB6_8        (b)           
(unused)                      0     FB6_9        (b)           
(unused)                      0     FB6_10       (b)           
(unused)                      0     FB6_11       (b)           
(unused)                      0     FB6_12  39   DGE/I/O       
(unused)                      0     FB6_13  40   I/O           
(unused)                      0     FB6_14  41   I/O           
(unused)                      0     FB6_15  42   I/O           
(unused)                      0     FB6_16  43   I/O           
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB7_1        (b)           
(unused)                      0     FB7_2        (b)           
(unused)                      0     FB7_3        (b)           
(unused)                      0     FB7_4        (b)           
(unused)                      0     FB7_5   26   I/O           
(unused)                      0     FB7_6   25   I/O           
(unused)                      0     FB7_7        (b)           
(unused)                      0     FB7_8        (b)           
(unused)                      0     FB7_9        (b)           
(unused)                      0     FB7_10       (b)           
(unused)                      0     FB7_11  24   I/O           
(unused)                      0     FB7_12  23   I/O           
(unused)                      0     FB7_13  22   I/O           
(unused)                      0     FB7_14  21   I/O           
(unused)                      0     FB7_15  20   I/O           
(unused)                      0     FB7_16  19   I/O           
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB8_1   44   I/O           
(unused)                      0     FB8_2   45   I/O           
(unused)                      0     FB8_3   46   I/O           
(unused)                      0     FB8_4        (b)           
(unused)                      0     FB8_5   48   I/O           
(unused)                      0     FB8_6   49   I/O           
(unused)                      0     FB8_7        (b)           
(unused)                      0     FB8_8        (b)           
(unused)                      0     FB8_9        (b)           
(unused)                      0     FB8_10       (b)           
(unused)                      0     FB8_11  50   I/O           
(unused)                      0     FB8_12  51   I/O           
(unused)                      0     FB8_13  52   I/O           
(unused)                      0     FB8_14       (b)           
(unused)                      0     FB8_15       (b)           
(unused)                      0     FB8_16       (b)           
*********************************** FB9  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB9_1   112  I/O           
(unused)                      0     FB9_2   113  I/O           
(unused)                      0     FB9_3        (b)           
(unused)                      0     FB9_4   114  I/O           
(unused)                      0     FB9_5        (b)           
(unused)                      0     FB9_6   115  I/O           
(unused)                      0     FB9_7        (b)           
(unused)                      0     FB9_8        (b)           
(unused)                      0     FB9_9        (b)           
(unused)                      0     FB9_10       (b)           
(unused)                      0     FB9_11       (b)           
(unused)                      0     FB9_12  116  I/O           
(unused)                      0     FB9_13  117  I/O           
(unused)                      0     FB9_14  118  I/O           
(unused)                      0     FB9_15  119  I/O           
(unused)                      0     FB9_16       (b)           
*********************************** FB10 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB10_1  111  I/O           
(unused)                      0     FB10_2  110  I/O           
(unused)                      0     FB10_3  107  I/O           
(unused)                      0     FB10_4  106  I/O           
(unused)                      0     FB10_5  105  I/O           
(unused)                      0     FB10_6  104  I/O           
(unused)                      0     FB10_7       (b)           
(unused)                      0     FB10_8       (b)           
(unused)                      0     FB10_9       (b)           
(unused)                      0     FB10_10      (b)           
(unused)                      0     FB10_11      (b)           
(unused)                      0     FB10_12 103  I/O           
(unused)                      0     FB10_13      (b)           
(unused)                      0     FB10_14 102  I/O           
(unused)                      0     FB10_15      (b)           
(unused)                      0     FB10_16 101  I/O           
*********************************** FB11 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB11_1       (b)           
(unused)                      0     FB11_2       (b)           
(unused)                      0     FB11_3       (b)           
(unused)                      0     FB11_4       (b)           
(unused)                      0     FB11_5  120  I/O           
(unused)                      0     FB11_6  121  I/O           
(unused)                      0     FB11_7       (b)           
(unused)                      0     FB11_8       (b)           
(unused)                      0     FB11_9       (b)           
(unused)                      0     FB11_10      (b)           
(unused)                      0     FB11_11 124  I/O           
(unused)                      0     FB11_12 125  I/O           
(unused)                      0     FB11_13 126  I/O           
(unused)                      0     FB11_14 128  I/O           
(unused)                      0     FB11_15 129  I/O           
(unused)                      0     FB11_16 130  I/O           
*********************************** FB12 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB12_1       (b)           
(unused)                      0     FB12_2  100  I/O           
(unused)                      0     FB12_3       (b)           
(unused)                      0     FB12_4       (b)           
(unused)                      0     FB12_5       (b)           
(unused)                      0     FB12_6       (b)           
(unused)                      0     FB12_7       (b)           
(unused)                      0     FB12_8       (b)           
(unused)                      0     FB12_9       (b)           
(unused)                      0     FB12_10      (b)           
(unused)                      0     FB12_11 98   I/O           
(unused)                      0     FB12_12 97   I/O           
(unused)                      0     FB12_13 96   I/O           
(unused)                      0     FB12_14 95   I/O           
(unused)                      0     FB12_15 94   I/O           
(unused)                      0     FB12_16      (b)           
*********************************** FB13 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB13_1  75   I/O           
(unused)                      0     FB13_2  76   I/O           
(unused)                      0     FB13_3  77   I/O           
(unused)                      0     FB13_4       (b)           
(unused)                      0     FB13_5  78   I/O           
(unused)                      0     FB13_6  79   I/O           
(unused)                      0     FB13_7       (b)           
(unused)                      0     FB13_8       (b)           
(unused)                      0     FB13_9       (b)           
(unused)                      0     FB13_10      (b)           
(unused)                      0     FB13_11      (b)           
(unused)                      0     FB13_12 80   I/O           
(unused)                      0     FB13_13 81   I/O           
(unused)                      0     FB13_14 82   I/O           
(unused)                      0     FB13_15      (b)           
(unused)                      0     FB13_16      (b)           
*********************************** FB14 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB14_1  74   I/O           
(unused)                      0     FB14_2  71   I/O           
(unused)                      0     FB14_3  70   I/O           
(unused)                      0     FB14_4  69   I/O           
(unused)                      0     FB14_5       (b)           
(unused)                      0     FB14_6  68   I/O           
(unused)                      0     FB14_7       (b)           
(unused)                      0     FB14_8       (b)           
(unused)                      0     FB14_9       (b)           
(unused)                      0     FB14_10      (b)           
(unused)                      0     FB14_11      (b)           
(unused)                      0     FB14_12      (b)           
(unused)                      0     FB14_13 66   I/O           
(unused)                      0     FB14_14 64   I/O           
(unused)                      0     FB14_15      (b)           
(unused)                      0     FB14_16 61   I/O           
*********************************** FB15 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB15_1       (b)           
(unused)                      0     FB15_2  83   I/O           
(unused)                      0     FB15_3       (b)           
(unused)                      0     FB15_4       (b)           
(unused)                      0     FB15_5       (b)           
(unused)                      0     FB15_6       (b)           
(unused)                      0     FB15_7       (b)           
(unused)                      0     FB15_8       (b)           
(unused)                      0     FB15_9       (b)           
(unused)                      0     FB15_10      (b)           
(unused)                      0     FB15_11 85   I/O           
(unused)                      0     FB15_12 86   I/O           
(unused)                      0     FB15_13 87   I/O           
(unused)                      0     FB15_14 88   I/O           
(unused)                      0     FB15_15 91   I/O           
(unused)                      0     FB15_16 92   I/O           
*********************************** FB16 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB16_1       (b)           
(unused)                      0     FB16_2       (b)           
(unused)                      0     FB16_3       (b)           
(unused)                      0     FB16_4       (b)           
(unused)                      0     FB16_5  60   I/O           
(unused)                      0     FB16_6  59   I/O           
(unused)                      0     FB16_7       (b)           
(unused)                      0     FB16_8       (b)           
(unused)                      0     FB16_9       (b)           
(unused)                      0     FB16_10      (b)           
(unused)                      0     FB16_11 58   I/O           
(unused)                      0     FB16_12 57   I/O           
(unused)                      0     FB16_13 56   I/O           
(unused)                      0     FB16_14      (b)           
(unused)                      0     FB16_15 54   I/O           
(unused)                      0     FB16_16 53   I/O           
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_BUSY: FDCPE port map (BUSY,NOT '0',NOT RXD,BUSY_CLR,'0','1');
BUSY_CLR <= (uart_receiver1/count(3) AND NOT N_PZ_277);


EN_SEGMENT <= '0';


N_PZ_227 <= ((NOT uart_receiver1/divider(11))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(9))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(5) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(6)));


N_PZ_235 <= (uart_receiver1/divider(5) AND 
	uart_receiver1/divider(0) AND uart_receiver1/divider(2) AND 
	uart_receiver1/divider(3) AND uart_receiver1/divider(4) AND 
	uart_receiver1/divider(1) AND uart_receiver1/divider(6));


N_PZ_260 <= ((NOT uart_receiver1/divider(11) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(9)));


N_PZ_277 <= (NOT uart_receiver1/count(1) AND NOT uart_receiver1/count(2));


OUT_D(0) <= NOT (((buatdata(0) AND NOT buatdata(1) AND buatdata(3) AND 
	buatdata(4) AND buatdata(5) AND buatdata(6) AND buatdata(7))
	OR (buatdata(1) AND buatdata(3) AND buatdata(4) AND 
	buatdata(5) AND buatdata(6) AND buatdata(7) AND NOT buatdata(2))
	OR (NOT buatdata(1) AND buatdata(3) AND buatdata(4) AND 
	buatdata(5) AND buatdata(6) AND buatdata(7) AND buatdata(2))));


OUT_D(1) <= NOT (((buatdata(0) AND buatdata(1) AND buatdata(3) AND 
	buatdata(4) AND buatdata(5) AND buatdata(6) AND buatdata(7))
	OR (buatdata(0) AND buatdata(3) AND buatdata(4) AND 
	buatdata(5) AND buatdata(6) AND buatdata(7) AND NOT buatdata(2))
	OR (buatdata(1) AND buatdata(3) AND buatdata(4) AND 
	buatdata(5) AND buatdata(6) AND buatdata(7) AND NOT buatdata(2))));


OUT_D(2) <= NOT (((buatdata(0) AND NOT buatdata(1) AND buatdata(3) AND 
	buatdata(4) AND buatdata(5) AND buatdata(6) AND buatdata(7))
	OR (buatdata(0) AND buatdata(3) AND buatdata(4) AND 
	buatdata(5) AND buatdata(6) AND buatdata(7) AND buatdata(2))));


OUT_D(3) <= NOT (((buatdata(0) AND NOT buatdata(1) AND buatdata(3) AND 
	buatdata(4) AND buatdata(5) AND buatdata(6) AND buatdata(7))
	OR (buatdata(0) AND buatdata(3) AND buatdata(4) AND 
	buatdata(5) AND buatdata(6) AND buatdata(7) AND buatdata(2))
	OR (NOT buatdata(1) AND buatdata(3) AND buatdata(4) AND 
	buatdata(5) AND buatdata(6) AND buatdata(7) AND buatdata(2))
	OR (NOT buatdata(0) AND buatdata(1) AND buatdata(3) AND 
	buatdata(4) AND buatdata(5) AND buatdata(6) AND buatdata(7) AND 
	NOT buatdata(2))));


OUT_D(4) <= NOT (((NOT buatdata(0) AND buatdata(3) AND buatdata(4) AND 
	buatdata(5) AND buatdata(6) AND buatdata(7))
	OR (buatdata(1) AND buatdata(3) AND buatdata(4) AND 
	buatdata(5) AND buatdata(6) AND buatdata(7))
	OR (buatdata(3) AND buatdata(4) AND buatdata(5) AND 
	buatdata(6) AND buatdata(7) AND NOT buatdata(2))));


OUT_D(5) <= NOT (((buatdata(3) AND buatdata(4) AND buatdata(5) AND 
	buatdata(6) AND buatdata(7) AND buatdata(2))
	OR (buatdata(0) AND buatdata(1) AND buatdata(3) AND 
	buatdata(4) AND buatdata(5) AND buatdata(6) AND buatdata(7))
	OR (NOT buatdata(0) AND NOT buatdata(1) AND buatdata(3) AND 
	buatdata(4) AND buatdata(5) AND buatdata(6) AND buatdata(7))));


OUT_D(6) <= NOT (((NOT buatdata(1) AND buatdata(3) AND buatdata(4) AND 
	buatdata(5) AND buatdata(6) AND buatdata(7))
	OR (buatdata(0) AND buatdata(3) AND buatdata(4) AND 
	buatdata(5) AND buatdata(6) AND buatdata(7) AND buatdata(2))
	OR (NOT buatdata(0) AND buatdata(3) AND buatdata(4) AND 
	buatdata(5) AND buatdata(6) AND buatdata(7) AND NOT buatdata(2))));

FDCPE_buatdata0: FDCPE port map (buatdata(0),uart_receiver1/idata(1),BUSY,'0','0','1');

FDCPE_buatdata1: FDCPE port map (buatdata(1),uart_receiver1/idata(2),BUSY,'0','0','1');

FDCPE_buatdata2: FDCPE port map (buatdata(2),uart_receiver1/idata(3),BUSY,'0','0','1');

FDCPE_buatdata3: FDCPE port map (buatdata(3),uart_receiver1/idata(4),BUSY,'0','0','1');

FDCPE_buatdata4: FDCPE port map (buatdata(4),uart_receiver1/idata(5),BUSY,'0','0','1');

FDCPE_buatdata5: FDCPE port map (buatdata(5),uart_receiver1/idata(6),BUSY,'0','0','1');

FDCPE_buatdata6: FDCPE port map (buatdata(6),uart_receiver1/idata(7),BUSY,'0','0','1');

FDCPE_buatdata7: FDCPE port map (buatdata(7),uart_receiver1/idata(8),BUSY,'0','0','1');

FTCPE_uart_receiver1/clk: FTCPE port map (uart_receiver1/clk,uart_receiver1/clk_T,CLK,'0',NOT BUSY,'1');
uart_receiver1/clk_T <= NOT (((NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227)
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(2) AND 
	NOT uart_receiver1/divider(4) AND NOT uart_receiver1/divider(6))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(3) AND 
	NOT uart_receiver1/divider(4) AND NOT uart_receiver1/divider(6))));

FTCPE_uart_receiver1/count0: FTCPE port map (uart_receiver1/count(0),'0',uart_receiver1/clk,NOT BUSY,'0','1');

FTCPE_uart_receiver1/count1: FTCPE port map (uart_receiver1/count(1),uart_receiver1/count(0),uart_receiver1/clk,NOT BUSY,'0','1');

FTCPE_uart_receiver1/count2: FTCPE port map (uart_receiver1/count(2),uart_receiver1/count_T(2),uart_receiver1/clk,NOT BUSY,'0','1');
uart_receiver1/count_T(2) <= (uart_receiver1/count(0) AND uart_receiver1/count(1));

FTCPE_uart_receiver1/count3: FTCPE port map (uart_receiver1/count(3),uart_receiver1/count_T(3),uart_receiver1/clk,NOT BUSY,'0','1');
uart_receiver1/count_T(3) <= (uart_receiver1/count(0) AND uart_receiver1/count(1) AND 
	uart_receiver1/count(2));

FDCPE_uart_receiver1/divider0: FDCPE port map (uart_receiver1/divider(0),uart_receiver1/divider_D(0),CLK,NOT BUSY,'0','1');
uart_receiver1/divider_D(0) <= ((NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	NOT uart_receiver1/divider(0))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(0) AND 
	NOT uart_receiver1/divider(2) AND NOT uart_receiver1/divider(4) AND 
	NOT uart_receiver1/divider(6))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(0) AND 
	NOT uart_receiver1/divider(3) AND NOT uart_receiver1/divider(4) AND 
	NOT uart_receiver1/divider(6)));

FDCPE_uart_receiver1/divider1: FDCPE port map (uart_receiver1/divider(1),uart_receiver1/divider_D(1),CLK,NOT BUSY,'0','1');
uart_receiver1/divider_D(1) <= ((NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	uart_receiver1/divider(0) AND NOT uart_receiver1/divider(1))
	OR (NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	NOT uart_receiver1/divider(0) AND uart_receiver1/divider(1))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND uart_receiver1/divider(0) AND 
	NOT uart_receiver1/divider(2) AND NOT uart_receiver1/divider(4) AND 
	NOT uart_receiver1/divider(1) AND NOT uart_receiver1/divider(6))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND uart_receiver1/divider(0) AND 
	NOT uart_receiver1/divider(3) AND NOT uart_receiver1/divider(4) AND 
	NOT uart_receiver1/divider(1) AND NOT uart_receiver1/divider(6))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(0) AND 
	NOT uart_receiver1/divider(2) AND NOT uart_receiver1/divider(4) AND 
	uart_receiver1/divider(1) AND NOT uart_receiver1/divider(6))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(0) AND 
	NOT uart_receiver1/divider(3) AND NOT uart_receiver1/divider(4) AND 
	uart_receiver1/divider(1) AND NOT uart_receiver1/divider(6)));

FDCPE_uart_receiver1/divider2: FDCPE port map (uart_receiver1/divider(2),uart_receiver1/divider_D(2),CLK,NOT BUSY,'0','1');
uart_receiver1/divider_D(2) <= ((NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	NOT uart_receiver1/divider(0) AND uart_receiver1/divider(2))
	OR (NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	uart_receiver1/divider(2) AND NOT uart_receiver1/divider(1))
	OR (NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	uart_receiver1/divider(0) AND NOT uart_receiver1/divider(2) AND 
	uart_receiver1/divider(1))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND uart_receiver1/divider(0) AND 
	NOT uart_receiver1/divider(2) AND NOT uart_receiver1/divider(4) AND 
	uart_receiver1/divider(1) AND NOT uart_receiver1/divider(6))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(0) AND 
	uart_receiver1/divider(2) AND NOT uart_receiver1/divider(3) AND 
	NOT uart_receiver1/divider(4) AND NOT uart_receiver1/divider(6))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND uart_receiver1/divider(2) AND 
	NOT uart_receiver1/divider(3) AND NOT uart_receiver1/divider(4) AND 
	NOT uart_receiver1/divider(1) AND NOT uart_receiver1/divider(6)));

FDCPE_uart_receiver1/divider3: FDCPE port map (uart_receiver1/divider(3),uart_receiver1/divider_D(3),CLK,NOT BUSY,'0','1');
uart_receiver1/divider_D(3) <= ((NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	NOT uart_receiver1/divider(0) AND uart_receiver1/divider(3))
	OR (NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	NOT uart_receiver1/divider(2) AND uart_receiver1/divider(3))
	OR (NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	uart_receiver1/divider(3) AND NOT uart_receiver1/divider(1))
	OR (NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	uart_receiver1/divider(0) AND uart_receiver1/divider(2) AND 
	NOT uart_receiver1/divider(3) AND uart_receiver1/divider(1))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(2) AND 
	uart_receiver1/divider(3) AND NOT uart_receiver1/divider(4) AND 
	NOT uart_receiver1/divider(6))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND uart_receiver1/divider(0) AND 
	uart_receiver1/divider(2) AND NOT uart_receiver1/divider(3) AND 
	NOT uart_receiver1/divider(4) AND uart_receiver1/divider(1) AND 
	NOT uart_receiver1/divider(6)));

FDCPE_uart_receiver1/divider4: FDCPE port map (uart_receiver1/divider(4),uart_receiver1/divider_D(4),CLK,NOT BUSY,'0','1');
uart_receiver1/divider_D(4) <= ((NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	NOT uart_receiver1/divider(0) AND uart_receiver1/divider(4))
	OR (NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	NOT uart_receiver1/divider(2) AND uart_receiver1/divider(4))
	OR (NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	NOT uart_receiver1/divider(3) AND uart_receiver1/divider(4))
	OR (NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	uart_receiver1/divider(4) AND NOT uart_receiver1/divider(1))
	OR (NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	uart_receiver1/divider(0) AND uart_receiver1/divider(2) AND 
	uart_receiver1/divider(3) AND NOT uart_receiver1/divider(4) AND 
	uart_receiver1/divider(1)));

FDCPE_uart_receiver1/divider5: FDCPE port map (uart_receiver1/divider(5),uart_receiver1/divider_D(5),CLK,NOT BUSY,'0','1');
uart_receiver1/divider_D(5) <= (uart_receiver1/divider(5) AND N_PZ_260)
	XOR ((N_PZ_260 AND uart_receiver1/divider(0) AND 
	uart_receiver1/divider(2) AND uart_receiver1/divider(3) AND 
	uart_receiver1/divider(4) AND uart_receiver1/divider(1))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND uart_receiver1/divider(5) AND NOT N_PZ_260 AND 
	NOT uart_receiver1/divider(8) AND NOT uart_receiver1/divider(7) AND 
	NOT uart_receiver1/divider(2) AND NOT uart_receiver1/divider(4) AND 
	NOT uart_receiver1/divider(6))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND uart_receiver1/divider(5) AND NOT N_PZ_260 AND 
	NOT uart_receiver1/divider(8) AND NOT uart_receiver1/divider(7) AND 
	NOT uart_receiver1/divider(3) AND NOT uart_receiver1/divider(4) AND 
	NOT uart_receiver1/divider(6))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT uart_receiver1/divider(5) AND 
	NOT uart_receiver1/divider(8) AND NOT uart_receiver1/divider(7) AND 
	uart_receiver1/divider(0) AND uart_receiver1/divider(2) AND 
	uart_receiver1/divider(3) AND uart_receiver1/divider(4) AND 
	uart_receiver1/divider(1) AND NOT uart_receiver1/divider(6)));

FDCPE_uart_receiver1/divider6: FDCPE port map (uart_receiver1/divider(6),uart_receiver1/divider_D(6),CLK,NOT BUSY,'0','1');
uart_receiver1/divider_D(6) <= ((N_PZ_260 AND NOT N_PZ_235 AND uart_receiver1/divider(6))
	OR (uart_receiver1/divider(5) AND N_PZ_260 AND NOT N_PZ_235 AND 
	uart_receiver1/divider(0) AND uart_receiver1/divider(2) AND 
	uart_receiver1/divider(3) AND uart_receiver1/divider(4) AND 
	uart_receiver1/divider(1)));

FDCPE_uart_receiver1/divider7: FDCPE port map (uart_receiver1/divider(7),uart_receiver1/divider_D(7),CLK,NOT BUSY,'0','1');
uart_receiver1/divider_D(7) <= ((N_PZ_260 AND uart_receiver1/divider(7) AND NOT N_PZ_235)
	OR (N_PZ_260 AND NOT uart_receiver1/divider(7) AND N_PZ_235));

FTCPE_uart_receiver1/divider8: FTCPE port map (uart_receiver1/divider(8),uart_receiver1/divider_T(8),CLK,NOT BUSY,'0','1');
uart_receiver1/divider_T(8) <= ((NOT N_PZ_260 AND uart_receiver1/divider(8))
	OR (N_PZ_260 AND uart_receiver1/divider(7) AND N_PZ_235));

FDCPE_uart_receiver1/divider9: FDCPE port map (uart_receiver1/divider(9),uart_receiver1/divider_D(9),CLK,NOT BUSY,'0','1');
uart_receiver1/divider_D(9) <= ((N_PZ_260 AND uart_receiver1/divider(9) AND 
	NOT uart_receiver1/divider(7))
	OR (N_PZ_260 AND uart_receiver1/divider(9) AND NOT N_PZ_235)
	OR (N_PZ_260 AND NOT uart_receiver1/divider(9) AND 
	uart_receiver1/divider(8) AND uart_receiver1/divider(7) AND N_PZ_235)
	OR (NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND N_PZ_227 AND 
	uart_receiver1/divider(9) AND NOT uart_receiver1/divider(8))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT N_PZ_260 AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(2) AND 
	NOT uart_receiver1/divider(4) AND NOT uart_receiver1/divider(6))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT N_PZ_260 AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(3) AND 
	NOT uart_receiver1/divider(4) AND NOT uart_receiver1/divider(6)));

FDCPE_uart_receiver1/divider10: FDCPE port map (uart_receiver1/divider(10),uart_receiver1/divider_D(10),CLK,NOT BUSY,'0','1');
uart_receiver1/divider_D(10) <= ((uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(11) AND NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND 
	NOT uart_receiver1/divider(9))
	OR (uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(11) AND NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND 
	NOT uart_receiver1/divider(8))
	OR (uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(11) AND NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND 
	NOT uart_receiver1/divider(7))
	OR (uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(11) AND NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND NOT N_PZ_235)
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(11) AND NOT uart_receiver1/divider(12) AND 
	NOT uart_receiver1/divider(13) AND NOT uart_receiver1/divider(14) AND 
	NOT uart_receiver1/divider(15) AND NOT uart_receiver1/divider(16) AND 
	NOT uart_receiver1/divider(17) AND NOT uart_receiver1/divider(18) AND 
	NOT uart_receiver1/divider(19) AND NOT uart_receiver1/divider(20) AND 
	NOT uart_receiver1/divider(21) AND NOT uart_receiver1/divider(22) AND 
	NOT uart_receiver1/divider(23) AND NOT uart_receiver1/divider(24) AND 
	uart_receiver1/divider(9) AND uart_receiver1/divider(8) AND 
	uart_receiver1/divider(7) AND N_PZ_235));

FDCPE_uart_receiver1/divider11: FDCPE port map (uart_receiver1/divider(11),uart_receiver1/divider_D(11),CLK,NOT BUSY,'0','1');
uart_receiver1/divider_D(11) <= ((uart_receiver1/divider(10) AND N_PZ_260 AND 
	uart_receiver1/divider(9) AND uart_receiver1/divider(8) AND 
	uart_receiver1/divider(7) AND N_PZ_235)
	OR (uart_receiver1/divider(11) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND N_PZ_227)
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT N_PZ_260 AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(2) AND 
	NOT uart_receiver1/divider(4) AND NOT uart_receiver1/divider(6))
	OR (NOT uart_receiver1/divider(10) AND 
	NOT uart_receiver1/divider(12) AND NOT uart_receiver1/divider(13) AND 
	NOT uart_receiver1/divider(14) AND NOT uart_receiver1/divider(15) AND 
	NOT uart_receiver1/divider(16) AND NOT uart_receiver1/divider(17) AND 
	NOT uart_receiver1/divider(18) AND NOT uart_receiver1/divider(19) AND 
	NOT uart_receiver1/divider(20) AND NOT uart_receiver1/divider(21) AND 
	NOT uart_receiver1/divider(22) AND NOT uart_receiver1/divider(23) AND 
	NOT uart_receiver1/divider(24) AND NOT N_PZ_260 AND NOT uart_receiver1/divider(8) AND 
	NOT uart_receiver1/divider(7) AND NOT uart_receiver1/divider(3) AND 
	NOT uart_receiver1/divider(4) AND NOT uart_receiver1/divider(6)));

FDCPE_uart_receiver1/divider12: FDCPE port map (uart_receiver1/divider(12),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/divider13: FDCPE port map (uart_receiver1/divider(13),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/divider14: FDCPE port map (uart_receiver1/divider(14),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/divider15: FDCPE port map (uart_receiver1/divider(15),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/divider16: FDCPE port map (uart_receiver1/divider(16),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/divider17: FDCPE port map (uart_receiver1/divider(17),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/divider18: FDCPE port map (uart_receiver1/divider(18),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/divider19: FDCPE port map (uart_receiver1/divider(19),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/divider20: FDCPE port map (uart_receiver1/divider(20),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/divider21: FDCPE port map (uart_receiver1/divider(21),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/divider22: FDCPE port map (uart_receiver1/divider(22),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/divider23: FDCPE port map (uart_receiver1/divider(23),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/divider24: FDCPE port map (uart_receiver1/divider(24),'0',CLK,NOT BUSY,'0','1');

FDCPE_uart_receiver1/idata1: FDCPE port map (uart_receiver1/idata(1),RXD,uart_receiver1/clk,'0','0',uart_receiver1/idata_CE(1));
uart_receiver1/idata_CE(1) <= (NOT uart_receiver1/count(3) AND uart_receiver1/count(0) AND 
	BUSY AND N_PZ_277);

FDCPE_uart_receiver1/idata2: FDCPE port map (uart_receiver1/idata(2),RXD,uart_receiver1/clk,'0','0',uart_receiver1/idata_CE(2));
uart_receiver1/idata_CE(2) <= (NOT uart_receiver1/count(3) AND NOT uart_receiver1/count(0) AND 
	BUSY AND uart_receiver1/count(1) AND NOT uart_receiver1/count(2));

FDCPE_uart_receiver1/idata3: FDCPE port map (uart_receiver1/idata(3),RXD,uart_receiver1/clk,'0','0',uart_receiver1/idata_CE(3));
uart_receiver1/idata_CE(3) <= (NOT uart_receiver1/count(3) AND uart_receiver1/count(0) AND 
	BUSY AND uart_receiver1/count(1) AND NOT uart_receiver1/count(2));

FDCPE_uart_receiver1/idata4: FDCPE port map (uart_receiver1/idata(4),RXD,uart_receiver1/clk,'0','0',uart_receiver1/idata_CE(4));
uart_receiver1/idata_CE(4) <= (NOT uart_receiver1/count(3) AND NOT uart_receiver1/count(0) AND 
	BUSY AND NOT uart_receiver1/count(1) AND uart_receiver1/count(2));

FDCPE_uart_receiver1/idata5: FDCPE port map (uart_receiver1/idata(5),RXD,uart_receiver1/clk,'0','0',uart_receiver1/idata_CE(5));
uart_receiver1/idata_CE(5) <= (NOT uart_receiver1/count(3) AND uart_receiver1/count(0) AND 
	BUSY AND NOT uart_receiver1/count(1) AND uart_receiver1/count(2));

FDCPE_uart_receiver1/idata6: FDCPE port map (uart_receiver1/idata(6),RXD,uart_receiver1/clk,'0','0',uart_receiver1/idata_CE(6));
uart_receiver1/idata_CE(6) <= (NOT uart_receiver1/count(3) AND NOT uart_receiver1/count(0) AND 
	BUSY AND uart_receiver1/count(1) AND uart_receiver1/count(2));

FDCPE_uart_receiver1/idata7: FDCPE port map (uart_receiver1/idata(7),RXD,uart_receiver1/clk,'0','0',uart_receiver1/idata_CE(7));
uart_receiver1/idata_CE(7) <= (NOT uart_receiver1/count(3) AND uart_receiver1/count(0) AND 
	BUSY AND uart_receiver1/count(1) AND uart_receiver1/count(2));

FDCPE_uart_receiver1/idata8: FDCPE port map (uart_receiver1/idata(8),RXD,uart_receiver1/clk,'0','0',uart_receiver1/idata_CE(8));
uart_receiver1/idata_CE(8) <= (uart_receiver1/count(3) AND NOT uart_receiver1/count(0) AND 
	BUSY AND N_PZ_277);


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C256-7-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCCIO-1.8                     
  2 OUT_D<3>                         74 KPR                           
  3 OUT_D<2>                         75 KPR                           
  4 OUT_D<0>                         76 KPR                           
  5 OUT_D<1>                         77 KPR                           
  6 OUT_D<5>                         78 KPR                           
  7 OUT_D<6>                         79 KPR                           
  8 VCCAUX                           80 KPR                           
  9 OUT_D<4>                         81 KPR                           
 10 KPR                              82 KPR                           
 11 BUSY                             83 KPR                           
 12 EN_SEGMENT                       84 VCC                           
 13 KPR                              85 KPR                           
 14 KPR                              86 KPR                           
 15 KPR                              87 KPR                           
 16 KPR                              88 KPR                           
 17 KPR                              89 GND                           
 18 KPR                              90 GND                           
 19 KPR                              91 KPR                           
 20 KPR                              92 KPR                           
 21 KPR                              93 VCCIO-1.8                     
 22 KPR                              94 KPR                           
 23 KPR                              95 KPR                           
 24 KPR                              96 KPR                           
 25 KPR                              97 KPR                           
 26 KPR                              98 KPR                           
 27 VCCIO-1.8                        99 GND                           
 28 KPR                             100 KPR                           
 29 GND                             101 KPR                           
 30 RXD                             102 KPR                           
 31 KPR                             103 KPR                           
 32 CLK                             104 KPR                           
 33 KPR                             105 KPR                           
 34 KPR                             106 KPR                           
 35 KPR                             107 KPR                           
 36 GND                             108 GND                           
 37 VCC                             109 VCCIO-1.8                     
 38 KPR                             110 KPR                           
 39 KPR                             111 KPR                           
 40 KPR                             112 KPR                           
 41 KPR                             113 KPR                           
 42 KPR                             114 KPR                           
 43 KPR                             115 KPR                           
 44 KPR                             116 KPR                           
 45 KPR                             117 KPR                           
 46 KPR                             118 KPR                           
 47 GND                             119 KPR                           
 48 KPR                             120 KPR                           
 49 KPR                             121 KPR                           
 50 KPR                             122 TDO                           
 51 KPR                             123 GND                           
 52 KPR                             124 KPR                           
 53 KPR                             125 KPR                           
 54 KPR                             126 KPR                           
 55 VCCIO-1.8                       127 VCCIO-1.8                     
 56 KPR                             128 KPR                           
 57 KPR                             129 KPR                           
 58 KPR                             130 KPR                           
 59 KPR                             131 KPR                           
 60 KPR                             132 KPR                           
 61 KPR                             133 KPR                           
 62 GND                             134 KPR                           
 63 TDI                             135 KPR                           
 64 KPR                             136 KPR                           
 65 TMS                             137 KPR                           
 66 KPR                             138 KPR                           
 67 TCK                             139 KPR                           
 68 KPR                             140 KPR                           
 69 KPR                             141 VCCIO-1.8                     
 70 KPR                             142 KPR                           
 71 KPR                             143 KPR                           
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c256-7-TQ144
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
