<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="edd.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="accumulator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_struct_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dff_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_addr_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_addr_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexer_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_mux_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_mux_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_mux_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_mux_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1661365626" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1661365626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661407775" xil_pn:in_ck="8676400213143106188" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1661407775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/accumulator.v"/>
      <outfile xil_pn:name="../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/adder_struct.v"/>
      <outfile xil_pn:name="../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/dff.v"/>
      <outfile xil_pn:name="../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/full_addr.v"/>
      <outfile xil_pn:name="../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/half_addr.v"/>
      <outfile xil_pn:name="../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/test.v"/>
      <outfile xil_pn:name="multiplexer.v"/>
      <outfile xil_pn:name="test_mux.v"/>
    </transform>
    <transform xil_pn:end_ts="1661407809" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4846834790194202313" xil_pn:start_ts="1661407809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661407809" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1119169853662409259" xil_pn:start_ts="1661407809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661407809" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2034782456705726365" xil_pn:start_ts="1661407809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661407809" xil_pn:in_ck="8676400213143106188" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1661407809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/accumulator.v"/>
      <outfile xil_pn:name="../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/adder_struct.v"/>
      <outfile xil_pn:name="../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/dff.v"/>
      <outfile xil_pn:name="../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/full_addr.v"/>
      <outfile xil_pn:name="../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/half_addr.v"/>
      <outfile xil_pn:name="../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/test.v"/>
      <outfile xil_pn:name="multiplexer.v"/>
      <outfile xil_pn:name="test_mux.v"/>
    </transform>
    <transform xil_pn:end_ts="1661407810" xil_pn:in_ck="8676400213143106188" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3886462792435381443" xil_pn:start_ts="1661407809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_beh.prj"/>
      <outfile xil_pn:name="test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1661407810" xil_pn:in_ck="4140465173363612911" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3146704178770760256" xil_pn:start_ts="1661407810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
