<profile>

<section name = "Vivado HLS Report for 'dut'" level="0">
<item name = "Date">Fri Dec  9 19:43:17 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">mlp_base.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.79, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">7203424, 7267252, 7203425, 7267253, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dut_mlp_xcel_fu_121">dut_mlp_xcel, 7200348, 7264176, 7200348, 7264176, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3072, 3072, 1, -, -, 3072, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 31</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">204, 21, 2747, 4899</column>
<column name="Memory">8, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 28</column>
<column name="Register">-, -, 51, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">75, 9, 2, 9</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dut_fcmp_32ns_32ns_1_1_U28">dut_fcmp_32ns_32ns_1_1, 0, 0, 66, 239</column>
<column name="grp_dut_mlp_xcel_fu_121">dut_mlp_xcel, 204, 21, 2681, 4660</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_U">dut_input, 8, 0, 0, 3072, 32, 1, 98304</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_3_fu_151_p2">+, 0, 0, 12, 12, 1</column>
<column name="ap_sig_59">and, 0, 0, 1, 1, 1</column>
<column name="tmp_30_fu_202_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_fu_145_p2">icmp, 0, 0, 5, 12, 12</column>
<column name="notlhs_fu_184_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs_fu_190_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="tmp_28_fu_196_p2">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 6, 1, 6</column>
<column name="i_reg_110">12, 2, 12, 24</column>
<column name="input_address0">12, 3, 12, 36</column>
<column name="input_ce0">1, 3, 1, 3</column>
<column name="strm_in_V_V_blk_n">1, 2, 1, 2</column>
<column name="strm_out_V_V_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_reg_grp_dut_mlp_xcel_fu_121_ap_start">1, 0, 1, 0</column>
<column name="i_reg_110">12, 0, 12, 0</column>
<column name="mlp_result_reg_220">32, 0, 32, 0</column>
<column name="tmp_30_reg_226">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="strm_in_V_V_dout">in, 32, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_empty_n">in, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_read">out, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_out_V_V_din">out, 32, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_full_n">in, 1, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_write">out, 1, ap_fifo, strm_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
