{
  "module_name": "videocc-sm8350.c",
  "hash_id": "bdf6f573c2d74947f550f14b53509f2f4a24f8b52c2384d23b27c5cc210064e8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/videocc-sm8350.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/pm_clock.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,sm8350-videocc.h>\n#include <dt-bindings/reset/qcom,sm8350-videocc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"common.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tDT_BI_TCXO,\n\tDT_BI_TCXO_AO,\n\tDT_SLEEP_CLK,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_BI_TCXO_AO,\n\tP_SLEEP_CLK,\n\tP_VIDEO_PLL0_OUT_MAIN,\n\tP_VIDEO_PLL1_OUT_MAIN,\n};\n\nstatic const struct pll_vco lucid_5lpe_vco[] = {\n\t{ 249600000, 1750000000, 0 },\n};\n\nstatic const struct pll_vco lucid_5lpe_vco_8280xp[] = {\n\t{ 249600000, 1800000000, 0 },\n};\n\nstatic const struct alpha_pll_config video_pll0_config = {\n\t.l = 0x25,\n\t.alpha = 0x8000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x2a9a699c,\n\t.test_ctl_val = 0x00000000,\n\t.test_ctl_hi_val = 0x00000000,\n\t.test_ctl_hi1_val = 0x01800000,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll video_pll0 = {\n\t.offset = 0x42c,\n\t.vco_table = lucid_5lpe_vco,\n\t.num_vco = ARRAY_SIZE(lucid_5lpe_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic const struct alpha_pll_config video_pll1_config = {\n\t.l = 0x2b,\n\t.alpha = 0xc000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x2a9a699c,\n\t.test_ctl_val = 0x00000000,\n\t.test_ctl_hi_val = 0x00000000,\n\t.test_ctl_hi1_val = 0x01800000,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll video_pll1 = {\n\t.offset = 0x7d0,\n\t.vco_table = lucid_5lpe_vco,\n\t.num_vco = ARRAY_SIZE(lucid_5lpe_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_pll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map video_cc_parent_map_0[] = {\n\t{ P_BI_TCXO_AO, 0 },\n};\n\nstatic const struct clk_parent_data video_cc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO_AO },\n};\n\nstatic const struct parent_map video_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_VIDEO_PLL0_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data video_cc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &video_pll0.clkr.hw },\n};\n\nstatic const struct parent_map video_cc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_VIDEO_PLL1_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data video_cc_parent_data_2[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &video_pll1.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_video_cc_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_cc_ahb_clk_src = {\n\t.cmd_rcgr = 0xbd4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = video_cc_parent_map_0,\n\t.freq_tbl = ftbl_video_cc_ahb_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_ahb_clk_src\",\n\t\t.parent_data = video_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(video_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_video_cc_mvs0_clk_src[] = {\n\tF(720000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(1014000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(1098000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(1332000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_video_cc_mvs0_clk_src_8280xp[] = {\n\tF(720000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(1014000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(1098000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(1332000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(1599000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(1680000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_cc_mvs0_clk_src = {\n\t.cmd_rcgr = 0xb94,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = video_cc_parent_map_1,\n\t.freq_tbl = ftbl_video_cc_mvs0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_mvs0_clk_src\",\n\t\t.parent_data = video_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(video_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_video_cc_mvs1_clk_src[] = {\n\tF(840000000, P_VIDEO_PLL1_OUT_MAIN, 1, 0, 0),\n\tF(1098000000, P_VIDEO_PLL1_OUT_MAIN, 1, 0, 0),\n\tF(1332000000, P_VIDEO_PLL1_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_video_cc_mvs1_clk_src_8280xp[] = {\n\tF(840000000, P_VIDEO_PLL1_OUT_MAIN, 1, 0, 0),\n\tF(1098000000, P_VIDEO_PLL1_OUT_MAIN, 1, 0, 0),\n\tF(1332000000, P_VIDEO_PLL1_OUT_MAIN, 1, 0, 0),\n\tF(1600000000, P_VIDEO_PLL1_OUT_MAIN, 1, 0, 0),\n\tF(1800000000, P_VIDEO_PLL1_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_cc_mvs1_clk_src = {\n\t.cmd_rcgr = 0xbb4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = video_cc_parent_map_2,\n\t.freq_tbl = ftbl_video_cc_mvs1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_mvs1_clk_src\",\n\t\t.parent_data = video_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(video_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_video_cc_sleep_clk_src[] = {\n\tF(32000, P_SLEEP_CLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_cc_sleep_clk_src = {\n\t.cmd_rcgr = 0xef0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_video_cc_sleep_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_sleep_clk_src\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.index = DT_SLEEP_CLK,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 video_cc_xo_clk_src = {\n\t.cmd_rcgr = 0xecc,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = video_cc_parent_map_0,\n\t.freq_tbl = ftbl_video_cc_ahb_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_xo_clk_src\",\n\t\t.parent_data = video_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(video_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div video_cc_mvs0_div_clk_src = {\n\t.reg = 0xd54,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_mvs0_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&video_cc_mvs0_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div video_cc_mvs0c_div2_div_clk_src = {\n\t.reg = 0xc54,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_mvs0c_div2_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&video_cc_mvs0_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div video_cc_mvs1_div_clk_src = {\n\t.reg = 0xdd4,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_mvs1_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&video_cc_mvs1_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div video_cc_mvs1c_div2_div_clk_src = {\n\t.reg = 0xcf4,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_mvs1c_div2_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&video_cc_mvs1_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs0_clk = {\n\t.halt_reg = 0xd34,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xd34,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xd34,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_cc_mvs0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_mvs0_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs0c_clk = {\n\t.halt_reg = 0xc34,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc34,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_cc_mvs0c_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_mvs0c_div2_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs1_clk = {\n\t.halt_reg = 0xdb4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xdb4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xdb4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_cc_mvs1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_mvs1_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs1_div2_clk = {\n\t.halt_reg = 0xdf4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xdf4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xdf4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_cc_mvs1_div2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_mvs1c_div2_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs1c_clk = {\n\t.halt_reg = 0xcd4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xcd4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_cc_mvs1c_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_mvs1c_div2_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_sleep_clk = {\n\t.halt_reg = 0xf10,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf10,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_cc_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_sleep_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc mvs0c_gdsc = {\n\t.gdscr = 0xbf8,\n\t.pd = {\n\t\t.name = \"mvs0c_gdsc\",\n\t},\n\t.flags = RETAIN_FF_ENABLE,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc mvs1c_gdsc = {\n\t.gdscr = 0xc98,\n\t.pd = {\n\t\t.name = \"mvs1c_gdsc\",\n\t},\n\t.flags = RETAIN_FF_ENABLE,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc mvs0_gdsc = {\n\t.gdscr = 0xd18,\n\t.pd = {\n\t\t.name = \"mvs0_gdsc\",\n\t},\n\t.flags = HW_CTRL | RETAIN_FF_ENABLE,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc mvs1_gdsc = {\n\t.gdscr = 0xd98,\n\t.pd = {\n\t\t.name = \"mvs1_gdsc\",\n\t},\n\t.flags = HW_CTRL | RETAIN_FF_ENABLE,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_regmap *video_cc_sm8350_clocks[] = {\n\t[VIDEO_CC_AHB_CLK_SRC] = &video_cc_ahb_clk_src.clkr,\n\t[VIDEO_CC_MVS0_CLK] = &video_cc_mvs0_clk.clkr,\n\t[VIDEO_CC_MVS0_CLK_SRC] = &video_cc_mvs0_clk_src.clkr,\n\t[VIDEO_CC_MVS0_DIV_CLK_SRC] = &video_cc_mvs0_div_clk_src.clkr,\n\t[VIDEO_CC_MVS0C_CLK] = &video_cc_mvs0c_clk.clkr,\n\t[VIDEO_CC_MVS0C_DIV2_DIV_CLK_SRC] = &video_cc_mvs0c_div2_div_clk_src.clkr,\n\t[VIDEO_CC_MVS1_CLK] = &video_cc_mvs1_clk.clkr,\n\t[VIDEO_CC_MVS1_CLK_SRC] = &video_cc_mvs1_clk_src.clkr,\n\t[VIDEO_CC_MVS1_DIV2_CLK] = &video_cc_mvs1_div2_clk.clkr,\n\t[VIDEO_CC_MVS1_DIV_CLK_SRC] = &video_cc_mvs1_div_clk_src.clkr,\n\t[VIDEO_CC_MVS1C_CLK] = &video_cc_mvs1c_clk.clkr,\n\t[VIDEO_CC_MVS1C_DIV2_DIV_CLK_SRC] = &video_cc_mvs1c_div2_div_clk_src.clkr,\n\t[VIDEO_CC_SLEEP_CLK] = &video_cc_sleep_clk.clkr,\n\t[VIDEO_CC_SLEEP_CLK_SRC] = &video_cc_sleep_clk_src.clkr,\n\t[VIDEO_CC_XO_CLK_SRC] = &video_cc_xo_clk_src.clkr,\n\t[VIDEO_PLL0] = &video_pll0.clkr,\n\t[VIDEO_PLL1] = &video_pll1.clkr,\n};\n\nstatic const struct qcom_reset_map video_cc_sm8350_resets[] = {\n\t[VIDEO_CC_CVP_INTERFACE_BCR] = { 0xe54 },\n\t[VIDEO_CC_CVP_MVS0_BCR] = { 0xd14 },\n\t[VIDEO_CC_MVS0C_CLK_ARES] = { 0xc34, 2 },\n\t[VIDEO_CC_CVP_MVS0C_BCR] = { 0xbf4 },\n\t[VIDEO_CC_CVP_MVS1_BCR] = { 0xd94 },\n\t[VIDEO_CC_MVS1C_CLK_ARES] = { 0xcd4, 2 },\n\t[VIDEO_CC_CVP_MVS1C_BCR] = { 0xc94 },\n};\n\nstatic struct gdsc *video_cc_sm8350_gdscs[] = {\n\t[MVS0C_GDSC] = &mvs0c_gdsc,\n\t[MVS1C_GDSC] = &mvs1c_gdsc,\n\t[MVS0_GDSC] = &mvs0_gdsc,\n\t[MVS1_GDSC] = &mvs1_gdsc,\n};\n\nstatic const struct regmap_config video_cc_sm8350_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x10000,\n\t.fast_io = true,\n};\n\nstatic struct qcom_cc_desc video_cc_sm8350_desc = {\n\t.config = &video_cc_sm8350_regmap_config,\n\t.clks = video_cc_sm8350_clocks,\n\t.num_clks = ARRAY_SIZE(video_cc_sm8350_clocks),\n\t.resets = video_cc_sm8350_resets,\n\t.num_resets = ARRAY_SIZE(video_cc_sm8350_resets),\n\t.gdscs = video_cc_sm8350_gdscs,\n\t.num_gdscs = ARRAY_SIZE(video_cc_sm8350_gdscs),\n};\n\nstatic int video_cc_sm8350_probe(struct platform_device *pdev)\n{\n\tu32 video_cc_xo_clk_cbcr = 0xeec;\n\tstruct regmap *regmap;\n\tint ret;\n\n\tret = devm_pm_runtime_enable(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = pm_runtime_resume_and_get(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tif (of_device_is_compatible(pdev->dev.of_node, \"qcom,sc8280xp-videocc\")) {\n\t\tvideo_cc_sleep_clk_src.cmd_rcgr = 0xf38;\n\t\tvideo_cc_sleep_clk.halt_reg = 0xf58;\n\t\tvideo_cc_sleep_clk.clkr.enable_reg = 0xf58;\n\t\tvideo_cc_xo_clk_src.cmd_rcgr = 0xf14;\n\t\tvideo_cc_xo_clk_cbcr = 0xf34;\n\n\t\tvideo_pll0.vco_table = video_pll1.vco_table = lucid_5lpe_vco_8280xp;\n\t\t \n\t\tvideo_pll0.num_vco = video_pll1.num_vco = ARRAY_SIZE(lucid_5lpe_vco_8280xp);\n\n\t\tvideo_cc_mvs0_clk_src.freq_tbl = ftbl_video_cc_mvs0_clk_src_8280xp;\n\t\tvideo_cc_mvs1_clk_src.freq_tbl = ftbl_video_cc_mvs1_clk_src_8280xp;\n\t}\n\n\tregmap = qcom_cc_map(pdev, &video_cc_sm8350_desc);\n\tif (IS_ERR(regmap)) {\n\t\tpm_runtime_put(&pdev->dev);\n\t\treturn PTR_ERR(regmap);\n\t}\n\n\tclk_lucid_pll_configure(&video_pll0, regmap, &video_pll0_config);\n\tclk_lucid_pll_configure(&video_pll1, regmap, &video_pll1_config);\n\n\t \n\tregmap_update_bits(regmap, 0xe58, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, video_cc_xo_clk_cbcr, BIT(0), BIT(0));\n\n\tret = qcom_cc_really_probe(pdev, &video_cc_sm8350_desc, regmap);\n\tpm_runtime_put(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic const struct of_device_id video_cc_sm8350_match_table[] = {\n\t{ .compatible = \"qcom,sc8280xp-videocc\" },\n\t{ .compatible = \"qcom,sm8350-videocc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, video_cc_sm8350_match_table);\n\nstatic struct platform_driver video_cc_sm8350_driver = {\n\t.probe = video_cc_sm8350_probe,\n\t.driver = {\n\t\t.name = \"sm8350-videocc\",\n\t\t.of_match_table = video_cc_sm8350_match_table,\n\t},\n};\nmodule_platform_driver(video_cc_sm8350_driver);\n\nMODULE_DESCRIPTION(\"QTI SM8350 VIDEOCC Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}