
*** Running vivado
    with args -log MIPS_System.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MIPS_System.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MIPS_System.tcl -notrace
Command: link_design -top MIPS_System -part xc7a75tfgg484-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a75tfgg484-2L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 734.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1799 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/xdc/FPGA_Starter_Kit_III.xdc]
Finished Parsing XDC File [C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/xdc/FPGA_Starter_Kit_III.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 886.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1024 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 886.688 ; gain = 455.488
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.502 . Memory (MB): peak = 904.723 ; gain = 18.035

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23f534d98

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.250 ; gain = 556.527

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23f534d98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.517 . Memory (MB): peak = 1658.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23f534d98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.567 . Memory (MB): peak = 1658.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 247cf6e59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 1658.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 247cf6e59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1658.363 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 247cf6e59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1658.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e7fa310c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1658.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1658.363 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14f1ee45e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1658.363 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14f1ee45e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1658.363 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14f1ee45e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.363 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1658.363 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14f1ee45e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1658.363 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1658.363 ; gain = 771.676
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1658.363 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1658.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/MIPS_System_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MIPS_System_drc_opted.rpt -pb MIPS_System_drc_opted.pb -rpx MIPS_System_drc_opted.rpx
Command: report_drc -file MIPS_System_drc_opted.rpt -pb MIPS_System_drc_opted.pb -rpx MIPS_System_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/MIPS_System_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1658.363 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bce6aad4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1658.363 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1658.363 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13bb228c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1658.363 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15c700732

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15c700732

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.191 ; gain = 52.828
Phase 1 Placer Initialization | Checksum: 15c700732

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e301a538

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 10 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1711.191 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1348a258e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1711.191 ; gain = 52.828
Phase 2.2 Global Placement Core | Checksum: 12655377d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1711.191 ; gain = 52.828
Phase 2 Global Placement | Checksum: 12655377d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1477f4e8f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a6115488

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d33cab8f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1645ff4e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: dcb4d7cb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1edb91d89

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f1304918

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17f557846

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: b4272a32

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1711.191 ; gain = 52.828
Phase 3 Detail Placement | Checksum: b4272a32

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1711.191 ; gain = 52.828

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19d73575b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19d73575b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 1737.570 ; gain = 79.207
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.706. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f70cf2b2

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1737.570 ; gain = 79.207
Phase 4.1 Post Commit Optimization | Checksum: f70cf2b2

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1737.570 ; gain = 79.207

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f70cf2b2

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1737.570 ; gain = 79.207

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f70cf2b2

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1737.570 ; gain = 79.207

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1737.570 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: d05b916a

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1737.570 ; gain = 79.207
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d05b916a

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1737.570 ; gain = 79.207
Ending Placer Task | Checksum: d028a3eb

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1737.570 ; gain = 79.207
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 1737.570 ; gain = 79.207
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1737.570 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.564 . Memory (MB): peak = 1737.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/MIPS_System_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file MIPS_System_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1737.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MIPS_System_utilization_placed.rpt -pb MIPS_System_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MIPS_System_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1737.570 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1752.508 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.706 | TNS=-240.755 |
Phase 1 Physical Synthesis Initialization | Checksum: d244d474

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1756.590 ; gain = 4.082
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.706 | TNS=-240.755 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: d244d474

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1756.590 ; gain = 4.082

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.706 | TNS=-240.755 |
INFO: [Physopt 32-663] Processed net icpu/u_IF_ID_pipe_reg/Q[9].  Re-placed instance icpu/u_IF_ID_pipe_reg/o_inst_reg[25]
INFO: [Physopt 32-735] Processed net icpu/u_IF_ID_pipe_reg/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.706 | TNS=-241.192 |
INFO: [Physopt 32-663] Processed net icpu/u_IF_ID_pipe_reg/instD[27].  Re-placed instance icpu/u_IF_ID_pipe_reg/o_inst_reg[27]
INFO: [Physopt 32-735] Processed net icpu/u_IF_ID_pipe_reg/instD[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.706 | TNS=-241.553 |
INFO: [Physopt 32-663] Processed net icpu/u_IF_ID_pipe_reg/instD[9].  Re-placed instance icpu/u_IF_ID_pipe_reg/o_inst_reg[9]
INFO: [Physopt 32-735] Processed net icpu/u_IF_ID_pipe_reg/instD[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.642 | TNS=-242.000 |
INFO: [Physopt 32-662] Processed net icpu/u_IF_ID_pipe_reg/Q[9].  Did not re-place instance icpu/u_IF_ID_pipe_reg/o_inst_reg[25]
INFO: [Physopt 32-702] Processed net icpu/u_IF_ID_pipe_reg/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/rf/mem_reg[26]_25[21].  Did not re-place instance icpu/rf/mem_reg[26][21]
INFO: [Physopt 32-572] Net icpu/rf/mem_reg[26]_25[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net icpu/rf/mem_reg[26]_25[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_37_n_0.  Did not re-place instance icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_37
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_49_n_0.  Did not re-place instance icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_49
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/rf/RD2D[21].  Did not re-place instance icpu/rf/o_RD2[21]_i_2
INFO: [Physopt 32-571] Net icpu/rf/RD2D[21] was not replicated.
INFO: [Physopt 32-702] Processed net icpu/rf/RD2D[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/rf/o_RD2_reg[21]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net icpu/rf/o_RD2[21]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.567 | TNS=-224.080 |
INFO: [Physopt 32-662] Processed net icpu/rf/mem_reg[31]_30[21].  Did not re-place instance icpu/rf/mem_reg[31][21]
INFO: [Physopt 32-572] Net icpu/rf/mem_reg[31]_30[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net icpu/rf/mem_reg[31]_30[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/rf/RD1D[21].  Did not re-place instance icpu/rf/o_RD1[21]_i_2
INFO: [Physopt 32-571] Net icpu/rf/RD1D[21] was not replicated.
INFO: [Physopt 32-702] Processed net icpu/rf/RD1D[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/rf/o_RD1_reg[21]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net icpu/rf/o_RD1[21]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.564 | TNS=-223.366 |
INFO: [Physopt 32-662] Processed net icpu/rf/mem_reg[27]_26[21].  Did not re-place instance icpu/rf/mem_reg[27][21]
INFO: [Physopt 32-572] Net icpu/rf/mem_reg[27]_26[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net icpu/rf/mem_reg[27]_26[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net icpu/rf/o_RD1[21]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.554 | TNS=-220.950 |
INFO: [Physopt 32-663] Processed net icpu/rf/mem_reg[30]_29[9].  Re-placed instance icpu/rf/mem_reg[30][9]
INFO: [Physopt 32-735] Processed net icpu/rf/mem_reg[30]_29[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.548 | TNS=-219.538 |
INFO: [Physopt 32-735] Processed net icpu/rf/o_RD2[21]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.534 | TNS=-216.188 |
INFO: [Physopt 32-662] Processed net icpu/rf/mem_reg[19]_18[18].  Did not re-place instance icpu/rf/mem_reg[19][18]
INFO: [Physopt 32-81] Processed net icpu/rf/mem_reg[19]_18[18]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net icpu/rf/mem_reg[19]_18[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.531 | TNS=-215.488 |
INFO: [Physopt 32-663] Processed net icpu/rf/mem_reg[30]_29[21].  Re-placed instance icpu/rf/mem_reg[30][21]
INFO: [Physopt 32-735] Processed net icpu/rf/mem_reg[30]_29[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.530 | TNS=-215.214 |
INFO: [Physopt 32-663] Processed net icpu/rf/mem_reg[14]_13[9].  Re-placed instance icpu/rf/mem_reg[14][9]
INFO: [Physopt 32-735] Processed net icpu/rf/mem_reg[14]_13[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.524 | TNS=-213.815 |
INFO: [Physopt 32-735] Processed net icpu/rf/o_RD2[21]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.523 | TNS=-213.547 |
INFO: [Physopt 32-662] Processed net icpu/rf/mem_reg[14]_13[9].  Did not re-place instance icpu/rf/mem_reg[14][9]
INFO: [Physopt 32-81] Processed net icpu/rf/mem_reg[14]_13[9]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net icpu/rf/mem_reg[14]_13[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.522 | TNS=-213.314 |
INFO: [Physopt 32-663] Processed net icpu/rf/mem_reg[19]_18[18]_repN.  Re-placed instance icpu/rf/mem_reg[19][18]_replica
INFO: [Physopt 32-735] Processed net icpu/rf/mem_reg[19]_18[18]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.518 | TNS=-212.376 |
INFO: [Physopt 32-702] Processed net icpu/rf/o_RD1[21]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_IF_ID_pipe_reg/p_1_in[25].  Did not re-place instance icpu/u_IF_ID_pipe_reg/o_inst[25]_i_1__0
INFO: [Physopt 32-702] Processed net icpu/u_IF_ID_pipe_reg/p_1_in[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_100_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_100. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_IF_ID_pipe_reg/Q[9].  Did not re-place instance icpu/u_IF_ID_pipe_reg/o_inst_reg[25]
INFO: [Physopt 32-702] Processed net icpu/u_IF_ID_pipe_reg/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/rf/mem_reg[26]_25[21].  Did not re-place instance icpu/rf/mem_reg[26][21]
INFO: [Physopt 32-702] Processed net icpu/rf/mem_reg[26]_25[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_37_n_0.  Did not re-place instance icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_37
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_49_n_0.  Did not re-place instance icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_49
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/rf/RD1D[21].  Did not re-place instance icpu/rf/o_RD1[21]_i_2
INFO: [Physopt 32-702] Processed net icpu/rf/RD1D[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/rf/o_RD1_reg[21]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/rf/o_RD1[21]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_IF_ID_pipe_reg/p_1_in[25].  Did not re-place instance icpu/u_IF_ID_pipe_reg/o_inst[25]_i_1__0
INFO: [Physopt 32-702] Processed net icpu/u_IF_ID_pipe_reg/p_1_in[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_100_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_100. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.518 | TNS=-212.376 |
Phase 3 Critical Path Optimization | Checksum: d244d474

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1762.648 ; gain = 10.141

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.518 | TNS=-212.376 |
INFO: [Physopt 32-662] Processed net icpu/u_IF_ID_pipe_reg/Q[9].  Did not re-place instance icpu/u_IF_ID_pipe_reg/o_inst_reg[25]
INFO: [Physopt 32-702] Processed net icpu/u_IF_ID_pipe_reg/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/rf/mem_reg[26]_25[21].  Did not re-place instance icpu/rf/mem_reg[26][21]
INFO: [Physopt 32-81] Processed net icpu/rf/mem_reg[26]_25[21]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net icpu/rf/mem_reg[26]_25[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.514 | TNS=-211.424 |
INFO: [Physopt 32-662] Processed net icpu/rf/mem_reg[26]_25[21]_repN.  Did not re-place instance icpu/rf/mem_reg[26][21]_replica
INFO: [Physopt 32-572] Net icpu/rf/mem_reg[26]_25[21]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net icpu/rf/mem_reg[26]_25[21]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst_reg[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_37_n_0.  Did not re-place instance icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_37
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_49_n_0.  Did not re-place instance icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_49
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/rf/RD1D[21].  Did not re-place instance icpu/rf/o_RD1[21]_i_2
INFO: [Physopt 32-571] Net icpu/rf/RD1D[21] was not replicated.
INFO: [Physopt 32-702] Processed net icpu/rf/RD1D[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/rf/o_RD1_reg[21]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/rf/o_RD1[21]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_IF_ID_pipe_reg/p_1_in[25].  Did not re-place instance icpu/u_IF_ID_pipe_reg/o_inst[25]_i_1__0
INFO: [Physopt 32-702] Processed net icpu/u_IF_ID_pipe_reg/p_1_in[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_100_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_100. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_IF_ID_pipe_reg/Q[9].  Did not re-place instance icpu/u_IF_ID_pipe_reg/o_inst_reg[25]
INFO: [Physopt 32-702] Processed net icpu/u_IF_ID_pipe_reg/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/rf/mem_reg[26]_25[21]_repN.  Did not re-place instance icpu/rf/mem_reg[26][21]_replica
INFO: [Physopt 32-702] Processed net icpu/rf/mem_reg[26]_25[21]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_37_n_0.  Did not re-place instance icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_37
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_49_n_0.  Did not re-place instance icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_49
INFO: [Physopt 32-702] Processed net icpu/u_EXE_MEM_pipe_reg/o_inst[31]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/rf/RD1D[21].  Did not re-place instance icpu/rf/o_RD1[21]_i_2
INFO: [Physopt 32-702] Processed net icpu/rf/RD1D[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/rf/o_RD1_reg[21]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net icpu/rf/o_RD1[21]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net icpu/u_IF_ID_pipe_reg/p_1_in[25].  Did not re-place instance icpu/u_IF_ID_pipe_reg/o_inst[25]_i_1__0
INFO: [Physopt 32-702] Processed net icpu/u_IF_ID_pipe_reg/p_1_in[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_100_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_100. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.514 | TNS=-211.424 |
Phase 4 Critical Path Optimization | Checksum: d244d474

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1762.648 ; gain = 10.141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1762.648 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.514 | TNS=-211.424 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.192  |         29.331  |            4  |              0  |                    15  |           0  |           2  |  00:00:03  |
|  Total          |          0.192  |         29.331  |            4  |              0  |                    15  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1762.648 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: d244d474

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1762.648 ; gain = 10.141
INFO: [Common 17-83] Releasing license: Implementation
210 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1762.648 ; gain = 25.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1762.648 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.595 . Memory (MB): peak = 1769.352 ; gain = 6.703
INFO: [Common 17-1381] The checkpoint 'C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/MIPS_System_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e49da804 ConstDB: 0 ShapeSum: b128378d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 161040ef0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1872.812 ; gain = 93.402
Post Restoration Checksum: NetGraph: 8d9fa6a7 NumContArr: d3646849 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 161040ef0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1872.812 ; gain = 93.402

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 161040ef0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1877.125 ; gain = 97.715

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 161040ef0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1877.125 ; gain = 97.715
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18274ffec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1908.422 ; gain = 129.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.447 | TNS=-187.893| WHS=-0.252 | THS=-1666.938|

Phase 2 Router Initialization | Checksum: 1c22f7efa

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1933.531 ; gain = 154.121

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4902
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4902
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16d267c27

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1951.660 ; gain = 172.250
INFO: [Route 35-580] Design has 65 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                            icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__18/D|
|              sys_clk_pin |              sys_clk_pin |                                                             icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__8/D|
|              sys_clk_pin |              sys_clk_pin |                                                            icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__14/D|
|              sys_clk_pin |              sys_clk_pin |                                                            icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__10/D|
|              sys_clk_pin |              sys_clk_pin |                                                            icpu/u_next_pc_logic_pipe/pcF_reg[3]_rep__19/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1370
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.302 | TNS=-401.525| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1318a6742

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1951.660 ; gain = 172.250

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 810
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.194 | TNS=-367.525| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13b1d69c1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1951.660 ; gain = 172.250

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 691
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.026 | TNS=-320.559| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1378f2f0c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 1951.660 ; gain = 172.250

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 789
 Number of Nodes with overlaps = 249
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.036 | TNS=-323.234| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1405ed3ea

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 1951.660 ; gain = 172.250
Phase 4 Rip-up And Reroute | Checksum: 1405ed3ea

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 1951.660 ; gain = 172.250

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10eadc295

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1951.660 ; gain = 172.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.942 | TNS=-290.144| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 257404b59

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1951.660 ; gain = 172.250

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 257404b59

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1951.660 ; gain = 172.250
Phase 5 Delay and Skew Optimization | Checksum: 257404b59

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1951.660 ; gain = 172.250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2885477a3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1951.660 ; gain = 172.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.940 | TNS=-282.408| WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2885477a3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1951.660 ; gain = 172.250
Phase 6 Post Hold Fix | Checksum: 2885477a3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1951.660 ; gain = 172.250

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.97519 %
  Global Horizontal Routing Utilization  = 3.09541 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 28bef2cbd

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1951.660 ; gain = 172.250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 28bef2cbd

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1951.660 ; gain = 172.250

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2058e2fb7

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1951.660 ; gain = 172.250

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.940 | TNS=-282.408| WHS=0.062  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2058e2fb7

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1951.660 ; gain = 172.250
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1951.660 ; gain = 172.250

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
231 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 1951.660 ; gain = 182.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1951.660 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1951.660 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/MIPS_System_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MIPS_System_drc_routed.rpt -pb MIPS_System_drc_routed.pb -rpx MIPS_System_drc_routed.rpx
Command: report_drc -file MIPS_System_drc_routed.rpt -pb MIPS_System_drc_routed.pb -rpx MIPS_System_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/MIPS_System_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MIPS_System_methodology_drc_routed.rpt -pb MIPS_System_methodology_drc_routed.pb -rpx MIPS_System_methodology_drc_routed.rpx
Command: report_methodology -file MIPS_System_methodology_drc_routed.rpt -pb MIPS_System_methodology_drc_routed.pb -rpx MIPS_System_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/MIPS_System_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MIPS_System_power_routed.rpt -pb MIPS_System_power_summary_routed.pb -rpx MIPS_System_power_routed.rpx
Command: report_power -file MIPS_System_power_routed.rpt -pb MIPS_System_power_summary_routed.pb -rpx MIPS_System_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
243 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MIPS_System_route_status.rpt -pb MIPS_System_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MIPS_System_timing_summary_routed.rpt -pb MIPS_System_timing_summary_routed.pb -rpx MIPS_System_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file MIPS_System_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file MIPS_System_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MIPS_System_bus_skew_routed.rpt -pb MIPS_System_bus_skew_routed.pb -rpx MIPS_System_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force MIPS_System.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./MIPS_System.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
262 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2409.855 ; gain = 364.078
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 16:09:40 2024...
