Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Oct 19 22:43:36 2024
| Host         : DESKTOP-946HOG3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            6 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              39 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------+-------------------------------+------------------+----------------+
|       Clock Signal      |         Enable Signal        |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------+-------------------------------+------------------+----------------+
|  uut2/start_flag_reg/G0 |                              |                               |                1 |              1 |
|  clock_in_IBUF_BUFG     | uut2/txd_out0                |                               |                1 |              1 |
|  clock_in_IBUF_BUFG     |                              | reset_in_IBUF                 |                2 |              2 |
|  clock_in_IBUF_BUFG     | uut2/mem_addr0               |                               |                1 |              4 |
|  clock_in_IBUF_BUFG     | uut2/data_counter0           |                               |                2 |              4 |
|  clock_in_IBUF_BUFG     | uut2/mem_addr_out[3]_i_1_n_0 |                               |                1 |              4 |
|  clock_in_IBUF_BUFG     | uut2/bit_counter0            |                               |                2 |              4 |
|  clock_in_IBUF_BUFG     | uut2/index_counter0          |                               |                2 |              4 |
|  clock_in_IBUF_BUFG     |                              |                               |                5 |              6 |
|  clock_in_IBUF_BUFG     | uut2/tx_data0                |                               |                4 |              8 |
|  clock_in_IBUF_BUFG     | uut2/tx_shift_reg[9]_i_1_n_0 |                               |                4 |             10 |
|  clock_in_IBUF_BUFG     | uut2/start_flag_reg/Q        | uut2/baud_counter[31]_i_1_n_0 |                8 |             31 |
+-------------------------+------------------------------+-------------------------------+------------------+----------------+


