============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = F:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     Administrator
   Run Date =   Fri Feb  7 11:57:09 2020

   Run on =     PC-20190124GFMB
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "import_device ef2_4.db -package EF2M45LG48B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :      programn      |        P4         |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P13/P11/P12/P14  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 296/15 useful/useless nets, 219/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 213/51 useful/useless nets, 136/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 213/0 useful/useless nets, 136/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           81
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 309/0 useful/useless nets, 229/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 294/0 useful/useless nets, 214/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (120 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 9 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 74/163 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   65   out of   4480    1.45%
#reg                   70   out of   4480    1.56%
#le                   130
  #lut only            60   out of    130   46.15%
  #reg only            65   out of    130   50.00%
  #lut&reg              5   out of    130    3.85%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |130   |65    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 708/0 useful/useless nets, 494/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 489/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 798/0 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 785/0 useful/useless nets, 571/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 954/6 useful/useless nets, 740/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 848/0 useful/useless nets, 634/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/440 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.279518s wall, 1.263608s user + 0.140401s system = 1.404009s CPU (109.7%)

RUN-1004 : used memory is 137 MB, reserved memory is 109 MB, peak memory is 159 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 212 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 274 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2200, tnet num: 646, tinst num: 274, tnode num: 2921, tedge num: 3697.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075618s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (103.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96593.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 78262.5, overlap = 13.5
PHY-3002 : Step(2): len = 69235.4, overlap = 13.5
PHY-3002 : Step(3): len = 62486.2, overlap = 13.5
PHY-3002 : Step(4): len = 56419.6, overlap = 13.5
PHY-3002 : Step(5): len = 51119, overlap = 13.5
PHY-3002 : Step(6): len = 46397.9, overlap = 14
PHY-3002 : Step(7): len = 42536.6, overlap = 15
PHY-3002 : Step(8): len = 37089.4, overlap = 15.25
PHY-3002 : Step(9): len = 33360.2, overlap = 15.5
PHY-3002 : Step(10): len = 30680.7, overlap = 16
PHY-3002 : Step(11): len = 26944.8, overlap = 15.75
PHY-3002 : Step(12): len = 24016.7, overlap = 18.75
PHY-3002 : Step(13): len = 21936, overlap = 19
PHY-3002 : Step(14): len = 19892.8, overlap = 21.5
PHY-3002 : Step(15): len = 17478.1, overlap = 25
PHY-3002 : Step(16): len = 16815.8, overlap = 26.5
PHY-3002 : Step(17): len = 16121, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.26668e-05
PHY-3002 : Step(18): len = 16988.1, overlap = 21.75
PHY-3002 : Step(19): len = 17150.8, overlap = 21.75
PHY-3002 : Step(20): len = 16682.6, overlap = 21.75
PHY-3002 : Step(21): len = 16351.2, overlap = 21.5
PHY-3002 : Step(22): len = 16196.2, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.53336e-05
PHY-3002 : Step(23): len = 16545.7, overlap = 21.5
PHY-3002 : Step(24): len = 16598.6, overlap = 21.5
PHY-3002 : Step(25): len = 16620.6, overlap = 21.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.85136e-05
PHY-3002 : Step(26): len = 16632.8, overlap = 21.25
PHY-3002 : Step(27): len = 16764.6, overlap = 20.75
PHY-3002 : Step(28): len = 16908.4, overlap = 20
PHY-3002 : Step(29): len = 16793.5, overlap = 14.75
PHY-3002 : Step(30): len = 16911.2, overlap = 14.5
PHY-3002 : Step(31): len = 17070.4, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.77747e-06
PHY-3002 : Step(32): len = 17244.8, overlap = 14.25
PHY-3002 : Step(33): len = 17244.8, overlap = 14.25
PHY-3002 : Step(34): len = 17108.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.55495e-06
PHY-3002 : Step(35): len = 17101.4, overlap = 15
PHY-3002 : Step(36): len = 17116.3, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.10989e-06
PHY-3002 : Step(37): len = 16982.9, overlap = 15.75
PHY-3002 : Step(38): len = 16982.9, overlap = 15.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.09465e-06
PHY-3002 : Step(39): len = 17069, overlap = 30.75
PHY-3002 : Step(40): len = 17152.5, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61893e-05
PHY-3002 : Step(41): len = 17128.4, overlap = 30
PHY-3002 : Step(42): len = 17413.2, overlap = 29
PHY-3002 : Step(43): len = 17834.1, overlap = 27.75
PHY-3002 : Step(44): len = 17674, overlap = 27.75
PHY-3002 : Step(45): len = 17615, overlap = 27.25
PHY-3002 : Step(46): len = 17615, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23786e-05
PHY-3002 : Step(47): len = 17813.1, overlap = 27.5
PHY-3002 : Step(48): len = 17934.2, overlap = 27.75
PHY-3002 : Step(49): len = 18001.5, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.47572e-05
PHY-3002 : Step(50): len = 18282, overlap = 28
PHY-3002 : Step(51): len = 18427.7, overlap = 27.75
PHY-3002 : Step(52): len = 18501.2, overlap = 27.5
PHY-3002 : Step(53): len = 18616, overlap = 27.75
PHY-3002 : Step(54): len = 18781.5, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129514
PHY-3002 : Step(55): len = 19297.5, overlap = 24.75
PHY-3002 : Step(56): len = 19771.5, overlap = 22.75
PHY-3002 : Step(57): len = 20129.6, overlap = 21.75
PHY-3002 : Step(58): len = 20180.3, overlap = 22.5
PHY-3002 : Step(59): len = 20132.3, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000259029
PHY-3002 : Step(60): len = 20522.1, overlap = 20.5
PHY-3002 : Step(61): len = 20866.9, overlap = 20.5
PHY-3002 : Step(62): len = 21055.1, overlap = 20.75
PHY-3002 : Step(63): len = 21112.4, overlap = 20
PHY-3002 : Step(64): len = 21063.4, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000518058
PHY-3002 : Step(65): len = 21416, overlap = 18.5
PHY-3002 : Step(66): len = 21585.3, overlap = 18
PHY-3002 : Step(67): len = 21768.3, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055992s wall, 0.031200s user + 0.078001s system = 0.109201s CPU (195.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000627936
PHY-3002 : Step(68): len = 23413.7, overlap = 4.25
PHY-3002 : Step(69): len = 23166.6, overlap = 7
PHY-3002 : Step(70): len = 22524.7, overlap = 9.5
PHY-3002 : Step(71): len = 22214.4, overlap = 10.25
PHY-3002 : Step(72): len = 22134.5, overlap = 12
PHY-3002 : Step(73): len = 22141.2, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00125587
PHY-3002 : Step(74): len = 22391, overlap = 12.75
PHY-3002 : Step(75): len = 22519.1, overlap = 12.5
PHY-3002 : Step(76): len = 22551.4, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00251174
PHY-3002 : Step(77): len = 22647.2, overlap = 12.75
PHY-3002 : Step(78): len = 22707.1, overlap = 12.5
PHY-3002 : Step(79): len = 22742.6, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23037.9, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 3.
PHY-3001 : Final: Len = 23079.9, Over = 0
RUN-1003 : finish command "place" in  1.567430s wall, 2.418016s user + 0.733205s system = 3.151220s CPU (201.0%)

RUN-1004 : used memory is 145 MB, reserved memory is 116 MB, peak memory is 159 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 174 to 141
PHY-1001 : Pin misalignment score is improved from 141 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 212 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32080, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 32208, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32216, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 32216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015225s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.5%)

PHY-1001 : End global routing;  0.045176s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (138.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033843s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49160, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.044404s wall, 1.154407s user + 0.046800s system = 1.201208s CPU (115.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49048, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.011474s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (136.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49136, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49136
PHY-1001 : End DR Iter 2; 0.009752s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.457796s wall, 3.447622s user + 0.202801s system = 3.650423s CPU (105.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.617585s wall, 3.619223s user + 0.234002s system = 3.853225s CPU (106.5%)

RUN-1004 : used memory is 196 MB, reserved memory is 168 MB, peak memory is 246 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  308   out of   4480    6.88%
#reg                  299   out of   4480    6.67%
#le                   506
  #lut only           207   out of    506   40.91%
  #reg only           198   out of    506   39.13%
  #lut&reg            101   out of    506   19.96%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 276
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 648, pip num: 4985
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 490 valid insts, and 13474 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.818046s wall, 9.282060s user + 0.046800s system = 9.328860s CPU (331.0%)

RUN-1004 : used memory is 198 MB, reserved memory is 169 MB, peak memory is 253 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.272608s wall, 1.107607s user + 0.218401s system = 1.326008s CPU (104.2%)

RUN-1004 : used memory is 323 MB, reserved memory is 293 MB, peak memory is 327 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.930902s wall, 3.759624s user + 0.187201s system = 3.946825s CPU (10.7%)

RUN-1004 : used memory is 325 MB, reserved memory is 295 MB, peak memory is 328 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.647504s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (3.2%)

RUN-1004 : used memory is 255 MB, reserved memory is 226 MB, peak memory is 328 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.262303s wall, 5.694037s user + 0.639604s system = 6.333641s CPU (13.1%)

RUN-1004 : used memory is 221 MB, reserved memory is 191 MB, peak memory is 328 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 296/15 useful/useless nets, 219/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 213/51 useful/useless nets, 136/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 213/0 useful/useless nets, 136/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           81
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 309/0 useful/useless nets, 229/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 294/0 useful/useless nets, 214/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (120 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 9 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 74/163 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   65   out of   4480    1.45%
#reg                   70   out of   4480    1.56%
#le                   130
  #lut only            60   out of    130   46.15%
  #reg only            65   out of    130   50.00%
  #lut&reg              5   out of    130    3.85%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |130   |65    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 708/0 useful/useless nets, 494/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 489/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 798/0 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 785/0 useful/useless nets, 571/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 954/6 useful/useless nets, 740/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 848/0 useful/useless nets, 634/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/440 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.348687s wall, 1.232408s user + 0.187201s system = 1.419609s CPU (105.3%)

RUN-1004 : used memory is 214 MB, reserved memory is 190 MB, peak memory is 328 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 212 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 274 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2200, tnet num: 646, tinst num: 274, tnode num: 2921, tedge num: 3697.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074506s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (125.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96593.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(80): len = 78262.5, overlap = 13.5
PHY-3002 : Step(81): len = 69235.4, overlap = 13.5
PHY-3002 : Step(82): len = 62486.2, overlap = 13.5
PHY-3002 : Step(83): len = 56419.6, overlap = 13.5
PHY-3002 : Step(84): len = 51119, overlap = 13.5
PHY-3002 : Step(85): len = 46397.9, overlap = 14
PHY-3002 : Step(86): len = 42536.6, overlap = 15
PHY-3002 : Step(87): len = 37089.4, overlap = 15.25
PHY-3002 : Step(88): len = 33360.2, overlap = 15.5
PHY-3002 : Step(89): len = 30680.7, overlap = 16
PHY-3002 : Step(90): len = 26944.8, overlap = 15.75
PHY-3002 : Step(91): len = 24016.7, overlap = 18.75
PHY-3002 : Step(92): len = 21936, overlap = 19
PHY-3002 : Step(93): len = 19892.8, overlap = 21.5
PHY-3002 : Step(94): len = 17478.1, overlap = 25
PHY-3002 : Step(95): len = 16815.8, overlap = 26.5
PHY-3002 : Step(96): len = 16121, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.26668e-05
PHY-3002 : Step(97): len = 16988.1, overlap = 21.75
PHY-3002 : Step(98): len = 17150.8, overlap = 21.75
PHY-3002 : Step(99): len = 16682.6, overlap = 21.75
PHY-3002 : Step(100): len = 16351.2, overlap = 21.5
PHY-3002 : Step(101): len = 16196.2, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.53336e-05
PHY-3002 : Step(102): len = 16545.7, overlap = 21.5
PHY-3002 : Step(103): len = 16598.6, overlap = 21.5
PHY-3002 : Step(104): len = 16620.6, overlap = 21.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.85136e-05
PHY-3002 : Step(105): len = 16632.8, overlap = 21.25
PHY-3002 : Step(106): len = 16764.6, overlap = 20.75
PHY-3002 : Step(107): len = 16908.4, overlap = 20
PHY-3002 : Step(108): len = 16793.5, overlap = 14.75
PHY-3002 : Step(109): len = 16911.2, overlap = 14.5
PHY-3002 : Step(110): len = 17070.4, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003951s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.77747e-06
PHY-3002 : Step(111): len = 17244.8, overlap = 14.25
PHY-3002 : Step(112): len = 17244.8, overlap = 14.25
PHY-3002 : Step(113): len = 17108.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.55495e-06
PHY-3002 : Step(114): len = 17101.4, overlap = 15
PHY-3002 : Step(115): len = 17116.3, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.10989e-06
PHY-3002 : Step(116): len = 16982.9, overlap = 15.75
PHY-3002 : Step(117): len = 16982.9, overlap = 15.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.09465e-06
PHY-3002 : Step(118): len = 17069, overlap = 30.75
PHY-3002 : Step(119): len = 17152.5, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61893e-05
PHY-3002 : Step(120): len = 17128.4, overlap = 30
PHY-3002 : Step(121): len = 17413.2, overlap = 29
PHY-3002 : Step(122): len = 17834.1, overlap = 27.75
PHY-3002 : Step(123): len = 17674, overlap = 27.75
PHY-3002 : Step(124): len = 17615, overlap = 27.25
PHY-3002 : Step(125): len = 17615, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23786e-05
PHY-3002 : Step(126): len = 17813.1, overlap = 27.5
PHY-3002 : Step(127): len = 17934.2, overlap = 27.75
PHY-3002 : Step(128): len = 18001.5, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.47572e-05
PHY-3002 : Step(129): len = 18282, overlap = 28
PHY-3002 : Step(130): len = 18427.7, overlap = 27.75
PHY-3002 : Step(131): len = 18501.2, overlap = 27.5
PHY-3002 : Step(132): len = 18616, overlap = 27.75
PHY-3002 : Step(133): len = 18781.5, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129514
PHY-3002 : Step(134): len = 19297.5, overlap = 24.75
PHY-3002 : Step(135): len = 19771.5, overlap = 22.75
PHY-3002 : Step(136): len = 20129.6, overlap = 21.75
PHY-3002 : Step(137): len = 20180.3, overlap = 22.5
PHY-3002 : Step(138): len = 20132.3, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000259029
PHY-3002 : Step(139): len = 20522.1, overlap = 20.5
PHY-3002 : Step(140): len = 20866.9, overlap = 20.5
PHY-3002 : Step(141): len = 21055.1, overlap = 20.75
PHY-3002 : Step(142): len = 21112.4, overlap = 20
PHY-3002 : Step(143): len = 21063.4, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000518058
PHY-3002 : Step(144): len = 21416, overlap = 18.5
PHY-3002 : Step(145): len = 21585.3, overlap = 18
PHY-3002 : Step(146): len = 21768.3, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051992s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (120.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000627936
PHY-3002 : Step(147): len = 23413.7, overlap = 4.25
PHY-3002 : Step(148): len = 23166.6, overlap = 7
PHY-3002 : Step(149): len = 22524.7, overlap = 9.5
PHY-3002 : Step(150): len = 22214.4, overlap = 10.25
PHY-3002 : Step(151): len = 22134.5, overlap = 12
PHY-3002 : Step(152): len = 22141.2, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00125587
PHY-3002 : Step(153): len = 22391, overlap = 12.75
PHY-3002 : Step(154): len = 22519.1, overlap = 12.5
PHY-3002 : Step(155): len = 22551.4, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00251174
PHY-3002 : Step(156): len = 22647.2, overlap = 12.75
PHY-3002 : Step(157): len = 22707.1, overlap = 12.5
PHY-3002 : Step(158): len = 22742.6, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004940s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (315.8%)

PHY-3001 : Legalized: Len = 23037.9, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 3.
PHY-3001 : Final: Len = 23079.9, Over = 0
RUN-1003 : finish command "place" in  1.581016s wall, 2.199614s user + 0.670804s system = 2.870418s CPU (181.6%)

RUN-1004 : used memory is 219 MB, reserved memory is 193 MB, peak memory is 328 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 174 to 141
PHY-1001 : Pin misalignment score is improved from 141 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 212 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32080, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 32208, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32216, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 32216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015560s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (200.5%)

PHY-1001 : End global routing;  0.043332s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (144.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.036745s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (84.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49160, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.100396s wall, 1.107607s user + 0.031200s system = 1.138807s CPU (103.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49048, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.011173s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (279.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49136, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49136
PHY-1001 : End DR Iter 2; 0.009722s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (320.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.695427s wall, 1.669211s user + 0.093601s system = 1.762811s CPU (104.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.856710s wall, 1.840812s user + 0.124801s system = 1.965613s CPU (105.9%)

RUN-1004 : used memory is 237 MB, reserved memory is 208 MB, peak memory is 328 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  308   out of   4480    6.88%
#reg                  299   out of   4480    6.67%
#le                   506
  #lut only           207   out of    506   40.91%
  #reg only           198   out of    506   39.13%
  #lut&reg            101   out of    506   19.96%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 276
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 648, pip num: 4985
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 490 valid insts, and 13474 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.777438s wall, 9.297660s user + 0.046800s system = 9.344460s CPU (336.4%)

RUN-1004 : used memory is 238 MB, reserved memory is 208 MB, peak memory is 328 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.152609s wall, 1.123207s user + 0.046800s system = 1.170008s CPU (101.5%)

RUN-1004 : used memory is 332 MB, reserved memory is 302 MB, peak memory is 335 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.760154s wall, 3.400822s user + 0.249602s system = 3.650423s CPU (9.9%)

RUN-1004 : used memory is 334 MB, reserved memory is 304 MB, peak memory is 337 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.628611s wall, 0.436803s user + 0.062400s system = 0.499203s CPU (5.8%)

RUN-1004 : used memory is 265 MB, reserved memory is 235 MB, peak memory is 337 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.841434s wall, 5.382034s user + 0.436803s system = 5.818837s CPU (12.2%)

RUN-1004 : used memory is 229 MB, reserved memory is 200 MB, peak memory is 337 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 296/15 useful/useless nets, 219/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 213/51 useful/useless nets, 136/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 213/0 useful/useless nets, 136/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           81
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 309/0 useful/useless nets, 229/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 294/0 useful/useless nets, 214/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (120 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 9 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 74/163 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   65   out of   4480    1.45%
#reg                   70   out of   4480    1.56%
#le                   130
  #lut only            60   out of    130   46.15%
  #reg only            65   out of    130   50.00%
  #lut&reg              5   out of    130    3.85%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |130   |65    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 708/0 useful/useless nets, 494/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 489/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 798/0 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 785/0 useful/useless nets, 571/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 954/6 useful/useless nets, 740/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 848/0 useful/useless nets, 634/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/440 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.286104s wall, 1.279208s user + 0.109201s system = 1.388409s CPU (108.0%)

RUN-1004 : used memory is 221 MB, reserved memory is 194 MB, peak memory is 337 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 212 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 274 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2200, tnet num: 646, tinst num: 274, tnode num: 2921, tedge num: 3697.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.071291s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (131.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96593.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(159): len = 78262.5, overlap = 13.5
PHY-3002 : Step(160): len = 69235.4, overlap = 13.5
PHY-3002 : Step(161): len = 62486.2, overlap = 13.5
PHY-3002 : Step(162): len = 56419.6, overlap = 13.5
PHY-3002 : Step(163): len = 51119, overlap = 13.5
PHY-3002 : Step(164): len = 46397.9, overlap = 14
PHY-3002 : Step(165): len = 42536.6, overlap = 15
PHY-3002 : Step(166): len = 37089.4, overlap = 15.25
PHY-3002 : Step(167): len = 33360.2, overlap = 15.5
PHY-3002 : Step(168): len = 30680.7, overlap = 16
PHY-3002 : Step(169): len = 26944.8, overlap = 15.75
PHY-3002 : Step(170): len = 24016.7, overlap = 18.75
PHY-3002 : Step(171): len = 21936, overlap = 19
PHY-3002 : Step(172): len = 19892.8, overlap = 21.5
PHY-3002 : Step(173): len = 17478.1, overlap = 25
PHY-3002 : Step(174): len = 16815.8, overlap = 26.5
PHY-3002 : Step(175): len = 16121, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.26668e-05
PHY-3002 : Step(176): len = 16988.1, overlap = 21.75
PHY-3002 : Step(177): len = 17150.8, overlap = 21.75
PHY-3002 : Step(178): len = 16682.6, overlap = 21.75
PHY-3002 : Step(179): len = 16351.2, overlap = 21.5
PHY-3002 : Step(180): len = 16196.2, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.53336e-05
PHY-3002 : Step(181): len = 16545.7, overlap = 21.5
PHY-3002 : Step(182): len = 16598.6, overlap = 21.5
PHY-3002 : Step(183): len = 16620.6, overlap = 21.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.85136e-05
PHY-3002 : Step(184): len = 16632.8, overlap = 21.25
PHY-3002 : Step(185): len = 16764.6, overlap = 20.75
PHY-3002 : Step(186): len = 16908.4, overlap = 20
PHY-3002 : Step(187): len = 16793.5, overlap = 14.75
PHY-3002 : Step(188): len = 16911.2, overlap = 14.5
PHY-3002 : Step(189): len = 17070.4, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003984s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (391.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.77747e-06
PHY-3002 : Step(190): len = 17244.8, overlap = 14.25
PHY-3002 : Step(191): len = 17244.8, overlap = 14.25
PHY-3002 : Step(192): len = 17108.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.55495e-06
PHY-3002 : Step(193): len = 17101.4, overlap = 15
PHY-3002 : Step(194): len = 17116.3, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.10989e-06
PHY-3002 : Step(195): len = 16982.9, overlap = 15.75
PHY-3002 : Step(196): len = 16982.9, overlap = 15.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.09465e-06
PHY-3002 : Step(197): len = 17069, overlap = 30.75
PHY-3002 : Step(198): len = 17152.5, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61893e-05
PHY-3002 : Step(199): len = 17128.4, overlap = 30
PHY-3002 : Step(200): len = 17413.2, overlap = 29
PHY-3002 : Step(201): len = 17834.1, overlap = 27.75
PHY-3002 : Step(202): len = 17674, overlap = 27.75
PHY-3002 : Step(203): len = 17615, overlap = 27.25
PHY-3002 : Step(204): len = 17615, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23786e-05
PHY-3002 : Step(205): len = 17813.1, overlap = 27.5
PHY-3002 : Step(206): len = 17934.2, overlap = 27.75
PHY-3002 : Step(207): len = 18001.5, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.47572e-05
PHY-3002 : Step(208): len = 18282, overlap = 28
PHY-3002 : Step(209): len = 18427.7, overlap = 27.75
PHY-3002 : Step(210): len = 18501.2, overlap = 27.5
PHY-3002 : Step(211): len = 18616, overlap = 27.75
PHY-3002 : Step(212): len = 18781.5, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129514
PHY-3002 : Step(213): len = 19297.5, overlap = 24.75
PHY-3002 : Step(214): len = 19771.5, overlap = 22.75
PHY-3002 : Step(215): len = 20129.6, overlap = 21.75
PHY-3002 : Step(216): len = 20180.3, overlap = 22.5
PHY-3002 : Step(217): len = 20132.3, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000259029
PHY-3002 : Step(218): len = 20522.1, overlap = 20.5
PHY-3002 : Step(219): len = 20866.9, overlap = 20.5
PHY-3002 : Step(220): len = 21055.1, overlap = 20.75
PHY-3002 : Step(221): len = 21112.4, overlap = 20
PHY-3002 : Step(222): len = 21063.4, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000518058
PHY-3002 : Step(223): len = 21416, overlap = 18.5
PHY-3002 : Step(224): len = 21585.3, overlap = 18
PHY-3002 : Step(225): len = 21768.3, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050502s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (123.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000627936
PHY-3002 : Step(226): len = 23413.7, overlap = 4.25
PHY-3002 : Step(227): len = 23166.6, overlap = 7
PHY-3002 : Step(228): len = 22524.7, overlap = 9.5
PHY-3002 : Step(229): len = 22214.4, overlap = 10.25
PHY-3002 : Step(230): len = 22134.5, overlap = 12
PHY-3002 : Step(231): len = 22141.2, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00125587
PHY-3002 : Step(232): len = 22391, overlap = 12.75
PHY-3002 : Step(233): len = 22519.1, overlap = 12.5
PHY-3002 : Step(234): len = 22551.4, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00251174
PHY-3002 : Step(235): len = 22647.2, overlap = 12.75
PHY-3002 : Step(236): len = 22707.1, overlap = 12.5
PHY-3002 : Step(237): len = 22742.6, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004906s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23037.9, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 3.
PHY-3001 : Final: Len = 23079.9, Over = 0
RUN-1003 : finish command "place" in  1.497426s wall, 2.433616s user + 0.670804s system = 3.104420s CPU (207.3%)

RUN-1004 : used memory is 223 MB, reserved memory is 196 MB, peak memory is 337 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 174 to 141
PHY-1001 : Pin misalignment score is improved from 141 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 212 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32080, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 32208, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32216, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 32216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015287s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.0%)

PHY-1001 : End global routing;  0.046167s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (67.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034773s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (134.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49160, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.047011s wall, 1.123207s user + 0.031200s system = 1.154407s CPU (110.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49048, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.011590s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (134.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49136, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49136
PHY-1001 : End DR Iter 2; 0.010046s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (155.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.631114s wall, 1.700411s user + 0.078001s system = 1.778411s CPU (109.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.793758s wall, 1.856412s user + 0.124801s system = 1.981213s CPU (110.5%)

RUN-1004 : used memory is 243 MB, reserved memory is 214 MB, peak memory is 337 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  308   out of   4480    6.88%
#reg                  299   out of   4480    6.67%
#le                   506
  #lut only           207   out of    506   40.91%
  #reg only           198   out of    506   39.13%
  #lut&reg            101   out of    506   19.96%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 276
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 648, pip num: 4985
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 490 valid insts, and 13474 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.844753s wall, 9.406860s user + 0.031200s system = 9.438061s CPU (331.8%)

RUN-1004 : used memory is 245 MB, reserved memory is 215 MB, peak memory is 337 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.139315s wall, 1.107607s user + 0.031200s system = 1.138807s CPU (100.0%)

RUN-1004 : used memory is 337 MB, reserved memory is 307 MB, peak memory is 340 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.470441s wall, 3.354021s user + 0.109201s system = 3.463222s CPU (9.5%)

RUN-1004 : used memory is 338 MB, reserved memory is 309 MB, peak memory is 342 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.618709s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (3.6%)

RUN-1004 : used memory is 270 MB, reserved memory is 240 MB, peak memory is 342 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.588075s wall, 5.241634s user + 0.234002s system = 5.475635s CPU (11.5%)

RUN-1004 : used memory is 236 MB, reserved memory is 207 MB, peak memory is 342 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 296/15 useful/useless nets, 219/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 213/51 useful/useless nets, 136/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 213/0 useful/useless nets, 136/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           81
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 309/0 useful/useless nets, 229/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 294/0 useful/useless nets, 214/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (120 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 9 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 74/163 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   65   out of   4480    1.45%
#reg                   70   out of   4480    1.56%
#le                   130
  #lut only            60   out of    130   46.15%
  #reg only            65   out of    130   50.00%
  #lut&reg              5   out of    130    3.85%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |130   |65    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 708/0 useful/useless nets, 494/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 489/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 798/0 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 785/0 useful/useless nets, 571/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 954/6 useful/useless nets, 740/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 848/0 useful/useless nets, 634/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/440 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.271024s wall, 1.294808s user + 0.109201s system = 1.404009s CPU (110.5%)

RUN-1004 : used memory is 241 MB, reserved memory is 214 MB, peak memory is 342 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 212 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 274 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2200, tnet num: 646, tinst num: 274, tnode num: 2921, tedge num: 3697.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070727s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (154.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96593.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(238): len = 78262.5, overlap = 13.5
PHY-3002 : Step(239): len = 69235.4, overlap = 13.5
PHY-3002 : Step(240): len = 62486.2, overlap = 13.5
PHY-3002 : Step(241): len = 56419.6, overlap = 13.5
PHY-3002 : Step(242): len = 51119, overlap = 13.5
PHY-3002 : Step(243): len = 46397.9, overlap = 14
PHY-3002 : Step(244): len = 42536.6, overlap = 15
PHY-3002 : Step(245): len = 37089.4, overlap = 15.25
PHY-3002 : Step(246): len = 33360.2, overlap = 15.5
PHY-3002 : Step(247): len = 30680.7, overlap = 16
PHY-3002 : Step(248): len = 26944.8, overlap = 15.75
PHY-3002 : Step(249): len = 24016.7, overlap = 18.75
PHY-3002 : Step(250): len = 21936, overlap = 19
PHY-3002 : Step(251): len = 19892.8, overlap = 21.5
PHY-3002 : Step(252): len = 17478.1, overlap = 25
PHY-3002 : Step(253): len = 16815.8, overlap = 26.5
PHY-3002 : Step(254): len = 16121, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.26668e-05
PHY-3002 : Step(255): len = 16988.1, overlap = 21.75
PHY-3002 : Step(256): len = 17150.8, overlap = 21.75
PHY-3002 : Step(257): len = 16682.6, overlap = 21.75
PHY-3002 : Step(258): len = 16351.2, overlap = 21.5
PHY-3002 : Step(259): len = 16196.2, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.53336e-05
PHY-3002 : Step(260): len = 16545.7, overlap = 21.5
PHY-3002 : Step(261): len = 16598.6, overlap = 21.5
PHY-3002 : Step(262): len = 16620.6, overlap = 21.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.85136e-05
PHY-3002 : Step(263): len = 16632.8, overlap = 21.25
PHY-3002 : Step(264): len = 16764.6, overlap = 20.75
PHY-3002 : Step(265): len = 16908.4, overlap = 20
PHY-3002 : Step(266): len = 16793.5, overlap = 14.75
PHY-3002 : Step(267): len = 16911.2, overlap = 14.5
PHY-3002 : Step(268): len = 17070.4, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004492s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.77747e-06
PHY-3002 : Step(269): len = 17244.8, overlap = 14.25
PHY-3002 : Step(270): len = 17244.8, overlap = 14.25
PHY-3002 : Step(271): len = 17108.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.55495e-06
PHY-3002 : Step(272): len = 17101.4, overlap = 15
PHY-3002 : Step(273): len = 17116.3, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.10989e-06
PHY-3002 : Step(274): len = 16982.9, overlap = 15.75
PHY-3002 : Step(275): len = 16982.9, overlap = 15.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.09465e-06
PHY-3002 : Step(276): len = 17069, overlap = 30.75
PHY-3002 : Step(277): len = 17152.5, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61893e-05
PHY-3002 : Step(278): len = 17128.4, overlap = 30
PHY-3002 : Step(279): len = 17413.2, overlap = 29
PHY-3002 : Step(280): len = 17834.1, overlap = 27.75
PHY-3002 : Step(281): len = 17674, overlap = 27.75
PHY-3002 : Step(282): len = 17615, overlap = 27.25
PHY-3002 : Step(283): len = 17615, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23786e-05
PHY-3002 : Step(284): len = 17813.1, overlap = 27.5
PHY-3002 : Step(285): len = 17934.2, overlap = 27.75
PHY-3002 : Step(286): len = 18001.5, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.47572e-05
PHY-3002 : Step(287): len = 18282, overlap = 28
PHY-3002 : Step(288): len = 18427.7, overlap = 27.75
PHY-3002 : Step(289): len = 18501.2, overlap = 27.5
PHY-3002 : Step(290): len = 18616, overlap = 27.75
PHY-3002 : Step(291): len = 18781.5, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129514
PHY-3002 : Step(292): len = 19297.5, overlap = 24.75
PHY-3002 : Step(293): len = 19771.5, overlap = 22.75
PHY-3002 : Step(294): len = 20129.6, overlap = 21.75
PHY-3002 : Step(295): len = 20180.3, overlap = 22.5
PHY-3002 : Step(296): len = 20132.3, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000259029
PHY-3002 : Step(297): len = 20522.1, overlap = 20.5
PHY-3002 : Step(298): len = 20866.9, overlap = 20.5
PHY-3002 : Step(299): len = 21055.1, overlap = 20.75
PHY-3002 : Step(300): len = 21112.4, overlap = 20
PHY-3002 : Step(301): len = 21063.4, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000518058
PHY-3002 : Step(302): len = 21416, overlap = 18.5
PHY-3002 : Step(303): len = 21585.3, overlap = 18
PHY-3002 : Step(304): len = 21768.3, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047490s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (98.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000627936
PHY-3002 : Step(305): len = 23413.7, overlap = 4.25
PHY-3002 : Step(306): len = 23166.6, overlap = 7
PHY-3002 : Step(307): len = 22524.7, overlap = 9.5
PHY-3002 : Step(308): len = 22214.4, overlap = 10.25
PHY-3002 : Step(309): len = 22134.5, overlap = 12
PHY-3002 : Step(310): len = 22141.2, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00125587
PHY-3002 : Step(311): len = 22391, overlap = 12.75
PHY-3002 : Step(312): len = 22519.1, overlap = 12.5
PHY-3002 : Step(313): len = 22551.4, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00251174
PHY-3002 : Step(314): len = 22647.2, overlap = 12.75
PHY-3002 : Step(315): len = 22707.1, overlap = 12.5
PHY-3002 : Step(316): len = 22742.6, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23037.9, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 3.
PHY-3001 : Final: Len = 23079.9, Over = 0
RUN-1003 : finish command "place" in  1.487916s wall, 2.340015s user + 0.780005s system = 3.120020s CPU (209.7%)

RUN-1004 : used memory is 243 MB, reserved memory is 215 MB, peak memory is 342 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 174 to 141
PHY-1001 : Pin misalignment score is improved from 141 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 212 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32080, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 32208, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32216, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 32216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015055s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (310.9%)

PHY-1001 : End global routing;  0.043286s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (180.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033185s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (94.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49160, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.113683s wall, 1.248008s user + 0.046800s system = 1.294808s CPU (116.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49048, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.010818s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (144.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49136, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49136
PHY-1001 : End DR Iter 2; 0.009859s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.689307s wall, 1.872012s user + 0.062400s system = 1.934412s CPU (114.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.849930s wall, 2.090413s user + 0.078001s system = 2.168414s CPU (117.2%)

RUN-1004 : used memory is 251 MB, reserved memory is 222 MB, peak memory is 342 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  308   out of   4480    6.88%
#reg                  299   out of   4480    6.67%
#le                   506
  #lut only           207   out of    506   40.91%
  #reg only           198   out of    506   39.13%
  #lut&reg            101   out of    506   19.96%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 276
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 648, pip num: 4985
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 490 valid insts, and 13474 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.810832s wall, 9.578461s user + 0.031200s system = 9.609662s CPU (341.9%)

RUN-1004 : used memory is 251 MB, reserved memory is 222 MB, peak memory is 342 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.137236s wall, 1.123207s user + 0.031200s system = 1.154407s CPU (101.5%)

RUN-1004 : used memory is 339 MB, reserved memory is 310 MB, peak memory is 343 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.879858s wall, 2.870418s user + 0.124801s system = 2.995219s CPU (8.3%)

RUN-1004 : used memory is 341 MB, reserved memory is 312 MB, peak memory is 345 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.575919s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (4.4%)

RUN-1004 : used memory is 271 MB, reserved memory is 242 MB, peak memory is 345 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.923496s wall, 4.820431s user + 0.202801s system = 5.023232s CPU (10.7%)

RUN-1004 : used memory is 237 MB, reserved memory is 209 MB, peak memory is 345 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 296/15 useful/useless nets, 219/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 213/51 useful/useless nets, 136/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 213/0 useful/useless nets, 136/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           81
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 309/0 useful/useless nets, 229/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 294/0 useful/useless nets, 214/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (120 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 9 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 74/163 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   65   out of   4480    1.45%
#reg                   70   out of   4480    1.56%
#le                   130
  #lut only            60   out of    130   46.15%
  #reg only            65   out of    130   50.00%
  #lut&reg              5   out of    130    3.85%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |130   |65    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 708/0 useful/useless nets, 494/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 489/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 798/0 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 785/0 useful/useless nets, 571/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 954/6 useful/useless nets, 740/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 848/0 useful/useless nets, 634/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/440 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.302505s wall, 1.294808s user + 0.093601s system = 1.388409s CPU (106.6%)

RUN-1004 : used memory is 245 MB, reserved memory is 219 MB, peak memory is 345 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 212 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 274 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2200, tnet num: 646, tinst num: 274, tnode num: 2921, tedge num: 3697.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073725s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (127.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96593.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(317): len = 78262.5, overlap = 13.5
PHY-3002 : Step(318): len = 69235.4, overlap = 13.5
PHY-3002 : Step(319): len = 62486.2, overlap = 13.5
PHY-3002 : Step(320): len = 56419.6, overlap = 13.5
PHY-3002 : Step(321): len = 51119, overlap = 13.5
PHY-3002 : Step(322): len = 46397.9, overlap = 14
PHY-3002 : Step(323): len = 42536.6, overlap = 15
PHY-3002 : Step(324): len = 37089.4, overlap = 15.25
PHY-3002 : Step(325): len = 33360.2, overlap = 15.5
PHY-3002 : Step(326): len = 30680.7, overlap = 16
PHY-3002 : Step(327): len = 26944.8, overlap = 15.75
PHY-3002 : Step(328): len = 24016.7, overlap = 18.75
PHY-3002 : Step(329): len = 21936, overlap = 19
PHY-3002 : Step(330): len = 19892.8, overlap = 21.5
PHY-3002 : Step(331): len = 17478.1, overlap = 25
PHY-3002 : Step(332): len = 16815.8, overlap = 26.5
PHY-3002 : Step(333): len = 16121, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.26668e-05
PHY-3002 : Step(334): len = 16988.1, overlap = 21.75
PHY-3002 : Step(335): len = 17150.8, overlap = 21.75
PHY-3002 : Step(336): len = 16682.6, overlap = 21.75
PHY-3002 : Step(337): len = 16351.2, overlap = 21.5
PHY-3002 : Step(338): len = 16196.2, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.53336e-05
PHY-3002 : Step(339): len = 16545.7, overlap = 21.5
PHY-3002 : Step(340): len = 16598.6, overlap = 21.5
PHY-3002 : Step(341): len = 16620.6, overlap = 21.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.85136e-05
PHY-3002 : Step(342): len = 16632.8, overlap = 21.25
PHY-3002 : Step(343): len = 16764.6, overlap = 20.75
PHY-3002 : Step(344): len = 16908.4, overlap = 20
PHY-3002 : Step(345): len = 16793.5, overlap = 14.75
PHY-3002 : Step(346): len = 16911.2, overlap = 14.5
PHY-3002 : Step(347): len = 17070.4, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004105s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (760.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.77747e-06
PHY-3002 : Step(348): len = 17244.8, overlap = 14.25
PHY-3002 : Step(349): len = 17244.8, overlap = 14.25
PHY-3002 : Step(350): len = 17108.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.55495e-06
PHY-3002 : Step(351): len = 17101.4, overlap = 15
PHY-3002 : Step(352): len = 17116.3, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.10989e-06
PHY-3002 : Step(353): len = 16982.9, overlap = 15.75
PHY-3002 : Step(354): len = 16982.9, overlap = 15.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.09465e-06
PHY-3002 : Step(355): len = 17069, overlap = 30.75
PHY-3002 : Step(356): len = 17152.5, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61893e-05
PHY-3002 : Step(357): len = 17128.4, overlap = 30
PHY-3002 : Step(358): len = 17413.2, overlap = 29
PHY-3002 : Step(359): len = 17834.1, overlap = 27.75
PHY-3002 : Step(360): len = 17674, overlap = 27.75
PHY-3002 : Step(361): len = 17615, overlap = 27.25
PHY-3002 : Step(362): len = 17615, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23786e-05
PHY-3002 : Step(363): len = 17813.1, overlap = 27.5
PHY-3002 : Step(364): len = 17934.2, overlap = 27.75
PHY-3002 : Step(365): len = 18001.5, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.47572e-05
PHY-3002 : Step(366): len = 18282, overlap = 28
PHY-3002 : Step(367): len = 18427.7, overlap = 27.75
PHY-3002 : Step(368): len = 18501.2, overlap = 27.5
PHY-3002 : Step(369): len = 18616, overlap = 27.75
PHY-3002 : Step(370): len = 18781.5, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129514
PHY-3002 : Step(371): len = 19297.5, overlap = 24.75
PHY-3002 : Step(372): len = 19771.5, overlap = 22.75
PHY-3002 : Step(373): len = 20129.6, overlap = 21.75
PHY-3002 : Step(374): len = 20180.3, overlap = 22.5
PHY-3002 : Step(375): len = 20132.3, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000259029
PHY-3002 : Step(376): len = 20522.1, overlap = 20.5
PHY-3002 : Step(377): len = 20866.9, overlap = 20.5
PHY-3002 : Step(378): len = 21055.1, overlap = 20.75
PHY-3002 : Step(379): len = 21112.4, overlap = 20
PHY-3002 : Step(380): len = 21063.4, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000518058
PHY-3002 : Step(381): len = 21416, overlap = 18.5
PHY-3002 : Step(382): len = 21585.3, overlap = 18
PHY-3002 : Step(383): len = 21768.3, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051945s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (150.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000627936
PHY-3002 : Step(384): len = 23413.7, overlap = 4.25
PHY-3002 : Step(385): len = 23166.6, overlap = 7
PHY-3002 : Step(386): len = 22524.7, overlap = 9.5
PHY-3002 : Step(387): len = 22214.4, overlap = 10.25
PHY-3002 : Step(388): len = 22134.5, overlap = 12
PHY-3002 : Step(389): len = 22141.2, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00125587
PHY-3002 : Step(390): len = 22391, overlap = 12.75
PHY-3002 : Step(391): len = 22519.1, overlap = 12.5
PHY-3002 : Step(392): len = 22551.4, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00251174
PHY-3002 : Step(393): len = 22647.2, overlap = 12.75
PHY-3002 : Step(394): len = 22707.1, overlap = 12.5
PHY-3002 : Step(395): len = 22742.6, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005392s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (289.3%)

PHY-3001 : Legalized: Len = 23037.9, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 3.
PHY-3001 : Final: Len = 23079.9, Over = 0
RUN-1003 : finish command "place" in  1.563965s wall, 2.511616s user + 0.702005s system = 3.213621s CPU (205.5%)

RUN-1004 : used memory is 246 MB, reserved memory is 219 MB, peak memory is 345 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 174 to 141
PHY-1001 : Pin misalignment score is improved from 141 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 212 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32080, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 32208, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32216, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 32216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017068s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (91.4%)

PHY-1001 : End global routing;  0.045948s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (101.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034080s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (91.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49160, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.069452s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (110.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49048, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.014053s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49136, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49136
PHY-1001 : End DR Iter 2; 0.009900s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.661793s wall, 1.809612s user + 0.015600s system = 1.825212s CPU (109.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.826733s wall, 2.028013s user + 0.015600s system = 2.043613s CPU (111.9%)

RUN-1004 : used memory is 256 MB, reserved memory is 228 MB, peak memory is 345 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  308   out of   4480    6.88%
#reg                  299   out of   4480    6.67%
#le                   506
  #lut only           207   out of    506   40.91%
  #reg only           198   out of    506   39.13%
  #lut&reg            101   out of    506   19.96%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 276
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 648, pip num: 4985
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 490 valid insts, and 13474 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.140618s wall, 9.375660s user + 0.078001s system = 9.453661s CPU (301.0%)

RUN-1004 : used memory is 256 MB, reserved memory is 229 MB, peak memory is 345 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.188000s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (98.5%)

RUN-1004 : used memory is 341 MB, reserved memory is 312 MB, peak memory is 345 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.467069s wall, 3.354021s user + 0.171601s system = 3.525623s CPU (9.7%)

RUN-1004 : used memory is 343 MB, reserved memory is 314 MB, peak memory is 347 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.508631s wall, 0.187201s user + 0.031200s system = 0.218401s CPU (2.6%)

RUN-1004 : used memory is 274 MB, reserved memory is 245 MB, peak memory is 347 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.490749s wall, 5.194833s user + 0.327602s system = 5.522435s CPU (11.6%)

RUN-1004 : used memory is 240 MB, reserved memory is 211 MB, peak memory is 347 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 296/15 useful/useless nets, 219/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 213/51 useful/useless nets, 136/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 213/0 useful/useless nets, 136/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           81
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 309/0 useful/useless nets, 229/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 294/0 useful/useless nets, 214/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (120 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 9 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 74/163 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   65   out of   4480    1.45%
#reg                   70   out of   4480    1.56%
#le                   130
  #lut only            60   out of    130   46.15%
  #reg only            65   out of    130   50.00%
  #lut&reg              5   out of    130    3.85%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |130   |65    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 708/0 useful/useless nets, 494/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 489/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 798/0 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 785/0 useful/useless nets, 571/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 954/6 useful/useless nets, 740/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 848/0 useful/useless nets, 634/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/440 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.311520s wall, 1.310408s user + 0.078001s system = 1.388409s CPU (105.9%)

RUN-1004 : used memory is 248 MB, reserved memory is 221 MB, peak memory is 347 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 212 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 274 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2200, tnet num: 646, tinst num: 274, tnode num: 2921, tedge num: 3697.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075574s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (103.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96593.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(396): len = 78262.5, overlap = 13.5
PHY-3002 : Step(397): len = 69235.4, overlap = 13.5
PHY-3002 : Step(398): len = 62486.2, overlap = 13.5
PHY-3002 : Step(399): len = 56419.6, overlap = 13.5
PHY-3002 : Step(400): len = 51119, overlap = 13.5
PHY-3002 : Step(401): len = 46397.9, overlap = 14
PHY-3002 : Step(402): len = 42536.6, overlap = 15
PHY-3002 : Step(403): len = 37089.4, overlap = 15.25
PHY-3002 : Step(404): len = 33360.2, overlap = 15.5
PHY-3002 : Step(405): len = 30680.7, overlap = 16
PHY-3002 : Step(406): len = 26944.8, overlap = 15.75
PHY-3002 : Step(407): len = 24016.7, overlap = 18.75
PHY-3002 : Step(408): len = 21936, overlap = 19
PHY-3002 : Step(409): len = 19892.8, overlap = 21.5
PHY-3002 : Step(410): len = 17478.1, overlap = 25
PHY-3002 : Step(411): len = 16815.8, overlap = 26.5
PHY-3002 : Step(412): len = 16121, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.26668e-05
PHY-3002 : Step(413): len = 16988.1, overlap = 21.75
PHY-3002 : Step(414): len = 17150.8, overlap = 21.75
PHY-3002 : Step(415): len = 16682.6, overlap = 21.75
PHY-3002 : Step(416): len = 16351.2, overlap = 21.5
PHY-3002 : Step(417): len = 16196.2, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.53336e-05
PHY-3002 : Step(418): len = 16545.7, overlap = 21.5
PHY-3002 : Step(419): len = 16598.6, overlap = 21.5
PHY-3002 : Step(420): len = 16620.6, overlap = 21.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.85136e-05
PHY-3002 : Step(421): len = 16632.8, overlap = 21.25
PHY-3002 : Step(422): len = 16764.6, overlap = 20.75
PHY-3002 : Step(423): len = 16908.4, overlap = 20
PHY-3002 : Step(424): len = 16793.5, overlap = 14.75
PHY-3002 : Step(425): len = 16911.2, overlap = 14.5
PHY-3002 : Step(426): len = 17070.4, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004652s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (670.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.77747e-06
PHY-3002 : Step(427): len = 17244.8, overlap = 14.25
PHY-3002 : Step(428): len = 17244.8, overlap = 14.25
PHY-3002 : Step(429): len = 17108.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.55495e-06
PHY-3002 : Step(430): len = 17101.4, overlap = 15
PHY-3002 : Step(431): len = 17116.3, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.10989e-06
PHY-3002 : Step(432): len = 16982.9, overlap = 15.75
PHY-3002 : Step(433): len = 16982.9, overlap = 15.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.09465e-06
PHY-3002 : Step(434): len = 17069, overlap = 30.75
PHY-3002 : Step(435): len = 17152.5, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61893e-05
PHY-3002 : Step(436): len = 17128.4, overlap = 30
PHY-3002 : Step(437): len = 17413.2, overlap = 29
PHY-3002 : Step(438): len = 17834.1, overlap = 27.75
PHY-3002 : Step(439): len = 17674, overlap = 27.75
PHY-3002 : Step(440): len = 17615, overlap = 27.25
PHY-3002 : Step(441): len = 17615, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23786e-05
PHY-3002 : Step(442): len = 17813.1, overlap = 27.5
PHY-3002 : Step(443): len = 17934.2, overlap = 27.75
PHY-3002 : Step(444): len = 18001.5, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.47572e-05
PHY-3002 : Step(445): len = 18282, overlap = 28
PHY-3002 : Step(446): len = 18427.7, overlap = 27.75
PHY-3002 : Step(447): len = 18501.2, overlap = 27.5
PHY-3002 : Step(448): len = 18616, overlap = 27.75
PHY-3002 : Step(449): len = 18781.5, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129514
PHY-3002 : Step(450): len = 19297.5, overlap = 24.75
PHY-3002 : Step(451): len = 19771.5, overlap = 22.75
PHY-3002 : Step(452): len = 20129.6, overlap = 21.75
PHY-3002 : Step(453): len = 20180.3, overlap = 22.5
PHY-3002 : Step(454): len = 20132.3, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000259029
PHY-3002 : Step(455): len = 20522.1, overlap = 20.5
PHY-3002 : Step(456): len = 20866.9, overlap = 20.5
PHY-3002 : Step(457): len = 21055.1, overlap = 20.75
PHY-3002 : Step(458): len = 21112.4, overlap = 20
PHY-3002 : Step(459): len = 21063.4, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000518058
PHY-3002 : Step(460): len = 21416, overlap = 18.5
PHY-3002 : Step(461): len = 21585.3, overlap = 18
PHY-3002 : Step(462): len = 21768.3, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051687s wall, 0.031200s user + 0.078001s system = 0.109201s CPU (211.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000627936
PHY-3002 : Step(463): len = 23413.7, overlap = 4.25
PHY-3002 : Step(464): len = 23166.6, overlap = 7
PHY-3002 : Step(465): len = 22524.7, overlap = 9.5
PHY-3002 : Step(466): len = 22214.4, overlap = 10.25
PHY-3002 : Step(467): len = 22134.5, overlap = 12
PHY-3002 : Step(468): len = 22141.2, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00125587
PHY-3002 : Step(469): len = 22391, overlap = 12.75
PHY-3002 : Step(470): len = 22519.1, overlap = 12.5
PHY-3002 : Step(471): len = 22551.4, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00251174
PHY-3002 : Step(472): len = 22647.2, overlap = 12.75
PHY-3002 : Step(473): len = 22707.1, overlap = 12.5
PHY-3002 : Step(474): len = 22742.6, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004844s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23037.9, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 3.
PHY-3001 : Final: Len = 23079.9, Over = 0
RUN-1003 : finish command "place" in  1.525149s wall, 2.386815s user + 0.733205s system = 3.120020s CPU (204.6%)

RUN-1004 : used memory is 250 MB, reserved memory is 222 MB, peak memory is 347 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 174 to 141
PHY-1001 : Pin misalignment score is improved from 141 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 212 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32080, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 32208, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32216, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 32216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016693s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (186.9%)

PHY-1001 : End global routing;  0.047662s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (163.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033593s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49160, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.030729s wall, 1.201208s user + 0.046800s system = 1.248008s CPU (121.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49048, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.011333s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (137.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49136, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49136
PHY-1001 : End DR Iter 2; 0.010121s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (154.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.604678s wall, 1.794012s user + 0.046800s system = 1.840812s CPU (114.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.773140s wall, 1.996813s user + 0.078001s system = 2.074813s CPU (117.0%)

RUN-1004 : used memory is 258 MB, reserved memory is 231 MB, peak memory is 347 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  308   out of   4480    6.88%
#reg                  299   out of   4480    6.67%
#le                   506
  #lut only           207   out of    506   40.91%
  #reg only           198   out of    506   39.13%
  #lut&reg            101   out of    506   19.96%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 276
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 648, pip num: 4985
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 490 valid insts, and 13474 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.904718s wall, 9.297660s user + 0.015600s system = 9.313260s CPU (320.6%)

RUN-1004 : used memory is 259 MB, reserved memory is 231 MB, peak memory is 347 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.128014s wall, 1.107607s user + 0.031200s system = 1.138807s CPU (101.0%)

RUN-1004 : used memory is 346 MB, reserved memory is 317 MB, peak memory is 349 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.293310s wall, 3.057620s user + 0.078001s system = 3.135620s CPU (8.6%)

RUN-1004 : used memory is 348 MB, reserved memory is 319 MB, peak memory is 351 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.614838s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (5.4%)

RUN-1004 : used memory is 278 MB, reserved memory is 248 MB, peak memory is 351 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.397228s wall, 5.132433s user + 0.156001s system = 5.288434s CPU (11.2%)

RUN-1004 : used memory is 244 MB, reserved memory is 214 MB, peak memory is 351 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000001000000000
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1010110111011110
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=341,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=341) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=341) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=341,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=341)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=341)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=341,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=341)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=341)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 708/0 useful/useless nets, 494/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 489/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 798/0 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 785/0 useful/useless nets, 571/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 954/6 useful/useless nets, 740/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 848/0 useful/useless nets, 634/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/440 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.360024s wall, 1.357209s user + 0.140401s system = 1.497610s CPU (110.1%)

RUN-1004 : used memory is 261 MB, reserved memory is 236 MB, peak memory is 351 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 274 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2206, tnet num: 646, tinst num: 274, tnode num: 2927, tedge num: 3709.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073901s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (84.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92286.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(475): len = 74328.7, overlap = 13.5
PHY-3002 : Step(476): len = 64219.2, overlap = 13.5
PHY-3002 : Step(477): len = 57462.3, overlap = 13.5
PHY-3002 : Step(478): len = 51497.7, overlap = 13.5
PHY-3002 : Step(479): len = 46355.8, overlap = 13.5
PHY-3002 : Step(480): len = 42005.9, overlap = 14
PHY-3002 : Step(481): len = 38332.1, overlap = 15.5
PHY-3002 : Step(482): len = 34030.4, overlap = 16.5
PHY-3002 : Step(483): len = 30663.1, overlap = 16
PHY-3002 : Step(484): len = 28251.9, overlap = 16.75
PHY-3002 : Step(485): len = 25154.8, overlap = 16.75
PHY-3002 : Step(486): len = 21518.7, overlap = 19.25
PHY-3002 : Step(487): len = 19898.7, overlap = 21.25
PHY-3002 : Step(488): len = 18556.9, overlap = 23.25
PHY-3002 : Step(489): len = 16679.5, overlap = 25.25
PHY-3002 : Step(490): len = 16296, overlap = 26.25
PHY-3002 : Step(491): len = 15913.5, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.05365e-05
PHY-3002 : Step(492): len = 17136.8, overlap = 23.5
PHY-3002 : Step(493): len = 17459.1, overlap = 23.5
PHY-3002 : Step(494): len = 17320.6, overlap = 23.5
PHY-3002 : Step(495): len = 16828, overlap = 23.5
PHY-3002 : Step(496): len = 16437.2, overlap = 23.25
PHY-3002 : Step(497): len = 16166.8, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.01031e-05
PHY-3002 : Step(498): len = 16518.3, overlap = 23
PHY-3002 : Step(499): len = 17003.3, overlap = 22
PHY-3002 : Step(500): len = 17104.4, overlap = 21.75
PHY-3002 : Step(501): len = 16827.5, overlap = 21.5
PHY-3002 : Step(502): len = 16703.8, overlap = 20.75
PHY-3002 : Step(503): len = 16736.6, overlap = 20
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.87547e-05
PHY-3002 : Step(504): len = 16970.4, overlap = 20
PHY-3002 : Step(505): len = 17128.9, overlap = 20
PHY-3002 : Step(506): len = 17137, overlap = 20
PHY-3002 : Step(507): len = 17400.6, overlap = 14.5
PHY-3002 : Step(508): len = 17698, overlap = 18.25
PHY-3002 : Step(509): len = 17669.1, overlap = 17.75
PHY-3002 : Step(510): len = 17447.7, overlap = 12.75
PHY-3002 : Step(511): len = 17366.8, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004897s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69846e-06
PHY-3002 : Step(512): len = 18212.4, overlap = 14.25
PHY-3002 : Step(513): len = 18212.4, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.39691e-06
PHY-3002 : Step(514): len = 18115.1, overlap = 14.5
PHY-3002 : Step(515): len = 18104.2, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.79382e-06
PHY-3002 : Step(516): len = 18045.5, overlap = 14
PHY-3002 : Step(517): len = 18059.6, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24138e-05
PHY-3002 : Step(518): len = 18095.2, overlap = 30.25
PHY-3002 : Step(519): len = 18174.5, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48277e-05
PHY-3002 : Step(520): len = 18280.8, overlap = 29.25
PHY-3002 : Step(521): len = 18539.1, overlap = 29
PHY-3002 : Step(522): len = 18685.9, overlap = 28.75
PHY-3002 : Step(523): len = 18824.4, overlap = 28.5
PHY-3002 : Step(524): len = 18983.3, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.96553e-05
PHY-3002 : Step(525): len = 18972.4, overlap = 27.5
PHY-3002 : Step(526): len = 19019.7, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.70633e-05
PHY-3002 : Step(527): len = 19297.2, overlap = 27
PHY-3002 : Step(528): len = 19906.6, overlap = 24
PHY-3002 : Step(529): len = 20043.6, overlap = 24.25
PHY-3002 : Step(530): len = 20220.5, overlap = 24
PHY-3002 : Step(531): len = 20302.4, overlap = 24.5
PHY-3002 : Step(532): len = 20302.3, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036612s wall, 0.078001s user + 0.046800s system = 0.124801s CPU (340.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000412945
PHY-3002 : Step(533): len = 23506.8, overlap = 3.75
PHY-3002 : Step(534): len = 23323, overlap = 6
PHY-3002 : Step(535): len = 22966.4, overlap = 9.5
PHY-3002 : Step(536): len = 22659.8, overlap = 10.75
PHY-3002 : Step(537): len = 22488.8, overlap = 12.5
PHY-3002 : Step(538): len = 22416, overlap = 14
PHY-3002 : Step(539): len = 22311.4, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000825889
PHY-3002 : Step(540): len = 22570.1, overlap = 16
PHY-3002 : Step(541): len = 22777.1, overlap = 15.5
PHY-3002 : Step(542): len = 22866.6, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00165178
PHY-3002 : Step(543): len = 23013.5, overlap = 15.75
PHY-3002 : Step(544): len = 23160.7, overlap = 16
PHY-3002 : Step(545): len = 23324.5, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005848s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23680.7, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 13, deltaY = 6.
PHY-3001 : Final: Len = 24017.7, Over = 0
RUN-1003 : finish command "place" in  1.429885s wall, 2.106013s user + 0.748805s system = 2.854818s CPU (199.7%)

RUN-1004 : used memory is 263 MB, reserved memory is 239 MB, peak memory is 351 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 175 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 134
PHY-1001 : Pin misalignment score is improved from 134 to 134
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 34304, over cnt = 25(0%), over = 36, worst = 2
PHY-1002 : len = 34672, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 34760, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 34760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018803s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (83.0%)

PHY-1001 : End global routing;  0.048795s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (127.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.042520s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (73.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 52616, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End Routed; 1.334686s wall, 1.435209s user + 0.046800s system = 1.482009s CPU (111.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52336, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.036970s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (42.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52408
PHY-1001 : End DR Iter 2; 0.024200s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (193.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.052543s wall, 2.121614s user + 0.140401s system = 2.262014s CPU (110.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.217833s wall, 2.277615s user + 0.171601s system = 2.449216s CPU (110.4%)

RUN-1004 : used memory is 274 MB, reserved memory is 248 MB, peak memory is 351 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  308   out of   4480    6.88%
#reg                  299   out of   4480    6.67%
#le                   506
  #lut only           207   out of    506   40.91%
  #reg only           198   out of    506   39.13%
  #lut&reg            101   out of    506   19.96%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011011101010110111011110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 276
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 648, pip num: 5164
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 480 valid insts, and 13823 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011011101010110111011110 -f Quick_Start.btc" in  2.933812s wall, 9.110458s user + 0.078001s system = 9.188459s CPU (313.2%)

RUN-1004 : used memory is 275 MB, reserved memory is 249 MB, peak memory is 351 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.250320s wall, 1.123207s user + 0.140401s system = 1.263608s CPU (101.1%)

RUN-1004 : used memory is 358 MB, reserved memory is 332 MB, peak memory is 362 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.213297s wall, 3.104420s user + 0.156001s system = 3.260421s CPU (9.0%)

RUN-1004 : used memory is 360 MB, reserved memory is 333 MB, peak memory is 363 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.615099s wall, 0.312002s user + 0.046800s system = 0.358802s CPU (4.2%)

RUN-1004 : used memory is 291 MB, reserved memory is 264 MB, peak memory is 363 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.473652s wall, 5.070032s user + 0.483603s system = 5.553636s CPU (11.7%)

RUN-1004 : used memory is 279 MB, reserved memory is 253 MB, peak memory is 363 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_512x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_512x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_512x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_512x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_512x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_512x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_512x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_512x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_512x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_512x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_512x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_512x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_512x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_512x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_512x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 100000000101010011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_512x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_512x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_512x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 100011000010010110
KIT-8409 ERROR: RdbkData: end position invalid(12438).
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_512x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_512x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_512x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_512x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_512x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_512x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_512x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_512x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_512x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 0101100000100111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 708/0 useful/useless nets, 494/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 489/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 797/1 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-1032 : 784/0 useful/useless nets, 571/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 952/6 useful/useless nets, 739/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 846/0 useful/useless nets, 633/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/439 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.024496s wall, 0.936006s user + 0.124801s system = 1.060807s CPU (103.5%)

RUN-1004 : used memory is 266 MB, reserved memory is 240 MB, peak memory is 363 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.439006s wall, 1.326008s user + 0.140401s system = 1.466409s CPU (101.9%)

RUN-1004 : used memory is 266 MB, reserved memory is 240 MB, peak memory is 363 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (78 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 127 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 395 nets have 2 pins
RUN-1001 : 206 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 255 slices, 13 macros(94 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2204, tnet num: 644, tinst num: 273, tnode num: 2928, tedge num: 3703.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 336 clock pins, and constraint 716 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074169s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (126.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 97571.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(546): len = 78262.4, overlap = 13.5
PHY-3002 : Step(547): len = 65626.2, overlap = 13.5
PHY-3002 : Step(548): len = 57917, overlap = 13.5
PHY-3002 : Step(549): len = 53008.2, overlap = 13.5
PHY-3002 : Step(550): len = 47903.6, overlap = 13.5
PHY-3002 : Step(551): len = 42791.6, overlap = 15.25
PHY-3002 : Step(552): len = 38997.7, overlap = 16.25
PHY-3002 : Step(553): len = 35380.7, overlap = 17.25
PHY-3002 : Step(554): len = 31471.8, overlap = 17.75
PHY-3002 : Step(555): len = 28576.2, overlap = 18.25
PHY-3002 : Step(556): len = 26563.8, overlap = 18.5
PHY-3002 : Step(557): len = 23301.4, overlap = 18.5
PHY-3002 : Step(558): len = 20842.7, overlap = 19.75
PHY-3002 : Step(559): len = 19620.8, overlap = 21
PHY-3002 : Step(560): len = 17738.7, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.14892e-05
PHY-3002 : Step(561): len = 19268, overlap = 17.25
PHY-3002 : Step(562): len = 19739.6, overlap = 17
PHY-3002 : Step(563): len = 19243.7, overlap = 15.75
PHY-3002 : Step(564): len = 19750.7, overlap = 20.5
PHY-3002 : Step(565): len = 19633.9, overlap = 17.5
PHY-3002 : Step(566): len = 19663.4, overlap = 19
PHY-3002 : Step(567): len = 19085.5, overlap = 20.75
PHY-3002 : Step(568): len = 18760.4, overlap = 20.25
PHY-3002 : Step(569): len = 18779.1, overlap = 15.5
PHY-3002 : Step(570): len = 18862.3, overlap = 17
PHY-3002 : Step(571): len = 18608.7, overlap = 16
PHY-3002 : Step(572): len = 18960, overlap = 20.25
PHY-3002 : Step(573): len = 19026.9, overlap = 20.5
PHY-3002 : Step(574): len = 18638.8, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.29784e-05
PHY-3002 : Step(575): len = 18901.9, overlap = 20.25
PHY-3002 : Step(576): len = 18961.5, overlap = 20.25
PHY-3002 : Step(577): len = 19000.4, overlap = 20.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.39659e-05
PHY-3002 : Step(578): len = 19042.5, overlap = 20.25
PHY-3002 : Step(579): len = 19255.9, overlap = 20
PHY-3002 : Step(580): len = 19466.9, overlap = 20
PHY-3002 : Step(581): len = 19464.5, overlap = 15.5
PHY-3002 : Step(582): len = 19472.6, overlap = 15.5
PHY-3002 : Step(583): len = 19500.4, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004367s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (714.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.40246e-06
PHY-3002 : Step(584): len = 19320.2, overlap = 16
PHY-3002 : Step(585): len = 19222.2, overlap = 16
PHY-3002 : Step(586): len = 18859.3, overlap = 16
PHY-3002 : Step(587): len = 18688.4, overlap = 15.5
PHY-3002 : Step(588): len = 18659.4, overlap = 15
PHY-3002 : Step(589): len = 18461.3, overlap = 15.25
PHY-3002 : Step(590): len = 18403.7, overlap = 15.75
PHY-3002 : Step(591): len = 18291.1, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.80491e-06
PHY-3002 : Step(592): len = 18156.2, overlap = 16
PHY-3002 : Step(593): len = 18156.2, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.60982e-06
PHY-3002 : Step(594): len = 18165, overlap = 15.75
PHY-3002 : Step(595): len = 18165, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.92196e-05
PHY-3002 : Step(596): len = 18280.9, overlap = 15.5
PHY-3002 : Step(597): len = 18347.5, overlap = 15.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00834e-05
PHY-3002 : Step(598): len = 18274, overlap = 31.5
PHY-3002 : Step(599): len = 18323.5, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.94417e-05
PHY-3002 : Step(600): len = 18559.2, overlap = 31.25
PHY-3002 : Step(601): len = 18901.9, overlap = 30
PHY-3002 : Step(602): len = 18810.9, overlap = 30.5
PHY-3002 : Step(603): len = 18812.9, overlap = 30
PHY-3002 : Step(604): len = 18812.9, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.88834e-05
PHY-3002 : Step(605): len = 18915.4, overlap = 30.25
PHY-3002 : Step(606): len = 19152.4, overlap = 30.25
PHY-3002 : Step(607): len = 19389.4, overlap = 28.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.77669e-05
PHY-3002 : Step(608): len = 19549.3, overlap = 28.5
PHY-3002 : Step(609): len = 19811.9, overlap = 26.75
PHY-3002 : Step(610): len = 19935.2, overlap = 26.75
PHY-3002 : Step(611): len = 19965.5, overlap = 27
PHY-3002 : Step(612): len = 20008.6, overlap = 27.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000155534
PHY-3002 : Step(613): len = 20354.9, overlap = 26.25
PHY-3002 : Step(614): len = 20818.1, overlap = 25.75
PHY-3002 : Step(615): len = 21056.9, overlap = 24.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000311067
PHY-3002 : Step(616): len = 21239.2, overlap = 23.75
PHY-3002 : Step(617): len = 21759.9, overlap = 24.25
PHY-3002 : Step(618): len = 22006.4, overlap = 23.5
PHY-3002 : Step(619): len = 21889.4, overlap = 22.75
PHY-3002 : Step(620): len = 21844.4, overlap = 23
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000579528
PHY-3002 : Step(621): len = 22140.9, overlap = 23
PHY-3002 : Step(622): len = 22333.6, overlap = 23.5
PHY-3002 : Step(623): len = 22488.4, overlap = 24
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00115906
PHY-3002 : Step(624): len = 22658.2, overlap = 23.5
PHY-3002 : Step(625): len = 22911.4, overlap = 21.75
PHY-3002 : Step(626): len = 23104, overlap = 22
PHY-3002 : Step(627): len = 23081.5, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049864s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (156.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000558943
PHY-3002 : Step(628): len = 23889.4, overlap = 5.25
PHY-3002 : Step(629): len = 23573.7, overlap = 7.75
PHY-3002 : Step(630): len = 23202.9, overlap = 11
PHY-3002 : Step(631): len = 23023.2, overlap = 13.75
PHY-3002 : Step(632): len = 22927.8, overlap = 15
PHY-3002 : Step(633): len = 22852.5, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103964
PHY-3002 : Step(634): len = 22979.9, overlap = 15.75
PHY-3002 : Step(635): len = 23058.8, overlap = 15.75
PHY-3002 : Step(636): len = 23144.8, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00207927
PHY-3002 : Step(637): len = 23224.5, overlap = 15.25
PHY-3002 : Step(638): len = 23318.6, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005825s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23944.5, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 750 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 10, deltaY = 2.
PHY-3001 : Final: Len = 24104.5, Over = 0
RUN-1003 : finish command "place" in  1.773576s wall, 2.886019s user + 0.717605s system = 3.603623s CPU (203.2%)

RUN-1004 : used memory is 269 MB, reserved memory is 243 MB, peak memory is 363 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 195 to 152
PHY-1001 : Pin misalignment score is improved from 152 to 150
PHY-1001 : Pin misalignment score is improved from 150 to 150
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 127 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 395 nets have 2 pins
RUN-1001 : 206 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 34488, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 34616, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 34736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016073s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (194.1%)

PHY-1001 : End global routing;  0.044289s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (140.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033190s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (94.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 52192, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End Routed; 1.240429s wall, 1.482009s user + 0.093601s system = 1.575610s CPU (127.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52248, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.009840s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (158.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52288
PHY-1001 : End DR Iter 2; 0.007470s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (208.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.901606s wall, 2.012413s user + 0.234002s system = 2.246414s CPU (118.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.062885s wall, 2.184014s user + 0.249602s system = 2.433616s CPU (118.0%)

RUN-1004 : used memory is 277 MB, reserved memory is 252 MB, peak memory is 363 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  305   out of   4480    6.81%
#reg                  299   out of   4480    6.67%
#le                   504
  #lut only           205   out of    504   40.67%
  #reg only           199   out of    504   39.48%
  #lut&reg            100   out of    504   19.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001010010101100000100111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 646, pip num: 5067
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 502 valid insts, and 13559 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001010010101100000100111 -f Quick_Start.btc" in  2.906472s wall, 9.204059s user + 0.109201s system = 9.313260s CPU (320.4%)

RUN-1004 : used memory is 279 MB, reserved memory is 253 MB, peak memory is 363 MB
GUI-8501 ERROR: Bit file code (1010110111011110) does not match with the chipwatcher's (0101100000100111).
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1001011000011000
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=5461,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=5461) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=5461) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
SYN-8001 ERROR: BRAM capacity is not enough.
GUI-8306 ERROR: compile chipwatcher failed!
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 0101100000100111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 708/0 useful/useless nets, 494/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 489/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 797/1 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-1032 : 784/0 useful/useless nets, 571/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 952/6 useful/useless nets, 739/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 846/0 useful/useless nets, 633/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/439 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.316950s wall, 1.248008s user + 0.171601s system = 1.419609s CPU (107.8%)

RUN-1004 : used memory is 280 MB, reserved memory is 254 MB, peak memory is 363 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (78 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 127 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 395 nets have 2 pins
RUN-1001 : 206 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 255 slices, 13 macros(94 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2204, tnet num: 644, tinst num: 273, tnode num: 2928, tedge num: 3703.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 336 clock pins, and constraint 716 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076588s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (122.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 97571.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(639): len = 78262.4, overlap = 13.5
PHY-3002 : Step(640): len = 65626.2, overlap = 13.5
PHY-3002 : Step(641): len = 57917, overlap = 13.5
PHY-3002 : Step(642): len = 53008.2, overlap = 13.5
PHY-3002 : Step(643): len = 47903.6, overlap = 13.5
PHY-3002 : Step(644): len = 42791.6, overlap = 15.25
PHY-3002 : Step(645): len = 38997.7, overlap = 16.25
PHY-3002 : Step(646): len = 35380.7, overlap = 17.25
PHY-3002 : Step(647): len = 31471.8, overlap = 17.75
PHY-3002 : Step(648): len = 28576.2, overlap = 18.25
PHY-3002 : Step(649): len = 26563.8, overlap = 18.5
PHY-3002 : Step(650): len = 23301.4, overlap = 18.5
PHY-3002 : Step(651): len = 20842.7, overlap = 19.75
PHY-3002 : Step(652): len = 19620.8, overlap = 21
PHY-3002 : Step(653): len = 17738.7, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.14892e-05
PHY-3002 : Step(654): len = 19268, overlap = 17.25
PHY-3002 : Step(655): len = 19739.6, overlap = 17
PHY-3002 : Step(656): len = 19243.7, overlap = 15.75
PHY-3002 : Step(657): len = 19750.7, overlap = 20.5
PHY-3002 : Step(658): len = 19633.9, overlap = 17.5
PHY-3002 : Step(659): len = 19663.4, overlap = 19
PHY-3002 : Step(660): len = 19085.5, overlap = 20.75
PHY-3002 : Step(661): len = 18760.4, overlap = 20.25
PHY-3002 : Step(662): len = 18779.1, overlap = 15.5
PHY-3002 : Step(663): len = 18862.3, overlap = 17
PHY-3002 : Step(664): len = 18608.7, overlap = 16
PHY-3002 : Step(665): len = 18960, overlap = 20.25
PHY-3002 : Step(666): len = 19026.9, overlap = 20.5
PHY-3002 : Step(667): len = 18638.8, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.29784e-05
PHY-3002 : Step(668): len = 18901.9, overlap = 20.25
PHY-3002 : Step(669): len = 18961.5, overlap = 20.25
PHY-3002 : Step(670): len = 19000.4, overlap = 20.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.39659e-05
PHY-3002 : Step(671): len = 19042.5, overlap = 20.25
PHY-3002 : Step(672): len = 19255.9, overlap = 20
PHY-3002 : Step(673): len = 19466.9, overlap = 20
PHY-3002 : Step(674): len = 19464.5, overlap = 15.5
PHY-3002 : Step(675): len = 19472.6, overlap = 15.5
PHY-3002 : Step(676): len = 19500.4, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004867s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.40246e-06
PHY-3002 : Step(677): len = 19320.2, overlap = 16
PHY-3002 : Step(678): len = 19222.2, overlap = 16
PHY-3002 : Step(679): len = 18859.3, overlap = 16
PHY-3002 : Step(680): len = 18688.4, overlap = 15.5
PHY-3002 : Step(681): len = 18659.4, overlap = 15
PHY-3002 : Step(682): len = 18461.3, overlap = 15.25
PHY-3002 : Step(683): len = 18403.7, overlap = 15.75
PHY-3002 : Step(684): len = 18291.1, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.80491e-06
PHY-3002 : Step(685): len = 18156.2, overlap = 16
PHY-3002 : Step(686): len = 18156.2, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.60982e-06
PHY-3002 : Step(687): len = 18165, overlap = 15.75
PHY-3002 : Step(688): len = 18165, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.92196e-05
PHY-3002 : Step(689): len = 18280.9, overlap = 15.5
PHY-3002 : Step(690): len = 18347.5, overlap = 15.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00834e-05
PHY-3002 : Step(691): len = 18274, overlap = 31.5
PHY-3002 : Step(692): len = 18323.5, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.94417e-05
PHY-3002 : Step(693): len = 18559.2, overlap = 31.25
PHY-3002 : Step(694): len = 18901.9, overlap = 30
PHY-3002 : Step(695): len = 18810.9, overlap = 30.5
PHY-3002 : Step(696): len = 18812.9, overlap = 30
PHY-3002 : Step(697): len = 18812.9, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.88834e-05
PHY-3002 : Step(698): len = 18915.4, overlap = 30.25
PHY-3002 : Step(699): len = 19152.4, overlap = 30.25
PHY-3002 : Step(700): len = 19389.4, overlap = 28.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.77669e-05
PHY-3002 : Step(701): len = 19549.3, overlap = 28.5
PHY-3002 : Step(702): len = 19811.9, overlap = 26.75
PHY-3002 : Step(703): len = 19935.2, overlap = 26.75
PHY-3002 : Step(704): len = 19965.5, overlap = 27
PHY-3002 : Step(705): len = 20008.6, overlap = 27.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000155534
PHY-3002 : Step(706): len = 20354.9, overlap = 26.25
PHY-3002 : Step(707): len = 20818.1, overlap = 25.75
PHY-3002 : Step(708): len = 21056.9, overlap = 24.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000311067
PHY-3002 : Step(709): len = 21239.2, overlap = 23.75
PHY-3002 : Step(710): len = 21759.9, overlap = 24.25
PHY-3002 : Step(711): len = 22006.4, overlap = 23.5
PHY-3002 : Step(712): len = 21889.4, overlap = 22.75
PHY-3002 : Step(713): len = 21844.4, overlap = 23
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000579528
PHY-3002 : Step(714): len = 22140.9, overlap = 23
PHY-3002 : Step(715): len = 22333.6, overlap = 23.5
PHY-3002 : Step(716): len = 22488.4, overlap = 24
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00115906
PHY-3002 : Step(717): len = 22658.2, overlap = 23.5
PHY-3002 : Step(718): len = 22911.4, overlap = 21.75
PHY-3002 : Step(719): len = 23104, overlap = 22
PHY-3002 : Step(720): len = 23081.5, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047311s wall, 0.015600s user + 0.062400s system = 0.078001s CPU (164.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000558943
PHY-3002 : Step(721): len = 23889.4, overlap = 5.25
PHY-3002 : Step(722): len = 23573.7, overlap = 7.75
PHY-3002 : Step(723): len = 23202.9, overlap = 11
PHY-3002 : Step(724): len = 23023.2, overlap = 13.75
PHY-3002 : Step(725): len = 22927.8, overlap = 15
PHY-3002 : Step(726): len = 22852.5, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103964
PHY-3002 : Step(727): len = 22979.9, overlap = 15.75
PHY-3002 : Step(728): len = 23058.8, overlap = 15.75
PHY-3002 : Step(729): len = 23144.8, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00207927
PHY-3002 : Step(730): len = 23224.5, overlap = 15.25
PHY-3002 : Step(731): len = 23318.6, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005512s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23944.5, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 750 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 10, deltaY = 2.
PHY-3001 : Final: Len = 24104.5, Over = 0
RUN-1003 : finish command "place" in  1.766137s wall, 2.948419s user + 0.764405s system = 3.712824s CPU (210.2%)

RUN-1004 : used memory is 280 MB, reserved memory is 254 MB, peak memory is 363 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 195 to 152
PHY-1001 : Pin misalignment score is improved from 152 to 150
PHY-1001 : Pin misalignment score is improved from 150 to 150
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 127 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 395 nets have 2 pins
RUN-1001 : 206 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 34488, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 34616, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 34736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016225s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.1%)

PHY-1001 : End global routing;  0.045887s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (102.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034662s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (90.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 52192, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End Routed; 1.240173s wall, 1.450809s user + 0.046800s system = 1.497610s CPU (120.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52248, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.012727s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (122.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52288
PHY-1001 : End DR Iter 2; 0.009369s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (333.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.853434s wall, 2.090413s user + 0.109201s system = 2.199614s CPU (118.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.020079s wall, 2.262014s user + 0.109201s system = 2.371215s CPU (117.4%)

RUN-1004 : used memory is 280 MB, reserved memory is 254 MB, peak memory is 363 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  305   out of   4480    6.81%
#reg                  299   out of   4480    6.67%
#le                   504
  #lut only           205   out of    504   40.67%
  #reg only           199   out of    504   39.48%
  #lut&reg            100   out of    504   19.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001010010101100000100111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 646, pip num: 5067
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 502 valid insts, and 13559 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001010010101100000100111 -f Quick_Start.btc" in  3.141084s wall, 9.391260s user + 0.015600s system = 9.406860s CPU (299.5%)

RUN-1004 : used memory is 281 MB, reserved memory is 254 MB, peak memory is 363 MB
GUI-8501 ERROR: Bit file code (1010110111011110) does not match with the chipwatcher's (0101100000100111).
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1000101110001000
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 708/0 useful/useless nets, 494/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 489/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 798/0 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 785/0 useful/useless nets, 571/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 954/6 useful/useless nets, 740/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 848/0 useful/useless nets, 634/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/440 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.313078s wall, 1.357209s user + 0.124801s system = 1.482009s CPU (112.9%)

RUN-1004 : used memory is 281 MB, reserved memory is 254 MB, peak memory is 363 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 274 instances, 256 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2212, tnet num: 646, tinst num: 274, tnode num: 2933, tedge num: 3721.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076407s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (122.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 94031.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(732): len = 76589.5, overlap = 13.5
PHY-3002 : Step(733): len = 66935.6, overlap = 13.5
PHY-3002 : Step(734): len = 60022.1, overlap = 13.5
PHY-3002 : Step(735): len = 54014.5, overlap = 13.5
PHY-3002 : Step(736): len = 48683.9, overlap = 13.5
PHY-3002 : Step(737): len = 44204.7, overlap = 14.25
PHY-3002 : Step(738): len = 40850.9, overlap = 14.5
PHY-3002 : Step(739): len = 36953.9, overlap = 14.75
PHY-3002 : Step(740): len = 32437.3, overlap = 15
PHY-3002 : Step(741): len = 30122, overlap = 14.75
PHY-3002 : Step(742): len = 26864.6, overlap = 15.75
PHY-3002 : Step(743): len = 22618.5, overlap = 19.25
PHY-3002 : Step(744): len = 21283.8, overlap = 22
PHY-3002 : Step(745): len = 19415.1, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.00847e-05
PHY-3002 : Step(746): len = 20399.7, overlap = 20
PHY-3002 : Step(747): len = 20449.7, overlap = 15
PHY-3002 : Step(748): len = 19967.1, overlap = 14.75
PHY-3002 : Step(749): len = 19446.6, overlap = 19.75
PHY-3002 : Step(750): len = 19071.5, overlap = 19.5
PHY-3002 : Step(751): len = 18570.6, overlap = 19.25
PHY-3002 : Step(752): len = 18298.8, overlap = 19.5
PHY-3002 : Step(753): len = 18292.3, overlap = 19.5
PHY-3002 : Step(754): len = 17761, overlap = 19.5
PHY-3002 : Step(755): len = 17387.5, overlap = 15.75
PHY-3002 : Step(756): len = 17471, overlap = 19.75
PHY-3002 : Step(757): len = 17401.5, overlap = 19.75
PHY-3002 : Step(758): len = 17215.1, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.01694e-05
PHY-3002 : Step(759): len = 17432.7, overlap = 19.25
PHY-3002 : Step(760): len = 17477.5, overlap = 19
PHY-3002 : Step(761): len = 17509.4, overlap = 18.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.03389e-05
PHY-3002 : Step(762): len = 17498.9, overlap = 18.75
PHY-3002 : Step(763): len = 17567.3, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005771s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.76333e-06
PHY-3002 : Step(764): len = 17997.6, overlap = 15
PHY-3002 : Step(765): len = 17981.3, overlap = 16.75
PHY-3002 : Step(766): len = 17749.8, overlap = 17
PHY-3002 : Step(767): len = 17725.3, overlap = 17
PHY-3002 : Step(768): len = 17700.5, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.52665e-06
PHY-3002 : Step(769): len = 17585.1, overlap = 17
PHY-3002 : Step(770): len = 17571.3, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.05331e-06
PHY-3002 : Step(771): len = 17555.5, overlap = 16.75
PHY-3002 : Step(772): len = 17555.5, overlap = 16.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.49227e-06
PHY-3002 : Step(773): len = 17614.7, overlap = 34.75
PHY-3002 : Step(774): len = 17614.7, overlap = 34.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09845e-05
PHY-3002 : Step(775): len = 17692.6, overlap = 34.75
PHY-3002 : Step(776): len = 17825.2, overlap = 34.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.19691e-05
PHY-3002 : Step(777): len = 17908.7, overlap = 34.75
PHY-3002 : Step(778): len = 18185.4, overlap = 33.75
PHY-3002 : Step(779): len = 18386.4, overlap = 32.25
PHY-3002 : Step(780): len = 18561.9, overlap = 31.75
PHY-3002 : Step(781): len = 18561.9, overlap = 31.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.39382e-05
PHY-3002 : Step(782): len = 18625.6, overlap = 31.75
PHY-3002 : Step(783): len = 18696.9, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.15652e-05
PHY-3002 : Step(784): len = 19075.1, overlap = 30
PHY-3002 : Step(785): len = 19456, overlap = 29.75
PHY-3002 : Step(786): len = 19483.7, overlap = 30
PHY-3002 : Step(787): len = 19609.1, overlap = 30.75
PHY-3002 : Step(788): len = 19712.7, overlap = 31.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00016313
PHY-3002 : Step(789): len = 19866.7, overlap = 30.5
PHY-3002 : Step(790): len = 20322.5, overlap = 30.25
PHY-3002 : Step(791): len = 20631.1, overlap = 29.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000326261
PHY-3002 : Step(792): len = 20914.6, overlap = 28.5
PHY-3002 : Step(793): len = 21347.1, overlap = 27.75
PHY-3002 : Step(794): len = 21397.7, overlap = 27
PHY-3002 : Step(795): len = 21463.3, overlap = 26.5
PHY-3002 : Step(796): len = 21529.1, overlap = 25.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000652522
PHY-3002 : Step(797): len = 21886.2, overlap = 25.75
PHY-3002 : Step(798): len = 22151.1, overlap = 24.75
PHY-3002 : Step(799): len = 22104.4, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040445s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (115.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000490518
PHY-3002 : Step(800): len = 24171.5, overlap = 3.75
PHY-3002 : Step(801): len = 24035.3, overlap = 6
PHY-3002 : Step(802): len = 23483, overlap = 10.25
PHY-3002 : Step(803): len = 23223.7, overlap = 10.5
PHY-3002 : Step(804): len = 23095.6, overlap = 13.5
PHY-3002 : Step(805): len = 23019.7, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00093902
PHY-3002 : Step(806): len = 23160.8, overlap = 15.25
PHY-3002 : Step(807): len = 23292.3, overlap = 14.25
PHY-3002 : Step(808): len = 23259.7, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00178591
PHY-3002 : Step(809): len = 23362.9, overlap = 14.5
PHY-3002 : Step(810): len = 23503.4, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005698s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (273.8%)

PHY-3001 : Legalized: Len = 24010.1, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 24152.1, Over = 0
RUN-1003 : finish command "place" in  1.538660s wall, 2.386815s user + 0.639604s system = 3.026419s CPU (196.7%)

RUN-1004 : used memory is 281 MB, reserved memory is 254 MB, peak memory is 363 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 170 to 146
PHY-1001 : Pin misalignment score is improved from 146 to 143
PHY-1001 : Pin misalignment score is improved from 143 to 143
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 276 instances
RUN-1001 : 128 mslices, 128 lslices, 9 pads, 3 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 393 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33536, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 33728, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 33728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017103s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (182.4%)

PHY-1001 : End global routing;  0.047608s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (131.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.032347s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (96.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 50928, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 1.217965s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (108.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50928
PHY-1001 : End DR Iter 1; 0.009663s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (322.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.784523s wall, 1.840812s user + 0.062400s system = 1.903212s CPU (106.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.950550s wall, 2.012413s user + 0.093601s system = 2.106013s CPU (108.0%)

RUN-1004 : used memory is 282 MB, reserved memory is 255 MB, peak memory is 363 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  308   out of   4480    6.88%
#reg                  299   out of   4480    6.67%
#le                   506
  #lut only           207   out of    506   40.91%
  #reg only           198   out of    506   39.13%
  #lut&reg            101   out of    506   19.96%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101001001000101110001000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 276
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 648, pip num: 5068
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 503 valid insts, and 13629 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101001001000101110001000 -f Quick_Start.btc" in  2.866697s wall, 9.188459s user + 0.046800s system = 9.235259s CPU (322.2%)

RUN-1004 : used memory is 283 MB, reserved memory is 255 MB, peak memory is 363 MB
GUI-8501 ERROR: Bit file code (1010110111011110) does not match with the chipwatcher's (1000101110001000).
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 0000000000011111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=2730)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=2730)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 714/0 useful/useless nets, 503/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 492/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 797/1 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-1032 : 784/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 952/6 useful/useless nets, 742/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 846/0 useful/useless nets, 636/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/442 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.332495s wall, 1.279208s user + 0.234002s system = 1.513210s CPU (113.6%)

RUN-1004 : used memory is 283 MB, reserved memory is 255 MB, peak memory is 363 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 277 instances
RUN-1001 : 127 mslices, 127 lslices, 9 pads, 6 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 275 instances, 254 slices, 13 macros(94 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2258, tnet num: 644, tinst num: 275, tnode num: 2985, tedge num: 3803.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 340 clock pins, and constraint 719 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077203s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (121.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96476.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(811): len = 74083.4, overlap = 27
PHY-3002 : Step(812): len = 63343.7, overlap = 27
PHY-3002 : Step(813): len = 55813.7, overlap = 27
PHY-3002 : Step(814): len = 49842.5, overlap = 27
PHY-3002 : Step(815): len = 45757.4, overlap = 27
PHY-3002 : Step(816): len = 41397.7, overlap = 28.75
PHY-3002 : Step(817): len = 37819.9, overlap = 29
PHY-3002 : Step(818): len = 33882.9, overlap = 30.5
PHY-3002 : Step(819): len = 30673.8, overlap = 31.25
PHY-3002 : Step(820): len = 27533.3, overlap = 31.25
PHY-3002 : Step(821): len = 25256.2, overlap = 31.75
PHY-3002 : Step(822): len = 22584.6, overlap = 32.75
PHY-3002 : Step(823): len = 19702.4, overlap = 36
PHY-3002 : Step(824): len = 18733.4, overlap = 37
PHY-3002 : Step(825): len = 17269.9, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.42297e-06
PHY-3002 : Step(826): len = 19930, overlap = 29.25
PHY-3002 : Step(827): len = 20535.1, overlap = 29.25
PHY-3002 : Step(828): len = 19482.5, overlap = 33
PHY-3002 : Step(829): len = 19073, overlap = 33
PHY-3002 : Step(830): len = 19174, overlap = 29.5
PHY-3002 : Step(831): len = 19426.5, overlap = 35.5
PHY-3002 : Step(832): len = 19105, overlap = 35.5
PHY-3002 : Step(833): len = 18916, overlap = 35.75
PHY-3002 : Step(834): len = 18919.7, overlap = 31.75
PHY-3002 : Step(835): len = 18983.9, overlap = 31.5
PHY-3002 : Step(836): len = 19053.3, overlap = 37.25
PHY-3002 : Step(837): len = 18876.4, overlap = 37.5
PHY-3002 : Step(838): len = 18732.9, overlap = 37.25
PHY-3002 : Step(839): len = 18777.3, overlap = 36.5
PHY-3002 : Step(840): len = 19050.7, overlap = 35.75
PHY-3002 : Step(841): len = 18714.3, overlap = 35.25
PHY-3002 : Step(842): len = 18721.1, overlap = 34.5
PHY-3002 : Step(843): len = 18811.5, overlap = 32.5
PHY-3002 : Step(844): len = 18649.8, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.88459e-05
PHY-3002 : Step(845): len = 18880.7, overlap = 35.25
PHY-3002 : Step(846): len = 19024.8, overlap = 30.5
PHY-3002 : Step(847): len = 19134.7, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.76919e-05
PHY-3002 : Step(848): len = 19343.1, overlap = 30.25
PHY-3002 : Step(849): len = 19441, overlap = 30.25
PHY-3002 : Step(850): len = 19389.1, overlap = 29.5
PHY-3002 : Step(851): len = 19494.9, overlap = 29
PHY-3002 : Step(852): len = 19722, overlap = 29
PHY-3002 : Step(853): len = 19848.8, overlap = 29
PHY-3002 : Step(854): len = 19863.5, overlap = 29
PHY-3002 : Step(855): len = 19978.4, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004723s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.15497e-06
PHY-3002 : Step(856): len = 21348, overlap = 14.5
PHY-3002 : Step(857): len = 21348, overlap = 14.5
PHY-3002 : Step(858): len = 21110.9, overlap = 15
PHY-3002 : Step(859): len = 21088.3, overlap = 15.5
PHY-3002 : Step(860): len = 21064.9, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.30994e-06
PHY-3002 : Step(861): len = 20994.2, overlap = 15.75
PHY-3002 : Step(862): len = 20994.2, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.61987e-06
PHY-3002 : Step(863): len = 20998.7, overlap = 15.5
PHY-3002 : Step(864): len = 20998.7, overlap = 15.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.6539e-06
PHY-3002 : Step(865): len = 21036.1, overlap = 34.25
PHY-3002 : Step(866): len = 21036.1, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.33078e-05
PHY-3002 : Step(867): len = 21149.3, overlap = 33.5
PHY-3002 : Step(868): len = 21392.2, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66156e-05
PHY-3002 : Step(869): len = 21388.7, overlap = 30.5
PHY-3002 : Step(870): len = 22137, overlap = 29.75
PHY-3002 : Step(871): len = 22338.1, overlap = 27.75
PHY-3002 : Step(872): len = 22291.2, overlap = 28.5
PHY-3002 : Step(873): len = 22291.2, overlap = 28.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32312e-05
PHY-3002 : Step(874): len = 22451.9, overlap = 29.5
PHY-3002 : Step(875): len = 22594.8, overlap = 29
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000106462
PHY-3002 : Step(876): len = 22989.9, overlap = 27.75
PHY-3002 : Step(877): len = 23886.4, overlap = 26.25
PHY-3002 : Step(878): len = 23815.9, overlap = 26.5
PHY-3002 : Step(879): len = 23816.4, overlap = 25.5
PHY-3002 : Step(880): len = 23877.3, overlap = 24.25
PHY-3002 : Step(881): len = 23876.9, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000211624
PHY-3002 : Step(882): len = 24328.1, overlap = 22.75
PHY-3002 : Step(883): len = 24644.3, overlap = 21.75
PHY-3002 : Step(884): len = 24754, overlap = 18.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000423249
PHY-3002 : Step(885): len = 25050.1, overlap = 19.75
PHY-3002 : Step(886): len = 25452.6, overlap = 19.75
PHY-3002 : Step(887): len = 25674.8, overlap = 23
PHY-3002 : Step(888): len = 25637.3, overlap = 22
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000846497
PHY-3002 : Step(889): len = 25889.5, overlap = 22
PHY-3002 : Step(890): len = 26284.8, overlap = 23.25
PHY-3002 : Step(891): len = 26429.6, overlap = 24
PHY-3002 : Step(892): len = 26518, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044847s wall, 0.031200s user + 0.062400s system = 0.093601s CPU (208.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000555854
PHY-3002 : Step(893): len = 27438.3, overlap = 4.5
PHY-3002 : Step(894): len = 27276.4, overlap = 6.75
PHY-3002 : Step(895): len = 26914.8, overlap = 8.25
PHY-3002 : Step(896): len = 26778.2, overlap = 10
PHY-3002 : Step(897): len = 26642.7, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109107
PHY-3002 : Step(898): len = 26798.2, overlap = 11.25
PHY-3002 : Step(899): len = 26859.3, overlap = 10.75
PHY-3002 : Step(900): len = 26934.3, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00218214
PHY-3002 : Step(901): len = 26999.7, overlap = 10.75
PHY-3002 : Step(902): len = 27032.7, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005112s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (305.2%)

PHY-3001 : Legalized: Len = 27462.3, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 14, deltaY = 6.
PHY-3001 : Final: Len = 27702.3, Over = 0
RUN-1003 : finish command "place" in  1.804945s wall, 2.823618s user + 0.858005s system = 3.681624s CPU (204.0%)

RUN-1004 : used memory is 283 MB, reserved memory is 255 MB, peak memory is 363 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 191 to 152
PHY-1001 : Pin misalignment score is improved from 152 to 152
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 277 instances
RUN-1001 : 127 mslices, 127 lslices, 9 pads, 6 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 40416, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 40672, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 40728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 40720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021487s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (72.6%)

PHY-1001 : End global routing;  0.050696s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (123.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034313s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (90.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 60552, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.517338s wall, 1.778411s user + 0.015600s system = 1.794012s CPU (118.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 60304, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.032910s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (94.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 60320, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 60320
PHY-1001 : End DR Iter 2; 0.010178s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (153.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.136598s wall, 2.402415s user + 0.046800s system = 2.449216s CPU (114.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.293836s wall, 2.574016s user + 0.062400s system = 2.636417s CPU (114.9%)

RUN-1004 : used memory is 286 MB, reserved memory is 258 MB, peak memory is 363 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  305   out of   4480    6.81%
#reg                  299   out of   4480    6.67%
#le                   504
  #lut only           205   out of    504   40.67%
  #reg only           199   out of    504   39.48%
  #lut&reg            100   out of    504   19.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001111110000000000011111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 277
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 646, pip num: 5426
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 538 valid insts, and 14371 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001111110000000000011111 -f Quick_Start.btc" in  2.820803s wall, 9.094858s user + 0.062400s system = 9.157259s CPU (324.6%)

RUN-1004 : used memory is 287 MB, reserved memory is 259 MB, peak memory is 363 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.179526s wall, 1.170008s user + 0.031200s system = 1.201208s CPU (101.8%)

RUN-1004 : used memory is 379 MB, reserved memory is 352 MB, peak memory is 383 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.490046s wall, 3.790824s user + 0.171601s system = 3.962425s CPU (10.9%)

RUN-1004 : used memory is 381 MB, reserved memory is 354 MB, peak memory is 384 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.616522s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (4.2%)

RUN-1004 : used memory is 308 MB, reserved memory is 281 MB, peak memory is 384 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.631120s wall, 5.787637s user + 0.296402s system = 6.084039s CPU (12.8%)

RUN-1004 : used memory is 294 MB, reserved memory is 269 MB, peak memory is 384 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 842, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  8.481001s wall, 0.405603s user + 0.093601s system = 0.499203s CPU (5.9%)

RUN-1004 : used memory is 320 MB, reserved memory is 292 MB, peak memory is 384 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  9.825599s wall, 1.216808s user + 0.280802s system = 1.497610s CPU (15.2%)

RUN-1004 : used memory is 303 MB, reserved memory is 275 MB, peak memory is 384 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 296/15 useful/useless nets, 219/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 213/51 useful/useless nets, 136/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 213/0 useful/useless nets, 136/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           81
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 309/0 useful/useless nets, 229/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 294/0 useful/useless nets, 214/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (120 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 9 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 74/163 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   65   out of   4480    1.45%
#reg                   70   out of   4480    1.56%
#le                   130
  #lut only            60   out of    130   46.15%
  #reg only            65   out of    130   50.00%
  #lut&reg              5   out of    130    3.85%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |130   |65    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 0000000000011111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=2730)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=2730)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 714/0 useful/useless nets, 503/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 492/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 797/1 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-1032 : 784/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 952/6 useful/useless nets, 742/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 846/0 useful/useless nets, 636/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/442 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.345124s wall, 1.357209s user + 0.109201s system = 1.466409s CPU (109.0%)

RUN-1004 : used memory is 281 MB, reserved memory is 256 MB, peak memory is 384 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 277 instances
RUN-1001 : 127 mslices, 127 lslices, 9 pads, 6 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 275 instances, 254 slices, 13 macros(94 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2258, tnet num: 644, tinst num: 275, tnode num: 2985, tedge num: 3803.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 340 clock pins, and constraint 719 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076349s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (122.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96476.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(903): len = 74083.4, overlap = 27
PHY-3002 : Step(904): len = 63343.7, overlap = 27
PHY-3002 : Step(905): len = 55813.7, overlap = 27
PHY-3002 : Step(906): len = 49842.5, overlap = 27
PHY-3002 : Step(907): len = 45757.4, overlap = 27
PHY-3002 : Step(908): len = 41397.7, overlap = 28.75
PHY-3002 : Step(909): len = 37819.9, overlap = 29
PHY-3002 : Step(910): len = 33882.9, overlap = 30.5
PHY-3002 : Step(911): len = 30673.8, overlap = 31.25
PHY-3002 : Step(912): len = 27533.3, overlap = 31.25
PHY-3002 : Step(913): len = 25256.2, overlap = 31.75
PHY-3002 : Step(914): len = 22584.6, overlap = 32.75
PHY-3002 : Step(915): len = 19702.4, overlap = 36
PHY-3002 : Step(916): len = 18733.4, overlap = 37
PHY-3002 : Step(917): len = 17269.9, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.42297e-06
PHY-3002 : Step(918): len = 19930, overlap = 29.25
PHY-3002 : Step(919): len = 20535.1, overlap = 29.25
PHY-3002 : Step(920): len = 19482.5, overlap = 33
PHY-3002 : Step(921): len = 19073, overlap = 33
PHY-3002 : Step(922): len = 19174, overlap = 29.5
PHY-3002 : Step(923): len = 19426.5, overlap = 35.5
PHY-3002 : Step(924): len = 19105, overlap = 35.5
PHY-3002 : Step(925): len = 18916, overlap = 35.75
PHY-3002 : Step(926): len = 18919.7, overlap = 31.75
PHY-3002 : Step(927): len = 18983.9, overlap = 31.5
PHY-3002 : Step(928): len = 19053.3, overlap = 37.25
PHY-3002 : Step(929): len = 18876.4, overlap = 37.5
PHY-3002 : Step(930): len = 18732.9, overlap = 37.25
PHY-3002 : Step(931): len = 18777.3, overlap = 36.5
PHY-3002 : Step(932): len = 19050.7, overlap = 35.75
PHY-3002 : Step(933): len = 18714.3, overlap = 35.25
PHY-3002 : Step(934): len = 18721.1, overlap = 34.5
PHY-3002 : Step(935): len = 18811.5, overlap = 32.5
PHY-3002 : Step(936): len = 18649.8, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.88459e-05
PHY-3002 : Step(937): len = 18880.7, overlap = 35.25
PHY-3002 : Step(938): len = 19024.8, overlap = 30.5
PHY-3002 : Step(939): len = 19134.7, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.76919e-05
PHY-3002 : Step(940): len = 19343.1, overlap = 30.25
PHY-3002 : Step(941): len = 19441, overlap = 30.25
PHY-3002 : Step(942): len = 19389.1, overlap = 29.5
PHY-3002 : Step(943): len = 19494.9, overlap = 29
PHY-3002 : Step(944): len = 19722, overlap = 29
PHY-3002 : Step(945): len = 19848.8, overlap = 29
PHY-3002 : Step(946): len = 19863.5, overlap = 29
PHY-3002 : Step(947): len = 19978.4, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.15497e-06
PHY-3002 : Step(948): len = 21348, overlap = 14.5
PHY-3002 : Step(949): len = 21348, overlap = 14.5
PHY-3002 : Step(950): len = 21110.9, overlap = 15
PHY-3002 : Step(951): len = 21088.3, overlap = 15.5
PHY-3002 : Step(952): len = 21064.9, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.30994e-06
PHY-3002 : Step(953): len = 20994.2, overlap = 15.75
PHY-3002 : Step(954): len = 20994.2, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.61987e-06
PHY-3002 : Step(955): len = 20998.7, overlap = 15.5
PHY-3002 : Step(956): len = 20998.7, overlap = 15.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.6539e-06
PHY-3002 : Step(957): len = 21036.1, overlap = 34.25
PHY-3002 : Step(958): len = 21036.1, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.33078e-05
PHY-3002 : Step(959): len = 21149.3, overlap = 33.5
PHY-3002 : Step(960): len = 21392.2, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66156e-05
PHY-3002 : Step(961): len = 21388.7, overlap = 30.5
PHY-3002 : Step(962): len = 22137, overlap = 29.75
PHY-3002 : Step(963): len = 22338.1, overlap = 27.75
PHY-3002 : Step(964): len = 22291.2, overlap = 28.5
PHY-3002 : Step(965): len = 22291.2, overlap = 28.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32312e-05
PHY-3002 : Step(966): len = 22451.9, overlap = 29.5
PHY-3002 : Step(967): len = 22594.8, overlap = 29
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000106462
PHY-3002 : Step(968): len = 22989.9, overlap = 27.75
PHY-3002 : Step(969): len = 23886.4, overlap = 26.25
PHY-3002 : Step(970): len = 23815.9, overlap = 26.5
PHY-3002 : Step(971): len = 23816.4, overlap = 25.5
PHY-3002 : Step(972): len = 23877.3, overlap = 24.25
PHY-3002 : Step(973): len = 23876.9, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000211624
PHY-3002 : Step(974): len = 24328.1, overlap = 22.75
PHY-3002 : Step(975): len = 24644.3, overlap = 21.75
PHY-3002 : Step(976): len = 24754, overlap = 18.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000423249
PHY-3002 : Step(977): len = 25050.1, overlap = 19.75
PHY-3002 : Step(978): len = 25452.6, overlap = 19.75
PHY-3002 : Step(979): len = 25674.8, overlap = 23
PHY-3002 : Step(980): len = 25637.3, overlap = 22
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000846497
PHY-3002 : Step(981): len = 25889.5, overlap = 22
PHY-3002 : Step(982): len = 26284.8, overlap = 23.25
PHY-3002 : Step(983): len = 26429.6, overlap = 24
PHY-3002 : Step(984): len = 26518, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049164s wall, 0.015600s user + 0.046800s system = 0.062400s CPU (126.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000555854
PHY-3002 : Step(985): len = 27438.3, overlap = 4.5
PHY-3002 : Step(986): len = 27276.4, overlap = 6.75
PHY-3002 : Step(987): len = 26914.8, overlap = 8.25
PHY-3002 : Step(988): len = 26778.2, overlap = 10
PHY-3002 : Step(989): len = 26642.7, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109107
PHY-3002 : Step(990): len = 26798.2, overlap = 11.25
PHY-3002 : Step(991): len = 26859.3, overlap = 10.75
PHY-3002 : Step(992): len = 26934.3, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00218214
PHY-3002 : Step(993): len = 26999.7, overlap = 10.75
PHY-3002 : Step(994): len = 27032.7, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27462.3, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 14, deltaY = 6.
PHY-3001 : Final: Len = 27702.3, Over = 0
RUN-1003 : finish command "place" in  2.001162s wall, 2.652017s user + 0.795605s system = 3.447622s CPU (172.3%)

RUN-1004 : used memory is 283 MB, reserved memory is 257 MB, peak memory is 384 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 191 to 152
PHY-1001 : Pin misalignment score is improved from 152 to 152
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 277 instances
RUN-1001 : 127 mslices, 127 lslices, 9 pads, 6 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 40416, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 40672, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 40728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 40720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020459s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (228.8%)

PHY-1001 : End global routing;  0.049821s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (187.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035347s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (88.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 60552, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.448741s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (113.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 60304, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.032841s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (95.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 60320, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 60320
PHY-1001 : End DR Iter 2; 0.008785s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.076090s wall, 2.246414s user + 0.015600s system = 2.262014s CPU (109.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.235341s wall, 2.449216s user + 0.015600s system = 2.464816s CPU (110.3%)

RUN-1004 : used memory is 290 MB, reserved memory is 264 MB, peak memory is 384 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  305   out of   4480    6.81%
#reg                  299   out of   4480    6.67%
#le                   504
  #lut only           205   out of    504   40.67%
  #reg only           199   out of    504   39.48%
  #lut&reg            100   out of    504   19.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001111110000000000011111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 277
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 646, pip num: 5426
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 538 valid insts, and 14371 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001111110000000000011111 -f Quick_Start.btc" in  3.028196s wall, 10.233666s user + 0.046800s system = 10.280466s CPU (339.5%)

RUN-1004 : used memory is 291 MB, reserved memory is 264 MB, peak memory is 384 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.216573s wall, 1.154407s user + 0.093601s system = 1.248008s CPU (102.6%)

RUN-1004 : used memory is 377 MB, reserved memory is 351 MB, peak memory is 384 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.418477s wall, 3.338421s user + 0.218401s system = 3.556823s CPU (9.8%)

RUN-1004 : used memory is 379 MB, reserved memory is 352 MB, peak memory is 384 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.616384s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (4.5%)

RUN-1004 : used memory is 308 MB, reserved memory is 281 MB, peak memory is 384 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.606054s wall, 5.350834s user + 0.421203s system = 5.772037s CPU (12.1%)

RUN-1004 : used memory is 297 MB, reserved memory is 271 MB, peak memory is 384 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 842, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  8.451234s wall, 0.280802s user + 0.031200s system = 0.312002s CPU (3.7%)

RUN-1004 : used memory is 320 MB, reserved memory is 293 MB, peak memory is 384 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  9.655046s wall, 1.014007s user + 0.046800s system = 1.060807s CPU (11.0%)

RUN-1004 : used memory is 306 MB, reserved memory is 279 MB, peak memory is 384 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 296/15 useful/useless nets, 219/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 213/51 useful/useless nets, 136/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 213/0 useful/useless nets, 136/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           81
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 309/0 useful/useless nets, 229/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 294/0 useful/useless nets, 214/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (120 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 9 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 74/163 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   65   out of   4480    1.45%
#reg                   70   out of   4480    1.56%
#le                   130
  #lut only            60   out of    130   46.15%
  #reg only            65   out of    130   50.00%
  #lut&reg              5   out of    130    3.85%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |130   |65    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 0000000000011111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=2730)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=2730)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 714/0 useful/useless nets, 503/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 492/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 797/1 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-1032 : 784/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 952/6 useful/useless nets, 742/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 846/0 useful/useless nets, 636/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/442 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.333451s wall, 1.294808s user + 0.187201s system = 1.482009s CPU (111.1%)

RUN-1004 : used memory is 299 MB, reserved memory is 272 MB, peak memory is 384 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 277 instances
RUN-1001 : 127 mslices, 127 lslices, 9 pads, 6 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 275 instances, 254 slices, 13 macros(94 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2258, tnet num: 644, tinst num: 275, tnode num: 2985, tedge num: 3803.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 340 clock pins, and constraint 719 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075636s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (123.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96476.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(995): len = 74083.4, overlap = 27
PHY-3002 : Step(996): len = 63343.7, overlap = 27
PHY-3002 : Step(997): len = 55813.7, overlap = 27
PHY-3002 : Step(998): len = 49842.5, overlap = 27
PHY-3002 : Step(999): len = 45757.4, overlap = 27
PHY-3002 : Step(1000): len = 41397.7, overlap = 28.75
PHY-3002 : Step(1001): len = 37819.9, overlap = 29
PHY-3002 : Step(1002): len = 33882.9, overlap = 30.5
PHY-3002 : Step(1003): len = 30673.8, overlap = 31.25
PHY-3002 : Step(1004): len = 27533.3, overlap = 31.25
PHY-3002 : Step(1005): len = 25256.2, overlap = 31.75
PHY-3002 : Step(1006): len = 22584.6, overlap = 32.75
PHY-3002 : Step(1007): len = 19702.4, overlap = 36
PHY-3002 : Step(1008): len = 18733.4, overlap = 37
PHY-3002 : Step(1009): len = 17269.9, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.42297e-06
PHY-3002 : Step(1010): len = 19930, overlap = 29.25
PHY-3002 : Step(1011): len = 20535.1, overlap = 29.25
PHY-3002 : Step(1012): len = 19482.5, overlap = 33
PHY-3002 : Step(1013): len = 19073, overlap = 33
PHY-3002 : Step(1014): len = 19174, overlap = 29.5
PHY-3002 : Step(1015): len = 19426.5, overlap = 35.5
PHY-3002 : Step(1016): len = 19105, overlap = 35.5
PHY-3002 : Step(1017): len = 18916, overlap = 35.75
PHY-3002 : Step(1018): len = 18919.7, overlap = 31.75
PHY-3002 : Step(1019): len = 18983.9, overlap = 31.5
PHY-3002 : Step(1020): len = 19053.3, overlap = 37.25
PHY-3002 : Step(1021): len = 18876.4, overlap = 37.5
PHY-3002 : Step(1022): len = 18732.9, overlap = 37.25
PHY-3002 : Step(1023): len = 18777.3, overlap = 36.5
PHY-3002 : Step(1024): len = 19050.7, overlap = 35.75
PHY-3002 : Step(1025): len = 18714.3, overlap = 35.25
PHY-3002 : Step(1026): len = 18721.1, overlap = 34.5
PHY-3002 : Step(1027): len = 18811.5, overlap = 32.5
PHY-3002 : Step(1028): len = 18649.8, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.88459e-05
PHY-3002 : Step(1029): len = 18880.7, overlap = 35.25
PHY-3002 : Step(1030): len = 19024.8, overlap = 30.5
PHY-3002 : Step(1031): len = 19134.7, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.76919e-05
PHY-3002 : Step(1032): len = 19343.1, overlap = 30.25
PHY-3002 : Step(1033): len = 19441, overlap = 30.25
PHY-3002 : Step(1034): len = 19389.1, overlap = 29.5
PHY-3002 : Step(1035): len = 19494.9, overlap = 29
PHY-3002 : Step(1036): len = 19722, overlap = 29
PHY-3002 : Step(1037): len = 19848.8, overlap = 29
PHY-3002 : Step(1038): len = 19863.5, overlap = 29
PHY-3002 : Step(1039): len = 19978.4, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006875s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (680.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.15497e-06
PHY-3002 : Step(1040): len = 21348, overlap = 14.5
PHY-3002 : Step(1041): len = 21348, overlap = 14.5
PHY-3002 : Step(1042): len = 21110.9, overlap = 15
PHY-3002 : Step(1043): len = 21088.3, overlap = 15.5
PHY-3002 : Step(1044): len = 21064.9, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.30994e-06
PHY-3002 : Step(1045): len = 20994.2, overlap = 15.75
PHY-3002 : Step(1046): len = 20994.2, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.61987e-06
PHY-3002 : Step(1047): len = 20998.7, overlap = 15.5
PHY-3002 : Step(1048): len = 20998.7, overlap = 15.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.6539e-06
PHY-3002 : Step(1049): len = 21036.1, overlap = 34.25
PHY-3002 : Step(1050): len = 21036.1, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.33078e-05
PHY-3002 : Step(1051): len = 21149.3, overlap = 33.5
PHY-3002 : Step(1052): len = 21392.2, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66156e-05
PHY-3002 : Step(1053): len = 21388.7, overlap = 30.5
PHY-3002 : Step(1054): len = 22137, overlap = 29.75
PHY-3002 : Step(1055): len = 22338.1, overlap = 27.75
PHY-3002 : Step(1056): len = 22291.2, overlap = 28.5
PHY-3002 : Step(1057): len = 22291.2, overlap = 28.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32312e-05
PHY-3002 : Step(1058): len = 22451.9, overlap = 29.5
PHY-3002 : Step(1059): len = 22594.8, overlap = 29
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000106462
PHY-3002 : Step(1060): len = 22989.9, overlap = 27.75
PHY-3002 : Step(1061): len = 23886.4, overlap = 26.25
PHY-3002 : Step(1062): len = 23815.9, overlap = 26.5
PHY-3002 : Step(1063): len = 23816.4, overlap = 25.5
PHY-3002 : Step(1064): len = 23877.3, overlap = 24.25
PHY-3002 : Step(1065): len = 23876.9, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000211624
PHY-3002 : Step(1066): len = 24328.1, overlap = 22.75
PHY-3002 : Step(1067): len = 24644.3, overlap = 21.75
PHY-3002 : Step(1068): len = 24754, overlap = 18.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000423249
PHY-3002 : Step(1069): len = 25050.1, overlap = 19.75
PHY-3002 : Step(1070): len = 25452.6, overlap = 19.75
PHY-3002 : Step(1071): len = 25674.8, overlap = 23
PHY-3002 : Step(1072): len = 25637.3, overlap = 22
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000846497
PHY-3002 : Step(1073): len = 25889.5, overlap = 22
PHY-3002 : Step(1074): len = 26284.8, overlap = 23.25
PHY-3002 : Step(1075): len = 26429.6, overlap = 24
PHY-3002 : Step(1076): len = 26518, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047442s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (164.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000555854
PHY-3002 : Step(1077): len = 27438.3, overlap = 4.5
PHY-3002 : Step(1078): len = 27276.4, overlap = 6.75
PHY-3002 : Step(1079): len = 26914.8, overlap = 8.25
PHY-3002 : Step(1080): len = 26778.2, overlap = 10
PHY-3002 : Step(1081): len = 26642.7, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109107
PHY-3002 : Step(1082): len = 26798.2, overlap = 11.25
PHY-3002 : Step(1083): len = 26859.3, overlap = 10.75
PHY-3002 : Step(1084): len = 26934.3, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00218214
PHY-3002 : Step(1085): len = 26999.7, overlap = 10.75
PHY-3002 : Step(1086): len = 27032.7, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005375s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27462.3, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 14, deltaY = 6.
PHY-3001 : Final: Len = 27702.3, Over = 0
RUN-1003 : finish command "place" in  1.873940s wall, 3.385222s user + 0.842405s system = 4.227627s CPU (225.6%)

RUN-1004 : used memory is 299 MB, reserved memory is 272 MB, peak memory is 384 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 191 to 152
PHY-1001 : Pin misalignment score is improved from 152 to 152
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 277 instances
RUN-1001 : 127 mslices, 127 lslices, 9 pads, 6 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 40416, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 40672, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 40728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 40720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019440s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (321.0%)

PHY-1001 : End global routing;  0.049862s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (156.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033355s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (187.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 60552, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.519132s wall, 1.669211s user + 0.031200s system = 1.700411s CPU (111.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 60304, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.032465s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (96.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 60320, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 60320
PHY-1001 : End DR Iter 2; 0.009741s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.136282s wall, 2.340015s user + 0.031200s system = 2.371215s CPU (111.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.306078s wall, 2.542816s user + 0.062400s system = 2.605217s CPU (113.0%)

RUN-1004 : used memory is 303 MB, reserved memory is 276 MB, peak memory is 384 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  305   out of   4480    6.81%
#reg                  299   out of   4480    6.67%
#le                   504
  #lut only           205   out of    504   40.67%
  #reg only           199   out of    504   39.48%
  #lut&reg            100   out of    504   19.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001111110000000000011111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 277
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 646, pip num: 5426
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 538 valid insts, and 14371 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001111110000000000011111 -f Quick_Start.btc" in  2.976750s wall, 10.155665s user + 0.046800s system = 10.202465s CPU (342.7%)

RUN-1004 : used memory is 303 MB, reserved memory is 276 MB, peak memory is 384 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.170131s wall, 1.123207s user + 0.093601s system = 1.216808s CPU (104.0%)

RUN-1004 : used memory is 385 MB, reserved memory is 358 MB, peak memory is 389 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.452641s wall, 3.135620s user + 0.187201s system = 3.322821s CPU (9.1%)

RUN-1004 : used memory is 387 MB, reserved memory is 360 MB, peak memory is 390 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.603203s wall, 0.312002s user + 0.031200s system = 0.343202s CPU (4.0%)

RUN-1004 : used memory is 316 MB, reserved memory is 289 MB, peak memory is 390 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.563927s wall, 5.070032s user + 0.436803s system = 5.506835s CPU (11.6%)

RUN-1004 : used memory is 306 MB, reserved memory is 280 MB, peak memory is 390 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 296/15 useful/useless nets, 219/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 213/51 useful/useless nets, 136/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 213/0 useful/useless nets, 136/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           81
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 309/0 useful/useless nets, 229/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 294/0 useful/useless nets, 214/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (120 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 9 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 74/163 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   65   out of   4480    1.45%
#reg                   70   out of   4480    1.56%
#le                   130
  #lut only            60   out of    130   46.15%
  #reg only            65   out of    130   50.00%
  #lut&reg              5   out of    130    3.85%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |130   |65    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 0000000000011111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=2730)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=2730)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 714/0 useful/useless nets, 503/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 492/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 797/1 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-1032 : 784/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 952/6 useful/useless nets, 742/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 846/0 useful/useless nets, 636/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/442 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.299499s wall, 1.341609s user + 0.156001s system = 1.497610s CPU (115.2%)

RUN-1004 : used memory is 308 MB, reserved memory is 281 MB, peak memory is 390 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 277 instances
RUN-1001 : 127 mslices, 127 lslices, 9 pads, 6 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 275 instances, 254 slices, 13 macros(94 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2258, tnet num: 644, tinst num: 275, tnode num: 2985, tedge num: 3803.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 340 clock pins, and constraint 719 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077071s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (81.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96476.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1087): len = 74083.4, overlap = 27
PHY-3002 : Step(1088): len = 63343.7, overlap = 27
PHY-3002 : Step(1089): len = 55813.7, overlap = 27
PHY-3002 : Step(1090): len = 49842.5, overlap = 27
PHY-3002 : Step(1091): len = 45757.4, overlap = 27
PHY-3002 : Step(1092): len = 41397.7, overlap = 28.75
PHY-3002 : Step(1093): len = 37819.9, overlap = 29
PHY-3002 : Step(1094): len = 33882.9, overlap = 30.5
PHY-3002 : Step(1095): len = 30673.8, overlap = 31.25
PHY-3002 : Step(1096): len = 27533.3, overlap = 31.25
PHY-3002 : Step(1097): len = 25256.2, overlap = 31.75
PHY-3002 : Step(1098): len = 22584.6, overlap = 32.75
PHY-3002 : Step(1099): len = 19702.4, overlap = 36
PHY-3002 : Step(1100): len = 18733.4, overlap = 37
PHY-3002 : Step(1101): len = 17269.9, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.42297e-06
PHY-3002 : Step(1102): len = 19930, overlap = 29.25
PHY-3002 : Step(1103): len = 20535.1, overlap = 29.25
PHY-3002 : Step(1104): len = 19482.5, overlap = 33
PHY-3002 : Step(1105): len = 19073, overlap = 33
PHY-3002 : Step(1106): len = 19174, overlap = 29.5
PHY-3002 : Step(1107): len = 19426.5, overlap = 35.5
PHY-3002 : Step(1108): len = 19105, overlap = 35.5
PHY-3002 : Step(1109): len = 18916, overlap = 35.75
PHY-3002 : Step(1110): len = 18919.7, overlap = 31.75
PHY-3002 : Step(1111): len = 18983.9, overlap = 31.5
PHY-3002 : Step(1112): len = 19053.3, overlap = 37.25
PHY-3002 : Step(1113): len = 18876.4, overlap = 37.5
PHY-3002 : Step(1114): len = 18732.9, overlap = 37.25
PHY-3002 : Step(1115): len = 18777.3, overlap = 36.5
PHY-3002 : Step(1116): len = 19050.7, overlap = 35.75
PHY-3002 : Step(1117): len = 18714.3, overlap = 35.25
PHY-3002 : Step(1118): len = 18721.1, overlap = 34.5
PHY-3002 : Step(1119): len = 18811.5, overlap = 32.5
PHY-3002 : Step(1120): len = 18649.8, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.88459e-05
PHY-3002 : Step(1121): len = 18880.7, overlap = 35.25
PHY-3002 : Step(1122): len = 19024.8, overlap = 30.5
PHY-3002 : Step(1123): len = 19134.7, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.76919e-05
PHY-3002 : Step(1124): len = 19343.1, overlap = 30.25
PHY-3002 : Step(1125): len = 19441, overlap = 30.25
PHY-3002 : Step(1126): len = 19389.1, overlap = 29.5
PHY-3002 : Step(1127): len = 19494.9, overlap = 29
PHY-3002 : Step(1128): len = 19722, overlap = 29
PHY-3002 : Step(1129): len = 19848.8, overlap = 29
PHY-3002 : Step(1130): len = 19863.5, overlap = 29
PHY-3002 : Step(1131): len = 19978.4, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005500s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.15497e-06
PHY-3002 : Step(1132): len = 21348, overlap = 14.5
PHY-3002 : Step(1133): len = 21348, overlap = 14.5
PHY-3002 : Step(1134): len = 21110.9, overlap = 15
PHY-3002 : Step(1135): len = 21088.3, overlap = 15.5
PHY-3002 : Step(1136): len = 21064.9, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.30994e-06
PHY-3002 : Step(1137): len = 20994.2, overlap = 15.75
PHY-3002 : Step(1138): len = 20994.2, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.61987e-06
PHY-3002 : Step(1139): len = 20998.7, overlap = 15.5
PHY-3002 : Step(1140): len = 20998.7, overlap = 15.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.6539e-06
PHY-3002 : Step(1141): len = 21036.1, overlap = 34.25
PHY-3002 : Step(1142): len = 21036.1, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.33078e-05
PHY-3002 : Step(1143): len = 21149.3, overlap = 33.5
PHY-3002 : Step(1144): len = 21392.2, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66156e-05
PHY-3002 : Step(1145): len = 21388.7, overlap = 30.5
PHY-3002 : Step(1146): len = 22137, overlap = 29.75
PHY-3002 : Step(1147): len = 22338.1, overlap = 27.75
PHY-3002 : Step(1148): len = 22291.2, overlap = 28.5
PHY-3002 : Step(1149): len = 22291.2, overlap = 28.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32312e-05
PHY-3002 : Step(1150): len = 22451.9, overlap = 29.5
PHY-3002 : Step(1151): len = 22594.8, overlap = 29
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000106462
PHY-3002 : Step(1152): len = 22989.9, overlap = 27.75
PHY-3002 : Step(1153): len = 23886.4, overlap = 26.25
PHY-3002 : Step(1154): len = 23815.9, overlap = 26.5
PHY-3002 : Step(1155): len = 23816.4, overlap = 25.5
PHY-3002 : Step(1156): len = 23877.3, overlap = 24.25
PHY-3002 : Step(1157): len = 23876.9, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000211624
PHY-3002 : Step(1158): len = 24328.1, overlap = 22.75
PHY-3002 : Step(1159): len = 24644.3, overlap = 21.75
PHY-3002 : Step(1160): len = 24754, overlap = 18.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000423249
PHY-3002 : Step(1161): len = 25050.1, overlap = 19.75
PHY-3002 : Step(1162): len = 25452.6, overlap = 19.75
PHY-3002 : Step(1163): len = 25674.8, overlap = 23
PHY-3002 : Step(1164): len = 25637.3, overlap = 22
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000846497
PHY-3002 : Step(1165): len = 25889.5, overlap = 22
PHY-3002 : Step(1166): len = 26284.8, overlap = 23.25
PHY-3002 : Step(1167): len = 26429.6, overlap = 24
PHY-3002 : Step(1168): len = 26518, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050856s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (92.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000555854
PHY-3002 : Step(1169): len = 27438.3, overlap = 4.5
PHY-3002 : Step(1170): len = 27276.4, overlap = 6.75
PHY-3002 : Step(1171): len = 26914.8, overlap = 8.25
PHY-3002 : Step(1172): len = 26778.2, overlap = 10
PHY-3002 : Step(1173): len = 26642.7, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109107
PHY-3002 : Step(1174): len = 26798.2, overlap = 11.25
PHY-3002 : Step(1175): len = 26859.3, overlap = 10.75
PHY-3002 : Step(1176): len = 26934.3, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00218214
PHY-3002 : Step(1177): len = 26999.7, overlap = 10.75
PHY-3002 : Step(1178): len = 27032.7, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005575s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27462.3, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 14, deltaY = 6.
PHY-3001 : Final: Len = 27702.3, Over = 0
RUN-1003 : finish command "place" in  1.851702s wall, 3.042019s user + 0.639604s system = 3.681624s CPU (198.8%)

RUN-1004 : used memory is 308 MB, reserved memory is 281 MB, peak memory is 390 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 191 to 152
PHY-1001 : Pin misalignment score is improved from 152 to 152
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 277 instances
RUN-1001 : 127 mslices, 127 lslices, 9 pads, 6 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 40416, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 40672, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 40728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 40720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021158s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (73.7%)

PHY-1001 : End global routing;  0.051347s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (182.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035082s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (88.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 60552, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.457291s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (110.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 60304, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.034032s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (91.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 60320, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 60320
PHY-1001 : End DR Iter 2; 0.008816s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (177.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.068668s wall, 2.184014s user + 0.015600s system = 2.199614s CPU (106.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.227450s wall, 2.355615s user + 0.031200s system = 2.386815s CPU (107.2%)

RUN-1004 : used memory is 309 MB, reserved memory is 281 MB, peak memory is 390 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  305   out of   4480    6.81%
#reg                  299   out of   4480    6.67%
#le                   504
  #lut only           205   out of    504   40.67%
  #reg only           199   out of    504   39.48%
  #lut&reg            100   out of    504   19.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001111110000000000011111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 277
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 646, pip num: 5426
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 538 valid insts, and 14371 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001111110000000000011111 -f Quick_Start.btc" in  3.342454s wall, 10.093265s user + 0.046800s system = 10.140065s CPU (303.4%)

RUN-1004 : used memory is 309 MB, reserved memory is 281 MB, peak memory is 390 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.154131s wall, 1.123207s user + 0.078001s system = 1.201208s CPU (104.1%)

RUN-1004 : used memory is 389 MB, reserved memory is 361 MB, peak memory is 392 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.212896s wall, 3.120020s user + 0.187201s system = 3.307221s CPU (9.1%)

RUN-1004 : used memory is 388 MB, reserved memory is 360 MB, peak memory is 394 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.599123s wall, 0.358802s user + 0.015600s system = 0.374402s CPU (4.4%)

RUN-1004 : used memory is 315 MB, reserved memory is 289 MB, peak memory is 394 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.279005s wall, 5.101233s user + 0.343202s system = 5.444435s CPU (11.5%)

RUN-1004 : used memory is 303 MB, reserved memory is 278 MB, peak memory is 394 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 296/15 useful/useless nets, 219/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 213/51 useful/useless nets, 136/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 213/0 useful/useless nets, 136/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           81
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 221/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 236/0 useful/useless nets, 156/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 309/0 useful/useless nets, 229/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 294/0 useful/useless nets, 214/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (120 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 9 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 74/163 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   65   out of   4480    1.45%
#reg                   70   out of   4480    1.56%
#le                   130
  #lut only            60   out of    130   46.15%
  #reg only            65   out of    130   50.00%
  #lut&reg              5   out of    130    3.85%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |130   |65    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 0000000000011111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=2730)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=2730)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 858/177 useful/useless nets, 642/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 675/183 useful/useless nets, 459/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 675/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 714/0 useful/useless nets, 503/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 703/0 useful/useless nets, 492/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 797/1 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-1032 : 784/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 952/6 useful/useless nets, 742/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 846/0 useful/useless nets, 636/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/442 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.331456s wall, 1.294808s user + 0.109201s system = 1.404009s CPU (105.4%)

RUN-1004 : used memory is 308 MB, reserved memory is 281 MB, peak memory is 394 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 277 instances
RUN-1001 : 127 mslices, 127 lslices, 9 pads, 6 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 275 instances, 254 slices, 13 macros(94 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2258, tnet num: 644, tinst num: 275, tnode num: 2985, tedge num: 3803.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 340 clock pins, and constraint 719 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080926s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (192.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96476.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1179): len = 74083.4, overlap = 27
PHY-3002 : Step(1180): len = 63343.7, overlap = 27
PHY-3002 : Step(1181): len = 55813.7, overlap = 27
PHY-3002 : Step(1182): len = 49842.5, overlap = 27
PHY-3002 : Step(1183): len = 45757.4, overlap = 27
PHY-3002 : Step(1184): len = 41397.7, overlap = 28.75
PHY-3002 : Step(1185): len = 37819.9, overlap = 29
PHY-3002 : Step(1186): len = 33882.9, overlap = 30.5
PHY-3002 : Step(1187): len = 30673.8, overlap = 31.25
PHY-3002 : Step(1188): len = 27533.3, overlap = 31.25
PHY-3002 : Step(1189): len = 25256.2, overlap = 31.75
PHY-3002 : Step(1190): len = 22584.6, overlap = 32.75
PHY-3002 : Step(1191): len = 19702.4, overlap = 36
PHY-3002 : Step(1192): len = 18733.4, overlap = 37
PHY-3002 : Step(1193): len = 17269.9, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.42297e-06
PHY-3002 : Step(1194): len = 19930, overlap = 29.25
PHY-3002 : Step(1195): len = 20535.1, overlap = 29.25
PHY-3002 : Step(1196): len = 19482.5, overlap = 33
PHY-3002 : Step(1197): len = 19073, overlap = 33
PHY-3002 : Step(1198): len = 19174, overlap = 29.5
PHY-3002 : Step(1199): len = 19426.5, overlap = 35.5
PHY-3002 : Step(1200): len = 19105, overlap = 35.5
PHY-3002 : Step(1201): len = 18916, overlap = 35.75
PHY-3002 : Step(1202): len = 18919.7, overlap = 31.75
PHY-3002 : Step(1203): len = 18983.9, overlap = 31.5
PHY-3002 : Step(1204): len = 19053.3, overlap = 37.25
PHY-3002 : Step(1205): len = 18876.4, overlap = 37.5
PHY-3002 : Step(1206): len = 18732.9, overlap = 37.25
PHY-3002 : Step(1207): len = 18777.3, overlap = 36.5
PHY-3002 : Step(1208): len = 19050.7, overlap = 35.75
PHY-3002 : Step(1209): len = 18714.3, overlap = 35.25
PHY-3002 : Step(1210): len = 18721.1, overlap = 34.5
PHY-3002 : Step(1211): len = 18811.5, overlap = 32.5
PHY-3002 : Step(1212): len = 18649.8, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.88459e-05
PHY-3002 : Step(1213): len = 18880.7, overlap = 35.25
PHY-3002 : Step(1214): len = 19024.8, overlap = 30.5
PHY-3002 : Step(1215): len = 19134.7, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.76919e-05
PHY-3002 : Step(1216): len = 19343.1, overlap = 30.25
PHY-3002 : Step(1217): len = 19441, overlap = 30.25
PHY-3002 : Step(1218): len = 19389.1, overlap = 29.5
PHY-3002 : Step(1219): len = 19494.9, overlap = 29
PHY-3002 : Step(1220): len = 19722, overlap = 29
PHY-3002 : Step(1221): len = 19848.8, overlap = 29
PHY-3002 : Step(1222): len = 19863.5, overlap = 29
PHY-3002 : Step(1223): len = 19978.4, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007310s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.15497e-06
PHY-3002 : Step(1224): len = 21348, overlap = 14.5
PHY-3002 : Step(1225): len = 21348, overlap = 14.5
PHY-3002 : Step(1226): len = 21110.9, overlap = 15
PHY-3002 : Step(1227): len = 21088.3, overlap = 15.5
PHY-3002 : Step(1228): len = 21064.9, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.30994e-06
PHY-3002 : Step(1229): len = 20994.2, overlap = 15.75
PHY-3002 : Step(1230): len = 20994.2, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.61987e-06
PHY-3002 : Step(1231): len = 20998.7, overlap = 15.5
PHY-3002 : Step(1232): len = 20998.7, overlap = 15.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.6539e-06
PHY-3002 : Step(1233): len = 21036.1, overlap = 34.25
PHY-3002 : Step(1234): len = 21036.1, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.33078e-05
PHY-3002 : Step(1235): len = 21149.3, overlap = 33.5
PHY-3002 : Step(1236): len = 21392.2, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66156e-05
PHY-3002 : Step(1237): len = 21388.7, overlap = 30.5
PHY-3002 : Step(1238): len = 22137, overlap = 29.75
PHY-3002 : Step(1239): len = 22338.1, overlap = 27.75
PHY-3002 : Step(1240): len = 22291.2, overlap = 28.5
PHY-3002 : Step(1241): len = 22291.2, overlap = 28.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32312e-05
PHY-3002 : Step(1242): len = 22451.9, overlap = 29.5
PHY-3002 : Step(1243): len = 22594.8, overlap = 29
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000106462
PHY-3002 : Step(1244): len = 22989.9, overlap = 27.75
PHY-3002 : Step(1245): len = 23886.4, overlap = 26.25
PHY-3002 : Step(1246): len = 23815.9, overlap = 26.5
PHY-3002 : Step(1247): len = 23816.4, overlap = 25.5
PHY-3002 : Step(1248): len = 23877.3, overlap = 24.25
PHY-3002 : Step(1249): len = 23876.9, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000211624
PHY-3002 : Step(1250): len = 24328.1, overlap = 22.75
PHY-3002 : Step(1251): len = 24644.3, overlap = 21.75
PHY-3002 : Step(1252): len = 24754, overlap = 18.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000423249
PHY-3002 : Step(1253): len = 25050.1, overlap = 19.75
PHY-3002 : Step(1254): len = 25452.6, overlap = 19.75
PHY-3002 : Step(1255): len = 25674.8, overlap = 23
PHY-3002 : Step(1256): len = 25637.3, overlap = 22
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000846497
PHY-3002 : Step(1257): len = 25889.5, overlap = 22
PHY-3002 : Step(1258): len = 26284.8, overlap = 23.25
PHY-3002 : Step(1259): len = 26429.6, overlap = 24
PHY-3002 : Step(1260): len = 26518, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044665s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (174.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000555854
PHY-3002 : Step(1261): len = 27438.3, overlap = 4.5
PHY-3002 : Step(1262): len = 27276.4, overlap = 6.75
PHY-3002 : Step(1263): len = 26914.8, overlap = 8.25
PHY-3002 : Step(1264): len = 26778.2, overlap = 10
PHY-3002 : Step(1265): len = 26642.7, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109107
PHY-3002 : Step(1266): len = 26798.2, overlap = 11.25
PHY-3002 : Step(1267): len = 26859.3, overlap = 10.75
PHY-3002 : Step(1268): len = 26934.3, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00218214
PHY-3002 : Step(1269): len = 26999.7, overlap = 10.75
PHY-3002 : Step(1270): len = 27032.7, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005466s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27462.3, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 14, deltaY = 6.
PHY-3001 : Final: Len = 27702.3, Over = 0
RUN-1003 : finish command "place" in  1.848556s wall, 3.338421s user + 0.998406s system = 4.336828s CPU (234.6%)

RUN-1004 : used memory is 311 MB, reserved memory is 283 MB, peak memory is 394 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 191 to 152
PHY-1001 : Pin misalignment score is improved from 152 to 152
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 277 instances
RUN-1001 : 127 mslices, 127 lslices, 9 pads, 6 brams, 0 dsps
RUN-1001 : There are total 646 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 40416, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 40672, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 40728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 40720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020464s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (152.5%)

PHY-1001 : End global routing;  0.049693s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (94.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039652s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (157.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 60552, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.488485s wall, 1.716011s user + 0.046800s system = 1.762811s CPU (118.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 60304, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.033811s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 60320, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 60320
PHY-1001 : End DR Iter 2; 0.009089s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (171.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.178318s wall, 2.324415s user + 0.078001s system = 2.402415s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.336210s wall, 2.527216s user + 0.078001s system = 2.605217s CPU (111.5%)

RUN-1004 : used memory is 316 MB, reserved memory is 289 MB, peak memory is 394 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  305   out of   4480    6.81%
#reg                  299   out of   4480    6.67%
#le                   504
  #lut only           205   out of    504   40.67%
  #reg only           199   out of    504   39.48%
  #lut&reg            100   out of    504   19.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001111110000000000011111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 277
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 646, pip num: 5425
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 538 valid insts, and 14369 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001111110000000000011111 -f Quick_Start.btc" in  2.948408s wall, 9.812463s user + 0.093601s system = 9.906064s CPU (336.0%)

RUN-1004 : used memory is 316 MB, reserved memory is 289 MB, peak memory is 394 MB
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.240240s wall, 1.185608s user + 0.078001s system = 1.263608s CPU (101.9%)

RUN-1004 : used memory is 390 MB, reserved memory is 363 MB, peak memory is 394 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.519962s wall, 3.307221s user + 0.187201s system = 3.494422s CPU (9.6%)

RUN-1004 : used memory is 392 MB, reserved memory is 365 MB, peak memory is 395 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.606745s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (4.0%)

RUN-1004 : used memory is 323 MB, reserved memory is 296 MB, peak memory is 395 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.728769s wall, 5.304034s user + 0.374402s system = 5.678436s CPU (11.9%)

RUN-1004 : used memory is 312 MB, reserved memory is 286 MB, peak memory is 395 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_4096x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_4096x45_sub_000000_008
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_4096x45_sub_000000_016
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_4096x45_sub_000000_024
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_4096x45_sub_000000_032
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_4096x45_sub_000000_040
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 200/39 useful/useless nets, 147/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 165/27 useful/useless nets, 112/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 165/0 useful/useless nets, 112/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 117/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 188/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 237/0 useful/useless nets, 181/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 222/0 useful/useless nets, 166/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 46 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/119 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   46   out of   4480    1.03%
#le                    77
  #lut only            31   out of     77   40.26%
  #reg only            30   out of     77   38.96%
  #lut&reg             16   out of     77   20.78%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |46    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 0000000000011111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=2730)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=2730)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=2730)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 788/177 useful/useless nets, 616/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 605/183 useful/useless nets, 433/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 605/0 useful/useless nets, 433/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 644/0 useful/useless nets, 477/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 633/0 useful/useless nets, 466/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 727/1 useful/useless nets, 561/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-1032 : 714/0 useful/useless nets, 548/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 882/6 useful/useless nets, 716/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 776/0 useful/useless nets, 610/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 37 SEQ (715 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 136 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 243/417 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.393590s wall, 1.279208s user + 0.140401s system = 1.419609s CPU (101.9%)

RUN-1004 : used memory is 321 MB, reserved memory is 294 MB, peak memory is 395 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 252 instances
RUN-1001 : 114 mslices, 115 lslices, 9 pads, 6 brams, 0 dsps
RUN-1001 : There are total 600 nets
RUN-1001 : 369 nets have 2 pins
RUN-1001 : 186 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 250 instances, 229 slices, 13 macros(85 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2122, tnet num: 598, tinst num: 250, tnode num: 2805, tedge num: 3589.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 320 clock pins, and constraint 675 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077867s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (200.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 93708
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.938661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1271): len = 69248.6, overlap = 27
PHY-3002 : Step(1272): len = 58059.9, overlap = 27
PHY-3002 : Step(1273): len = 50174.3, overlap = 27
PHY-3002 : Step(1274): len = 43012.2, overlap = 27
PHY-3002 : Step(1275): len = 38667, overlap = 27
PHY-3002 : Step(1276): len = 34412.1, overlap = 29.25
PHY-3002 : Step(1277): len = 30086.9, overlap = 30.25
PHY-3002 : Step(1278): len = 27040.9, overlap = 32.25
PHY-3002 : Step(1279): len = 24262.4, overlap = 33.75
PHY-3002 : Step(1280): len = 21741, overlap = 35
PHY-3002 : Step(1281): len = 19491.9, overlap = 37.25
PHY-3002 : Step(1282): len = 17629.5, overlap = 37.75
PHY-3002 : Step(1283): len = 16483.9, overlap = 39
PHY-3002 : Step(1284): len = 15594.7, overlap = 40.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.57124e-06
PHY-3002 : Step(1285): len = 17219.2, overlap = 36.25
PHY-3002 : Step(1286): len = 17779.7, overlap = 32
PHY-3002 : Step(1287): len = 17069.2, overlap = 32.25
PHY-3002 : Step(1288): len = 16559.6, overlap = 36.75
PHY-3002 : Step(1289): len = 16049.4, overlap = 37
PHY-3002 : Step(1290): len = 15632.6, overlap = 37.25
PHY-3002 : Step(1291): len = 15676.1, overlap = 33.5
PHY-3002 : Step(1292): len = 15382.6, overlap = 38.25
PHY-3002 : Step(1293): len = 15284.2, overlap = 38.25
PHY-3002 : Step(1294): len = 15199.3, overlap = 39
PHY-3002 : Step(1295): len = 15130.4, overlap = 39.75
PHY-3002 : Step(1296): len = 14976.2, overlap = 40
PHY-3002 : Step(1297): len = 14913.6, overlap = 40
PHY-3002 : Step(1298): len = 14729.9, overlap = 40.5
PHY-3002 : Step(1299): len = 14676.1, overlap = 40
PHY-3002 : Step(1300): len = 14812.7, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.14248e-06
PHY-3002 : Step(1301): len = 14973.9, overlap = 38.25
PHY-3002 : Step(1302): len = 14932.5, overlap = 38.25
PHY-3002 : Step(1303): len = 14891.1, overlap = 38.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.8285e-05
PHY-3002 : Step(1304): len = 15131.2, overlap = 42.5
PHY-3002 : Step(1305): len = 15238.4, overlap = 42.25
PHY-3002 : Step(1306): len = 15272.6, overlap = 42.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.65699e-05
PHY-3002 : Step(1307): len = 15340.5, overlap = 41.5
PHY-3002 : Step(1308): len = 15465.7, overlap = 36.75
PHY-3002 : Step(1309): len = 15582.9, overlap = 36.5
PHY-3002 : Step(1310): len = 15650.8, overlap = 40.75
PHY-3002 : Step(1311): len = 15616.4, overlap = 40.75
PHY-3002 : Step(1312): len = 15755.3, overlap = 40.75
PHY-3002 : Step(1313): len = 16022.6, overlap = 40
PHY-3002 : Step(1314): len = 16026.6, overlap = 40
PHY-3002 : Step(1315): len = 16188.6, overlap = 39
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.41291e-05
PHY-3002 : Step(1316): len = 16266.3, overlap = 34.5
PHY-3002 : Step(1317): len = 16403.8, overlap = 33.75
PHY-3002 : Step(1318): len = 16698.6, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.98538e-05
PHY-3002 : Step(1319): len = 16717.3, overlap = 33.5
PHY-3002 : Step(1320): len = 16758.2, overlap = 33.25
PHY-3002 : Step(1321): len = 16793, overlap = 32.5
PHY-3002 : Step(1322): len = 16840.5, overlap = 31.5
PHY-3002 : Step(1323): len = 16901.2, overlap = 31.5
PHY-3002 : Step(1324): len = 17025.2, overlap = 24.25
PHY-3002 : Step(1325): len = 17140.6, overlap = 23.25
PHY-3002 : Step(1326): len = 17143.4, overlap = 23
PHY-3002 : Step(1327): len = 17205.5, overlap = 22.75
PHY-3002 : Step(1328): len = 17425.5, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003472s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.01787e-06
PHY-3002 : Step(1329): len = 19073.8, overlap = 12.75
PHY-3002 : Step(1330): len = 19005.8, overlap = 14.25
PHY-3002 : Step(1331): len = 18818.7, overlap = 14
PHY-3002 : Step(1332): len = 18772.7, overlap = 14
PHY-3002 : Step(1333): len = 18712.7, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.03573e-06
PHY-3002 : Step(1334): len = 18628.7, overlap = 14.25
PHY-3002 : Step(1335): len = 18628.7, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.07147e-06
PHY-3002 : Step(1336): len = 18634.8, overlap = 14.25
PHY-3002 : Step(1337): len = 18634.8, overlap = 14.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.72836e-06
PHY-3002 : Step(1338): len = 18653.7, overlap = 29.75
PHY-3002 : Step(1339): len = 18653.7, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.34567e-05
PHY-3002 : Step(1340): len = 18872.3, overlap = 29.25
PHY-3002 : Step(1341): len = 18944.2, overlap = 29
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.69134e-05
PHY-3002 : Step(1342): len = 19054.8, overlap = 28
PHY-3002 : Step(1343): len = 19655.6, overlap = 28
PHY-3002 : Step(1344): len = 19950.9, overlap = 27
PHY-3002 : Step(1345): len = 19881.7, overlap = 27
PHY-3002 : Step(1346): len = 19877.7, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.38269e-05
PHY-3002 : Step(1347): len = 20074.1, overlap = 26.25
PHY-3002 : Step(1348): len = 20231.2, overlap = 26
PHY-3002 : Step(1349): len = 20375.4, overlap = 24.25
PHY-3002 : Step(1350): len = 20640.3, overlap = 22.25
PHY-3002 : Step(1351): len = 20821.9, overlap = 21.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000107654
PHY-3002 : Step(1352): len = 21056.2, overlap = 21.75
PHY-3002 : Step(1353): len = 21348.4, overlap = 21.25
PHY-3002 : Step(1354): len = 21490.5, overlap = 22
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000215308
PHY-3002 : Step(1355): len = 21804.2, overlap = 21.75
PHY-3002 : Step(1356): len = 22184.7, overlap = 20.75
PHY-3002 : Step(1357): len = 22336.3, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000430615
PHY-3002 : Step(1358): len = 22548.7, overlap = 18.75
PHY-3002 : Step(1359): len = 22831.8, overlap = 19
PHY-3002 : Step(1360): len = 23108.3, overlap = 18.75
PHY-3002 : Step(1361): len = 23215, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.072755s wall, 0.062400s user + 0.031200s system = 0.093601s CPU (128.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.938661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000523847
PHY-3002 : Step(1362): len = 24123, overlap = 3.25
PHY-3002 : Step(1363): len = 23838.2, overlap = 6.25
PHY-3002 : Step(1364): len = 23539.7, overlap = 9.5
PHY-3002 : Step(1365): len = 23377.3, overlap = 10.5
PHY-3002 : Step(1366): len = 23319.5, overlap = 12
PHY-3002 : Step(1367): len = 23258.7, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00104769
PHY-3002 : Step(1368): len = 23466.8, overlap = 12.5
PHY-3002 : Step(1369): len = 23581.4, overlap = 12
PHY-3002 : Step(1370): len = 23578.3, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00209539
PHY-3002 : Step(1371): len = 23701.8, overlap = 12
PHY-3002 : Step(1372): len = 23801.3, overlap = 11.75
PHY-3002 : Step(1373): len = 23865.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006841s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 24183.3, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 6, deltaY = 3.
PHY-3001 : Final: Len = 24419.3, Over = 0
RUN-1003 : finish command "place" in  2.043964s wall, 3.338421s user + 1.029607s system = 4.368028s CPU (213.7%)

RUN-1004 : used memory is 321 MB, reserved memory is 294 MB, peak memory is 395 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 196 to 161
PHY-1001 : Pin misalignment score is improved from 161 to 160
PHY-1001 : Pin misalignment score is improved from 160 to 160
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 252 instances
RUN-1001 : 114 mslices, 115 lslices, 9 pads, 6 brams, 0 dsps
RUN-1001 : There are total 600 nets
RUN-1001 : 369 nets have 2 pins
RUN-1001 : 186 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 34184, over cnt = 18(0%), over = 22, worst = 2
PHY-1002 : len = 34312, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 34416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016180s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.4%)

PHY-1001 : End global routing;  0.050090s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (93.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033684s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 51704, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.198463s wall, 1.341609s user + 0.015600s system = 1.357209s CPU (113.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51688, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.010627s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (146.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 51752, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 51752
PHY-1001 : End DR Iter 2; 0.008297s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (188.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.781840s wall, 1.887612s user + 0.046800s system = 1.934412s CPU (108.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.957971s wall, 2.106013s user + 0.046800s system = 2.152814s CPU (110.0%)

RUN-1004 : used memory is 322 MB, reserved memory is 296 MB, peak memory is 395 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  287   out of   4480    6.41%
#reg                  275   out of   4480    6.14%
#le                   452
  #lut only           177   out of    452   39.16%
  #reg only           165   out of    452   36.50%
  #lut&reg            110   out of    452   24.34%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001111110000000000011111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 600, pip num: 5000
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13283 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000001111110000000000011111 -f Quick_Start.btc" in  3.120815s wall, 9.531661s user + 0.031200s system = 9.562861s CPU (306.4%)

RUN-1004 : used memory is 322 MB, reserved memory is 296 MB, peak memory is 395 MB
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.147179s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (103.3%)

RUN-1004 : used memory is 392 MB, reserved memory is 365 MB, peak memory is 396 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.905281s wall, 2.901619s user + 0.124801s system = 3.026419s CPU (8.4%)

RUN-1004 : used memory is 394 MB, reserved memory is 367 MB, peak memory is 397 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.525097s wall, 0.265202s user + 0.046800s system = 0.312002s CPU (3.7%)

RUN-1004 : used memory is 321 MB, reserved memory is 294 MB, peak memory is 397 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.895575s wall, 4.804831s user + 0.280802s system = 5.085633s CPU (10.8%)

RUN-1004 : used memory is 310 MB, reserved memory is 284 MB, peak memory is 397 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 45 trigger nets, 77 data nets.
KIT-1004 : Chipwatcher code = 0100001011101011
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=223,STOP_LEN=2730,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=3,BUS1_WIDTH=13,BUS2_WIDTH=24) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=3,BUS1_WIDTH=13,BUS2_WIDTH=24,STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=24) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=2730) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
SYN-8001 ERROR: BRAM capacity is not enough.
GUI-8306 ERROR: compile chipwatcher failed!
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 45 trigger nets, 77 data nets.
KIT-1004 : Chipwatcher code = 0111110011010100
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=3,BUS1_WIDTH=13,BUS2_WIDTH=24) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=3,BUS1_WIDTH=13,BUS2_WIDTH=24,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=24) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=3,BUS1_WIDTH=13,BUS2_WIDTH=24)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=3,BUS1_WIDTH=13,BUS2_WIDTH=24,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=24)"
SYN-1012 : SanityCheck: Model "detect_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=3,BUS1_WIDTH=13,BUS2_WIDTH=24)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=223)
SYN-1011 : Flatten model register(CTRL_REG_LEN=223)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=3,BUS1_WIDTH=13,BUS2_WIDTH=24,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=24)
SYN-1011 : Flatten model detect_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 12 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1186/465 useful/useless nets, 1014/310 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 961 better
SYN-1014 : Optimize round 2
SYN-1032 : 835/352 useful/useless nets, 663/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 872/0 useful/useless nets, 704/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 863/0 useful/useless nets, 695/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1054/0 useful/useless nets, 886/0 useful/useless insts
SYN-1016 : Merged 45 instances.
SYN-2501 : Optimize round 1, 52 better
SYN-2501 : Optimize round 2
SYN-1032 : 1009/0 useful/useless nets, 841/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 1258/6 useful/useless nets, 1090/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 142 (3.85), #lev = 7 (2.64)
SYN-3001 : Mapper mapped 301 instances into 142 LUTs, name keeping = 45%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1093/0 useful/useless nets, 925/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 437 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 138 adder to BLE ...
SYN-4008 : Packed 138 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 142 LUT to BLE ...
SYN-4008 : Packed 142 LUT and 58 SEQ to BLE.
SYN-4003 : Packing 379 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (379 nodes)...
SYN-4004 : #1: Packed 71 SEQ (1327 nodes)...
SYN-4005 : Packed 71 SEQ with LUT/SLICE
SYN-4006 : 28 single LUT's are left
SYN-4006 : 308 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 450/656 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.344332s wall, 1.263608s user + 0.109201s system = 1.372809s CPU (102.1%)

RUN-1004 : used memory is 305 MB, reserved memory is 278 MB, peak memory is 397 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.951573s wall, 1.903212s user + 0.109201s system = 2.012413s CPU (103.1%)

RUN-1004 : used memory is 305 MB, reserved memory is 278 MB, peak memory is 397 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (166 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 388 instances
RUN-1001 : 183 mslices, 183 lslices, 9 pads, 5 brams, 0 dsps
RUN-1001 : There are total 875 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 319 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 386 instances, 366 slices, 17 macros(118 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 3219, tnet num: 873, tinst num: 386, tnode num: 4409, tedge num: 5360.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 873 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 530 clock pins, and constraint 1182 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.108223s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (115.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 128364
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.901964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1374): len = 103556, overlap = 22.5
PHY-3002 : Step(1375): len = 90760.5, overlap = 22.5
PHY-3002 : Step(1376): len = 82070.6, overlap = 23.5
PHY-3002 : Step(1377): len = 74737.5, overlap = 23.25
PHY-3002 : Step(1378): len = 68393.4, overlap = 22.75
PHY-3002 : Step(1379): len = 62969.9, overlap = 22.5
PHY-3002 : Step(1380): len = 58442.4, overlap = 22.5
PHY-3002 : Step(1381): len = 54507.4, overlap = 23.75
PHY-3002 : Step(1382): len = 51072.6, overlap = 24
PHY-3002 : Step(1383): len = 47580.1, overlap = 25.5
PHY-3002 : Step(1384): len = 44213.5, overlap = 25.5
PHY-3002 : Step(1385): len = 40862.5, overlap = 27.25
PHY-3002 : Step(1386): len = 37636.8, overlap = 28
PHY-3002 : Step(1387): len = 34602.7, overlap = 28.5
PHY-3002 : Step(1388): len = 31703.6, overlap = 31.75
PHY-3002 : Step(1389): len = 29619.9, overlap = 33.5
PHY-3002 : Step(1390): len = 27390.2, overlap = 35.75
PHY-3002 : Step(1391): len = 23917.7, overlap = 40
PHY-3002 : Step(1392): len = 22514.8, overlap = 41
PHY-3002 : Step(1393): len = 20568.3, overlap = 44.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.63487e-06
PHY-3002 : Step(1394): len = 20225.7, overlap = 44
PHY-3002 : Step(1395): len = 20338.4, overlap = 44
PHY-3002 : Step(1396): len = 20539.2, overlap = 39.5
PHY-3002 : Step(1397): len = 20438.5, overlap = 39.75
PHY-3002 : Step(1398): len = 20598.1, overlap = 40
PHY-3002 : Step(1399): len = 20470.8, overlap = 36
PHY-3002 : Step(1400): len = 20018.4, overlap = 36.25
PHY-3002 : Step(1401): len = 19422.3, overlap = 46.25
PHY-3002 : Step(1402): len = 19216.2, overlap = 47
PHY-3002 : Step(1403): len = 19383.9, overlap = 41.75
PHY-3002 : Step(1404): len = 19600.5, overlap = 36.5
PHY-3002 : Step(1405): len = 19743.4, overlap = 36.5
PHY-3002 : Step(1406): len = 19796.5, overlap = 36
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.26974e-06
PHY-3002 : Step(1407): len = 20115.6, overlap = 40.25
PHY-3002 : Step(1408): len = 20240.1, overlap = 40
PHY-3002 : Step(1409): len = 20155.3, overlap = 35.5
PHY-3002 : Step(1410): len = 20063.7, overlap = 35
PHY-3002 : Step(1411): len = 20143.1, overlap = 35
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004679s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.901964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.76341e-07
PHY-3002 : Step(1412): len = 23364.7, overlap = 30.75
PHY-3002 : Step(1413): len = 23036.4, overlap = 33.5
PHY-3002 : Step(1414): len = 22330.5, overlap = 36.75
PHY-3002 : Step(1415): len = 21763.2, overlap = 36.75
PHY-3002 : Step(1416): len = 21392.6, overlap = 39
PHY-3002 : Step(1417): len = 21079.2, overlap = 39.25
PHY-3002 : Step(1418): len = 20855.8, overlap = 40.25
PHY-3002 : Step(1419): len = 20647.8, overlap = 42.25
PHY-3002 : Step(1420): len = 20435.9, overlap = 42.25
PHY-3002 : Step(1421): len = 20066.3, overlap = 42.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55268e-06
PHY-3002 : Step(1422): len = 20001.1, overlap = 42.5
PHY-3002 : Step(1423): len = 19981.9, overlap = 42.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.10536e-06
PHY-3002 : Step(1424): len = 19941.9, overlap = 42
PHY-3002 : Step(1425): len = 19941.9, overlap = 42
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.28022e-06
PHY-3002 : Step(1426): len = 20021.3, overlap = 40.75
PHY-3002 : Step(1427): len = 20302.4, overlap = 38.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.05963e-06
PHY-3002 : Step(1428): len = 20137.8, overlap = 38.25
PHY-3002 : Step(1429): len = 21174.5, overlap = 33
PHY-3002 : Step(1430): len = 22433.5, overlap = 20
PHY-3002 : Step(1431): len = 22364.3, overlap = 20.25
PHY-3002 : Step(1432): len = 22364.4, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.61193e-05
PHY-3002 : Step(1433): len = 22339.7, overlap = 20.5
PHY-3002 : Step(1434): len = 22611.1, overlap = 19.25
PHY-3002 : Step(1435): len = 23265.3, overlap = 16.25
PHY-3002 : Step(1436): len = 23182, overlap = 14.75
PHY-3002 : Step(1437): len = 23260, overlap = 14.25
PHY-3002 : Step(1438): len = 23304.5, overlap = 13.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.22385e-05
PHY-3002 : Step(1439): len = 23559.5, overlap = 12.75
PHY-3002 : Step(1440): len = 23891.9, overlap = 12
PHY-3002 : Step(1441): len = 24082.1, overlap = 9
PHY-3002 : Step(1442): len = 24280.6, overlap = 9
PHY-3002 : Step(1443): len = 24459.6, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.901964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.05351e-05
PHY-3002 : Step(1444): len = 24363.5, overlap = 42.25
PHY-3002 : Step(1445): len = 24449.9, overlap = 38.25
PHY-3002 : Step(1446): len = 24202.9, overlap = 37.5
PHY-3002 : Step(1447): len = 24016.3, overlap = 37.25
PHY-3002 : Step(1448): len = 23880.8, overlap = 37.5
PHY-3002 : Step(1449): len = 23616.3, overlap = 37.5
PHY-3002 : Step(1450): len = 23621.2, overlap = 38
PHY-3002 : Step(1451): len = 23513.5, overlap = 39
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.10702e-05
PHY-3002 : Step(1452): len = 23537.5, overlap = 38.5
PHY-3002 : Step(1453): len = 23697, overlap = 38.75
PHY-3002 : Step(1454): len = 23856.2, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012214
PHY-3002 : Step(1455): len = 24369.4, overlap = 37
PHY-3002 : Step(1456): len = 24946.2, overlap = 36
PHY-3002 : Step(1457): len = 25225.1, overlap = 36.25
PHY-3002 : Step(1458): len = 25191.9, overlap = 35.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000244281
PHY-3002 : Step(1459): len = 25717.4, overlap = 35.75
PHY-3002 : Step(1460): len = 26162.9, overlap = 35.25
PHY-3002 : Step(1461): len = 26474.9, overlap = 33.75
PHY-3002 : Step(1462): len = 26605.6, overlap = 34
PHY-3002 : Step(1463): len = 26668.9, overlap = 33.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000488562
PHY-3002 : Step(1464): len = 27230.1, overlap = 33.75
PHY-3002 : Step(1465): len = 27586.1, overlap = 33
PHY-3002 : Step(1466): len = 27696.5, overlap = 33.25
PHY-3002 : Step(1467): len = 27636.6, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.085006s wall, 0.062400s user + 0.078001s system = 0.140401s CPU (165.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.901964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000366103
PHY-3002 : Step(1468): len = 28438.6, overlap = 4.5
PHY-3002 : Step(1469): len = 28007.4, overlap = 9.75
PHY-3002 : Step(1470): len = 27599.6, overlap = 16.25
PHY-3002 : Step(1471): len = 27265, overlap = 19.75
PHY-3002 : Step(1472): len = 27196.2, overlap = 21.5
PHY-3002 : Step(1473): len = 27265.4, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000732206
PHY-3002 : Step(1474): len = 27549.9, overlap = 21.5
PHY-3002 : Step(1475): len = 27742.7, overlap = 20.75
PHY-3002 : Step(1476): len = 27722.2, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127685
PHY-3002 : Step(1477): len = 27862, overlap = 20.75
PHY-3002 : Step(1478): len = 28053.7, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006095s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 29030, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 13 instances has been re-located, deltaX = 16, deltaY = 4.
PHY-3001 : Final: Len = 29352, Over = 0
RUN-1003 : finish command "place" in  2.420727s wall, 4.243227s user + 0.655204s system = 4.898431s CPU (202.4%)

RUN-1004 : used memory is 307 MB, reserved memory is 281 MB, peak memory is 397 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 245 to 181
PHY-1001 : Pin misalignment score is improved from 181 to 178
PHY-1001 : Pin misalignment score is improved from 178 to 178
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 388 instances
RUN-1001 : 183 mslices, 183 lslices, 9 pads, 5 brams, 0 dsps
RUN-1001 : There are total 875 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 319 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 46984, over cnt = 40(0%), over = 50, worst = 2
PHY-1002 : len = 47336, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 47512, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 47400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021187s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (294.5%)

PHY-1001 : End global routing;  0.055772s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (195.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034352s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (90.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 74392, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.207826s wall, 1.404009s user + 0.078001s system = 1.482009s CPU (122.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 74272, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.019130s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (81.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 74368, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 74368
PHY-1001 : End DR Iter 2; 0.010250s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (152.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.888851s wall, 2.059213s user + 0.124801s system = 2.184014s CPU (115.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.077418s wall, 2.293215s user + 0.140401s system = 2.433616s CPU (117.1%)

RUN-1004 : used memory is 322 MB, reserved memory is 296 MB, peak memory is 397 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  387   out of   4480    8.64%
#reg                  483   out of   4480   10.78%
#le                   725
  #lut only           242   out of    725   33.38%
  #reg only           338   out of    725   46.62%
  #lut&reg            145   out of    725   20.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000110001010111110011010100 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 388
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 875, pip num: 7279
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 566 valid insts, and 18704 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000110001010111110011010100 -f Quick_Start.btc" in  3.205942s wall, 10.654868s user + 0.046800s system = 10.701669s CPU (333.8%)

RUN-1004 : used memory is 324 MB, reserved memory is 297 MB, peak memory is 397 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.207804s wall, 1.201208s user + 0.046800s system = 1.248008s CPU (103.3%)

RUN-1004 : used memory is 419 MB, reserved memory is 392 MB, peak memory is 423 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.956178s wall, 3.603623s user + 0.218401s system = 3.822024s CPU (10.3%)

RUN-1004 : used memory is 421 MB, reserved memory is 394 MB, peak memory is 424 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.641811s wall, 0.421203s user + 0.046800s system = 0.468003s CPU (5.4%)

RUN-1004 : used memory is 353 MB, reserved memory is 325 MB, peak memory is 424 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.179732s wall, 5.725237s user + 0.436803s system = 6.162039s CPU (12.8%)

RUN-1004 : used memory is 341 MB, reserved memory is 316 MB, peak memory is 424 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 11000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x77_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x77_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x77_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x77_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x77_sub_000000_064
KIT-1004 : ChipWatcher: write ctrl reg value: 11000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000
GUI-1001 : Delete led_cnt successfully
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 29 trigger nets, 61 data nets.
KIT-1004 : Chipwatcher code = 1011010001111000
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=223)
SYN-1011 : Flatten model register(CTRL_REG_LEN=223)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 12 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1138/513 useful/useless nets, 966/342 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 1009 better
SYN-1014 : Optimize round 2
SYN-1032 : 803/336 useful/useless nets, 631/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 838/0 useful/useless nets, 669/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 831/0 useful/useless nets, 662/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 974/0 useful/useless nets, 805/0 useful/useless insts
SYN-1016 : Merged 29 instances.
SYN-2501 : Optimize round 1, 36 better
SYN-2501 : Optimize round 2
SYN-1032 : 945/0 useful/useless nets, 776/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 1162/6 useful/useless nets, 993/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 130 (3.82), #lev = 5 (2.61)
SYN-3001 : Mapper mapped 269 instances into 130 LUTs, name keeping = 48%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1017/0 useful/useless nets, 848/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 405 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 106 adder to BLE ...
SYN-4008 : Packed 106 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 130 LUT to BLE ...
SYN-4008 : Packed 130 LUT and 58 SEQ to BLE.
SYN-4003 : Packing 347 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (347 nodes)...
SYN-4004 : #1: Packed 60 SEQ (1157 nodes)...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 287 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 417/606 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.204184s wall, 1.170008s user + 0.078001s system = 1.248008s CPU (103.6%)

RUN-1004 : used memory is 342 MB, reserved memory is 315 MB, peak memory is 424 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.807619s wall, 1.794012s user + 0.078001s system = 1.872012s CPU (103.6%)

RUN-1004 : used memory is 342 MB, reserved memory is 315 MB, peak memory is 424 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (158 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 352 instances, 333 slices, 17 macros(102 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2931, tnet num: 813, tinst num: 352, tnode num: 4045, tedge num: 4892.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 494 clock pins, and constraint 1106 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.120121s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (116.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 117400
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1479): len = 97315.1, overlap = 18
PHY-3002 : Step(1480): len = 85461, overlap = 18
PHY-3002 : Step(1481): len = 76193.7, overlap = 18
PHY-3002 : Step(1482): len = 68648.3, overlap = 18
PHY-3002 : Step(1483): len = 62104.6, overlap = 18
PHY-3002 : Step(1484): len = 56439.1, overlap = 18.25
PHY-3002 : Step(1485): len = 51171.8, overlap = 20
PHY-3002 : Step(1486): len = 46604.9, overlap = 18.75
PHY-3002 : Step(1487): len = 42545.5, overlap = 19.75
PHY-3002 : Step(1488): len = 38794.8, overlap = 21.75
PHY-3002 : Step(1489): len = 35293.5, overlap = 23
PHY-3002 : Step(1490): len = 32188.2, overlap = 23.5
PHY-3002 : Step(1491): len = 29869.3, overlap = 25
PHY-3002 : Step(1492): len = 27398.1, overlap = 25.75
PHY-3002 : Step(1493): len = 24799.6, overlap = 25.5
PHY-3002 : Step(1494): len = 22809, overlap = 28
PHY-3002 : Step(1495): len = 21219.5, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46445e-06
PHY-3002 : Step(1496): len = 21500.2, overlap = 28.75
PHY-3002 : Step(1497): len = 21850.5, overlap = 20
PHY-3002 : Step(1498): len = 21913.7, overlap = 20.25
PHY-3002 : Step(1499): len = 21449.6, overlap = 24.5
PHY-3002 : Step(1500): len = 21270.3, overlap = 25.5
PHY-3002 : Step(1501): len = 21217.8, overlap = 25.5
PHY-3002 : Step(1502): len = 20365.7, overlap = 22
PHY-3002 : Step(1503): len = 20024.4, overlap = 22.75
PHY-3002 : Step(1504): len = 20169.6, overlap = 28.5
PHY-3002 : Step(1505): len = 19909.8, overlap = 28.75
PHY-3002 : Step(1506): len = 20107.2, overlap = 29
PHY-3002 : Step(1507): len = 19921.1, overlap = 25
PHY-3002 : Step(1508): len = 19531.3, overlap = 24.75
PHY-3002 : Step(1509): len = 19600.9, overlap = 28.5
PHY-3002 : Step(1510): len = 19672.7, overlap = 27.75
PHY-3002 : Step(1511): len = 19745.3, overlap = 27.25
PHY-3002 : Step(1512): len = 19467.9, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89289e-05
PHY-3002 : Step(1513): len = 19730.8, overlap = 27.25
PHY-3002 : Step(1514): len = 19855.8, overlap = 26.5
PHY-3002 : Step(1515): len = 19974, overlap = 26
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.29052e-05
PHY-3002 : Step(1516): len = 20008.7, overlap = 30.25
PHY-3002 : Step(1517): len = 20251.1, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004142s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1793e-06
PHY-3002 : Step(1518): len = 20852.9, overlap = 15
PHY-3002 : Step(1519): len = 20693, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.35859e-06
PHY-3002 : Step(1520): len = 20412.6, overlap = 19.75
PHY-3002 : Step(1521): len = 20318.3, overlap = 19.75
PHY-3002 : Step(1522): len = 20283.5, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.71718e-06
PHY-3002 : Step(1523): len = 20176.5, overlap = 20.75
PHY-3002 : Step(1524): len = 20184, overlap = 20.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00699e-05
PHY-3002 : Step(1525): len = 20200.1, overlap = 44
PHY-3002 : Step(1526): len = 20255.6, overlap = 43.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01398e-05
PHY-3002 : Step(1527): len = 20465.1, overlap = 41.25
PHY-3002 : Step(1528): len = 20972.6, overlap = 38
PHY-3002 : Step(1529): len = 21161, overlap = 37.75
PHY-3002 : Step(1530): len = 21141.4, overlap = 37.5
PHY-3002 : Step(1531): len = 21178.3, overlap = 37.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02797e-05
PHY-3002 : Step(1532): len = 21362.3, overlap = 37.5
PHY-3002 : Step(1533): len = 21594.5, overlap = 36.25
PHY-3002 : Step(1534): len = 21768.9, overlap = 32.75
PHY-3002 : Step(1535): len = 21936.8, overlap = 32
PHY-3002 : Step(1536): len = 22107.7, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.05593e-05
PHY-3002 : Step(1537): len = 22248.1, overlap = 30.75
PHY-3002 : Step(1538): len = 22461.5, overlap = 31.25
PHY-3002 : Step(1539): len = 22608.9, overlap = 30.5
PHY-3002 : Step(1540): len = 22813.2, overlap = 30.75
PHY-3002 : Step(1541): len = 22916, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000161119
PHY-3002 : Step(1542): len = 23188.2, overlap = 31.75
PHY-3002 : Step(1543): len = 23582.6, overlap = 32.75
PHY-3002 : Step(1544): len = 23806.3, overlap = 32.25
PHY-3002 : Step(1545): len = 23964, overlap = 32.75
PHY-3002 : Step(1546): len = 23941.5, overlap = 34
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000322237
PHY-3002 : Step(1547): len = 24422.9, overlap = 32.5
PHY-3002 : Step(1548): len = 24772.5, overlap = 30.75
PHY-3002 : Step(1549): len = 24807.8, overlap = 31.25
PHY-3002 : Step(1550): len = 24928.9, overlap = 30.25
PHY-3002 : Step(1551): len = 25043.2, overlap = 30.25
PHY-3002 : Step(1552): len = 25204.5, overlap = 29.75
PHY-3002 : Step(1553): len = 25288, overlap = 28.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000644475
PHY-3002 : Step(1554): len = 25666.3, overlap = 27.5
PHY-3002 : Step(1555): len = 26148.8, overlap = 28.25
PHY-3002 : Step(1556): len = 26145.7, overlap = 27.75
PHY-3002 : Step(1557): len = 26236.3, overlap = 26
PHY-3002 : Step(1558): len = 26375.7, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.063321s wall, 0.062400s user + 0.031200s system = 0.093601s CPU (147.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00043728
PHY-3002 : Step(1559): len = 27435.9, overlap = 5.75
PHY-3002 : Step(1560): len = 26833.3, overlap = 7.75
PHY-3002 : Step(1561): len = 26421.8, overlap = 11.75
PHY-3002 : Step(1562): len = 26163.9, overlap = 13
PHY-3002 : Step(1563): len = 26078.6, overlap = 16
PHY-3002 : Step(1564): len = 26002.2, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00087456
PHY-3002 : Step(1565): len = 26155.8, overlap = 16.5
PHY-3002 : Step(1566): len = 26314.9, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174689
PHY-3002 : Step(1567): len = 26406.8, overlap = 15.5
PHY-3002 : Step(1568): len = 26615.1, overlap = 15
PHY-3002 : Step(1569): len = 26714.7, overlap = 15.5
PHY-3002 : Step(1570): len = 26771.6, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006144s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27111.4, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 750 tiles.
PHY-3001 : 24 instances has been re-located, deltaX = 22, deltaY = 9.
PHY-3001 : Final: Len = 27574.4, Over = 0
RUN-1003 : finish command "place" in  2.195598s wall, 3.837625s user + 0.858005s system = 4.695630s CPU (213.9%)

RUN-1004 : used memory is 342 MB, reserved memory is 315 MB, peak memory is 424 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 223 to 167
PHY-1001 : Pin misalignment score is improved from 167 to 165
PHY-1001 : Pin misalignment score is improved from 165 to 164
PHY-1001 : Pin misalignment score is improved from 164 to 164
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45360, over cnt = 30(0%), over = 37, worst = 2
PHY-1002 : len = 45544, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 45736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021276s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (73.3%)

PHY-1001 : End global routing;  0.054321s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (143.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.043081s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 72792, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 1.290922s wall, 1.560010s user + 0.000000s system = 1.560010s CPU (120.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 72752, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.013596s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (114.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 72784, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 72784
PHY-1001 : End DR Iter 2; 0.009446s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (165.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.964790s wall, 2.184014s user + 0.046800s system = 2.230814s CPU (113.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.165026s wall, 2.418016s user + 0.046800s system = 2.464816s CPU (113.8%)

RUN-1004 : used memory is 342 MB, reserved memory is 314 MB, peak memory is 424 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  345   out of   4480    7.70%
#reg                  451   out of   4480   10.07%
#le                   660
  #lut only           209   out of    660   31.67%
  #reg only           315   out of    660   47.73%
  #lut&reg            136   out of    660   20.61%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 354
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 815, pip num: 6704
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 514 valid insts, and 17098 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc" in  3.026469s wall, 10.124465s user + 0.015600s system = 10.140065s CPU (335.0%)

RUN-1004 : used memory is 342 MB, reserved memory is 314 MB, peak memory is 424 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.182176s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (99.0%)

RUN-1004 : used memory is 420 MB, reserved memory is 392 MB, peak memory is 424 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.298346s wall, 3.806424s user + 0.436803s system = 4.243227s CPU (11.7%)

RUN-1004 : used memory is 421 MB, reserved memory is 394 MB, peak memory is 425 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.613248s wall, 0.436803s user + 0.124801s system = 0.561604s CPU (6.5%)

RUN-1004 : used memory is 349 MB, reserved memory is 322 MB, peak memory is 425 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.422680s wall, 5.881238s user + 0.702005s system = 6.583242s CPU (13.9%)

RUN-1004 : used memory is 337 MB, reserved memory is 311 MB, peak memory is 425 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 11000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x61_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x61_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x61_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x61_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 11000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000
KIT-8425 ERROR: Node pwmout9 does not exist or is invalid, please specify a valid one.
KIT-8425 ERROR: Node pwmout9 does not exist or is invalid, please specify a valid one.
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 200/39 useful/useless nets, 147/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 165/27 useful/useless nets, 112/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 165/0 useful/useless nets, 112/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 117/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 188/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 237/0 useful/useless nets, 181/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 222/0 useful/useless nets, 166/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 46 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/119 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   46   out of   4480    1.03%
#le                    77
  #lut only            31   out of     77   40.26%
  #reg only            30   out of     77   38.96%
  #lut&reg             16   out of     77   20.78%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |46    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 29 trigger nets, 61 data nets.
KIT-1004 : Chipwatcher code = 1011010001111000
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=223)
SYN-1011 : Flatten model register(CTRL_REG_LEN=223)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 12 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1138/513 useful/useless nets, 966/342 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 1009 better
SYN-1014 : Optimize round 2
SYN-1032 : 803/336 useful/useless nets, 631/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 838/0 useful/useless nets, 669/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 831/0 useful/useless nets, 662/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 974/0 useful/useless nets, 805/0 useful/useless insts
SYN-1016 : Merged 29 instances.
SYN-2501 : Optimize round 1, 36 better
SYN-2501 : Optimize round 2
SYN-1032 : 945/0 useful/useless nets, 776/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 1162/6 useful/useless nets, 993/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 130 (3.82), #lev = 5 (2.61)
SYN-3001 : Mapper mapped 269 instances into 130 LUTs, name keeping = 48%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1017/0 useful/useless nets, 848/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 405 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 106 adder to BLE ...
SYN-4008 : Packed 106 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 130 LUT to BLE ...
SYN-4008 : Packed 130 LUT and 58 SEQ to BLE.
SYN-4003 : Packing 347 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (347 nodes)...
SYN-4004 : #1: Packed 60 SEQ (1157 nodes)...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 287 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 417/606 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.148033s wall, 1.201208s user + 0.062400s system = 1.263608s CPU (110.1%)

RUN-1004 : used memory is 341 MB, reserved memory is 314 MB, peak memory is 425 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.733611s wall, 1.762811s user + 0.124801s system = 1.887612s CPU (108.9%)

RUN-1004 : used memory is 341 MB, reserved memory is 314 MB, peak memory is 425 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (158 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 352 instances, 333 slices, 17 macros(102 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2931, tnet num: 813, tinst num: 352, tnode num: 4045, tedge num: 4892.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 494 clock pins, and constraint 1106 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.098750s wall, 0.093601s user + 0.031200s system = 0.124801s CPU (126.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 117400
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1571): len = 97315.1, overlap = 18
PHY-3002 : Step(1572): len = 85461, overlap = 18
PHY-3002 : Step(1573): len = 76193.7, overlap = 18
PHY-3002 : Step(1574): len = 68648.3, overlap = 18
PHY-3002 : Step(1575): len = 62104.6, overlap = 18
PHY-3002 : Step(1576): len = 56439.1, overlap = 18.25
PHY-3002 : Step(1577): len = 51171.8, overlap = 20
PHY-3002 : Step(1578): len = 46604.9, overlap = 18.75
PHY-3002 : Step(1579): len = 42545.5, overlap = 19.75
PHY-3002 : Step(1580): len = 38794.8, overlap = 21.75
PHY-3002 : Step(1581): len = 35293.5, overlap = 23
PHY-3002 : Step(1582): len = 32188.2, overlap = 23.5
PHY-3002 : Step(1583): len = 29869.3, overlap = 25
PHY-3002 : Step(1584): len = 27398.1, overlap = 25.75
PHY-3002 : Step(1585): len = 24799.6, overlap = 25.5
PHY-3002 : Step(1586): len = 22809, overlap = 28
PHY-3002 : Step(1587): len = 21219.5, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46445e-06
PHY-3002 : Step(1588): len = 21500.2, overlap = 28.75
PHY-3002 : Step(1589): len = 21850.5, overlap = 20
PHY-3002 : Step(1590): len = 21913.7, overlap = 20.25
PHY-3002 : Step(1591): len = 21449.6, overlap = 24.5
PHY-3002 : Step(1592): len = 21270.3, overlap = 25.5
PHY-3002 : Step(1593): len = 21217.8, overlap = 25.5
PHY-3002 : Step(1594): len = 20365.7, overlap = 22
PHY-3002 : Step(1595): len = 20024.4, overlap = 22.75
PHY-3002 : Step(1596): len = 20169.6, overlap = 28.5
PHY-3002 : Step(1597): len = 19909.8, overlap = 28.75
PHY-3002 : Step(1598): len = 20107.2, overlap = 29
PHY-3002 : Step(1599): len = 19921.1, overlap = 25
PHY-3002 : Step(1600): len = 19531.3, overlap = 24.75
PHY-3002 : Step(1601): len = 19600.9, overlap = 28.5
PHY-3002 : Step(1602): len = 19672.7, overlap = 27.75
PHY-3002 : Step(1603): len = 19745.3, overlap = 27.25
PHY-3002 : Step(1604): len = 19467.9, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89289e-05
PHY-3002 : Step(1605): len = 19730.8, overlap = 27.25
PHY-3002 : Step(1606): len = 19855.8, overlap = 26.5
PHY-3002 : Step(1607): len = 19974, overlap = 26
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.29052e-05
PHY-3002 : Step(1608): len = 20008.7, overlap = 30.25
PHY-3002 : Step(1609): len = 20251.1, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1793e-06
PHY-3002 : Step(1610): len = 20852.9, overlap = 15
PHY-3002 : Step(1611): len = 20693, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.35859e-06
PHY-3002 : Step(1612): len = 20412.6, overlap = 19.75
PHY-3002 : Step(1613): len = 20318.3, overlap = 19.75
PHY-3002 : Step(1614): len = 20283.5, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.71718e-06
PHY-3002 : Step(1615): len = 20176.5, overlap = 20.75
PHY-3002 : Step(1616): len = 20184, overlap = 20.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00699e-05
PHY-3002 : Step(1617): len = 20200.1, overlap = 44
PHY-3002 : Step(1618): len = 20255.6, overlap = 43.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01398e-05
PHY-3002 : Step(1619): len = 20465.1, overlap = 41.25
PHY-3002 : Step(1620): len = 20972.6, overlap = 38
PHY-3002 : Step(1621): len = 21161, overlap = 37.75
PHY-3002 : Step(1622): len = 21141.4, overlap = 37.5
PHY-3002 : Step(1623): len = 21178.3, overlap = 37.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02797e-05
PHY-3002 : Step(1624): len = 21362.3, overlap = 37.5
PHY-3002 : Step(1625): len = 21594.5, overlap = 36.25
PHY-3002 : Step(1626): len = 21768.9, overlap = 32.75
PHY-3002 : Step(1627): len = 21936.8, overlap = 32
PHY-3002 : Step(1628): len = 22107.7, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.05593e-05
PHY-3002 : Step(1629): len = 22248.1, overlap = 30.75
PHY-3002 : Step(1630): len = 22461.5, overlap = 31.25
PHY-3002 : Step(1631): len = 22608.9, overlap = 30.5
PHY-3002 : Step(1632): len = 22813.2, overlap = 30.75
PHY-3002 : Step(1633): len = 22916, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000161119
PHY-3002 : Step(1634): len = 23188.2, overlap = 31.75
PHY-3002 : Step(1635): len = 23582.6, overlap = 32.75
PHY-3002 : Step(1636): len = 23806.3, overlap = 32.25
PHY-3002 : Step(1637): len = 23964, overlap = 32.75
PHY-3002 : Step(1638): len = 23941.5, overlap = 34
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000322237
PHY-3002 : Step(1639): len = 24422.9, overlap = 32.5
PHY-3002 : Step(1640): len = 24772.5, overlap = 30.75
PHY-3002 : Step(1641): len = 24807.8, overlap = 31.25
PHY-3002 : Step(1642): len = 24928.9, overlap = 30.25
PHY-3002 : Step(1643): len = 25043.2, overlap = 30.25
PHY-3002 : Step(1644): len = 25204.5, overlap = 29.75
PHY-3002 : Step(1645): len = 25288, overlap = 28.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000644475
PHY-3002 : Step(1646): len = 25666.3, overlap = 27.5
PHY-3002 : Step(1647): len = 26148.8, overlap = 28.25
PHY-3002 : Step(1648): len = 26145.7, overlap = 27.75
PHY-3002 : Step(1649): len = 26236.3, overlap = 26
PHY-3002 : Step(1650): len = 26375.7, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.069014s wall, 0.062400s user + 0.046800s system = 0.109201s CPU (158.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00043728
PHY-3002 : Step(1651): len = 27435.9, overlap = 5.75
PHY-3002 : Step(1652): len = 26833.3, overlap = 7.75
PHY-3002 : Step(1653): len = 26421.8, overlap = 11.75
PHY-3002 : Step(1654): len = 26163.9, overlap = 13
PHY-3002 : Step(1655): len = 26078.6, overlap = 16
PHY-3002 : Step(1656): len = 26002.2, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00087456
PHY-3002 : Step(1657): len = 26155.8, overlap = 16.5
PHY-3002 : Step(1658): len = 26314.9, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174689
PHY-3002 : Step(1659): len = 26406.8, overlap = 15.5
PHY-3002 : Step(1660): len = 26615.1, overlap = 15
PHY-3002 : Step(1661): len = 26714.7, overlap = 15.5
PHY-3002 : Step(1662): len = 26771.6, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006331s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (246.4%)

PHY-3001 : Legalized: Len = 27111.4, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 750 tiles.
PHY-3001 : 24 instances has been re-located, deltaX = 22, deltaY = 9.
PHY-3001 : Final: Len = 27574.4, Over = 0
RUN-1003 : finish command "place" in  2.137101s wall, 3.463222s user + 0.811205s system = 4.274427s CPU (200.0%)

RUN-1004 : used memory is 341 MB, reserved memory is 314 MB, peak memory is 425 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 223 to 167
PHY-1001 : Pin misalignment score is improved from 167 to 165
PHY-1001 : Pin misalignment score is improved from 165 to 164
PHY-1001 : Pin misalignment score is improved from 164 to 164
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45360, over cnt = 30(0%), over = 37, worst = 2
PHY-1002 : len = 45544, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 45736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021390s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (72.9%)

PHY-1001 : End global routing;  0.054402s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (143.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035152s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (133.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 72792, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 1.283149s wall, 1.528810s user + 0.015600s system = 1.544410s CPU (120.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 72752, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.015096s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (206.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 72784, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 72784
PHY-1001 : End DR Iter 2; 0.010089s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.982161s wall, 2.215214s user + 0.062400s system = 2.277615s CPU (114.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.183450s wall, 2.433616s user + 0.078001s system = 2.511616s CPU (115.0%)

RUN-1004 : used memory is 345 MB, reserved memory is 317 MB, peak memory is 425 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  345   out of   4480    7.70%
#reg                  451   out of   4480   10.07%
#le                   660
  #lut only           209   out of    660   31.67%
  #reg only           315   out of    660   47.73%
  #lut&reg            136   out of    660   20.61%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 354
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 815, pip num: 6704
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 514 valid insts, and 17098 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc" in  3.260373s wall, 10.264866s user + 0.046800s system = 10.311666s CPU (316.3%)

RUN-1004 : used memory is 345 MB, reserved memory is 317 MB, peak memory is 425 MB
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 200/39 useful/useless nets, 147/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 165/27 useful/useless nets, 112/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 165/0 useful/useless nets, 112/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 117/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 188/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 237/0 useful/useless nets, 181/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 222/0 useful/useless nets, 166/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 46 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/119 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   46   out of   4480    1.03%
#le                    77
  #lut only            31   out of     77   40.26%
  #reg only            30   out of     77   38.96%
  #lut&reg             16   out of     77   20.78%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |46    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 29 trigger nets, 61 data nets.
KIT-1004 : Chipwatcher code = 1011010001111000
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=223)
SYN-1011 : Flatten model register(CTRL_REG_LEN=223)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 12 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1138/513 useful/useless nets, 966/342 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 1009 better
SYN-1014 : Optimize round 2
SYN-1032 : 803/336 useful/useless nets, 631/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 838/0 useful/useless nets, 669/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 831/0 useful/useless nets, 662/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 974/0 useful/useless nets, 805/0 useful/useless insts
SYN-1016 : Merged 29 instances.
SYN-2501 : Optimize round 1, 36 better
SYN-2501 : Optimize round 2
SYN-1032 : 945/0 useful/useless nets, 776/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 1162/6 useful/useless nets, 993/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 130 (3.82), #lev = 5 (2.61)
SYN-3001 : Mapper mapped 269 instances into 130 LUTs, name keeping = 48%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1017/0 useful/useless nets, 848/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 405 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 106 adder to BLE ...
SYN-4008 : Packed 106 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 130 LUT to BLE ...
SYN-4008 : Packed 130 LUT and 58 SEQ to BLE.
SYN-4003 : Packing 347 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (347 nodes)...
SYN-4004 : #1: Packed 60 SEQ (1157 nodes)...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 287 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 417/606 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.157672s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (102.4%)

RUN-1004 : used memory is 345 MB, reserved memory is 317 MB, peak memory is 425 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.749304s wall, 1.809612s user + 0.031200s system = 1.840812s CPU (105.2%)

RUN-1004 : used memory is 345 MB, reserved memory is 317 MB, peak memory is 425 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (158 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 352 instances, 333 slices, 17 macros(102 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2931, tnet num: 813, tinst num: 352, tnode num: 4045, tedge num: 4892.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 494 clock pins, and constraint 1106 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.101036s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (92.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 117400
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1663): len = 97315.1, overlap = 18
PHY-3002 : Step(1664): len = 85461, overlap = 18
PHY-3002 : Step(1665): len = 76193.7, overlap = 18
PHY-3002 : Step(1666): len = 68648.3, overlap = 18
PHY-3002 : Step(1667): len = 62104.6, overlap = 18
PHY-3002 : Step(1668): len = 56439.1, overlap = 18.25
PHY-3002 : Step(1669): len = 51171.8, overlap = 20
PHY-3002 : Step(1670): len = 46604.9, overlap = 18.75
PHY-3002 : Step(1671): len = 42545.5, overlap = 19.75
PHY-3002 : Step(1672): len = 38794.8, overlap = 21.75
PHY-3002 : Step(1673): len = 35293.5, overlap = 23
PHY-3002 : Step(1674): len = 32188.2, overlap = 23.5
PHY-3002 : Step(1675): len = 29869.3, overlap = 25
PHY-3002 : Step(1676): len = 27398.1, overlap = 25.75
PHY-3002 : Step(1677): len = 24799.6, overlap = 25.5
PHY-3002 : Step(1678): len = 22809, overlap = 28
PHY-3002 : Step(1679): len = 21219.5, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46445e-06
PHY-3002 : Step(1680): len = 21500.2, overlap = 28.75
PHY-3002 : Step(1681): len = 21850.5, overlap = 20
PHY-3002 : Step(1682): len = 21913.7, overlap = 20.25
PHY-3002 : Step(1683): len = 21449.6, overlap = 24.5
PHY-3002 : Step(1684): len = 21270.3, overlap = 25.5
PHY-3002 : Step(1685): len = 21217.8, overlap = 25.5
PHY-3002 : Step(1686): len = 20365.7, overlap = 22
PHY-3002 : Step(1687): len = 20024.4, overlap = 22.75
PHY-3002 : Step(1688): len = 20169.6, overlap = 28.5
PHY-3002 : Step(1689): len = 19909.8, overlap = 28.75
PHY-3002 : Step(1690): len = 20107.2, overlap = 29
PHY-3002 : Step(1691): len = 19921.1, overlap = 25
PHY-3002 : Step(1692): len = 19531.3, overlap = 24.75
PHY-3002 : Step(1693): len = 19600.9, overlap = 28.5
PHY-3002 : Step(1694): len = 19672.7, overlap = 27.75
PHY-3002 : Step(1695): len = 19745.3, overlap = 27.25
PHY-3002 : Step(1696): len = 19467.9, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89289e-05
PHY-3002 : Step(1697): len = 19730.8, overlap = 27.25
PHY-3002 : Step(1698): len = 19855.8, overlap = 26.5
PHY-3002 : Step(1699): len = 19974, overlap = 26
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.29052e-05
PHY-3002 : Step(1700): len = 20008.7, overlap = 30.25
PHY-3002 : Step(1701): len = 20251.1, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003946s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (395.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1793e-06
PHY-3002 : Step(1702): len = 20852.9, overlap = 15
PHY-3002 : Step(1703): len = 20693, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.35859e-06
PHY-3002 : Step(1704): len = 20412.6, overlap = 19.75
PHY-3002 : Step(1705): len = 20318.3, overlap = 19.75
PHY-3002 : Step(1706): len = 20283.5, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.71718e-06
PHY-3002 : Step(1707): len = 20176.5, overlap = 20.75
PHY-3002 : Step(1708): len = 20184, overlap = 20.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00699e-05
PHY-3002 : Step(1709): len = 20200.1, overlap = 44
PHY-3002 : Step(1710): len = 20255.6, overlap = 43.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01398e-05
PHY-3002 : Step(1711): len = 20465.1, overlap = 41.25
PHY-3002 : Step(1712): len = 20972.6, overlap = 38
PHY-3002 : Step(1713): len = 21161, overlap = 37.75
PHY-3002 : Step(1714): len = 21141.4, overlap = 37.5
PHY-3002 : Step(1715): len = 21178.3, overlap = 37.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02797e-05
PHY-3002 : Step(1716): len = 21362.3, overlap = 37.5
PHY-3002 : Step(1717): len = 21594.5, overlap = 36.25
PHY-3002 : Step(1718): len = 21768.9, overlap = 32.75
PHY-3002 : Step(1719): len = 21936.8, overlap = 32
PHY-3002 : Step(1720): len = 22107.7, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.05593e-05
PHY-3002 : Step(1721): len = 22248.1, overlap = 30.75
PHY-3002 : Step(1722): len = 22461.5, overlap = 31.25
PHY-3002 : Step(1723): len = 22608.9, overlap = 30.5
PHY-3002 : Step(1724): len = 22813.2, overlap = 30.75
PHY-3002 : Step(1725): len = 22916, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000161119
PHY-3002 : Step(1726): len = 23188.2, overlap = 31.75
PHY-3002 : Step(1727): len = 23582.6, overlap = 32.75
PHY-3002 : Step(1728): len = 23806.3, overlap = 32.25
PHY-3002 : Step(1729): len = 23964, overlap = 32.75
PHY-3002 : Step(1730): len = 23941.5, overlap = 34
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000322237
PHY-3002 : Step(1731): len = 24422.9, overlap = 32.5
PHY-3002 : Step(1732): len = 24772.5, overlap = 30.75
PHY-3002 : Step(1733): len = 24807.8, overlap = 31.25
PHY-3002 : Step(1734): len = 24928.9, overlap = 30.25
PHY-3002 : Step(1735): len = 25043.2, overlap = 30.25
PHY-3002 : Step(1736): len = 25204.5, overlap = 29.75
PHY-3002 : Step(1737): len = 25288, overlap = 28.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000644475
PHY-3002 : Step(1738): len = 25666.3, overlap = 27.5
PHY-3002 : Step(1739): len = 26148.8, overlap = 28.25
PHY-3002 : Step(1740): len = 26145.7, overlap = 27.75
PHY-3002 : Step(1741): len = 26236.3, overlap = 26
PHY-3002 : Step(1742): len = 26375.7, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.078887s wall, 0.062400s user + 0.046800s system = 0.109201s CPU (138.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00043728
PHY-3002 : Step(1743): len = 27435.9, overlap = 5.75
PHY-3002 : Step(1744): len = 26833.3, overlap = 7.75
PHY-3002 : Step(1745): len = 26421.8, overlap = 11.75
PHY-3002 : Step(1746): len = 26163.9, overlap = 13
PHY-3002 : Step(1747): len = 26078.6, overlap = 16
PHY-3002 : Step(1748): len = 26002.2, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00087456
PHY-3002 : Step(1749): len = 26155.8, overlap = 16.5
PHY-3002 : Step(1750): len = 26314.9, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174689
PHY-3002 : Step(1751): len = 26406.8, overlap = 15.5
PHY-3002 : Step(1752): len = 26615.1, overlap = 15
PHY-3002 : Step(1753): len = 26714.7, overlap = 15.5
PHY-3002 : Step(1754): len = 26771.6, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006361s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27111.4, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 750 tiles.
PHY-3001 : 24 instances has been re-located, deltaX = 22, deltaY = 9.
PHY-3001 : Final: Len = 27574.4, Over = 0
RUN-1003 : finish command "place" in  2.191712s wall, 3.556823s user + 0.920406s system = 4.477229s CPU (204.3%)

RUN-1004 : used memory is 345 MB, reserved memory is 317 MB, peak memory is 425 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 223 to 167
PHY-1001 : Pin misalignment score is improved from 167 to 165
PHY-1001 : Pin misalignment score is improved from 165 to 164
PHY-1001 : Pin misalignment score is improved from 164 to 164
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45360, over cnt = 30(0%), over = 37, worst = 2
PHY-1002 : len = 45544, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 45736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022059s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (141.4%)

PHY-1001 : End global routing;  0.054394s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (114.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037719s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (124.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 72792, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 1.258163s wall, 1.450809s user + 0.015600s system = 1.466409s CPU (116.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 72752, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.014020s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (111.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 72784, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 72784
PHY-1001 : End DR Iter 2; 0.010218s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (152.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.910428s wall, 2.106013s user + 0.015600s system = 2.121614s CPU (111.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.110381s wall, 2.293215s user + 0.031200s system = 2.324415s CPU (110.1%)

RUN-1004 : used memory is 345 MB, reserved memory is 317 MB, peak memory is 425 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  345   out of   4480    7.70%
#reg                  451   out of   4480   10.07%
#le                   660
  #lut only           209   out of    660   31.67%
  #reg only           315   out of    660   47.73%
  #lut&reg            136   out of    660   20.61%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 354
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 815, pip num: 6704
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 514 valid insts, and 17098 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc" in  3.175069s wall, 9.921664s user + 0.062400s system = 9.984064s CPU (314.5%)

RUN-1004 : used memory is 345 MB, reserved memory is 317 MB, peak memory is 425 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.146248s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (100.7%)

RUN-1004 : used memory is 424 MB, reserved memory is 397 MB, peak memory is 428 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
GUI-1001 : User opens chip watcher ...
KIT-8425 ERROR: Node pwmout9 does not exist or is invalid, please specify a valid one.
KIT-8425 ERROR: Node pwmout9 does not exist or is invalid, please specify a valid one.
GUI-001 : Delete hw_led successfully
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.781068s wall, 5.148033s user + 0.702005s system = 5.850038s CPU (15.9%)

RUN-1004 : used memory is 434 MB, reserved memory is 406 MB, peak memory is 441 MB
GUI-001 : Delete exti_out successfully
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.631411s wall, 0.514803s user + 0.202801s system = 0.717605s CPU (8.3%)

RUN-1004 : used memory is 366 MB, reserved memory is 340 MB, peak memory is 441 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.907743s wall, 7.300847s user + 0.982806s system = 8.283653s CPU (17.3%)

RUN-1004 : used memory is 355 MB, reserved memory is 330 MB, peak memory is 441 MB
GUI-1001 : Download success!
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 200/39 useful/useless nets, 147/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 165/27 useful/useless nets, 112/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 165/0 useful/useless nets, 112/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 117/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 188/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 237/0 useful/useless nets, 181/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 222/0 useful/useless nets, 166/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 46 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/119 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   46   out of   4480    1.03%
#le                    77
  #lut only            31   out of     77   40.26%
  #reg only            30   out of     77   38.96%
  #lut&reg             16   out of     77   20.78%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |46    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 29 trigger nets, 61 data nets.
KIT-1004 : Chipwatcher code = 1011010001111000
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=223)
SYN-1011 : Flatten model register(CTRL_REG_LEN=223)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 12 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1138/513 useful/useless nets, 966/342 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 1009 better
SYN-1014 : Optimize round 2
SYN-1032 : 803/336 useful/useless nets, 631/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 838/0 useful/useless nets, 669/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 831/0 useful/useless nets, 662/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 974/0 useful/useless nets, 805/0 useful/useless insts
SYN-1016 : Merged 29 instances.
SYN-2501 : Optimize round 1, 36 better
SYN-2501 : Optimize round 2
SYN-1032 : 945/0 useful/useless nets, 776/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 1162/6 useful/useless nets, 993/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 130 (3.82), #lev = 5 (2.61)
SYN-3001 : Mapper mapped 269 instances into 130 LUTs, name keeping = 48%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1017/0 useful/useless nets, 848/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 405 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 106 adder to BLE ...
SYN-4008 : Packed 106 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 130 LUT to BLE ...
SYN-4008 : Packed 130 LUT and 58 SEQ to BLE.
SYN-4003 : Packing 347 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (347 nodes)...
SYN-4004 : #1: Packed 60 SEQ (1157 nodes)...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 287 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 417/606 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.149365s wall, 1.076407s user + 0.093601s system = 1.170008s CPU (101.8%)

RUN-1004 : used memory is 349 MB, reserved memory is 322 MB, peak memory is 441 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.779104s wall, 1.700411s user + 0.093601s system = 1.794012s CPU (100.8%)

RUN-1004 : used memory is 349 MB, reserved memory is 322 MB, peak memory is 441 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (158 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 352 instances, 333 slices, 17 macros(102 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2931, tnet num: 813, tinst num: 352, tnode num: 4045, tedge num: 4892.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 494 clock pins, and constraint 1106 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.097135s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (96.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 117400
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1755): len = 97315.1, overlap = 18
PHY-3002 : Step(1756): len = 85461, overlap = 18
PHY-3002 : Step(1757): len = 76193.7, overlap = 18
PHY-3002 : Step(1758): len = 68648.3, overlap = 18
PHY-3002 : Step(1759): len = 62104.6, overlap = 18
PHY-3002 : Step(1760): len = 56439.1, overlap = 18.25
PHY-3002 : Step(1761): len = 51171.8, overlap = 20
PHY-3002 : Step(1762): len = 46604.9, overlap = 18.75
PHY-3002 : Step(1763): len = 42545.5, overlap = 19.75
PHY-3002 : Step(1764): len = 38794.8, overlap = 21.75
PHY-3002 : Step(1765): len = 35293.5, overlap = 23
PHY-3002 : Step(1766): len = 32188.2, overlap = 23.5
PHY-3002 : Step(1767): len = 29869.3, overlap = 25
PHY-3002 : Step(1768): len = 27398.1, overlap = 25.75
PHY-3002 : Step(1769): len = 24799.6, overlap = 25.5
PHY-3002 : Step(1770): len = 22809, overlap = 28
PHY-3002 : Step(1771): len = 21219.5, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46445e-06
PHY-3002 : Step(1772): len = 21500.2, overlap = 28.75
PHY-3002 : Step(1773): len = 21850.5, overlap = 20
PHY-3002 : Step(1774): len = 21913.7, overlap = 20.25
PHY-3002 : Step(1775): len = 21449.6, overlap = 24.5
PHY-3002 : Step(1776): len = 21270.3, overlap = 25.5
PHY-3002 : Step(1777): len = 21217.8, overlap = 25.5
PHY-3002 : Step(1778): len = 20365.7, overlap = 22
PHY-3002 : Step(1779): len = 20024.4, overlap = 22.75
PHY-3002 : Step(1780): len = 20169.6, overlap = 28.5
PHY-3002 : Step(1781): len = 19909.8, overlap = 28.75
PHY-3002 : Step(1782): len = 20107.2, overlap = 29
PHY-3002 : Step(1783): len = 19921.1, overlap = 25
PHY-3002 : Step(1784): len = 19531.3, overlap = 24.75
PHY-3002 : Step(1785): len = 19600.9, overlap = 28.5
PHY-3002 : Step(1786): len = 19672.7, overlap = 27.75
PHY-3002 : Step(1787): len = 19745.3, overlap = 27.25
PHY-3002 : Step(1788): len = 19467.9, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89289e-05
PHY-3002 : Step(1789): len = 19730.8, overlap = 27.25
PHY-3002 : Step(1790): len = 19855.8, overlap = 26.5
PHY-3002 : Step(1791): len = 19974, overlap = 26
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.29052e-05
PHY-3002 : Step(1792): len = 20008.7, overlap = 30.25
PHY-3002 : Step(1793): len = 20251.1, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003889s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (401.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1793e-06
PHY-3002 : Step(1794): len = 20852.9, overlap = 15
PHY-3002 : Step(1795): len = 20693, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.35859e-06
PHY-3002 : Step(1796): len = 20412.6, overlap = 19.75
PHY-3002 : Step(1797): len = 20318.3, overlap = 19.75
PHY-3002 : Step(1798): len = 20283.5, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.71718e-06
PHY-3002 : Step(1799): len = 20176.5, overlap = 20.75
PHY-3002 : Step(1800): len = 20184, overlap = 20.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00699e-05
PHY-3002 : Step(1801): len = 20200.1, overlap = 44
PHY-3002 : Step(1802): len = 20255.6, overlap = 43.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01398e-05
PHY-3002 : Step(1803): len = 20465.1, overlap = 41.25
PHY-3002 : Step(1804): len = 20972.6, overlap = 38
PHY-3002 : Step(1805): len = 21161, overlap = 37.75
PHY-3002 : Step(1806): len = 21141.4, overlap = 37.5
PHY-3002 : Step(1807): len = 21178.3, overlap = 37.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02797e-05
PHY-3002 : Step(1808): len = 21362.3, overlap = 37.5
PHY-3002 : Step(1809): len = 21594.5, overlap = 36.25
PHY-3002 : Step(1810): len = 21768.9, overlap = 32.75
PHY-3002 : Step(1811): len = 21936.8, overlap = 32
PHY-3002 : Step(1812): len = 22107.7, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.05593e-05
PHY-3002 : Step(1813): len = 22248.1, overlap = 30.75
PHY-3002 : Step(1814): len = 22461.5, overlap = 31.25
PHY-3002 : Step(1815): len = 22608.9, overlap = 30.5
PHY-3002 : Step(1816): len = 22813.2, overlap = 30.75
PHY-3002 : Step(1817): len = 22916, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000161119
PHY-3002 : Step(1818): len = 23188.2, overlap = 31.75
PHY-3002 : Step(1819): len = 23582.6, overlap = 32.75
PHY-3002 : Step(1820): len = 23806.3, overlap = 32.25
PHY-3002 : Step(1821): len = 23964, overlap = 32.75
PHY-3002 : Step(1822): len = 23941.5, overlap = 34
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000322237
PHY-3002 : Step(1823): len = 24422.9, overlap = 32.5
PHY-3002 : Step(1824): len = 24772.5, overlap = 30.75
PHY-3002 : Step(1825): len = 24807.8, overlap = 31.25
PHY-3002 : Step(1826): len = 24928.9, overlap = 30.25
PHY-3002 : Step(1827): len = 25043.2, overlap = 30.25
PHY-3002 : Step(1828): len = 25204.5, overlap = 29.75
PHY-3002 : Step(1829): len = 25288, overlap = 28.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000644475
PHY-3002 : Step(1830): len = 25666.3, overlap = 27.5
PHY-3002 : Step(1831): len = 26148.8, overlap = 28.25
PHY-3002 : Step(1832): len = 26145.7, overlap = 27.75
PHY-3002 : Step(1833): len = 26236.3, overlap = 26
PHY-3002 : Step(1834): len = 26375.7, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.086405s wall, 0.109201s user + 0.046800s system = 0.156001s CPU (180.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00043728
PHY-3002 : Step(1835): len = 27435.9, overlap = 5.75
PHY-3002 : Step(1836): len = 26833.3, overlap = 7.75
PHY-3002 : Step(1837): len = 26421.8, overlap = 11.75
PHY-3002 : Step(1838): len = 26163.9, overlap = 13
PHY-3002 : Step(1839): len = 26078.6, overlap = 16
PHY-3002 : Step(1840): len = 26002.2, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00087456
PHY-3002 : Step(1841): len = 26155.8, overlap = 16.5
PHY-3002 : Step(1842): len = 26314.9, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174689
PHY-3002 : Step(1843): len = 26406.8, overlap = 15.5
PHY-3002 : Step(1844): len = 26615.1, overlap = 15
PHY-3002 : Step(1845): len = 26714.7, overlap = 15.5
PHY-3002 : Step(1846): len = 26771.6, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007513s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (415.3%)

PHY-3001 : Legalized: Len = 27111.4, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 750 tiles.
PHY-3001 : 24 instances has been re-located, deltaX = 22, deltaY = 9.
PHY-3001 : Final: Len = 27574.4, Over = 0
RUN-1003 : finish command "place" in  2.322834s wall, 3.931225s user + 1.014007s system = 4.945232s CPU (212.9%)

RUN-1004 : used memory is 349 MB, reserved memory is 322 MB, peak memory is 441 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 223 to 167
PHY-1001 : Pin misalignment score is improved from 167 to 165
PHY-1001 : Pin misalignment score is improved from 165 to 164
PHY-1001 : Pin misalignment score is improved from 164 to 164
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45360, over cnt = 30(0%), over = 37, worst = 2
PHY-1002 : len = 45544, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 45736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021677s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (72.0%)

PHY-1001 : End global routing;  0.055964s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (83.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037939s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (82.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 72792, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 1.273960s wall, 1.435209s user + 0.062400s system = 1.497610s CPU (117.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 72752, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.013043s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (119.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 72784, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 72784
PHY-1001 : End DR Iter 2; 0.009527s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (163.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.955206s wall, 2.137214s user + 0.109201s system = 2.246414s CPU (114.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.170650s wall, 2.340015s user + 0.109201s system = 2.449216s CPU (112.8%)

RUN-1004 : used memory is 354 MB, reserved memory is 327 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  345   out of   4480    7.70%
#reg                  451   out of   4480   10.07%
#le                   660
  #lut only           209   out of    660   31.67%
  #reg only           315   out of    660   47.73%
  #lut&reg            136   out of    660   20.61%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 354
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 815, pip num: 6704
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 514 valid insts, and 17098 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc" in  3.317722s wall, 10.015264s user + 0.078001s system = 10.093265s CPU (304.2%)

RUN-1004 : used memory is 355 MB, reserved memory is 327 MB, peak memory is 441 MB
GUI-1001 : User opens chip watcher ...
KIT-8425 ERROR: Node pwmout9 does not exist or is invalid, please specify a valid one.
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 200/39 useful/useless nets, 147/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 165/27 useful/useless nets, 112/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 165/0 useful/useless nets, 112/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 117/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 188/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 237/0 useful/useless nets, 181/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 222/0 useful/useless nets, 166/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 46 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/119 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   46   out of   4480    1.03%
#le                    77
  #lut only            31   out of     77   40.26%
  #reg only            30   out of     77   38.96%
  #lut&reg             16   out of     77   20.78%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |46    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 29 trigger nets, 61 data nets.
KIT-1004 : Chipwatcher code = 1011010001111000
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=223)
SYN-1011 : Flatten model register(CTRL_REG_LEN=223)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 12 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1138/513 useful/useless nets, 966/342 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 1009 better
SYN-1014 : Optimize round 2
SYN-1032 : 803/336 useful/useless nets, 631/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 838/0 useful/useless nets, 669/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 831/0 useful/useless nets, 662/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 974/0 useful/useless nets, 805/0 useful/useless insts
SYN-1016 : Merged 29 instances.
SYN-2501 : Optimize round 1, 36 better
SYN-2501 : Optimize round 2
SYN-1032 : 945/0 useful/useless nets, 776/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 1162/6 useful/useless nets, 993/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 130 (3.82), #lev = 5 (2.61)
SYN-3001 : Mapper mapped 269 instances into 130 LUTs, name keeping = 48%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1017/0 useful/useless nets, 848/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 405 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 106 adder to BLE ...
SYN-4008 : Packed 106 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 130 LUT to BLE ...
SYN-4008 : Packed 130 LUT and 58 SEQ to BLE.
SYN-4003 : Packing 347 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (347 nodes)...
SYN-4004 : #1: Packed 60 SEQ (1157 nodes)...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 287 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 417/606 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.196073s wall, 1.107607s user + 0.124801s system = 1.232408s CPU (103.0%)

RUN-1004 : used memory is 351 MB, reserved memory is 323 MB, peak memory is 441 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.917079s wall, 1.731611s user + 0.140401s system = 1.872012s CPU (97.6%)

RUN-1004 : used memory is 351 MB, reserved memory is 323 MB, peak memory is 441 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (158 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 352 instances, 333 slices, 17 macros(102 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2931, tnet num: 813, tinst num: 352, tnode num: 4045, tedge num: 4892.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 494 clock pins, and constraint 1106 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.097426s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (112.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 117400
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1847): len = 97315.1, overlap = 18
PHY-3002 : Step(1848): len = 85461, overlap = 18
PHY-3002 : Step(1849): len = 76193.7, overlap = 18
PHY-3002 : Step(1850): len = 68648.3, overlap = 18
PHY-3002 : Step(1851): len = 62104.6, overlap = 18
PHY-3002 : Step(1852): len = 56439.1, overlap = 18.25
PHY-3002 : Step(1853): len = 51171.8, overlap = 20
PHY-3002 : Step(1854): len = 46604.9, overlap = 18.75
PHY-3002 : Step(1855): len = 42545.5, overlap = 19.75
PHY-3002 : Step(1856): len = 38794.8, overlap = 21.75
PHY-3002 : Step(1857): len = 35293.5, overlap = 23
PHY-3002 : Step(1858): len = 32188.2, overlap = 23.5
PHY-3002 : Step(1859): len = 29869.3, overlap = 25
PHY-3002 : Step(1860): len = 27398.1, overlap = 25.75
PHY-3002 : Step(1861): len = 24799.6, overlap = 25.5
PHY-3002 : Step(1862): len = 22809, overlap = 28
PHY-3002 : Step(1863): len = 21219.5, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46445e-06
PHY-3002 : Step(1864): len = 21500.2, overlap = 28.75
PHY-3002 : Step(1865): len = 21850.5, overlap = 20
PHY-3002 : Step(1866): len = 21913.7, overlap = 20.25
PHY-3002 : Step(1867): len = 21449.6, overlap = 24.5
PHY-3002 : Step(1868): len = 21270.3, overlap = 25.5
PHY-3002 : Step(1869): len = 21217.8, overlap = 25.5
PHY-3002 : Step(1870): len = 20365.7, overlap = 22
PHY-3002 : Step(1871): len = 20024.4, overlap = 22.75
PHY-3002 : Step(1872): len = 20169.6, overlap = 28.5
PHY-3002 : Step(1873): len = 19909.8, overlap = 28.75
PHY-3002 : Step(1874): len = 20107.2, overlap = 29
PHY-3002 : Step(1875): len = 19921.1, overlap = 25
PHY-3002 : Step(1876): len = 19531.3, overlap = 24.75
PHY-3002 : Step(1877): len = 19600.9, overlap = 28.5
PHY-3002 : Step(1878): len = 19672.7, overlap = 27.75
PHY-3002 : Step(1879): len = 19745.3, overlap = 27.25
PHY-3002 : Step(1880): len = 19467.9, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89289e-05
PHY-3002 : Step(1881): len = 19730.8, overlap = 27.25
PHY-3002 : Step(1882): len = 19855.8, overlap = 26.5
PHY-3002 : Step(1883): len = 19974, overlap = 26
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.29052e-05
PHY-3002 : Step(1884): len = 20008.7, overlap = 30.25
PHY-3002 : Step(1885): len = 20251.1, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003553s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1793e-06
PHY-3002 : Step(1886): len = 20852.9, overlap = 15
PHY-3002 : Step(1887): len = 20693, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.35859e-06
PHY-3002 : Step(1888): len = 20412.6, overlap = 19.75
PHY-3002 : Step(1889): len = 20318.3, overlap = 19.75
PHY-3002 : Step(1890): len = 20283.5, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.71718e-06
PHY-3002 : Step(1891): len = 20176.5, overlap = 20.75
PHY-3002 : Step(1892): len = 20184, overlap = 20.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00699e-05
PHY-3002 : Step(1893): len = 20200.1, overlap = 44
PHY-3002 : Step(1894): len = 20255.6, overlap = 43.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01398e-05
PHY-3002 : Step(1895): len = 20465.1, overlap = 41.25
PHY-3002 : Step(1896): len = 20972.6, overlap = 38
PHY-3002 : Step(1897): len = 21161, overlap = 37.75
PHY-3002 : Step(1898): len = 21141.4, overlap = 37.5
PHY-3002 : Step(1899): len = 21178.3, overlap = 37.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02797e-05
PHY-3002 : Step(1900): len = 21362.3, overlap = 37.5
PHY-3002 : Step(1901): len = 21594.5, overlap = 36.25
PHY-3002 : Step(1902): len = 21768.9, overlap = 32.75
PHY-3002 : Step(1903): len = 21936.8, overlap = 32
PHY-3002 : Step(1904): len = 22107.7, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.05593e-05
PHY-3002 : Step(1905): len = 22248.1, overlap = 30.75
PHY-3002 : Step(1906): len = 22461.5, overlap = 31.25
PHY-3002 : Step(1907): len = 22608.9, overlap = 30.5
PHY-3002 : Step(1908): len = 22813.2, overlap = 30.75
PHY-3002 : Step(1909): len = 22916, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000161119
PHY-3002 : Step(1910): len = 23188.2, overlap = 31.75
PHY-3002 : Step(1911): len = 23582.6, overlap = 32.75
PHY-3002 : Step(1912): len = 23806.3, overlap = 32.25
PHY-3002 : Step(1913): len = 23964, overlap = 32.75
PHY-3002 : Step(1914): len = 23941.5, overlap = 34
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000322237
PHY-3002 : Step(1915): len = 24422.9, overlap = 32.5
PHY-3002 : Step(1916): len = 24772.5, overlap = 30.75
PHY-3002 : Step(1917): len = 24807.8, overlap = 31.25
PHY-3002 : Step(1918): len = 24928.9, overlap = 30.25
PHY-3002 : Step(1919): len = 25043.2, overlap = 30.25
PHY-3002 : Step(1920): len = 25204.5, overlap = 29.75
PHY-3002 : Step(1921): len = 25288, overlap = 28.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000644475
PHY-3002 : Step(1922): len = 25666.3, overlap = 27.5
PHY-3002 : Step(1923): len = 26148.8, overlap = 28.25
PHY-3002 : Step(1924): len = 26145.7, overlap = 27.75
PHY-3002 : Step(1925): len = 26236.3, overlap = 26
PHY-3002 : Step(1926): len = 26375.7, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.072303s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (107.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00043728
PHY-3002 : Step(1927): len = 27435.9, overlap = 5.75
PHY-3002 : Step(1928): len = 26833.3, overlap = 7.75
PHY-3002 : Step(1929): len = 26421.8, overlap = 11.75
PHY-3002 : Step(1930): len = 26163.9, overlap = 13
PHY-3002 : Step(1931): len = 26078.6, overlap = 16
PHY-3002 : Step(1932): len = 26002.2, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00087456
PHY-3002 : Step(1933): len = 26155.8, overlap = 16.5
PHY-3002 : Step(1934): len = 26314.9, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174689
PHY-3002 : Step(1935): len = 26406.8, overlap = 15.5
PHY-3002 : Step(1936): len = 26615.1, overlap = 15
PHY-3002 : Step(1937): len = 26714.7, overlap = 15.5
PHY-3002 : Step(1938): len = 26771.6, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005876s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27111.4, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 750 tiles.
PHY-3001 : 24 instances has been re-located, deltaX = 22, deltaY = 9.
PHY-3001 : Final: Len = 27574.4, Over = 0
RUN-1003 : finish command "place" in  2.233043s wall, 3.853225s user + 0.748805s system = 4.602030s CPU (206.1%)

RUN-1004 : used memory is 351 MB, reserved memory is 323 MB, peak memory is 441 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 223 to 167
PHY-1001 : Pin misalignment score is improved from 167 to 165
PHY-1001 : Pin misalignment score is improved from 165 to 164
PHY-1001 : Pin misalignment score is improved from 164 to 164
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45360, over cnt = 30(0%), over = 37, worst = 2
PHY-1002 : len = 45544, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 45736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022536s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (207.7%)

PHY-1001 : End global routing;  0.057182s wall, 0.078001s user + 0.031200s system = 0.109201s CPU (191.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035746s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (87.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 72792, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 1.256441s wall, 1.513210s user + 0.046800s system = 1.560010s CPU (124.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 72752, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.013393s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (116.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 72784, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 72784
PHY-1001 : End DR Iter 2; 0.009775s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (159.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.938075s wall, 2.152814s user + 0.093601s system = 2.246414s CPU (115.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.141096s wall, 2.402415s user + 0.140401s system = 2.542816s CPU (118.8%)

RUN-1004 : used memory is 351 MB, reserved memory is 323 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  345   out of   4480    7.70%
#reg                  451   out of   4480   10.07%
#le                   660
  #lut only           209   out of    660   31.67%
  #reg only           315   out of    660   47.73%
  #lut&reg            136   out of    660   20.61%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 354
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 815, pip num: 6705
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 514 valid insts, and 17100 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc" in  3.238494s wall, 10.186865s user + 0.093601s system = 10.280466s CPU (317.4%)

RUN-1004 : used memory is 351 MB, reserved memory is 323 MB, peak memory is 441 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.214607s wall, 1.154407s user + 0.078001s system = 1.232408s CPU (101.5%)

RUN-1004 : used memory is 424 MB, reserved memory is 396 MB, peak memory is 441 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.426599s wall, 3.494422s user + 0.124801s system = 3.619223s CPU (9.9%)

RUN-1004 : used memory is 425 MB, reserved memory is 398 MB, peak memory is 441 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.619375s wall, 0.312002s user + 0.031200s system = 0.343202s CPU (4.0%)

RUN-1004 : used memory is 356 MB, reserved memory is 328 MB, peak memory is 441 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.609621s wall, 5.413235s user + 0.280802s system = 5.694037s CPU (12.0%)

RUN-1004 : used memory is 345 MB, reserved memory is 318 MB, peak memory is 441 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 200/48 useful/useless nets, 147/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 165/27 useful/useless nets, 112/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 165/0 useful/useless nets, 112/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 117/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 188/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 188/0 useful/useless nets, 132/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 237/0 useful/useless nets, 181/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 222/0 useful/useless nets, 166/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 46 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/119 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   46   out of   4480    1.03%
#le                    77
  #lut only            31   out of     77   40.26%
  #reg only            30   out of     77   38.96%
  #lut&reg             16   out of     77   20.78%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |46    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 29 trigger nets, 61 data nets.
KIT-1004 : Chipwatcher code = 1011010001111000
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=223) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=223)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=223,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=223)
SYN-1011 : Flatten model register(CTRL_REG_LEN=223)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=223,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=29,BUS_NUM=3,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 12 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1138/513 useful/useless nets, 966/342 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 1009 better
SYN-1014 : Optimize round 2
SYN-1032 : 803/336 useful/useless nets, 631/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 838/0 useful/useless nets, 669/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 831/0 useful/useless nets, 662/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 974/0 useful/useless nets, 805/0 useful/useless insts
SYN-1016 : Merged 29 instances.
SYN-2501 : Optimize round 1, 36 better
SYN-2501 : Optimize round 2
SYN-1032 : 945/0 useful/useless nets, 776/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 1162/6 useful/useless nets, 993/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 130 (3.82), #lev = 5 (2.61)
SYN-3001 : Mapper mapped 269 instances into 130 LUTs, name keeping = 48%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1017/0 useful/useless nets, 848/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 405 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 106 adder to BLE ...
SYN-4008 : Packed 106 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 130 LUT to BLE ...
SYN-4008 : Packed 130 LUT and 58 SEQ to BLE.
SYN-4003 : Packing 347 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (347 nodes)...
SYN-4004 : #1: Packed 60 SEQ (1157 nodes)...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 287 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 417/606 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.161786s wall, 1.138807s user + 0.124801s system = 1.263608s CPU (108.8%)

RUN-1004 : used memory is 347 MB, reserved memory is 319 MB, peak memory is 441 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.751597s wall, 1.747211s user + 0.156001s system = 1.903212s CPU (108.7%)

RUN-1004 : used memory is 347 MB, reserved memory is 319 MB, peak memory is 441 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (158 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 352 instances, 333 slices, 17 macros(102 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2931, tnet num: 813, tinst num: 352, tnode num: 4045, tedge num: 4892.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 494 clock pins, and constraint 1106 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.096883s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (112.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 117400
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1939): len = 97315.1, overlap = 18
PHY-3002 : Step(1940): len = 85461, overlap = 18
PHY-3002 : Step(1941): len = 76193.7, overlap = 18
PHY-3002 : Step(1942): len = 68648.3, overlap = 18
PHY-3002 : Step(1943): len = 62104.6, overlap = 18
PHY-3002 : Step(1944): len = 56439.1, overlap = 18.25
PHY-3002 : Step(1945): len = 51171.8, overlap = 20
PHY-3002 : Step(1946): len = 46604.9, overlap = 18.75
PHY-3002 : Step(1947): len = 42545.5, overlap = 19.75
PHY-3002 : Step(1948): len = 38794.8, overlap = 21.75
PHY-3002 : Step(1949): len = 35293.5, overlap = 23
PHY-3002 : Step(1950): len = 32188.2, overlap = 23.5
PHY-3002 : Step(1951): len = 29869.3, overlap = 25
PHY-3002 : Step(1952): len = 27398.1, overlap = 25.75
PHY-3002 : Step(1953): len = 24799.6, overlap = 25.5
PHY-3002 : Step(1954): len = 22809, overlap = 28
PHY-3002 : Step(1955): len = 21219.5, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46445e-06
PHY-3002 : Step(1956): len = 21500.2, overlap = 28.75
PHY-3002 : Step(1957): len = 21850.5, overlap = 20
PHY-3002 : Step(1958): len = 21913.7, overlap = 20.25
PHY-3002 : Step(1959): len = 21449.6, overlap = 24.5
PHY-3002 : Step(1960): len = 21270.3, overlap = 25.5
PHY-3002 : Step(1961): len = 21217.8, overlap = 25.5
PHY-3002 : Step(1962): len = 20365.7, overlap = 22
PHY-3002 : Step(1963): len = 20024.4, overlap = 22.75
PHY-3002 : Step(1964): len = 20169.6, overlap = 28.5
PHY-3002 : Step(1965): len = 19909.8, overlap = 28.75
PHY-3002 : Step(1966): len = 20107.2, overlap = 29
PHY-3002 : Step(1967): len = 19921.1, overlap = 25
PHY-3002 : Step(1968): len = 19531.3, overlap = 24.75
PHY-3002 : Step(1969): len = 19600.9, overlap = 28.5
PHY-3002 : Step(1970): len = 19672.7, overlap = 27.75
PHY-3002 : Step(1971): len = 19745.3, overlap = 27.25
PHY-3002 : Step(1972): len = 19467.9, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89289e-05
PHY-3002 : Step(1973): len = 19730.8, overlap = 27.25
PHY-3002 : Step(1974): len = 19855.8, overlap = 26.5
PHY-3002 : Step(1975): len = 19974, overlap = 26
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.29052e-05
PHY-3002 : Step(1976): len = 20008.7, overlap = 30.25
PHY-3002 : Step(1977): len = 20251.1, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003633s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1793e-06
PHY-3002 : Step(1978): len = 20852.9, overlap = 15
PHY-3002 : Step(1979): len = 20693, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.35859e-06
PHY-3002 : Step(1980): len = 20412.6, overlap = 19.75
PHY-3002 : Step(1981): len = 20318.3, overlap = 19.75
PHY-3002 : Step(1982): len = 20283.5, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.71718e-06
PHY-3002 : Step(1983): len = 20176.5, overlap = 20.75
PHY-3002 : Step(1984): len = 20184, overlap = 20.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00699e-05
PHY-3002 : Step(1985): len = 20200.1, overlap = 44
PHY-3002 : Step(1986): len = 20255.6, overlap = 43.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01398e-05
PHY-3002 : Step(1987): len = 20465.1, overlap = 41.25
PHY-3002 : Step(1988): len = 20972.6, overlap = 38
PHY-3002 : Step(1989): len = 21161, overlap = 37.75
PHY-3002 : Step(1990): len = 21141.4, overlap = 37.5
PHY-3002 : Step(1991): len = 21178.3, overlap = 37.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02797e-05
PHY-3002 : Step(1992): len = 21362.3, overlap = 37.5
PHY-3002 : Step(1993): len = 21594.5, overlap = 36.25
PHY-3002 : Step(1994): len = 21768.9, overlap = 32.75
PHY-3002 : Step(1995): len = 21936.8, overlap = 32
PHY-3002 : Step(1996): len = 22107.7, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.05593e-05
PHY-3002 : Step(1997): len = 22248.1, overlap = 30.75
PHY-3002 : Step(1998): len = 22461.5, overlap = 31.25
PHY-3002 : Step(1999): len = 22608.9, overlap = 30.5
PHY-3002 : Step(2000): len = 22813.2, overlap = 30.75
PHY-3002 : Step(2001): len = 22916, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000161119
PHY-3002 : Step(2002): len = 23188.2, overlap = 31.75
PHY-3002 : Step(2003): len = 23582.6, overlap = 32.75
PHY-3002 : Step(2004): len = 23806.3, overlap = 32.25
PHY-3002 : Step(2005): len = 23964, overlap = 32.75
PHY-3002 : Step(2006): len = 23941.5, overlap = 34
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000322237
PHY-3002 : Step(2007): len = 24422.9, overlap = 32.5
PHY-3002 : Step(2008): len = 24772.5, overlap = 30.75
PHY-3002 : Step(2009): len = 24807.8, overlap = 31.25
PHY-3002 : Step(2010): len = 24928.9, overlap = 30.25
PHY-3002 : Step(2011): len = 25043.2, overlap = 30.25
PHY-3002 : Step(2012): len = 25204.5, overlap = 29.75
PHY-3002 : Step(2013): len = 25288, overlap = 28.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000644475
PHY-3002 : Step(2014): len = 25666.3, overlap = 27.5
PHY-3002 : Step(2015): len = 26148.8, overlap = 28.25
PHY-3002 : Step(2016): len = 26145.7, overlap = 27.75
PHY-3002 : Step(2017): len = 26236.3, overlap = 26
PHY-3002 : Step(2018): len = 26375.7, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076163s wall, 0.078001s user + 0.031200s system = 0.109201s CPU (143.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00043728
PHY-3002 : Step(2019): len = 27435.9, overlap = 5.75
PHY-3002 : Step(2020): len = 26833.3, overlap = 7.75
PHY-3002 : Step(2021): len = 26421.8, overlap = 11.75
PHY-3002 : Step(2022): len = 26163.9, overlap = 13
PHY-3002 : Step(2023): len = 26078.6, overlap = 16
PHY-3002 : Step(2024): len = 26002.2, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00087456
PHY-3002 : Step(2025): len = 26155.8, overlap = 16.5
PHY-3002 : Step(2026): len = 26314.9, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174689
PHY-3002 : Step(2027): len = 26406.8, overlap = 15.5
PHY-3002 : Step(2028): len = 26615.1, overlap = 15
PHY-3002 : Step(2029): len = 26714.7, overlap = 15.5
PHY-3002 : Step(2030): len = 26771.6, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006290s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27111.4, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 750 tiles.
PHY-3001 : 24 instances has been re-located, deltaX = 22, deltaY = 9.
PHY-3001 : Final: Len = 27574.4, Over = 0
RUN-1003 : finish command "place" in  2.222599s wall, 3.915625s user + 0.826805s system = 4.742430s CPU (213.4%)

RUN-1004 : used memory is 347 MB, reserved memory is 319 MB, peak memory is 441 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 223 to 167
PHY-1001 : Pin misalignment score is improved from 167 to 165
PHY-1001 : Pin misalignment score is improved from 165 to 164
PHY-1001 : Pin misalignment score is improved from 164 to 164
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 166 mslices, 167 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 512 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45360, over cnt = 30(0%), over = 37, worst = 2
PHY-1002 : len = 45544, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 45736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022014s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (283.5%)

PHY-1001 : End global routing;  0.055563s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (140.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035116s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (88.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 72792, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 1.243720s wall, 1.466409s user + 0.062400s system = 1.528810s CPU (122.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 72752, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.014009s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (222.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 72784, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 72784
PHY-1001 : End DR Iter 2; 0.010038s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (155.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.907522s wall, 2.106013s user + 0.109201s system = 2.215214s CPU (116.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.105332s wall, 2.371215s user + 0.124801s system = 2.496016s CPU (118.6%)

RUN-1004 : used memory is 353 MB, reserved memory is 326 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  345   out of   4480    7.70%
#reg                  451   out of   4480   10.07%
#le                   660
  #lut only           209   out of    660   31.67%
  #reg only           315   out of    660   47.73%
  #lut&reg            136   out of    660   20.61%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 354
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 815, pip num: 6705
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 514 valid insts, and 17100 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000011101011011010001111000 -f Quick_Start.btc" in  3.165500s wall, 10.467667s user + 0.031200s system = 10.498867s CPU (331.7%)

RUN-1004 : used memory is 353 MB, reserved memory is 326 MB, peak memory is 441 MB
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
KIT-8425 ERROR: Node pwmout9 does not exist or is invalid, please specify a valid one.
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
KIT-8425 ERROR: Node pwmout9 does not exist or is invalid, please specify a valid one.
GUI-1001 : User closes chip watcher ...
