<models xmlns:xi="http://www.w3.org/2001/XInclude">
  <xi:include href="../dsp_combinational/dsp_combinational.model.xml" xpointer="xpointer(models/child::node())"/>
  <xi:include href="../fig42-dff/dff.model.xml" xpointer="xpointer(models/child::node())"/>
  <model name="DSP_INOUT_REGISTERED_DUALCLK">
    <input_ports>
      <port clock="oclk iclk" combinational_sink_ports="out" name="a"/>
      <port clock="oclk iclk" combinational_sink_ports="out" name="b"/>
      <port is_clock="1" name="iclk"/>
      <port clock="oclk iclk" combinational_sink_ports="out" name="m"/>
      <port is_clock="1" name="oclk"/>
    </input_ports>
    <output_ports>
      <port clock="oclk iclk" name="out"/>
    </output_ports>
  </model>
</models>
