<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:42:10 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>VHIER(1p) User Contributed Perl Documentation
VHIER(1p)</p>

<p style="margin-top: 1em">NAME <br>
vhier - Return all files in a verilog hierarchy using
Verilog::Netlist</p>

<p style="margin-top: 1em">SYNOPSIS <br>
vhier --help <br>
vhier [verilog_options] [-o filename]
[verilog_files.v...]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
Vhier reads the Verilog files passed on the command line and
outputs a tree of all of the filenames, modules, and cells
referenced by that file.</p>

<p style="margin-top: 1em">VERILOG ARGUMENTS <br>
The following arguments are compatible with GCC, VCS and
most Verilog programs.</p>

<p style="margin-top: 1em">+define+var+value =item
-Dvar=value <br>
Defines the given preprocessor symbol.</p>

<p style="margin-top: 1em">-F file <br>
Read the specified file, and act as if all text inside it
was specified as command line parameters. Any relative paths
are relative to the directory containing the specified <br>
file.</p>

<p style="margin-top: 1em">-f file <br>
Read the specified file, and act as if all text inside it
was specified as command line parameters. Any relative paths
are relative to the current directory.</p>

<p style="margin-top: 1em">+incdir+dir =item -Idir <br>
Add the directory to the list of directories that should be
searched for include directories or libraries.</p>

<p style="margin-top: 1em">+libext+ext+ext... <br>
Specify the extensions that should be used for finding
modules. If for example module x is referenced, look in
x.ext.</p>

<p style="margin-top: 1em">-sv Specifies SystemVerilog
language features should be enabled; equivalent to
&quot;--language 1800-2012&quot;. This option is selected by
default, it exists for compatibility with other <br>
simulators.</p>

<p style="margin-top: 1em">-y dir <br>
Add the directory to the list of directories that should be
searched for include directories or libraries.</p>

<p style="margin-top: 1em">VHIER ARGUMENTS <br>
--help <br>
Displays this message and program version and exits.</p>

<p style="margin-top: 1em">--o file <br>
Use the given filename for output instead of stdout.</p>

<p style="margin-top: 1em">--cells <br>
Show the module name of all cells in top-down order.</p>

<p style="margin-top: 1em">--forest <br>
Show &quot;ASCII-art&quot; hierarchy tree of all cells (like
ps --forest)</p>

<p style="margin-top: 1em">--input-files <br>
Show all input filenames. Copying all of these files should
result in only those files needed to represent the entire
design.</p>

<p style="margin-top: 1em">--instance <br>
With --cells or --forest, show module instance names.</p>

<p style="margin-top: 1em">--language
&lt;1364-1995|1364-2001|1364-2005|1800-2005|1800-2009|1800-2012&gt;
<br>
Set the language standard for the files. This determines
which tokens are signals versus keywords, such as the
ever-common &quot;do&quot; (data-out signal, versus a
do-while loop <br>
keyword).</p>

<p style="margin-top: 1em">--resolve-files <br>
Show resolved filenames passed on the command line. This
will convert raw module and filenames without paths to
include the library search path directory. Output filenames
<br>
will be in the same order as passed on the command line.
Unlike --input-files or --module-files, hierarchy is not
traversed.</p>

<p style="margin-top: 1em">--module-files <br>
Show all module filenames in top-down order. Child modules
will always appear as low as possible, so that reversing the
list will allow bottom-up processing of modules. <br>
Unlike input-files, header files are not included.</p>

<p style="margin-top: 1em">--modules <br>
Show all module names.</p>

<p style="margin-top: 1em">--nomissing <br>
Do not complain about references to missing modules.</p>

<p style="margin-top: 1em">--missing-modules <br>
With --nomissing, show all modules that are not found.</p>

<p style="margin-top: 1em">--skiplist file <br>
Given file contains a list of regular expressions, one per
line. If a module name in the design hierarchy matches one
of these expressions, skip showing that module and any <br>
sub-hierarchy.</p>

<p style="margin-top: 1em">--synthesis <br>
Define SYNTHESIS, and ignore text bewteen &quot;ambit&quot;,
&quot;pragma&quot;, &quot;synopsys&quot; or
&quot;synthesis&quot; translate_off and translate_on meta
comments. Note using metacomments is discouraged <br>
as they have led to silicon bugs (versus ifdef SYNTHESIS);
see
&lt;http://www.veripool.org/papers/TenIPEdits_SNUGBos07_paper.pdf&gt;.</p>

<p style="margin-top: 1em">--top-module module <br>
Start the report at the specified module name, ignoring all
modules that are not the one specified with --top-module or
below, and report an error if the --top-module <br>
specified does not exist. Without this option vhier will
report all modules, starting at the module(s) that have no
children below them.</p>

<p style="margin-top: 1em">Note this option will not change
the result of the --input-files list, as the files needed to
parse any design are independent of which modules are
used.</p>

<p style="margin-top: 1em">--version <br>
Displays program version and exits.</p>

<p style="margin-top: 1em">--xml <br>
Create output in XML format.</p>

<p style="margin-top: 1em">DISTRIBUTION <br>
Verilog-Perl is part of the &lt;http://www.veripool.org/&gt;
free Verilog EDA software tool suite. The latest version is
available from CPAN and from <br>
&lt;http://www.veripool.org/verilog-perl&gt;.</p>

<p style="margin-top: 1em">Copyright 2005-2016 by Wilson
Snyder. This package is free software; you can redistribute
it and/or modify it under the terms of either the GNU Lesser
General Public License <br>
Version 3 or the Perl Artistic License Version 2.0.</p>

<p style="margin-top: 1em">AUTHORS <br>
Wilson Snyder &lt;wsnyder@wsnyder.org&gt;</p>

<p style="margin-top: 1em">SEE ALSO <br>
Verilog-Perl, Verilog::Getopt, Verilog::Preproc,
Verilog::Netlist</p>

<p style="margin-top: 1em">perl v5.24.1 2016-11-28
VHIER(1p)</p>
<hr>
</body>
</html>
