strict digraph "" {
	node [label="\N"];
	"179:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f8ba86ca650>",
		clk_sens=True,
		fillcolor=gold,
		label="179:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['cs', 'we_i', 'dat_i']"];
	"180:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ba86ca610>",
		fillcolor=turquoise,
		label="180:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"179:AL" -> "180:BL"	 [cond="[]",
		lineno=None];
	"181:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ba86ca750>",
		fillcolor=springgreen,
		label="181:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"180:BL" -> "181:IF"	 [cond="[]",
		lineno=None];
	"Leaf_179:AL"	 [def_var="['regfile']",
		label="Leaf_179:AL"];
	"181:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ba86ca990>",
		fillcolor=turquoise,
		label="181:BL
regfile[fnLM4550ToRealRegMap(adr_i[6:0])] <= dat_i;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86ca9d0>]",
		style=filled,
		typ=Block];
	"181:IF" -> "181:BL"	 [cond="['cs', 'we_i']",
		label="(cs & we_i)",
		lineno=181];
	"181:BL" -> "Leaf_179:AL"	 [cond="[]",
		lineno=None];
}
