[{"title":"时序电路基础","date":"2019-10-10T13:11:32.000Z","path":"2019/10/10/时序电路基础/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"verilog","slug":"verilog","permalink":"https://github.com/electricdream11/tags/verilog/"}]},{"title":"FPGA组合电路基础","date":"2019-10-09T12:41:20.000Z","path":"2019/10/09/FPGA组合电路基础/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"组合电路","slug":"组合电路","permalink":"https://github.com/electricdream11/tags/组合电路/"}]},{"title":"verilog语法基础","date":"2019-10-06T12:43:27.000Z","path":"2019/10/06/verilog语法基础/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"verilog","slug":"verilog","permalink":"https://github.com/electricdream11/tags/verilog/"}]},{"title":"可编程逻辑基础","date":"2019-10-06T07:39:27.000Z","path":"2019/10/06/可编程逻辑基础/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"}]},{"title":"1003_FPGA","date":"2019-10-03T12:29:17.000Z","path":"2019/10/03/1003_FPGA/","tags":[{"name":"test","slug":"test","permalink":"https://github.com/electricdream11/tags/test/"}]},{"title":"myaim","date":"2019-10-03T08:01:58.000Z","path":"2019/10/03/myaim/","tags":[{"name":"test","slug":"test","permalink":"https://github.com/electricdream11/tags/test/"}]},{"title":"myfirstarticle","date":"2019-10-02T08:44:32.000Z","path":"2019/10/02/myfirstarticle/","tags":[{"name":"test","slug":"test","permalink":"https://github.com/electricdream11/tags/test/"}]},{"title":"hello blog","date":"2019-10-01T04:29:10.000Z","path":"2019/10/01/hello-blog/","tags":[{"name":"test","slug":"test","permalink":"https://github.com/electricdream11/tags/test/"}]},{"title":"Hello World","date":"2019-10-01T03:08:35.851Z","path":"2019/10/01/Hello-World/","tags":[{"name":"test","slug":"test","permalink":"https://github.com/electricdream11/tags/test/"}]}]