#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Tue May 16 06:05:09 2017
# Process ID: 11624
# Current directory: C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/bd_2fd7_s00_regslice_0_synth_1
# Command line: vivado.exe -log bd_2fd7_s00_regslice_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_2fd7_s00_regslice_0.tcl
# Log file: C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/bd_2fd7_s00_regslice_0_synth_1/bd_2fd7_s00_regslice_0.vds
# Journal file: C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/bd_2fd7_s00_regslice_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source bd_2fd7_s00_regslice_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 416.348 ; gain = 207.098
INFO: [Synth 8-638] synthesizing module 'bd_2fd7_s00_regslice_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_1/synth/bd_2fd7_s00_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' (2#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' (2#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' (2#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' (2#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (3#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' (4#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'bd_2fd7_s00_regslice_0' (5#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_1/synth/bd_2fd7_s00_regslice_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 453.805 ; gain = 244.555
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 453.805 ; gain = 244.555
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1108.441 ; gain = 0.125
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 1108.441 ; gain = 899.191
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 1108.441 ; gain = 899.191
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 1108.441 ; gain = 899.191
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 1108.441 ; gain = 899.191
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1108.441 ; gain = 899.191
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:31 . Memory (MB): peak = 1265.539 ; gain = 1056.289
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:32 . Memory (MB): peak = 1281.203 ; gain = 1071.953
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 1312.387 ; gain = 1103.137
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:35 . Memory (MB): peak = 1312.387 ; gain = 1103.137
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:36 . Memory (MB): peak = 1312.387 ; gain = 1103.137
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:36 . Memory (MB): peak = 1312.387 ; gain = 1103.137
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:36 . Memory (MB): peak = 1312.387 ; gain = 1103.137
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:37 . Memory (MB): peak = 1312.387 ; gain = 1103.137
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:37 . Memory (MB): peak = 1312.387 ; gain = 1103.137

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |     2|
|3     |LUT3 |  1096|
|4     |LUT4 |     7|
|5     |FDRE |  2329|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:37 . Memory (MB): peak = 1312.387 ; gain = 1103.137
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 1371.988 ; gain = 1029.324
