

================================================================
== Vitis HLS Report for 'Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'
================================================================
* Date:           Thu Jan 25 13:08:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pool
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   325143|  20.000 ns|  3.251 ms|    2|  325143|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_36_4_VITIS_LOOP_37_5  |        0|   325141|        22|          5|          1|  0 ~ 65025|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 5, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.92>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 25 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 26 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1"   --->   Operation 28 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_in"   --->   Operation 29 'read' 'feature_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1495_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln1495"   --->   Operation 30 'read' 'zext_ln1495_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %mode"   --->   Operation 31 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mul_ln40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln40"   --->   Operation 32 'read' 'mul_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rhs_V_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rhs_V_2"   --->   Operation 33 'read' 'rhs_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rhs_V_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rhs_V_1"   --->   Operation 34 'read' 'rhs_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%select_ln25_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %select_ln25_1"   --->   Operation 35 'read' 'select_ln25_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Kx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Kx"   --->   Operation 36 'read' 'Kx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mul_i92_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_i92"   --->   Operation 37 'read' 'mul_i92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sum_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum"   --->   Operation 38 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1495_cast = zext i16 %zext_ln1495_read"   --->   Operation 39 'zext' 'zext_ln1495_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = zext i16 %rhs_V_2_read"   --->   Operation 40 'zext' 'rhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i16 %rhs_V_1_read"   --->   Operation 41 'zext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2147483647, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.82ns)   --->   "%store_ln0 = store i32 %sum_read, i32 %sum_1"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %ii"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %jj"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body28"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten"   --->   Operation 48 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.42ns)   --->   "%icmp_ln1027 = icmp_eq  i16 %indvar_flatten_load, i16 %mul_i92_read"   --->   Operation 51 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.07ns)   --->   "%add_ln1027 = add i16 %indvar_flatten_load, i16 1"   --->   Operation 52 'add' 'add_ln1027' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc102.loopexit, void %for.end104.loopexit.exitStub"   --->   Operation 53 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%jj_load = load i8 %jj"   --->   Operation 54 'load' 'jj_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ii_load = load i8 %ii" [pool_core.cpp:36]   --->   Operation 55 'load' 'ii_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.55ns)   --->   "%icmp_ln1027_1 = icmp_eq  i8 %jj_load, i8 %Kx_read"   --->   Operation 56 'icmp' 'icmp_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.24ns)   --->   "%select_ln36 = select i1 %icmp_ln1027_1, i8 0, i8 %jj_load" [pool_core.cpp:36]   --->   Operation 57 'select' 'select_ln36' <Predicate = (!icmp_ln1027)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.91ns)   --->   "%add_ln36_1 = add i8 %ii_load, i8 1" [pool_core.cpp:36]   --->   Operation 58 'add' 'add_ln36_1' <Predicate = (!icmp_ln1027)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i8 %select_ln36" [pool_core.cpp:40]   --->   Operation 59 'zext' 'zext_ln40' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.07ns)   --->   "%lhs_V = add i16 %zext_ln40, i16 %mul_ln40_read" [pool_core.cpp:40]   --->   Operation 60 'add' 'lhs_V' <Predicate = (!icmp_ln1027)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.95ns)   --->   "%switch_ln41 = switch i2 %mode_read, void %for.inc, i2 0, void %sw.bb, i2 1, void %sw.bb39, i2 2, void %sw.bb66" [pool_core.cpp:41]   --->   Operation 61 'switch' 'switch_ln41' <Predicate = (!icmp_ln1027)> <Delay = 0.95>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i16 %lhs_V"   --->   Operation 62 'sext' 'sext_ln186_2' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node lhs_V_5)   --->   "%rhs_V_4 = mul i32 %sext_ln186_2, i32 %rhs_V_1_cast"   --->   Operation 63 'mul' 'rhs_V_4' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i16 %lhs_V"   --->   Operation 64 'sext' 'sext_ln186_1' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 65 [3/3] (1.05ns) (grouped into DSP with root node lhs_V_4)   --->   "%rhs_V = mul i32 %sext_ln186_1, i32 %rhs_V_1_cast"   --->   Operation 65 'mul' 'rhs_V' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i16 %lhs_V"   --->   Operation 66 'sext' 'sext_ln186' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 0.00>
ST_1 : Operation 67 [3/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%ret_V_7 = mul i32 %sext_ln186, i32 %rhs_V_1_cast"   --->   Operation 67 'mul' 'ret_V_7' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.47>
ST_2 : Operation 68 [1/1] (1.24ns)   --->   "%select_ln36_1 = select i1 %icmp_ln1027_1, i8 %add_ln36_1, i8 %ii_load" [pool_core.cpp:36]   --->   Operation 68 'select' 'select_ln36_1' <Predicate = (!icmp_ln1027)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %select_ln36_1" [pool_core.cpp:36]   --->   Operation 69 'zext' 'zext_ln36' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.07ns)   --->   "%add_ln36 = add i16 %zext_ln36, i16 %select_ln25_1_read" [pool_core.cpp:36]   --->   Operation 70 'add' 'add_ln36' <Predicate = (!icmp_ln1027)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i16 %add_ln36" [pool_core.cpp:36]   --->   Operation 71 'sext' 'sext_ln36' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 72 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln36 = mul i32 %sext_ln36, i32 %rhs_V_1_cast" [pool_core.cpp:36]   --->   Operation 72 'mul' 'mul_ln36' <Predicate = (!icmp_ln1027)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node lhs_V_5)   --->   "%rhs_V_4 = mul i32 %sext_ln186_2, i32 %rhs_V_1_cast"   --->   Operation 73 'mul' 'rhs_V_4' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [2/3] (1.05ns) (grouped into DSP with root node lhs_V_4)   --->   "%rhs_V = mul i32 %sext_ln186_1, i32 %rhs_V_1_cast"   --->   Operation 74 'mul' 'rhs_V' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%ret_V_7 = mul i32 %sext_ln186, i32 %rhs_V_1_cast"   --->   Operation 75 'mul' 'ret_V_7' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln37 = store i16 %add_ln1027, i16 %indvar_flatten" [pool_core.cpp:37]   --->   Operation 76 'store' 'store_ln37' <Predicate = (!icmp_ln1027)> <Delay = 1.58>
ST_2 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln37 = store i8 %select_ln36_1, i8 %ii" [pool_core.cpp:37]   --->   Operation 77 'store' 'store_ln37' <Predicate = (!icmp_ln1027)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 78 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln36 = mul i32 %sext_ln36, i32 %rhs_V_1_cast" [pool_core.cpp:36]   --->   Operation 78 'mul' 'mul_ln36' <Predicate = (!icmp_ln1027)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node lhs_V_5)   --->   "%rhs_V_4 = mul i32 %sext_ln186_2, i32 %rhs_V_1_cast"   --->   Operation 79 'mul' 'rhs_V_4' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node lhs_V_5)   --->   "%sext_ln1495_2 = sext i32 %rhs_V_4"   --->   Operation 80 'sext' 'sext_ln1495_2' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (2.10ns) (root node of the DSP)   --->   "%lhs_V_5 = add i48 %zext_ln1495_cast, i48 %sext_ln1495_2"   --->   Operation 81 'add' 'lhs_V_5' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node lhs_V_4)   --->   "%rhs_V = mul i32 %sext_ln186_1, i32 %rhs_V_1_cast"   --->   Operation 82 'mul' 'rhs_V' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into DSP with root node lhs_V_4)   --->   "%sext_ln1495_1 = sext i32 %rhs_V"   --->   Operation 83 'sext' 'sext_ln1495_1' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%lhs_V_4 = add i48 %zext_ln1495_cast, i48 %sext_ln1495_1"   --->   Operation 84 'add' 'lhs_V_4' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%ret_V_7 = mul i32 %sext_ln186, i32 %rhs_V_1_cast"   --->   Operation 85 'mul' 'ret_V_7' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%sext_ln1495 = sext i32 %ret_V_7"   --->   Operation 86 'sext' 'sext_ln1495' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = add i48 %zext_ln1495_cast, i48 %sext_ln1495"   --->   Operation 87 'add' 'ret_V_8' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 88 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln36 = mul i32 %sext_ln36, i32 %rhs_V_1_cast" [pool_core.cpp:36]   --->   Operation 88 'mul' 'mul_ln36' <Predicate = (!icmp_ln1027)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [1/2] (2.10ns) (root node of the DSP)   --->   "%lhs_V_5 = add i48 %zext_ln1495_cast, i48 %sext_ln1495_2"   --->   Operation 89 'add' 'lhs_V_5' <Predicate = (!icmp_ln1027 & mode_read == 2)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/2] (2.10ns) (root node of the DSP)   --->   "%lhs_V_4 = add i48 %zext_ln1495_cast, i48 %sext_ln1495_1"   --->   Operation 90 'add' 'lhs_V_4' <Predicate = (!icmp_ln1027 & mode_read == 1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = add i48 %zext_ln1495_cast, i48 %sext_ln1495"   --->   Operation 91 'add' 'ret_V_8' <Predicate = (!icmp_ln1027 & mode_read == 0)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.50>
ST_5 : Operation 92 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln36 = mul i32 %sext_ln36, i32 %rhs_V_1_cast" [pool_core.cpp:36]   --->   Operation 92 'mul' 'mul_ln36' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (1.91ns)   --->   "%jj_1 = add i8 %select_ln36, i8 1" [pool_core.cpp:37]   --->   Operation 93 'add' 'jj_1' <Predicate = (!icmp_ln1027)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln37 = store i8 %jj_1, i8 %jj" [pool_core.cpp:37]   --->   Operation 94 'store' 'store_ln37' <Predicate = (!icmp_ln1027)> <Delay = 1.58>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body28" [pool_core.cpp:37]   --->   Operation 95 'br' 'br_ln37' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i32 %mul_ln36" [pool_core.cpp:36]   --->   Operation 96 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [2/2] (6.91ns)   --->   "%mul_ln36_1 = mul i48 %sext_ln36_1, i48 %rhs_V_2_cast" [pool_core.cpp:36]   --->   Operation 97 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_4_VITIS_LOOP_37_5_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65025, i64 0"   --->   Operation 99 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/2] (6.91ns)   --->   "%mul_ln36_1 = mul i48 %sext_ln36_1, i48 %rhs_V_2_cast" [pool_core.cpp:36]   --->   Operation 100 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [pool_core.cpp:37]   --->   Operation 102 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.62>
ST_8 : Operation 103 [1/1] (3.10ns)   --->   "%ret_V_6 = add i48 %lhs_V_5, i48 %mul_ln36_1"   --->   Operation 103 'add' 'ret_V_6' <Predicate = (mode_read == 2)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %ret_V_6, i2 0" [pool_core.cpp:45]   --->   Operation 104 'bitconcatenate' 'shl_ln3' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i50 %shl_ln3" [pool_core.cpp:45]   --->   Operation 105 'sext' 'sext_ln45_1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (3.52ns)   --->   "%add_ln45 = add i64 %sext_ln45_1, i64 %feature_in_read" [pool_core.cpp:45]   --->   Operation 106 'add' 'add_ln45' <Predicate = (mode_read == 2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45, i32 2, i32 63" [pool_core.cpp:45]   --->   Operation 107 'partselect' 'trunc_ln3' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i62 %trunc_ln3" [pool_core.cpp:45]   --->   Operation 108 'sext' 'sext_ln45' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln45" [pool_core.cpp:45]   --->   Operation 109 'getelementptr' 'gmem_addr_2' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (3.10ns)   --->   "%ret_V_3 = add i48 %lhs_V_4, i48 %mul_ln36_1"   --->   Operation 110 'add' 'ret_V_3' <Predicate = (mode_read == 1)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %ret_V_3, i2 0" [pool_core.cpp:44]   --->   Operation 111 'bitconcatenate' 'shl_ln2' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i50 %shl_ln2" [pool_core.cpp:44]   --->   Operation 112 'sext' 'sext_ln44_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (3.52ns)   --->   "%add_ln44 = add i64 %sext_ln44_1, i64 %feature_in_read" [pool_core.cpp:44]   --->   Operation 113 'add' 'add_ln44' <Predicate = (mode_read == 1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln44, i32 2, i32 63" [pool_core.cpp:44]   --->   Operation 114 'partselect' 'trunc_ln2' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %trunc_ln2" [pool_core.cpp:44]   --->   Operation 115 'sext' 'sext_ln44' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln44" [pool_core.cpp:44]   --->   Operation 116 'getelementptr' 'gmem_addr_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (3.10ns)   --->   "%ret_V = add i48 %ret_V_8, i48 %mul_ln36_1"   --->   Operation 117 'add' 'ret_V' <Predicate = (mode_read == 0)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %ret_V, i2 0" [pool_core.cpp:43]   --->   Operation 118 'bitconcatenate' 'shl_ln1' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i50 %shl_ln1" [pool_core.cpp:43]   --->   Operation 119 'sext' 'sext_ln43_1' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (3.52ns)   --->   "%add_ln43 = add i64 %sext_ln43_1, i64 %feature_in_read" [pool_core.cpp:43]   --->   Operation 120 'add' 'add_ln43' <Predicate = (mode_read == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln43, i32 2, i32 63" [pool_core.cpp:43]   --->   Operation 121 'partselect' 'trunc_ln1' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i62 %trunc_ln1" [pool_core.cpp:43]   --->   Operation 122 'sext' 'sext_ln43' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln43" [pool_core.cpp:43]   --->   Operation 123 'getelementptr' 'gmem_addr' <Predicate = (mode_read == 0)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 124 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 124 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 125 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 125 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 126 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 126 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 127 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 127 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 128 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 128 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 129 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 130 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 130 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 131 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 131 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 132 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 133 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 133 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 134 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 134 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 135 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 135 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 136 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 136 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 137 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 137 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 138 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 139 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 139 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 140 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 140 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 141 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 142 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [pool_core.cpp:45]   --->   Operation 142 'readreq' 'gmem_load_2_req' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 143 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [pool_core.cpp:44]   --->   Operation 143 'readreq' 'gmem_load_1_req' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 144 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [pool_core.cpp:43]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 145 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [pool_core.cpp:45]   --->   Operation 145 'read' 'gmem_addr_2_read' <Predicate = (mode_read == 2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_2_read, i32 23, i32 30" [pool_core.cpp:45]   --->   Operation 146 'partselect' 'tmp_4' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i32 %gmem_addr_2_read" [pool_core.cpp:45]   --->   Operation 147 'trunc' 'trunc_ln45_1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [pool_core.cpp:44]   --->   Operation 148 'read' 'gmem_addr_1_read' <Predicate = (mode_read == 1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_1_read, i32 23, i32 30" [pool_core.cpp:44]   --->   Operation 149 'partselect' 'tmp_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i32 %gmem_addr_1_read" [pool_core.cpp:44]   --->   Operation 150 'trunc' 'trunc_ln44_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [pool_core.cpp:43]   --->   Operation 151 'read' 'gmem_addr_read' <Predicate = (mode_read == 0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%sum_1_load_3 = load i32 %sum_1" [pool_core.cpp:45]   --->   Operation 152 'load' 'sum_1_load_3' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %gmem_addr_2_read" [pool_core.cpp:45]   --->   Operation 153 'bitcast' 'bitcast_ln45' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (1.55ns)   --->   "%icmp_ln45_2 = icmp_ne  i8 %tmp_4, i8 255" [pool_core.cpp:45]   --->   Operation 154 'icmp' 'icmp_ln45_2' <Predicate = (mode_read == 2)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (2.44ns)   --->   "%icmp_ln45_3 = icmp_eq  i23 %trunc_ln45_1, i23 0" [pool_core.cpp:45]   --->   Operation 155 'icmp' 'icmp_ln45_3' <Predicate = (mode_read == 2)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_ogt  i32 %sum_1_load_3, i32 %bitcast_ln45" [pool_core.cpp:45]   --->   Operation 156 'fcmp' 'tmp_5' <Predicate = (mode_read == 2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%sum_1_load_2 = load i32 %sum_1" [pool_core.cpp:44]   --->   Operation 157 'load' 'sum_1_load_2' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast i32 %gmem_addr_1_read" [pool_core.cpp:44]   --->   Operation 158 'bitcast' 'bitcast_ln44' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (1.55ns)   --->   "%icmp_ln44_2 = icmp_ne  i8 %tmp_1, i8 255" [pool_core.cpp:44]   --->   Operation 159 'icmp' 'icmp_ln44_2' <Predicate = (mode_read == 1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (2.44ns)   --->   "%icmp_ln44_3 = icmp_eq  i23 %trunc_ln44_1, i23 0" [pool_core.cpp:44]   --->   Operation 160 'icmp' 'icmp_ln44_3' <Predicate = (mode_read == 1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %sum_1_load_2, i32 %bitcast_ln44" [pool_core.cpp:44]   --->   Operation 161 'fcmp' 'tmp_2' <Predicate = (mode_read == 1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%sum_1_load_1 = load i32 %sum_1" [pool_core.cpp:43]   --->   Operation 162 'load' 'sum_1_load_1' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %gmem_addr_read" [pool_core.cpp:43]   --->   Operation 163 'bitcast' 'bitcast_ln43' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_17 : Operation 164 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %bitcast_ln43" [pool_core.cpp:43]   --->   Operation 164 'fadd' 'sum_2' <Predicate = (mode_read == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%sum_1_load = load i32 %sum_1"   --->   Operation 197 'load' 'sum_1_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_3_out, i32 %sum_1_load"   --->   Operation 198 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 199 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln45_1 = bitcast i32 %sum_1_load_3" [pool_core.cpp:45]   --->   Operation 165 'bitcast' 'bitcast_ln45_1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln45_1, i32 23, i32 30" [pool_core.cpp:45]   --->   Operation 166 'partselect' 'tmp_3' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %bitcast_ln45_1" [pool_core.cpp:45]   --->   Operation 167 'trunc' 'trunc_ln45' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp_ne  i8 %tmp_3, i8 255" [pool_core.cpp:45]   --->   Operation 168 'icmp' 'icmp_ln45' <Predicate = (mode_read == 2)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (2.44ns)   --->   "%icmp_ln45_1 = icmp_eq  i23 %trunc_ln45, i23 0" [pool_core.cpp:45]   --->   Operation 169 'icmp' 'icmp_ln45_1' <Predicate = (mode_read == 2)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln45_1)   --->   "%or_ln45 = or i1 %icmp_ln45_1, i1 %icmp_ln45" [pool_core.cpp:45]   --->   Operation 170 'or' 'or_ln45' <Predicate = (mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln45_1)   --->   "%or_ln45_1 = or i1 %icmp_ln45_3, i1 %icmp_ln45_2" [pool_core.cpp:45]   --->   Operation 171 'or' 'or_ln45_1' <Predicate = (mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_ogt  i32 %sum_1_load_3, i32 %bitcast_ln45" [pool_core.cpp:45]   --->   Operation 172 'fcmp' 'tmp_5' <Predicate = (mode_read == 2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln45_1)   --->   "%and_ln45 = and i1 %tmp_5, i1 %or_ln45" [pool_core.cpp:45]   --->   Operation 173 'and' 'and_ln45' <Predicate = (mode_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln45_1 = and i1 %and_ln45, i1 %or_ln45_1" [pool_core.cpp:45]   --->   Operation 174 'and' 'and_ln45_1' <Predicate = (mode_read == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %and_ln45_1, i32 %sum_1_load_3, i32 %bitcast_ln45" [pool_core.cpp:45]   --->   Operation 175 'select' 'select_ln45' <Predicate = (mode_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln44_1 = bitcast i32 %sum_1_load_2" [pool_core.cpp:44]   --->   Operation 176 'bitcast' 'bitcast_ln44_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln44_1, i32 23, i32 30" [pool_core.cpp:44]   --->   Operation 177 'partselect' 'tmp' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %bitcast_ln44_1" [pool_core.cpp:44]   --->   Operation 178 'trunc' 'trunc_ln44' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (1.55ns)   --->   "%icmp_ln44 = icmp_ne  i8 %tmp, i8 255" [pool_core.cpp:44]   --->   Operation 179 'icmp' 'icmp_ln44' <Predicate = (mode_read == 1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (2.44ns)   --->   "%icmp_ln44_1 = icmp_eq  i23 %trunc_ln44, i23 0" [pool_core.cpp:44]   --->   Operation 180 'icmp' 'icmp_ln44_1' <Predicate = (mode_read == 1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_1)   --->   "%or_ln44 = or i1 %icmp_ln44_1, i1 %icmp_ln44" [pool_core.cpp:44]   --->   Operation 181 'or' 'or_ln44' <Predicate = (mode_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_1)   --->   "%or_ln44_1 = or i1 %icmp_ln44_3, i1 %icmp_ln44_2" [pool_core.cpp:44]   --->   Operation 182 'or' 'or_ln44_1' <Predicate = (mode_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %sum_1_load_2, i32 %bitcast_ln44" [pool_core.cpp:44]   --->   Operation 183 'fcmp' 'tmp_2' <Predicate = (mode_read == 1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_1)   --->   "%and_ln44 = and i1 %tmp_2, i1 %or_ln44" [pool_core.cpp:44]   --->   Operation 184 'and' 'and_ln44' <Predicate = (mode_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln44_1 = and i1 %and_ln44, i1 %or_ln44_1" [pool_core.cpp:44]   --->   Operation 185 'and' 'and_ln44_1' <Predicate = (mode_read == 1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %and_ln44_1, i32 %bitcast_ln44, i32 %sum_1_load_2" [pool_core.cpp:44]   --->   Operation 186 'select' 'select_ln44' <Predicate = (mode_read == 1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 187 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %bitcast_ln43" [pool_core.cpp:43]   --->   Operation 187 'fadd' 'sum_2' <Predicate = (mode_read == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 188 [1/1] (1.82ns)   --->   "%store_ln45 = store i32 %select_ln45, i32 %sum_1" [pool_core.cpp:45]   --->   Operation 188 'store' 'store_ln45' <Predicate = (mode_read == 2)> <Delay = 1.82>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [pool_core.cpp:45]   --->   Operation 189 'br' 'br_ln45' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (1.82ns)   --->   "%store_ln44 = store i32 %select_ln44, i32 %sum_1" [pool_core.cpp:44]   --->   Operation 190 'store' 'store_ln44' <Predicate = (mode_read == 1)> <Delay = 1.82>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc" [pool_core.cpp:44]   --->   Operation 191 'br' 'br_ln44' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_19 : Operation 192 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %bitcast_ln43" [pool_core.cpp:43]   --->   Operation 192 'fadd' 'sum_2' <Predicate = (mode_read == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 193 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %bitcast_ln43" [pool_core.cpp:43]   --->   Operation 193 'fadd' 'sum_2' <Predicate = (mode_read == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 194 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %bitcast_ln43" [pool_core.cpp:43]   --->   Operation 194 'fadd' 'sum_2' <Predicate = (mode_read == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.82>
ST_22 : Operation 195 [1/1] (1.82ns)   --->   "%store_ln43 = store i32 %sum_2, i32 %sum_1" [pool_core.cpp:43]   --->   Operation 195 'store' 'store_ln43' <Predicate = (mode_read == 0)> <Delay = 1.82>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [pool_core.cpp:43]   --->   Operation 196 'br' 'br_ln43' <Predicate = (mode_read == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.93ns
The critical path consists of the following:
	'alloca' operation ('i_op') [13]  (0 ns)
	'load' operation ('jj_load') on local variable 'i_op' [44]  (0 ns)
	'icmp' operation ('icmp_ln1027_1') [48]  (1.55 ns)
	'select' operation ('select_ln36', pool_core.cpp:36) [49]  (1.25 ns)
	'add' operation ('lhs.V', pool_core.cpp:40) [61]  (2.08 ns)
	'mul' operation of DSP[68] ('rhs.V') [66]  (1.05 ns)

 <State 2>: 5.47ns
The critical path consists of the following:
	'select' operation ('select_ln36_1', pool_core.cpp:36) [51]  (1.25 ns)
	'add' operation ('add_ln36', pool_core.cpp:36) [53]  (2.08 ns)
	'mul' operation of DSP[55] ('mul_ln36', pool_core.cpp:36) [55]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[55] ('mul_ln36', pool_core.cpp:36) [55]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[55] ('mul_ln36', pool_core.cpp:36) [55]  (2.15 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	'add' operation ('jj', pool_core.cpp:37) [149]  (1.92 ns)
	'store' operation ('store_ln37', pool_core.cpp:37) of variable 'jj', pool_core.cpp:37 on local variable 'i_op' [152]  (1.59 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln36_1', pool_core.cpp:36) [57]  (6.91 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln36_1', pool_core.cpp:36) [57]  (6.91 ns)

 <State 8>: 6.62ns
The critical path consists of the following:
	'add' operation ('ret.V') [135]  (3.1 ns)
	'add' operation ('add_ln43', pool_core.cpp:43) [138]  (3.52 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', pool_core.cpp:45) on port 'gmem' (pool_core.cpp:45) [76]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', pool_core.cpp:44) on port 'gmem' (pool_core.cpp:44) [109]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', pool_core.cpp:44) on port 'gmem' (pool_core.cpp:44) [109]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', pool_core.cpp:43) on port 'gmem' (pool_core.cpp:43) [142]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', pool_core.cpp:44) on port 'gmem' (pool_core.cpp:44) [109]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', pool_core.cpp:45) on port 'gmem' (pool_core.cpp:45) [76]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', pool_core.cpp:44) on port 'gmem' (pool_core.cpp:44) [109]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', pool_core.cpp:44) on port 'gmem' (pool_core.cpp:44) [110]  (7.3 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'load' operation ('sum_1_load_1', pool_core.cpp:43) on local variable 'sum' [130]  (0 ns)
	'fadd' operation ('sum', pool_core.cpp:43) [145]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core.cpp:43) [145]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core.cpp:43) [145]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core.cpp:43) [145]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core.cpp:43) [145]  (7.26 ns)

 <State 22>: 1.83ns
The critical path consists of the following:
	'store' operation ('store_ln43', pool_core.cpp:43) of variable 'sum', pool_core.cpp:43 on local variable 'sum' [146]  (1.83 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
