{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631979111680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631979111684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 18 17:31:51 2021 " "Processing started: Sat Sep 18 17:31:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631979111684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631979111684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculette-v2 -c calculette-v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculette-v2 -c calculette-v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631979111684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631979111898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631979111899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "additionneur_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file additionneur_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1_bit-archi_add1bit " "Found design unit 1: add1_bit-archi_add1bit" {  } { { "additionneur_1bit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631979118093 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1_bit " "Found entity 1: add1_bit" {  } { { "additionneur_1bit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631979118093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631979118093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "additionneur_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file additionneur_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4_bits-archi_add4bits " "Found design unit 1: add4_bits-archi_add4bits" {  } { { "additionneur_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631979118096 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4_bits " "Found entity 1: add4_bits" {  } { { "additionneur_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631979118096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631979118096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_use.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_use.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 use_cla-archi_use_cla " "Found design unit 1: use_cla-archi_use_cla" {  } { { "cla_use.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/cla_use.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631979118098 ""} { "Info" "ISGN_ENTITY_NAME" "1 use_Cla " "Found entity 1: use_Cla" {  } { { "cla_use.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/cla_use.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631979118098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631979118098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculateur-archi_calcu " "Found design unit 1: calculateur-archi_calcu" {  } { { "calculateur.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/calculateur.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631979118101 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculateur " "Found entity 1: calculateur" {  } { { "calculateur.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/calculateur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631979118101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631979118101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choix_afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file choix_afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choix_display-archi_choix_display " "Found design unit 1: choix_display-archi_choix_display" {  } { { "choix_afficheur.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/choix_afficheur.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631979118104 ""} { "Info" "ISGN_ENTITY_NAME" "1 choix_display " "Found entity 1: choix_display" {  } { { "choix_afficheur.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/choix_afficheur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631979118104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631979118104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculateur " "Elaborating entity \"calculateur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631979118125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add4_bits add4_bits:additionneur0 A:archi_add4bits " "Elaborating entity \"add4_bits\" using architecture \"A:archi_add4bits\" for hierarchy \"add4_bits:additionneur0\"" {  } { { "calculateur.vhd" "additionneur0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/calculateur.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631979118133 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempRes additionneur_4bits.vhd(39) " "VHDL Process Statement warning at additionneur_4bits.vhd(39): signal \"tempRes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "additionneur_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631979118134 "|calculateur|add4_bits:additionneur0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operande1 additionneur_4bits.vhd(39) " "VHDL Process Statement warning at additionneur_4bits.vhd(39): signal \"operande1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "additionneur_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631979118134 "|calculateur|add4_bits:additionneur0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operande2 additionneur_4bits.vhd(39) " "VHDL Process Statement warning at additionneur_4bits.vhd(39): signal \"operande2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "additionneur_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631979118134 "|calculateur|add4_bits:additionneur0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ErrorMode additionneur_4bits.vhd(41) " "VHDL Process Statement warning at additionneur_4bits.vhd(41): signal \"ErrorMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "additionneur_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631979118134 "|calculateur|add4_bits:additionneur0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempRes additionneur_4bits.vhd(41) " "VHDL Process Statement warning at additionneur_4bits.vhd(41): signal \"tempRes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "additionneur_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631979118134 "|calculateur|add4_bits:additionneur0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ErrorOverFlow additionneur_4bits.vhd(57) " "VHDL Process Statement warning at additionneur_4bits.vhd(57): signal \"ErrorOverFlow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "additionneur_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631979118134 "|calculateur|add4_bits:additionneur0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempRes additionneur_4bits.vhd(57) " "VHDL Process Statement warning at additionneur_4bits.vhd(57): signal \"tempRes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "additionneur_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631979118134 "|calculateur|add4_bits:additionneur0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add1_bit add4_bits:additionneur0\|add1_bit:add0 A:archi_add1bit " "Elaborating entity \"add1_bit\" using architecture \"A:archi_add1bit\" for hierarchy \"add4_bits:additionneur0\|add1_bit:add0\"" {  } { { "additionneur_4bits.vhd" "add0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631979118139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "choix_display choix_display:MuxAfficheur A:archi_choix_display " "Elaborating entity \"choix_display\" using architecture \"A:archi_choix_display\" for hierarchy \"choix_display:MuxAfficheur\"" {  } { { "calculateur.vhd" "MuxAfficheur" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/calculateur.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631979118142 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631979118449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631979118698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631979118698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631979118715 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631979118715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631979118715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631979118715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631979118722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 18 17:31:58 2021 " "Processing ended: Sat Sep 18 17:31:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631979118722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631979118722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631979118722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631979118722 ""}
