--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk100Mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
enable      |   -0.232(R)|      FAST  |    2.275(R)|      SLOW  |clk100Mhz_BUFGP   |   0.000|
reset       |   -0.244(R)|      FAST  |    1.986(R)|      SLOW  |clk100Mhz_BUFGP   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk100Mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
seg_out<1>  |        10.470(R)|      SLOW  |         3.840(R)|      FAST  |clk100Mhz_BUFGP   |   0.000|
seg_out<2>  |        10.952(R)|      SLOW  |         3.894(R)|      FAST  |clk100Mhz_BUFGP   |   0.000|
seg_out<3>  |        11.158(R)|      SLOW  |         3.758(R)|      FAST  |clk100Mhz_BUFGP   |   0.000|
seg_out<4>  |        11.060(R)|      SLOW  |         3.886(R)|      FAST  |clk100Mhz_BUFGP   |   0.000|
seg_out<5>  |        10.311(R)|      SLOW  |         3.707(R)|      FAST  |clk100Mhz_BUFGP   |   0.000|
seg_out<6>  |        10.381(R)|      SLOW  |         3.857(R)|      FAST  |clk100Mhz_BUFGP   |   0.000|
seg_out<7>  |        10.504(R)|      SLOW  |         3.528(R)|      FAST  |clk100Mhz_BUFGP   |   0.000|
seg_sel<0>  |        10.396(R)|      SLOW  |         3.824(R)|      FAST  |clk100Mhz_BUFGP   |   0.000|
seg_sel<1>  |        10.238(R)|      SLOW  |         3.763(R)|      FAST  |clk100Mhz_BUFGP   |   0.000|
seg_sel<2>  |        10.677(R)|      SLOW  |         4.082(R)|      FAST  |clk100Mhz_BUFGP   |   0.000|
seg_sel<3>  |        10.523(R)|      SLOW  |         3.956(R)|      FAST  |clk100Mhz_BUFGP   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk100Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100Mhz      |    2.714|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 29 09:58:24 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 664 MB



