

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Tue Apr 27 11:03:27 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      118|      118|  1.180 us|  1.180 us|  119|  119|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 119
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.28>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_4" [dfg_199.c:26]   --->   Operation 120 'read' 'p_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i16 %p_4_read" [dfg_199.c:20]   --->   Operation 121 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [6/6] (6.28ns)   --->   "%result_4 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 122 'sitodp' 'result_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (2.42ns)   --->   "%icmp_ln31_1 = icmp_eq  i16 %p_4_read, i16 0" [dfg_199.c:31]   --->   Operation 123 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 124 [5/6] (6.28ns)   --->   "%result_4 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 124 'sitodp' 'result_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 125 [4/6] (6.28ns)   --->   "%result_4 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 125 'sitodp' 'result_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 126 [3/6] (6.28ns)   --->   "%result_4 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 126 'sitodp' 'result_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 127 [2/6] (6.28ns)   --->   "%result_4 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 127 'sitodp' 'result_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 128 [1/6] (6.28ns)   --->   "%result_4 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 128 'sitodp' 'result_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %result_4" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 129 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 130 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i64 %data_V"   --->   Operation 131 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.94>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_17, i1 0"   --->   Operation 132 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 133 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_16" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 134 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 135 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 136 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_16"   --->   Operation 137 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 138 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 139 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 140 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 141 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V = lshr i121 %zext_ln68, i121 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 142 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_1 = shl i121 %zext_ln68, i121 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 143 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i121.i32, i121 %r_V, i32 53"   --->   Operation 144 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 145 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i121.i32.i32, i121 %r_V_1, i32 53, i32 68"   --->   Operation 146 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_1"   --->   Operation 147 'select' 'select_ln1312' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln1312, i32 15" [dfg_199.c:22]   --->   Operation 148 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln1312, i32 12" [dfg_199.c:22]   --->   Operation 149 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln1312, i32 10" [dfg_199.c:22]   --->   Operation 150 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %select_ln1312, i32 3, i32 4" [dfg_199.c:22]   --->   Operation 151 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i16 %select_ln1312" [dfg_199.c:22]   --->   Operation 152 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.99>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i2.i1.i1.i1.i5.i2.i2.i1, i1 %tmp_2, i2 0, i1 %tmp_3, i1 0, i1 %tmp_4, i5 0, i2 %tmp_9, i2 0, i1 %trunc_ln22" [dfg_199.c:22]   --->   Operation 153 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i16 %and_ln" [dfg_199.c:22]   --->   Operation 154 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.99ns)   --->   "%xor_ln22 = xor i17 %zext_ln22, i17 131071" [dfg_199.c:22]   --->   Operation 155 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i17 %xor_ln22" [dfg_199.c:21]   --->   Operation 156 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [2/2] (6.91ns)   --->   "%mul_ln21 = mul i50 %sext_ln21, i50 3861203715" [dfg_199.c:21]   --->   Operation 157 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 158 [1/2] (6.91ns)   --->   "%mul_ln21 = mul i50 %sext_ln21, i50 3861203715" [dfg_199.c:21]   --->   Operation 158 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.52>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i50 %mul_ln21" [dfg_199.c:21]   --->   Operation 159 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (3.52ns)   --->   "%v_15 = add i64 %sext_ln21_1, i64 13068095127875490465" [dfg_199.c:21]   --->   Operation 160 'add' 'v_15' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 161 [6/6] (6.41ns)   --->   "%conv = sitofp i64 %v_15" [dfg_199.c:29]   --->   Operation 161 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 162 [5/6] (6.41ns)   --->   "%conv = sitofp i64 %v_15" [dfg_199.c:29]   --->   Operation 162 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 163 [4/6] (6.41ns)   --->   "%conv = sitofp i64 %v_15" [dfg_199.c:29]   --->   Operation 163 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 164 [3/6] (6.41ns)   --->   "%conv = sitofp i64 %v_15" [dfg_199.c:29]   --->   Operation 164 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 165 [2/6] (6.41ns)   --->   "%conv = sitofp i64 %v_15" [dfg_199.c:29]   --->   Operation 165 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 166 [1/6] (6.41ns)   --->   "%conv = sitofp i64 %v_15" [dfg_199.c:29]   --->   Operation 166 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 167 [4/4] (5.70ns)   --->   "%mul = fmul i32 %conv, i32 -976.185" [dfg_199.c:29]   --->   Operation 167 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 168 [3/4] (5.70ns)   --->   "%mul = fmul i32 %conv, i32 -976.185" [dfg_199.c:29]   --->   Operation 168 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 169 [2/4] (5.70ns)   --->   "%mul = fmul i32 %conv, i32 -976.185" [dfg_199.c:29]   --->   Operation 169 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 170 [1/4] (5.70ns)   --->   "%mul = fmul i32 %conv, i32 -976.185" [dfg_199.c:29]   --->   Operation 170 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 171 [4/4] (5.70ns)   --->   "%dc_1 = fmul i32 %mul, i32 23794" [dfg_199.c:29]   --->   Operation 171 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.70>
ST_23 : Operation 172 [3/4] (5.70ns)   --->   "%dc_1 = fmul i32 %mul, i32 23794" [dfg_199.c:29]   --->   Operation 172 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.70>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%p_13_addr = getelementptr i16 %p_13, i64 0, i64 4" [dfg_199.c:26]   --->   Operation 173 'getelementptr' 'p_13_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%p_13_addr_1 = getelementptr i16 %p_13, i64 0, i64 7" [dfg_199.c:26]   --->   Operation 174 'getelementptr' 'p_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [2/2] (2.32ns)   --->   "%p_13_load = load i4 %p_13_addr" [dfg_199.c:26]   --->   Operation 175 'load' 'p_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_24 : Operation 176 [2/2] (2.32ns)   --->   "%p_13_load_1 = load i4 %p_13_addr_1" [dfg_199.c:26]   --->   Operation 176 'load' 'p_13_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_24 : Operation 177 [2/4] (5.70ns)   --->   "%dc_1 = fmul i32 %mul, i32 23794" [dfg_199.c:29]   --->   Operation 177 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.70>
ST_25 : Operation 178 [1/2] (2.32ns)   --->   "%p_13_load = load i4 %p_13_addr" [dfg_199.c:26]   --->   Operation 178 'load' 'p_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i16 %p_13_load" [dfg_199.c:26]   --->   Operation 179 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/2] (2.32ns)   --->   "%p_13_load_1 = load i4 %p_13_addr_1" [dfg_199.c:26]   --->   Operation 180 'load' 'p_13_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i16 %p_13_load_1" [dfg_199.c:26]   --->   Operation 181 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (2.07ns)   --->   "%sub_ln26 = sub i17 %zext_ln26_1, i17 %zext_ln26_2" [dfg_199.c:26]   --->   Operation 182 'sub' 'sub_ln26' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/4] (5.70ns)   --->   "%dc_1 = fmul i32 %mul, i32 23794" [dfg_199.c:29]   --->   Operation 183 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 184 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 185 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i32 %data_V_1"   --->   Operation 186 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i17 %sub_ln26" [dfg_199.c:25]   --->   Operation 187 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 188 [2/2] (6.91ns)   --->   "%mul_ln25 = mul i48 %sext_ln25, i48 281474159178668" [dfg_199.c:25]   --->   Operation 188 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_18" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 189 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 190 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 191 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_18"   --->   Operation 192 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 193 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 194 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341"   --->   Operation 194 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 195 [1/2] (6.91ns)   --->   "%mul_ln25 = mul i48 %sext_ln25, i48 281474159178668" [dfg_199.c:25]   --->   Operation 195 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_19, i1 0"   --->   Operation 196 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i25 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 197 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i27_cast_cast_cast = sext i9 %ush_1"   --->   Operation 198 'sext' 'sh_prom_i_i_i_i_i27_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i27_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i27_cast_cast_cast"   --->   Operation 199 'zext' 'sh_prom_i_i_i_i_i27_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%r_V_2 = lshr i111 %zext_ln68_1, i111 %sh_prom_i_i_i_i_i27_cast_cast_cast_cast"   --->   Operation 200 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%r_V_3 = shl i111 %zext_ln68_1, i111 %sh_prom_i_i_i_i_i27_cast_cast_cast_cast"   --->   Operation 201 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_2, i32 24"   --->   Operation 202 'bitselect' 'tmp_10' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_27 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%zext_ln662_1 = zext i1 %tmp_10"   --->   Operation 203 'zext' 'zext_ln662_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_27 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_3, i32 24, i32 87"   --->   Operation 204 'partselect' 'tmp_s' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_27 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%val = select i1 %isNeg_1, i64 %zext_ln662_1, i64 %tmp_s"   --->   Operation 205 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 206 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln29 = add i64 %val, i64 1016" [dfg_199.c:29]   --->   Operation 206 'add' 'add_ln29' <Predicate = true> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i48 %mul_ln25" [dfg_199.c:29]   --->   Operation 207 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 208 [68/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 208 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 209 [67/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 209 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 210 [66/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 210 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 211 [65/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 211 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 212 [64/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 212 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 213 [63/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 213 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 214 [62/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 214 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 215 [61/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 215 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 216 [60/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 216 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 217 [59/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 217 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 218 [58/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 218 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 219 [57/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 219 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 220 [56/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 220 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 221 [55/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 221 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 222 [54/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 222 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 223 [53/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 223 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 224 [52/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 224 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 225 [51/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 225 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 226 [50/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 226 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 227 [49/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 227 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 228 [48/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 228 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 229 [47/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 229 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 230 [46/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 230 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 231 [45/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 231 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 232 [44/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 232 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 233 [43/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 233 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 234 [42/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 234 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 235 [41/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 235 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 236 [40/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 236 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 237 [39/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 237 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 238 [38/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 238 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 239 [37/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 239 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 240 [36/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 240 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 241 [35/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 241 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 242 [34/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 242 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 243 [33/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 243 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 244 [32/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 244 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 245 [31/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 245 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 246 [30/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 246 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 247 [29/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 247 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 248 [28/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 248 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 249 [27/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 249 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 250 [26/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 250 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 251 [25/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 251 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 252 [24/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 252 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 253 [23/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 253 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 254 [22/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 254 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 255 [21/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 255 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 256 [20/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 256 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 257 [19/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 257 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 258 [18/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 258 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 259 [17/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 259 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 260 [16/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 260 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 261 [15/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 261 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 262 [14/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 262 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 263 [13/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 263 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 264 [12/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 264 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 265 [11/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 265 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 266 [10/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 266 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 267 [9/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 267 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 268 [8/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 268 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.91>
ST_89 : Operation 269 [1/1] (0.00ns)   --->   "%p_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_8" [dfg_199.c:26]   --->   Operation 269 'read' 'p_8_read' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i8 %p_8_read" [dfg_199.c:23]   --->   Operation 270 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 271 [2/2] (6.91ns)   --->   "%mul_ln23 = mul i39 %sext_ln23, i39 1040159068" [dfg_199.c:23]   --->   Operation 271 'mul' 'mul_ln23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 272 [7/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 272 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.91>
ST_90 : Operation 273 [1/2] (6.91ns)   --->   "%mul_ln23 = mul i39 %sext_ln23, i39 1040159068" [dfg_199.c:23]   --->   Operation 273 'mul' 'mul_ln23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 274 [6/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 274 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.97>
ST_91 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i39 %mul_ln23" [dfg_199.c:23]   --->   Operation 275 'sext' 'sext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i64 %sext_ln23_1" [dfg_199.c:23]   --->   Operation 276 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 277 [5/5] (6.97ns)   --->   "%mul_ln23_1 = mul i129 %zext_ln23, i129 20576760273941809211" [dfg_199.c:23]   --->   Operation 277 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 278 [5/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 278 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.97>
ST_92 : Operation 279 [4/5] (6.97ns)   --->   "%mul_ln23_1 = mul i129 %zext_ln23, i129 20576760273941809211" [dfg_199.c:23]   --->   Operation 279 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 280 [4/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 280 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.97>
ST_93 : Operation 281 [3/5] (6.97ns)   --->   "%mul_ln23_1 = mul i129 %zext_ln23, i129 20576760273941809211" [dfg_199.c:23]   --->   Operation 281 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 282 [3/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 282 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.97>
ST_94 : Operation 283 [2/5] (6.97ns)   --->   "%mul_ln23_1 = mul i129 %zext_ln23, i129 20576760273941809211" [dfg_199.c:23]   --->   Operation 283 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 284 [2/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 284 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.97>
ST_95 : Operation 285 [1/5] (6.97ns)   --->   "%mul_ln23_1 = mul i129 %zext_ln23, i129 20576760273941809211" [dfg_199.c:23]   --->   Operation 285 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 286 [1/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln29, i64 %add_ln29" [dfg_199.c:26]   --->   Operation 286 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.52>
ST_96 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%trunc_ln = partselect i52 @_ssdm_op_PartSelect.i52.i129.i32.i32, i129 %mul_ln23_1, i32 77, i32 128" [dfg_199.c:24]   --->   Operation 287 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%xor_ln24 = xor i52 %trunc_ln, i52 51586" [dfg_199.c:24]   --->   Operation 288 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%zext_ln26 = zext i52 %xor_ln24" [dfg_199.c:26]   --->   Operation 289 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 290 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln24 = sub i64 %zext_ln26, i64 %udiv_ln26" [dfg_199.c:24]   --->   Operation 290 'sub' 'sub_ln24' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.28>
ST_97 : Operation 291 [6/6] (6.28ns)   --->   "%result_5 = uitodp i64 %sub_ln24" [dfg_199.c:23]   --->   Operation 291 'uitodp' 'result_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.28>
ST_98 : Operation 292 [5/6] (6.28ns)   --->   "%result_5 = uitodp i64 %sub_ln24" [dfg_199.c:23]   --->   Operation 292 'uitodp' 'result_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.28>
ST_99 : Operation 293 [4/6] (6.28ns)   --->   "%result_5 = uitodp i64 %sub_ln24" [dfg_199.c:23]   --->   Operation 293 'uitodp' 'result_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.28>
ST_100 : Operation 294 [3/6] (6.28ns)   --->   "%result_5 = uitodp i64 %sub_ln24" [dfg_199.c:23]   --->   Operation 294 'uitodp' 'result_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.28>
ST_101 : Operation 295 [2/6] (6.28ns)   --->   "%result_5 = uitodp i64 %sub_ln24" [dfg_199.c:23]   --->   Operation 295 'uitodp' 'result_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.28>
ST_102 : Operation 296 [1/6] (6.28ns)   --->   "%result_5 = uitodp i64 %sub_ln24" [dfg_199.c:23]   --->   Operation 296 'uitodp' 'result_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.94>
ST_103 : Operation 297 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %result_5" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 297 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63"   --->   Operation 298 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 299 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i64 %data_V_2"   --->   Operation 300 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 301 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_21, i1 0"   --->   Operation 301 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 302 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_20" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 303 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 304 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 304 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 305 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 305 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 306 [1/1] (1.63ns)   --->   "%sub_ln1311_2 = sub i11 1023, i11 %tmp_20"   --->   Operation 306 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i11 %sub_ln1311_2"   --->   Operation 307 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 308 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1311_2, i12 %add_ln510_1"   --->   Operation 308 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 309 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i52_cast_cast_cast = sext i12 %ush_2"   --->   Operation 309 'sext' 'sh_prom_i_i_i_i_i52_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 310 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i52_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i52_cast_cast_cast"   --->   Operation 310 'zext' 'sh_prom_i_i_i_i_i52_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_4 = lshr i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i52_cast_cast_cast_cast"   --->   Operation 311 'lshr' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_5 = shl i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i52_cast_cast_cast_cast"   --->   Operation 312 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_4, i32 53"   --->   Operation 313 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_2 = zext i1 %tmp_15"   --->   Operation 314 'zext' 'zext_ln662_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_5, i32 53, i32 84"   --->   Operation 315 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 316 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_6"   --->   Operation 316 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.25>
ST_104 : Operation 317 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val_1"   --->   Operation 317 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 318 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 318 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.91>
ST_105 : Operation 319 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i64 %p, i64 0, i64 2" [dfg_199.c:31]   --->   Operation 319 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 320 [2/2] (2.32ns)   --->   "%p_load = load i2 %p_addr" [dfg_199.c:31]   --->   Operation 320 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_105 : Operation 321 [2/2] (6.91ns)   --->   "%mul_ln32 = mul i32 %result_V, i32 43579" [dfg_199.c:32]   --->   Operation 321 'mul' 'mul_ln32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.91>
ST_106 : Operation 322 [1/2] (2.32ns)   --->   "%p_load = load i2 %p_addr" [dfg_199.c:31]   --->   Operation 322 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_106 : Operation 323 [1/1] (2.77ns)   --->   "%icmp_ln31 = icmp_eq  i64 %p_load, i64 0" [dfg_199.c:31]   --->   Operation 323 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 324 [1/2] (6.91ns)   --->   "%mul_ln32 = mul i32 %result_V, i32 43579" [dfg_199.c:32]   --->   Operation 324 'mul' 'mul_ln32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.68>
ST_107 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i1 %icmp_ln31_1" [dfg_199.c:31]   --->   Operation 325 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i1 %icmp_ln31" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55]   --->   Operation 326 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln32)   --->   "%and_ln32 = and i32 %mul_ln32, i32 %result_V" [dfg_199.c:32]   --->   Operation 327 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 328 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln32 = add i32 %and_ln32, i32 554" [dfg_199.c:32]   --->   Operation 328 'add' 'add_ln32' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 329 [1/1] (1.56ns)   --->   "%add_ln31 = add i2 %zext_ln55, i2 %zext_ln31" [dfg_199.c:31]   --->   Operation 329 'add' 'add_ln31' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i2 %add_ln31" [dfg_199.c:31]   --->   Operation 330 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 331 [7/7] (4.13ns)   --->   "%sdiv_ln31 = sdiv i32 %zext_ln31_1, i32 %add_ln32" [dfg_199.c:31]   --->   Operation 331 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 3> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 4.13>
ST_108 : Operation 332 [6/7] (4.13ns)   --->   "%sdiv_ln31 = sdiv i32 %zext_ln31_1, i32 %add_ln32" [dfg_199.c:31]   --->   Operation 332 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 3> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 4.13>
ST_109 : Operation 333 [5/7] (4.13ns)   --->   "%sdiv_ln31 = sdiv i32 %zext_ln31_1, i32 %add_ln32" [dfg_199.c:31]   --->   Operation 333 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 3> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 4.13>
ST_110 : Operation 334 [4/7] (4.13ns)   --->   "%sdiv_ln31 = sdiv i32 %zext_ln31_1, i32 %add_ln32" [dfg_199.c:31]   --->   Operation 334 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 3> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 4.13>
ST_111 : Operation 335 [3/7] (4.13ns)   --->   "%sdiv_ln31 = sdiv i32 %zext_ln31_1, i32 %add_ln32" [dfg_199.c:31]   --->   Operation 335 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 3> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 4.13>
ST_112 : Operation 336 [2/7] (4.13ns)   --->   "%sdiv_ln31 = sdiv i32 %zext_ln31_1, i32 %add_ln32" [dfg_199.c:31]   --->   Operation 336 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 3> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.78>
ST_113 : Operation 337 [1/1] (0.00ns)   --->   "%p_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_6" [dfg_199.c:26]   --->   Operation 337 'read' 'p_6_read' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 338 [1/7] (4.13ns)   --->   "%sdiv_ln31 = sdiv i32 %zext_ln31_1, i32 %add_ln32" [dfg_199.c:31]   --->   Operation 338 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 3> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i3 %sdiv_ln31" [dfg_199.c:32]   --->   Operation 339 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i3 %trunc_ln32" [dfg_199.c:32]   --->   Operation 340 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 341 [1/1] (2.77ns)   --->   "%icmp_ln32 = icmp_eq  i64 %p_6_read, i64 0" [dfg_199.c:32]   --->   Operation 341 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i1 %icmp_ln32" [dfg_199.c:32]   --->   Operation 342 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 343 [1/1] (1.65ns)   --->   "%add_ln32_1 = add i4 %sext_ln32, i4 %zext_ln32" [dfg_199.c:32]   --->   Operation 343 'add' 'add_ln32_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 6.28>
ST_114 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i4 %add_ln32_1" [dfg_199.c:31]   --->   Operation 344 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 345 [6/6] (6.28ns)   --->   "%result = uitodp i64 %sext_ln31" [dfg_199.c:31]   --->   Operation 345 'uitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.28>
ST_115 : Operation 346 [5/6] (6.28ns)   --->   "%result = uitodp i64 %sext_ln31" [dfg_199.c:31]   --->   Operation 346 'uitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.28>
ST_116 : Operation 347 [4/6] (6.28ns)   --->   "%result = uitodp i64 %sext_ln31" [dfg_199.c:31]   --->   Operation 347 'uitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.28>
ST_117 : Operation 348 [3/6] (6.28ns)   --->   "%result = uitodp i64 %sext_ln31" [dfg_199.c:31]   --->   Operation 348 'uitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.28>
ST_118 : Operation 349 [2/6] (6.28ns)   --->   "%result = uitodp i64 %sext_ln31" [dfg_199.c:31]   --->   Operation 349 'uitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.28>
ST_119 : Operation 350 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 350 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 351 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 351 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 352 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 352 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 353 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 353 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 354 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_4"   --->   Operation 354 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 355 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 355 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 356 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_6"   --->   Operation 356 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 357 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 357 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 358 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_8"   --->   Operation 358 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 359 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 359 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 360 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 360 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 361 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_13"   --->   Operation 361 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 362 [1/6] (6.28ns)   --->   "%result = uitodp i64 %sext_ln31" [dfg_199.c:31]   --->   Operation 362 'uitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 363 [1/1] (0.00ns)   --->   "%ret_ln33 = ret i64 %result" [dfg_199.c:33]   --->   Operation 363 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.28ns
The critical path consists of the following:
	wire read on port 'p_4' (dfg_199.c:26) [8]  (0 ns)
	'sitodp' operation ('result', dfg_199.c:20) [24]  (6.28 ns)

 <State 2>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [24]  (6.28 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [24]  (6.28 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [24]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [24]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [24]  (6.28 ns)

 <State 7>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [31]  (1.64 ns)
	'select' operation ('ush') [35]  (0.697 ns)
	'lshr' operation ('r.V') [38]  (0 ns)
	'select' operation ('select_ln1312') [43]  (4.61 ns)

 <State 8>: 0.99ns
The critical path consists of the following:
	'xor' operation ('xor_ln22', dfg_199.c:22) [51]  (0.99 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln21', dfg_199.c:21) [53]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln21', dfg_199.c:21) [53]  (6.91 ns)

 <State 11>: 3.52ns
The critical path consists of the following:
	'add' operation ('v_15', dfg_199.c:21) [55]  (3.52 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', dfg_199.c:29) [72]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', dfg_199.c:29) [72]  (6.41 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', dfg_199.c:29) [72]  (6.41 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', dfg_199.c:29) [72]  (6.41 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', dfg_199.c:29) [72]  (6.41 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', dfg_199.c:29) [72]  (6.41 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dfg_199.c:29) [73]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dfg_199.c:29) [73]  (5.7 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dfg_199.c:29) [73]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dfg_199.c:29) [73]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', dfg_199.c:29) [74]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', dfg_199.c:29) [74]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', dfg_199.c:29) [74]  (5.7 ns)

 <State 25>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', dfg_199.c:29) [74]  (5.7 ns)

 <State 26>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', dfg_199.c:25) [70]  (6.91 ns)

 <State 27>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', dfg_199.c:25) [70]  (6.91 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 77>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 78>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 79>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 80>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 81>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 82>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 83>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 84>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 85>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 86>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 87>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 88>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [95]  (5.07 ns)

 <State 89>: 6.91ns
The critical path consists of the following:
	wire read on port 'p_8' (dfg_199.c:26) [6]  (0 ns)
	'mul' operation ('mul_ln23', dfg_199.c:23) [57]  (6.91 ns)

 <State 90>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln23', dfg_199.c:23) [57]  (6.91 ns)

 <State 91>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln23_1', dfg_199.c:23) [60]  (6.98 ns)

 <State 92>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln23_1', dfg_199.c:23) [60]  (6.98 ns)

 <State 93>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln23_1', dfg_199.c:23) [60]  (6.98 ns)

 <State 94>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln23_1', dfg_199.c:23) [60]  (6.98 ns)

 <State 95>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln23_1', dfg_199.c:23) [60]  (6.98 ns)

 <State 96>: 3.52ns
The critical path consists of the following:
	'xor' operation ('xor_ln24', dfg_199.c:24) [62]  (0 ns)
	'sub' operation ('sub_ln24', dfg_199.c:24) [96]  (3.52 ns)

 <State 97>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:23) [97]  (6.28 ns)

 <State 98>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:23) [97]  (6.28 ns)

 <State 99>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:23) [97]  (6.28 ns)

 <State 100>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:23) [97]  (6.28 ns)

 <State 101>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:23) [97]  (6.28 ns)

 <State 102>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:23) [97]  (6.28 ns)

 <State 103>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [111]  (1.64 ns)
	'select' operation ('ush') [115]  (0.697 ns)
	'lshr' operation ('r.V') [118]  (0 ns)
	'select' operation ('val') [123]  (4.61 ns)

 <State 104>: 3.25ns
The critical path consists of the following:
	'sub' operation ('result.V') [124]  (2.55 ns)
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [125]  (0.698 ns)

 <State 105>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln32', dfg_199.c:32) [126]  (6.91 ns)

 <State 106>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln32', dfg_199.c:32) [126]  (6.91 ns)

 <State 107>: 6.69ns
The critical path consists of the following:
	'and' operation ('and_ln32', dfg_199.c:32) [127]  (0 ns)
	'add' operation ('add_ln32', dfg_199.c:32) [128]  (2.55 ns)
	'sdiv' operation ('sdiv_ln31', dfg_199.c:31) [131]  (4.13 ns)

 <State 108>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', dfg_199.c:31) [131]  (4.13 ns)

 <State 109>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', dfg_199.c:31) [131]  (4.13 ns)

 <State 110>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', dfg_199.c:31) [131]  (4.13 ns)

 <State 111>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', dfg_199.c:31) [131]  (4.13 ns)

 <State 112>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', dfg_199.c:31) [131]  (4.13 ns)

 <State 113>: 5.79ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', dfg_199.c:31) [131]  (4.13 ns)
	'add' operation ('add_ln32_1', dfg_199.c:32) [136]  (1.65 ns)

 <State 114>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:31) [138]  (6.28 ns)

 <State 115>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:31) [138]  (6.28 ns)

 <State 116>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:31) [138]  (6.28 ns)

 <State 117>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:31) [138]  (6.28 ns)

 <State 118>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:31) [138]  (6.28 ns)

 <State 119>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:31) [138]  (6.28 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
