# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do BinaryCounter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-6) -- Waiting for lock by "carib@DESKTOP-E6BSNFI, pid = 9652
# ". Lockfile is "C:/Users/carib/CST133/Lab06/Part2/simulation/modelsim/rtl_work/_lock".
# ** Warning: (vdel-6) -- Waiting for lock by "carib@DESKTOP-E6BSNFI, pid = 9652
# ". Lockfile is "C:/Users/carib/CST133/Lab06/Part2/simulation/modelsim/rtl_work/_lock".
# ** Warning: (vdel-6) -- Waiting for lock by "carib@DESKTOP-E6BSNFI, pid = 9652
# ". Lockfile is "C:/Users/carib/CST133/Lab06/Part2/simulation/modelsim/rtl_work/_lock".
# ** Warning: (vdel-6) -- Waiting for lock by "carib@DESKTOP-E6BSNFI, pid = 9652
# ". Lockfile is "C:/Users/carib/CST133/Lab06/Part2/simulation/modelsim/rtl_work/_lock".
# ** Warning: (vdel-6) -- Waiting for lock by "carib@DESKTOP-E6BSNFI, pid = 9652
# ". Lockfile is "C:/Users/carib/CST133/Lab06/Part2/simulation/modelsim/rtl_work/_lock".
