pragma Style_Checks (Off);

--  This spec has been automatically generated from STM32G474.svd


with A0B.Types.SVD;
with System;

package A0B.STM32G474.SVD.FMC is
   pragma Preelaborate;
   pragma No_Elaboration_Code_All;

   ---------------
   -- Registers --
   ---------------

   subtype BCR_MTYP_Field is A0B.Types.SVD.UInt2;
   subtype BCR_MWID_Field is A0B.Types.SVD.UInt2;
   subtype BCR_CPSIZE_Field is A0B.Types.SVD.UInt3;
   subtype BCR_NBLSET_Field is A0B.Types.SVD.UInt2;

   --  SRAM/NOR-Flash chip-select control register 1
   type BCR_Register is record
      --  MBKEN
      MBKEN          : Boolean := False;
      --  MUXEN
      MUXEN          : Boolean := False;
      --  MTYP
      MTYP           : BCR_MTYP_Field := 16#0#;
      --  MWID
      MWID           : BCR_MWID_Field := 16#1#;
      --  FACCEN
      FACCEN         : Boolean := True;
      --  unspecified
      Reserved_7_7   : A0B.Types.SVD.Bit := 16#1#;
      --  BURSTEN
      BURSTEN        : Boolean := False;
      --  WAITPOL
      WAITPOL        : Boolean := False;
      --  unspecified
      Reserved_10_10 : A0B.Types.SVD.Bit := 16#0#;
      --  WAITCFG
      WAITCFG        : Boolean := False;
      --  WREN
      WREN           : Boolean := True;
      --  WAITEN
      WAITEN         : Boolean := True;
      --  EXTMOD
      EXTMOD         : Boolean := False;
      --  ASYNCWAIT
      ASYNCWAIT      : Boolean := False;
      --  CPSIZE
      CPSIZE         : BCR_CPSIZE_Field := 16#0#;
      --  CBURSTRW
      CBURSTRW       : Boolean := False;
      --  CCLKEN
      CCLKEN         : Boolean := False;
      --  WFDIS
      WFDIS          : Boolean := False;
      --  NBLSET
      NBLSET         : BCR_NBLSET_Field := 16#0#;
      --  unspecified
      Reserved_24_31 : A0B.Types.SVD.Byte := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for BCR_Register use record
      MBKEN          at 0 range 0 .. 0;
      MUXEN          at 0 range 1 .. 1;
      MTYP           at 0 range 2 .. 3;
      MWID           at 0 range 4 .. 5;
      FACCEN         at 0 range 6 .. 6;
      Reserved_7_7   at 0 range 7 .. 7;
      BURSTEN        at 0 range 8 .. 8;
      WAITPOL        at 0 range 9 .. 9;
      Reserved_10_10 at 0 range 10 .. 10;
      WAITCFG        at 0 range 11 .. 11;
      WREN           at 0 range 12 .. 12;
      WAITEN         at 0 range 13 .. 13;
      EXTMOD         at 0 range 14 .. 14;
      ASYNCWAIT      at 0 range 15 .. 15;
      CPSIZE         at 0 range 16 .. 18;
      CBURSTRW       at 0 range 19 .. 19;
      CCLKEN         at 0 range 20 .. 20;
      WFDIS          at 0 range 21 .. 21;
      NBLSET         at 0 range 22 .. 23;
      Reserved_24_31 at 0 range 24 .. 31;
   end record;

   subtype BTR_ADDSET_Field is A0B.Types.SVD.UInt4;
   subtype BTR_ADDHLD_Field is A0B.Types.SVD.UInt4;
   subtype BTR_DATAST_Field is A0B.Types.SVD.Byte;
   subtype BTR_BUSTURN_Field is A0B.Types.SVD.UInt4;
   subtype BTR_CLKDIV_Field is A0B.Types.SVD.UInt4;
   subtype BTR_DATLAT_Field is A0B.Types.SVD.UInt4;
   subtype BTR_ACCMOD_Field is A0B.Types.SVD.UInt2;
   subtype BTR_DATAHLD_Field is A0B.Types.SVD.UInt2;

   --  SRAM/NOR-Flash chip-select timing register 1
   type BTR_Register is record
      --  ADDSET
      ADDSET  : BTR_ADDSET_Field := 16#F#;
      --  ADDHLD
      ADDHLD  : BTR_ADDHLD_Field := 16#F#;
      --  DATAST
      DATAST  : BTR_DATAST_Field := 16#FF#;
      --  BUSTURN
      BUSTURN : BTR_BUSTURN_Field := 16#F#;
      --  CLKDIV
      CLKDIV  : BTR_CLKDIV_Field := 16#F#;
      --  DATLAT
      DATLAT  : BTR_DATLAT_Field := 16#F#;
      --  ACCMOD
      ACCMOD  : BTR_ACCMOD_Field := 16#3#;
      --  DATAHLD
      DATAHLD : BTR_DATAHLD_Field := 16#3#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for BTR_Register use record
      ADDSET  at 0 range 0 .. 3;
      ADDHLD  at 0 range 4 .. 7;
      DATAST  at 0 range 8 .. 15;
      BUSTURN at 0 range 16 .. 19;
      CLKDIV  at 0 range 20 .. 23;
      DATLAT  at 0 range 24 .. 27;
      ACCMOD  at 0 range 28 .. 29;
      DATAHLD at 0 range 30 .. 31;
   end record;

   subtype PCSCNTR_CSCOUNT_Field is A0B.Types.SVD.UInt16;

   --  PSRAM chip select counter register
   type PCSCNTR_Register is record
      --  CSCOUNT
      CSCOUNT        : PCSCNTR_CSCOUNT_Field := 16#0#;
      --  CNTB1EN
      CNTB1EN        : Boolean := False;
      --  CNTB2EN
      CNTB2EN        : Boolean := False;
      --  CNTB3EN
      CNTB3EN        : Boolean := False;
      --  CNTB4EN
      CNTB4EN        : Boolean := False;
      --  unspecified
      Reserved_20_31 : A0B.Types.SVD.UInt12 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for PCSCNTR_Register use record
      CSCOUNT        at 0 range 0 .. 15;
      CNTB1EN        at 0 range 16 .. 16;
      CNTB2EN        at 0 range 17 .. 17;
      CNTB3EN        at 0 range 18 .. 18;
      CNTB4EN        at 0 range 19 .. 19;
      Reserved_20_31 at 0 range 20 .. 31;
   end record;

   subtype PCR_PWID_Field is A0B.Types.SVD.UInt2;
   subtype PCR_TCLR_Field is A0B.Types.SVD.UInt4;
   subtype PCR_TAR_Field is A0B.Types.SVD.UInt4;
   subtype PCR_ECCPS_Field is A0B.Types.SVD.UInt3;

   --  PC Card/NAND Flash control register 3
   type PCR_Register is record
      --  unspecified
      Reserved_0_0   : A0B.Types.SVD.Bit := 16#0#;
      --  PWAITEN
      PWAITEN        : Boolean := False;
      --  PBKEN
      PBKEN          : Boolean := False;
      --  PTYP
      PTYP           : Boolean := True;
      --  PWID
      PWID           : PCR_PWID_Field := 16#1#;
      --  ECCEN
      ECCEN          : Boolean := False;
      --  unspecified
      Reserved_7_8   : A0B.Types.SVD.UInt2 := 16#0#;
      --  TCLR
      TCLR           : PCR_TCLR_Field := 16#0#;
      --  TAR
      TAR            : PCR_TAR_Field := 16#0#;
      --  ECCPS
      ECCPS          : PCR_ECCPS_Field := 16#0#;
      --  unspecified
      Reserved_20_31 : A0B.Types.SVD.UInt12 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for PCR_Register use record
      Reserved_0_0   at 0 range 0 .. 0;
      PWAITEN        at 0 range 1 .. 1;
      PBKEN          at 0 range 2 .. 2;
      PTYP           at 0 range 3 .. 3;
      PWID           at 0 range 4 .. 5;
      ECCEN          at 0 range 6 .. 6;
      Reserved_7_8   at 0 range 7 .. 8;
      TCLR           at 0 range 9 .. 12;
      TAR            at 0 range 13 .. 16;
      ECCPS          at 0 range 17 .. 19;
      Reserved_20_31 at 0 range 20 .. 31;
   end record;

   --  FIFO status and interrupt register 3
   type SR_Register is record
      --  IRS
      IRS           : Boolean := False;
      --  ILS
      ILS           : Boolean := False;
      --  IFS
      IFS           : Boolean := False;
      --  IREN
      IREN          : Boolean := False;
      --  ILEN
      ILEN          : Boolean := False;
      --  IFEN
      IFEN          : Boolean := False;
      --  Read-only. FEMPT
      FEMPT         : Boolean := True;
      --  unspecified
      Reserved_7_31 : A0B.Types.SVD.UInt25 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for SR_Register use record
      IRS           at 0 range 0 .. 0;
      ILS           at 0 range 1 .. 1;
      IFS           at 0 range 2 .. 2;
      IREN          at 0 range 3 .. 3;
      ILEN          at 0 range 4 .. 4;
      IFEN          at 0 range 5 .. 5;
      FEMPT         at 0 range 6 .. 6;
      Reserved_7_31 at 0 range 7 .. 31;
   end record;

   subtype PMEM_MEMSETx_Field is A0B.Types.SVD.Byte;
   subtype PMEM_MEMWAITx_Field is A0B.Types.SVD.Byte;
   subtype PMEM_MEMHOLDx_Field is A0B.Types.SVD.Byte;
   subtype PMEM_MEMHIZx_Field is A0B.Types.SVD.Byte;

   --  Common memory space timing register 3
   type PMEM_Register is record
      --  MEMSETx
      MEMSETx  : PMEM_MEMSETx_Field := 16#FC#;
      --  MEMWAITx
      MEMWAITx : PMEM_MEMWAITx_Field := 16#FC#;
      --  MEMHOLDx
      MEMHOLDx : PMEM_MEMHOLDx_Field := 16#FC#;
      --  MEMHIZx
      MEMHIZx  : PMEM_MEMHIZx_Field := 16#FC#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for PMEM_Register use record
      MEMSETx  at 0 range 0 .. 7;
      MEMWAITx at 0 range 8 .. 15;
      MEMHOLDx at 0 range 16 .. 23;
      MEMHIZx  at 0 range 24 .. 31;
   end record;

   subtype PATT_ATTSETx_Field is A0B.Types.SVD.Byte;
   subtype PATT_ATTWAITx_Field is A0B.Types.SVD.Byte;
   subtype PATT_ATTHOLDx_Field is A0B.Types.SVD.Byte;
   subtype PATT_ATTHIZx_Field is A0B.Types.SVD.Byte;

   --  Attribute memory space timing register 3
   type PATT_Register is record
      --  ATTSETx
      ATTSETx  : PATT_ATTSETx_Field := 16#FC#;
      --  ATTWAITx
      ATTWAITx : PATT_ATTWAITx_Field := 16#FC#;
      --  ATTHOLDx
      ATTHOLDx : PATT_ATTHOLDx_Field := 16#FC#;
      --  ATTHIZx
      ATTHIZx  : PATT_ATTHIZx_Field := 16#FC#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for PATT_Register use record
      ATTSETx  at 0 range 0 .. 7;
      ATTWAITx at 0 range 8 .. 15;
      ATTHOLDx at 0 range 16 .. 23;
      ATTHIZx  at 0 range 24 .. 31;
   end record;

   subtype BWTR_ADDSET_Field is A0B.Types.SVD.UInt4;
   subtype BWTR_ADDHLD_Field is A0B.Types.SVD.UInt4;
   subtype BWTR_DATAST_Field is A0B.Types.SVD.Byte;
   subtype BWTR_BUSTURN_Field is A0B.Types.SVD.UInt4;
   subtype BWTR_ACCMOD_Field is A0B.Types.SVD.UInt2;
   subtype BWTR_DATAHLD_Field is A0B.Types.SVD.UInt2;

   --  SRAM/NOR-Flash write timing registers 1
   type BWTR_Register is record
      --  ADDSET
      ADDSET         : BWTR_ADDSET_Field := 16#F#;
      --  ADDHLD
      ADDHLD         : BWTR_ADDHLD_Field := 16#F#;
      --  DATAST
      DATAST         : BWTR_DATAST_Field := 16#FF#;
      --  BUSTURN
      BUSTURN        : BWTR_BUSTURN_Field := 16#F#;
      --  unspecified
      Reserved_20_27 : A0B.Types.SVD.Byte := 16#FF#;
      --  ACCMOD
      ACCMOD         : BWTR_ACCMOD_Field := 16#0#;
      --  DATAHLD
      DATAHLD        : BWTR_DATAHLD_Field := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for BWTR_Register use record
      ADDSET         at 0 range 0 .. 3;
      ADDHLD         at 0 range 4 .. 7;
      DATAST         at 0 range 8 .. 15;
      BUSTURN        at 0 range 16 .. 19;
      Reserved_20_27 at 0 range 20 .. 27;
      ACCMOD         at 0 range 28 .. 29;
      DATAHLD        at 0 range 30 .. 31;
   end record;

   -----------------
   -- Peripherals --
   -----------------

   --  Flexible memory controller
   type FMC_Peripheral is record
      --  SRAM/NOR-Flash chip-select control register 1
      BCR1    : aliased BCR_Register;
      pragma Volatile_Full_Access (BCR1);
      --  SRAM/NOR-Flash chip-select timing register 1
      BTR1    : aliased BTR_Register;
      pragma Volatile_Full_Access (BTR1);
      --  SRAM/NOR-Flash chip-select control register 2
      BCR2    : aliased BCR_Register;
      pragma Volatile_Full_Access (BCR2);
      --  SRAM/NOR-Flash chip-select timing register 2
      BTR2    : aliased BTR_Register;
      pragma Volatile_Full_Access (BTR2);
      --  SRAM/NOR-Flash chip-select control register 3
      BCR3    : aliased BCR_Register;
      pragma Volatile_Full_Access (BCR3);
      --  SRAM/NOR-Flash chip-select timing register 3
      BTR3    : aliased BTR_Register;
      pragma Volatile_Full_Access (BTR3);
      --  SRAM/NOR-Flash chip-select control register 4
      BCR4    : aliased BCR_Register;
      pragma Volatile_Full_Access (BCR4);
      --  SRAM/NOR-Flash chip-select timing register 4
      BTR4    : aliased BTR_Register;
      pragma Volatile_Full_Access (BTR4);
      --  PSRAM chip select counter register
      PCSCNTR : aliased PCSCNTR_Register;
      pragma Volatile_Full_Access (PCSCNTR);
      --  PC Card/NAND Flash control register 3
      PCR     : aliased PCR_Register;
      pragma Volatile_Full_Access (PCR);
      --  FIFO status and interrupt register 3
      SR      : aliased SR_Register;
      pragma Volatile_Full_Access (SR);
      --  Common memory space timing register 3
      PMEM    : aliased PMEM_Register;
      pragma Volatile_Full_Access (PMEM);
      --  Attribute memory space timing register 3
      PATT    : aliased PATT_Register;
      pragma Volatile_Full_Access (PATT);
      --  ECC result register 3
      ECCR    : aliased A0B.Types.SVD.UInt32;
      --  SRAM/NOR-Flash write timing registers 1
      BWTR1   : aliased BWTR_Register;
      pragma Volatile_Full_Access (BWTR1);
      --  SRAM/NOR-Flash write timing registers 2
      BWTR2   : aliased BWTR_Register;
      pragma Volatile_Full_Access (BWTR2);
      --  SRAM/NOR-Flash write timing registers 3
      BWTR3   : aliased BWTR_Register;
      pragma Volatile_Full_Access (BWTR3);
      --  SRAM/NOR-Flash write timing registers 4
      BWTR4   : aliased BWTR_Register;
      pragma Volatile_Full_Access (BWTR4);
   end record
     with Volatile;

   for FMC_Peripheral use record
      BCR1    at 16#0# range 0 .. 31;
      BTR1    at 16#4# range 0 .. 31;
      BCR2    at 16#8# range 0 .. 31;
      BTR2    at 16#C# range 0 .. 31;
      BCR3    at 16#10# range 0 .. 31;
      BTR3    at 16#14# range 0 .. 31;
      BCR4    at 16#18# range 0 .. 31;
      BTR4    at 16#1C# range 0 .. 31;
      PCSCNTR at 16#20# range 0 .. 31;
      PCR     at 16#80# range 0 .. 31;
      SR      at 16#84# range 0 .. 31;
      PMEM    at 16#88# range 0 .. 31;
      PATT    at 16#8C# range 0 .. 31;
      ECCR    at 16#94# range 0 .. 31;
      BWTR1   at 16#104# range 0 .. 31;
      BWTR2   at 16#10C# range 0 .. 31;
      BWTR3   at 16#114# range 0 .. 31;
      BWTR4   at 16#11C# range 0 .. 31;
   end record;

   --  Flexible memory controller
   FMC_Periph : aliased FMC_Peripheral
     with Import, Address => FMC_Base;

end A0B.STM32G474.SVD.FMC;
