Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.006746511,S0-C0,Frontend_Bound,41.81,% Slots,,,0.00,6.82,
1.006746511,S0-C0,Bad_Speculation,14.80,% Slots,,,0.00,6.43,
1.006746511,S0-C0,Backend_Bound,20.07,% Slots,,,0.00,6.43,
1.006746511,S0-C0,Frontend_Bound.Frontend_Latency,39.67,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.5,
1.006746511,S0-C0,Frontend_Bound.Frontend_Bandwidth,27.40,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.16,
1.006746511,S0-C0,Bad_Speculation.Branch_Mispredicts,14.63,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.14,
1.006746511,S0-C0,Backend_Bound.Memory_Bound,36.15,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.49,
1.006746511,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.87,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.54,
1.006746511,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.95,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.3,<==
1.006746511,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.37,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.22,
1.006746511,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.82,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.25,
1.006746511,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.006746511,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.41,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006746511,S0-C0-T0,MUX,4.99,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.006746511,S0-C1,Frontend_Bound,37.84,% Slots,,,0.00,6.82,
1.006746511,S0-C1,Bad_Speculation,14.72,% Slots,,,0.00,6.42,
1.006746511,S0-C1,Backend_Bound,23.99,% Slots,,,0.00,6.42,
1.006746511,S0-C1,Frontend_Bound.Frontend_Bandwidth,32.37,% Slots,,,0.00,6.16,
1.006746511,S0-C1,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006746511,S0-C1,Backend_Bound.Core_Bound,14.79,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.48,
1.006746511,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.54,% Core_Clocks,,,0.00,5.22,<==
1.006746511,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.86,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.09,
1.006746511,S0-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.006746511,S0-C2,Frontend_Bound,36.78,% Slots,,,0.00,6.81,
1.006746511,S0-C2,Bad_Speculation,10.58,% Slots,,,0.00,6.42,
1.006746511,S0-C2,Backend_Bound,35.72,% Slots,,,0.00,6.42,
1.006746511,S0-C2,Retiring,15.45,% Slots,,uops_retired.retire_slots:pp,0.00,6.24,
1.006746511,S0-C2,Frontend_Bound.Frontend_Latency,36.49,% Slots,,rs_events.empty_end,0.00,5.5,
1.006746511,S0-C2,Bad_Speculation.Branch_Mispredicts,10.27,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006746511,S0-C2,Backend_Bound.Memory_Bound,14.71,% Slots,,,0.00,5.49,
1.006746511,S0-C2,Backend_Bound.Core_Bound,21.01,% Slots,,,0.00,5.49,
1.006746511,S0-C2,Retiring.Microcode_Sequencer,9.17,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.13,
1.006746511,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.28,% Clocks,,,0.00,5.55,
1.006746511,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.006746511,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.35,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.54,
1.006746511,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.006746511,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.006746511,S0-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.006746511,S0-C3,Frontend_Bound,26.70,% Slots,,,0.00,6.81,
1.006746511,S0-C3,Bad_Speculation,15.30,% Slots,,,0.00,6.42,
1.006746511,S0-C3,Backend_Bound,20.34,% Slots,,,0.00,6.42,
1.006746511,S0-C3,Frontend_Bound.Frontend_Latency,15.50,% Slots,,rs_events.empty_end,0.00,5.5,
1.006746511,S0-C3,Bad_Speculation.Branch_Mispredicts,15.12,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006746511,S0-C3,Backend_Bound.Core_Bound,13.25,% Slots,,,0.00,5.49,
1.006746511,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.55,
1.006746511,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006746511,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.08,% Clocks,,,0.00,5.09,
1.006746511,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
1.006746511,S0-C4,Frontend_Bound,38.38,% Slots,,,0.00,6.8,
1.006746511,S0-C4,Bad_Speculation,13.47,% Slots,,,0.00,6.4,
1.006746511,S0-C4,Backend_Bound,23.14,% Slots,,,0.00,6.4,
1.006746511,S0-C4,Frontend_Bound.Frontend_Latency,31.31,% Slots,,rs_events.empty_end,0.00,5.5,
1.006746511,S0-C4,Bad_Speculation.Branch_Mispredicts,13.26,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006746511,S0-C4,Backend_Bound.Memory_Bound,11.28,% Slots,,,0.00,5.49,
1.006746511,S0-C4,Backend_Bound.Core_Bound,11.87,% Slots,,,0.00,5.49,
1.006746511,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.55,
1.006746511,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006746511,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.006746511,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.006746511,S0-C5,Frontend_Bound,27.05,% Slots,,,0.00,6.81,
1.006746511,S0-C5,Bad_Speculation,19.44,% Slots,,,0.00,6.41,
1.006746511,S0-C5,Backend_Bound,18.88,% Slots,,,0.00,6.41,
1.006746511,S0-C5,Frontend_Bound.Frontend_Latency,16.69,% Slots,,rs_events.empty_end,0.00,5.5,
1.006746511,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.86,% Slots,,,0.00,6.81,
1.006746511,S0-C5,Bad_Speculation.Branch_Mispredicts,19.23,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.006746511,S0-C5,Backend_Bound.Core_Bound,11.36,% Slots,,,0.00,5.49,
1.006746511,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,,,0.00,5.54,
1.006746511,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006746511,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.12,% Core_Clocks,,,0.00,5.23,
1.006746511,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.94,% Core_Clocks,,,0.00,5.25,
1.006746511,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.95,% Clocks,,,0.00,5.09,
1.006746511,S0-C5-T0,MUX,5.00,%,,,0.00,100.0,
1.006746511,S0-C6,Frontend_Bound,32.33,% Slots,,,0.00,6.8,
1.006746511,S0-C6,Bad_Speculation,24.98,% Slots,,,0.00,6.4,
1.006746511,S0-C6,Backend_Bound,16.22,% Slots,,,0.00,6.4,
1.006746511,S0-C6,Retiring,14.61,% Slots,,uops_retired.retire_slots:pp,0.00,6.22,
1.006746511,S0-C6,Frontend_Bound.Frontend_Latency,20.47,% Slots,,rs_events.empty_end,0.00,5.51,
1.006746511,S0-C6,Frontend_Bound.Frontend_Bandwidth,34.00,% Slots,,,0.00,6.8,
1.006746511,S0-C6,Bad_Speculation.Branch_Mispredicts,23.18,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006746511,S0-C6,Backend_Bound.Core_Bound,22.76,% Slots,,,0.00,5.5,
1.006746511,S0-C6,Retiring.Microcode_Sequencer,9.91,% Slots,,idq.ms_uops,0.00,6.13,
1.006746511,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.54,
1.006746511,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006746511,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.56,% Clocks,,idq.ms_switches,0.00,5.53,
1.006746511,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.72,% Core_Clocks,,,0.00,5.22,<==
1.006746511,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.84,% Core_Clocks,,,0.00,5.25,
1.006746511,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.006746511,S0-C7,Frontend_Bound,35.51,% Slots,,,0.00,6.8,
1.006746511,S0-C7,Bad_Speculation,19.56,% Slots,,,0.00,6.4,
1.006746511,S0-C7,Backend_Bound,18.64,% Slots,,,0.00,6.4,
1.006746511,S0-C7,Frontend_Bound.Frontend_Latency,19.33,% Slots,,rs_events.empty_end,0.00,5.5,
1.006746511,S0-C7,Frontend_Bound.Frontend_Bandwidth,24.55,% Slots,,,0.00,6.8,
1.006746511,S0-C7,Bad_Speculation.Branch_Mispredicts,19.33,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006746511,S0-C7,Backend_Bound.Memory_Bound,29.19,% Slots,,,0.00,5.49,
1.006746511,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.54,
1.006746511,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006746511,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.73,% Core_Clocks,,,0.00,5.22,<==
1.006746511,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.77,% Core_Clocks,,,0.00,5.25,
1.006746511,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.006746511,S0-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.006746511,S1-C0,Frontend_Bound,38.80,% Slots,,,0.00,6.79,
1.006746511,S1-C0,Bad_Speculation,14.86,% Slots,,,0.00,6.38,
1.006746511,S1-C0,Backend_Bound,19.11,% Slots,,,0.00,6.38,
1.006746511,S1-C0,Frontend_Bound.Frontend_Latency,27.26,% Slots,,rs_events.empty_end,0.00,5.5,
1.006746511,S1-C0,Bad_Speculation.Branch_Mispredicts,14.56,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006746511,S1-C0,Backend_Bound.Core_Bound,101.11,% Slots,,,0.00,5.49,
1.006746511,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.55,
1.006746511,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006746511,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.59,% Clocks,,,0.00,5.09,
1.006746511,S1-C0-T0,MUX,5.00,%,,,0.00,100.0,
1.006746511,S1-C1,Frontend_Bound,27.60,% Slots,,,0.00,6.79,
1.006746511,S1-C1,Bad_Speculation,21.15,% Slots,,,0.00,6.38,
1.006746511,S1-C1,Backend_Bound,17.13,% Slots,,,0.00,6.38,
1.006746511,S1-C1,Retiring,36.08,% Slots,,uops_retired.retire_slots:pp,0.00,6.21,
1.006746511,S1-C1,Frontend_Bound.Frontend_Latency,25.39,% Slots,,rs_events.empty_end,0.00,5.5,
1.006746511,S1-C1,Bad_Speculation.Branch_Mispredicts,20.82,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006746511,S1-C1,Backend_Bound.Core_Bound,42.89,% Slots,,,0.00,5.49,
1.006746511,S1-C1,Retiring.Microcode_Sequencer,1.30,% Slots,,idq.ms_uops,0.00,6.13,<==
1.006746511,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.55,
1.006746511,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006746511,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.23,% Clocks,,idq.ms_switches,0.00,5.55,
1.006746511,S1-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.006746511,S1-C2,Frontend_Bound,34.11,% Slots,,,0.00,6.79,
1.006746511,S1-C2,Bad_Speculation,15.24,% Slots,,,0.00,6.38,
1.006746511,S1-C2,Backend_Bound,29.00,% Slots,,,0.00,6.38,
1.006746511,S1-C2,Retiring,24.55,% Slots,,uops_retired.retire_slots:pp,0.00,6.2,
1.006746511,S1-C2,Frontend_Bound.Frontend_Latency,34.09,% Slots,,rs_events.empty_end,0.00,5.5,
1.006746511,S1-C2,Bad_Speculation.Branch_Mispredicts,15.06,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006746511,S1-C2,Backend_Bound.Core_Bound,19.71,% Slots,,,0.00,5.49,
1.006746511,S1-C2,Retiring.Microcode_Sequencer,4.36,% Slots,,idq.ms_uops,0.00,6.13,
1.006746511,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.40,% Clocks,,,0.00,5.55,
1.006746511,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.006746511,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.68,% Clocks,,idq.ms_switches,0.00,5.55,
1.006746511,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.94,% Clocks,,,0.00,5.09,
1.006746511,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
1.006746511,S1-C3,Frontend_Bound,40.20,% Slots,,,0.00,6.78,
1.006746511,S1-C3,Bad_Speculation,13.75,% Slots,,,0.00,6.37,
1.006746511,S1-C3,Backend_Bound,18.79,% Slots,,,0.00,6.37,
1.006746511,S1-C3,Frontend_Bound.Frontend_Latency,31.92,% Slots,,rs_events.empty_end,0.00,5.5,
1.006746511,S1-C3,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006746511,S1-C3,Backend_Bound.Memory_Bound,16.18,% Slots,,,0.00,5.49,
1.006746511,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.55,
1.006746511,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006746511,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
1.006746511,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.006746511,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
1.006746511,S1-C4,Backend_Bound,63.38,% Slots,,,0.00,6.38,
1.006746511,S1-C4,Retiring,21.40,% Slots,,uops_retired.retire_slots:pp,0.00,6.2,
1.006746511,S1-C4,Backend_Bound.Memory_Bound,25.28,% Slots,,,0.00,5.5,
1.006746511,S1-C4,Backend_Bound.Core_Bound,38.10,% Slots,,,0.00,5.5,
1.006746511,S1-C4,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,6.14,
1.006746511,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.25,% Clocks,,idq.ms_switches,0.00,5.54,
1.006746511,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.006746511,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.34,% Clocks,,,0.00,5.1,<==
1.006746511,S1-C4-T0,MUX,5.00,%,,,0.00,100.0,
1.006746511,S1-C5,Frontend_Bound,35.23,% Slots,,,0.00,6.78,
1.006746511,S1-C5,Bad_Speculation,16.83,% Slots,,,0.00,6.37,
1.006746511,S1-C5,Backend_Bound,28.30,% Slots,,,0.00,6.37,
1.006746511,S1-C5,Retiring,21.78,% Slots,,uops_retired.retire_slots:pp,0.00,6.2,
1.006746511,S1-C5,Frontend_Bound.Frontend_Latency,60.04,% Slots,,rs_events.empty_end,0.00,5.5,<==
1.006746511,S1-C5,Frontend_Bound.Frontend_Bandwidth,27.62,% Slots,,,0.00,6.78,
1.006746511,S1-C5,Bad_Speculation.Branch_Mispredicts,16.59,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006746511,S1-C5,Backend_Bound.Core_Bound,41.98,% Slots,,,0.00,5.49,
1.006746511,S1-C5,Retiring.Microcode_Sequencer,6.35,% Slots,,idq.ms_uops,0.00,6.14,
1.006746511,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.07,% Clocks,,,0.00,5.55,
1.006746511,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006746511,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.73,% Clocks,,idq.ms_switches,0.00,5.54,
1.006746511,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.53,% Core_Clocks,,,0.00,5.22,
1.006746511,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
1.006746511,S1-C6,Frontend_Bound,25.69,% Slots,,,0.00,6.77,<==
1.006746511,S1-C6,Bad_Speculation,20.31,% Slots,,,0.00,6.37,
1.006746511,S1-C6,Backend_Bound,21.20,% Slots,,,0.00,6.37,
1.006746511,S1-C6,Retiring,16.88,% Slots,,uops_retired.retire_slots:pp,0.00,6.2,
1.006746511,S1-C6,Frontend_Bound.Frontend_Latency,22.52,% Slots,,rs_events.empty_end,0.00,5.5,
1.006746511,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.87,% Slots,,,0.00,6.77,
1.006746511,S1-C6,Bad_Speculation.Branch_Mispredicts,19.93,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006746511,S1-C6,Backend_Bound.Core_Bound,25.82,% Slots,,,0.00,5.5,
1.006746511,S1-C6,Retiring.Microcode_Sequencer,8.53,% Slots,,idq.ms_uops,0.00,6.14,
1.006746511,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.52,% Clocks,,,0.00,5.55,
1.006746511,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006746511,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.31,% Clocks,,idq.ms_switches,0.00,5.54,
1.006746511,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.97,% Core_Clocks,,,0.00,5.22,
1.006746511,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.52,% Core_Clocks,,,0.00,5.26,
1.006746511,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.006746511,S1-C7,Frontend_Bound,22.07,% Slots,,,0.00,6.77,
1.006746511,S1-C7,Bad_Speculation,21.87,% Slots,,,0.00,6.37,
1.006746511,S1-C7,Backend_Bound,23.44,% Slots,,,0.00,6.37,
1.006746511,S1-C7,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.5,
1.006746511,S1-C7,Bad_Speculation.Branch_Mispredicts,21.46,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006746511,S1-C7,Backend_Bound.Memory_Bound,15.59,% Slots,,,0.00,5.49,
1.006746511,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006746511,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,<==
1.006746511,S1-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.006746511,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.006746511,S0-C1-T1,MUX,5.01,%,,,0.00,100.0,
1.006746511,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.006746511,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
1.006746511,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
1.006746511,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.006746511,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
1.006746511,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
1.006746511,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
1.006746511,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
1.006746511,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
1.006746511,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
1.006746511,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
1.006746511,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
1.006746511,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
1.006746511,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
2.059784682,S0-C0,Backend_Bound,48.81,% Slots,,,0.00,5.33,
2.059784682,S0-C0,Backend_Bound.Core_Bound,54.50,% Slots,,,0.00,4.94,
2.059784682,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.86,% Clocks,,,0.00,5.32,<==
2.059784682,S0-C0-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C1,Bad_Speculation,12.77,% Slots,,,0.00,5.33,
2.059784682,S0-C1,Bad_Speculation.Branch_Mispredicts,12.62,% Slots,,br_misp_retired.all_branches,0.00,5.33,
2.059784682,S0-C1,Backend_Bound,45.01,% Slots,,,0.00,5.33,
2.059784682,S0-C1,Backend_Bound.Core_Bound,48.31,% Slots,,,0.00,4.94,
2.059784682,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.08,% Clocks,,,0.00,5.32,<==
2.059784682,S0-C1-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C2,Backend_Bound,60.80,% Slots,,,0.00,5.32,
2.059784682,S0-C2,Backend_Bound.Memory_Bound,49.20,% Slots,,,0.00,4.94,
2.059784682,S0-C2,Backend_Bound.Core_Bound,11.60,% Slots,,,0.00,4.94,
2.059784682,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
2.059784682,S0-C2-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C3,Frontend_Bound,28.19,% Slots,,,0.00,5.33,
2.059784682,S0-C3,Bad_Speculation,10.57,% Slots,,,0.00,5.33,
2.059784682,S0-C3,Backend_Bound,32.66,% Slots,,,0.00,5.33,
2.059784682,S0-C3,Frontend_Bound.Frontend_Latency,17.50,% Slots,,rs_events.empty_end,0.00,5.31,
2.059784682,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.92,% Slots,,,0.00,5.33,
2.059784682,S0-C3,Bad_Speculation.Branch_Mispredicts,10.38,% Slots,,br_misp_retired.all_branches,0.00,5.33,
2.059784682,S0-C3,Backend_Bound.Memory_Bound,19.66,% Slots,,,0.00,4.94,
2.059784682,S0-C3,Backend_Bound.Core_Bound,13.00,% Slots,,,0.00,4.94,
2.059784682,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.31,
2.059784682,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
2.059784682,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.21,% Core_Clocks,,,0.00,5.32,
2.059784682,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.26,% Core_Clocks,,,0.00,5.32,
2.059784682,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
2.059784682,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.08,% Clocks,,,0.00,5.32,
2.059784682,S0-C3-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C4,Bad_Speculation,10.63,% Slots,,,0.00,5.33,
2.059784682,S0-C4,Bad_Speculation.Branch_Mispredicts,10.45,% Slots,,br_misp_retired.all_branches,0.00,5.33,
2.059784682,S0-C4,Backend_Bound,45.98,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,5.33,<==
2.059784682,S0-C4-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C5,Frontend_Bound,23.21,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,5.33,
2.059784682,S0-C5,Bad_Speculation,15.42,% Slots,,,0.00,5.33,
2.059784682,S0-C5,Backend_Bound,27.69,% Slots,,,0.00,5.33,<==
2.059784682,S0-C5,Bad_Speculation.Branch_Mispredicts,15.24,% Slots,,br_misp_retired.all_branches,0.00,5.33,
2.059784682,S0-C5-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.15,% Slots,,,0.00,5.33,
2.059784682,S0-C6,Bad_Speculation.Branch_Mispredicts,15.91,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.059784682,S0-C6,Retiring.Microcode_Sequencer,11.45,% Slots,,idq.ms_uops,0.00,5.33,
2.059784682,S0-C6,Bad_Speculation,16.07,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.33,
2.059784682,S0-C6,Backend_Bound,35.78,% Slots,,,0.00,5.33,
2.059784682,S0-C6,Retiring,17.17,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.33,
2.059784682,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.20,% Clocks,,idq.ms_switches,0.00,5.31,
2.059784682,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.84,% Core_Clocks,,,0.00,5.33,
2.059784682,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.82,% Core_Clocks,,,0.00,5.32,
2.059784682,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
2.059784682,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
2.059784682,S0-C6-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C7,Bad_Speculation,23.39,% Slots,,,0.00,5.33,
2.059784682,S0-C7,Bad_Speculation.Branch_Mispredicts,23.17,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
2.059784682,S0-C7,Backend_Bound,20.37,% Slots,,,0.00,5.33,
2.059784682,S0-C7,Backend_Bound.Core_Bound,74.46,% Slots,,,0.00,4.94,
2.059784682,S0-C7-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.16,% Slots,,,0.00,5.32,
2.059784682,S1-C0,Backend_Bound.Memory_Bound,57.53,% Slots,,,0.00,4.94,<==
2.059784682,S1-C0,Retiring.Microcode_Sequencer,14.30,% Slots,,idq.ms_uops,0.00,5.33,
2.059784682,S1-C0,Backend_Bound,60.18,% Slots,,,0.00,5.32,
2.059784682,S1-C0,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
2.059784682,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.70,% Clocks,,idq.ms_switches,0.00,5.31,
2.059784682,S1-C0-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C1,Frontend_Bound,31.12,% Slots,,,0.00,5.32,
2.059784682,S1-C1,Backend_Bound,27.44,% Slots,,,0.00,5.32,
2.059784682,S1-C1,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.32,
2.059784682,S1-C1,Backend_Bound.Core_Bound,39.70,% Slots,,,0.00,4.94,
2.059784682,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.31,
2.059784682,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
2.059784682,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.94,% Clocks,,,0.00,5.32,
2.059784682,S1-C1-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C2,Frontend_Bound,26.74,% Slots,,,0.00,5.32,
2.059784682,S1-C2,Backend_Bound,40.35,% Slots,,,0.00,5.32,
2.059784682,S1-C2,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
2.059784682,S1-C2,Frontend_Bound.Frontend_Bandwidth,20.02,% Slots,,,0.00,5.32,
2.059784682,S1-C2,Backend_Bound.Core_Bound,43.32,% Slots,,,0.00,4.94,<==
2.059784682,S1-C2,Retiring.Microcode_Sequencer,14.16,% Slots,,idq.ms_uops,0.00,5.33,
2.059784682,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.31,
2.059784682,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.51,% Core_Clocks,,,0.00,5.33,
2.059784682,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.43,% Core_Clocks,,,0.00,5.32,
2.059784682,S1-C2-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C3,Frontend_Bound,24.63,% Slots,,,0.00,5.32,
2.059784682,S1-C3,Backend_Bound,43.77,% Slots,,,0.00,5.32,
2.059784682,S1-C3,Retiring,19.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
2.059784682,S1-C3,Frontend_Bound.Frontend_Latency,19.18,% Slots,,rs_events.empty_end,0.00,5.32,
2.059784682,S1-C3,Backend_Bound.Core_Bound,48.12,% Slots,,,0.00,5.32,<==
2.059784682,S1-C3,Retiring.Microcode_Sequencer,15.61,% Slots,,idq.ms_uops,0.00,5.33,
2.059784682,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.32,
2.059784682,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
2.059784682,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.67,% Clocks,,idq.ms_switches,0.00,5.32,
2.059784682,S1-C3-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C4,Frontend_Bound,24.90,% Slots,,,0.00,5.32,
2.059784682,S1-C4,Backend_Bound,41.31,% Slots,,,0.00,5.32,
2.059784682,S1-C4,Retiring,29.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
2.059784682,S1-C4,Frontend_Bound.Frontend_Latency,17.46,% Slots,,rs_events.empty_end,0.00,5.32,
2.059784682,S1-C4,Backend_Bound.Core_Bound,46.63,% Slots,,,0.00,5.32,<==
2.059784682,S1-C4,Retiring.Microcode_Sequencer,1.35,% Slots,,idq.ms_uops,0.00,5.33,
2.059784682,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.31,
2.059784682,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
2.059784682,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.31,
2.059784682,S1-C4-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C5,Frontend_Bound,21.07,% Slots,,,0.00,5.33,
2.059784682,S1-C5,Backend_Bound,49.61,% Slots,,,0.00,5.33,
2.059784682,S1-C5,Retiring,18.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
2.059784682,S1-C5,Frontend_Bound.Frontend_Latency,24.22,% Slots,,rs_events.empty_end,0.00,5.32,
2.059784682,S1-C5,Backend_Bound.Core_Bound,54.43,% Slots,,,0.00,5.32,<==
2.059784682,S1-C5,Retiring.Microcode_Sequencer,14.74,% Slots,,idq.ms_uops,0.00,5.33,
2.059784682,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.70,% Clocks,,,0.00,5.31,
2.059784682,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
2.059784682,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.55,% Clocks,,idq.ms_switches,0.00,5.31,
2.059784682,S1-C5-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C6,Frontend_Bound,22.80,% Slots,,,0.00,5.33,
2.059784682,S1-C6,Backend_Bound,45.98,% Slots,,,0.00,5.33,<==
2.059784682,S1-C6,Frontend_Bound.Frontend_Latency,18.94,% Slots,,rs_events.empty_end,0.00,5.32,
2.059784682,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,0.00,5.31,
2.059784682,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
2.059784682,S1-C6-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C7,Bad_Speculation,13.87,% Slots,,,0.00,5.33,
2.059784682,S1-C7,Bad_Speculation.Branch_Mispredicts,13.54,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.059784682,S1-C7,Backend_Bound,33.72,% Slots,,,0.00,5.33,
2.059784682,S1-C7,Backend_Bound.Memory_Bound,43.15,% Slots,,,0.00,5.32,
2.059784682,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,4.94,<==
2.059784682,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
2.059784682,S1-C7-T0,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C0-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C1-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C2-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C3-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C4-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C5-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C6-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S0-C7-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C0-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C1-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C2-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C3-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C4-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C5-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C6-T1,MUX,4.94,%,,,0.00,100.0,
2.059784682,S1-C7-T1,MUX,4.94,%,,,0.00,100.0,
3.546850383,S0-C0,Frontend_Bound,24.21,% Slots,,,0.00,5.36,
3.546850383,S0-C0,Bad_Speculation,15.99,% Slots,,,0.00,5.36,
3.546850383,S0-C0,Backend_Bound,35.25,% Slots,,,0.00,5.36,<==
3.546850383,S0-C0,Frontend_Bound.Frontend_Latency,40.73,% Slots,,rs_events.empty_end,0.00,5.36,
3.546850383,S0-C0,Bad_Speculation.Branch_Mispredicts,15.72,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.546850383,S0-C0,Backend_Bound.Memory_Bound,19.24,% Slots,,,0.00,5.36,
3.546850383,S0-C0,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.36,
3.546850383,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
3.546850383,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
3.546850383,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
3.546850383,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.30,% Clocks,,,0.00,5.11,
3.546850383,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C1,Frontend_Bound,36.06,% Slots,,,0.00,5.37,
3.546850383,S0-C1,Bad_Speculation,11.13,% Slots,,,0.00,5.37,
3.546850383,S0-C1,Backend_Bound,21.12,% Slots,,,0.00,5.37,
3.546850383,S0-C1,Retiring,28.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
3.546850383,S0-C1,Frontend_Bound.Frontend_Latency,27.03,% Slots,,rs_events.empty_end,0.00,5.37,<==
3.546850383,S0-C1,Bad_Speculation.Branch_Mispredicts,10.98,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S0-C1,Backend_Bound.Memory_Bound,19.68,% Slots,,,0.00,5.36,
3.546850383,S0-C1,Retiring.Microcode_Sequencer,1.57,% Slots,,idq.ms_uops,0.00,5.1,
3.546850383,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.11,
3.546850383,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
3.546850383,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.21,% Clocks,,idq.ms_switches,0.00,5.11,
3.546850383,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
3.546850383,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
3.546850383,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C2,Frontend_Bound,35.09,% Slots,,,0.00,5.37,
3.546850383,S0-C2,Bad_Speculation,18.43,% Slots,,,0.00,5.37,
3.546850383,S0-C2,Backend_Bound,23.19,% Slots,,,0.00,5.37,
3.546850383,S0-C2,Frontend_Bound.Frontend_Latency,41.46,% Slots,,rs_events.empty_end,0.00,5.37,
3.546850383,S0-C2,Bad_Speculation.Branch_Mispredicts,18.19,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S0-C2,Backend_Bound.Memory_Bound,11.79,% Slots,,,0.00,5.37,
3.546850383,S0-C2,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.37,
3.546850383,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.64,% Clocks,,,0.00,5.1,
3.546850383,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
3.546850383,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
3.546850383,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
3.546850383,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.90,% Clocks,,,0.00,5.11,
3.546850383,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C3,Frontend_Bound,42.76,% Slots,,,0.00,5.37,
3.546850383,S0-C3,Backend_Bound,30.68,% Slots,,,0.00,5.37,
3.546850383,S0-C3,Backend_Bound.Memory_Bound,12.36,% Slots,,,0.00,5.37,
3.546850383,S0-C3,Backend_Bound.Core_Bound,18.32,% Slots,,,0.00,5.37,
3.546850383,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
3.546850383,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
3.546850383,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
3.546850383,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.26,% Clocks,,,0.00,5.11,
3.546850383,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C4,Frontend_Bound,29.58,% Slots,,,0.00,5.37,
3.546850383,S0-C4,Bad_Speculation,18.19,% Slots,,,0.00,5.37,
3.546850383,S0-C4,Backend_Bound,18.50,% Slots,,,0.00,5.37,
3.546850383,S0-C4,Frontend_Bound.Frontend_Latency,20.62,% Slots,,rs_events.empty_end,0.00,5.37,
3.546850383,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.09,% Slots,,,0.00,5.37,
3.546850383,S0-C4,Bad_Speculation.Branch_Mispredicts,17.96,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.1,
3.546850383,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
3.546850383,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.11,% Core_Clocks,,,0.00,5.37,
3.546850383,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C5,Frontend_Bound,20.89,% Slots,,,0.00,5.37,
3.546850383,S0-C5,Bad_Speculation,19.99,% Slots,,,0.00,5.37,
3.546850383,S0-C5,Backend_Bound,23.31,% Slots,,,0.00,5.37,
3.546850383,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.95,% Slots,,,0.00,5.37,
3.546850383,S0-C5,Bad_Speculation.Branch_Mispredicts,19.55,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S0-C5,Backend_Bound.Memory_Bound,16.27,% Slots,,,0.00,5.36,<==
3.546850383,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.22,% Core_Clocks,,,0.00,5.38,
3.546850383,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.95,% Core_Clocks,,,0.00,5.34,
3.546850383,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C6,Frontend_Bound,26.71,% Slots,,,0.00,5.37,
3.546850383,S0-C6,Bad_Speculation,17.20,% Slots,,,0.00,5.37,
3.546850383,S0-C6,Backend_Bound,19.93,% Slots,,,0.00,5.37,
3.546850383,S0-C6,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.37,
3.546850383,S0-C6,Bad_Speculation.Branch_Mispredicts,16.97,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S0-C6,Backend_Bound.Core_Bound,83.12,% Slots,,,0.00,5.36,
3.546850383,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.11,
3.546850383,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
3.546850383,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C7,Frontend_Bound,20.88,% Slots,,,0.00,5.37,
3.546850383,S0-C7,Bad_Speculation,21.99,% Slots,,,0.00,5.37,
3.546850383,S0-C7,Backend_Bound,21.55,% Slots,,,0.00,5.37,
3.546850383,S0-C7,Bad_Speculation.Branch_Mispredicts,21.77,% Slots,,br_misp_retired.all_branches,0.00,5.37,<==
3.546850383,S0-C7,Backend_Bound.Memory_Bound,10.06,% Slots,,,0.00,5.36,
3.546850383,S0-C7,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.36,
3.546850383,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
3.546850383,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C0,Frontend_Bound,23.40,% Slots,,,0.00,5.37,
3.546850383,S1-C0,Bad_Speculation,19.96,% Slots,,,0.00,5.37,
3.546850383,S1-C0,Backend_Bound,20.93,% Slots,,,0.00,5.37,
3.546850383,S1-C0,Frontend_Bound.Frontend_Latency,16.60,% Slots,,rs_events.empty_end,0.00,5.37,
3.546850383,S1-C0,Frontend_Bound.Frontend_Bandwidth,33.07,% Slots,,,0.00,5.37,
3.546850383,S1-C0,Bad_Speculation.Branch_Mispredicts,19.77,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S1-C0,Backend_Bound.Core_Bound,22.87,% Slots,,,0.00,5.37,
3.546850383,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.11,
3.546850383,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
3.546850383,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.18,% Core_Clocks,,,0.00,5.37,<==
3.546850383,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C1,Frontend_Bound,33.43,% Slots,,,0.00,5.37,<==
3.546850383,S1-C1,Bad_Speculation,10.06,% Slots,,,0.00,5.37,
3.546850383,S1-C1,Backend_Bound,14.40,% Slots,,,0.00,5.37,
3.546850383,S1-C1,Frontend_Bound.Frontend_Latency,17.93,% Slots,,rs_events.empty_end,0.00,5.37,
3.546850383,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.94,% Slots,,,0.00,5.37,
3.546850383,S1-C1,Bad_Speculation.Branch_Mispredicts,9.84,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.11,
3.546850383,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
3.546850383,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.02,% Core_Clocks,,,0.00,5.37,
3.546850383,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C2,Frontend_Bound,39.77,% Slots,,,0.00,5.37,
3.546850383,S1-C2,Bad_Speculation,13.68,% Slots,,,0.00,5.37,
3.546850383,S1-C2,Backend_Bound,22.21,% Slots,,,0.00,5.37,
3.546850383,S1-C2,Frontend_Bound.Frontend_Latency,29.04,% Slots,,rs_events.empty_end,0.00,5.37,
3.546850383,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.20,% Slots,,,0.00,5.37,
3.546850383,S1-C2,Bad_Speculation.Branch_Mispredicts,13.34,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S1-C2,Backend_Bound.Memory_Bound,13.05,% Slots,,,0.00,5.37,
3.546850383,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
3.546850383,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.47,% Core_Clocks,,,0.00,5.37,
3.546850383,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.49,% Core_Clocks,,,0.00,5.35,
3.546850383,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
3.546850383,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C3,Frontend_Bound,36.03,% Slots,,,0.00,5.37,
3.546850383,S1-C3,Bad_Speculation,18.50,% Slots,,,0.00,5.37,
3.546850383,S1-C3,Backend_Bound,17.70,% Slots,,,0.00,5.37,
3.546850383,S1-C3,Frontend_Bound.Frontend_Latency,27.43,% Slots,,rs_events.empty_end,0.00,5.37,
3.546850383,S1-C3,Frontend_Bound.Frontend_Bandwidth,22.24,% Slots,,,0.00,5.37,
3.546850383,S1-C3,Bad_Speculation.Branch_Mispredicts,18.15,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
3.546850383,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.68,% Core_Clocks,,,0.00,5.38,
3.546850383,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.94,% Core_Clocks,,,0.00,5.35,
3.546850383,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C4,Frontend_Bound,38.71,% Slots,,,0.00,5.37,
3.546850383,S1-C4,Bad_Speculation,16.59,% Slots,,,0.00,5.37,
3.546850383,S1-C4,Backend_Bound,20.39,% Slots,,,0.00,5.37,
3.546850383,S1-C4,Frontend_Bound.Frontend_Latency,36.45,% Slots,,rs_events.empty_end,0.00,5.37,
3.546850383,S1-C4,Frontend_Bound.Frontend_Bandwidth,56.14,% Slots,,,0.00,5.37,
3.546850383,S1-C4,Bad_Speculation.Branch_Mispredicts,16.42,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S1-C4,Backend_Bound.Core_Bound,12.31,% Slots,,,0.00,5.37,
3.546850383,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
3.546850383,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.19,% Core_Clocks,,,0.00,5.37,<==
3.546850383,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C5,Frontend_Bound,33.05,% Slots,,,0.00,5.37,
3.546850383,S1-C5,Bad_Speculation,10.30,% Slots,,,0.00,5.37,
3.546850383,S1-C5,Backend_Bound,25.52,% Slots,,,0.00,5.37,
3.546850383,S1-C5,Frontend_Bound.Frontend_Latency,19.93,% Slots,,rs_events.empty_end,0.00,5.37,
3.546850383,S1-C5,Bad_Speculation.Branch_Mispredicts,10.10,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S1-C5,Backend_Bound.Memory_Bound,14.57,% Slots,,,0.00,5.37,
3.546850383,S1-C5,Backend_Bound.Core_Bound,10.95,% Slots,,,0.00,5.37,
3.546850383,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.11,
3.546850383,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
3.546850383,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
3.546850383,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C6,Frontend_Bound,44.29,% Slots,,,0.00,5.37,
3.546850383,S1-C6,Bad_Speculation,10.71,% Slots,,,0.00,5.37,
3.546850383,S1-C6,Backend_Bound,19.88,% Slots,,,0.00,5.37,
3.546850383,S1-C6,Retiring,30.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
3.546850383,S1-C6,Frontend_Bound.Frontend_Latency,43.45,% Slots,,rs_events.empty_end,0.00,5.37,
3.546850383,S1-C6,Bad_Speculation.Branch_Mispredicts,10.32,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S1-C6,Backend_Bound.Memory_Bound,56.70,% Slots,,,0.00,5.37,
3.546850383,S1-C6,Retiring.Microcode_Sequencer,0.85,% Slots,,idq.ms_uops,0.00,5.1,
3.546850383,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.11,
3.546850383,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
3.546850383,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.65,% Clocks,,idq.ms_switches,0.00,5.11,
3.546850383,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
3.546850383,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C7,Frontend_Bound,43.86,% Slots,,,0.00,5.37,
3.546850383,S1-C7,Bad_Speculation,13.52,% Slots,,,0.00,5.37,
3.546850383,S1-C7,Backend_Bound,19.15,% Slots,,,0.00,5.37,
3.546850383,S1-C7,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.37,
3.546850383,S1-C7,Bad_Speculation.Branch_Mispredicts,12.69,% Slots,,br_misp_retired.all_branches,0.00,5.37,
3.546850383,S1-C7,Backend_Bound.Core_Bound,11.92,% Slots,,,0.00,5.37,
3.546850383,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
3.546850383,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
3.546850383,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
5.06592396,S0-C0,Frontend_Bound,20.47,% Slots,,,0.00,5.27,
5.06592396,S0-C0,Bad_Speculation,16.61,% Slots,,,0.00,5.27,
5.06592396,S0-C0,Backend_Bound,31.49,% Slots,,,0.00,5.27,
5.06592396,S0-C0,Bad_Speculation.Branch_Mispredicts,16.29,% Slots,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S0-C0,Backend_Bound.Memory_Bound,12.82,% Slots,,,0.00,5.27,
5.06592396,S0-C0,Backend_Bound.Core_Bound,18.68,% Slots,,,0.00,5.27,
5.06592396,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
5.06592396,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.12,% Clocks,,,0.00,5.2,<==
5.06592396,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
5.06592396,S0-C1,Bad_Speculation,11.57,% Slots,,,0.00,5.27,
5.06592396,S0-C1,Bad_Speculation.Branch_Mispredicts,11.44,% Slots,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S0-C1,Backend_Bound,35.87,% Slots,,,0.00,5.27,
5.06592396,S0-C1,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.27,
5.06592396,S0-C1,Backend_Bound.Core_Bound,21.71,% Slots,,,0.00,5.27,<==
5.06592396,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
5.06592396,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
5.06592396,S0-C2,Frontend_Bound,34.16,% Slots,,,0.00,5.26,
5.06592396,S0-C2,Bad_Speculation,13.12,% Slots,,,0.00,5.26,
5.06592396,S0-C2,Backend_Bound,26.93,% Slots,,,0.00,5.26,
5.06592396,S0-C2,Frontend_Bound.Frontend_Latency,28.88,% Slots,,rs_events.empty_end,0.00,5.26,<==
5.06592396,S0-C2,Frontend_Bound.Frontend_Bandwidth,19.10,% Slots,,,0.00,5.26,
5.06592396,S0-C2,Bad_Speculation.Branch_Mispredicts,12.66,% Slots,,br_misp_retired.all_branches,0.00,5.26,
5.06592396,S0-C2,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.26,
5.06592396,S0-C2,Backend_Bound.Core_Bound,10.35,% Slots,,,0.00,5.26,
5.06592396,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.68,% Clocks,,,0.00,5.27,
5.06592396,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
5.06592396,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.58,% Core_Clocks,,,0.00,5.28,
5.06592396,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
5.06592396,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
5.06592396,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.94,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
5.06592396,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
5.06592396,S0-C3,Bad_Speculation,24.13,% Slots,,,0.00,5.26,
5.06592396,S0-C3,Bad_Speculation.Branch_Mispredicts,22.71,% Slots,,br_misp_retired.all_branches,0.00,5.26,
5.06592396,S0-C3,Backend_Bound,24.21,% Slots,,,0.00,5.26,
5.06592396,S0-C3,Backend_Bound.Memory_Bound,21.75,% Slots,,,0.00,5.26,<==
5.06592396,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
5.06592396,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
5.06592396,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
5.06592396,S0-C4,Frontend_Bound,37.12,% Slots,,,0.00,5.27,
5.06592396,S0-C4,Bad_Speculation,10.87,% Slots,,,0.00,5.27,
5.06592396,S0-C4,Backend_Bound,22.98,% Slots,,,0.00,5.27,
5.06592396,S0-C4,Retiring,30.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
5.06592396,S0-C4,Frontend_Bound.Frontend_Latency,16.12,% Slots,,rs_events.empty_end,0.00,5.27,<==
5.06592396,S0-C4,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S0-C4,Backend_Bound.Memory_Bound,10.43,% Slots,,,0.00,5.27,
5.06592396,S0-C4,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.27,
5.06592396,S0-C4,Retiring.Microcode_Sequencer,2.24,% Slots,,idq.ms_uops,0.00,5.28,
5.06592396,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.27,
5.06592396,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.60,% Clocks,,idq.ms_switches,0.00,5.27,
5.06592396,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
5.06592396,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
5.06592396,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,88.45,% Clocks,,,0.00,5.26,
5.06592396,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
5.06592396,S0-C5,Frontend_Bound,27.13,% Slots,,,0.00,5.27,<==
5.06592396,S0-C5,Bad_Speculation,21.39,% Slots,,,0.00,5.27,
5.06592396,S0-C5,Backend_Bound,20.61,% Slots,,,0.00,5.27,
5.06592396,S0-C5,Bad_Speculation.Branch_Mispredicts,20.72,% Slots,,br_misp_retired.all_branches,0.00,5.26,
5.06592396,S0-C5,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.27,
5.06592396,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.88,% Clocks,,,0.00,5.26,
5.06592396,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
5.06592396,S0-C6,Frontend_Bound,37.29,% Slots,,,0.00,5.26,
5.06592396,S0-C6,Bad_Speculation,12.03,% Slots,,,0.00,5.26,
5.06592396,S0-C6,Backend_Bound,21.84,% Slots,,,0.00,5.26,
5.06592396,S0-C6,Frontend_Bound.Frontend_Latency,30.77,% Slots,,rs_events.empty_end,0.00,5.26,
5.06592396,S0-C6,Bad_Speculation.Branch_Mispredicts,11.73,% Slots,,br_misp_retired.all_branches,0.00,5.26,
5.06592396,S0-C6,Backend_Bound.Memory_Bound,26.91,% Slots,,,0.00,5.26,
5.06592396,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.27,
5.06592396,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
5.06592396,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
5.06592396,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
5.06592396,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
5.06592396,S0-C7,Frontend_Bound,43.98,% Slots,,,0.00,5.27,
5.06592396,S0-C7,Bad_Speculation,11.19,% Slots,,,0.00,5.27,
5.06592396,S0-C7,Backend_Bound,22.05,% Slots,,,0.00,5.27,
5.06592396,S0-C7,Frontend_Bound.Frontend_Latency,47.96,% Slots,,rs_events.empty_end,0.00,5.27,
5.06592396,S0-C7,Bad_Speculation.Branch_Mispredicts,9.68,% Slots,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S0-C7,Backend_Bound.Core_Bound,14.42,% Slots,,,0.00,5.27,
5.06592396,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
5.06592396,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.74,% Clocks,,,0.00,5.27,
5.06592396,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
5.06592396,S1-C0,Frontend_Bound,27.95,% Slots,,,0.00,5.27,
5.06592396,S1-C0,Bad_Speculation,20.47,% Slots,,,0.00,5.27,
5.06592396,S1-C0,Backend_Bound,19.88,% Slots,,,0.00,5.27,
5.06592396,S1-C0,Frontend_Bound.Frontend_Latency,29.32,% Slots,,rs_events.empty_end,0.00,5.27,
5.06592396,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.29,% Slots,,,0.00,5.27,
5.06592396,S1-C0,Bad_Speculation.Branch_Mispredicts,20.26,% Slots,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S1-C0,Backend_Bound.Memory_Bound,15.15,% Slots,,,0.00,5.26,
5.06592396,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
5.06592396,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.53,% Core_Clocks,,,0.00,5.28,
5.06592396,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.60,% Core_Clocks,,,0.00,5.08,
5.06592396,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
5.06592396,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
5.06592396,S1-C1,Frontend_Bound,30.55,% Slots,,,0.00,5.27,
5.06592396,S1-C1,Bad_Speculation,13.20,% Slots,,,0.00,5.27,
5.06592396,S1-C1,Backend_Bound,16.80,% Slots,,,0.00,5.27,
5.06592396,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.38,% Slots,,,0.00,5.27,
5.06592396,S1-C1,Bad_Speculation.Branch_Mispredicts,12.76,% Slots,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.47,% Core_Clocks,,,0.00,5.28,<==
5.06592396,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.02,% Core_Clocks,,,0.00,5.08,
5.06592396,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
5.06592396,S1-C2,Frontend_Bound,33.60,% Slots,,,0.00,5.27,
5.06592396,S1-C2,Bad_Speculation,19.50,% Slots,,,0.00,5.27,
5.06592396,S1-C2,Backend_Bound,18.44,% Slots,,,0.00,5.27,
5.06592396,S1-C2,Frontend_Bound.Frontend_Latency,21.91,% Slots,,rs_events.empty_end,0.00,5.27,
5.06592396,S1-C2,Frontend_Bound.Frontend_Bandwidth,32.45,% Slots,,,0.00,5.27,
5.06592396,S1-C2,Bad_Speculation.Branch_Mispredicts,19.04,% Slots,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S1-C2,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.27,
5.06592396,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.42,% Clocks,,,0.00,5.28,
5.06592396,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
5.06592396,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.50,% Core_Clocks,,,0.00,5.07,<==
5.06592396,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.73,% Clocks,,,0.00,5.26,
5.06592396,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
5.06592396,S1-C3,Frontend_Bound,38.15,% Slots,,,0.00,5.27,
5.06592396,S1-C3,Bad_Speculation,10.69,% Slots,,,0.00,5.27,
5.06592396,S1-C3,Backend_Bound,18.57,% Slots,,,0.00,5.27,
5.06592396,S1-C3,Frontend_Bound.Frontend_Latency,21.35,% Slots,,rs_events.empty_end,0.00,5.27,
5.06592396,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.39,% Slots,,,0.00,5.27,
5.06592396,S1-C3,Bad_Speculation.Branch_Mispredicts,10.40,% Slots,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S1-C3,Backend_Bound.Memory_Bound,11.29,% Slots,,,0.00,5.27,
5.06592396,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.15,% Clocks,,,0.00,5.28,
5.06592396,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
5.06592396,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.09,% Core_Clocks,,,0.00,5.28,
5.06592396,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.32,% Core_Clocks,,,0.00,5.07,
5.06592396,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
5.06592396,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
5.06592396,S1-C4,Frontend_Bound,29.48,% Slots,,,0.00,5.27,
5.06592396,S1-C4,Bad_Speculation,14.93,% Slots,,,0.00,5.27,
5.06592396,S1-C4,Backend_Bound,23.32,% Slots,,,0.00,5.27,
5.06592396,S1-C4,Frontend_Bound.Frontend_Bandwidth,44.28,% Slots,,,0.00,5.27,
5.06592396,S1-C4,Bad_Speculation.Branch_Mispredicts,14.43,% Slots,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S1-C4,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.27,
5.06592396,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.39,% Core_Clocks,,,0.00,5.28,
5.06592396,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.78,% Core_Clocks,,,0.00,5.08,<==
5.06592396,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
5.06592396,S1-C5,Frontend_Bound,29.44,% Slots,,,0.00,5.27,<==
5.06592396,S1-C5,Bad_Speculation,13.55,% Slots,,,0.00,5.27,
5.06592396,S1-C5,Backend_Bound,26.85,% Slots,,,0.00,5.27,
5.06592396,S1-C5,Frontend_Bound.Frontend_Latency,17.69,% Slots,,rs_events.empty_end,0.00,5.27,
5.06592396,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.06,% Slots,,,0.00,5.27,
5.06592396,S1-C5,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S1-C5,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.27,
5.06592396,S1-C5,Backend_Bound.Core_Bound,12.15,% Slots,,,0.00,5.27,
5.06592396,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.28,
5.06592396,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
5.06592396,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.41,% Core_Clocks,,,0.00,5.28,
5.06592396,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.05,% Core_Clocks,,,0.00,5.08,
5.06592396,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
5.06592396,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
5.06592396,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
5.06592396,S1-C6,Frontend_Bound,24.80,% Slots,,,0.00,5.27,<==
5.06592396,S1-C6,Bad_Speculation,21.14,% Slots,,,0.00,5.27,
5.06592396,S1-C6,Backend_Bound,18.32,% Slots,,,0.00,5.27,
5.06592396,S1-C6,Bad_Speculation.Branch_Mispredicts,20.41,% Slots,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S1-C6,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.27,
5.06592396,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
5.06592396,S1-C7,Bad_Speculation,17.75,% Slots,,,0.00,5.28,
5.06592396,S1-C7,Bad_Speculation.Branch_Mispredicts,17.41,% Slots,,br_misp_retired.all_branches,0.00,5.27,
5.06592396,S1-C7,Backend_Bound,24.41,% Slots,,,0.00,5.28,
5.06592396,S1-C7,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.27,<==
5.06592396,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
5.06592396,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
5.06592396,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
5.06592396,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
5.06592396,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
5.06592396,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
5.06592396,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
5.06592396,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
5.06592396,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
5.06592396,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
5.06592396,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
5.06592396,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
5.06592396,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
5.06592396,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
5.06592396,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
5.06592396,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
5.06592396,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
6.569734859,S0-C0,Frontend_Bound,36.75,% Slots,,,0.00,5.07,
6.569734859,S0-C0,Backend_Bound,35.36,% Slots,,,0.00,5.07,
6.569734859,S0-C0,Retiring,33.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
6.569734859,S0-C0,Frontend_Bound.Frontend_Latency,36.37,% Slots,,rs_events.empty_end,0.00,5.06,
6.569734859,S0-C0,Backend_Bound.Memory_Bound,10.01,% Slots,,,0.00,5.06,
6.569734859,S0-C0,Backend_Bound.Core_Bound,25.35,% Slots,,,0.00,5.06,
6.569734859,S0-C0,Retiring.Microcode_Sequencer,1.03,% Slots,,idq.ms_uops,0.00,5.34,
6.569734859,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.33,% Clocks,,,0.00,5.33,
6.569734859,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
6.569734859,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.42,% Clocks,,idq.ms_switches,0.00,5.33,
6.569734859,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
6.569734859,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.22,% Clocks,,,0.00,5.28,
6.569734859,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S0-C1,Frontend_Bound,45.20,% Slots,,,0.00,5.07,<==
6.569734859,S0-C1,Bad_Speculation,12.78,% Slots,,,0.00,5.07,
6.569734859,S0-C1,Backend_Bound,23.67,% Slots,,,0.00,5.07,
6.569734859,S0-C1,Bad_Speculation.Branch_Mispredicts,12.37,% Slots,,br_misp_retired.all_branches,0.00,5.07,
6.569734859,S0-C1,Backend_Bound.Core_Bound,16.69,% Slots,,,0.00,5.07,
6.569734859,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S0-C2,Bad_Speculation,14.64,% Slots,,,0.00,5.07,
6.569734859,S0-C2,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.07,
6.569734859,S0-C2,Backend_Bound,33.10,% Slots,,,0.00,5.07,
6.569734859,S0-C2,Backend_Bound.Core_Bound,24.07,% Slots,,,0.00,5.07,
6.569734859,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.75,% Clocks,,,0.00,5.28,<==
6.569734859,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S0-C3,Frontend_Bound,36.45,% Slots,,,0.00,5.07,
6.569734859,S0-C3,Bad_Speculation,12.52,% Slots,,,0.00,5.07,
6.569734859,S0-C3,Backend_Bound,29.70,% Slots,,,0.00,5.07,
6.569734859,S0-C3,Frontend_Bound.Frontend_Latency,16.77,% Slots,,rs_events.empty_end,0.00,5.07,
6.569734859,S0-C3,Bad_Speculation.Branch_Mispredicts,12.33,% Slots,,br_misp_retired.all_branches,0.00,5.07,
6.569734859,S0-C3,Backend_Bound.Core_Bound,88.25,% Slots,,,0.00,5.07,
6.569734859,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.33,
6.569734859,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
6.569734859,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S0-C4,Frontend_Bound,35.74,% Slots,,,0.00,5.07,
6.569734859,S0-C4,Bad_Speculation,12.21,% Slots,,,0.00,5.07,
6.569734859,S0-C4,Backend_Bound,26.14,% Slots,,,0.00,5.07,
6.569734859,S0-C4,Retiring,24.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
6.569734859,S0-C4,Frontend_Bound.Frontend_Latency,16.32,% Slots,,rs_events.empty_end,0.00,5.06,
6.569734859,S0-C4,Frontend_Bound.Frontend_Bandwidth,24.18,% Slots,,,0.00,5.07,<==
6.569734859,S0-C4,Bad_Speculation.Branch_Mispredicts,12.01,% Slots,,br_misp_retired.all_branches,0.00,5.07,
6.569734859,S0-C4,Backend_Bound.Memory_Bound,22.37,% Slots,,,0.00,5.06,
6.569734859,S0-C4,Retiring.Microcode_Sequencer,2.15,% Slots,,idq.ms_uops,0.00,5.34,
6.569734859,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
6.569734859,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.78,% Clocks,,idq.ms_switches,0.00,5.33,
6.569734859,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
6.569734859,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
6.569734859,S0-C5,Frontend_Bound,39.30,% Slots,,,0.00,5.07,<==
6.569734859,S0-C5,Bad_Speculation,16.46,% Slots,,,0.00,5.07,
6.569734859,S0-C5,Backend_Bound,20.33,% Slots,,,0.00,5.07,
6.569734859,S0-C5,Frontend_Bound.Frontend_Latency,15.75,% Slots,,rs_events.empty_end,0.00,5.06,
6.569734859,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.47,% Slots,,,0.00,5.07,
6.569734859,S0-C5,Bad_Speculation.Branch_Mispredicts,16.01,% Slots,,br_misp_retired.all_branches,0.00,5.07,
6.569734859,S0-C5,Backend_Bound.Memory_Bound,10.83,% Slots,,,0.00,5.06,
6.569734859,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.33,
6.569734859,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
6.569734859,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.87,% Core_Clocks,,,0.00,5.15,
6.569734859,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
6.569734859,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
6.569734859,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
6.569734859,S0-C6,Frontend_Bound,39.39,% Slots,,,0.00,5.07,
6.569734859,S0-C6,Bad_Speculation,12.90,% Slots,,,0.00,5.07,
6.569734859,S0-C6,Backend_Bound,26.45,% Slots,,,0.00,5.07,
6.569734859,S0-C6,Frontend_Bound.Frontend_Latency,40.96,% Slots,,rs_events.empty_end,0.00,5.07,
6.569734859,S0-C6,Bad_Speculation.Branch_Mispredicts,12.73,% Slots,,br_misp_retired.all_branches,0.00,5.07,
6.569734859,S0-C6,Backend_Bound.Memory_Bound,13.96,% Slots,,,0.00,5.07,
6.569734859,S0-C6,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.07,
6.569734859,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.32,
6.569734859,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
6.569734859,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
6.569734859,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
6.569734859,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S0-C7,Frontend_Bound,38.41,% Slots,,,0.00,5.07,
6.569734859,S0-C7,Bad_Speculation,14.78,% Slots,,,0.00,5.07,
6.569734859,S0-C7,Backend_Bound,17.37,% Slots,,,0.00,5.07,
6.569734859,S0-C7,Frontend_Bound.Frontend_Latency,22.64,% Slots,,rs_events.empty_end,0.00,5.06,
6.569734859,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.85,% Slots,,,0.00,5.07,
6.569734859,S0-C7,Bad_Speculation.Branch_Mispredicts,14.64,% Slots,,br_misp_retired.all_branches,0.00,5.07,
6.569734859,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.35,% Clocks,,,0.00,5.33,
6.569734859,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
6.569734859,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.21,% Core_Clocks,,,0.00,5.16,
6.569734859,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.23,% Core_Clocks,,,0.00,5.17,
6.569734859,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
6.569734859,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
6.569734859,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
6.569734859,S1-C0,Frontend_Bound,27.89,% Slots,,,0.00,5.07,
6.569734859,S1-C0,Bad_Speculation,20.11,% Slots,,,0.00,5.07,
6.569734859,S1-C0,Backend_Bound,17.63,% Slots,,,0.00,5.07,
6.569734859,S1-C0,Frontend_Bound.Frontend_Latency,25.59,% Slots,,rs_events.empty_end,0.00,5.07,
6.569734859,S1-C0,Bad_Speculation.Branch_Mispredicts,19.96,% Slots,,br_misp_retired.all_branches,0.00,5.07,
6.569734859,S1-C0,Backend_Bound.Memory_Bound,33.38,% Slots,,,0.00,5.07,
6.569734859,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
6.569734859,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
6.569734859,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C1,Frontend_Bound,34.35,% Slots,,,0.00,5.06,
6.569734859,S1-C1,Bad_Speculation,10.41,% Slots,,,0.00,5.06,
6.569734859,S1-C1,Backend_Bound,14.83,% Slots,,,0.00,5.06,
6.569734859,S1-C1,Frontend_Bound.Frontend_Latency,18.86,% Slots,,rs_events.empty_end,0.00,5.06,<==
6.569734859,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.15,% Slots,,,0.00,5.06,
6.569734859,S1-C1,Bad_Speculation.Branch_Mispredicts,10.16,% Slots,,br_misp_retired.all_branches,0.00,5.06,
6.569734859,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.33,
6.569734859,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
6.569734859,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.34,% Core_Clocks,,,0.00,5.17,
6.569734859,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C2,Frontend_Bound,37.59,% Slots,,,0.00,5.06,
6.569734859,S1-C2,Bad_Speculation,14.37,% Slots,,,0.00,5.06,
6.569734859,S1-C2,Backend_Bound,22.92,% Slots,,,0.00,5.06,
6.569734859,S1-C2,Frontend_Bound.Frontend_Latency,34.59,% Slots,,rs_events.empty_end,0.00,5.06,
6.569734859,S1-C2,Bad_Speculation.Branch_Mispredicts,14.20,% Slots,,br_misp_retired.all_branches,0.00,5.06,
6.569734859,S1-C2,Backend_Bound.Memory_Bound,15.33,% Slots,,,0.00,5.06,
6.569734859,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.33,
6.569734859,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
6.569734859,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
6.569734859,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C3,Frontend_Bound,33.64,% Slots,,,0.00,5.07,
6.569734859,S1-C3,Bad_Speculation,17.07,% Slots,,,0.00,5.07,
6.569734859,S1-C3,Backend_Bound,23.54,% Slots,,,0.00,5.07,
6.569734859,S1-C3,Frontend_Bound.Frontend_Latency,24.64,% Slots,,rs_events.empty_end,0.00,5.06,
6.569734859,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.27,% Slots,,,0.00,5.07,
6.569734859,S1-C3,Bad_Speculation.Branch_Mispredicts,16.82,% Slots,,br_misp_retired.all_branches,0.00,5.07,
6.569734859,S1-C3,Backend_Bound.Memory_Bound,38.85,% Slots,,,0.00,5.06,
6.569734859,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
6.569734859,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.70,% Core_Clocks,,,0.00,5.17,
6.569734859,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.38,% Core_Clocks,,,0.00,5.17,
6.569734859,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
6.569734859,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C4,Frontend_Bound,31.09,% Slots,,,0.00,5.06,
6.569734859,S1-C4,Bad_Speculation,14.74,% Slots,,,0.00,5.06,
6.569734859,S1-C4,Backend_Bound,22.98,% Slots,,,0.00,5.06,
6.569734859,S1-C4,Frontend_Bound.Frontend_Latency,25.82,% Slots,,rs_events.empty_end,0.00,5.06,
6.569734859,S1-C4,Bad_Speculation.Branch_Mispredicts,14.53,% Slots,,br_misp_retired.all_branches,0.00,5.06,
6.569734859,S1-C4,Backend_Bound.Memory_Bound,14.61,% Slots,,,0.00,5.06,
6.569734859,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.33,
6.569734859,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
6.569734859,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
6.569734859,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C5,Frontend_Bound,33.87,% Slots,,,0.00,5.06,
6.569734859,S1-C5,Bad_Speculation,20.17,% Slots,,,0.00,5.06,
6.569734859,S1-C5,Backend_Bound,17.18,% Slots,,,0.00,5.06,
6.569734859,S1-C5,Frontend_Bound.Frontend_Latency,26.32,% Slots,,rs_events.empty_end,0.00,5.06,
6.569734859,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.24,% Slots,,,0.00,5.06,
6.569734859,S1-C5,Bad_Speculation.Branch_Mispredicts,19.88,% Slots,,br_misp_retired.all_branches,0.00,5.06,
6.569734859,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
6.569734859,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.10,% Core_Clocks,,,0.00,5.17,
6.569734859,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C6,Frontend_Bound,31.24,% Slots,,,0.00,5.07,
6.569734859,S1-C6,Bad_Speculation,13.45,% Slots,,,0.00,5.07,
6.569734859,S1-C6,Backend_Bound,23.17,% Slots,,,0.00,5.07,
6.569734859,S1-C6,Frontend_Bound.Frontend_Latency,32.51,% Slots,,rs_events.empty_end,0.00,5.06,
6.569734859,S1-C6,Bad_Speculation.Branch_Mispredicts,13.35,% Slots,,br_misp_retired.all_branches,0.00,5.07,
6.569734859,S1-C6,Backend_Bound.Memory_Bound,11.43,% Slots,,,0.00,5.06,
6.569734859,S1-C6,Backend_Bound.Core_Bound,11.75,% Slots,,,0.00,5.06,
6.569734859,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
6.569734859,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
6.569734859,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
6.569734859,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C7,Frontend_Bound,35.21,% Slots,,,0.00,5.07,
6.569734859,S1-C7,Bad_Speculation,13.62,% Slots,,,0.00,5.07,
6.569734859,S1-C7,Backend_Bound,19.90,% Slots,,,0.00,5.07,
6.569734859,S1-C7,Frontend_Bound.Frontend_Latency,26.28,% Slots,,rs_events.empty_end,0.00,5.06,
6.569734859,S1-C7,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.07,
6.569734859,S1-C7,Backend_Bound.Core_Bound,10.46,% Slots,,,0.00,5.06,
6.569734859,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.33,
6.569734859,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
6.569734859,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
6.569734859,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
6.569734859,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
6.569734859,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
6.569734859,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
6.569734859,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
6.569734859,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
6.569734859,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
6.569734859,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
6.569734859,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
6.569734859,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
8.06576887,S0-C0,Frontend_Bound,32.58,% Slots,,,0.00,5.33,<==
8.06576887,S0-C0,Bad_Speculation,12.37,% Slots,,,0.00,5.33,
8.06576887,S0-C0,Backend_Bound,15.67,% Slots,,,0.00,5.33,
8.06576887,S0-C0,Frontend_Bound.Frontend_Latency,15.88,% Slots,,rs_events.empty_end,0.00,5.33,
8.06576887,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.03,% Slots,,,0.00,5.33,
8.06576887,S0-C0,Bad_Speculation.Branch_Mispredicts,12.02,% Slots,,br_misp_retired.all_branches,0.00,5.12,
8.06576887,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.33,
8.06576887,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.06576887,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.39,% Core_Clocks,,,0.00,5.17,
8.06576887,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.22,% Core_Clocks,,,0.00,5.33,
8.06576887,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
8.06576887,S0-C1,Frontend_Bound,41.31,% Slots,,,0.00,5.33,
8.06576887,S0-C1,Bad_Speculation,11.96,% Slots,,,0.00,5.33,
8.06576887,S0-C1,Backend_Bound,26.23,% Slots,,,0.00,5.33,
8.06576887,S0-C1,Retiring,29.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
8.06576887,S0-C1,Frontend_Bound.Frontend_Latency,27.48,% Slots,,rs_events.empty_end,0.00,5.33,
8.06576887,S0-C1,Bad_Speculation.Branch_Mispredicts,11.31,% Slots,,br_misp_retired.all_branches,0.00,5.11,
8.06576887,S0-C1,Backend_Bound.Core_Bound,31.87,% Slots,,,0.00,5.06,
8.06576887,S0-C1,Retiring.Microcode_Sequencer,9.62,% Slots,,idq.ms_uops,0.00,5.33,
8.06576887,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.34,
8.06576887,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
8.06576887,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.28,% Clocks,,idq.ms_switches,0.00,5.34,
8.06576887,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
8.06576887,S0-C2,Frontend_Bound,37.75,% Slots,,,0.00,5.33,
8.06576887,S0-C2,Backend_Bound,38.72,% Slots,,,0.00,5.33,
8.06576887,S0-C2,Frontend_Bound.Frontend_Latency,32.75,% Slots,,rs_events.empty_end,0.00,5.33,
8.06576887,S0-C2,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.06,
8.06576887,S0-C2,Backend_Bound.Core_Bound,16.27,% Slots,,,0.00,5.06,
8.06576887,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.77,% Clocks,,,0.00,5.33,
8.06576887,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.06576887,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
8.06576887,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
8.06576887,S0-C3,Frontend_Bound,41.09,% Slots,,,0.00,5.34,
8.06576887,S0-C3,Backend_Bound,35.03,% Slots,,,0.00,5.34,
8.06576887,S0-C3,Retiring,24.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
8.06576887,S0-C3,Frontend_Bound.Frontend_Latency,23.74,% Slots,,rs_events.empty_end,0.00,5.33,
8.06576887,S0-C3,Backend_Bound.Memory_Bound,22.02,% Slots,,,0.00,5.06,
8.06576887,S0-C3,Backend_Bound.Core_Bound,13.01,% Slots,,,0.00,5.06,
8.06576887,S0-C3,Retiring.Microcode_Sequencer,6.55,% Slots,,idq.ms_uops,0.00,5.33,
8.06576887,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.54,% Clocks,,,0.00,5.33,
8.06576887,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
8.06576887,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.51,% Clocks,,idq.ms_switches,0.00,5.33,
8.06576887,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
8.06576887,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
8.06576887,S0-C4,Frontend_Bound,33.20,% Slots,,,0.00,5.33,
8.06576887,S0-C4,Bad_Speculation,11.79,% Slots,,,0.00,5.33,
8.06576887,S0-C4,Backend_Bound,28.33,% Slots,,,0.00,5.33,
8.06576887,S0-C4,Frontend_Bound.Frontend_Latency,20.40,% Slots,,rs_events.empty_end,0.00,5.33,
8.06576887,S0-C4,Bad_Speculation.Branch_Mispredicts,11.60,% Slots,,br_misp_retired.all_branches,0.00,5.11,
8.06576887,S0-C4,Backend_Bound.Memory_Bound,12.87,% Slots,,,0.00,5.06,
8.06576887,S0-C4,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.06,
8.06576887,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.34,
8.06576887,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
8.06576887,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
8.06576887,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
8.06576887,S0-C5,Bad_Speculation,11.47,% Slots,,,0.00,5.33,
8.06576887,S0-C5,Bad_Speculation.Branch_Mispredicts,11.05,% Slots,,br_misp_retired.all_branches,0.00,5.11,
8.06576887,S0-C5,Backend_Bound,52.78,% Slots,,,0.00,5.33,
8.06576887,S0-C5,Retiring,21.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
8.06576887,S0-C5,Backend_Bound.Memory_Bound,22.41,% Slots,,,0.00,5.06,
8.06576887,S0-C5,Backend_Bound.Core_Bound,30.37,% Slots,,,0.00,5.06,<==
8.06576887,S0-C5,Retiring.Microcode_Sequencer,7.86,% Slots,,idq.ms_uops,0.00,5.33,
8.06576887,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.11,% Clocks,,idq.ms_switches,0.00,5.33,
8.06576887,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
8.06576887,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
8.06576887,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
8.06576887,S0-C6,Frontend_Bound,36.17,% Slots,,,0.00,5.34,
8.06576887,S0-C6,Bad_Speculation,11.70,% Slots,,,0.00,5.34,
8.06576887,S0-C6,Backend_Bound,26.20,% Slots,,,0.00,5.34,
8.06576887,S0-C6,Frontend_Bound.Frontend_Latency,23.60,% Slots,,rs_events.empty_end,0.00,5.33,
8.06576887,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.81,% Slots,,,0.00,5.34,
8.06576887,S0-C6,Bad_Speculation.Branch_Mispredicts,11.50,% Slots,,br_misp_retired.all_branches,0.00,5.11,
8.06576887,S0-C6,Backend_Bound.Memory_Bound,15.47,% Slots,,,0.00,5.07,
8.06576887,S0-C6,Backend_Bound.Core_Bound,10.73,% Slots,,,0.00,5.07,
8.06576887,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.25,% Clocks,,,0.00,5.34,
8.06576887,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
8.06576887,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.84,% Core_Clocks,,,0.00,5.15,
8.06576887,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.09,% Core_Clocks,,,0.00,5.34,
8.06576887,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
8.06576887,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
8.06576887,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
8.06576887,S0-C7,Frontend_Bound,37.60,% Slots,,,0.00,5.33,
8.06576887,S0-C7,Bad_Speculation,14.95,% Slots,,,0.00,5.33,
8.06576887,S0-C7,Backend_Bound,24.81,% Slots,,,0.00,5.33,
8.06576887,S0-C7,Retiring,36.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
8.06576887,S0-C7,Frontend_Bound.Frontend_Latency,29.77,% Slots,,rs_events.empty_end,0.00,5.33,
8.06576887,S0-C7,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06576887,S0-C7,Backend_Bound.Core_Bound,47.08,% Slots,,,0.00,5.06,
8.06576887,S0-C7,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.33,
8.06576887,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.33,
8.06576887,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
8.06576887,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.90,% Clocks,,idq.ms_switches,0.00,5.33,
8.06576887,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
8.06576887,S1-C0,Frontend_Bound,34.75,% Slots,,,0.00,5.33,<==
8.06576887,S1-C0,Bad_Speculation,11.95,% Slots,,,0.00,5.33,
8.06576887,S1-C0,Backend_Bound,20.04,% Slots,,,0.00,5.33,
8.06576887,S1-C0,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.33,
8.06576887,S1-C0,Frontend_Bound.Frontend_Bandwidth,22.19,% Slots,,,0.00,5.33,
8.06576887,S1-C0,Bad_Speculation.Branch_Mispredicts,11.76,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06576887,S1-C0,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.07,
8.06576887,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.33,
8.06576887,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.06576887,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.78,% Core_Clocks,,,0.00,5.15,
8.06576887,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.34,% Core_Clocks,,,0.00,5.34,
8.06576887,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
8.06576887,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
8.06576887,S1-C1,Frontend_Bound,26.42,% Slots,,,0.00,5.33,
8.06576887,S1-C1,Bad_Speculation,21.58,% Slots,,,0.00,5.33,
8.06576887,S1-C1,Backend_Bound,14.68,% Slots,,,0.00,5.33,
8.06576887,S1-C1,Frontend_Bound.Frontend_Bandwidth,44.89,% Slots,,,0.00,5.33,<==
8.06576887,S1-C1,Bad_Speculation.Branch_Mispredicts,21.35,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06576887,S1-C1,Backend_Bound.Memory_Bound,14.53,% Slots,,,0.00,5.07,
8.06576887,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.17,% Core_Clocks,,,0.00,5.15,
8.06576887,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.97,% Core_Clocks,,,0.00,5.35,
8.06576887,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
8.06576887,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
8.06576887,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
8.06576887,S1-C2,Frontend_Bound,29.89,% Slots,,,0.00,5.33,
8.06576887,S1-C2,Bad_Speculation,14.23,% Slots,,,0.00,5.33,
8.06576887,S1-C2,Backend_Bound,19.49,% Slots,,,0.00,5.33,
8.06576887,S1-C2,Frontend_Bound.Frontend_Latency,21.43,% Slots,,rs_events.empty_end,0.00,5.33,
8.06576887,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.18,% Slots,,,0.00,5.33,
8.06576887,S1-C2,Bad_Speculation.Branch_Mispredicts,14.12,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06576887,S1-C2,Backend_Bound.Core_Bound,10.91,% Slots,,,0.00,5.07,
8.06576887,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.33,
8.06576887,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
8.06576887,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.47,% Core_Clocks,,,0.00,5.15,
8.06576887,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.15,% Clocks,,,0.00,5.35,
8.06576887,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
8.06576887,S1-C3,Frontend_Bound,29.58,% Slots,,,0.00,5.33,
8.06576887,S1-C3,Bad_Speculation,16.08,% Slots,,,0.00,5.33,
8.06576887,S1-C3,Backend_Bound,23.88,% Slots,,,0.00,5.33,
8.06576887,S1-C3,Frontend_Bound.Frontend_Latency,20.92,% Slots,,rs_events.empty_end,0.00,5.33,
8.06576887,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.57,% Slots,,,0.00,5.33,
8.06576887,S1-C3,Bad_Speculation.Branch_Mispredicts,15.81,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06576887,S1-C3,Backend_Bound.Core_Bound,14.70,% Slots,,,0.00,5.33,
8.06576887,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.33,
8.06576887,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
8.06576887,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.77,% Core_Clocks,,,0.00,5.15,
8.06576887,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.69,% Core_Clocks,,,0.00,5.35,
8.06576887,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
8.06576887,S1-C4,Frontend_Bound,29.42,% Slots,,,0.00,5.33,
8.06576887,S1-C4,Bad_Speculation,11.51,% Slots,,,0.00,5.33,
8.06576887,S1-C4,Backend_Bound,33.13,% Slots,,,0.00,5.33,
8.06576887,S1-C4,Frontend_Bound.Frontend_Latency,26.92,% Slots,,rs_events.empty_end,0.00,5.33,
8.06576887,S1-C4,Bad_Speculation.Branch_Mispredicts,11.35,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06576887,S1-C4,Backend_Bound.Memory_Bound,22.51,% Slots,,,0.00,5.33,
8.06576887,S1-C4,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.33,
8.06576887,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.33,
8.06576887,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.06576887,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,<==
8.06576887,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
8.06576887,S1-C5,Frontend_Bound,23.88,% Slots,,,0.00,5.33,
8.06576887,S1-C5,Bad_Speculation,21.53,% Slots,,,0.00,5.33,
8.06576887,S1-C5,Backend_Bound,20.28,% Slots,,,0.00,5.33,
8.06576887,S1-C5,Frontend_Bound.Frontend_Bandwidth,78.55,% Slots,,,0.00,5.33,<==
8.06576887,S1-C5,Bad_Speculation.Branch_Mispredicts,21.21,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06576887,S1-C5,Backend_Bound.Core_Bound,13.38,% Slots,,,0.00,5.33,
8.06576887,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
8.06576887,S1-C6,Bad_Speculation,19.53,% Slots,,,0.00,5.33,
8.06576887,S1-C6,Bad_Speculation.Branch_Mispredicts,19.17,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06576887,S1-C6,Backend_Bound,27.23,% Slots,,,0.00,5.33,<==
8.06576887,S1-C6,Backend_Bound.Memory_Bound,11.70,% Slots,,,0.00,5.33,
8.06576887,S1-C6,Backend_Bound.Core_Bound,15.53,% Slots,,,0.00,5.33,
8.06576887,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.36,% Clocks,,,0.00,5.35,
8.06576887,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
8.06576887,S1-C7,Frontend_Bound,27.43,% Slots,,,0.00,5.33,
8.06576887,S1-C7,Bad_Speculation,18.60,% Slots,,,0.00,5.33,
8.06576887,S1-C7,Backend_Bound,23.40,% Slots,,,0.00,5.33,
8.06576887,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.63,% Slots,,,0.00,5.33,
8.06576887,S1-C7,Bad_Speculation.Branch_Mispredicts,18.42,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.06576887,S1-C7,Backend_Bound.Core_Bound,14.11,% Slots,,,0.00,5.33,
8.06576887,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.67,% Core_Clocks,,,0.00,5.34,<==
8.06576887,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
8.06576887,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
8.06576887,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
8.06576887,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
8.06576887,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
8.06576887,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
8.06576887,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
8.06576887,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
8.06576887,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
8.06576887,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
8.06576887,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
8.06576887,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
8.06576887,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
8.06576887,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
8.06576887,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
8.06576887,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
8.06576887,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
9.53514935,S0-C0,Frontend_Bound,25.03,% Slots,,,0.00,5.17,
9.53514935,S0-C0,Bad_Speculation,16.38,% Slots,,,0.00,5.17,
9.53514935,S0-C0,Backend_Bound,21.79,% Slots,,,0.00,5.17,
9.53514935,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.36,% Slots,,,0.00,5.17,<==
9.53514935,S0-C0,Bad_Speculation.Branch_Mispredicts,16.27,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S0-C0,Backend_Bound.Memory_Bound,12.12,% Slots,,,0.00,5.17,
9.53514935,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.95,% Core_Clocks,,,0.00,5.44,
9.53514935,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.95,% Core_Clocks,,,0.00,5.17,
9.53514935,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
9.53514935,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C1,Frontend_Bound,21.93,% Slots,,,0.00,5.17,
9.53514935,S0-C1,Bad_Speculation,14.40,% Slots,,,0.00,5.17,
9.53514935,S0-C1,Backend_Bound,36.06,% Slots,,,0.00,5.17,
9.53514935,S0-C1,Retiring,39.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.53514935,S0-C1,Frontend_Bound.Frontend_Latency,15.13,% Slots,,rs_events.empty_end,0.00,5.17,
9.53514935,S0-C1,Frontend_Bound.Frontend_Bandwidth,28.23,% Slots,,,0.00,5.17,
9.53514935,S0-C1,Bad_Speculation.Branch_Mispredicts,14.24,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S0-C1,Backend_Bound.Memory_Bound,37.64,% Slots,,,0.00,5.17,
9.53514935,S0-C1,Retiring.Microcode_Sequencer,4.28,% Slots,,idq.ms_uops,0.00,5.17,<==
9.53514935,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.20,% Clocks,,idq.ms_switches,0.00,5.17,
9.53514935,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.35,% Core_Clocks,,,0.00,5.45,
9.53514935,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
9.53514935,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C2,Bad_Speculation,19.05,% Slots,,,0.00,5.16,
9.53514935,S0-C2,Bad_Speculation.Branch_Mispredicts,18.85,% Slots,,br_misp_retired.all_branches,0.00,5.16,
9.53514935,S0-C2,Backend_Bound,29.32,% Slots,,,0.00,5.16,<==
9.53514935,S0-C2,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.16,
9.53514935,S0-C2,Backend_Bound.Core_Bound,14.99,% Slots,,,0.00,5.16,
9.53514935,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
9.53514935,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C3,Frontend_Bound,31.63,% Slots,,,0.00,5.17,
9.53514935,S0-C3,Bad_Speculation,10.64,% Slots,,,0.00,5.17,
9.53514935,S0-C3,Backend_Bound,26.75,% Slots,,,0.00,5.17,
9.53514935,S0-C3,Retiring,32.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
9.53514935,S0-C3,Frontend_Bound.Frontend_Latency,26.55,% Slots,,rs_events.empty_end,0.00,5.17,
9.53514935,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.17,
9.53514935,S0-C3,Bad_Speculation.Branch_Mispredicts,10.54,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S0-C3,Backend_Bound.Memory_Bound,16.29,% Slots,,,0.00,5.17,
9.53514935,S0-C3,Backend_Bound.Core_Bound,10.47,% Slots,,,0.00,5.17,
9.53514935,S0-C3,Retiring.Microcode_Sequencer,3.85,% Slots,,idq.ms_uops,0.00,5.16,<==
9.53514935,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.17,
9.53514935,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.12,% Clocks,,idq.ms_switches,0.00,5.17,
9.53514935,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.50,% Core_Clocks,,,0.00,5.44,
9.53514935,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.42,% Core_Clocks,,,0.00,5.17,
9.53514935,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
9.53514935,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C4,Frontend_Bound,42.53,% Slots,,,0.00,5.17,
9.53514935,S0-C4,Bad_Speculation,10.65,% Slots,,,0.00,5.17,
9.53514935,S0-C4,Backend_Bound,30.86,% Slots,,,0.00,5.17,
9.53514935,S0-C4,Retiring,31.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.53514935,S0-C4,Frontend_Bound.Frontend_Latency,42.86,% Slots,,rs_events.empty_end,0.00,5.17,<==
9.53514935,S0-C4,Frontend_Bound.Frontend_Bandwidth,28.79,% Slots,,,0.00,5.17,
9.53514935,S0-C4,Bad_Speculation.Branch_Mispredicts,10.42,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S0-C4,Backend_Bound.Memory_Bound,10.84,% Slots,,,0.00,5.17,
9.53514935,S0-C4,Backend_Bound.Core_Bound,20.02,% Slots,,,0.00,5.17,
9.53514935,S0-C4,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.17,
9.53514935,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
9.53514935,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.59,% Clocks,,idq.ms_switches,0.00,5.17,
9.53514935,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.49,% Core_Clocks,,,0.00,5.43,
9.53514935,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C5,Frontend_Bound,22.43,% Slots,,,0.00,5.17,
9.53514935,S0-C5,Bad_Speculation,16.09,% Slots,,,0.00,5.17,
9.53514935,S0-C5,Backend_Bound,36.93,% Slots,,,0.00,5.17,
9.53514935,S0-C5,Retiring,30.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.53514935,S0-C5,Frontend_Bound.Frontend_Latency,17.06,% Slots,,rs_events.empty_end,0.00,5.17,
9.53514935,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.39,% Slots,,,0.00,5.17,
9.53514935,S0-C5,Bad_Speculation.Branch_Mispredicts,15.36,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S0-C5,Backend_Bound.Memory_Bound,32.44,% Slots,,,0.00,5.17,
9.53514935,S0-C5,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.17,
9.53514935,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.03,% Clocks,,idq.ms_switches,0.00,5.17,
9.53514935,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.64,% Core_Clocks,,,0.00,5.17,
9.53514935,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
9.53514935,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C6,Frontend_Bound,34.96,% Slots,,,0.00,5.17,
9.53514935,S0-C6,Backend_Bound,31.62,% Slots,,,0.00,5.17,
9.53514935,S0-C6,Retiring,35.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.53514935,S0-C6,Frontend_Bound.Frontend_Latency,32.86,% Slots,,rs_events.empty_end,0.00,5.17,
9.53514935,S0-C6,Backend_Bound.Memory_Bound,15.07,% Slots,,,0.00,5.17,
9.53514935,S0-C6,Backend_Bound.Core_Bound,16.55,% Slots,,,0.00,5.17,
9.53514935,S0-C6,Retiring.Microcode_Sequencer,6.83,% Slots,,idq.ms_uops,0.00,5.17,<==
9.53514935,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.17,
9.53514935,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.70,% Clocks,,idq.ms_switches,0.00,5.17,
9.53514935,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C7,Frontend_Bound,32.24,% Slots,,,0.00,5.17,
9.53514935,S0-C7,Bad_Speculation,18.07,% Slots,,,0.00,5.17,
9.53514935,S0-C7,Backend_Bound,22.02,% Slots,,,0.00,5.17,
9.53514935,S0-C7,Retiring,33.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.53514935,S0-C7,Bad_Speculation.Branch_Mispredicts,17.60,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S0-C7,Backend_Bound.Memory_Bound,14.58,% Slots,,,0.00,5.17,
9.53514935,S0-C7,Retiring.Microcode_Sequencer,11.43,% Slots,,idq.ms_uops,0.00,5.17,<==
9.53514935,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.90,% Clocks,,idq.ms_switches,0.00,5.17,
9.53514935,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
9.53514935,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C0,Bad_Speculation,14.04,% Slots,,,0.00,5.17,
9.53514935,S1-C0,Bad_Speculation.Branch_Mispredicts,13.90,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S1-C0,Backend_Bound,35.02,% Slots,,,0.00,5.17,<==
9.53514935,S1-C0,Backend_Bound.Memory_Bound,17.49,% Slots,,,0.00,5.17,
9.53514935,S1-C0,Backend_Bound.Core_Bound,17.53,% Slots,,,0.00,5.17,
9.53514935,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
9.53514935,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.65,% Clocks,,,0.00,5.17,
9.53514935,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
9.53514935,S1-C1,Frontend_Bound,36.38,% Slots,,,0.00,5.17,
9.53514935,S1-C1,Bad_Speculation,12.90,% Slots,,,0.00,5.17,
9.53514935,S1-C1,Backend_Bound,22.66,% Slots,,,0.00,5.17,
9.53514935,S1-C1,Frontend_Bound.Frontend_Latency,25.01,% Slots,,rs_events.empty_end,0.00,5.16,
9.53514935,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.58,% Slots,,,0.00,5.17,
9.53514935,S1-C1,Bad_Speculation.Branch_Mispredicts,12.53,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S1-C1,Backend_Bound.Memory_Bound,12.09,% Slots,,,0.00,5.16,
9.53514935,S1-C1,Backend_Bound.Core_Bound,10.57,% Slots,,,0.00,5.16,
9.53514935,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.17,
9.53514935,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
9.53514935,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.61,% Core_Clocks,,,0.00,5.45,
9.53514935,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.33,% Core_Clocks,,,0.00,5.16,
9.53514935,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
9.53514935,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
9.53514935,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C2,Frontend_Bound,24.58,% Slots,,,0.00,5.17,<==
9.53514935,S1-C2,Bad_Speculation,12.83,% Slots,,,0.00,5.17,
9.53514935,S1-C2,Backend_Bound,21.33,% Slots,,,0.00,5.17,
9.53514935,S1-C2,Bad_Speculation.Branch_Mispredicts,12.56,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S1-C2,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.16,
9.53514935,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C3,Frontend_Bound,34.90,% Slots,,,0.00,5.17,
9.53514935,S1-C3,Bad_Speculation,14.18,% Slots,,,0.00,5.17,
9.53514935,S1-C3,Backend_Bound,21.85,% Slots,,,0.00,5.17,
9.53514935,S1-C3,Frontend_Bound.Frontend_Latency,23.21,% Slots,,rs_events.empty_end,0.00,5.17,
9.53514935,S1-C3,Bad_Speculation.Branch_Mispredicts,14.06,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S1-C3,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.17,
9.53514935,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.17,
9.53514935,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
9.53514935,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
9.53514935,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
9.53514935,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C4,Frontend_Bound,30.79,% Slots,,,0.00,5.17,
9.53514935,S1-C4,Bad_Speculation,15.86,% Slots,,,0.00,5.17,
9.53514935,S1-C4,Backend_Bound,24.51,% Slots,,,0.00,5.17,
9.53514935,S1-C4,Frontend_Bound.Frontend_Latency,24.32,% Slots,,rs_events.empty_end,0.00,5.17,
9.53514935,S1-C4,Bad_Speculation.Branch_Mispredicts,15.39,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S1-C4,Backend_Bound.Memory_Bound,13.75,% Slots,,,0.00,5.17,
9.53514935,S1-C4,Backend_Bound.Core_Bound,10.76,% Slots,,,0.00,5.17,
9.53514935,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.17,
9.53514935,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
9.53514935,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
9.53514935,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C5,Frontend_Bound,31.58,% Slots,,,0.00,5.17,
9.53514935,S1-C5,Bad_Speculation,13.60,% Slots,,,0.00,5.17,
9.53514935,S1-C5,Backend_Bound,25.70,% Slots,,,0.00,5.17,
9.53514935,S1-C5,Frontend_Bound.Frontend_Latency,31.35,% Slots,,rs_events.empty_end,0.00,5.16,
9.53514935,S1-C5,Frontend_Bound.Frontend_Bandwidth,24.43,% Slots,,,0.00,5.17,
9.53514935,S1-C5,Bad_Speculation.Branch_Mispredicts,12.69,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S1-C5,Backend_Bound.Memory_Bound,10.80,% Slots,,,0.00,5.17,
9.53514935,S1-C5,Backend_Bound.Core_Bound,14.90,% Slots,,,0.00,5.17,
9.53514935,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
9.53514935,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.20,% Core_Clocks,,,0.00,5.45,
9.53514935,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.43,% Core_Clocks,,,0.00,5.17,
9.53514935,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
9.53514935,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.16,% Clocks,,,0.00,5.17,
9.53514935,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.51,% Slots,,,0.00,5.17,
9.53514935,S1-C6,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S1-C6,Backend_Bound.Memory_Bound,17.98,% Slots,,,0.00,5.17,
9.53514935,S1-C6,Backend_Bound.Core_Bound,16.66,% Slots,,,0.00,5.17,
9.53514935,S1-C6,Bad_Speculation,13.77,% Slots,,,0.00,5.17,
9.53514935,S1-C6,Backend_Bound,34.63,% Slots,,,0.00,5.17,<==
9.53514935,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.54,% Core_Clocks,,,0.00,5.18,
9.53514935,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
9.53514935,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.82,% Clocks,,,0.00,5.17,
9.53514935,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C7,Frontend_Bound,22.19,% Slots,,,0.00,5.17,
9.53514935,S1-C7,Bad_Speculation,21.63,% Slots,,,0.00,5.17,
9.53514935,S1-C7,Backend_Bound,22.61,% Slots,,,0.00,5.17,
9.53514935,S1-C7,Retiring,30.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.53514935,S1-C7,Frontend_Bound.Frontend_Latency,17.19,% Slots,,rs_events.empty_end,0.00,5.16,
9.53514935,S1-C7,Bad_Speculation.Branch_Mispredicts,21.41,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S1-C7,Backend_Bound.Core_Bound,27.28,% Slots,,,0.00,5.16,
9.53514935,S1-C7,Retiring.Microcode_Sequencer,1.84,% Slots,,idq.ms_uops,0.00,5.17,<==
9.53514935,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.15,% Clocks,,,0.00,5.17,
9.53514935,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.53514935,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.32,% Clocks,,idq.ms_switches,0.00,5.17,
9.53514935,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.20,% Clocks,,,0.00,5.17,
9.53514935,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
9.53514935,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
11.030042556,S0-C0,Frontend_Bound,29.92,% Slots,,,0.00,5.36,
11.030042556,S0-C0,Bad_Speculation,14.89,% Slots,,,0.00,5.36,
11.030042556,S0-C0,Backend_Bound,25.40,% Slots,,,0.00,5.36,
11.030042556,S0-C0,Frontend_Bound.Frontend_Latency,19.84,% Slots,,rs_events.empty_end,0.00,5.36,
11.030042556,S0-C0,Bad_Speculation.Branch_Mispredicts,14.71,% Slots,,br_misp_retired.all_branches,0.00,5.08,
11.030042556,S0-C0,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.09,
11.030042556,S0-C0,Backend_Bound.Core_Bound,10.06,% Slots,,,0.00,5.09,
11.030042556,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.36,
11.030042556,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
11.030042556,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
11.030042556,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.25,% Clocks,,,0.00,5.35,
11.030042556,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S0-C1,Frontend_Bound,39.48,% Slots,,,0.00,5.36,
11.030042556,S0-C1,Bad_Speculation,16.35,% Slots,,,0.00,5.36,
11.030042556,S0-C1,Backend_Bound,19.75,% Slots,,,0.00,5.36,
11.030042556,S0-C1,Frontend_Bound.Frontend_Latency,31.11,% Slots,,rs_events.empty_end,0.00,5.35,
11.030042556,S0-C1,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.09,
11.030042556,S0-C1,Backend_Bound.Memory_Bound,13.51,% Slots,,,0.00,5.09,
11.030042556,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.52,% Clocks,,,0.00,5.35,
11.030042556,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
11.030042556,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
11.030042556,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
11.030042556,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
11.030042556,S0-C2,Bad_Speculation,12.75,% Slots,,,0.00,5.36,
11.030042556,S0-C2,Bad_Speculation.Branch_Mispredicts,12.64,% Slots,,br_misp_retired.all_branches,0.00,5.09,
11.030042556,S0-C2,Backend_Bound,33.81,% Slots,,,0.00,5.36,<==
11.030042556,S0-C2,Backend_Bound.Memory_Bound,15.17,% Slots,,,0.00,5.09,
11.030042556,S0-C2,Backend_Bound.Core_Bound,18.65,% Slots,,,0.00,5.09,
11.030042556,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
11.030042556,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.72,% Clocks,,,0.00,5.35,
11.030042556,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
11.030042556,S0-C3,Bad_Speculation,15.60,% Slots,,,0.00,5.36,
11.030042556,S0-C3,Bad_Speculation.Branch_Mispredicts,15.50,% Slots,,br_misp_retired.all_branches,0.00,5.08,
11.030042556,S0-C3,Backend_Bound,36.80,% Slots,,,0.00,5.36,<==
11.030042556,S0-C3,Backend_Bound.Memory_Bound,20.21,% Slots,,,0.00,5.09,
11.030042556,S0-C3,Backend_Bound.Core_Bound,16.59,% Slots,,,0.00,5.09,
11.030042556,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
11.030042556,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
11.030042556,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S0-C4,Frontend_Bound,20.28,% Slots,,,0.00,5.36,
11.030042556,S0-C4,Bad_Speculation,20.20,% Slots,,,0.00,5.36,
11.030042556,S0-C4,Backend_Bound,24.75,% Slots,,,0.00,5.36,
11.030042556,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.36,
11.030042556,S0-C4,Bad_Speculation.Branch_Mispredicts,20.06,% Slots,,br_misp_retired.all_branches,0.00,5.1,
11.030042556,S0-C4,Backend_Bound.Core_Bound,16.41,% Slots,,,0.00,5.09,
11.030042556,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.35,% Core_Clocks,,,0.00,5.36,
11.030042556,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.51,% Clocks,,,0.00,5.35,<==
11.030042556,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S0-C5,Bad_Speculation,14.23,% Slots,,,0.00,5.35,
11.030042556,S0-C5,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,5.09,
11.030042556,S0-C5,Backend_Bound,47.22,% Slots,,,0.00,5.35,<==
11.030042556,S0-C5,Backend_Bound.Memory_Bound,21.30,% Slots,,,0.00,5.09,
11.030042556,S0-C5,Backend_Bound.Core_Bound,25.92,% Slots,,,0.00,5.09,
11.030042556,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,7.51,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.61,
11.030042556,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
11.030042556,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.83,% Clocks,,,0.00,5.35,
11.030042556,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S0-C6,Frontend_Bound,39.44,% Slots,,,0.00,5.36,
11.030042556,S0-C6,Bad_Speculation,13.12,% Slots,,,0.00,5.36,
11.030042556,S0-C6,Backend_Bound,25.56,% Slots,,,0.00,5.36,
11.030042556,S0-C6,Frontend_Bound.Frontend_Latency,40.36,% Slots,,rs_events.empty_end,0.00,5.35,
11.030042556,S0-C6,Bad_Speculation.Branch_Mispredicts,12.82,% Slots,,br_misp_retired.all_branches,0.00,5.09,
11.030042556,S0-C6,Backend_Bound.Memory_Bound,10.57,% Slots,,,0.00,5.09,
11.030042556,S0-C6,Backend_Bound.Core_Bound,14.99,% Slots,,,0.00,5.09,
11.030042556,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.35,
11.030042556,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
11.030042556,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
11.030042556,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
11.030042556,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.32,% Clocks,,,0.00,5.35,
11.030042556,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S0-C7,Frontend_Bound,25.32,% Slots,,,0.00,5.36,
11.030042556,S0-C7,Bad_Speculation,21.16,% Slots,,,0.00,5.36,
11.030042556,S0-C7,Backend_Bound,22.00,% Slots,,,0.00,5.36,
11.030042556,S0-C7,Frontend_Bound.Frontend_Latency,18.97,% Slots,,rs_events.empty_end,0.00,5.35,
11.030042556,S0-C7,Bad_Speculation.Branch_Mispredicts,21.01,% Slots,,br_misp_retired.all_branches,0.00,5.09,
11.030042556,S0-C7,Backend_Bound.Memory_Bound,18.94,% Slots,,,0.00,5.09,
11.030042556,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
11.030042556,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
11.030042556,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C0,Bad_Speculation,10.36,% Slots,,,0.00,5.36,
11.030042556,S1-C0,Bad_Speculation.Branch_Mispredicts,10.26,% Slots,,br_misp_retired.all_branches,0.00,5.09,
11.030042556,S1-C0,Backend_Bound,48.47,% Slots,,,0.00,5.36,<==
11.030042556,S1-C0,Backend_Bound.Memory_Bound,23.45,% Slots,,,0.00,5.09,
11.030042556,S1-C0,Backend_Bound.Core_Bound,25.01,% Slots,,,0.00,5.09,
11.030042556,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
11.030042556,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
11.030042556,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.24,% Clocks,,,0.00,5.35,
11.030042556,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C1,Bad_Speculation,13.06,% Slots,,,0.00,5.36,
11.030042556,S1-C1,Bad_Speculation.Branch_Mispredicts,12.92,% Slots,,br_misp_retired.all_branches,0.00,5.09,
11.030042556,S1-C1,Backend_Bound,41.96,% Slots,,,0.00,5.36,<==
11.030042556,S1-C1,Backend_Bound.Memory_Bound,21.49,% Slots,,,0.00,5.09,
11.030042556,S1-C1,Backend_Bound.Core_Bound,20.46,% Slots,,,0.00,5.09,
11.030042556,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
11.030042556,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
11.030042556,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.73,% Clocks,,,0.00,5.35,
11.030042556,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C2,Frontend_Bound,26.00,% Slots,,,0.00,5.36,<==
11.030042556,S1-C2,Backend_Bound,25.69,% Slots,,,0.00,5.36,
11.030042556,S1-C2,Backend_Bound.Memory_Bound,17.62,% Slots,,,0.00,5.09,
11.030042556,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
11.030042556,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C3,Bad_Speculation,11.96,% Slots,,,0.00,5.35,
11.030042556,S1-C3,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.09,
11.030042556,S1-C3,Backend_Bound,49.57,% Slots,,,0.00,5.35,<==
11.030042556,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C4,Frontend_Bound,22.02,% Slots,,,0.00,5.36,
11.030042556,S1-C4,Bad_Speculation,21.01,% Slots,,,0.00,5.36,
11.030042556,S1-C4,Backend_Bound,21.41,% Slots,,,0.00,5.36,
11.030042556,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.63,% Slots,,,0.00,5.36,<==
11.030042556,S1-C4,Bad_Speculation.Branch_Mispredicts,20.86,% Slots,,br_misp_retired.all_branches,0.00,5.09,
11.030042556,S1-C4,Backend_Bound.Memory_Bound,13.53,% Slots,,,0.00,5.36,
11.030042556,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.10,% Core_Clocks,,,0.00,5.09,
11.030042556,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.41,% Core_Clocks,,,0.00,5.36,
11.030042556,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
11.030042556,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C5,Frontend_Bound,39.60,% Slots,,,0.00,5.35,
11.030042556,S1-C5,Backend_Bound,33.12,% Slots,,,0.00,5.35,
11.030042556,S1-C5,Frontend_Bound.Frontend_Latency,79.50,% Slots,,rs_events.empty_end,0.00,5.35,
11.030042556,S1-C5,Backend_Bound.Memory_Bound,11.82,% Slots,,,0.00,5.35,
11.030042556,S1-C5,Backend_Bound.Core_Bound,21.30,% Slots,,,0.00,5.35,
11.030042556,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.36,
11.030042556,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
11.030042556,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C6,Frontend_Bound,28.83,% Slots,,,0.00,5.36,
11.030042556,S1-C6,Backend_Bound,31.63,% Slots,,,0.00,5.36,<==
11.030042556,S1-C6,Frontend_Bound.Frontend_Latency,23.42,% Slots,,rs_events.empty_end,0.00,5.36,
11.030042556,S1-C6,Backend_Bound.Memory_Bound,14.11,% Slots,,,0.00,5.36,
11.030042556,S1-C6,Backend_Bound.Core_Bound,17.52,% Slots,,,0.00,5.36,
11.030042556,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.36,
11.030042556,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
11.030042556,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
11.030042556,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C7,Frontend_Bound,38.49,% Slots,,,0.00,5.36,<==
11.030042556,S1-C7,Bad_Speculation,11.08,% Slots,,,0.00,5.36,
11.030042556,S1-C7,Backend_Bound,23.85,% Slots,,,0.00,5.36,
11.030042556,S1-C7,Frontend_Bound.Frontend_Latency,27.80,% Slots,,rs_events.empty_end,0.00,5.36,
11.030042556,S1-C7,Frontend_Bound.Frontend_Bandwidth,25.13,% Slots,,,0.00,5.36,
11.030042556,S1-C7,Bad_Speculation.Branch_Mispredicts,10.93,% Slots,,br_misp_retired.all_branches,0.00,5.09,
11.030042556,S1-C7,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.36,
11.030042556,S1-C7,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.36,
11.030042556,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.43,% Clocks,,,0.00,5.35,
11.030042556,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
11.030042556,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.95,% Core_Clocks,,,0.00,5.09,
11.030042556,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.75,% Core_Clocks,,,0.00,5.36,
11.030042556,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
11.030042556,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
11.030042556,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
11.030042556,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
11.030042556,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
11.030042556,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
11.030042556,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
12.529201044,S0-C0,Frontend_Bound,42.54,% Slots,,,0.00,5.34,<==
12.529201044,S0-C0,Bad_Speculation,12.79,% Slots,,,0.00,5.34,
12.529201044,S0-C0,Backend_Bound,28.17,% Slots,,,0.00,5.34,
12.529201044,S0-C0,Bad_Speculation.Branch_Mispredicts,12.40,% Slots,,br_misp_retired.all_branches,0.00,5.34,
12.529201044,S0-C0,Backend_Bound.Core_Bound,19.38,% Slots,,,0.00,5.34,
12.529201044,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C1,Frontend_Bound,28.79,% Slots,,,0.00,5.34,
12.529201044,S0-C1,Bad_Speculation,11.63,% Slots,,,0.00,5.34,
12.529201044,S0-C1,Backend_Bound,34.07,% Slots,,,0.00,5.34,
12.529201044,S0-C1,Retiring,25.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
12.529201044,S0-C1,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.34,
12.529201044,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.34,
12.529201044,S0-C1,Bad_Speculation.Branch_Mispredicts,11.28,% Slots,,br_misp_retired.all_branches,0.00,5.33,
12.529201044,S0-C1,Backend_Bound.Memory_Bound,34.05,% Slots,,,0.00,5.34,
12.529201044,S0-C1,Retiring.Microcode_Sequencer,4.13,% Slots,,idq.ms_uops,0.00,5.07,
12.529201044,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.08,
12.529201044,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.08,
12.529201044,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
12.529201044,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.529201044,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C2,Frontend_Bound,41.68,% Slots,,,0.00,5.34,
12.529201044,S0-C2,Bad_Speculation,18.76,% Slots,,,0.00,5.34,
12.529201044,S0-C2,Backend_Bound,18.64,% Slots,,,0.00,5.34,
12.529201044,S0-C2,Retiring,15.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
12.529201044,S0-C2,Frontend_Bound.Frontend_Bandwidth,32.59,% Slots,,,0.00,5.34,
12.529201044,S0-C2,Bad_Speculation.Branch_Mispredicts,17.71,% Slots,,br_misp_retired.all_branches,0.00,5.34,
12.529201044,S0-C2,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,5.34,
12.529201044,S0-C2,Retiring.Microcode_Sequencer,11.50,% Slots,,idq.ms_uops,0.00,5.07,
12.529201044,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.37,% Clocks,,idq.ms_switches,0.00,5.08,
12.529201044,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.63,% Core_Clocks,,,0.00,5.35,<==
12.529201044,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.35,% Clocks,,,0.00,5.21,
12.529201044,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C3,Frontend_Bound,38.69,% Slots,,,0.00,5.34,
12.529201044,S0-C3,Backend_Bound,38.45,% Slots,,,0.00,5.34,
12.529201044,S0-C3,Retiring,15.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
12.529201044,S0-C3,Frontend_Bound.Frontend_Latency,34.05,% Slots,,rs_events.empty_end,0.00,5.34,<==
12.529201044,S0-C3,Backend_Bound.Memory_Bound,34.80,% Slots,,,0.00,5.34,
12.529201044,S0-C3,Retiring.Microcode_Sequencer,9.76,% Slots,,idq.ms_uops,0.00,5.07,
12.529201044,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.08,
12.529201044,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.15,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.26,
12.529201044,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.08,
12.529201044,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
12.529201044,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.529201044,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C4,Frontend_Bound,36.15,% Slots,,,0.00,5.34,
12.529201044,S0-C4,Backend_Bound,40.13,% Slots,,,0.00,5.34,
12.529201044,S0-C4,Retiring,16.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
12.529201044,S0-C4,Frontend_Bound.Frontend_Latency,28.05,% Slots,,rs_events.empty_end,0.00,5.34,
12.529201044,S0-C4,Backend_Bound.Memory_Bound,26.54,% Slots,,,0.00,5.34,
12.529201044,S0-C4,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.34,
12.529201044,S0-C4,Retiring.Microcode_Sequencer,12.53,% Slots,,idq.ms_uops,0.00,5.07,
12.529201044,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.27,% Clocks,,idq.ms_switches,0.00,5.08,
12.529201044,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
12.529201044,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C5,Bad_Speculation,16.25,% Slots,,,0.00,5.34,
12.529201044,S0-C5,Bad_Speculation.Branch_Mispredicts,16.12,% Slots,,br_misp_retired.all_branches,0.00,5.34,
12.529201044,S0-C5,Backend_Bound,32.06,% Slots,,,0.00,5.34,
12.529201044,S0-C5,Backend_Bound.Core_Bound,22.70,% Slots,,,0.00,5.34,<==
12.529201044,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C6,Frontend_Bound,39.18,% Slots,,,0.00,5.35,
12.529201044,S0-C6,Backend_Bound,40.05,% Slots,,,0.00,5.35,
12.529201044,S0-C6,Retiring,23.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
12.529201044,S0-C6,Frontend_Bound.Frontend_Latency,47.96,% Slots,,rs_events.empty_end,0.00,5.34,
12.529201044,S0-C6,Backend_Bound.Memory_Bound,78.02,% Slots,,,0.00,5.34,<==
12.529201044,S0-C6,Retiring.Microcode_Sequencer,4.32,% Slots,,idq.ms_uops,0.00,5.07,
12.529201044,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.50,% Clocks,,,0.00,5.09,
12.529201044,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.29,% Clocks,,idq.ms_switches,0.00,5.09,
12.529201044,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
12.529201044,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.529201044,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C7,Frontend_Bound,36.94,% Slots,,,0.00,5.34,
12.529201044,S0-C7,Backend_Bound,39.49,% Slots,,,0.00,5.34,
12.529201044,S0-C7,Retiring,16.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
12.529201044,S0-C7,Frontend_Bound.Frontend_Latency,33.09,% Slots,,rs_events.empty_end,0.00,5.34,
12.529201044,S0-C7,Backend_Bound.Memory_Bound,24.31,% Slots,,,0.00,5.34,
12.529201044,S0-C7,Backend_Bound.Core_Bound,15.17,% Slots,,,0.00,5.34,
12.529201044,S0-C7,Retiring.Microcode_Sequencer,9.57,% Slots,,idq.ms_uops,0.00,5.07,
12.529201044,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.08,
12.529201044,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.08,
12.529201044,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
12.529201044,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.529201044,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.71,% Clocks,,,0.00,5.23,
12.529201044,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C0,Frontend_Bound,34.25,% Slots,,,0.00,5.34,
12.529201044,S1-C0,Backend_Bound,30.00,% Slots,,,0.00,5.34,
12.529201044,S1-C0,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
12.529201044,S1-C0,Frontend_Bound.Frontend_Latency,20.54,% Slots,,rs_events.empty_end,0.00,5.34,
12.529201044,S1-C0,Frontend_Bound.Frontend_Bandwidth,72.94,% Slots,,,0.00,5.34,
12.529201044,S1-C0,Backend_Bound.Memory_Bound,15.53,% Slots,,,0.00,5.34,
12.529201044,S1-C0,Backend_Bound.Core_Bound,14.47,% Slots,,,0.00,5.34,
12.529201044,S1-C0,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.07,
12.529201044,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.08,
12.529201044,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.86,% Clocks,,idq.ms_switches,0.00,5.08,
12.529201044,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.35,% Core_Clocks,,,0.00,5.35,<==
12.529201044,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
12.529201044,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.529201044,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C1,Frontend_Bound,34.02,% Slots,,,0.00,5.34,
12.529201044,S1-C1,Backend_Bound,41.38,% Slots,,,0.00,5.34,
12.529201044,S1-C1,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
12.529201044,S1-C1,Frontend_Bound.Frontend_Latency,42.54,% Slots,,rs_events.empty_end,0.00,5.34,
12.529201044,S1-C1,Backend_Bound.Memory_Bound,30.17,% Slots,,,0.00,5.34,
12.529201044,S1-C1,Backend_Bound.Core_Bound,11.22,% Slots,,,0.00,5.34,
12.529201044,S1-C1,Retiring.Microcode_Sequencer,13.91,% Slots,,idq.ms_uops,0.00,5.07,
12.529201044,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.08,
12.529201044,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.62,% Clocks,,idq.ms_switches,0.00,5.08,
12.529201044,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
12.529201044,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.529201044,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C2,Frontend_Bound,32.47,% Slots,,,0.00,5.34,<==
12.529201044,S1-C2,Backend_Bound,14.47,% Slots,,,0.00,5.34,
12.529201044,S1-C2,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.34,
12.529201044,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.10,% Slots,,,0.00,5.34,
12.529201044,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.08,
12.529201044,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.00,% Core_Clocks,,,0.00,5.35,
12.529201044,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C3,Frontend_Bound,35.99,% Slots,,,0.00,5.34,
12.529201044,S1-C3,Backend_Bound,36.63,% Slots,,,0.00,5.34,
12.529201044,S1-C3,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
12.529201044,S1-C3,Frontend_Bound.Frontend_Latency,60.89,% Slots,,rs_events.empty_end,0.00,5.34,
12.529201044,S1-C3,Retiring.Microcode_Sequencer,13.40,% Slots,,idq.ms_uops,0.00,5.07,
12.529201044,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.08,
12.529201044,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.20,% Clocks,,idq.ms_switches,0.00,5.08,
12.529201044,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
12.529201044,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.529201044,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C4,Frontend_Bound,34.18,% Slots,,,0.00,5.34,
12.529201044,S1-C4,Backend_Bound,42.74,% Slots,,,0.00,5.34,
12.529201044,S1-C4,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
12.529201044,S1-C4,Frontend_Bound.Frontend_Latency,54.65,% Slots,,rs_events.empty_end,0.00,5.34,
12.529201044,S1-C4,Backend_Bound.Memory_Bound,32.93,% Slots,,,0.00,5.34,
12.529201044,S1-C4,Retiring.Microcode_Sequencer,13.55,% Slots,,idq.ms_uops,0.00,5.07,
12.529201044,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.07,
12.529201044,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.07,
12.529201044,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
12.529201044,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.529201044,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C5,Frontend_Bound,27.80,% Slots,,,0.00,5.34,
12.529201044,S1-C5,Backend_Bound,49.40,% Slots,,,0.00,5.34,
12.529201044,S1-C5,Frontend_Bound.Frontend_Latency,19.86,% Slots,,rs_events.empty_end,0.00,5.34,
12.529201044,S1-C5,Backend_Bound.Memory_Bound,46.30,% Slots,,,0.00,5.34,
12.529201044,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
12.529201044,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C6,Frontend_Bound,35.57,% Slots,,,0.00,5.34,
12.529201044,S1-C6,Backend_Bound,40.49,% Slots,,,0.00,5.34,
12.529201044,S1-C6,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
12.529201044,S1-C6,Frontend_Bound.Frontend_Latency,34.32,% Slots,,rs_events.empty_end,0.00,5.34,
12.529201044,S1-C6,Backend_Bound.Memory_Bound,12.71,% Slots,,,0.00,5.34,
12.529201044,S1-C6,Backend_Bound.Core_Bound,27.77,% Slots,,,0.00,5.34,<==
12.529201044,S1-C6,Retiring.Microcode_Sequencer,13.04,% Slots,,idq.ms_uops,0.00,5.08,
12.529201044,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.08,
12.529201044,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.47,% Clocks,,idq.ms_switches,0.00,5.08,
12.529201044,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
12.529201044,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.529201044,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C7,Frontend_Bound,39.84,% Slots,,,0.00,5.34,
12.529201044,S1-C7,Backend_Bound,35.75,% Slots,,,0.00,5.34,
12.529201044,S1-C7,Retiring,27.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
12.529201044,S1-C7,Frontend_Bound.Frontend_Latency,37.66,% Slots,,rs_events.empty_end,0.00,5.34,<==
12.529201044,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.44,% Slots,,,0.00,5.34,
12.529201044,S1-C7,Backend_Bound.Memory_Bound,33.76,% Slots,,,0.00,5.34,
12.529201044,S1-C7,Retiring.Microcode_Sequencer,9.72,% Slots,,idq.ms_uops,0.00,5.07,
12.529201044,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.08,
12.529201044,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
12.529201044,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.08,
12.529201044,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.32,% Core_Clocks,,,0.00,5.34,
12.529201044,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
12.529201044,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.529201044,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
12.529201044,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
14.029544865,S0-C0,Backend_Bound,49.13,% Slots,,,0.00,5.27,
14.029544865,S0-C0,Backend_Bound.Memory_Bound,69.36,% Slots,,,0.00,5.13,
14.029544865,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
14.029544865,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
14.029544865,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C1,Frontend_Bound,21.73,% Slots,,,0.00,5.26,
14.029544865,S0-C1,Bad_Speculation,12.94,% Slots,,,0.00,5.26,
14.029544865,S0-C1,Backend_Bound,39.71,% Slots,,,0.00,5.26,
14.029544865,S0-C1,Retiring,36.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
14.029544865,S0-C1,Frontend_Bound.Frontend_Latency,31.37,% Slots,,rs_events.empty_end,0.00,5.18,
14.029544865,S0-C1,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.26,
14.029544865,S0-C1,Backend_Bound.Core_Bound,62.29,% Slots,,,0.00,5.12,
14.029544865,S0-C1,Retiring.Microcode_Sequencer,1.32,% Slots,,idq.ms_uops,0.00,5.33,
14.029544865,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.33,
14.029544865,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
14.029544865,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.11,% Clocks,,idq.ms_switches,0.00,5.33,
14.029544865,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.41,% Clocks,,,0.00,5.06,<==
14.029544865,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C2,Frontend_Bound,21.24,% Slots,,,0.00,5.26,
14.029544865,S0-C2,Bad_Speculation,16.90,% Slots,,,0.00,5.26,
14.029544865,S0-C2,Backend_Bound,24.32,% Slots,,,0.00,5.26,
14.029544865,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.65,% Slots,,,0.00,5.08,
14.029544865,S0-C2,Bad_Speculation.Branch_Mispredicts,16.68,% Slots,,br_misp_retired.all_branches,0.00,5.26,
14.029544865,S0-C2,Backend_Bound.Memory_Bound,31.01,% Slots,,,0.00,5.13,
14.029544865,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.61,% Core_Clocks,,,0.00,5.32,
14.029544865,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
14.029544865,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
14.029544865,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C3,Frontend_Bound,26.56,% Slots,,,0.00,5.26,
14.029544865,S0-C3,Bad_Speculation,17.40,% Slots,,,0.00,5.26,
14.029544865,S0-C3,Backend_Bound,27.62,% Slots,,,0.00,5.26,<==
14.029544865,S0-C3,Bad_Speculation.Branch_Mispredicts,17.14,% Slots,,br_misp_retired.all_branches,0.00,5.26,
14.029544865,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C4,Frontend_Bound,33.92,% Slots,,,0.00,5.27,
14.029544865,S0-C4,Backend_Bound,32.10,% Slots,,,0.00,5.27,
14.029544865,S0-C4,Retiring,28.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
14.029544865,S0-C4,Frontend_Bound.Frontend_Latency,27.97,% Slots,,rs_events.empty_end,0.00,5.19,
14.029544865,S0-C4,Backend_Bound.Memory_Bound,18.14,% Slots,,,0.00,5.14,
14.029544865,S0-C4,Backend_Bound.Core_Bound,13.96,% Slots,,,0.00,5.14,
14.029544865,S0-C4,Retiring.Microcode_Sequencer,2.10,% Slots,,idq.ms_uops,0.00,5.33,
14.029544865,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.32,
14.029544865,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
14.029544865,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.17,% Clocks,,idq.ms_switches,0.00,5.32,
14.029544865,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
14.029544865,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
14.029544865,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.48,% Clocks,,,0.00,5.06,
14.029544865,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C5,Frontend_Bound,37.61,% Slots,,,0.00,5.27,
14.029544865,S0-C5,Bad_Speculation,12.01,% Slots,,,0.00,5.27,
14.029544865,S0-C5,Backend_Bound,22.02,% Slots,,,0.00,5.27,
14.029544865,S0-C5,Frontend_Bound.Frontend_Latency,30.94,% Slots,,rs_events.empty_end,0.00,5.19,
14.029544865,S0-C5,Bad_Speculation.Branch_Mispredicts,11.83,% Slots,,br_misp_retired.all_branches,0.00,5.27,
14.029544865,S0-C5,Backend_Bound.Memory_Bound,18.44,% Slots,,,0.00,5.14,
14.029544865,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.51,% Clocks,,,0.00,5.32,
14.029544865,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
14.029544865,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
14.029544865,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
14.029544865,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C6,Frontend_Bound,35.66,% Slots,,,0.00,5.27,
14.029544865,S0-C6,Bad_Speculation,14.10,% Slots,,,0.00,5.27,
14.029544865,S0-C6,Backend_Bound,22.01,% Slots,,,0.00,5.27,
14.029544865,S0-C6,Frontend_Bound.Frontend_Latency,25.68,% Slots,,rs_events.empty_end,0.00,5.19,
14.029544865,S0-C6,Bad_Speculation.Branch_Mispredicts,13.90,% Slots,,br_misp_retired.all_branches,0.00,5.27,
14.029544865,S0-C6,Backend_Bound.Memory_Bound,37.87,% Slots,,,0.00,5.14,
14.029544865,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.94,% Clocks,,,0.00,5.33,
14.029544865,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
14.029544865,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
14.029544865,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C7,Frontend_Bound,33.85,% Slots,,,0.00,5.27,
14.029544865,S0-C7,Bad_Speculation,11.01,% Slots,,,0.00,5.27,
14.029544865,S0-C7,Backend_Bound,26.05,% Slots,,,0.00,5.27,
14.029544865,S0-C7,Frontend_Bound.Frontend_Latency,18.47,% Slots,,rs_events.empty_end,0.00,5.2,
14.029544865,S0-C7,Bad_Speculation.Branch_Mispredicts,10.82,% Slots,,br_misp_retired.all_branches,0.00,5.27,
14.029544865,S0-C7,Backend_Bound.Memory_Bound,37.23,% Slots,,,0.00,5.14,
14.029544865,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.92,% Clocks,,,0.00,5.33,
14.029544865,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
14.029544865,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
14.029544865,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
14.029544865,S1-C0,Frontend_Bound,35.72,% Slots,,,0.00,5.27,
14.029544865,S1-C0,Backend_Bound,31.62,% Slots,,,0.00,5.27,
14.029544865,S1-C0,Frontend_Bound.Frontend_Latency,48.30,% Slots,,rs_events.empty_end,0.00,5.2,
14.029544865,S1-C0,Backend_Bound.Memory_Bound,10.63,% Slots,,,0.00,5.14,
14.029544865,S1-C0,Backend_Bound.Core_Bound,21.00,% Slots,,,0.00,5.14,
14.029544865,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.32,
14.029544865,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
14.029544865,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
14.029544865,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
14.029544865,S1-C1,Frontend_Bound,21.80,% Slots,,,0.00,5.27,
14.029544865,S1-C1,Bad_Speculation,20.77,% Slots,,,0.00,5.27,
14.029544865,S1-C1,Backend_Bound,21.75,% Slots,,,0.00,5.27,
14.029544865,S1-C1,Frontend_Bound.Frontend_Bandwidth,43.54,% Slots,,,0.00,5.32,
14.029544865,S1-C1,Bad_Speculation.Branch_Mispredicts,20.41,% Slots,,br_misp_retired.all_branches,0.00,5.27,
14.029544865,S1-C1,Backend_Bound.Core_Bound,15.73,% Slots,,,0.00,5.14,
14.029544865,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.18,% Core_Clocks,,,0.00,5.33,<==
14.029544865,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
14.029544865,S1-C2,Frontend_Bound,34.80,% Slots,,,0.00,5.27,<==
14.029544865,S1-C2,Bad_Speculation,11.01,% Slots,,,0.00,5.27,
14.029544865,S1-C2,Backend_Bound,14.55,% Slots,,,0.00,5.27,
14.029544865,S1-C2,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.21,
14.029544865,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.41,% Slots,,,0.00,5.32,
14.029544865,S1-C2,Bad_Speculation.Branch_Mispredicts,10.63,% Slots,,br_misp_retired.all_branches,0.00,5.27,
14.029544865,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.32,
14.029544865,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
14.029544865,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.54,% Core_Clocks,,,0.00,5.33,
14.029544865,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
14.029544865,S1-C3,Frontend_Bound,40.67,% Slots,,,0.00,5.27,
14.029544865,S1-C3,Backend_Bound,34.36,% Slots,,,0.00,5.27,
14.029544865,S1-C3,Frontend_Bound.Frontend_Latency,52.55,% Slots,,rs_events.empty_end,0.00,5.21,
14.029544865,S1-C3,Backend_Bound.Core_Bound,26.14,% Slots,,,0.00,5.15,
14.029544865,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.32,
14.029544865,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
14.029544865,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
14.029544865,S1-C4,Frontend_Bound,31.00,% Slots,,,0.00,5.28,
14.029544865,S1-C4,Bad_Speculation,11.30,% Slots,,,0.00,5.28,
14.029544865,S1-C4,Backend_Bound,23.93,% Slots,,,0.00,5.28,
14.029544865,S1-C4,Frontend_Bound.Frontend_Latency,28.50,% Slots,,rs_events.empty_end,0.00,5.21,
14.029544865,S1-C4,Bad_Speculation.Branch_Mispredicts,11.14,% Slots,,br_misp_retired.all_branches,0.00,5.28,
14.029544865,S1-C4,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.15,
14.029544865,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.32,
14.029544865,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
14.029544865,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
14.029544865,S1-C5,Frontend_Bound,31.29,% Slots,,,0.00,5.28,
14.029544865,S1-C5,Bad_Speculation,10.27,% Slots,,,0.00,5.28,
14.029544865,S1-C5,Backend_Bound,36.43,% Slots,,,0.00,5.28,
14.029544865,S1-C5,Frontend_Bound.Frontend_Latency,32.95,% Slots,,rs_events.empty_end,0.00,5.21,
14.029544865,S1-C5,Frontend_Bound.Frontend_Bandwidth,74.23,% Slots,,,0.00,5.33,
14.029544865,S1-C5,Bad_Speculation.Branch_Mispredicts,10.11,% Slots,,br_misp_retired.all_branches,0.00,5.28,
14.029544865,S1-C5,Backend_Bound.Memory_Bound,12.78,% Slots,,,0.00,5.15,
14.029544865,S1-C5,Backend_Bound.Core_Bound,23.65,% Slots,,,0.00,5.15,<==
14.029544865,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.01,% Clocks,,,0.00,5.31,
14.029544865,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
14.029544865,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.55,% Core_Clocks,,,0.00,5.33,
14.029544865,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
14.029544865,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
14.029544865,S1-C6,Frontend_Bound,35.64,% Slots,,,0.00,5.28,
14.029544865,S1-C6,Bad_Speculation,12.14,% Slots,,,0.00,5.28,
14.029544865,S1-C6,Backend_Bound,24.93,% Slots,,,0.00,5.28,
14.029544865,S1-C6,Frontend_Bound.Frontend_Latency,24.70,% Slots,,rs_events.empty_end,0.00,5.21,
14.029544865,S1-C6,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.28,
14.029544865,S1-C6,Backend_Bound.Memory_Bound,10.23,% Slots,,,0.00,5.15,
14.029544865,S1-C6,Backend_Bound.Core_Bound,14.69,% Slots,,,0.00,5.15,
14.029544865,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.01,% Clocks,,,0.00,5.32,
14.029544865,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
14.029544865,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
14.029544865,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
14.029544865,S1-C7,Frontend_Bound,20.94,% Slots,,,0.00,5.28,
14.029544865,S1-C7,Bad_Speculation,19.63,% Slots,,,0.00,5.28,
14.029544865,S1-C7,Backend_Bound,24.27,% Slots,,,0.00,5.28,<==
14.029544865,S1-C7,Retiring,15.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
14.029544865,S1-C7,Frontend_Bound.Frontend_Latency,23.36,% Slots,,rs_events.empty_end,0.00,5.21,
14.029544865,S1-C7,Bad_Speculation.Branch_Mispredicts,19.35,% Slots,,br_misp_retired.all_branches,0.00,5.28,
14.029544865,S1-C7,Backend_Bound.Memory_Bound,11.13,% Slots,,,0.00,5.15,
14.029544865,S1-C7,Backend_Bound.Core_Bound,13.14,% Slots,,,0.00,5.15,
14.029544865,S1-C7,Retiring.Microcode_Sequencer,4.48,% Slots,,idq.ms_uops,0.00,5.33,
14.029544865,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,0.00,5.32,
14.029544865,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.029544865,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.80,% Clocks,,idq.ms_switches,0.00,5.32,
14.029544865,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
14.029544865,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
14.029544865,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.33,% Clocks,,,0.00,5.06,
14.029544865,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
14.029544865,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
14.029544865,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
14.029544865,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
14.029544865,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
14.029544865,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
14.029544865,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
14.029544865,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
14.029544865,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
14.029544865,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
15.513205192,S0-C0,Frontend_Bound,27.37,% Slots,,,0.00,5.11,
15.513205192,S0-C0,Bad_Speculation,12.30,% Slots,,,0.00,5.11,
15.513205192,S0-C0,Backend_Bound,34.23,% Slots,,,0.00,5.11,<==
15.513205192,S0-C0,Frontend_Bound.Frontend_Latency,19.57,% Slots,,rs_events.empty_end,0.00,5.16,
15.513205192,S0-C0,Bad_Speculation.Branch_Mispredicts,11.77,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.513205192,S0-C0,Backend_Bound.Memory_Bound,19.30,% Slots,,,0.00,5.11,
15.513205192,S0-C0,Backend_Bound.Core_Bound,14.93,% Slots,,,0.00,5.11,
15.513205192,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.39,
15.513205192,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
15.513205192,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.37,% Clocks,,,0.00,5.39,
15.513205192,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C1,Frontend_Bound,25.78,% Slots,,,0.00,5.11,
15.513205192,S0-C1,Bad_Speculation,14.50,% Slots,,,0.00,5.11,
15.513205192,S0-C1,Backend_Bound,31.75,% Slots,,,0.00,5.11,
15.513205192,S0-C1,Frontend_Bound.Frontend_Latency,27.79,% Slots,,rs_events.empty_end,0.00,5.16,
15.513205192,S0-C1,Bad_Speculation.Branch_Mispredicts,14.33,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.513205192,S0-C1,Backend_Bound.Core_Bound,23.92,% Slots,,,0.00,5.11,
15.513205192,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
15.513205192,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.74,% Clocks,,,0.00,5.38,<==
15.513205192,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C2,Frontend_Bound,33.74,% Slots,,,0.00,5.11,
15.513205192,S0-C2,Bad_Speculation,20.04,% Slots,,,0.00,5.11,
15.513205192,S0-C2,Backend_Bound,21.00,% Slots,,,0.00,5.11,
15.513205192,S0-C2,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,0.00,5.15,
15.513205192,S0-C2,Bad_Speculation.Branch_Mispredicts,19.04,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.513205192,S0-C2,Backend_Bound.Core_Bound,15.49,% Slots,,,0.00,5.11,
15.513205192,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
15.513205192,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.60,% Clocks,,,0.00,5.39,
15.513205192,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C3,Frontend_Bound,36.82,% Slots,,,0.00,5.12,
15.513205192,S0-C3,Backend_Bound,30.94,% Slots,,,0.00,5.12,
15.513205192,S0-C3,Retiring,27.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
15.513205192,S0-C3,Frontend_Bound.Frontend_Latency,38.68,% Slots,,rs_events.empty_end,0.00,5.16,
15.513205192,S0-C3,Backend_Bound.Core_Bound,21.64,% Slots,,,0.00,5.12,
15.513205192,S0-C3,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.38,
15.513205192,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.4,
15.513205192,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
15.513205192,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.92,% Clocks,,idq.ms_switches,0.00,5.4,
15.513205192,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C4,Frontend_Bound,35.42,% Slots,,,0.00,5.11,<==
15.513205192,S0-C4,Bad_Speculation,12.05,% Slots,,,0.00,5.11,
15.513205192,S0-C4,Backend_Bound,20.92,% Slots,,,0.00,5.11,
15.513205192,S0-C4,Frontend_Bound.Frontend_Latency,20.38,% Slots,,rs_events.empty_end,0.00,5.15,
15.513205192,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.35,% Slots,,,0.00,5.11,
15.513205192,S0-C4,Bad_Speculation.Branch_Mispredicts,11.85,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.513205192,S0-C4,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.11,
15.513205192,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.39,
15.513205192,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
15.513205192,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.02,% Core_Clocks,,,0.00,5.13,
15.513205192,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.19,% Core_Clocks,,,0.00,5.39,
15.513205192,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C5,Frontend_Bound,35.91,% Slots,,,0.00,5.11,
15.513205192,S0-C5,Bad_Speculation,16.27,% Slots,,,0.00,5.11,
15.513205192,S0-C5,Backend_Bound,12.91,% Slots,,,0.00,5.11,
15.513205192,S0-C5,Retiring,23.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
15.513205192,S0-C5,Frontend_Bound.Frontend_Latency,19.52,% Slots,,rs_events.empty_end,0.00,5.15,
15.513205192,S0-C5,Bad_Speculation.Branch_Mispredicts,15.86,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.513205192,S0-C5,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.39,
15.513205192,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.4,
15.513205192,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
15.513205192,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.07,% Clocks,,idq.ms_switches,0.00,5.4,
15.513205192,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C6,Frontend_Bound,31.16,% Slots,,,0.00,5.11,
15.513205192,S0-C6,Bad_Speculation,12.65,% Slots,,,0.00,5.11,
15.513205192,S0-C6,Backend_Bound,29.90,% Slots,,,0.00,5.11,
15.513205192,S0-C6,Frontend_Bound.Frontend_Latency,22.85,% Slots,,rs_events.empty_end,0.00,5.15,
15.513205192,S0-C6,Bad_Speculation.Branch_Mispredicts,12.36,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.513205192,S0-C6,Backend_Bound.Memory_Bound,10.51,% Slots,,,0.00,5.11,
15.513205192,S0-C6,Backend_Bound.Core_Bound,19.39,% Slots,,,0.00,5.11,
15.513205192,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.39,
15.513205192,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
15.513205192,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C7,Frontend_Bound,30.11,% Slots,,,0.00,5.12,
15.513205192,S0-C7,Bad_Speculation,15.42,% Slots,,,0.00,5.12,
15.513205192,S0-C7,Backend_Bound,25.01,% Slots,,,0.00,5.12,
15.513205192,S0-C7,Retiring,28.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
15.513205192,S0-C7,Frontend_Bound.Frontend_Latency,29.72,% Slots,,rs_events.empty_end,0.00,5.15,<==
15.513205192,S0-C7,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.12,
15.513205192,S0-C7,Backend_Bound.Core_Bound,18.75,% Slots,,,0.00,5.12,
15.513205192,S0-C7,Retiring.Microcode_Sequencer,3.49,% Slots,,idq.ms_uops,0.00,5.38,
15.513205192,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.56,% Clocks,,,0.00,5.39,
15.513205192,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
15.513205192,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.88,% Clocks,,idq.ms_switches,0.00,5.39,
15.513205192,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.84,% Clocks,,,0.00,5.39,
15.513205192,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C0,Frontend_Bound,30.62,% Slots,,,0.00,5.12,
15.513205192,S1-C0,Bad_Speculation,17.32,% Slots,,,0.00,5.12,
15.513205192,S1-C0,Backend_Bound,23.97,% Slots,,,0.00,5.12,
15.513205192,S1-C0,Frontend_Bound.Frontend_Latency,25.75,% Slots,,rs_events.empty_end,0.00,5.16,
15.513205192,S1-C0,Frontend_Bound.Frontend_Bandwidth,34.03,% Slots,,,0.00,5.12,
15.513205192,S1-C0,Bad_Speculation.Branch_Mispredicts,17.13,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.513205192,S1-C0,Backend_Bound.Core_Bound,15.21,% Slots,,,0.00,5.11,
15.513205192,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
15.513205192,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.72,% Core_Clocks,,,0.00,5.12,<==
15.513205192,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.16,% Core_Clocks,,,0.00,5.39,
15.513205192,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C1,Frontend_Bound,25.98,% Slots,,,0.00,5.12,<==
15.513205192,S1-C1,Bad_Speculation,13.75,% Slots,,,0.00,5.12,
15.513205192,S1-C1,Backend_Bound,21.45,% Slots,,,0.00,5.12,
15.513205192,S1-C1,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.513205192,S1-C1,Backend_Bound.Memory_Bound,35.53,% Slots,,,0.00,5.11,
15.513205192,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
15.513205192,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C2,Frontend_Bound,32.69,% Slots,,,0.00,5.12,<==
15.513205192,S1-C2,Bad_Speculation,12.89,% Slots,,,0.00,5.12,
15.513205192,S1-C2,Backend_Bound,15.65,% Slots,,,0.00,5.12,
15.513205192,S1-C2,Frontend_Bound.Frontend_Latency,17.54,% Slots,,rs_events.empty_end,0.00,5.15,
15.513205192,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.90,% Slots,,,0.00,5.12,
15.513205192,S1-C2,Bad_Speculation.Branch_Mispredicts,12.59,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.513205192,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.39,
15.513205192,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
15.513205192,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.86,% Core_Clocks,,,0.00,5.12,
15.513205192,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C3,Frontend_Bound,40.87,% Slots,,,0.00,5.12,
15.513205192,S1-C3,Bad_Speculation,13.66,% Slots,,,0.00,5.12,
15.513205192,S1-C3,Backend_Bound,20.53,% Slots,,,0.00,5.12,
15.513205192,S1-C3,Retiring,21.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
15.513205192,S1-C3,Frontend_Bound.Frontend_Latency,36.79,% Slots,,rs_events.empty_end,0.00,5.15,
15.513205192,S1-C3,Frontend_Bound.Frontend_Bandwidth,28.24,% Slots,,,0.00,5.12,
15.513205192,S1-C3,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.12,
15.513205192,S1-C3,Backend_Bound.Memory_Bound,10.60,% Slots,,,0.00,5.12,
15.513205192,S1-C3,Retiring.Microcode_Sequencer,4.26,% Slots,,idq.ms_uops,0.00,5.39,
15.513205192,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.38,
15.513205192,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
15.513205192,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.93,% Clocks,,idq.ms_switches,0.00,5.38,
15.513205192,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.69,% Core_Clocks,,,0.00,5.12,
15.513205192,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.28,% Core_Clocks,,,0.00,5.39,
15.513205192,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
15.513205192,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C4,Frontend_Bound,28.90,% Slots,,,0.00,5.12,
15.513205192,S1-C4,Bad_Speculation,12.91,% Slots,,,0.00,5.12,
15.513205192,S1-C4,Backend_Bound,24.12,% Slots,,,0.00,5.12,
15.513205192,S1-C4,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,0.00,5.14,
15.513205192,S1-C4,Frontend_Bound.Frontend_Bandwidth,26.24,% Slots,,,0.00,5.12,
15.513205192,S1-C4,Bad_Speculation.Branch_Mispredicts,12.76,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.513205192,S1-C4,Backend_Bound.Memory_Bound,19.71,% Slots,,,0.00,5.12,
15.513205192,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.39,
15.513205192,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
15.513205192,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.50,% Core_Clocks,,,0.00,5.12,<==
15.513205192,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.26,% Core_Clocks,,,0.00,5.39,
15.513205192,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
15.513205192,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C5,Frontend_Bound,23.06,% Slots,,,0.00,5.12,
15.513205192,S1-C5,Bad_Speculation,22.46,% Slots,,,0.00,5.12,
15.513205192,S1-C5,Backend_Bound,21.06,% Slots,,,0.00,5.12,
15.513205192,S1-C5,Frontend_Bound.Frontend_Latency,16.23,% Slots,,rs_events.empty_end,0.00,5.14,
15.513205192,S1-C5,Bad_Speculation.Branch_Mispredicts,22.31,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.513205192,S1-C5,Backend_Bound.Core_Bound,68.50,% Slots,,,0.00,5.12,
15.513205192,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
15.513205192,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.32,% Clocks,,,0.00,5.39,
15.513205192,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C6,Frontend_Bound,31.06,% Slots,,,0.00,5.12,
15.513205192,S1-C6,Bad_Speculation,15.64,% Slots,,,0.00,5.12,
15.513205192,S1-C6,Backend_Bound,23.39,% Slots,,,0.00,5.12,
15.513205192,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.45,% Slots,,,0.00,5.12,<==
15.513205192,S1-C6,Bad_Speculation.Branch_Mispredicts,15.47,% Slots,,br_misp_retired.all_branches,0.00,5.12,
15.513205192,S1-C6,Backend_Bound.Memory_Bound,21.98,% Slots,,,0.00,5.12,
15.513205192,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.07,% Core_Clocks,,,0.00,5.12,
15.513205192,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.07,% Core_Clocks,,,0.00,5.39,
15.513205192,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
15.513205192,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C7,Frontend_Bound,25.25,% Slots,,,0.00,5.12,
15.513205192,S1-C7,Bad_Speculation,22.31,% Slots,,,0.00,5.12,
15.513205192,S1-C7,Backend_Bound,21.08,% Slots,,,0.00,5.12,
15.513205192,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.45,% Slots,,,0.00,5.12,
15.513205192,S1-C7,Bad_Speculation.Branch_Mispredicts,22.07,% Slots,,br_misp_retired.all_branches,0.00,5.11,
15.513205192,S1-C7,Backend_Bound.Core_Bound,14.59,% Slots,,,0.00,5.12,
15.513205192,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.41,% Core_Clocks,,,0.00,5.12,<==
15.513205192,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.70,% Core_Clocks,,,0.00,5.39,
15.513205192,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
15.513205192,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
17.01319693,S0-C0,Frontend_Bound,26.59,% Slots,,,0.00,5.34,
17.01319693,S0-C0,Backend_Bound,25.21,% Slots,,,0.00,5.34,
17.01319693,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.57,% Slots,,,0.00,5.34,
17.01319693,S0-C0,Backend_Bound.Memory_Bound,16.67,% Slots,,,0.00,5.34,
17.01319693,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.83,% Core_Clocks,,,0.00,5.35,
17.01319693,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.13,% Core_Clocks,,,0.00,5.35,<==
17.01319693,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
17.01319693,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C1,Frontend_Bound,29.00,% Slots,,,0.00,5.35,
17.01319693,S0-C1,Bad_Speculation,10.96,% Slots,,,0.00,5.35,
17.01319693,S0-C1,Backend_Bound,33.50,% Slots,,,0.00,5.35,
17.01319693,S0-C1,Retiring,20.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.01319693,S0-C1,Frontend_Bound.Frontend_Latency,24.84,% Slots,,rs_events.empty_end,0.00,5.33,
17.01319693,S0-C1,Frontend_Bound.Frontend_Bandwidth,31.70,% Slots,,,0.00,5.34,
17.01319693,S0-C1,Bad_Speculation.Branch_Mispredicts,10.62,% Slots,,br_misp_retired.all_branches,0.00,5.34,
17.01319693,S0-C1,Backend_Bound.Memory_Bound,19.60,% Slots,,,0.00,5.33,<==
17.01319693,S0-C1,Backend_Bound.Core_Bound,13.90,% Slots,,,0.00,5.33,
17.01319693,S0-C1,Retiring.Microcode_Sequencer,8.28,% Slots,,idq.ms_uops,0.00,5.07,
17.01319693,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.98,% Clocks,,,0.00,5.08,
17.01319693,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.30,% Clocks,,itlb_misses.walk_completed,0.00,5.24,
17.01319693,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
17.01319693,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.95,% Clocks,,idq.ms_switches,0.00,5.08,
17.01319693,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.35,% Clocks,,,0.00,5.18,
17.01319693,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C2,Bad_Speculation,19.07,% Slots,,,0.00,5.34,
17.01319693,S0-C2,Bad_Speculation.Branch_Mispredicts,18.74,% Slots,,br_misp_retired.all_branches,0.00,5.34,
17.01319693,S0-C2,Backend_Bound,24.89,% Slots,,,0.00,5.34,
17.01319693,S0-C2,Backend_Bound.Memory_Bound,46.31,% Slots,,,0.00,5.34,<==
17.01319693,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C3,Frontend_Bound,35.79,% Slots,,,0.00,5.34,<==
17.01319693,S0-C3,Bad_Speculation,17.44,% Slots,,,0.00,5.34,
17.01319693,S0-C3,Backend_Bound,22.19,% Slots,,,0.00,5.34,
17.01319693,S0-C3,Frontend_Bound.Frontend_Latency,18.05,% Slots,,rs_events.empty_end,0.00,5.33,
17.01319693,S0-C3,Frontend_Bound.Frontend_Bandwidth,21.48,% Slots,,,0.00,5.34,
17.01319693,S0-C3,Bad_Speculation.Branch_Mispredicts,16.53,% Slots,,br_misp_retired.all_branches,0.00,5.34,
17.01319693,S0-C3,Backend_Bound.Memory_Bound,31.07,% Slots,,,0.00,5.33,
17.01319693,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.08,
17.01319693,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
17.01319693,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.73,% Core_Clocks,,,0.00,5.35,
17.01319693,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
17.01319693,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
17.01319693,S0-C4,Frontend_Bound,26.88,% Slots,,,0.00,5.34,
17.01319693,S0-C4,Bad_Speculation,10.53,% Slots,,,0.00,5.34,
17.01319693,S0-C4,Backend_Bound,26.83,% Slots,,,0.00,5.34,
17.01319693,S0-C4,Retiring,27.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.01319693,S0-C4,Frontend_Bound.Frontend_Latency,15.39,% Slots,,rs_events.empty_end,0.00,5.34,
17.01319693,S0-C4,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.34,
17.01319693,S0-C4,Backend_Bound.Memory_Bound,58.66,% Slots,,,0.00,5.34,
17.01319693,S0-C4,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.07,<==
17.01319693,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
17.01319693,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.25,% Clocks,,idq.ms_switches,0.00,5.07,
17.01319693,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
17.01319693,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.27,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.22,
17.01319693,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C5,Frontend_Bound,36.52,% Slots,,,0.00,5.34,
17.01319693,S0-C5,Bad_Speculation,12.30,% Slots,,,0.00,5.34,
17.01319693,S0-C5,Backend_Bound,20.44,% Slots,,,0.00,5.34,
17.01319693,S0-C5,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.33,
17.01319693,S0-C5,Bad_Speculation.Branch_Mispredicts,11.92,% Slots,,br_misp_retired.all_branches,0.00,5.34,
17.01319693,S0-C5,Backend_Bound.Core_Bound,28.99,% Slots,,,0.00,5.33,
17.01319693,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.08,
17.01319693,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
17.01319693,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C6,Frontend_Bound,36.43,% Slots,,,0.00,5.34,
17.01319693,S0-C6,Backend_Bound,41.82,% Slots,,,0.00,5.34,
17.01319693,S0-C6,Retiring,24.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.01319693,S0-C6,Frontend_Bound.Frontend_Latency,64.10,% Slots,,rs_events.empty_end,0.00,5.33,
17.01319693,S0-C6,Backend_Bound.Memory_Bound,31.43,% Slots,,,0.00,5.33,<==
17.01319693,S0-C6,Backend_Bound.Core_Bound,10.39,% Slots,,,0.00,5.33,
17.01319693,S0-C6,Retiring.Microcode_Sequencer,4.72,% Slots,,idq.ms_uops,0.00,5.07,
17.01319693,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.86,% Clocks,,,0.00,5.08,
17.01319693,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
17.01319693,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.41,% Clocks,,idq.ms_switches,0.00,5.08,
17.01319693,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
17.01319693,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
17.01319693,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C7,Frontend_Bound,42.14,% Slots,,,0.00,5.34,
17.01319693,S0-C7,Backend_Bound,29.19,% Slots,,,0.00,5.34,
17.01319693,S0-C7,Retiring,15.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.01319693,S0-C7,Frontend_Bound.Frontend_Latency,46.40,% Slots,,rs_events.empty_end,0.00,5.34,
17.01319693,S0-C7,Backend_Bound.Memory_Bound,20.52,% Slots,,,0.00,5.34,
17.01319693,S0-C7,Retiring.Microcode_Sequencer,9.54,% Slots,,idq.ms_uops,0.00,5.07,
17.01319693,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,0.00,5.07,
17.01319693,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
17.01319693,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.13,% Clocks,,idq.ms_switches,0.00,5.07,
17.01319693,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,12.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
17.01319693,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C0,Frontend_Bound,28.63,% Slots,,,0.00,5.34,
17.01319693,S1-C0,Bad_Speculation,15.64,% Slots,,,0.00,5.34,
17.01319693,S1-C0,Backend_Bound,23.46,% Slots,,,0.00,5.34,
17.01319693,S1-C0,Frontend_Bound.Frontend_Latency,17.29,% Slots,,rs_events.empty_end,0.00,5.34,
17.01319693,S1-C0,Bad_Speculation.Branch_Mispredicts,15.38,% Slots,,br_misp_retired.all_branches,0.00,5.34,
17.01319693,S1-C0,Backend_Bound.Memory_Bound,11.28,% Slots,,,0.00,5.34,
17.01319693,S1-C0,Backend_Bound.Core_Bound,12.18,% Slots,,,0.00,5.34,
17.01319693,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.07,
17.01319693,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
17.01319693,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
17.01319693,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
17.01319693,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C1,Frontend_Bound,36.33,% Slots,,,0.00,5.34,
17.01319693,S1-C1,Backend_Bound,38.34,% Slots,,,0.00,5.34,
17.01319693,S1-C1,Retiring,19.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.01319693,S1-C1,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.34,
17.01319693,S1-C1,Backend_Bound.Memory_Bound,13.94,% Slots,,,0.00,5.34,
17.01319693,S1-C1,Backend_Bound.Core_Bound,24.40,% Slots,,,0.00,5.34,<==
17.01319693,S1-C1,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.07,
17.01319693,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.07,
17.01319693,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
17.01319693,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.73,% Clocks,,idq.ms_switches,0.00,5.07,
17.01319693,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
17.01319693,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C2,Frontend_Bound,32.61,% Slots,,,0.00,5.34,<==
17.01319693,S1-C2,Backend_Bound,16.01,% Slots,,,0.00,5.34,
17.01319693,S1-C2,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.34,
17.01319693,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.37,% Slots,,,0.00,5.34,
17.01319693,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.07,
17.01319693,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
17.01319693,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.59,% Core_Clocks,,,0.00,5.35,
17.01319693,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C3,Frontend_Bound,32.27,% Slots,,,0.00,5.34,
17.01319693,S1-C3,Bad_Speculation,20.26,% Slots,,,0.00,5.34,
17.01319693,S1-C3,Backend_Bound,20.29,% Slots,,,0.00,5.34,
17.01319693,S1-C3,Frontend_Bound.Frontend_Bandwidth,27.78,% Slots,,,0.00,5.34,
17.01319693,S1-C3,Bad_Speculation.Branch_Mispredicts,19.79,% Slots,,br_misp_retired.all_branches,0.00,5.34,
17.01319693,S1-C3,Backend_Bound.Memory_Bound,11.13,% Slots,,,0.00,5.34,
17.01319693,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.32,% Core_Clocks,,,0.00,5.35,<==
17.01319693,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.33,% Core_Clocks,,,0.00,5.34,
17.01319693,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
17.01319693,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
17.01319693,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C4,Frontend_Bound,28.73,% Slots,,,0.00,5.34,
17.01319693,S1-C4,Bad_Speculation,22.16,% Slots,,,0.00,5.34,
17.01319693,S1-C4,Backend_Bound,18.29,% Slots,,,0.00,5.34,
17.01319693,S1-C4,Frontend_Bound.Frontend_Bandwidth,20.85,% Slots,,,0.00,5.34,
17.01319693,S1-C4,Bad_Speculation.Branch_Mispredicts,20.71,% Slots,,br_misp_retired.all_branches,0.00,5.33,
17.01319693,S1-C4,Backend_Bound.Core_Bound,13.74,% Slots,,,0.00,5.34,
17.01319693,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.15,% Core_Clocks,,,0.00,5.35,<==
17.01319693,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C5,Frontend_Bound,29.28,% Slots,,,0.00,5.34,
17.01319693,S1-C5,Bad_Speculation,20.20,% Slots,,,0.00,5.34,
17.01319693,S1-C5,Backend_Bound,22.05,% Slots,,,0.00,5.34,
17.01319693,S1-C5,Frontend_Bound.Frontend_Bandwidth,104.68,% Slots,,,0.00,5.34,
17.01319693,S1-C5,Bad_Speculation.Branch_Mispredicts,19.58,% Slots,,br_misp_retired.all_branches,0.00,5.34,
17.01319693,S1-C5,Backend_Bound.Memory_Bound,16.04,% Slots,,,0.00,5.34,
17.01319693,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.87,% Core_Clocks,,,0.00,5.35,<==
17.01319693,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
17.01319693,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C6,Frontend_Bound,33.77,% Slots,,,0.00,5.34,
17.01319693,S1-C6,Bad_Speculation,23.09,% Slots,,,0.00,5.34,
17.01319693,S1-C6,Backend_Bound,18.20,% Slots,,,0.00,5.34,
17.01319693,S1-C6,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.01319693,S1-C6,Frontend_Bound.Frontend_Latency,18.62,% Slots,,rs_events.empty_end,0.00,5.34,
17.01319693,S1-C6,Bad_Speculation.Branch_Mispredicts,22.67,% Slots,,br_misp_retired.all_branches,0.00,5.34,
17.01319693,S1-C6,Backend_Bound.Core_Bound,11.11,% Slots,,,0.00,5.34,
17.01319693,S1-C6,Retiring.Microcode_Sequencer,12.89,% Slots,,idq.ms_uops,0.00,5.07,
17.01319693,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.07,
17.01319693,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
17.01319693,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.55,% Clocks,,idq.ms_switches,0.00,5.07,
17.01319693,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C7,Frontend_Bound,38.23,% Slots,,,0.00,5.34,
17.01319693,S1-C7,Backend_Bound,33.03,% Slots,,,0.00,5.34,
17.01319693,S1-C7,Frontend_Bound.Frontend_Latency,22.22,% Slots,,rs_events.empty_end,0.00,5.34,<==
17.01319693,S1-C7,Backend_Bound.Memory_Bound,36.42,% Slots,,,0.00,5.34,
17.01319693,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.07,% Clocks,,,0.00,5.07,
17.01319693,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.39,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
17.01319693,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
17.01319693,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
17.01319693,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
17.01319693,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
17.01319693,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
18.513666908,S0-C0,Frontend_Bound,31.82,% Slots,,,0.00,5.33,
18.513666908,S0-C0,Backend_Bound,46.36,% Slots,,,0.00,5.33,
18.513666908,S0-C0,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
18.513666908,S0-C0,Frontend_Bound.Frontend_Latency,79.02,% Slots,,rs_events.empty_end,0.00,5.31,
18.513666908,S0-C0,Backend_Bound.Memory_Bound,85.63,% Slots,,,0.00,5.3,
18.513666908,S0-C0,Retiring.Microcode_Sequencer,9.43,% Slots,,idq.ms_uops,0.00,5.33,
18.513666908,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.13,% Clocks,,,0.00,5.32,
18.513666908,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.06,% Clocks,,idq.ms_switches,0.00,5.32,
18.513666908,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
18.513666908,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.513666908,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
18.513666908,S0-C1,Frontend_Bound,35.34,% Slots,,,0.00,5.33,
18.513666908,S0-C1,Backend_Bound,41.25,% Slots,,,0.00,5.33,
18.513666908,S0-C1,Retiring,16.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
18.513666908,S0-C1,Frontend_Bound.Frontend_Latency,54.92,% Slots,,rs_events.empty_end,0.00,5.32,
18.513666908,S0-C1,Backend_Bound.Memory_Bound,35.68,% Slots,,,0.00,5.3,
18.513666908,S0-C1,Retiring.Microcode_Sequencer,10.88,% Slots,,idq.ms_uops,0.00,5.33,
18.513666908,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.27,% Clocks,,,0.00,5.32,
18.513666908,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.07,% Clocks,,idq.ms_switches,0.00,5.32,
18.513666908,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
18.513666908,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.513666908,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
18.513666908,S0-C2,Frontend_Bound,32.61,% Slots,,,0.00,5.33,
18.513666908,S0-C2,Backend_Bound,43.95,% Slots,,,0.00,5.33,
18.513666908,S0-C2,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
18.513666908,S0-C2,Frontend_Bound.Frontend_Latency,52.89,% Slots,,rs_events.empty_end,0.00,5.32,
18.513666908,S0-C2,Backend_Bound.Memory_Bound,39.00,% Slots,,,0.00,5.3,
18.513666908,S0-C2,Retiring.Microcode_Sequencer,13.66,% Slots,,idq.ms_uops,0.00,5.33,
18.513666908,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.32,
18.513666908,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.45,% Clocks,,idq.ms_switches,0.00,5.32,
18.513666908,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
18.513666908,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.513666908,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
18.513666908,S0-C3,Frontend_Bound,39.62,% Slots,,,0.00,5.33,
18.513666908,S0-C3,Backend_Bound,38.02,% Slots,,,0.00,5.33,
18.513666908,S0-C3,Retiring,16.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
18.513666908,S0-C3,Frontend_Bound.Frontend_Latency,59.58,% Slots,,rs_events.empty_end,0.00,5.32,<==
18.513666908,S0-C3,Backend_Bound.Memory_Bound,31.35,% Slots,,,0.00,5.31,
18.513666908,S0-C3,Retiring.Microcode_Sequencer,12.79,% Slots,,idq.ms_uops,0.00,5.33,
18.513666908,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.28,% Clocks,,,0.00,5.32,
18.513666908,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.33,% Clocks,,idq.ms_switches,0.00,5.32,
18.513666908,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
18.513666908,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.513666908,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
18.513666908,S0-C4,Frontend_Bound,33.95,% Slots,,,0.00,5.33,
18.513666908,S0-C4,Backend_Bound,42.47,% Slots,,,0.00,5.33,
18.513666908,S0-C4,Retiring,17.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
18.513666908,S0-C4,Frontend_Bound.Frontend_Latency,66.39,% Slots,,rs_events.empty_end,0.00,5.32,
18.513666908,S0-C4,Backend_Bound.Memory_Bound,28.24,% Slots,,,0.00,5.31,
18.513666908,S0-C4,Backend_Bound.Core_Bound,14.23,% Slots,,,0.00,5.31,
18.513666908,S0-C4,Retiring.Microcode_Sequencer,13.73,% Slots,,idq.ms_uops,0.00,5.33,
18.513666908,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.32,
18.513666908,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.47,% Clocks,,idq.ms_switches,0.00,5.32,
18.513666908,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
18.513666908,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.513666908,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.21,% Clocks,,,0.00,5.06,
18.513666908,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
18.513666908,S0-C5,Frontend_Bound,33.16,% Slots,,,0.00,5.33,
18.513666908,S0-C5,Backend_Bound,43.57,% Slots,,,0.00,5.33,
18.513666908,S0-C5,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
18.513666908,S0-C5,Frontend_Bound.Frontend_Latency,50.01,% Slots,,rs_events.empty_end,0.00,5.31,
18.513666908,S0-C5,Backend_Bound.Memory_Bound,29.48,% Slots,,,0.00,5.31,
18.513666908,S0-C5,Backend_Bound.Core_Bound,14.09,% Slots,,,0.00,5.31,
18.513666908,S0-C5,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.33,
18.513666908,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.94,% Clocks,,,0.00,5.32,
18.513666908,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.08,% Clocks,,idq.ms_switches,0.00,5.32,
18.513666908,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
18.513666908,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.513666908,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
18.513666908,S0-C6,Frontend_Bound,29.69,% Slots,,,0.00,5.33,
18.513666908,S0-C6,Backend_Bound,41.31,% Slots,,,0.00,5.33,
18.513666908,S0-C6,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
18.513666908,S0-C6,Frontend_Bound.Frontend_Bandwidth,53.00,% Slots,,,0.00,5.33,
18.513666908,S0-C6,Backend_Bound.Memory_Bound,15.51,% Slots,,,0.00,5.31,
18.513666908,S0-C6,Backend_Bound.Core_Bound,25.79,% Slots,,,0.00,5.31,
18.513666908,S0-C6,Retiring.Microcode_Sequencer,12.83,% Slots,,idq.ms_uops,0.00,5.33,
18.513666908,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.99,% Clocks,,idq.ms_switches,0.00,5.32,
18.513666908,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.38,% Core_Clocks,,,0.00,5.33,
18.513666908,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.54,% Core_Clocks,,,0.00,5.06,
18.513666908,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
18.513666908,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.513666908,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.78,% Clocks,,,0.00,5.06,<==
18.513666908,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
18.513666908,S0-C7,Frontend_Bound,37.72,% Slots,,,0.00,5.33,
18.513666908,S0-C7,Backend_Bound,40.22,% Slots,,,0.00,5.33,
18.513666908,S0-C7,Retiring,16.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
18.513666908,S0-C7,Frontend_Bound.Frontend_Latency,39.68,% Slots,,rs_events.empty_end,0.00,5.31,
18.513666908,S0-C7,Backend_Bound.Memory_Bound,31.19,% Slots,,,0.00,5.31,
18.513666908,S0-C7,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.33,
18.513666908,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.32,
18.513666908,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.43,% Clocks,,idq.ms_switches,0.00,5.32,
18.513666908,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
18.513666908,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.513666908,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
18.513666908,S1-C0,Frontend_Bound,33.26,% Slots,,,0.00,5.32,
18.513666908,S1-C0,Backend_Bound,43.38,% Slots,,,0.00,5.32,
18.513666908,S1-C0,Retiring,29.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
18.513666908,S1-C0,Frontend_Bound.Frontend_Latency,30.68,% Slots,,rs_events.empty_end,0.00,5.32,
18.513666908,S1-C0,Backend_Bound.Memory_Bound,17.81,% Slots,,,0.00,5.32,
18.513666908,S1-C0,Backend_Bound.Core_Bound,25.56,% Slots,,,0.00,5.32,<==
18.513666908,S1-C0,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.32,
18.513666908,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
18.513666908,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.59,% Clocks,,idq.ms_switches,0.00,5.33,
18.513666908,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
18.513666908,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
18.513666908,S1-C1,Frontend_Bound,36.50,% Slots,,,0.00,5.32,
18.513666908,S1-C1,Backend_Bound,39.76,% Slots,,,0.00,5.32,
18.513666908,S1-C1,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
18.513666908,S1-C1,Frontend_Bound.Frontend_Latency,23.52,% Slots,,rs_events.empty_end,0.00,5.32,
18.513666908,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.25,% Slots,,,0.00,5.32,
18.513666908,S1-C1,Backend_Bound.Memory_Bound,27.42,% Slots,,,0.00,5.32,
18.513666908,S1-C1,Backend_Bound.Core_Bound,12.34,% Slots,,,0.00,5.32,
18.513666908,S1-C1,Retiring.Microcode_Sequencer,15.42,% Slots,,idq.ms_uops,0.00,5.33,
18.513666908,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.33,
18.513666908,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.98,% Clocks,,idq.ms_switches,0.00,5.33,
18.513666908,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.63,% Core_Clocks,,,0.00,5.33,
18.513666908,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
18.513666908,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.75,% Clocks,,,0.00,5.06,
18.513666908,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
18.513666908,S1-C2,Frontend_Bound,34.38,% Slots,,,0.00,5.32,<==
18.513666908,S1-C2,Bad_Speculation,10.23,% Slots,,,0.00,5.32,
18.513666908,S1-C2,Backend_Bound,13.95,% Slots,,,0.00,5.32,
18.513666908,S1-C2,Frontend_Bound.Frontend_Latency,18.41,% Slots,,rs_events.empty_end,0.00,5.32,
18.513666908,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.32,
18.513666908,S1-C2,Bad_Speculation.Branch_Mispredicts,9.76,% Slots,,br_misp_retired.all_branches,0.00,5.32,
18.513666908,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.33,
18.513666908,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.36,% Core_Clocks,,,0.00,5.33,
18.513666908,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
18.513666908,S1-C3,Frontend_Bound,35.38,% Slots,,,0.00,5.32,
18.513666908,S1-C3,Backend_Bound,41.49,% Slots,,,0.00,5.32,
18.513666908,S1-C3,Retiring,30.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
18.513666908,S1-C3,Frontend_Bound.Frontend_Latency,25.79,% Slots,,rs_events.empty_end,0.00,5.32,
18.513666908,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.83,% Slots,,,0.00,5.32,
18.513666908,S1-C3,Backend_Bound.Memory_Bound,17.49,% Slots,,,0.00,5.32,
18.513666908,S1-C3,Backend_Bound.Core_Bound,24.00,% Slots,,,0.00,5.32,<==
18.513666908,S1-C3,Retiring.Microcode_Sequencer,7.44,% Slots,,idq.ms_uops,0.00,5.33,
18.513666908,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.56,% Clocks,,idq.ms_switches,0.00,5.33,
18.513666908,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.92,% Core_Clocks,,,0.00,5.32,
18.513666908,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
18.513666908,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.513666908,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
18.513666908,S1-C4,Frontend_Bound,34.61,% Slots,,,0.00,5.32,
18.513666908,S1-C4,Backend_Bound,41.47,% Slots,,,0.00,5.32,
18.513666908,S1-C4,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
18.513666908,S1-C4,Frontend_Bound.Frontend_Latency,28.68,% Slots,,rs_events.empty_end,0.00,5.32,
18.513666908,S1-C4,Backend_Bound.Memory_Bound,28.80,% Slots,,,0.00,5.32,
18.513666908,S1-C4,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.32,
18.513666908,S1-C4,Retiring.Microcode_Sequencer,13.27,% Slots,,idq.ms_uops,0.00,5.32,
18.513666908,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.32,
18.513666908,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.32,
18.513666908,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
18.513666908,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.513666908,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
18.513666908,S1-C5,Frontend_Bound,37.96,% Slots,,,0.00,5.33,
18.513666908,S1-C5,Backend_Bound,38.70,% Slots,,,0.00,5.33,
18.513666908,S1-C5,Retiring,18.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
18.513666908,S1-C5,Frontend_Bound.Frontend_Latency,19.78,% Slots,,rs_events.empty_end,0.00,5.32,
18.513666908,S1-C5,Frontend_Bound.Frontend_Bandwidth,25.63,% Slots,,,0.00,5.33,
18.513666908,S1-C5,Backend_Bound.Memory_Bound,25.60,% Slots,,,0.00,5.32,
18.513666908,S1-C5,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.32,
18.513666908,S1-C5,Retiring.Microcode_Sequencer,15.31,% Slots,,idq.ms_uops,0.00,5.32,
18.513666908,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.32,
18.513666908,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.32,
18.513666908,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.53,% Core_Clocks,,,0.00,5.32,
18.513666908,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
18.513666908,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
18.513666908,S1-C6,Frontend_Bound,38.03,% Slots,,,0.00,5.32,
18.513666908,S1-C6,Bad_Speculation,11.10,% Slots,,,0.00,5.32,
18.513666908,S1-C6,Backend_Bound,31.95,% Slots,,,0.00,5.32,
18.513666908,S1-C6,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
18.513666908,S1-C6,Frontend_Bound.Frontend_Bandwidth,41.84,% Slots,,,0.00,5.32,
18.513666908,S1-C6,Bad_Speculation.Branch_Mispredicts,10.05,% Slots,,br_misp_retired.all_branches,0.00,5.32,
18.513666908,S1-C6,Backend_Bound.Memory_Bound,19.70,% Slots,,,0.00,5.32,
18.513666908,S1-C6,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.32,
18.513666908,S1-C6,Retiring.Microcode_Sequencer,14.60,% Slots,,idq.ms_uops,0.00,5.32,
18.513666908,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.59,% Clocks,,idq.ms_switches,0.00,5.33,
18.513666908,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.44,% Core_Clocks,,,0.00,5.32,<==
18.513666908,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
18.513666908,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.513666908,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
18.513666908,S1-C7,Frontend_Bound,34.54,% Slots,,,0.00,5.32,
18.513666908,S1-C7,Backend_Bound,41.77,% Slots,,,0.00,5.32,
18.513666908,S1-C7,Retiring,11.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
18.513666908,S1-C7,Frontend_Bound.Frontend_Latency,25.64,% Slots,,rs_events.empty_end,0.00,5.32,
18.513666908,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.67,% Slots,,,0.00,5.32,
18.513666908,S1-C7,Backend_Bound.Memory_Bound,27.11,% Slots,,,0.00,5.32,
18.513666908,S1-C7,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.32,
18.513666908,S1-C7,Retiring.Microcode_Sequencer,9.47,% Slots,,idq.ms_uops,0.00,5.32,
18.513666908,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.33,
18.513666908,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.513666908,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.25,% Clocks,,idq.ms_switches,0.00,5.33,
18.513666908,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.72,% Core_Clocks,,,0.00,5.33,
18.513666908,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
18.513666908,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.513666908,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
18.513666908,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
18.513666908,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
18.513666908,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
18.513666908,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
18.513666908,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
18.513666908,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
18.513666908,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
18.513666908,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
18.513666908,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
18.513666908,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
18.513666908,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
18.513666908,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
18.513666908,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
18.513666908,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
18.513666908,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
18.513666908,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
20.001980826,S0-C0,Frontend_Bound,29.80,% Slots,,,0.00,5.1,
20.001980826,S0-C0,Bad_Speculation,16.34,% Slots,,,0.00,5.1,
20.001980826,S0-C0,Backend_Bound,19.17,% Slots,,,0.00,5.1,
20.001980826,S0-C0,Frontend_Bound.Frontend_Latency,28.30,% Slots,,rs_events.empty_end,0.00,5.1,
20.001980826,S0-C0,Bad_Speculation.Branch_Mispredicts,16.10,% Slots,,br_misp_retired.all_branches,0.00,5.1,
20.001980826,S0-C0,Backend_Bound.Memory_Bound,27.92,% Slots,,,0.00,5.1,
20.001980826,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.37,
20.001980826,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
20.001980826,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
20.001980826,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
20.001980826,S0-C1,Frontend_Bound,30.99,% Slots,,,0.00,5.11,<==
20.001980826,S0-C1,Bad_Speculation,15.46,% Slots,,,0.00,5.11,
20.001980826,S0-C1,Backend_Bound,20.80,% Slots,,,0.00,5.11,
20.001980826,S0-C1,Frontend_Bound.Frontend_Latency,19.84,% Slots,,rs_events.empty_end,0.00,5.1,
20.001980826,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.85,% Slots,,,0.00,5.11,
20.001980826,S0-C1,Bad_Speculation.Branch_Mispredicts,15.06,% Slots,,br_misp_retired.all_branches,0.00,5.1,
20.001980826,S0-C1,Backend_Bound.Core_Bound,11.46,% Slots,,,0.00,5.1,
20.001980826,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.36,
20.001980826,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
20.001980826,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.35,% Core_Clocks,,,0.00,5.1,
20.001980826,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.76,% Clocks,,,0.00,5.37,
20.001980826,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
20.001980826,S0-C2,Frontend_Bound,40.70,% Slots,,,0.00,5.09,
20.001980826,S0-C2,Bad_Speculation,12.18,% Slots,,,0.00,5.09,
20.001980826,S0-C2,Backend_Bound,21.36,% Slots,,,0.00,5.09,
20.001980826,S0-C2,Frontend_Bound.Frontend_Latency,53.15,% Slots,,rs_events.empty_end,0.00,5.09,
20.001980826,S0-C2,Bad_Speculation.Branch_Mispredicts,12.05,% Slots,,br_misp_retired.all_branches,0.00,5.09,
20.001980826,S0-C2,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.09,
20.001980826,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.37,
20.001980826,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
20.001980826,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.29,% Clocks,,,0.00,5.37,
20.001980826,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
20.001980826,S0-C3,Frontend_Bound,30.99,% Slots,,,0.00,5.09,
20.001980826,S0-C3,Bad_Speculation,18.06,% Slots,,,0.00,5.09,
20.001980826,S0-C3,Backend_Bound,20.05,% Slots,,,0.00,5.09,
20.001980826,S0-C3,Frontend_Bound.Frontend_Latency,33.44,% Slots,,rs_events.empty_end,0.00,5.09,
20.001980826,S0-C3,Bad_Speculation.Branch_Mispredicts,17.60,% Slots,,br_misp_retired.all_branches,0.00,5.09,
20.001980826,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
20.001980826,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
20.001980826,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
20.001980826,S0-C4,Frontend_Bound,29.63,% Slots,,,0.00,5.1,
20.001980826,S0-C4,Bad_Speculation,19.71,% Slots,,,0.00,5.1,
20.001980826,S0-C4,Backend_Bound,19.18,% Slots,,,0.00,5.1,
20.001980826,S0-C4,Frontend_Bound.Frontend_Latency,31.20,% Slots,,rs_events.empty_end,0.00,5.1,
20.001980826,S0-C4,Bad_Speculation.Branch_Mispredicts,19.41,% Slots,,br_misp_retired.all_branches,0.00,5.1,
20.001980826,S0-C4,Backend_Bound.Memory_Bound,10.43,% Slots,,,0.00,5.1,
20.001980826,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
20.001980826,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
20.001980826,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
20.001980826,S0-C5,Frontend_Bound,37.20,% Slots,,,0.00,5.1,
20.001980826,S0-C5,Backend_Bound,35.77,% Slots,,,0.00,5.1,
20.001980826,S0-C5,Retiring,28.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
20.001980826,S0-C5,Frontend_Bound.Frontend_Latency,64.63,% Slots,,rs_events.empty_end,0.00,5.1,
20.001980826,S0-C5,Backend_Bound.Core_Bound,48.62,% Slots,,,0.00,5.1,
20.001980826,S0-C5,Retiring.Microcode_Sequencer,2.45,% Slots,,idq.ms_uops,0.00,5.37,
20.001980826,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.03,% Clocks,,,0.00,5.36,
20.001980826,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
20.001980826,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.34,% Clocks,,idq.ms_switches,0.00,5.36,
20.001980826,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.76,% Clocks,,,0.00,5.37,
20.001980826,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
20.001980826,S0-C6,Frontend_Bound,22.25,% Slots,,,0.00,5.1,
20.001980826,S0-C6,Bad_Speculation,19.84,% Slots,,,0.00,5.1,
20.001980826,S0-C6,Backend_Bound,15.07,% Slots,,,0.00,5.1,
20.001980826,S0-C6,Frontend_Bound.Frontend_Latency,20.25,% Slots,,rs_events.empty_end,0.00,5.1,
20.001980826,S0-C6,Bad_Speculation.Branch_Mispredicts,19.53,% Slots,,br_misp_retired.all_branches,0.00,5.1,
20.001980826,S0-C6,Backend_Bound.Core_Bound,46.23,% Slots,,,0.00,5.1,
20.001980826,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
20.001980826,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.70,% Clocks,,,0.00,5.38,
20.001980826,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
20.001980826,S0-C7,Frontend_Bound,37.85,% Slots,,,0.00,5.1,
20.001980826,S0-C7,Bad_Speculation,12.96,% Slots,,,0.00,5.1,
20.001980826,S0-C7,Backend_Bound,20.46,% Slots,,,0.00,5.1,
20.001980826,S0-C7,Retiring,32.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
20.001980826,S0-C7,Frontend_Bound.Frontend_Latency,30.11,% Slots,,rs_events.empty_end,0.00,5.1,
20.001980826,S0-C7,Bad_Speculation.Branch_Mispredicts,12.74,% Slots,,br_misp_retired.all_branches,0.00,5.1,
20.001980826,S0-C7,Backend_Bound.Memory_Bound,14.46,% Slots,,,0.00,5.1,
20.001980826,S0-C7,Retiring.Microcode_Sequencer,1.08,% Slots,,idq.ms_uops,0.00,5.37,
20.001980826,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.74,% Clocks,,,0.00,5.37,
20.001980826,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
20.001980826,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.67,% Clocks,,idq.ms_switches,0.00,5.37,
20.001980826,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
20.001980826,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
20.001980826,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
20.001980826,S1-C0,Frontend_Bound,25.76,% Slots,,,0.00,5.1,
20.001980826,S1-C0,Bad_Speculation,22.02,% Slots,,,0.00,5.1,
20.001980826,S1-C0,Backend_Bound,18.78,% Slots,,,0.00,5.1,
20.001980826,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.51,% Slots,,,0.00,5.1,<==
20.001980826,S1-C0,Bad_Speculation.Branch_Mispredicts,21.83,% Slots,,br_misp_retired.all_branches,0.00,5.1,
20.001980826,S1-C0,Backend_Bound.Core_Bound,12.75,% Slots,,,0.00,5.1,
20.001980826,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.69,% Core_Clocks,,,0.00,5.1,
20.001980826,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.90,% Core_Clocks,,,0.00,5.37,
20.001980826,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
20.001980826,S1-C1,Frontend_Bound,24.83,% Slots,,,0.00,5.09,<==
20.001980826,S1-C1,Bad_Speculation,19.01,% Slots,,,0.00,5.09,
20.001980826,S1-C1,Backend_Bound,21.85,% Slots,,,0.00,5.09,
20.001980826,S1-C1,Bad_Speculation.Branch_Mispredicts,18.76,% Slots,,br_misp_retired.all_branches,0.00,5.09,
20.001980826,S1-C1,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.09,
20.001980826,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
20.001980826,S1-C2,Frontend_Bound,33.24,% Slots,,,0.00,5.1,<==
20.001980826,S1-C2,Bad_Speculation,10.11,% Slots,,,0.00,5.1,
20.001980826,S1-C2,Backend_Bound,15.14,% Slots,,,0.00,5.1,
20.001980826,S1-C2,Frontend_Bound.Frontend_Latency,16.45,% Slots,,rs_events.empty_end,0.00,5.1,
20.001980826,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.50,% Slots,,,0.00,5.1,
20.001980826,S1-C2,Bad_Speculation.Branch_Mispredicts,9.79,% Slots,,br_misp_retired.all_branches,0.00,5.1,
20.001980826,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.37,
20.001980826,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
20.001980826,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.32,% Core_Clocks,,,0.00,5.1,
20.001980826,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
20.001980826,S1-C3,Frontend_Bound,29.22,% Slots,,,0.00,5.09,
20.001980826,S1-C3,Bad_Speculation,19.16,% Slots,,,0.00,5.09,
20.001980826,S1-C3,Backend_Bound,20.06,% Slots,,,0.00,5.09,
20.001980826,S1-C3,Frontend_Bound.Frontend_Bandwidth,20.30,% Slots,,,0.00,5.09,<==
20.001980826,S1-C3,Bad_Speculation.Branch_Mispredicts,18.95,% Slots,,br_misp_retired.all_branches,0.00,5.09,
20.001980826,S1-C3,Backend_Bound.Core_Bound,30.85,% Slots,,,0.00,5.09,
20.001980826,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.74,% Core_Clocks,,,0.00,5.1,
20.001980826,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.65,% Core_Clocks,,,0.00,5.37,
20.001980826,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
20.001980826,S1-C4,Frontend_Bound,24.31,% Slots,,,0.00,5.09,
20.001980826,S1-C4,Bad_Speculation,20.78,% Slots,,,0.00,5.09,
20.001980826,S1-C4,Backend_Bound,23.70,% Slots,,,0.00,5.09,
20.001980826,S1-C4,Frontend_Bound.Frontend_Bandwidth,22.56,% Slots,,,0.00,5.09,
20.001980826,S1-C4,Bad_Speculation.Branch_Mispredicts,20.34,% Slots,,br_misp_retired.all_branches,0.00,5.09,
20.001980826,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.50,% Core_Clocks,,,0.00,5.11,<==
20.001980826,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
20.001980826,S1-C5,Frontend_Bound,43.20,% Slots,,,0.00,5.1,
20.001980826,S1-C5,Bad_Speculation,14.54,% Slots,,,0.00,5.1,
20.001980826,S1-C5,Backend_Bound,17.21,% Slots,,,0.00,5.1,
20.001980826,S1-C5,Frontend_Bound.Frontend_Latency,16.28,% Slots,,rs_events.empty_end,0.00,5.1,
20.001980826,S1-C5,Frontend_Bound.Frontend_Bandwidth,77.56,% Slots,,,0.00,5.1,
20.001980826,S1-C5,Bad_Speculation.Branch_Mispredicts,13.69,% Slots,,br_misp_retired.all_branches,0.00,5.1,
20.001980826,S1-C5,Backend_Bound.Core_Bound,12.34,% Slots,,,0.00,5.1,
20.001980826,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
20.001980826,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.65,% Core_Clocks,,,0.00,5.1,<==
20.001980826,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.93,% Core_Clocks,,,0.00,5.37,
20.001980826,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
20.001980826,S1-C6,Frontend_Bound,35.34,% Slots,,,0.00,5.09,
20.001980826,S1-C6,Bad_Speculation,12.63,% Slots,,,0.00,5.09,
20.001980826,S1-C6,Backend_Bound,30.30,% Slots,,,0.00,5.09,
20.001980826,S1-C6,Frontend_Bound.Frontend_Latency,40.30,% Slots,,rs_events.empty_end,0.00,5.09,
20.001980826,S1-C6,Bad_Speculation.Branch_Mispredicts,12.41,% Slots,,br_misp_retired.all_branches,0.00,5.09,
20.001980826,S1-C6,Backend_Bound.Core_Bound,101.58,% Slots,,,0.00,5.09,
20.001980826,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
20.001980826,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
20.001980826,S1-C7,Frontend_Bound,35.43,% Slots,,,0.00,5.1,
20.001980826,S1-C7,Bad_Speculation,13.17,% Slots,,,0.00,5.1,
20.001980826,S1-C7,Backend_Bound,23.10,% Slots,,,0.00,5.1,
20.001980826,S1-C7,Frontend_Bound.Frontend_Latency,27.59,% Slots,,rs_events.empty_end,0.00,5.1,
20.001980826,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.29,% Slots,,,0.00,5.1,
20.001980826,S1-C7,Bad_Speculation.Branch_Mispredicts,13.02,% Slots,,br_misp_retired.all_branches,0.00,5.1,
20.001980826,S1-C7,Backend_Bound.Memory_Bound,17.12,% Slots,,,0.00,5.1,
20.001980826,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.80,% Clocks,,,0.00,5.37,
20.001980826,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
20.001980826,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.02,% Core_Clocks,,,0.00,5.1,
20.001980826,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.00,% Core_Clocks,,,0.00,5.37,
20.001980826,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
20.001980826,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
20.001980826,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
20.001980826,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
20.001980826,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
20.001980826,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
20.001980826,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
20.001980826,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
20.001980826,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
20.001980826,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
20.001980826,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
20.001980826,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
20.001980826,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
20.001980826,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
20.001980826,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
20.001980826,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
20.001980826,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
20.001980826,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
21.507817131,S0-C0,Bad_Speculation,10.12,% Slots,,,0.00,5.32,
21.507817131,S0-C0,Bad_Speculation.Branch_Mispredicts,9.95,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.507817131,S0-C0,Backend_Bound,43.15,% Slots,,,0.00,5.32,
21.507817131,S0-C0,Retiring,33.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
21.507817131,S0-C0,Backend_Bound.Memory_Bound,15.13,% Slots,,,0.00,5.2,
21.507817131,S0-C0,Backend_Bound.Core_Bound,28.02,% Slots,,,0.00,5.2,<==
21.507817131,S0-C0,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.21,
21.507817131,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.98,% Clocks,,idq.ms_switches,0.00,5.13,
21.507817131,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
21.507817131,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
21.507817131,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
21.507817131,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
21.507817131,S0-C1,Frontend_Bound,21.66,% Slots,,,0.00,5.32,
21.507817131,S0-C1,Bad_Speculation,11.23,% Slots,,,0.00,5.32,
21.507817131,S0-C1,Backend_Bound,31.33,% Slots,,,0.00,5.32,
21.507817131,S0-C1,Retiring,27.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
21.507817131,S0-C1,Frontend_Bound.Frontend_Latency,17.96,% Slots,,rs_events.empty_end,0.00,5.32,
21.507817131,S0-C1,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.507817131,S0-C1,Backend_Bound.Memory_Bound,13.08,% Slots,,,0.00,5.19,
21.507817131,S0-C1,Backend_Bound.Core_Bound,18.25,% Slots,,,0.00,5.19,
21.507817131,S0-C1,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.21,
21.507817131,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.17,
21.507817131,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
21.507817131,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.13,
21.507817131,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
21.507817131,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
21.507817131,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.85,% Clocks,,,0.00,5.31,<==
21.507817131,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
21.507817131,S0-C2,Frontend_Bound,21.30,% Slots,,,0.00,5.33,
21.507817131,S0-C2,Backend_Bound,49.19,% Slots,,,0.00,5.33,
21.507817131,S0-C2,Retiring,27.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
21.507817131,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.12,% Slots,,,0.00,5.32,
21.507817131,S0-C2,Backend_Bound.Memory_Bound,17.84,% Slots,,,0.00,5.19,
21.507817131,S0-C2,Backend_Bound.Core_Bound,31.34,% Slots,,,0.00,5.19,<==
21.507817131,S0-C2,Retiring.Microcode_Sequencer,8.18,% Slots,,idq.ms_uops,0.00,5.22,
21.507817131,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.29,% Clocks,,idq.ms_switches,0.00,5.13,
21.507817131,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.00,% Core_Clocks,,,0.00,5.31,
21.507817131,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
21.507817131,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
21.507817131,S0-C3,Frontend_Bound,21.74,% Slots,,,0.00,5.32,
21.507817131,S0-C3,Backend_Bound,44.89,% Slots,,,0.00,5.32,
21.507817131,S0-C3,Retiring,28.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
21.507817131,S0-C3,Frontend_Bound.Frontend_Latency,20.53,% Slots,,rs_events.empty_end,0.00,5.32,
21.507817131,S0-C3,Frontend_Bound.Frontend_Bandwidth,74.25,% Slots,,,0.00,5.32,
21.507817131,S0-C3,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.19,
21.507817131,S0-C3,Backend_Bound.Core_Bound,33.89,% Slots,,,0.00,5.19,<==
21.507817131,S0-C3,Retiring.Microcode_Sequencer,8.08,% Slots,,idq.ms_uops,0.00,5.21,
21.507817131,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.82,% Clocks,,idq.ms_switches,0.00,5.13,
21.507817131,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.43,% Core_Clocks,,,0.00,5.31,
21.507817131,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
21.507817131,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
21.507817131,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
21.507817131,S0-C4,Backend_Bound,56.76,% Slots,,,0.00,5.32,
21.507817131,S0-C4,Retiring,32.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
21.507817131,S0-C4,Backend_Bound.Memory_Bound,15.10,% Slots,,,0.00,5.19,
21.507817131,S0-C4,Backend_Bound.Core_Bound,41.66,% Slots,,,0.00,5.19,<==
21.507817131,S0-C4,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.22,
21.507817131,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.03,% Clocks,,idq.ms_switches,0.00,5.14,
21.507817131,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
21.507817131,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
21.507817131,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
21.507817131,S0-C5,Frontend_Bound.Frontend_Bandwidth,103.42,% Slots,,,0.00,5.32,
21.507817131,S0-C5,Backend_Bound.Core_Bound,40.18,% Slots,,,0.00,5.18,<==
21.507817131,S0-C5,Retiring.Microcode_Sequencer,6.79,% Slots,,idq.ms_uops,0.00,5.22,
21.507817131,S0-C5,Backend_Bound,49.78,% Slots,,,0.00,5.32,
21.507817131,S0-C5,Retiring,39.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
21.507817131,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.44,% Clocks,,idq.ms_switches,0.00,5.14,
21.507817131,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.51,% Core_Clocks,,,0.00,5.32,
21.507817131,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
21.507817131,S0-C6,Frontend_Bound,21.20,% Slots,,,0.00,5.33,
21.507817131,S0-C6,Backend_Bound,47.21,% Slots,,,0.00,5.33,
21.507817131,S0-C6,Retiring,32.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
21.507817131,S0-C6,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,0.00,5.32,
21.507817131,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.30,% Slots,,,0.00,5.33,
21.507817131,S0-C6,Backend_Bound.Memory_Bound,15.38,% Slots,,,0.00,5.18,
21.507817131,S0-C6,Backend_Bound.Core_Bound,31.83,% Slots,,,0.00,5.18,
21.507817131,S0-C6,Retiring.Microcode_Sequencer,8.77,% Slots,,idq.ms_uops,0.00,5.22,
21.507817131,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.30,% Clocks,,idq.ms_switches,0.00,5.14,
21.507817131,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.03,% Core_Clocks,,,0.00,5.32,
21.507817131,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
21.507817131,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
21.507817131,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.65,% Clocks,,,0.00,5.31,<==
21.507817131,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
21.507817131,S0-C7,Frontend_Bound,25.82,% Slots,,,0.00,5.33,
21.507817131,S0-C7,Backend_Bound,36.53,% Slots,,,0.00,5.33,
21.507817131,S0-C7,Retiring,28.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
21.507817131,S0-C7,Frontend_Bound.Frontend_Latency,19.65,% Slots,,rs_events.empty_end,0.00,5.32,
21.507817131,S0-C7,Backend_Bound.Memory_Bound,15.55,% Slots,,,0.00,5.17,
21.507817131,S0-C7,Backend_Bound.Core_Bound,20.99,% Slots,,,0.00,5.17,<==
21.507817131,S0-C7,Retiring.Microcode_Sequencer,3.83,% Slots,,idq.ms_uops,0.00,5.23,
21.507817131,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
21.507817131,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.14,
21.507817131,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
21.507817131,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
21.507817131,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
21.507817131,S1-C0,Frontend_Bound,23.96,% Slots,,,0.00,5.33,
21.507817131,S1-C0,Bad_Speculation,12.00,% Slots,,,0.00,5.33,
21.507817131,S1-C0,Backend_Bound,37.25,% Slots,,,0.00,5.33,
21.507817131,S1-C0,Frontend_Bound.Frontend_Latency,15.78,% Slots,,rs_events.empty_end,0.00,5.33,
21.507817131,S1-C0,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.507817131,S1-C0,Backend_Bound.Memory_Bound,23.52,% Slots,,,0.00,5.17,
21.507817131,S1-C0,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.17,
21.507817131,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
21.507817131,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,<==
21.507817131,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
21.507817131,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.08,% Clocks,,,0.00,5.31,
21.507817131,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
21.507817131,S1-C1,Frontend_Bound,21.63,% Slots,,,0.00,5.32,
21.507817131,S1-C1,Bad_Speculation,15.12,% Slots,,,0.00,5.32,
21.507817131,S1-C1,Backend_Bound,34.17,% Slots,,,0.00,5.32,
21.507817131,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.51,% Slots,,,0.00,5.32,
21.507817131,S1-C1,Bad_Speculation.Branch_Mispredicts,14.91,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.507817131,S1-C1,Backend_Bound.Memory_Bound,23.23,% Slots,,,0.00,5.18,<==
21.507817131,S1-C1,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.18,
21.507817131,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.03,% Core_Clocks,,,0.00,5.32,
21.507817131,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
21.507817131,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
21.507817131,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
21.507817131,S1-C2,Frontend_Bound,29.30,% Slots,,,0.00,5.32,<==
21.507817131,S1-C2,Bad_Speculation,11.62,% Slots,,,0.00,5.32,
21.507817131,S1-C2,Backend_Bound,21.67,% Slots,,,0.00,5.32,
21.507817131,S1-C2,Frontend_Bound.Frontend_Latency,15.79,% Slots,,rs_events.empty_end,0.00,5.32,
21.507817131,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.61,% Slots,,,0.00,5.32,
21.507817131,S1-C2,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.507817131,S1-C2,Backend_Bound.Memory_Bound,18.05,% Slots,,,0.00,5.18,
21.507817131,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.18,
21.507817131,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
21.507817131,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.07,% Core_Clocks,,,0.00,5.32,
21.507817131,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.27,% Core_Clocks,,,0.00,5.32,
21.507817131,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
21.507817131,S1-C3,Frontend_Bound,27.12,% Slots,,,0.00,5.33,
21.507817131,S1-C3,Bad_Speculation,10.81,% Slots,,,0.00,5.33,
21.507817131,S1-C3,Backend_Bound,25.79,% Slots,,,0.00,5.33,
21.507817131,S1-C3,Frontend_Bound.Frontend_Latency,21.33,% Slots,,rs_events.empty_end,0.00,5.33,
21.507817131,S1-C3,Bad_Speculation.Branch_Mispredicts,10.68,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.507817131,S1-C3,Backend_Bound.Memory_Bound,29.01,% Slots,,,0.00,5.33,
21.507817131,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
21.507817131,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
21.507817131,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
21.507817131,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
21.507817131,S1-C4,Bad_Speculation,18.58,% Slots,,,0.00,5.33,
21.507817131,S1-C4,Bad_Speculation.Branch_Mispredicts,18.40,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.507817131,S1-C4,Backend_Bound,29.88,% Slots,,,0.00,5.33,
21.507817131,S1-C4,Backend_Bound.Core_Bound,36.11,% Slots,,,0.00,5.32,
21.507817131,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.51,% Clocks,,,0.00,5.31,<==
21.507817131,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
21.507817131,S1-C5,Frontend_Bound,26.87,% Slots,,,0.00,5.32,
21.507817131,S1-C5,Bad_Speculation,10.66,% Slots,,,0.00,5.32,
21.507817131,S1-C5,Backend_Bound,35.16,% Slots,,,0.00,5.32,<==
21.507817131,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.92,% Slots,,,0.00,5.32,
21.507817131,S1-C5,Bad_Speculation.Branch_Mispredicts,10.52,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.507817131,S1-C5,Backend_Bound.Memory_Bound,18.39,% Slots,,,0.00,5.32,
21.507817131,S1-C5,Backend_Bound.Core_Bound,16.77,% Slots,,,0.00,5.32,
21.507817131,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
21.507817131,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.64,% Clocks,,,0.00,5.31,
21.507817131,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
21.507817131,S1-C6,Bad_Speculation,18.14,% Slots,,,0.00,5.33,
21.507817131,S1-C6,Bad_Speculation.Branch_Mispredicts,17.97,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.507817131,S1-C6,Backend_Bound,31.91,% Slots,,,0.00,5.33,
21.507817131,S1-C6,Backend_Bound.Memory_Bound,45.72,% Slots,,,0.00,5.33,
21.507817131,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
21.507817131,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
21.507817131,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
21.507817131,S1-C7,Bad_Speculation,16.94,% Slots,,,0.00,5.32,
21.507817131,S1-C7,Bad_Speculation.Branch_Mispredicts,16.70,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.507817131,S1-C7,Backend_Bound,32.70,% Slots,,,0.00,5.32,
21.507817131,S1-C7,Backend_Bound.Memory_Bound,22.97,% Slots,,,0.00,5.32,
21.507817131,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
21.507817131,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
21.507817131,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
21.507817131,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
21.507817131,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
21.507817131,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
21.507817131,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
21.507817131,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
21.507817131,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
21.507817131,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
21.507817131,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
21.507817131,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
21.507817131,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
21.507817131,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
21.507817131,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
21.507817131,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
21.507817131,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
21.507817131,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
23.038079938,S0-C0,Backend_Bound,50.86,% Slots,,,0.00,5.22,
23.038079938,S0-C0,Backend_Bound.Memory_Bound,29.70,% Slots,,,0.00,5.22,
23.038079938,S0-C0,Backend_Bound.Core_Bound,21.16,% Slots,,,0.00,5.22,
23.038079938,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,<==
23.038079938,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.99,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.86,
23.038079938,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.038079938,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S0-C1,Frontend_Bound,40.74,% Slots,,,0.00,5.22,
23.038079938,S0-C1,Bad_Speculation,12.52,% Slots,,,0.00,5.22,
23.038079938,S0-C1,Backend_Bound,24.56,% Slots,,,0.00,5.22,
23.038079938,S0-C1,Retiring,25.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
23.038079938,S0-C1,Frontend_Bound.Frontend_Latency,34.48,% Slots,,rs_events.empty_end,0.00,5.22,<==
23.038079938,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.00,% Slots,,,0.00,5.22,
23.038079938,S0-C1,Bad_Speculation.Branch_Mispredicts,12.28,% Slots,,br_misp_retired.all_branches,0.00,5.22,
23.038079938,S0-C1,Backend_Bound.Core_Bound,15.75,% Slots,,,0.00,5.22,
23.038079938,S0-C1,Retiring.Microcode_Sequencer,4.47,% Slots,,idq.ms_uops,0.00,5.22,
23.038079938,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
23.038079938,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.69,% Clocks,,idq.ms_switches,0.00,5.28,
23.038079938,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.25,% Core_Clocks,,,0.00,5.23,
23.038079938,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S0-C2,Frontend_Bound,26.96,% Slots,,,0.00,5.22,
23.038079938,S0-C2,Backend_Bound,21.24,% Slots,,,0.00,5.22,
23.038079938,S0-C2,Retiring,39.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
23.038079938,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.22,
23.038079938,S0-C2,Backend_Bound.Memory_Bound,10.31,% Slots,,,0.00,5.22,
23.038079938,S0-C2,Backend_Bound.Core_Bound,10.93,% Slots,,,0.00,5.22,
23.038079938,S0-C2,Retiring.Microcode_Sequencer,7.59,% Slots,,idq.ms_uops,0.00,5.22,<==
23.038079938,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.74,% Clocks,,idq.ms_switches,0.00,5.27,
23.038079938,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.75,% Core_Clocks,,,0.00,5.24,
23.038079938,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.54,% Core_Clocks,,,0.00,5.23,
23.038079938,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
23.038079938,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S0-C3,Frontend_Bound,26.61,% Slots,,,0.00,5.22,
23.038079938,S0-C3,Bad_Speculation,10.89,% Slots,,,0.00,5.22,
23.038079938,S0-C3,Backend_Bound,26.08,% Slots,,,0.00,5.22,
23.038079938,S0-C3,Retiring,37.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
23.038079938,S0-C3,Frontend_Bound.Frontend_Bandwidth,19.25,% Slots,,,0.00,5.22,
23.038079938,S0-C3,Bad_Speculation.Branch_Mispredicts,10.76,% Slots,,br_misp_retired.all_branches,0.00,5.22,
23.038079938,S0-C3,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.22,
23.038079938,S0-C3,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.23,<==
23.038079938,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.20,% Clocks,,idq.ms_switches,0.00,5.27,
23.038079938,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.59,% Core_Clocks,,,0.00,5.24,
23.038079938,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.10,% Core_Clocks,,,0.00,5.23,
23.038079938,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S0-C4,Frontend_Bound,42.83,% Slots,,,0.00,5.23,
23.038079938,S0-C4,Backend_Bound,34.25,% Slots,,,0.00,5.23,
23.038079938,S0-C4,Retiring,29.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
23.038079938,S0-C4,Frontend_Bound.Frontend_Latency,49.47,% Slots,,rs_events.empty_end,0.00,5.21,
23.038079938,S0-C4,Backend_Bound.Memory_Bound,10.79,% Slots,,,0.00,5.21,
23.038079938,S0-C4,Backend_Bound.Core_Bound,23.47,% Slots,,,0.00,5.21,
23.038079938,S0-C4,Retiring.Microcode_Sequencer,10.53,% Slots,,idq.ms_uops,0.00,5.23,
23.038079938,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.27,
23.038079938,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
23.038079938,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.14,% Clocks,,idq.ms_switches,0.00,5.27,<==
23.038079938,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
23.038079938,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
23.038079938,S0-C5,Frontend_Bound,44.43,% Slots,,,0.00,5.22,
23.038079938,S0-C5,Backend_Bound,31.47,% Slots,,,0.00,5.22,
23.038079938,S0-C5,Retiring,27.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
23.038079938,S0-C5,Frontend_Bound.Frontend_Latency,36.91,% Slots,,rs_events.empty_end,0.00,5.21,<==
23.038079938,S0-C5,Backend_Bound.Memory_Bound,11.17,% Slots,,,0.00,5.21,
23.038079938,S0-C5,Backend_Bound.Core_Bound,20.30,% Slots,,,0.00,5.21,
23.038079938,S0-C5,Retiring.Microcode_Sequencer,9.65,% Slots,,idq.ms_uops,0.00,5.23,
23.038079938,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.27,
23.038079938,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
23.038079938,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.53,% Clocks,,idq.ms_switches,0.00,5.27,
23.038079938,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
23.038079938,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.038079938,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
23.038079938,S0-C6,Frontend_Bound,25.61,% Slots,,,0.00,5.22,
23.038079938,S0-C6,Backend_Bound,20.87,% Slots,,,0.00,5.22,
23.038079938,S0-C6,Retiring,43.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
23.038079938,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.76,% Slots,,,0.00,5.22,
23.038079938,S0-C6,Backend_Bound.Core_Bound,12.81,% Slots,,,0.00,5.22,
23.038079938,S0-C6,Retiring.Microcode_Sequencer,7.64,% Slots,,idq.ms_uops,0.00,5.23,<==
23.038079938,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.84,% Clocks,,idq.ms_switches,0.00,5.27,
23.038079938,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.96,% Core_Clocks,,,0.00,5.24,
23.038079938,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.82,% Core_Clocks,,,0.00,5.23,
23.038079938,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S0-C7,Frontend_Bound,49.43,% Slots,,,0.00,5.21,
23.038079938,S0-C7,Bad_Speculation,13.02,% Slots,,,0.00,5.21,
23.038079938,S0-C7,Backend_Bound,26.49,% Slots,,,0.00,5.21,
23.038079938,S0-C7,Retiring,24.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
23.038079938,S0-C7,Frontend_Bound.Frontend_Latency,35.91,% Slots,,rs_events.empty_end,0.00,5.21,
23.038079938,S0-C7,Bad_Speculation.Branch_Mispredicts,12.84,% Slots,,br_misp_retired.all_branches,0.00,5.21,
23.038079938,S0-C7,Backend_Bound.Memory_Bound,10.53,% Slots,,,0.00,5.21,
23.038079938,S0-C7,Backend_Bound.Core_Bound,15.96,% Slots,,,0.00,5.21,
23.038079938,S0-C7,Retiring.Microcode_Sequencer,8.05,% Slots,,idq.ms_uops,0.00,5.24,
23.038079938,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.26,
23.038079938,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.55,% Clocks,,itlb_misses.walk_completed,0.00,5.23,
23.038079938,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
23.038079938,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.62,% Clocks,,idq.ms_switches,0.00,5.26,<==
23.038079938,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
23.038079938,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
23.038079938,S1-C0,Backend_Bound,46.21,% Slots,,,0.00,5.22,
23.038079938,S1-C0,Backend_Bound.Memory_Bound,34.14,% Slots,,,0.00,5.22,
23.038079938,S1-C0,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,5.22,
23.038079938,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,19.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,<==
23.038079938,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,9.86,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.88,
23.038079938,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.038079938,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C1,Frontend_Bound,24.88,% Slots,,,0.00,5.22,
23.038079938,S1-C1,Bad_Speculation,10.81,% Slots,,,0.00,5.22,
23.038079938,S1-C1,Backend_Bound,27.99,% Slots,,,0.00,5.22,
23.038079938,S1-C1,Retiring,28.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
23.038079938,S1-C1,Frontend_Bound.Frontend_Latency,15.83,% Slots,,rs_events.empty_end,0.00,5.22,
23.038079938,S1-C1,Frontend_Bound.Frontend_Bandwidth,22.62,% Slots,,,0.00,5.22,
23.038079938,S1-C1,Bad_Speculation.Branch_Mispredicts,10.63,% Slots,,br_misp_retired.all_branches,0.00,5.22,
23.038079938,S1-C1,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.22,
23.038079938,S1-C1,Backend_Bound.Core_Bound,15.51,% Slots,,,0.00,5.22,
23.038079938,S1-C1,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.22,<==
23.038079938,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.27,
23.038079938,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
23.038079938,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.16,% Clocks,,idq.ms_switches,0.00,5.27,
23.038079938,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.78,% Core_Clocks,,,0.00,5.24,
23.038079938,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
23.038079938,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.038079938,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C2,Frontend_Bound,33.68,% Slots,,,0.00,5.22,
23.038079938,S1-C2,Bad_Speculation,16.84,% Slots,,,0.00,5.22,
23.038079938,S1-C2,Backend_Bound,11.28,% Slots,,,0.00,5.22,
23.038079938,S1-C2,Retiring,29.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
23.038079938,S1-C2,Frontend_Bound.Frontend_Latency,15.96,% Slots,,rs_events.empty_end,0.00,5.22,
23.038079938,S1-C2,Bad_Speculation.Branch_Mispredicts,16.62,% Slots,,br_misp_retired.all_branches,0.00,5.22,
23.038079938,S1-C2,Retiring.Microcode_Sequencer,7.77,% Slots,,idq.ms_uops,0.00,5.23,
23.038079938,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
23.038079938,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.26,<==
23.038079938,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C3,Frontend_Bound,25.77,% Slots,,,0.00,5.23,
23.038079938,S1-C3,Backend_Bound,22.80,% Slots,,,0.00,5.23,
23.038079938,S1-C3,Retiring,35.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
23.038079938,S1-C3,Backend_Bound.Core_Bound,16.20,% Slots,,,0.00,5.22,
23.038079938,S1-C3,Retiring.Microcode_Sequencer,8.01,% Slots,,idq.ms_uops,0.00,5.22,<==
23.038079938,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.21,% Clocks,,idq.ms_switches,0.00,5.27,
23.038079938,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C4,Frontend_Bound,20.91,% Slots,,,0.00,5.22,
23.038079938,S1-C4,Bad_Speculation,16.74,% Slots,,,0.00,5.22,
23.038079938,S1-C4,Backend_Bound,32.77,% Slots,,,0.00,5.22,
23.038079938,S1-C4,Retiring,26.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
23.038079938,S1-C4,Frontend_Bound.Frontend_Latency,18.67,% Slots,,rs_events.empty_end,0.00,5.22,
23.038079938,S1-C4,Bad_Speculation.Branch_Mispredicts,16.50,% Slots,,br_misp_retired.all_branches,0.00,5.22,
23.038079938,S1-C4,Backend_Bound.Memory_Bound,11.31,% Slots,,,0.00,5.22,
23.038079938,S1-C4,Backend_Bound.Core_Bound,21.46,% Slots,,,0.00,5.22,<==
23.038079938,S1-C4,Retiring.Microcode_Sequencer,4.08,% Slots,,idq.ms_uops,0.00,5.22,
23.038079938,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
23.038079938,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.83,% Clocks,,idq.ms_switches,0.00,5.26,
23.038079938,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
23.038079938,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C5,Backend_Bound,56.35,% Slots,,,0.00,5.22,
23.038079938,S1-C5,Backend_Bound.Memory_Bound,34.32,% Slots,,,0.00,5.22,
23.038079938,S1-C5,Backend_Bound.Core_Bound,22.03,% Slots,,,0.00,5.22,
23.038079938,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
23.038079938,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C6,Frontend_Bound,22.37,% Slots,,,0.00,5.22,
23.038079938,S1-C6,Bad_Speculation,14.45,% Slots,,,0.00,5.22,
23.038079938,S1-C6,Backend_Bound,32.45,% Slots,,,0.00,5.22,
23.038079938,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.10,% Slots,,,0.00,5.22,
23.038079938,S1-C6,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.22,
23.038079938,S1-C6,Backend_Bound.Memory_Bound,20.38,% Slots,,,0.00,5.22,
23.038079938,S1-C6,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,5.22,
23.038079938,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.53,% Core_Clocks,,,0.00,5.23,
23.038079938,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
23.038079938,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C7,Frontend_Bound,32.46,% Slots,,,0.00,5.22,<==
23.038079938,S1-C7,Backend_Bound,14.29,% Slots,,,0.00,5.22,
23.038079938,S1-C7,Frontend_Bound.Frontend_Latency,16.74,% Slots,,rs_events.empty_end,0.00,5.22,
23.038079938,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.89,% Slots,,,0.00,5.22,
23.038079938,S1-C7,Backend_Bound.Memory_Bound,12.18,% Slots,,,0.00,5.22,
23.038079938,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.26,
23.038079938,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
23.038079938,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.34,% Core_Clocks,,,0.00,5.23,
23.038079938,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.30,% Core_Clocks,,,0.00,5.23,
23.038079938,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
23.038079938,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
23.038079938,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
23.038079938,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
23.038079938,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
23.038079938,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
23.038079938,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
23.038079938,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
23.038079938,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
23.038079938,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
23.038079938,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
24.550163956,S0-C0,Frontend_Bound,23.47,% Slots,,,0.00,5.31,
24.550163956,S0-C0,Backend_Bound,22.82,% Slots,,,0.00,5.31,
24.550163956,S0-C0,Retiring,51.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
24.550163956,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.21,% Slots,,,0.00,5.31,
24.550163956,S0-C0,Backend_Bound.Core_Bound,15.32,% Slots,,,0.00,5.3,
24.550163956,S0-C0,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.12,<==
24.550163956,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.97,% Clocks,,idq.ms_switches,0.00,5.09,
24.550163956,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.85,% Core_Clocks,,,0.00,5.3,
24.550163956,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.01,% Core_Clocks,,,0.00,5.29,
24.550163956,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.07,% Clocks,,,0.00,5.28,
24.550163956,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
24.550163956,S0-C1,Frontend_Bound,26.45,% Slots,,,0.00,5.31,
24.550163956,S0-C1,Backend_Bound,31.21,% Slots,,,0.00,5.31,
24.550163956,S0-C1,Retiring,44.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
24.550163956,S0-C1,Frontend_Bound.Frontend_Bandwidth,25.29,% Slots,,,0.00,5.31,
24.550163956,S0-C1,Backend_Bound.Core_Bound,22.83,% Slots,,,0.00,5.3,
24.550163956,S0-C1,Retiring.Microcode_Sequencer,7.95,% Slots,,idq.ms_uops,0.00,5.11,<==
24.550163956,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.79,% Clocks,,idq.ms_switches,0.00,5.1,
24.550163956,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.70,% Core_Clocks,,,0.00,5.29,
24.550163956,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.59,% Core_Clocks,,,0.00,5.29,
24.550163956,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.52,% Clocks,,,0.00,5.29,
24.550163956,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
24.550163956,S0-C2,Frontend_Bound,29.38,% Slots,,,0.00,5.32,
24.550163956,S0-C2,Backend_Bound,42.15,% Slots,,,0.00,5.32,
24.550163956,S0-C2,Retiring,19.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
24.550163956,S0-C2,Frontend_Bound.Frontend_Latency,18.39,% Slots,,rs_events.empty_end,0.00,5.31,
24.550163956,S0-C2,Frontend_Bound.Frontend_Bandwidth,22.83,% Slots,,,0.00,5.31,
24.550163956,S0-C2,Backend_Bound.Memory_Bound,37.48,% Slots,,,0.00,5.31,
24.550163956,S0-C2,Retiring.Microcode_Sequencer,7.01,% Slots,,idq.ms_uops,0.00,5.12,
24.550163956,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
24.550163956,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.65,% Clocks,,idq.ms_switches,0.00,5.09,
24.550163956,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
24.550163956,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
24.550163956,S0-C3,Frontend_Bound,31.20,% Slots,,,0.00,5.32,
24.550163956,S0-C3,Bad_Speculation,16.98,% Slots,,,0.00,5.32,
24.550163956,S0-C3,Backend_Bound,25.45,% Slots,,,0.00,5.32,
24.550163956,S0-C3,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
24.550163956,S0-C3,Frontend_Bound.Frontend_Latency,19.02,% Slots,,rs_events.empty_end,0.00,5.31,
24.550163956,S0-C3,Frontend_Bound.Frontend_Bandwidth,42.20,% Slots,,,0.00,5.32,
24.550163956,S0-C3,Bad_Speculation.Branch_Mispredicts,16.58,% Slots,,br_misp_retired.all_branches,0.00,5.3,
24.550163956,S0-C3,Backend_Bound.Core_Bound,15.79,% Slots,,,0.00,5.31,
24.550163956,S0-C3,Retiring.Microcode_Sequencer,8.05,% Slots,,idq.ms_uops,0.00,5.12,
24.550163956,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
24.550163956,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.89,% Clocks,,idq.ms_switches,0.00,5.1,
24.550163956,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.57,% Core_Clocks,,,0.00,5.29,<==
24.550163956,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
24.550163956,S0-C4,Frontend_Bound,24.67,% Slots,,,0.00,5.31,
24.550163956,S0-C4,Backend_Bound,49.37,% Slots,,,0.00,5.31,
24.550163956,S0-C4,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
24.550163956,S0-C4,Frontend_Bound.Frontend_Latency,21.99,% Slots,,rs_events.empty_end,0.00,5.31,
24.550163956,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.24,% Slots,,,0.00,5.31,
24.550163956,S0-C4,Backend_Bound.Memory_Bound,18.45,% Slots,,,0.00,5.3,
24.550163956,S0-C4,Backend_Bound.Core_Bound,30.91,% Slots,,,0.00,5.3,
24.550163956,S0-C4,Retiring.Microcode_Sequencer,8.26,% Slots,,idq.ms_uops,0.00,5.13,
24.550163956,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.04,% Clocks,,,0.00,5.16,
24.550163956,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
24.550163956,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.00,% Clocks,,idq.ms_switches,0.00,5.1,
24.550163956,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.78,% Core_Clocks,,,0.00,5.3,
24.550163956,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
24.550163956,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.41,% Clocks,,,0.00,5.29,<==
24.550163956,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
24.550163956,S0-C5,Frontend_Bound,34.92,% Slots,,,0.00,5.32,
24.550163956,S0-C5,Backend_Bound,39.73,% Slots,,,0.00,5.32,
24.550163956,S0-C5,Retiring,16.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
24.550163956,S0-C5,Frontend_Bound.Frontend_Latency,23.14,% Slots,,rs_events.empty_end,0.00,5.31,
24.550163956,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.62,% Slots,,,0.00,5.32,
24.550163956,S0-C5,Backend_Bound.Memory_Bound,11.76,% Slots,,,0.00,5.3,
24.550163956,S0-C5,Backend_Bound.Core_Bound,27.97,% Slots,,,0.00,5.3,<==
24.550163956,S0-C5,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.13,
24.550163956,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.16,
24.550163956,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
24.550163956,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.12,% Clocks,,idq.ms_switches,0.00,5.1,
24.550163956,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.42,% Core_Clocks,,,0.00,5.3,
24.550163956,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
24.550163956,S0-C6,Frontend_Bound,24.94,% Slots,,,0.00,5.31,
24.550163956,S0-C6,Backend_Bound,29.45,% Slots,,,0.00,5.31,
24.550163956,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.36,% Slots,,,0.00,5.31,
24.550163956,S0-C6,Backend_Bound.Memory_Bound,51.29,% Slots,,,0.00,5.31,
24.550163956,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.60,% Core_Clocks,,,0.00,5.3,
24.550163956,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.05,% Core_Clocks,,,0.00,5.29,
24.550163956,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
24.550163956,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
24.550163956,S0-C7,Frontend_Bound,28.35,% Slots,,,0.00,5.3,
24.550163956,S0-C7,Backend_Bound,46.53,% Slots,,,0.00,5.3,
24.550163956,S0-C7,Retiring,16.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
24.550163956,S0-C7,Frontend_Bound.Frontend_Latency,17.87,% Slots,,rs_events.empty_end,0.00,5.3,
24.550163956,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.24,% Slots,,,0.00,5.3,
24.550163956,S0-C7,Backend_Bound.Memory_Bound,20.22,% Slots,,,0.00,5.3,
24.550163956,S0-C7,Backend_Bound.Core_Bound,26.31,% Slots,,,0.00,5.3,
24.550163956,S0-C7,Retiring.Microcode_Sequencer,7.25,% Slots,,idq.ms_uops,0.00,5.13,
24.550163956,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
24.550163956,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.24,% Clocks,,idq.ms_switches,0.00,5.1,
24.550163956,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
24.550163956,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.28,% Clocks,,,0.00,5.3,<==
24.550163956,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
24.550163956,S1-C0,Frontend_Bound,23.56,% Slots,,,0.00,5.31,
24.550163956,S1-C0,Backend_Bound,42.17,% Slots,,,0.00,5.31,
24.550163956,S1-C0,Retiring,34.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
24.550163956,S1-C0,Frontend_Bound.Frontend_Latency,21.16,% Slots,,rs_events.empty_end,0.00,5.31,
24.550163956,S1-C0,Backend_Bound.Memory_Bound,27.00,% Slots,,,0.00,5.31,
24.550163956,S1-C0,Backend_Bound.Core_Bound,15.17,% Slots,,,0.00,5.31,
24.550163956,S1-C0,Retiring.Microcode_Sequencer,8.75,% Slots,,idq.ms_uops,0.00,5.13,
24.550163956,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.29,% Clocks,,idq.ms_switches,0.00,5.1,
24.550163956,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
24.550163956,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.48,% Clocks,,,0.00,5.29,
24.550163956,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
24.550163956,S1-C1,Backend_Bound,57.47,% Slots,,,0.00,5.31,
24.550163956,S1-C1,Retiring,21.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
24.550163956,S1-C1,Backend_Bound.Memory_Bound,23.13,% Slots,,,0.00,5.31,
24.550163956,S1-C1,Backend_Bound.Core_Bound,34.34,% Slots,,,0.00,5.31,<==
24.550163956,S1-C1,Retiring.Microcode_Sequencer,8.93,% Slots,,idq.ms_uops,0.00,5.13,
24.550163956,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.40,% Clocks,,idq.ms_switches,0.00,5.11,
24.550163956,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
24.550163956,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
24.550163956,S1-C2,Backend_Bound,58.74,% Slots,,,0.00,5.31,
24.550163956,S1-C2,Retiring,21.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
24.550163956,S1-C2,Backend_Bound.Memory_Bound,12.29,% Slots,,,0.00,5.31,
24.550163956,S1-C2,Backend_Bound.Core_Bound,46.45,% Slots,,,0.00,5.31,<==
24.550163956,S1-C2,Retiring.Microcode_Sequencer,8.81,% Slots,,idq.ms_uops,0.00,5.13,
24.550163956,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.75,% Clocks,,idq.ms_switches,0.00,5.11,
24.550163956,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
24.550163956,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
24.550163956,S1-C3,Backend_Bound,55.41,% Slots,,,0.00,5.31,
24.550163956,S1-C3,Retiring,21.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
24.550163956,S1-C3,Backend_Bound.Memory_Bound,13.47,% Slots,,,0.00,5.31,
24.550163956,S1-C3,Backend_Bound.Core_Bound,41.94,% Slots,,,0.00,5.31,<==
24.550163956,S1-C3,Retiring.Microcode_Sequencer,8.38,% Slots,,idq.ms_uops,0.00,5.13,
24.550163956,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.10,% Clocks,,idq.ms_switches,0.00,5.11,
24.550163956,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
24.550163956,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
24.550163956,S1-C4,Backend_Bound,59.74,% Slots,,,0.00,5.31,
24.550163956,S1-C4,Retiring,22.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
24.550163956,S1-C4,Backend_Bound.Memory_Bound,12.00,% Slots,,,0.00,5.31,
24.550163956,S1-C4,Backend_Bound.Core_Bound,47.75,% Slots,,,0.00,5.31,<==
24.550163956,S1-C4,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.14,
24.550163956,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.00,% Clocks,,idq.ms_switches,0.00,5.11,
24.550163956,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
24.550163956,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
24.550163956,S1-C5,Frontend_Bound,20.11,% Slots,,,0.00,5.31,
24.550163956,S1-C5,Backend_Bound,35.75,% Slots,,,0.00,5.31,
24.550163956,S1-C5,Retiring,43.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
24.550163956,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.72,% Slots,,,0.00,5.31,
24.550163956,S1-C5,Backend_Bound.Core_Bound,27.73,% Slots,,,0.00,5.31,
24.550163956,S1-C5,Retiring.Microcode_Sequencer,8.39,% Slots,,idq.ms_uops,0.00,5.14,<==
24.550163956,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.64,% Clocks,,idq.ms_switches,0.00,5.11,
24.550163956,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.29,% Core_Clocks,,,0.00,5.3,
24.550163956,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.64,% Core_Clocks,,,0.00,5.3,
24.550163956,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.55,% Clocks,,,0.00,5.29,
24.550163956,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
24.550163956,S1-C6,Backend_Bound,49.50,% Slots,,,0.00,5.31,
24.550163956,S1-C6,Retiring,23.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
24.550163956,S1-C6,Backend_Bound.Memory_Bound,13.64,% Slots,,,0.00,5.31,
24.550163956,S1-C6,Backend_Bound.Core_Bound,35.86,% Slots,,,0.00,5.31,<==
24.550163956,S1-C6,Retiring.Microcode_Sequencer,9.44,% Slots,,idq.ms_uops,0.00,5.14,
24.550163956,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.79,% Clocks,,idq.ms_switches,0.00,5.12,
24.550163956,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
24.550163956,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
24.550163956,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
24.550163956,S1-C7,Frontend_Bound,33.05,% Slots,,,0.00,5.31,<==
24.550163956,S1-C7,Backend_Bound,15.54,% Slots,,,0.00,5.31,
24.550163956,S1-C7,Frontend_Bound.Frontend_Latency,17.48,% Slots,,rs_events.empty_end,0.00,5.31,
24.550163956,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.31,
24.550163956,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.18,
24.550163956,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
24.550163956,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.99,% Core_Clocks,,,0.00,5.3,
24.550163956,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
24.550163956,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
24.550163956,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
24.550163956,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
24.550163956,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
24.550163956,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
24.550163956,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
24.550163956,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
24.550163956,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
24.550163956,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
24.550163956,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
24.550163956,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
24.550163956,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
24.550163956,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
24.550163956,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
24.550163956,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
24.550163956,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
26.090092679,S0-C0,Frontend_Bound,25.05,% Slots,,,0.00,5.17,
26.090092679,S0-C0,Backend_Bound,22.58,% Slots,,,0.00,5.17,
26.090092679,S0-C0,Retiring,52.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.090092679,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.17,
26.090092679,S0-C0,Backend_Bound.Core_Bound,16.86,% Slots,,,0.00,5.17,
26.090092679,S0-C0,Retiring.Microcode_Sequencer,6.73,% Slots,,idq.ms_uops,0.00,5.18,<==
26.090092679,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.23,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.24,% Core_Clocks,,,0.00,5.2,
26.090092679,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.17,% Core_Clocks,,,0.00,5.19,
26.090092679,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.42,% Clocks,,,0.00,5.2,
26.090092679,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S0-C1,Frontend_Bound,36.92,% Slots,,,0.00,5.16,
26.090092679,S0-C1,Backend_Bound,34.90,% Slots,,,0.00,5.16,
26.090092679,S0-C1,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.090092679,S0-C1,Frontend_Bound.Frontend_Latency,20.23,% Slots,,rs_events.empty_end,0.00,5.16,
26.090092679,S0-C1,Frontend_Bound.Frontend_Bandwidth,27.84,% Slots,,,0.00,5.16,
26.090092679,S0-C1,Backend_Bound.Memory_Bound,32.31,% Slots,,,0.00,5.16,
26.090092679,S0-C1,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.18,
26.090092679,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.25,% Clocks,,,0.00,5.19,
26.090092679,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.090092679,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.86,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.47,% Core_Clocks,,,0.00,5.19,<==
26.090092679,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
26.090092679,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
26.090092679,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
26.090092679,S0-C2,Frontend_Bound,34.12,% Slots,,,0.00,5.16,
26.090092679,S0-C2,Backend_Bound,36.41,% Slots,,,0.00,5.16,
26.090092679,S0-C2,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.090092679,S0-C2,Frontend_Bound.Frontend_Bandwidth,20.62,% Slots,,,0.00,5.16,
26.090092679,S0-C2,Backend_Bound.Memory_Bound,34.40,% Slots,,,0.00,5.16,
26.090092679,S0-C2,Retiring.Microcode_Sequencer,8.90,% Slots,,idq.ms_uops,0.00,5.18,
26.090092679,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.65,% Core_Clocks,,,0.00,5.19,
26.090092679,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,<==
26.090092679,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
26.090092679,S0-C3,Frontend_Bound,25.48,% Slots,,,0.00,5.17,
26.090092679,S0-C3,Backend_Bound,49.70,% Slots,,,0.00,5.17,
26.090092679,S0-C3,Retiring,38.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.090092679,S0-C3,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.17,
26.090092679,S0-C3,Backend_Bound.Memory_Bound,18.83,% Slots,,,0.00,5.17,
26.090092679,S0-C3,Backend_Bound.Core_Bound,30.87,% Slots,,,0.00,5.17,<==
26.090092679,S0-C3,Retiring.Microcode_Sequencer,7.88,% Slots,,idq.ms_uops,0.00,5.18,
26.090092679,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
26.090092679,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.73,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
26.090092679,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S0-C4,Frontend_Bound,21.50,% Slots,,,0.00,5.17,
26.090092679,S0-C4,Backend_Bound,54.85,% Slots,,,0.00,5.17,<==
26.090092679,S0-C4,Retiring,43.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
26.090092679,S0-C4,Frontend_Bound.Frontend_Latency,18.21,% Slots,,rs_events.empty_end,0.00,5.17,
26.090092679,S0-C4,Backend_Bound.Memory_Bound,27.72,% Slots,,,0.00,5.17,
26.090092679,S0-C4,Backend_Bound.Core_Bound,27.13,% Slots,,,0.00,5.17,
26.090092679,S0-C4,Retiring.Microcode_Sequencer,8.62,% Slots,,idq.ms_uops,0.00,5.19,
26.090092679,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.15,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
26.090092679,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
26.090092679,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S0-C5,Frontend_Bound,36.82,% Slots,,,0.00,5.17,
26.090092679,S0-C5,Backend_Bound,35.92,% Slots,,,0.00,5.17,
26.090092679,S0-C5,Retiring,12.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.090092679,S0-C5,Frontend_Bound.Frontend_Latency,20.21,% Slots,,rs_events.empty_end,0.00,5.17,
26.090092679,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.96,% Slots,,,0.00,5.17,
26.090092679,S0-C5,Backend_Bound.Memory_Bound,28.51,% Slots,,,0.00,5.17,
26.090092679,S0-C5,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.18,
26.090092679,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.97,% Clocks,,,0.00,5.19,
26.090092679,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
26.090092679,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.19,<==
26.090092679,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.81,% Core_Clocks,,,0.00,5.19,
26.090092679,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
26.090092679,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
26.090092679,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S0-C6,Frontend_Bound,24.73,% Slots,,,0.00,5.16,
26.090092679,S0-C6,Backend_Bound,47.53,% Slots,,,0.00,5.16,<==
26.090092679,S0-C6,Retiring,8.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.090092679,S0-C6,Frontend_Bound.Frontend_Latency,17.25,% Slots,,rs_events.empty_end,0.00,5.16,
26.090092679,S0-C6,Backend_Bound.Memory_Bound,21.43,% Slots,,,0.00,5.16,
26.090092679,S0-C6,Backend_Bound.Core_Bound,26.10,% Slots,,,0.00,5.16,
26.090092679,S0-C6,Retiring.Microcode_Sequencer,7.21,% Slots,,idq.ms_uops,0.00,5.18,
26.090092679,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.38,% Clocks,,,0.00,5.19,
26.090092679,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
26.090092679,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.12,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
26.090092679,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
26.090092679,S0-C7,Frontend_Bound,27.13,% Slots,,,0.00,5.17,
26.090092679,S0-C7,Backend_Bound,24.51,% Slots,,,0.00,5.17,
26.090092679,S0-C7,Retiring,48.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
26.090092679,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.60,% Slots,,,0.00,5.17,
26.090092679,S0-C7,Backend_Bound.Memory_Bound,16.72,% Slots,,,0.00,5.17,
26.090092679,S0-C7,Retiring.Microcode_Sequencer,7.35,% Slots,,idq.ms_uops,0.00,5.19,<==
26.090092679,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.48,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.32,% Core_Clocks,,,0.00,5.2,
26.090092679,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.84,% Core_Clocks,,,0.00,5.19,
26.090092679,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
26.090092679,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C0,Frontend_Bound,28.52,% Slots,,,0.00,5.17,
26.090092679,S1-C0,Backend_Bound,19.18,% Slots,,,0.00,5.17,
26.090092679,S1-C0,Retiring,48.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.090092679,S1-C0,Frontend_Bound.Frontend_Latency,16.08,% Slots,,rs_events.empty_end,0.00,5.17,
26.090092679,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.58,% Slots,,,0.00,5.17,
26.090092679,S1-C0,Backend_Bound.Core_Bound,11.24,% Slots,,,0.00,5.17,
26.090092679,S1-C0,Retiring.Microcode_Sequencer,5.09,% Slots,,idq.ms_uops,0.00,5.18,<==
26.090092679,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.24,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.49,% Core_Clocks,,,0.00,5.19,
26.090092679,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.96,% Core_Clocks,,,0.00,5.2,
26.090092679,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.77,% Clocks,,,0.00,5.2,
26.090092679,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C1,Backend_Bound,62.68,% Slots,,,0.00,5.17,
26.090092679,S1-C1,Retiring,17.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
26.090092679,S1-C1,Backend_Bound.Memory_Bound,44.66,% Slots,,,0.00,5.17,
26.090092679,S1-C1,Backend_Bound.Core_Bound,18.02,% Slots,,,0.00,5.17,
26.090092679,S1-C1,Retiring.Microcode_Sequencer,10.91,% Slots,,idq.ms_uops,0.00,5.19,
26.090092679,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.56,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,<==
26.090092679,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C2,Backend_Bound,63.90,% Slots,,,0.00,5.17,
26.090092679,S1-C2,Retiring,16.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.090092679,S1-C2,Backend_Bound.Memory_Bound,25.59,% Slots,,,0.00,5.17,
26.090092679,S1-C2,Backend_Bound.Core_Bound,38.31,% Slots,,,0.00,5.17,<==
26.090092679,S1-C2,Retiring.Microcode_Sequencer,12.17,% Slots,,idq.ms_uops,0.00,5.18,
26.090092679,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.47,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C3,Backend_Bound,55.43,% Slots,,,0.00,5.17,
26.090092679,S1-C3,Retiring,16.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
26.090092679,S1-C3,Backend_Bound.Memory_Bound,15.84,% Slots,,,0.00,5.17,
26.090092679,S1-C3,Backend_Bound.Core_Bound,39.58,% Slots,,,0.00,5.17,<==
26.090092679,S1-C3,Retiring.Microcode_Sequencer,11.97,% Slots,,idq.ms_uops,0.00,5.19,
26.090092679,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.47,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C4,Frontend_Bound,21.07,% Slots,,,0.00,5.17,
26.090092679,S1-C4,Backend_Bound,50.64,% Slots,,,0.00,5.17,
26.090092679,S1-C4,Retiring,16.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
26.090092679,S1-C4,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.17,
26.090092679,S1-C4,Backend_Bound.Core_Bound,28.19,% Slots,,,0.00,5.17,<==
26.090092679,S1-C4,Retiring.Microcode_Sequencer,11.65,% Slots,,idq.ms_uops,0.00,5.19,
26.090092679,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.85,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
26.090092679,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C5,Backend_Bound,60.63,% Slots,,,0.00,5.17,<==
26.090092679,S1-C5,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
26.090092679,S1-C5,Backend_Bound.Memory_Bound,29.17,% Slots,,,0.00,5.17,
26.090092679,S1-C5,Backend_Bound.Core_Bound,31.47,% Slots,,,0.00,5.17,
26.090092679,S1-C5,Retiring.Microcode_Sequencer,11.86,% Slots,,idq.ms_uops,0.00,5.19,
26.090092679,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.01,% Clocks,,idq.ms_switches,0.00,5.19,
26.090092679,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
26.090092679,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C6,Backend_Bound,55.28,% Slots,,,0.00,5.17,<==
26.090092679,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C7,Frontend_Bound,29.98,% Slots,,,0.00,5.17,
26.090092679,S1-C7,Backend_Bound,25.64,% Slots,,,0.00,5.17,
26.090092679,S1-C7,Frontend_Bound.Frontend_Latency,17.04,% Slots,,rs_events.empty_end,0.00,5.17,<==
26.090092679,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.18,% Slots,,,0.00,5.17,
26.090092679,S1-C7,Backend_Bound.Memory_Bound,60.23,% Slots,,,0.00,5.17,
26.090092679,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.19,
26.090092679,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
26.090092679,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.84,% Core_Clocks,,,0.00,5.2,
26.090092679,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.05,% Core_Clocks,,,0.00,5.19,
26.090092679,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
26.090092679,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
26.090092679,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
26.090092679,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
26.090092679,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
26.090092679,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
26.090092679,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
26.090092679,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
26.090092679,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
26.090092679,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
27.590592069,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.92,% Slots,,,0.00,5.34,
27.590592069,S0-C0,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.07,
27.590592069,S0-C0,Backend_Bound.Core_Bound,22.25,% Slots,,,0.00,5.07,
27.590592069,S0-C0,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.34,<==
27.590592069,S0-C0,Backend_Bound,34.71,% Slots,,,0.00,5.34,
27.590592069,S0-C0,Retiring,39.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
27.590592069,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.17,% Clocks,,idq.ms_switches,0.00,5.25,
27.590592069,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.10,% Core_Clocks,,,0.00,5.34,
27.590592069,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.99,% Core_Clocks,,,0.00,5.34,
27.590592069,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
27.590592069,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.30,% Clocks,,,0.00,5.33,
27.590592069,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
27.590592069,S0-C1,Frontend_Bound,24.38,% Slots,,,0.00,5.33,
27.590592069,S0-C1,Backend_Bound,19.92,% Slots,,,0.00,5.33,
27.590592069,S0-C1,Retiring,52.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
27.590592069,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.15,% Slots,,,0.00,5.33,
27.590592069,S0-C1,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.08,
27.590592069,S0-C1,Retiring.Microcode_Sequencer,7.35,% Slots,,idq.ms_uops,0.00,5.34,<==
27.590592069,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.18,% Clocks,,idq.ms_switches,0.00,5.26,
27.590592069,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.13,% Core_Clocks,,,0.00,5.33,
27.590592069,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.33,% Core_Clocks,,,0.00,5.34,
27.590592069,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.71,% Clocks,,,0.00,5.33,
27.590592069,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
27.590592069,S0-C2,Frontend_Bound,35.16,% Slots,,,0.00,5.34,
27.590592069,S0-C2,Backend_Bound,41.59,% Slots,,,0.00,5.34,<==
27.590592069,S0-C2,Retiring,31.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
27.590592069,S0-C2,Frontend_Bound.Frontend_Latency,32.05,% Slots,,rs_events.empty_end,0.00,5.33,
27.590592069,S0-C2,Backend_Bound.Memory_Bound,18.36,% Slots,,,0.00,5.07,
27.590592069,S0-C2,Backend_Bound.Core_Bound,23.24,% Slots,,,0.00,5.07,
27.590592069,S0-C2,Retiring.Microcode_Sequencer,3.73,% Slots,,idq.ms_uops,0.00,5.34,
27.590592069,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.32,
27.590592069,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
27.590592069,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.23,% Clocks,,idq.ms_switches,0.00,5.26,
27.590592069,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
27.590592069,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.88,% Clocks,,,0.00,5.32,
27.590592069,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
27.590592069,S0-C3,Frontend_Bound,37.04,% Slots,,,0.00,5.34,
27.590592069,S0-C3,Backend_Bound,38.65,% Slots,,,0.00,5.34,
27.590592069,S0-C3,Retiring,24.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
27.590592069,S0-C3,Frontend_Bound.Frontend_Latency,60.35,% Slots,,rs_events.empty_end,0.00,5.33,
27.590592069,S0-C3,Backend_Bound.Memory_Bound,58.48,% Slots,,,0.00,5.07,
27.590592069,S0-C3,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.34,
27.590592069,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.70,% Clocks,,,0.00,5.32,
27.590592069,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
27.590592069,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.22,% Clocks,,idq.ms_switches,0.00,5.26,
27.590592069,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,<==
27.590592069,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
27.590592069,S0-C4,Frontend_Bound,21.68,% Slots,,,0.00,5.34,
27.590592069,S0-C4,Backend_Bound,55.80,% Slots,,,0.00,5.34,
27.590592069,S0-C4,Retiring,25.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
27.590592069,S0-C4,Frontend_Bound.Frontend_Latency,25.12,% Slots,,rs_events.empty_end,0.00,5.33,
27.590592069,S0-C4,Backend_Bound.Core_Bound,82.12,% Slots,,,0.00,5.07,
27.590592069,S0-C4,Retiring.Microcode_Sequencer,10.08,% Slots,,idq.ms_uops,0.00,5.34,
27.590592069,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.32,
27.590592069,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
27.590592069,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.88,% Clocks,,idq.ms_switches,0.00,5.26,
27.590592069,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.00,% Clocks,,,0.00,5.33,<==
27.590592069,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
27.590592069,S0-C5,Backend_Bound,59.48,% Slots,,,0.00,5.34,
27.590592069,S0-C5,Backend_Bound.Core_Bound,88.34,% Slots,,,0.00,5.07,
27.590592069,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.92,% Clocks,,,0.00,5.33,<==
27.590592069,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
27.590592069,S0-C6,Frontend_Bound,32.85,% Slots,,,0.00,5.34,
27.590592069,S0-C6,Backend_Bound,36.34,% Slots,,,0.00,5.34,
27.590592069,S0-C6,Retiring,28.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
27.590592069,S0-C6,Frontend_Bound.Frontend_Latency,32.51,% Slots,,rs_events.empty_end,0.00,5.33,
27.590592069,S0-C6,Backend_Bound.Memory_Bound,48.71,% Slots,,,0.00,5.07,<==
27.590592069,S0-C6,Retiring.Microcode_Sequencer,8.10,% Slots,,idq.ms_uops,0.00,5.34,
27.590592069,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.69,% Clocks,,,0.00,5.33,
27.590592069,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
27.590592069,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.99,% Clocks,,idq.ms_switches,0.00,5.27,
27.590592069,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
27.590592069,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
27.590592069,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
27.590592069,S0-C7,Frontend_Bound,26.93,% Slots,,,0.00,5.33,
27.590592069,S0-C7,Backend_Bound,51.16,% Slots,,,0.00,5.33,<==
27.590592069,S0-C7,Retiring,16.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
27.590592069,S0-C7,Frontend_Bound.Frontend_Latency,27.08,% Slots,,rs_events.empty_end,0.00,5.33,
27.590592069,S0-C7,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.34,
27.590592069,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
27.590592069,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.15,% Clocks,,idq.ms_switches,0.00,5.27,
27.590592069,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C0,Frontend_Bound,22.80,% Slots,,,0.00,5.34,
27.590592069,S1-C0,Backend_Bound,27.22,% Slots,,,0.00,5.34,
27.590592069,S1-C0,Retiring,49.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
27.590592069,S1-C0,Backend_Bound.Memory_Bound,43.55,% Slots,,,0.00,5.07,
27.590592069,S1-C0,Retiring.Microcode_Sequencer,7.76,% Slots,,idq.ms_uops,0.00,5.34,<==
27.590592069,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.86,% Clocks,,idq.ms_switches,0.00,5.26,
27.590592069,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
27.590592069,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
27.590592069,S1-C1,Backend_Bound,51.53,% Slots,,,0.00,5.34,
27.590592069,S1-C1,Retiring,24.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
27.590592069,S1-C1,Backend_Bound.Memory_Bound,52.92,% Slots,,,0.00,5.07,
27.590592069,S1-C1,Retiring.Microcode_Sequencer,9.36,% Slots,,idq.ms_uops,0.00,5.34,
27.590592069,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.17,% Clocks,,idq.ms_switches,0.00,5.27,
27.590592069,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
27.590592069,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
27.590592069,S1-C2,Frontend_Bound,30.13,% Slots,,,0.00,5.34,<==
27.590592069,S1-C2,Backend_Bound,19.75,% Slots,,,0.00,5.34,
27.590592069,S1-C2,Frontend_Bound.Frontend_Latency,15.47,% Slots,,rs_events.empty_end,0.00,5.34,
27.590592069,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.48,% Slots,,,0.00,5.34,
27.590592069,S1-C2,Backend_Bound.Memory_Bound,13.10,% Slots,,,0.00,5.07,
27.590592069,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.33,
27.590592069,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
27.590592069,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.94,% Core_Clocks,,,0.00,5.34,
27.590592069,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.23,% Core_Clocks,,,0.00,5.34,
27.590592069,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
27.590592069,S1-C3,Backend_Bound,64.32,% Slots,,,0.00,5.34,<==
27.590592069,S1-C3,Retiring,20.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
27.590592069,S1-C3,Backend_Bound.Memory_Bound,29.96,% Slots,,,0.00,5.34,
27.590592069,S1-C3,Backend_Bound.Core_Bound,34.36,% Slots,,,0.00,5.34,
27.590592069,S1-C3,Retiring.Microcode_Sequencer,8.01,% Slots,,idq.ms_uops,0.00,5.34,
27.590592069,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.17,% Clocks,,idq.ms_switches,0.00,5.27,
27.590592069,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
27.590592069,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.99,% Clocks,,,0.00,5.33,
27.590592069,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C4,Backend_Bound,69.28,% Slots,,,0.00,5.34,
27.590592069,S1-C4,Retiring,20.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
27.590592069,S1-C4,Backend_Bound.Memory_Bound,51.49,% Slots,,,0.00,5.34,
27.590592069,S1-C4,Backend_Bound.Core_Bound,17.79,% Slots,,,0.00,5.34,
27.590592069,S1-C4,Retiring.Microcode_Sequencer,10.28,% Slots,,idq.ms_uops,0.00,5.35,
27.590592069,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.07,% Clocks,,idq.ms_switches,0.00,5.27,
27.590592069,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
27.590592069,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C5,Backend_Bound,47.79,% Slots,,,0.00,5.34,<==
27.590592069,S1-C5,Retiring,26.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
27.590592069,S1-C5,Retiring.Microcode_Sequencer,11.71,% Slots,,idq.ms_uops,0.00,5.35,
27.590592069,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.27,
27.590592069,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C6,Frontend_Bound,20.64,% Slots,,,0.00,5.34,
27.590592069,S1-C6,Backend_Bound,46.54,% Slots,,,0.00,5.34,
27.590592069,S1-C6,Retiring,21.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
27.590592069,S1-C6,Frontend_Bound.Frontend_Latency,26.25,% Slots,,rs_events.empty_end,0.00,5.34,
27.590592069,S1-C6,Retiring.Microcode_Sequencer,8.06,% Slots,,idq.ms_uops,0.00,5.34,
27.590592069,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
27.590592069,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.40,% Clocks,,idq.ms_switches,0.00,5.28,
27.590592069,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
27.590592069,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C7,Frontend_Bound,21.20,% Slots,,,0.00,5.34,
27.590592069,S1-C7,Backend_Bound,46.69,% Slots,,,0.00,5.34,
27.590592069,S1-C7,Retiring,25.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.590592069,S1-C7,Frontend_Bound.Frontend_Latency,27.26,% Slots,,rs_events.empty_end,0.00,5.34,
27.590592069,S1-C7,Backend_Bound.Memory_Bound,40.21,% Slots,,,0.00,5.34,
27.590592069,S1-C7,Retiring.Microcode_Sequencer,10.07,% Slots,,idq.ms_uops,0.00,5.33,
27.590592069,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.30,% Clocks,,idq.ms_switches,0.00,5.28,
27.590592069,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
27.590592069,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
27.590592069,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
27.590592069,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
27.590592069,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
27.590592069,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C0,Frontend_Bound,40.38,% Slots,,,0.00,5.33,
29.089473162,S0-C0,Backend_Bound,37.58,% Slots,,,0.00,5.33,
29.089473162,S0-C0,Retiring,20.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
29.089473162,S0-C0,Frontend_Bound.Frontend_Latency,92.00,% Slots,,rs_events.empty_end,0.00,5.33,
29.089473162,S0-C0,Retiring.Microcode_Sequencer,8.02,% Slots,,idq.ms_uops,0.00,5.07,
29.089473162,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.40,% Clocks,,idq.ms_switches,0.00,5.06,<==
29.089473162,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
29.089473162,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
29.089473162,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
29.089473162,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C1,Frontend_Bound,25.35,% Slots,,,0.00,5.33,
29.089473162,S0-C1,Backend_Bound,19.40,% Slots,,,0.00,5.33,
29.089473162,S0-C1,Retiring,25.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
29.089473162,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.13,% Slots,,,0.00,5.07,
29.089473162,S0-C1,Backend_Bound.Memory_Bound,11.32,% Slots,,,0.00,5.32,
29.089473162,S0-C1,Retiring.Microcode_Sequencer,8.30,% Slots,,idq.ms_uops,0.00,5.07,<==
29.089473162,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.56,% Clocks,,idq.ms_switches,0.00,5.06,
29.089473162,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.34,% Core_Clocks,,,0.00,5.33,
29.089473162,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.98,% Core_Clocks,,,0.00,5.33,
29.089473162,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
29.089473162,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C2,Frontend_Bound,42.97,% Slots,,,0.00,5.33,
29.089473162,S0-C2,Backend_Bound,25.95,% Slots,,,0.00,5.33,
29.089473162,S0-C2,Retiring,26.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
29.089473162,S0-C2,Frontend_Bound.Frontend_Latency,48.41,% Slots,,rs_events.empty_end,0.00,5.33,
29.089473162,S0-C2,Retiring.Microcode_Sequencer,9.35,% Slots,,idq.ms_uops,0.00,5.07,
29.089473162,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
29.089473162,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.90,% Clocks,,idq.ms_switches,0.00,5.06,<==
29.089473162,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C3,Frontend_Bound,36.00,% Slots,,,0.00,5.34,
29.089473162,S0-C3,Backend_Bound,40.94,% Slots,,,0.00,5.34,
29.089473162,S0-C3,Retiring,24.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
29.089473162,S0-C3,Frontend_Bound.Frontend_Latency,91.58,% Slots,,rs_events.empty_end,0.00,5.33,
29.089473162,S0-C3,Retiring.Microcode_Sequencer,7.83,% Slots,,idq.ms_uops,0.00,5.07,
29.089473162,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.27,% Clocks,,idq.ms_switches,0.00,5.06,
29.089473162,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
29.089473162,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
29.089473162,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C4,Frontend_Bound,42.29,% Slots,,,0.00,5.33,
29.089473162,S0-C4,Bad_Speculation,12.18,% Slots,,,0.00,5.33,
29.089473162,S0-C4,Backend_Bound,31.81,% Slots,,,0.00,5.33,
29.089473162,S0-C4,Retiring,28.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
29.089473162,S0-C4,Frontend_Bound.Frontend_Latency,45.80,% Slots,,rs_events.empty_end,0.00,5.33,
29.089473162,S0-C4,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.33,
29.089473162,S0-C4,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.07,
29.089473162,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
29.089473162,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.54,% Clocks,,idq.ms_switches,0.00,5.07,<==
29.089473162,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
29.089473162,S0-C5,Frontend_Bound,38.86,% Slots,,,0.00,5.33,
29.089473162,S0-C5,Backend_Bound,33.95,% Slots,,,0.00,5.33,
29.089473162,S0-C5,Retiring,19.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
29.089473162,S0-C5,Frontend_Bound.Frontend_Latency,15.42,% Slots,,rs_events.empty_end,0.00,5.33,
29.089473162,S0-C5,Backend_Bound.Core_Bound,24.07,% Slots,,,0.00,5.33,
29.089473162,S0-C5,Retiring.Microcode_Sequencer,7.53,% Slots,,idq.ms_uops,0.00,5.07,
29.089473162,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.76,% Clocks,,idq.ms_switches,0.00,5.06,<==
29.089473162,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.78,% Clocks,,,0.00,5.07,
29.089473162,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C6,Frontend_Bound,38.45,% Slots,,,0.00,5.32,
29.089473162,S0-C6,Backend_Bound,39.64,% Slots,,,0.00,5.32,
29.089473162,S0-C6,Retiring,28.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
29.089473162,S0-C6,Frontend_Bound.Frontend_Latency,30.89,% Slots,,rs_events.empty_end,0.00,5.32,
29.089473162,S0-C6,Backend_Bound.Memory_Bound,24.28,% Slots,,,0.00,5.32,<==
29.089473162,S0-C6,Backend_Bound.Core_Bound,15.37,% Slots,,,0.00,5.32,
29.089473162,S0-C6,Retiring.Microcode_Sequencer,9.77,% Slots,,idq.ms_uops,0.00,5.07,
29.089473162,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
29.089473162,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.14,% Clocks,,idq.ms_switches,0.00,5.06,
29.089473162,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
29.089473162,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
29.089473162,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.38,% Clocks,,,0.00,5.07,
29.089473162,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C7,Frontend_Bound,40.61,% Slots,,,0.00,5.34,<==
29.089473162,S0-C7,Bad_Speculation,10.24,% Slots,,,0.00,5.34,
29.089473162,S0-C7,Backend_Bound,29.44,% Slots,,,0.00,5.34,
29.089473162,S0-C7,Retiring,29.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
29.089473162,S0-C7,Frontend_Bound.Frontend_Latency,19.49,% Slots,,rs_events.empty_end,0.00,5.33,
29.089473162,S0-C7,Frontend_Bound.Frontend_Bandwidth,23.91,% Slots,,,0.00,5.34,
29.089473162,S0-C7,Bad_Speculation.Branch_Mispredicts,9.97,% Slots,,br_misp_retired.all_branches,0.00,5.34,
29.089473162,S0-C7,Backend_Bound.Memory_Bound,16.61,% Slots,,,0.00,5.33,
29.089473162,S0-C7,Backend_Bound.Core_Bound,12.83,% Slots,,,0.00,5.33,
29.089473162,S0-C7,Retiring.Microcode_Sequencer,10.63,% Slots,,idq.ms_uops,0.00,5.07,
29.089473162,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.25,% Clocks,,idq.ms_switches,0.00,5.06,
29.089473162,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.43,% Core_Clocks,,,0.00,5.33,
29.089473162,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,49.85,% Core_Clocks,,,0.00,5.33,
29.089473162,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
29.089473162,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
29.089473162,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C0,Frontend_Bound,37.12,% Slots,,,0.00,5.33,
29.089473162,S1-C0,Backend_Bound,32.21,% Slots,,,0.00,5.33,
29.089473162,S1-C0,Frontend_Bound.Frontend_Latency,49.30,% Slots,,rs_events.empty_end,0.00,5.33,
29.089473162,S1-C0,Frontend_Bound.Frontend_Bandwidth,31.24,% Slots,,,0.00,5.33,
29.089473162,S1-C0,Backend_Bound.Memory_Bound,45.16,% Slots,,,0.00,5.33,
29.089473162,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.06,
29.089473162,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
29.089473162,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.18,% Core_Clocks,,,0.00,5.33,
29.089473162,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
29.089473162,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
29.089473162,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
29.089473162,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C1,Frontend_Bound,38.38,% Slots,,,0.00,5.33,
29.089473162,S1-C1,Bad_Speculation,14.38,% Slots,,,0.00,5.33,
29.089473162,S1-C1,Backend_Bound,20.55,% Slots,,,0.00,5.33,
29.089473162,S1-C1,Retiring,31.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
29.089473162,S1-C1,Frontend_Bound.Frontend_Latency,20.25,% Slots,,rs_events.empty_end,0.00,5.33,
29.089473162,S1-C1,Frontend_Bound.Frontend_Bandwidth,36.98,% Slots,,,0.00,5.33,<==
29.089473162,S1-C1,Bad_Speculation.Branch_Mispredicts,13.87,% Slots,,br_misp_retired.all_branches,0.00,5.33,
29.089473162,S1-C1,Backend_Bound.Memory_Bound,21.28,% Slots,,,0.00,5.33,
29.089473162,S1-C1,Retiring.Microcode_Sequencer,1.84,% Slots,,idq.ms_uops,0.00,5.07,
29.089473162,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
29.089473162,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.07,
29.089473162,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.00,% Core_Clocks,,,0.00,5.33,
29.089473162,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.26,% Core_Clocks,,,0.00,5.33,
29.089473162,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
29.089473162,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
29.089473162,S1-C2,Frontend_Bound,32.39,% Slots,,,0.00,5.34,<==
29.089473162,S1-C2,Backend_Bound,15.07,% Slots,,,0.00,5.34,
29.089473162,S1-C2,Frontend_Bound.Frontend_Latency,17.05,% Slots,,rs_events.empty_end,0.00,5.33,
29.089473162,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.36,% Slots,,,0.00,5.34,
29.089473162,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.06,
29.089473162,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
29.089473162,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.47,% Core_Clocks,,,0.00,5.33,
29.089473162,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C3,Frontend_Bound,37.82,% Slots,,,0.00,5.33,
29.089473162,S1-C3,Bad_Speculation,10.80,% Slots,,,0.00,5.33,
29.089473162,S1-C3,Backend_Bound,35.01,% Slots,,,0.00,5.33,
29.089473162,S1-C3,Retiring,15.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
29.089473162,S1-C3,Frontend_Bound.Frontend_Latency,31.40,% Slots,,rs_events.empty_end,0.00,5.33,
29.089473162,S1-C3,Frontend_Bound.Frontend_Bandwidth,56.59,% Slots,,,0.00,5.33,
29.089473162,S1-C3,Bad_Speculation.Branch_Mispredicts,10.51,% Slots,,br_misp_retired.all_branches,0.00,5.33,
29.089473162,S1-C3,Backend_Bound.Memory_Bound,30.36,% Slots,,,0.00,5.33,
29.089473162,S1-C3,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.07,
29.089473162,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.06,
29.089473162,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
29.089473162,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.33,% Clocks,,idq.ms_switches,0.00,5.06,
29.089473162,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.27,% Core_Clocks,,,0.00,5.33,<==
29.089473162,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
29.089473162,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
29.089473162,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C4,Frontend_Bound,42.24,% Slots,,,0.00,5.33,
29.089473162,S1-C4,Backend_Bound,29.42,% Slots,,,0.00,5.33,
29.089473162,S1-C4,Retiring,33.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
29.089473162,S1-C4,Frontend_Bound.Frontend_Latency,47.15,% Slots,,rs_events.empty_end,0.00,5.32,
29.089473162,S1-C4,Frontend_Bound.Frontend_Bandwidth,26.39,% Slots,,,0.00,5.33,
29.089473162,S1-C4,Backend_Bound.Memory_Bound,53.92,% Slots,,,0.00,5.32,
29.089473162,S1-C4,Retiring.Microcode_Sequencer,2.63,% Slots,,idq.ms_uops,0.00,5.07,
29.089473162,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.06,
29.089473162,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
29.089473162,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.13,% Clocks,,idq.ms_switches,0.00,5.06,
29.089473162,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.92,% Core_Clocks,,,0.00,5.34,
29.089473162,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
29.089473162,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C5,Frontend_Bound,20.39,% Slots,,,0.00,5.34,
29.089473162,S1-C5,Bad_Speculation,20.12,% Slots,,,0.00,5.34,
29.089473162,S1-C5,Backend_Bound,23.45,% Slots,,,0.00,5.34,
29.089473162,S1-C5,Bad_Speculation.Branch_Mispredicts,19.83,% Slots,,br_misp_retired.all_branches,0.00,5.34,
29.089473162,S1-C5,Backend_Bound.Core_Bound,43.33,% Slots,,,0.00,5.32,<==
29.089473162,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C6,Frontend_Bound,41.43,% Slots,,,0.00,5.34,
29.089473162,S1-C6,Backend_Bound,27.27,% Slots,,,0.00,5.34,
29.089473162,S1-C6,Retiring,24.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
29.089473162,S1-C6,Frontend_Bound.Frontend_Latency,42.64,% Slots,,rs_events.empty_end,0.00,5.33,
29.089473162,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.49,% Slots,,,0.00,5.34,
29.089473162,S1-C6,Backend_Bound.Core_Bound,48.31,% Slots,,,0.00,5.33,
29.089473162,S1-C6,Retiring.Microcode_Sequencer,4.71,% Slots,,idq.ms_uops,0.00,5.07,
29.089473162,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.06,<==
29.089473162,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.38,% Core_Clocks,,,0.00,5.34,
29.089473162,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.81,% Core_Clocks,,,0.00,5.33,
29.089473162,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C7,Frontend_Bound,35.51,% Slots,,,0.00,5.33,
29.089473162,S1-C7,Bad_Speculation,12.64,% Slots,,,0.00,5.33,
29.089473162,S1-C7,Backend_Bound,27.62,% Slots,,,0.00,5.33,
29.089473162,S1-C7,Frontend_Bound.Frontend_Latency,63.45,% Slots,,rs_events.empty_end,0.00,5.33,
29.089473162,S1-C7,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.33,
29.089473162,S1-C7,Backend_Bound.Memory_Bound,11.38,% Slots,,,0.00,5.33,
29.089473162,S1-C7,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.33,
29.089473162,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
29.089473162,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
29.089473162,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
29.089473162,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
29.089473162,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C0,Frontend_Bound,40.13,% Slots,,,0.00,5.06,
30.5860376,S0-C0,Bad_Speculation,11.02,% Slots,,,0.00,5.06,
30.5860376,S0-C0,Backend_Bound,30.43,% Slots,,,0.00,5.06,
30.5860376,S0-C0,Retiring,14.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
30.5860376,S0-C0,Frontend_Bound.Frontend_Latency,43.29,% Slots,,rs_events.empty_end,0.00,5.06,<==
30.5860376,S0-C0,Frontend_Bound.Frontend_Bandwidth,32.31,% Slots,,,0.00,5.06,
30.5860376,S0-C0,Bad_Speculation.Branch_Mispredicts,10.88,% Slots,,br_misp_retired.all_branches,0.00,5.06,
30.5860376,S0-C0,Backend_Bound.Memory_Bound,23.77,% Slots,,,0.00,5.06,
30.5860376,S0-C0,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,5.33,
30.5860376,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.53,% Clocks,,,0.00,5.35,
30.5860376,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.5860376,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.22,% Clocks,,idq.ms_switches,0.00,5.35,
30.5860376,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
30.5860376,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
30.5860376,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C1,Frontend_Bound,42.74,% Slots,,,0.00,5.06,
30.5860376,S0-C1,Bad_Speculation,11.90,% Slots,,,0.00,5.06,
30.5860376,S0-C1,Backend_Bound,29.19,% Slots,,,0.00,5.06,
30.5860376,S0-C1,Frontend_Bound.Frontend_Latency,63.70,% Slots,,rs_events.empty_end,0.00,5.06,
30.5860376,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.16,% Slots,,,0.00,5.06,
30.5860376,S0-C1,Bad_Speculation.Branch_Mispredicts,11.75,% Slots,,br_misp_retired.all_branches,0.00,5.06,
30.5860376,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.25,% Clocks,,,0.00,5.34,
30.5860376,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
30.5860376,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.87,% Core_Clocks,,,0.00,5.35,
30.5860376,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.95,% Core_Clocks,,,0.00,5.08,
30.5860376,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
30.5860376,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C2,Frontend_Bound,36.10,% Slots,,,0.00,5.07,
30.5860376,S0-C2,Bad_Speculation,15.17,% Slots,,,0.00,5.07,
30.5860376,S0-C2,Backend_Bound,19.45,% Slots,,,0.00,5.07,
30.5860376,S0-C2,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.07,
30.5860376,S0-C2,Frontend_Bound.Frontend_Bandwidth,28.07,% Slots,,,0.00,5.07,
30.5860376,S0-C2,Bad_Speculation.Branch_Mispredicts,15.00,% Slots,,br_misp_retired.all_branches,0.00,5.07,
30.5860376,S0-C2,Backend_Bound.Memory_Bound,20.92,% Slots,,,0.00,5.07,
30.5860376,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.68,% Clocks,,,0.00,5.34,
30.5860376,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.5860376,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.32,% Core_Clocks,,,0.00,5.35,<==
30.5860376,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.37,% Core_Clocks,,,0.00,5.08,
30.5860376,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
30.5860376,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
30.5860376,S0-C3,Frontend_Bound,44.52,% Slots,,,0.00,5.06,
30.5860376,S0-C3,Bad_Speculation,13.75,% Slots,,,0.00,5.06,
30.5860376,S0-C3,Backend_Bound,21.62,% Slots,,,0.00,5.06,
30.5860376,S0-C3,Retiring,13.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
30.5860376,S0-C3,Frontend_Bound.Frontend_Latency,28.81,% Slots,,rs_events.empty_end,0.00,5.06,
30.5860376,S0-C3,Frontend_Bound.Frontend_Bandwidth,89.59,% Slots,,,0.00,5.06,
30.5860376,S0-C3,Bad_Speculation.Branch_Mispredicts,13.13,% Slots,,br_misp_retired.all_branches,0.00,5.06,
30.5860376,S0-C3,Retiring.Microcode_Sequencer,4.85,% Slots,,idq.ms_uops,0.00,5.33,
30.5860376,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.85,% Clocks,,,0.00,5.35,
30.5860376,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.5860376,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.79,% Clocks,,idq.ms_switches,0.00,5.35,
30.5860376,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.95,% Core_Clocks,,,0.00,5.35,<==
30.5860376,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
30.5860376,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
30.5860376,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C4,Frontend_Bound,40.37,% Slots,,,0.00,5.06,
30.5860376,S0-C4,Bad_Speculation,12.37,% Slots,,,0.00,5.06,
30.5860376,S0-C4,Backend_Bound,22.63,% Slots,,,0.00,5.06,
30.5860376,S0-C4,Retiring,20.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
30.5860376,S0-C4,Frontend_Bound.Frontend_Latency,23.93,% Slots,,rs_events.empty_end,0.00,5.06,<==
30.5860376,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.88,% Slots,,,0.00,5.06,
30.5860376,S0-C4,Bad_Speculation.Branch_Mispredicts,11.70,% Slots,,br_misp_retired.all_branches,0.00,5.06,
30.5860376,S0-C4,Backend_Bound.Core_Bound,13.72,% Slots,,,0.00,5.06,
30.5860376,S0-C4,Retiring.Microcode_Sequencer,4.72,% Slots,,idq.ms_uops,0.00,5.33,
30.5860376,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.35,
30.5860376,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.5860376,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.89,% Clocks,,idq.ms_switches,0.00,5.35,
30.5860376,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.67,% Core_Clocks,,,0.00,5.35,
30.5860376,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.17,% Core_Clocks,,,0.00,5.08,
30.5860376,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C5,Frontend_Bound,40.27,% Slots,,,0.00,5.06,<==
30.5860376,S0-C5,Bad_Speculation,12.71,% Slots,,,0.00,5.06,
30.5860376,S0-C5,Backend_Bound,25.75,% Slots,,,0.00,5.06,
30.5860376,S0-C5,Retiring,16.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
30.5860376,S0-C5,Frontend_Bound.Frontend_Latency,20.42,% Slots,,rs_events.empty_end,0.00,5.06,
30.5860376,S0-C5,Frontend_Bound.Frontend_Bandwidth,19.22,% Slots,,,0.00,5.06,
30.5860376,S0-C5,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.06,
30.5860376,S0-C5,Backend_Bound.Memory_Bound,17.25,% Slots,,,0.00,5.06,
30.5860376,S0-C5,Retiring.Microcode_Sequencer,11.78,% Slots,,idq.ms_uops,0.00,5.33,
30.5860376,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.90,% Clocks,,,0.00,5.34,
30.5860376,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
30.5860376,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.78,% Clocks,,idq.ms_switches,0.00,5.34,
30.5860376,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.12,% Core_Clocks,,,0.00,5.34,
30.5860376,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.00,% Core_Clocks,,,0.00,5.08,
30.5860376,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
30.5860376,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
30.5860376,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
30.5860376,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C6,Frontend_Bound,38.50,% Slots,,,0.00,5.06,
30.5860376,S0-C6,Backend_Bound,29.02,% Slots,,,0.00,5.06,
30.5860376,S0-C6,Retiring,16.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
30.5860376,S0-C6,Frontend_Bound.Frontend_Latency,34.77,% Slots,,rs_events.empty_end,0.00,5.06,<==
30.5860376,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.67,% Slots,,,0.00,5.06,
30.5860376,S0-C6,Backend_Bound.Core_Bound,55.94,% Slots,,,0.00,5.06,
30.5860376,S0-C6,Retiring.Microcode_Sequencer,8.78,% Slots,,idq.ms_uops,0.00,5.33,
30.5860376,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.34,% Clocks,,,0.00,5.35,
30.5860376,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.5860376,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.71,% Clocks,,idq.ms_switches,0.00,5.35,
30.5860376,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C7,Frontend_Bound,47.31,% Slots,,,0.00,5.06,
30.5860376,S0-C7,Bad_Speculation,13.06,% Slots,,,0.00,5.06,
30.5860376,S0-C7,Backend_Bound,20.80,% Slots,,,0.00,5.06,
30.5860376,S0-C7,Retiring,14.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
30.5860376,S0-C7,Frontend_Bound.Frontend_Latency,24.89,% Slots,,rs_events.empty_end,0.00,5.06,<==
30.5860376,S0-C7,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.06,
30.5860376,S0-C7,Backend_Bound.Core_Bound,31.92,% Slots,,,0.00,5.06,
30.5860376,S0-C7,Retiring.Microcode_Sequencer,3.73,% Slots,,idq.ms_uops,0.00,5.33,
30.5860376,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.34,
30.5860376,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
30.5860376,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.13,% Clocks,,idq.ms_switches,0.00,5.34,
30.5860376,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
30.5860376,S1-C0,Frontend_Bound,38.23,% Slots,,,0.00,5.07,
30.5860376,S1-C0,Bad_Speculation,13.96,% Slots,,,0.00,5.07,
30.5860376,S1-C0,Backend_Bound,20.70,% Slots,,,0.00,5.07,
30.5860376,S1-C0,Retiring,28.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
30.5860376,S1-C0,Frontend_Bound.Frontend_Bandwidth,78.70,% Slots,,,0.00,5.07,
30.5860376,S1-C0,Bad_Speculation.Branch_Mispredicts,13.77,% Slots,,br_misp_retired.all_branches,0.00,5.07,
30.5860376,S1-C0,Backend_Bound.Core_Bound,15.61,% Slots,,,0.00,5.07,
30.5860376,S1-C0,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.33,
30.5860376,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.33,% Clocks,,idq.ms_switches,0.00,5.35,
30.5860376,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.57,% Core_Clocks,,,0.00,5.35,<==
30.5860376,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C1,Frontend_Bound,26.24,% Slots,,,0.00,5.07,
30.5860376,S1-C1,Bad_Speculation,18.12,% Slots,,,0.00,5.07,
30.5860376,S1-C1,Backend_Bound,15.82,% Slots,,,0.00,5.07,
30.5860376,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.96,% Slots,,,0.00,5.07,<==
30.5860376,S1-C1,Bad_Speculation.Branch_Mispredicts,17.98,% Slots,,br_misp_retired.all_branches,0.00,5.07,
30.5860376,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C2,Frontend_Bound,35.17,% Slots,,,0.00,5.07,<==
30.5860376,S1-C2,Bad_Speculation,11.29,% Slots,,,0.00,5.07,
30.5860376,S1-C2,Backend_Bound,14.51,% Slots,,,0.00,5.07,
30.5860376,S1-C2,Frontend_Bound.Frontend_Latency,18.65,% Slots,,rs_events.empty_end,0.00,5.07,
30.5860376,S1-C2,Frontend_Bound.Frontend_Bandwidth,20.00,% Slots,,,0.00,5.07,
30.5860376,S1-C2,Bad_Speculation.Branch_Mispredicts,11.02,% Slots,,br_misp_retired.all_branches,0.00,5.07,
30.5860376,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.34,
30.5860376,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.5860376,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.63,% Core_Clocks,,,0.00,5.35,
30.5860376,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C3,Frontend_Bound,34.79,% Slots,,,0.00,5.07,<==
30.5860376,S1-C3,Bad_Speculation,16.85,% Slots,,,0.00,5.07,
30.5860376,S1-C3,Backend_Bound,19.56,% Slots,,,0.00,5.07,
30.5860376,S1-C3,Bad_Speculation.Branch_Mispredicts,16.62,% Slots,,br_misp_retired.all_branches,0.00,5.07,
30.5860376,S1-C3,Backend_Bound.Core_Bound,11.03,% Slots,,,0.00,5.07,
30.5860376,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C4,Frontend_Bound,29.14,% Slots,,,0.00,5.07,<==
30.5860376,S1-C4,Bad_Speculation,19.47,% Slots,,,0.00,5.07,
30.5860376,S1-C4,Backend_Bound,15.51,% Slots,,,0.00,5.07,
30.5860376,S1-C4,Bad_Speculation.Branch_Mispredicts,19.22,% Slots,,br_misp_retired.all_branches,0.00,5.07,
30.5860376,S1-C4,Backend_Bound.Memory_Bound,55.02,% Slots,,,0.00,5.07,
30.5860376,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
30.5860376,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
30.5860376,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C5,Frontend_Bound,27.81,% Slots,,,0.00,5.07,<==
30.5860376,S1-C5,Bad_Speculation,16.95,% Slots,,,0.00,5.07,
30.5860376,S1-C5,Backend_Bound,12.47,% Slots,,,0.00,5.07,
30.5860376,S1-C5,Retiring,16.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
30.5860376,S1-C5,Bad_Speculation.Branch_Mispredicts,16.69,% Slots,,br_misp_retired.all_branches,0.00,5.07,
30.5860376,S1-C5,Backend_Bound.Core_Bound,83.96,% Slots,,,0.00,5.07,
30.5860376,S1-C5,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.33,
30.5860376,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.32,% Clocks,,idq.ms_switches,0.00,5.34,
30.5860376,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.37,% Clocks,,,0.00,5.08,
30.5860376,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C6,Frontend_Bound,29.42,% Slots,,,0.00,5.07,
30.5860376,S1-C6,Bad_Speculation,19.68,% Slots,,,0.00,5.07,
30.5860376,S1-C6,Backend_Bound,23.19,% Slots,,,0.00,5.07,
30.5860376,S1-C6,Retiring,14.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
30.5860376,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.38,% Slots,,,0.00,5.07,
30.5860376,S1-C6,Bad_Speculation.Branch_Mispredicts,19.39,% Slots,,br_misp_retired.all_branches,0.00,5.07,
30.5860376,S1-C6,Backend_Bound.Core_Bound,39.42,% Slots,,,0.00,5.07,
30.5860376,S1-C6,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.33,
30.5860376,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.45,% Clocks,,idq.ms_switches,0.00,5.35,
30.5860376,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.74,% Core_Clocks,,,0.00,5.35,
30.5860376,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.36,% Core_Clocks,,,0.00,5.08,<==
30.5860376,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C7,Frontend_Bound,21.29,% Slots,,,0.00,5.07,
30.5860376,S1-C7,Bad_Speculation,22.97,% Slots,,,0.00,5.07,
30.5860376,S1-C7,Backend_Bound,22.69,% Slots,,,0.00,5.07,
30.5860376,S1-C7,Retiring,17.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
30.5860376,S1-C7,Frontend_Bound.Frontend_Latency,21.93,% Slots,,rs_events.empty_end,0.00,5.07,
30.5860376,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.49,% Slots,,,0.00,5.07,
30.5860376,S1-C7,Bad_Speculation.Branch_Mispredicts,22.67,% Slots,,br_misp_retired.all_branches,0.00,5.07,<==
30.5860376,S1-C7,Backend_Bound.Core_Bound,39.03,% Slots,,,0.00,5.07,
30.5860376,S1-C7,Retiring.Microcode_Sequencer,6.59,% Slots,,idq.ms_uops,0.00,5.33,
30.5860376,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.77,% Clocks,,,0.00,5.34,
30.5860376,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
30.5860376,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.14,% Clocks,,idq.ms_switches,0.00,5.34,
30.5860376,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.04,% Core_Clocks,,,0.00,5.35,
30.5860376,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.48,% Core_Clocks,,,0.00,5.08,
30.5860376,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
30.5860376,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
30.5860376,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
30.5860376,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
30.5860376,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
30.5860376,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
32.079459883,S0-C0,Frontend_Bound,35.88,% Slots,,,0.00,5.37,
32.079459883,S0-C0,Backend_Bound,41.14,% Slots,,,0.00,5.37,
32.079459883,S0-C0,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S0-C0,Frontend_Bound.Frontend_Latency,53.02,% Slots,,rs_events.empty_end,0.00,5.36,
32.079459883,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.21,% Slots,,,0.00,5.37,
32.079459883,S0-C0,Backend_Bound.Memory_Bound,34.80,% Slots,,,0.00,5.1,
32.079459883,S0-C0,Retiring.Microcode_Sequencer,13.91,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.36,
32.079459883,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.92,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.83,% Core_Clocks,,,0.00,5.09,
32.079459883,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
32.079459883,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
32.079459883,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
32.079459883,S0-C1,Frontend_Bound,35.42,% Slots,,,0.00,5.37,
32.079459883,S0-C1,Backend_Bound,40.93,% Slots,,,0.00,5.37,
32.079459883,S0-C1,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S0-C1,Frontend_Bound.Frontend_Latency,50.69,% Slots,,rs_events.empty_end,0.00,5.36,
32.079459883,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.38,% Slots,,,0.00,5.37,
32.079459883,S0-C1,Backend_Bound.Memory_Bound,38.96,% Slots,,,0.00,5.09,
32.079459883,S0-C1,Retiring.Microcode_Sequencer,13.87,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.36,
32.079459883,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.65,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.08,% Core_Clocks,,,0.00,5.09,
32.079459883,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
32.079459883,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
32.079459883,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
32.079459883,S0-C2,Frontend_Bound,35.58,% Slots,,,0.00,5.37,
32.079459883,S0-C2,Backend_Bound,40.81,% Slots,,,0.00,5.37,
32.079459883,S0-C2,Retiring,15.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S0-C2,Frontend_Bound.Frontend_Latency,60.90,% Slots,,rs_events.empty_end,0.00,5.35,
32.079459883,S0-C2,Backend_Bound.Memory_Bound,38.70,% Slots,,,0.00,5.09,
32.079459883,S0-C2,Retiring.Microcode_Sequencer,12.03,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.36,
32.079459883,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.85,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
32.079459883,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
32.079459883,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
32.079459883,S0-C3,Frontend_Bound,36.85,% Slots,,,0.00,5.37,
32.079459883,S0-C3,Backend_Bound,40.33,% Slots,,,0.00,5.37,
32.079459883,S0-C3,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S0-C3,Frontend_Bound.Frontend_Latency,91.85,% Slots,,rs_events.empty_end,0.00,5.35,
32.079459883,S0-C3,Backend_Bound.Core_Bound,78.43,% Slots,,,0.00,5.09,<==
32.079459883,S0-C3,Retiring.Microcode_Sequencer,13.17,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.36,
32.079459883,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.58,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
32.079459883,S0-C4,Frontend_Bound,37.25,% Slots,,,0.00,5.37,
32.079459883,S0-C4,Backend_Bound,40.02,% Slots,,,0.00,5.37,
32.079459883,S0-C4,Retiring,16.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S0-C4,Frontend_Bound.Frontend_Latency,72.31,% Slots,,rs_events.empty_end,0.00,5.35,
32.079459883,S0-C4,Backend_Bound.Core_Bound,75.45,% Slots,,,0.00,5.09,
32.079459883,S0-C4,Retiring.Microcode_Sequencer,12.58,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.36,
32.079459883,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.30,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.55,% Clocks,,,0.00,5.35,<==
32.079459883,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
32.079459883,S0-C5,Frontend_Bound,33.96,% Slots,,,0.00,5.37,
32.079459883,S0-C5,Backend_Bound,42.58,% Slots,,,0.00,5.37,
32.079459883,S0-C5,Retiring,16.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S0-C5,Frontend_Bound.Frontend_Latency,43.71,% Slots,,rs_events.empty_end,0.00,5.35,
32.079459883,S0-C5,Backend_Bound.Memory_Bound,33.16,% Slots,,,0.00,5.09,
32.079459883,S0-C5,Retiring.Microcode_Sequencer,13.29,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.36,
32.079459883,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
32.079459883,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
32.079459883,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
32.079459883,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
32.079459883,S0-C6,Frontend_Bound,34.76,% Slots,,,0.00,5.37,
32.079459883,S0-C6,Backend_Bound,41.69,% Slots,,,0.00,5.37,
32.079459883,S0-C6,Retiring,17.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S0-C6,Frontend_Bound.Frontend_Latency,38.44,% Slots,,rs_events.empty_end,0.00,5.36,
32.079459883,S0-C6,Backend_Bound.Memory_Bound,27.29,% Slots,,,0.00,5.09,
32.079459883,S0-C6,Backend_Bound.Core_Bound,14.40,% Slots,,,0.00,5.09,
32.079459883,S0-C6,Retiring.Microcode_Sequencer,13.71,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.36,
32.079459883,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.54,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
32.079459883,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
32.079459883,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.92,% Clocks,,,0.00,5.36,
32.079459883,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
32.079459883,S0-C7,Frontend_Bound,33.88,% Slots,,,0.00,5.37,
32.079459883,S0-C7,Backend_Bound,42.35,% Slots,,,0.00,5.37,
32.079459883,S0-C7,Retiring,17.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S0-C7,Frontend_Bound.Frontend_Latency,40.47,% Slots,,rs_events.empty_end,0.00,5.35,
32.079459883,S0-C7,Backend_Bound.Memory_Bound,32.99,% Slots,,,0.00,5.09,
32.079459883,S0-C7,Retiring.Microcode_Sequencer,14.07,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.36,
32.079459883,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.28,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
32.079459883,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
32.079459883,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
32.079459883,S1-C0,Frontend_Bound,42.64,% Slots,,,0.00,5.37,
32.079459883,S1-C0,Backend_Bound,25.26,% Slots,,,0.00,5.37,
32.079459883,S1-C0,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S1-C0,Frontend_Bound.Frontend_Bandwidth,101.05,% Slots,,,0.00,5.37,<==
32.079459883,S1-C0,Backend_Bound.Memory_Bound,14.01,% Slots,,,0.00,5.09,
32.079459883,S1-C0,Backend_Bound.Core_Bound,11.25,% Slots,,,0.00,5.09,
32.079459883,S1-C0,Retiring.Microcode_Sequencer,15.58,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.05,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
32.079459883,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
32.079459883,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.14,% Clocks,,,0.00,5.36,
32.079459883,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
32.079459883,S1-C1,Frontend_Bound,39.12,% Slots,,,0.00,5.37,
32.079459883,S1-C1,Bad_Speculation,10.11,% Slots,,,0.00,5.37,
32.079459883,S1-C1,Backend_Bound,38.43,% Slots,,,0.00,5.37,
32.079459883,S1-C1,Retiring,18.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S1-C1,Frontend_Bound.Frontend_Bandwidth,83.91,% Slots,,,0.00,5.37,
32.079459883,S1-C1,Bad_Speculation.Branch_Mispredicts,9.19,% Slots,,br_misp_retired.all_branches,0.00,5.1,
32.079459883,S1-C1,Backend_Bound.Memory_Bound,30.01,% Slots,,,0.00,5.09,
32.079459883,S1-C1,Retiring.Microcode_Sequencer,15.21,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.53,% Core_Clocks,,,0.00,5.09,<==
32.079459883,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
32.079459883,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
32.079459883,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
32.079459883,S1-C2,Frontend_Bound,33.14,% Slots,,,0.00,5.37,<==
32.079459883,S1-C2,Backend_Bound,15.65,% Slots,,,0.00,5.37,
32.079459883,S1-C2,Frontend_Bound.Frontend_Latency,16.57,% Slots,,rs_events.empty_end,0.00,5.36,
32.079459883,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.71,% Slots,,,0.00,5.37,
32.079459883,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.36,
32.079459883,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.05,% Core_Clocks,,,0.00,5.09,
32.079459883,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
32.079459883,S1-C3,Frontend_Bound,36.09,% Slots,,,0.00,5.37,
32.079459883,S1-C3,Backend_Bound,40.47,% Slots,,,0.00,5.37,
32.079459883,S1-C3,Retiring,17.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S1-C3,Frontend_Bound.Frontend_Latency,31.05,% Slots,,rs_events.empty_end,0.00,5.36,
32.079459883,S1-C3,Backend_Bound.Memory_Bound,29.90,% Slots,,,0.00,5.36,
32.079459883,S1-C3,Backend_Bound.Core_Bound,10.57,% Slots,,,0.00,5.36,
32.079459883,S1-C3,Retiring.Microcode_Sequencer,13.64,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.36,
32.079459883,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.29,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
32.079459883,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
32.079459883,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
32.079459883,S1-C4,Frontend_Bound,35.40,% Slots,,,0.00,5.37,
32.079459883,S1-C4,Backend_Bound,41.37,% Slots,,,0.00,5.37,
32.079459883,S1-C4,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S1-C4,Frontend_Bound.Frontend_Latency,28.06,% Slots,,rs_events.empty_end,0.00,5.36,
32.079459883,S1-C4,Backend_Bound.Memory_Bound,23.91,% Slots,,,0.00,5.36,
32.079459883,S1-C4,Backend_Bound.Core_Bound,17.46,% Slots,,,0.00,5.36,
32.079459883,S1-C4,Retiring.Microcode_Sequencer,14.04,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.36,
32.079459883,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
32.079459883,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
32.079459883,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
32.079459883,S1-C5,Frontend_Bound,38.44,% Slots,,,0.00,5.37,
32.079459883,S1-C5,Backend_Bound,39.34,% Slots,,,0.00,5.37,
32.079459883,S1-C5,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S1-C5,Frontend_Bound.Frontend_Latency,22.00,% Slots,,rs_events.empty_end,0.00,5.36,
32.079459883,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.47,% Slots,,,0.00,5.37,
32.079459883,S1-C5,Backend_Bound.Memory_Bound,24.39,% Slots,,,0.00,5.36,
32.079459883,S1-C5,Backend_Bound.Core_Bound,14.94,% Slots,,,0.00,5.36,
32.079459883,S1-C5,Retiring.Microcode_Sequencer,14.32,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.36,
32.079459883,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.48,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.71,% Core_Clocks,,,0.00,5.09,
32.079459883,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
32.079459883,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
32.079459883,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.98,% Clocks,,,0.00,5.36,
32.079459883,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
32.079459883,S1-C6,Frontend_Bound,37.90,% Slots,,,0.00,5.37,
32.079459883,S1-C6,Backend_Bound,39.79,% Slots,,,0.00,5.37,
32.079459883,S1-C6,Retiring,18.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S1-C6,Frontend_Bound.Frontend_Latency,26.56,% Slots,,rs_events.empty_end,0.00,5.36,
32.079459883,S1-C6,Frontend_Bound.Frontend_Bandwidth,25.34,% Slots,,,0.00,5.37,
32.079459883,S1-C6,Backend_Bound.Memory_Bound,27.80,% Slots,,,0.00,5.36,
32.079459883,S1-C6,Backend_Bound.Core_Bound,11.99,% Slots,,,0.00,5.36,
32.079459883,S1-C6,Retiring.Microcode_Sequencer,14.96,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.36,
32.079459883,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.38,% Core_Clocks,,,0.00,5.09,
32.079459883,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
32.079459883,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
32.079459883,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.88,% Clocks,,,0.00,5.36,
32.079459883,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
32.079459883,S1-C7,Frontend_Bound,28.52,% Slots,,,0.00,5.37,
32.079459883,S1-C7,Backend_Bound,47.87,% Slots,,,0.00,5.37,<==
32.079459883,S1-C7,Retiring,25.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
32.079459883,S1-C7,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.36,
32.079459883,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.27,% Slots,,,0.00,5.37,
32.079459883,S1-C7,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.37,
32.079459883,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.36,
32.079459883,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
32.079459883,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.38,% Clocks,,idq.ms_switches,0.00,5.36,
32.079459883,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
32.079459883,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
32.079459883,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
32.079459883,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
32.079459883,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
32.079459883,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
32.079459883,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
32.079459883,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
32.079459883,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
32.079459883,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
32.079459883,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
32.079459883,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
32.079459883,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
32.079459883,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
32.079459883,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
32.079459883,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
32.079459883,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S0-C0,Frontend_Bound,35.94,% Slots,,,0.00,5.35,
33.573349192,S0-C0,Backend_Bound,40.88,% Slots,,,0.00,5.35,
33.573349192,S0-C0,Retiring,16.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S0-C0,Frontend_Bound.Frontend_Latency,25.44,% Slots,,rs_events.empty_end,0.00,5.35,
33.573349192,S0-C0,Backend_Bound.Memory_Bound,24.25,% Slots,,,0.00,5.35,
33.573349192,S0-C0,Backend_Bound.Core_Bound,16.63,% Slots,,,0.00,5.35,
33.573349192,S0-C0,Retiring.Microcode_Sequencer,12.82,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.42,% Clocks,,,0.00,5.09,
33.573349192,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
33.573349192,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.71,% Clocks,,idq.ms_switches,0.00,5.09,
33.573349192,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
33.573349192,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.573349192,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.74,% Clocks,,,0.00,5.09,
33.573349192,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S0-C1,Frontend_Bound,45.47,% Slots,,,0.00,5.36,
33.573349192,S0-C1,Backend_Bound,33.46,% Slots,,,0.00,5.36,
33.573349192,S0-C1,Retiring,14.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S0-C1,Frontend_Bound.Frontend_Latency,20.16,% Slots,,rs_events.empty_end,0.00,5.36,
33.573349192,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.86,% Slots,,,0.00,5.09,
33.573349192,S0-C1,Backend_Bound.Memory_Bound,24.05,% Slots,,,0.00,5.35,
33.573349192,S0-C1,Retiring.Microcode_Sequencer,9.40,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.66,% Clocks,,,0.00,5.09,
33.573349192,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
33.573349192,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.13,% Clocks,,idq.ms_switches,0.00,5.09,
33.573349192,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.12,% Core_Clocks,,,0.00,5.36,
33.573349192,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
33.573349192,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.573349192,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S0-C2,Frontend_Bound,36.89,% Slots,,,0.00,5.36,
33.573349192,S0-C2,Backend_Bound,40.58,% Slots,,,0.00,5.36,
33.573349192,S0-C2,Retiring,12.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S0-C2,Frontend_Bound.Frontend_Latency,28.73,% Slots,,rs_events.empty_end,0.00,5.36,
33.573349192,S0-C2,Backend_Bound.Memory_Bound,25.63,% Slots,,,0.00,5.35,
33.573349192,S0-C2,Backend_Bound.Core_Bound,14.95,% Slots,,,0.00,5.35,
33.573349192,S0-C2,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.21,% Clocks,,,0.00,5.1,
33.573349192,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.26,% Clocks,,itlb_misses.walk_completed,0.00,5.09,
33.573349192,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
33.573349192,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,0.00,5.1,
33.573349192,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
33.573349192,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.573349192,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S0-C3,Backend_Bound,60.89,% Slots,,,0.00,5.36,
33.573349192,S0-C3,Retiring,15.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S0-C3,Backend_Bound.Memory_Bound,83.77,% Slots,,,0.00,5.35,
33.573349192,S0-C3,Retiring.Microcode_Sequencer,10.56,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.63,% Clocks,,idq.ms_switches,0.00,5.1,
33.573349192,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
33.573349192,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
33.573349192,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
33.573349192,S0-C4,Frontend_Bound,40.01,% Slots,,,0.00,5.36,
33.573349192,S0-C4,Backend_Bound,36.86,% Slots,,,0.00,5.36,
33.573349192,S0-C4,Retiring,19.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S0-C4,Frontend_Bound.Frontend_Latency,31.32,% Slots,,rs_events.empty_end,0.00,5.36,
33.573349192,S0-C4,Backend_Bound.Memory_Bound,10.02,% Slots,,,0.00,5.35,
33.573349192,S0-C4,Backend_Bound.Core_Bound,26.83,% Slots,,,0.00,5.35,
33.573349192,S0-C4,Retiring.Microcode_Sequencer,10.68,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.62,% Clocks,,idq.ms_switches,0.00,5.09,<==
33.573349192,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
33.573349192,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.573349192,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.35,% Clocks,,,0.00,5.08,
33.573349192,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
33.573349192,S0-C5,Frontend_Bound,40.81,% Slots,,,0.00,5.36,
33.573349192,S0-C5,Backend_Bound,37.00,% Slots,,,0.00,5.36,
33.573349192,S0-C5,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S0-C5,Frontend_Bound.Frontend_Latency,33.08,% Slots,,rs_events.empty_end,0.00,5.36,<==
33.573349192,S0-C5,Backend_Bound.Memory_Bound,25.85,% Slots,,,0.00,5.35,
33.573349192,S0-C5,Backend_Bound.Core_Bound,11.15,% Slots,,,0.00,5.35,
33.573349192,S0-C5,Retiring.Microcode_Sequencer,14.08,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.1,
33.573349192,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
33.573349192,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.97,% Clocks,,idq.ms_switches,0.00,5.1,
33.573349192,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
33.573349192,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
33.573349192,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.11,% Clocks,,,0.00,5.09,
33.573349192,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S0-C6,Frontend_Bound,33.28,% Slots,,,0.00,5.35,
33.573349192,S0-C6,Backend_Bound,38.87,% Slots,,,0.00,5.35,
33.573349192,S0-C6,Retiring,18.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S0-C6,Frontend_Bound.Frontend_Latency,24.92,% Slots,,rs_events.empty_end,0.00,5.35,
33.573349192,S0-C6,Backend_Bound.Core_Bound,54.22,% Slots,,,0.00,5.35,<==
33.573349192,S0-C6,Retiring.Microcode_Sequencer,12.75,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.49,% Clocks,,,0.00,5.09,
33.573349192,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
33.573349192,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.74,% Clocks,,idq.ms_switches,0.00,5.09,
33.573349192,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S0-C7,Backend_Bound,73.05,% Slots,,,0.00,5.36,
33.573349192,S0-C7,Retiring,13.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S0-C7,Backend_Bound.Memory_Bound,33.35,% Slots,,,0.00,5.35,
33.573349192,S0-C7,Backend_Bound.Core_Bound,39.70,% Slots,,,0.00,5.35,
33.573349192,S0-C7,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.45,% Clocks,,idq.ms_switches,0.00,5.09,
33.573349192,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
33.573349192,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.573349192,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.05,% Clocks,,,0.00,5.09,<==
33.573349192,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C0,Frontend_Bound,33.56,% Slots,,,0.00,5.36,
33.573349192,S1-C0,Backend_Bound,32.26,% Slots,,,0.00,5.36,
33.573349192,S1-C0,Retiring,18.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S1-C0,Frontend_Bound.Frontend_Bandwidth,33.66,% Slots,,,0.00,5.36,<==
33.573349192,S1-C0,Backend_Bound.Core_Bound,23.50,% Slots,,,0.00,5.35,
33.573349192,S1-C0,Retiring.Microcode_Sequencer,15.53,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.09,
33.573349192,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.63,% Clocks,,,0.00,5.09,
33.573349192,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C1,Frontend_Bound,36.22,% Slots,,,0.00,5.36,
33.573349192,S1-C1,Backend_Bound,39.63,% Slots,,,0.00,5.36,
33.573349192,S1-C1,Retiring,17.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S1-C1,Frontend_Bound.Frontend_Latency,26.08,% Slots,,rs_events.empty_end,0.00,5.36,
33.573349192,S1-C1,Backend_Bound.Memory_Bound,24.73,% Slots,,,0.00,5.35,
33.573349192,S1-C1,Backend_Bound.Core_Bound,14.90,% Slots,,,0.00,5.35,
33.573349192,S1-C1,Retiring.Microcode_Sequencer,14.32,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.09,
33.573349192,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
33.573349192,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.09,
33.573349192,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
33.573349192,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.573349192,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.92,% Clocks,,,0.00,5.09,
33.573349192,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C2,Frontend_Bound,32.52,% Slots,,,0.00,5.36,<==
33.573349192,S1-C2,Backend_Bound,14.52,% Slots,,,0.00,5.36,
33.573349192,S1-C2,Frontend_Bound.Frontend_Latency,16.69,% Slots,,rs_events.empty_end,0.00,5.36,
33.573349192,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.33,% Slots,,,0.00,5.36,
33.573349192,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.09,
33.573349192,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
33.573349192,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.99,% Core_Clocks,,,0.00,5.36,
33.573349192,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C3,Frontend_Bound,35.78,% Slots,,,0.00,5.36,
33.573349192,S1-C3,Backend_Bound,39.41,% Slots,,,0.00,5.36,
33.573349192,S1-C3,Retiring,17.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S1-C3,Frontend_Bound.Frontend_Latency,35.77,% Slots,,rs_events.empty_end,0.00,5.36,
33.573349192,S1-C3,Backend_Bound.Memory_Bound,23.02,% Slots,,,0.00,5.36,
33.573349192,S1-C3,Backend_Bound.Core_Bound,16.39,% Slots,,,0.00,5.36,
33.573349192,S1-C3,Retiring.Microcode_Sequencer,13.52,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.09,
33.573349192,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.53,% Clocks,,itlb_misses.walk_completed,0.00,5.09,
33.573349192,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
33.573349192,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.28,% Clocks,,idq.ms_switches,0.00,5.09,
33.573349192,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
33.573349192,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.573349192,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.48,% Clocks,,,0.00,5.09,
33.573349192,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C4,Frontend_Bound,33.73,% Slots,,,0.00,5.36,
33.573349192,S1-C4,Backend_Bound,41.30,% Slots,,,0.00,5.36,
33.573349192,S1-C4,Retiring,18.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S1-C4,Frontend_Bound.Frontend_Latency,35.86,% Slots,,rs_events.empty_end,0.00,5.36,
33.573349192,S1-C4,Backend_Bound.Memory_Bound,24.95,% Slots,,,0.00,5.36,
33.573349192,S1-C4,Backend_Bound.Core_Bound,16.35,% Slots,,,0.00,5.36,
33.573349192,S1-C4,Retiring.Microcode_Sequencer,15.01,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.09,
33.573349192,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
33.573349192,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.98,% Clocks,,idq.ms_switches,0.00,5.09,
33.573349192,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
33.573349192,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.573349192,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.90,% Clocks,,,0.00,5.09,
33.573349192,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C5,Frontend_Bound,35.49,% Slots,,,0.00,5.36,
33.573349192,S1-C5,Backend_Bound,40.12,% Slots,,,0.00,5.36,
33.573349192,S1-C5,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S1-C5,Frontend_Bound.Frontend_Latency,34.06,% Slots,,rs_events.empty_end,0.00,5.36,
33.573349192,S1-C5,Backend_Bound.Memory_Bound,26.91,% Slots,,,0.00,5.36,
33.573349192,S1-C5,Backend_Bound.Core_Bound,13.21,% Slots,,,0.00,5.36,
33.573349192,S1-C5,Retiring.Microcode_Sequencer,14.86,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.09,
33.573349192,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
33.573349192,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.09,
33.573349192,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
33.573349192,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.573349192,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C6,Frontend_Bound,32.84,% Slots,,,0.00,5.36,
33.573349192,S1-C6,Backend_Bound,42.17,% Slots,,,0.00,5.36,
33.573349192,S1-C6,Retiring,19.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S1-C6,Frontend_Bound.Frontend_Latency,29.27,% Slots,,rs_events.empty_end,0.00,5.36,
33.573349192,S1-C6,Backend_Bound.Memory_Bound,24.83,% Slots,,,0.00,5.36,
33.573349192,S1-C6,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.36,
33.573349192,S1-C6,Retiring.Microcode_Sequencer,15.68,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.09,
33.573349192,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
33.573349192,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.42,% Clocks,,idq.ms_switches,0.00,5.09,
33.573349192,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
33.573349192,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.573349192,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C7,Frontend_Bound,27.91,% Slots,,,0.00,5.36,
33.573349192,S1-C7,Backend_Bound,46.27,% Slots,,,0.00,5.36,
33.573349192,S1-C7,Retiring,18.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
33.573349192,S1-C7,Frontend_Bound.Frontend_Bandwidth,29.33,% Slots,,,0.00,5.36,
33.573349192,S1-C7,Backend_Bound.Memory_Bound,18.28,% Slots,,,0.00,5.36,
33.573349192,S1-C7,Backend_Bound.Core_Bound,28.00,% Slots,,,0.00,5.36,<==
33.573349192,S1-C7,Retiring.Microcode_Sequencer,15.24,% Slots,,idq.ms_uops,0.00,5.09,
33.573349192,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.73,% Clocks,,idq.ms_switches,0.00,5.09,
33.573349192,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
33.573349192,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.573349192,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
33.573349192,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
33.573349192,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
33.573349192,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
33.573349192,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
33.573349192,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
35.070850319,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.87,% Slots,,,0.00,5.06,
35.070850319,S0-C0,Backend_Bound.Memory_Bound,25.08,% Slots,,,0.00,5.06,
35.070850319,S0-C0,Backend_Bound.Core_Bound,33.83,% Slots,,,0.00,5.06,<==
35.070850319,S0-C0,Backend_Bound,58.91,% Slots,,,0.00,5.06,
35.070850319,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.15,% Core_Clocks,,,0.00,5.34,
35.070850319,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
35.070850319,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
35.070850319,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C1,Frontend_Bound,34.85,% Slots,,,0.00,5.06,
35.070850319,S0-C1,Backend_Bound,42.35,% Slots,,,0.00,5.06,<==
35.070850319,S0-C1,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
35.070850319,S0-C1,Frontend_Bound.Frontend_Latency,22.79,% Slots,,rs_events.empty_end,0.00,5.06,
35.070850319,S0-C1,Backend_Bound.Memory_Bound,23.15,% Slots,,,0.00,5.06,
35.070850319,S0-C1,Backend_Bound.Core_Bound,19.20,% Slots,,,0.00,5.06,
35.070850319,S0-C1,Retiring.Microcode_Sequencer,13.73,% Slots,,idq.ms_uops,0.00,5.33,
35.070850319,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.33,
35.070850319,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
35.070850319,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.33,
35.070850319,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
35.070850319,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
35.070850319,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C2,Frontend_Bound,26.25,% Slots,,,0.00,5.06,
35.070850319,S0-C2,Bad_Speculation,17.74,% Slots,,,0.00,5.06,
35.070850319,S0-C2,Backend_Bound,20.97,% Slots,,,0.00,5.06,
35.070850319,S0-C2,Retiring,15.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S0-C2,Frontend_Bound.Frontend_Latency,21.01,% Slots,,rs_events.empty_end,0.00,5.06,
35.070850319,S0-C2,Frontend_Bound.Frontend_Bandwidth,43.49,% Slots,,,0.00,5.06,
35.070850319,S0-C2,Bad_Speculation.Branch_Mispredicts,16.93,% Slots,,br_misp_retired.all_branches,0.00,5.06,
35.070850319,S0-C2,Backend_Bound.Core_Bound,39.20,% Slots,,,0.00,5.06,
35.070850319,S0-C2,Retiring.Microcode_Sequencer,11.64,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.34,
35.070850319,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
35.070850319,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.34,
35.070850319,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.54,% Core_Clocks,,,0.00,5.33,<==
35.070850319,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.94,% Core_Clocks,,,0.00,5.07,
35.070850319,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.08,% Clocks,,,0.00,5.07,
35.070850319,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C3,Frontend_Bound,36.12,% Slots,,,0.00,5.06,
35.070850319,S0-C3,Backend_Bound,41.05,% Slots,,,0.00,5.06,
35.070850319,S0-C3,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S0-C3,Frontend_Bound.Frontend_Latency,40.79,% Slots,,rs_events.empty_end,0.00,5.06,
35.070850319,S0-C3,Backend_Bound.Memory_Bound,23.81,% Slots,,,0.00,5.06,
35.070850319,S0-C3,Backend_Bound.Core_Bound,17.24,% Slots,,,0.00,5.06,
35.070850319,S0-C3,Retiring.Microcode_Sequencer,13.98,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.33,
35.070850319,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
35.070850319,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.33,
35.070850319,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
35.070850319,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
35.070850319,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C4,Frontend_Bound,41.43,% Slots,,,0.00,5.06,
35.070850319,S0-C4,Backend_Bound,35.48,% Slots,,,0.00,5.06,
35.070850319,S0-C4,Retiring,17.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S0-C4,Frontend_Bound.Frontend_Latency,39.77,% Slots,,rs_events.empty_end,0.00,5.06,<==
35.070850319,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.84,% Slots,,,0.00,5.06,
35.070850319,S0-C4,Backend_Bound.Memory_Bound,37.42,% Slots,,,0.00,5.06,
35.070850319,S0-C4,Retiring.Microcode_Sequencer,12.28,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.33,
35.070850319,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
35.070850319,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.33,% Clocks,,idq.ms_switches,0.00,5.33,
35.070850319,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.92,% Core_Clocks,,,0.00,5.34,
35.070850319,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
35.070850319,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
35.070850319,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C5,Frontend_Bound,35.30,% Slots,,,0.00,5.06,
35.070850319,S0-C5,Backend_Bound,42.16,% Slots,,,0.00,5.06,
35.070850319,S0-C5,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S0-C5,Frontend_Bound.Frontend_Latency,34.68,% Slots,,rs_events.empty_end,0.00,5.06,
35.070850319,S0-C5,Backend_Bound.Memory_Bound,25.08,% Slots,,,0.00,5.06,
35.070850319,S0-C5,Backend_Bound.Core_Bound,17.07,% Slots,,,0.00,5.06,
35.070850319,S0-C5,Retiring.Microcode_Sequencer,13.55,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.33,
35.070850319,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
35.070850319,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.27,% Clocks,,idq.ms_switches,0.00,5.33,
35.070850319,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
35.070850319,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
35.070850319,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C6,Frontend_Bound,35.55,% Slots,,,0.00,5.06,
35.070850319,S0-C6,Backend_Bound,42.62,% Slots,,,0.00,5.06,
35.070850319,S0-C6,Retiring,17.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S0-C6,Frontend_Bound.Frontend_Latency,29.13,% Slots,,rs_events.empty_end,0.00,5.06,
35.070850319,S0-C6,Backend_Bound.Memory_Bound,25.97,% Slots,,,0.00,5.06,<==
35.070850319,S0-C6,Backend_Bound.Core_Bound,16.65,% Slots,,,0.00,5.06,
35.070850319,S0-C6,Retiring.Microcode_Sequencer,13.44,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.33,
35.070850319,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
35.070850319,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.30,% Clocks,,idq.ms_switches,0.00,5.33,
35.070850319,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
35.070850319,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
35.070850319,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.59,% Clocks,,,0.00,5.11,
35.070850319,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C7,Frontend_Bound,38.84,% Slots,,,0.00,5.06,
35.070850319,S0-C7,Backend_Bound,38.17,% Slots,,,0.00,5.06,
35.070850319,S0-C7,Retiring,19.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S0-C7,Frontend_Bound.Frontend_Latency,45.30,% Slots,,rs_events.empty_end,0.00,5.06,
35.070850319,S0-C7,Backend_Bound.Memory_Bound,37.76,% Slots,,,0.00,5.06,
35.070850319,S0-C7,Retiring.Microcode_Sequencer,10.65,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,30.04,% Clocks,,idq.ms_switches,0.00,5.33,<==
35.070850319,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
35.070850319,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
35.070850319,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C0,Frontend_Bound,33.55,% Slots,,,0.00,5.06,
35.070850319,S1-C0,Backend_Bound,42.64,% Slots,,,0.00,5.06,<==
35.070850319,S1-C0,Retiring,28.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S1-C0,Frontend_Bound.Frontend_Latency,82.84,% Slots,,rs_events.empty_end,0.00,5.06,
35.070850319,S1-C0,Backend_Bound.Memory_Bound,20.89,% Slots,,,0.00,5.06,
35.070850319,S1-C0,Backend_Bound.Core_Bound,21.75,% Slots,,,0.00,5.06,
35.070850319,S1-C0,Retiring.Microcode_Sequencer,8.41,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.34,
35.070850319,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
35.070850319,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.85,% Clocks,,idq.ms_switches,0.00,5.34,
35.070850319,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
35.070850319,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
35.070850319,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.89,% Clocks,,,0.00,5.1,
35.070850319,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C1,Frontend_Bound,32.62,% Slots,,,0.00,5.06,
35.070850319,S1-C1,Backend_Bound,42.85,% Slots,,,0.00,5.06,
35.070850319,S1-C1,Retiring,21.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S1-C1,Frontend_Bound.Frontend_Latency,27.92,% Slots,,rs_events.empty_end,0.00,5.06,
35.070850319,S1-C1,Backend_Bound.Memory_Bound,16.59,% Slots,,,0.00,5.06,
35.070850319,S1-C1,Backend_Bound.Core_Bound,26.27,% Slots,,,0.00,5.06,
35.070850319,S1-C1,Retiring.Microcode_Sequencer,8.57,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
35.070850319,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.10,% Clocks,,idq.ms_switches,0.00,5.34,
35.070850319,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
35.070850319,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
35.070850319,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
35.070850319,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.49,% Clocks,,,0.00,5.1,<==
35.070850319,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C2,Frontend_Bound,34.06,% Slots,,,0.00,5.06,<==
35.070850319,S1-C2,Bad_Speculation,10.34,% Slots,,,0.00,5.06,
35.070850319,S1-C2,Backend_Bound,13.93,% Slots,,,0.00,5.06,
35.070850319,S1-C2,Frontend_Bound.Frontend_Latency,18.05,% Slots,,rs_events.empty_end,0.00,5.06,
35.070850319,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.76,% Slots,,,0.00,5.06,
35.070850319,S1-C2,Bad_Speculation.Branch_Mispredicts,9.97,% Slots,,br_misp_retired.all_branches,0.00,5.06,
35.070850319,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.34,
35.070850319,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
35.070850319,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.30,% Core_Clocks,,,0.00,5.34,
35.070850319,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C3,Frontend_Bound,40.68,% Slots,,,0.00,5.06,
35.070850319,S1-C3,Backend_Bound,36.67,% Slots,,,0.00,5.06,
35.070850319,S1-C3,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S1-C3,Frontend_Bound.Frontend_Latency,22.44,% Slots,,rs_events.empty_end,0.00,5.06,<==
35.070850319,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.06,
35.070850319,S1-C3,Backend_Bound.Memory_Bound,20.50,% Slots,,,0.00,5.06,
35.070850319,S1-C3,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.06,
35.070850319,S1-C3,Retiring.Microcode_Sequencer,13.94,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.34,
35.070850319,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
35.070850319,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.83,% Clocks,,idq.ms_switches,0.00,5.34,
35.070850319,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.44,% Core_Clocks,,,0.00,5.34,
35.070850319,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
35.070850319,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
35.070850319,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.35,% Clocks,,,0.00,5.1,
35.070850319,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C4,Frontend_Bound,36.03,% Slots,,,0.00,5.06,
35.070850319,S1-C4,Backend_Bound,40.42,% Slots,,,0.00,5.06,
35.070850319,S1-C4,Retiring,18.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S1-C4,Frontend_Bound.Frontend_Latency,36.83,% Slots,,rs_events.empty_end,0.00,5.06,
35.070850319,S1-C4,Backend_Bound.Memory_Bound,26.83,% Slots,,,0.00,5.06,
35.070850319,S1-C4,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.06,
35.070850319,S1-C4,Retiring.Microcode_Sequencer,14.83,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.34,
35.070850319,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
35.070850319,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.43,% Clocks,,idq.ms_switches,0.00,5.34,
35.070850319,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
35.070850319,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
35.070850319,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C5,Frontend_Bound,33.05,% Slots,,,0.00,5.06,
35.070850319,S1-C5,Backend_Bound,42.60,% Slots,,,0.00,5.06,
35.070850319,S1-C5,Retiring,18.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S1-C5,Frontend_Bound.Frontend_Latency,34.26,% Slots,,rs_events.empty_end,0.00,5.06,
35.070850319,S1-C5,Backend_Bound.Memory_Bound,24.29,% Slots,,,0.00,5.06,
35.070850319,S1-C5,Backend_Bound.Core_Bound,18.31,% Slots,,,0.00,5.06,
35.070850319,S1-C5,Retiring.Microcode_Sequencer,15.56,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.34,
35.070850319,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
35.070850319,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.34,
35.070850319,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
35.070850319,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
35.070850319,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.17,% Clocks,,,0.00,5.09,
35.070850319,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C6,Frontend_Bound,38.79,% Slots,,,0.00,5.06,
35.070850319,S1-C6,Backend_Bound,38.61,% Slots,,,0.00,5.06,
35.070850319,S1-C6,Retiring,19.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S1-C6,Frontend_Bound.Frontend_Latency,26.43,% Slots,,rs_events.empty_end,0.00,5.06,<==
35.070850319,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.81,% Slots,,,0.00,5.06,
35.070850319,S1-C6,Backend_Bound.Memory_Bound,25.28,% Slots,,,0.00,5.06,
35.070850319,S1-C6,Backend_Bound.Core_Bound,13.33,% Slots,,,0.00,5.06,
35.070850319,S1-C6,Retiring.Microcode_Sequencer,16.10,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.34,
35.070850319,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
35.070850319,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.12,% Clocks,,idq.ms_switches,0.00,5.34,
35.070850319,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.49,% Core_Clocks,,,0.00,5.34,
35.070850319,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
35.070850319,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
35.070850319,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.88,% Clocks,,,0.00,5.09,
35.070850319,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C7,Frontend_Bound,38.23,% Slots,,,0.00,5.06,
35.070850319,S1-C7,Backend_Bound,38.86,% Slots,,,0.00,5.06,
35.070850319,S1-C7,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
35.070850319,S1-C7,Frontend_Bound.Frontend_Bandwidth,58.70,% Slots,,,0.00,5.06,
35.070850319,S1-C7,Backend_Bound.Memory_Bound,30.68,% Slots,,,0.00,5.06,
35.070850319,S1-C7,Retiring.Microcode_Sequencer,15.43,% Slots,,idq.ms_uops,0.00,5.32,
35.070850319,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.34,
35.070850319,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.98,% Core_Clocks,,,0.00,5.34,
35.070850319,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
35.070850319,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
35.070850319,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
35.070850319,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
36.567981432,S0-C0,Frontend_Bound,36.52,% Slots,,,0.00,5.34,
36.567981432,S0-C0,Bad_Speculation,10.32,% Slots,,,0.00,5.34,
36.567981432,S0-C0,Backend_Bound,24.68,% Slots,,,0.00,5.34,
36.567981432,S0-C0,Frontend_Bound.Frontend_Latency,29.45,% Slots,,rs_events.empty_end,0.00,5.34,
36.567981432,S0-C0,Bad_Speculation.Branch_Mispredicts,10.18,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.567981432,S0-C0,Backend_Bound.Memory_Bound,11.02,% Slots,,,0.00,5.08,
36.567981432,S0-C0,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.08,
36.567981432,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.12,% Clocks,,,0.00,5.34,
36.567981432,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
36.567981432,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
36.567981432,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C1,Frontend_Bound,43.51,% Slots,,,0.00,5.34,
36.567981432,S0-C1,Bad_Speculation,13.73,% Slots,,,0.00,5.34,
36.567981432,S0-C1,Backend_Bound,21.71,% Slots,,,0.00,5.34,
36.567981432,S0-C1,Retiring,27.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
36.567981432,S0-C1,Frontend_Bound.Frontend_Latency,52.41,% Slots,,rs_events.empty_end,0.00,5.34,
36.567981432,S0-C1,Bad_Speculation.Branch_Mispredicts,13.59,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.567981432,S0-C1,Backend_Bound.Core_Bound,13.36,% Slots,,,0.00,5.08,
36.567981432,S0-C1,Retiring.Microcode_Sequencer,2.80,% Slots,,idq.ms_uops,0.00,5.35,
36.567981432,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.14,% Clocks,,,0.00,5.34,
36.567981432,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
36.567981432,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.87,% Clocks,,idq.ms_switches,0.00,5.34,
36.567981432,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.97,% Clocks,,,0.00,5.34,
36.567981432,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C2,Frontend_Bound,33.25,% Slots,,,0.00,5.34,
36.567981432,S0-C2,Backend_Bound,43.68,% Slots,,,0.00,5.34,
36.567981432,S0-C2,Retiring,17.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
36.567981432,S0-C2,Frontend_Bound.Frontend_Latency,60.46,% Slots,,rs_events.empty_end,0.00,5.34,
36.567981432,S0-C2,Backend_Bound.Memory_Bound,14.23,% Slots,,,0.00,5.08,
36.567981432,S0-C2,Backend_Bound.Core_Bound,29.45,% Slots,,,0.00,5.08,<==
36.567981432,S0-C2,Retiring.Microcode_Sequencer,5.81,% Slots,,idq.ms_uops,0.00,5.35,
36.567981432,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.04,% Clocks,,,0.00,5.34,
36.567981432,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
36.567981432,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.92,% Clocks,,idq.ms_switches,0.00,5.34,
36.567981432,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
36.567981432,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
36.567981432,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C3,Frontend_Bound,35.60,% Slots,,,0.00,5.35,
36.567981432,S0-C3,Bad_Speculation,22.21,% Slots,,,0.00,5.35,
36.567981432,S0-C3,Backend_Bound,18.21,% Slots,,,0.00,5.35,
36.567981432,S0-C3,Frontend_Bound.Frontend_Latency,24.63,% Slots,,rs_events.empty_end,0.00,5.34,
36.567981432,S0-C3,Bad_Speculation.Branch_Mispredicts,21.83,% Slots,,br_misp_retired.all_branches,0.00,5.08,
36.567981432,S0-C3,Backend_Bound.Memory_Bound,13.25,% Slots,,,0.00,5.09,
36.567981432,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.42,% Clocks,,,0.00,5.34,
36.567981432,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
36.567981432,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
36.567981432,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
36.567981432,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C4,Frontend_Bound,32.38,% Slots,,,0.00,5.35,
36.567981432,S0-C4,Bad_Speculation,15.67,% Slots,,,0.00,5.35,
36.567981432,S0-C4,Backend_Bound,22.13,% Slots,,,0.00,5.35,
36.567981432,S0-C4,Frontend_Bound.Frontend_Latency,23.01,% Slots,,rs_events.empty_end,0.00,5.34,<==
36.567981432,S0-C4,Bad_Speculation.Branch_Mispredicts,15.24,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.567981432,S0-C4,Backend_Bound.Core_Bound,47.74,% Slots,,,0.00,5.08,
36.567981432,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.34,
36.567981432,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
36.567981432,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.50,% Clocks,,,0.00,5.34,
36.567981432,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C5,Frontend_Bound,35.45,% Slots,,,0.00,5.35,
36.567981432,S0-C5,Bad_Speculation,11.88,% Slots,,,0.00,5.35,
36.567981432,S0-C5,Backend_Bound,25.35,% Slots,,,0.00,5.35,
36.567981432,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.79,% Slots,,,0.00,5.35,
36.567981432,S0-C5,Bad_Speculation.Branch_Mispredicts,11.66,% Slots,,br_misp_retired.all_branches,0.00,5.08,
36.567981432,S0-C5,Backend_Bound.Memory_Bound,23.19,% Slots,,,0.00,5.08,
36.567981432,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.51,% Core_Clocks,,,0.00,5.08,<==
36.567981432,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.15,% Core_Clocks,,,0.00,5.35,
36.567981432,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
36.567981432,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C6,Frontend_Bound,30.99,% Slots,,,0.00,5.35,
36.567981432,S0-C6,Backend_Bound,35.72,% Slots,,,0.00,5.35,<==
36.567981432,S0-C6,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.34,
36.567981432,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
36.567981432,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C7,Frontend_Bound,44.29,% Slots,,,0.00,5.35,
36.567981432,S0-C7,Backend_Bound,28.56,% Slots,,,0.00,5.35,
36.567981432,S0-C7,Frontend_Bound.Frontend_Latency,34.84,% Slots,,rs_events.empty_end,0.00,5.35,
36.567981432,S0-C7,Backend_Bound.Memory_Bound,12.06,% Slots,,,0.00,5.08,
36.567981432,S0-C7,Backend_Bound.Core_Bound,16.49,% Slots,,,0.00,5.08,
36.567981432,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
36.567981432,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
36.567981432,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
36.567981432,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C0,Frontend_Bound,28.30,% Slots,,,0.00,5.34,
36.567981432,S1-C0,Backend_Bound,35.08,% Slots,,,0.00,5.34,
36.567981432,S1-C0,Frontend_Bound.Frontend_Bandwidth,44.62,% Slots,,,0.00,5.34,
36.567981432,S1-C0,Backend_Bound.Memory_Bound,11.05,% Slots,,,0.00,5.08,
36.567981432,S1-C0,Backend_Bound.Core_Bound,24.03,% Slots,,,0.00,5.08,<==
36.567981432,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.09,% Core_Clocks,,,0.00,5.08,
36.567981432,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C1,Frontend_Bound,35.02,% Slots,,,0.00,5.34,
36.567981432,S1-C1,Bad_Speculation,10.36,% Slots,,,0.00,5.34,
36.567981432,S1-C1,Backend_Bound,30.37,% Slots,,,0.00,5.34,
36.567981432,S1-C1,Frontend_Bound.Frontend_Latency,24.75,% Slots,,rs_events.empty_end,0.00,5.34,
36.567981432,S1-C1,Bad_Speculation.Branch_Mispredicts,10.20,% Slots,,br_misp_retired.all_branches,0.00,5.08,
36.567981432,S1-C1,Backend_Bound.Memory_Bound,16.83,% Slots,,,0.00,5.08,
36.567981432,S1-C1,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.08,
36.567981432,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.35,
36.567981432,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
36.567981432,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C2,Frontend_Bound,32.68,% Slots,,,0.00,5.33,
36.567981432,S1-C2,Backend_Bound,17.32,% Slots,,,0.00,5.33,
36.567981432,S1-C2,Frontend_Bound.Frontend_Latency,19.89,% Slots,,rs_events.empty_end,0.00,5.33,<==
36.567981432,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.33,
36.567981432,S1-C2,Backend_Bound.Memory_Bound,10.66,% Slots,,,0.00,5.08,
36.567981432,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.35,
36.567981432,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
36.567981432,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.57,% Core_Clocks,,,0.00,5.08,
36.567981432,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
36.567981432,S1-C3,Frontend_Bound,38.03,% Slots,,,0.00,5.34,
36.567981432,S1-C3,Bad_Speculation,13.23,% Slots,,,0.00,5.34,
36.567981432,S1-C3,Backend_Bound,28.43,% Slots,,,0.00,5.34,
36.567981432,S1-C3,Frontend_Bound.Frontend_Latency,56.80,% Slots,,rs_events.empty_end,0.00,5.34,
36.567981432,S1-C3,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.08,
36.567981432,S1-C3,Backend_Bound.Memory_Bound,12.38,% Slots,,,0.00,5.34,
36.567981432,S1-C3,Backend_Bound.Core_Bound,16.05,% Slots,,,0.00,5.34,
36.567981432,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
36.567981432,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
36.567981432,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C4,Frontend_Bound,39.55,% Slots,,,0.00,5.34,
36.567981432,S1-C4,Bad_Speculation,12.41,% Slots,,,0.00,5.34,
36.567981432,S1-C4,Backend_Bound,20.79,% Slots,,,0.00,5.34,
36.567981432,S1-C4,Frontend_Bound.Frontend_Latency,26.50,% Slots,,rs_events.empty_end,0.00,5.34,
36.567981432,S1-C4,Frontend_Bound.Frontend_Bandwidth,46.47,% Slots,,,0.00,5.34,
36.567981432,S1-C4,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.08,
36.567981432,S1-C4,Backend_Bound.Memory_Bound,14.12,% Slots,,,0.00,5.34,
36.567981432,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.42,% Clocks,,,0.00,5.35,
36.567981432,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
36.567981432,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.23,% Core_Clocks,,,0.00,5.08,<==
36.567981432,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
36.567981432,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
36.567981432,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C5,Frontend_Bound,36.42,% Slots,,,0.00,5.34,
36.567981432,S1-C5,Bad_Speculation,12.61,% Slots,,,0.00,5.34,
36.567981432,S1-C5,Backend_Bound,26.49,% Slots,,,0.00,5.34,
36.567981432,S1-C5,Frontend_Bound.Frontend_Latency,27.58,% Slots,,rs_events.empty_end,0.00,5.34,
36.567981432,S1-C5,Bad_Speculation.Branch_Mispredicts,12.35,% Slots,,br_misp_retired.all_branches,0.00,5.08,
36.567981432,S1-C5,Backend_Bound.Memory_Bound,13.12,% Slots,,,0.00,5.34,
36.567981432,S1-C5,Backend_Bound.Core_Bound,13.37,% Slots,,,0.00,5.34,
36.567981432,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.35,
36.567981432,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
36.567981432,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
36.567981432,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.01,% Clocks,,,0.00,5.34,
36.567981432,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C6,Frontend_Bound,46.12,% Slots,,,0.00,5.34,
36.567981432,S1-C6,Bad_Speculation,11.61,% Slots,,,0.00,5.34,
36.567981432,S1-C6,Backend_Bound,26.11,% Slots,,,0.00,5.34,
36.567981432,S1-C6,Frontend_Bound.Frontend_Latency,65.59,% Slots,,rs_events.empty_end,0.00,5.34,
36.567981432,S1-C6,Bad_Speculation.Branch_Mispredicts,11.35,% Slots,,br_misp_retired.all_branches,0.00,5.08,
36.567981432,S1-C6,Backend_Bound.Memory_Bound,22.38,% Slots,,,0.00,5.34,
36.567981432,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
36.567981432,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
36.567981432,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
36.567981432,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C7,Frontend_Bound,30.24,% Slots,,,0.00,5.35,
36.567981432,S1-C7,Bad_Speculation,14.75,% Slots,,,0.00,5.35,
36.567981432,S1-C7,Backend_Bound,27.36,% Slots,,,0.00,5.35,
36.567981432,S1-C7,Frontend_Bound.Frontend_Latency,28.87,% Slots,,rs_events.empty_end,0.00,5.34,
36.567981432,S1-C7,Bad_Speculation.Branch_Mispredicts,14.19,% Slots,,br_misp_retired.all_branches,0.00,5.08,
36.567981432,S1-C7,Backend_Bound.Memory_Bound,10.53,% Slots,,,0.00,5.34,
36.567981432,S1-C7,Backend_Bound.Core_Bound,16.83,% Slots,,,0.00,5.34,
36.567981432,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.57,% Clocks,,,0.00,5.35,
36.567981432,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
36.567981432,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.22,% Clocks,,,0.00,5.34,
36.567981432,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
36.567981432,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
36.567981432,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
38.066516124,S0-C0,Frontend_Bound,32.09,% Slots,,,0.00,5.33,<==
38.066516124,S0-C0,Bad_Speculation,14.48,% Slots,,,0.00,5.33,
38.066516124,S0-C0,Backend_Bound,20.54,% Slots,,,0.00,5.33,
38.066516124,S0-C0,Frontend_Bound.Frontend_Latency,23.20,% Slots,,rs_events.empty_end,0.00,5.33,
38.066516124,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.99,% Slots,,,0.00,5.33,
38.066516124,S0-C0,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.33,
38.066516124,S0-C0,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.33,
38.066516124,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.07,
38.066516124,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
38.066516124,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.21,% Core_Clocks,,,0.00,5.34,
38.066516124,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C1,Frontend_Bound,23.63,% Slots,,,0.00,5.33,
38.066516124,S0-C1,Bad_Speculation,23.69,% Slots,,,0.00,5.33,
38.066516124,S0-C1,Backend_Bound,16.87,% Slots,,,0.00,5.33,
38.066516124,S0-C1,Frontend_Bound.Frontend_Latency,16.24,% Slots,,rs_events.empty_end,0.00,5.33,
38.066516124,S0-C1,Frontend_Bound.Frontend_Bandwidth,30.63,% Slots,,,0.00,5.33,
38.066516124,S0-C1,Bad_Speculation.Branch_Mispredicts,23.45,% Slots,,br_misp_retired.all_branches,0.00,5.33,<==
38.066516124,S0-C1,Backend_Bound.Core_Bound,43.20,% Slots,,,0.00,5.33,
38.066516124,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
38.066516124,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.87,% Core_Clocks,,,0.00,5.34,
38.066516124,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.27,% Core_Clocks,,,0.00,5.34,
38.066516124,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C2,Frontend_Bound,26.23,% Slots,,,0.00,5.33,
38.066516124,S0-C2,Bad_Speculation,16.66,% Slots,,,0.00,5.33,
38.066516124,S0-C2,Backend_Bound,26.51,% Slots,,,0.00,5.33,
38.066516124,S0-C2,Retiring,31.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
38.066516124,S0-C2,Frontend_Bound.Frontend_Latency,20.81,% Slots,,rs_events.empty_end,0.00,5.33,
38.066516124,S0-C2,Bad_Speculation.Branch_Mispredicts,16.52,% Slots,,br_misp_retired.all_branches,0.00,5.33,
38.066516124,S0-C2,Backend_Bound.Memory_Bound,14.04,% Slots,,,0.00,5.33,
38.066516124,S0-C2,Backend_Bound.Core_Bound,12.47,% Slots,,,0.00,5.33,
38.066516124,S0-C2,Retiring.Microcode_Sequencer,2.99,% Slots,,idq.ms_uops,0.00,5.06,<==
38.066516124,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
38.066516124,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.06,% Clocks,,idq.ms_switches,0.00,5.07,
38.066516124,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
38.066516124,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
38.066516124,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C3,Bad_Speculation,18.85,% Slots,,,0.00,5.33,
38.066516124,S0-C3,Bad_Speculation.Branch_Mispredicts,18.74,% Slots,,br_misp_retired.all_branches,0.00,5.33,
38.066516124,S0-C3,Backend_Bound,27.83,% Slots,,,0.00,5.33,
38.066516124,S0-C3,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.33,
38.066516124,S0-C3,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.33,<==
38.066516124,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
38.066516124,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C4,Frontend_Bound,35.48,% Slots,,,0.00,5.33,
38.066516124,S0-C4,Bad_Speculation,18.36,% Slots,,,0.00,5.33,
38.066516124,S0-C4,Backend_Bound,20.87,% Slots,,,0.00,5.33,
38.066516124,S0-C4,Frontend_Bound.Frontend_Latency,28.22,% Slots,,rs_events.empty_end,0.00,5.33,
38.066516124,S0-C4,Bad_Speculation.Branch_Mispredicts,18.21,% Slots,,br_misp_retired.all_branches,0.00,5.33,
38.066516124,S0-C4,Backend_Bound.Core_Bound,13.92,% Slots,,,0.00,5.33,
38.066516124,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.08,
38.066516124,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
38.066516124,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C5,Frontend_Bound,24.62,% Slots,,,0.00,5.33,
38.066516124,S0-C5,Bad_Speculation,21.20,% Slots,,,0.00,5.33,
38.066516124,S0-C5,Backend_Bound,19.67,% Slots,,,0.00,5.33,
38.066516124,S0-C5,Frontend_Bound.Frontend_Latency,16.29,% Slots,,rs_events.empty_end,0.00,5.33,
38.066516124,S0-C5,Frontend_Bound.Frontend_Bandwidth,74.24,% Slots,,,0.00,5.33,
38.066516124,S0-C5,Bad_Speculation.Branch_Mispredicts,20.83,% Slots,,br_misp_retired.all_branches,0.00,5.33,
38.066516124,S0-C5,Backend_Bound.Memory_Bound,10.28,% Slots,,,0.00,5.33,
38.066516124,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.07,
38.066516124,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
38.066516124,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.57,% Core_Clocks,,,0.00,5.34,<==
38.066516124,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.26,% Core_Clocks,,,0.00,5.34,
38.066516124,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C6,Frontend_Bound,33.22,% Slots,,,0.00,5.33,
38.066516124,S0-C6,Bad_Speculation,13.93,% Slots,,,0.00,5.33,
38.066516124,S0-C6,Backend_Bound,21.40,% Slots,,,0.00,5.33,
38.066516124,S0-C6,Frontend_Bound.Frontend_Latency,25.70,% Slots,,rs_events.empty_end,0.00,5.33,
38.066516124,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.51,% Slots,,,0.00,5.33,
38.066516124,S0-C6,Bad_Speculation.Branch_Mispredicts,13.77,% Slots,,br_misp_retired.all_branches,0.00,5.33,
38.066516124,S0-C6,Backend_Bound.Memory_Bound,13.22,% Slots,,,0.00,5.33,
38.066516124,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.60,% Clocks,,,0.00,5.07,
38.066516124,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
38.066516124,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.20,% Core_Clocks,,,0.00,5.34,
38.066516124,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.30,% Core_Clocks,,,0.00,5.34,
38.066516124,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
38.066516124,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
38.066516124,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C7,Frontend_Bound,40.47,% Slots,,,0.00,5.33,
38.066516124,S0-C7,Bad_Speculation,13.35,% Slots,,,0.00,5.33,
38.066516124,S0-C7,Backend_Bound,15.57,% Slots,,,0.00,5.33,
38.066516124,S0-C7,Frontend_Bound.Frontend_Latency,29.52,% Slots,,rs_events.empty_end,0.00,5.33,
38.066516124,S0-C7,Bad_Speculation.Branch_Mispredicts,13.17,% Slots,,br_misp_retired.all_branches,0.00,5.33,
38.066516124,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.81,% Clocks,,,0.00,5.07,
38.066516124,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
38.066516124,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
38.066516124,S1-C0,Frontend_Bound,20.79,% Slots,,,0.00,5.34,
38.066516124,S1-C0,Backend_Bound,50.40,% Slots,,,0.00,5.34,
38.066516124,S1-C0,Retiring,20.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
38.066516124,S1-C0,Frontend_Bound.Frontend_Latency,17.43,% Slots,,rs_events.empty_end,0.00,5.33,
38.066516124,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.64,% Slots,,,0.00,5.34,
38.066516124,S1-C0,Backend_Bound.Memory_Bound,46.71,% Slots,,,0.00,5.33,
38.066516124,S1-C0,Retiring.Microcode_Sequencer,7.51,% Slots,,idq.ms_uops,0.00,5.06,
38.066516124,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.54,% Clocks,,idq.ms_switches,0.00,5.07,
38.066516124,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
38.066516124,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
38.066516124,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C1,Frontend_Bound.Frontend_Bandwidth,53.48,% Slots,,,0.00,5.34,
38.066516124,S1-C1,Bad_Speculation.Branch_Mispredicts,21.56,% Slots,,br_misp_retired.all_branches,0.00,5.33,
38.066516124,S1-C1,Backend_Bound.Core_Bound,20.11,% Slots,,,0.00,5.33,<==
38.066516124,S1-C1,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.07,
38.066516124,S1-C1,Bad_Speculation,21.75,% Slots,,,0.00,5.34,
38.066516124,S1-C1,Backend_Bound,27.87,% Slots,,,0.00,5.34,
38.066516124,S1-C1,Retiring,22.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
38.066516124,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.49,% Clocks,,idq.ms_switches,0.00,5.07,
38.066516124,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.47,% Core_Clocks,,,0.00,5.33,
38.066516124,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
38.066516124,S1-C2,Frontend_Bound,29.57,% Slots,,,0.00,5.33,
38.066516124,S1-C2,Bad_Speculation,10.39,% Slots,,,0.00,5.33,
38.066516124,S1-C2,Backend_Bound,18.27,% Slots,,,0.00,5.33,
38.066516124,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.50,% Slots,,,0.00,5.33,
38.066516124,S1-C2,Bad_Speculation.Branch_Mispredicts,9.87,% Slots,,br_misp_retired.all_branches,0.00,5.33,
38.066516124,S1-C2,Backend_Bound.Core_Bound,10.06,% Slots,,,0.00,5.33,
38.066516124,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.08,% Core_Clocks,,,0.00,5.34,<==
38.066516124,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.14,% Core_Clocks,,,0.00,5.34,
38.066516124,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C3,Frontend_Bound,21.44,% Slots,,,0.00,5.34,
38.066516124,S1-C3,Backend_Bound,52.34,% Slots,,,0.00,5.34,
38.066516124,S1-C3,Retiring,25.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
38.066516124,S1-C3,Frontend_Bound.Frontend_Latency,32.49,% Slots,,rs_events.empty_end,0.00,5.33,
38.066516124,S1-C3,Backend_Bound.Memory_Bound,13.27,% Slots,,,0.00,5.33,
38.066516124,S1-C3,Backend_Bound.Core_Bound,39.07,% Slots,,,0.00,5.33,<==
38.066516124,S1-C3,Retiring.Microcode_Sequencer,7.86,% Slots,,idq.ms_uops,0.00,5.06,
38.066516124,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.75,% Clocks,,idq.ms_switches,0.00,5.07,
38.066516124,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
38.066516124,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
38.066516124,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C4,Frontend_Bound,30.94,% Slots,,,0.00,5.34,
38.066516124,S1-C4,Bad_Speculation,10.97,% Slots,,,0.00,5.34,
38.066516124,S1-C4,Backend_Bound,25.36,% Slots,,,0.00,5.34,
38.066516124,S1-C4,Retiring,32.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
38.066516124,S1-C4,Frontend_Bound.Frontend_Latency,26.38,% Slots,,rs_events.empty_end,0.00,5.33,
38.066516124,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.56,% Slots,,,0.00,5.34,
38.066516124,S1-C4,Bad_Speculation.Branch_Mispredicts,10.79,% Slots,,br_misp_retired.all_branches,0.00,5.33,
38.066516124,S1-C4,Backend_Bound.Core_Bound,18.67,% Slots,,,0.00,5.33,
38.066516124,S1-C4,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.06,<==
38.066516124,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
38.066516124,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.62,% Clocks,,idq.ms_switches,0.00,5.07,
38.066516124,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.88,% Core_Clocks,,,0.00,5.34,
38.066516124,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C5,Frontend_Bound,29.94,% Slots,,,0.00,5.34,
38.066516124,S1-C5,Bad_Speculation,14.83,% Slots,,,0.00,5.34,
38.066516124,S1-C5,Backend_Bound,27.11,% Slots,,,0.00,5.34,
38.066516124,S1-C5,Retiring,29.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
38.066516124,S1-C5,Frontend_Bound.Frontend_Latency,19.92,% Slots,,rs_events.empty_end,0.00,5.34,<==
38.066516124,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.34,
38.066516124,S1-C5,Bad_Speculation.Branch_Mispredicts,14.52,% Slots,,br_misp_retired.all_branches,0.00,5.33,
38.066516124,S1-C5,Backend_Bound.Memory_Bound,12.76,% Slots,,,0.00,5.34,
38.066516124,S1-C5,Backend_Bound.Core_Bound,14.34,% Slots,,,0.00,5.34,
38.066516124,S1-C5,Retiring.Microcode_Sequencer,3.53,% Slots,,idq.ms_uops,0.00,5.06,
38.066516124,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.07,
38.066516124,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
38.066516124,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.78,% Clocks,,idq.ms_switches,0.00,5.07,
38.066516124,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.02,% Core_Clocks,,,0.00,5.33,
38.066516124,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.06,% Core_Clocks,,,0.00,5.34,
38.066516124,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
38.066516124,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.21,% Clocks,,,0.00,5.34,
38.066516124,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C6,Frontend_Bound,25.01,% Slots,,,0.00,5.34,
38.066516124,S1-C6,Backend_Bound,43.77,% Slots,,,0.00,5.34,
38.066516124,S1-C6,Retiring,28.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
38.066516124,S1-C6,Backend_Bound.Core_Bound,35.47,% Slots,,,0.00,5.33,<==
38.066516124,S1-C6,Retiring.Microcode_Sequencer,9.90,% Slots,,idq.ms_uops,0.00,5.06,
38.066516124,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.54,% Clocks,,idq.ms_switches,0.00,5.07,
38.066516124,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C7,Frontend_Bound,26.62,% Slots,,,0.00,5.34,
38.066516124,S1-C7,Backend_Bound,42.64,% Slots,,,0.00,5.34,
38.066516124,S1-C7,Retiring,37.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
38.066516124,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.34,
38.066516124,S1-C7,Backend_Bound.Core_Bound,34.77,% Slots,,,0.00,5.33,<==
38.066516124,S1-C7,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.06,
38.066516124,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.82,% Clocks,,idq.ms_switches,0.00,5.07,
38.066516124,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.58,% Core_Clocks,,,0.00,5.33,
38.066516124,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
38.066516124,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
38.066516124,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
39.560577627,S0-C0,Bad_Speculation,13.94,% Slots,,,0.00,5.31,
39.560577627,S0-C0,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.31,
39.560577627,S0-C0,Backend_Bound,34.37,% Slots,,,0.00,5.31,
39.560577627,S0-C0,Backend_Bound.Memory_Bound,20.41,% Slots,,,0.00,5.14,
39.560577627,S0-C0,Backend_Bound.Core_Bound,13.96,% Slots,,,0.00,5.14,
39.560577627,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
39.560577627,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
39.560577627,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C1,Frontend_Bound,30.94,% Slots,,,0.00,5.32,
39.560577627,S0-C1,Bad_Speculation,16.75,% Slots,,,0.00,5.32,
39.560577627,S0-C1,Backend_Bound,31.08,% Slots,,,0.00,5.32,
39.560577627,S0-C1,Retiring,31.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
39.560577627,S0-C1,Frontend_Bound.Frontend_Latency,17.72,% Slots,,rs_events.empty_end,0.00,5.15,
39.560577627,S0-C1,Frontend_Bound.Frontend_Bandwidth,42.69,% Slots,,,0.00,5.09,
39.560577627,S0-C1,Bad_Speculation.Branch_Mispredicts,15.72,% Slots,,br_misp_retired.all_branches,0.00,5.32,
39.560577627,S0-C1,Backend_Bound.Memory_Bound,23.22,% Slots,,,0.00,5.14,
39.560577627,S0-C1,Retiring.Microcode_Sequencer,1.99,% Slots,,idq.ms_uops,0.00,5.35,<==
39.560577627,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.35,
39.560577627,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
39.560577627,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.18,% Clocks,,idq.ms_switches,0.00,5.35,
39.560577627,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.93,% Core_Clocks,,,0.00,5.36,
39.560577627,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.47,% Core_Clocks,,,0.00,5.09,
39.560577627,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C2,Frontend_Bound,27.59,% Slots,,,0.00,5.32,
39.560577627,S0-C2,Bad_Speculation,14.43,% Slots,,,0.00,5.32,
39.560577627,S0-C2,Backend_Bound,28.63,% Slots,,,0.00,5.32,<==
39.560577627,S0-C2,Frontend_Bound.Frontend_Latency,18.68,% Slots,,rs_events.empty_end,0.00,5.16,
39.560577627,S0-C2,Bad_Speculation.Branch_Mispredicts,14.24,% Slots,,br_misp_retired.all_branches,0.00,5.32,
39.560577627,S0-C2,Backend_Bound.Memory_Bound,15.30,% Slots,,,0.00,5.14,
39.560577627,S0-C2,Backend_Bound.Core_Bound,13.33,% Slots,,,0.00,5.14,
39.560577627,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.35,
39.560577627,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
39.560577627,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
39.560577627,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C3,Bad_Speculation,11.72,% Slots,,,0.00,5.32,
39.560577627,S0-C3,Bad_Speculation.Branch_Mispredicts,11.62,% Slots,,br_misp_retired.all_branches,0.00,5.32,
39.560577627,S0-C3,Backend_Bound,44.92,% Slots,,,0.00,5.32,<==
39.560577627,S0-C3,Backend_Bound.Memory_Bound,22.86,% Slots,,,0.00,5.17,
39.560577627,S0-C3,Backend_Bound.Core_Bound,22.06,% Slots,,,0.00,5.17,
39.560577627,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
39.560577627,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C4,Frontend_Bound,31.88,% Slots,,,0.00,5.32,
39.560577627,S0-C4,Bad_Speculation,14.34,% Slots,,,0.00,5.32,
39.560577627,S0-C4,Backend_Bound,32.09,% Slots,,,0.00,5.32,
39.560577627,S0-C4,Frontend_Bound.Frontend_Latency,20.11,% Slots,,rs_events.empty_end,0.00,5.16,
39.560577627,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.35,% Slots,,,0.00,5.35,
39.560577627,S0-C4,Bad_Speculation.Branch_Mispredicts,14.07,% Slots,,br_misp_retired.all_branches,0.00,5.32,
39.560577627,S0-C4,Backend_Bound.Memory_Bound,98.94,% Slots,,,0.00,5.14,<==
39.560577627,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.35,
39.560577627,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
39.560577627,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.46,% Core_Clocks,,,0.00,5.36,
39.560577627,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.70,% Core_Clocks,,,0.00,5.09,
39.560577627,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C5,Frontend_Bound,27.82,% Slots,,,0.00,5.32,
39.560577627,S0-C5,Bad_Speculation,15.33,% Slots,,,0.00,5.32,
39.560577627,S0-C5,Backend_Bound,35.69,% Slots,,,0.00,5.32,<==
39.560577627,S0-C5,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
39.560577627,S0-C5,Frontend_Bound.Frontend_Latency,26.82,% Slots,,rs_events.empty_end,0.00,5.16,
39.560577627,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.99,% Slots,,,0.00,5.34,
39.560577627,S0-C5,Bad_Speculation.Branch_Mispredicts,15.14,% Slots,,br_misp_retired.all_branches,0.00,5.32,
39.560577627,S0-C5,Retiring.Microcode_Sequencer,7.46,% Slots,,idq.ms_uops,0.00,5.35,
39.560577627,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.35,
39.560577627,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
39.560577627,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.08,% Clocks,,idq.ms_switches,0.00,5.35,
39.560577627,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.30,% Core_Clocks,,,0.00,5.36,
39.560577627,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.39,% Core_Clocks,,,0.00,5.09,
39.560577627,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C6,Frontend_Bound,38.50,% Slots,,,0.00,5.31,
39.560577627,S0-C6,Bad_Speculation,14.75,% Slots,,,0.00,5.31,
39.560577627,S0-C6,Backend_Bound,18.77,% Slots,,,0.00,5.31,
39.560577627,S0-C6,Frontend_Bound.Frontend_Latency,22.12,% Slots,,rs_events.empty_end,0.00,5.16,
39.560577627,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.38,% Slots,,,0.00,5.34,
39.560577627,S0-C6,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.31,
39.560577627,S0-C6,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.14,
39.560577627,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.01,% Clocks,,,0.00,5.35,
39.560577627,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.45,% Clocks,,itlb_misses.walk_completed,0.00,5.09,
39.560577627,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
39.560577627,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.44,% Clocks,,,0.00,5.09,
39.560577627,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C7,Frontend_Bound,32.81,% Slots,,,0.00,5.31,
39.560577627,S0-C7,Bad_Speculation,17.85,% Slots,,,0.00,5.31,
39.560577627,S0-C7,Backend_Bound,17.57,% Slots,,,0.00,5.31,
39.560577627,S0-C7,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.16,
39.560577627,S0-C7,Bad_Speculation.Branch_Mispredicts,17.58,% Slots,,br_misp_retired.all_branches,0.00,5.31,
39.560577627,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,0.00,5.36,
39.560577627,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
39.560577627,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C0,Frontend_Bound,26.96,% Slots,,,0.00,5.32,
39.560577627,S1-C0,Backend_Bound,41.11,% Slots,,,0.00,5.32,
39.560577627,S1-C0,Frontend_Bound.Frontend_Latency,15.06,% Slots,,rs_events.empty_end,0.00,5.16,
39.560577627,S1-C0,Backend_Bound.Memory_Bound,29.50,% Slots,,,0.00,5.15,
39.560577627,S1-C0,Backend_Bound.Core_Bound,11.61,% Slots,,,0.00,5.15,
39.560577627,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
39.560577627,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
39.560577627,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.54,% Clocks,,,0.00,5.08,
39.560577627,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C1,Frontend_Bound,20.62,% Slots,,,0.00,5.32,
39.560577627,S1-C1,Bad_Speculation,15.46,% Slots,,,0.00,5.32,
39.560577627,S1-C1,Backend_Bound,38.48,% Slots,,,0.00,5.32,<==
39.560577627,S1-C1,Bad_Speculation.Branch_Mispredicts,15.16,% Slots,,br_misp_retired.all_branches,0.00,5.32,
39.560577627,S1-C1,Backend_Bound.Memory_Bound,18.65,% Slots,,,0.00,5.15,
39.560577627,S1-C1,Backend_Bound.Core_Bound,19.83,% Slots,,,0.00,5.15,
39.560577627,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
39.560577627,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
39.560577627,S1-C2,Frontend_Bound,30.34,% Slots,,,0.00,5.32,<==
39.560577627,S1-C2,Bad_Speculation,10.88,% Slots,,,0.00,5.32,
39.560577627,S1-C2,Backend_Bound,22.37,% Slots,,,0.00,5.32,
39.560577627,S1-C2,Frontend_Bound.Frontend_Latency,17.62,% Slots,,rs_events.empty_end,0.00,5.16,
39.560577627,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.43,% Slots,,,0.00,5.35,
39.560577627,S1-C2,Bad_Speculation.Branch_Mispredicts,10.57,% Slots,,br_misp_retired.all_branches,0.00,5.32,
39.560577627,S1-C2,Backend_Bound.Memory_Bound,10.63,% Slots,,,0.00,5.14,
39.560577627,S1-C2,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.14,
39.560577627,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.35,
39.560577627,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
39.560577627,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.07,% Core_Clocks,,,0.00,5.36,
39.560577627,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.03,% Core_Clocks,,,0.00,5.09,
39.560577627,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
39.560577627,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C3,Backend_Bound,59.63,% Slots,,,0.00,5.33,
39.560577627,S1-C3,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
39.560577627,S1-C3,Backend_Bound.Memory_Bound,66.46,% Slots,,,0.00,5.15,<==
39.560577627,S1-C3,Retiring.Microcode_Sequencer,12.64,% Slots,,idq.ms_uops,0.00,5.36,
39.560577627,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.35,
39.560577627,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C4,Backend_Bound,62.60,% Slots,,,0.00,5.32,
39.560577627,S1-C4,Backend_Bound.Core_Bound,75.26,% Slots,,,0.00,5.15,
39.560577627,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.52,% Clocks,,,0.00,5.09,<==
39.560577627,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C5,Frontend_Bound,26.08,% Slots,,,0.00,5.32,
39.560577627,S1-C5,Bad_Speculation,12.68,% Slots,,,0.00,5.32,
39.560577627,S1-C5,Backend_Bound,40.42,% Slots,,,0.00,5.32,
39.560577627,S1-C5,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
39.560577627,S1-C5,Frontend_Bound.Frontend_Latency,23.62,% Slots,,rs_events.empty_end,0.00,5.16,
39.560577627,S1-C5,Bad_Speculation.Branch_Mispredicts,12.10,% Slots,,br_misp_retired.all_branches,0.00,5.32,
39.560577627,S1-C5,Backend_Bound.Core_Bound,53.86,% Slots,,,0.00,5.15,<==
39.560577627,S1-C5,Retiring.Microcode_Sequencer,13.83,% Slots,,idq.ms_uops,0.00,5.36,
39.560577627,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.35,
39.560577627,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
39.560577627,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.95,% Clocks,,idq.ms_switches,0.00,5.35,
39.560577627,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C6,Frontend_Bound,23.46,% Slots,,,0.00,5.33,
39.560577627,S1-C6,Bad_Speculation,11.86,% Slots,,,0.00,5.33,
39.560577627,S1-C6,Backend_Bound,38.78,% Slots,,,0.00,5.33,<==
39.560577627,S1-C6,Frontend_Bound.Frontend_Latency,17.99,% Slots,,rs_events.empty_end,0.00,5.17,
39.560577627,S1-C6,Frontend_Bound.Frontend_Bandwidth,27.06,% Slots,,,0.00,5.34,
39.560577627,S1-C6,Bad_Speculation.Branch_Mispredicts,11.72,% Slots,,br_misp_retired.all_branches,0.00,5.33,
39.560577627,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
39.560577627,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.49,% Core_Clocks,,,0.00,5.36,
39.560577627,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C7,Frontend_Bound,29.46,% Slots,,,0.00,5.33,
39.560577627,S1-C7,Bad_Speculation,11.80,% Slots,,,0.00,5.33,
39.560577627,S1-C7,Backend_Bound,30.59,% Slots,,,0.00,5.33,
39.560577627,S1-C7,Frontend_Bound.Frontend_Latency,23.39,% Slots,,rs_events.empty_end,0.00,5.16,
39.560577627,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.58,% Slots,,,0.00,5.35,
39.560577627,S1-C7,Bad_Speculation.Branch_Mispredicts,11.69,% Slots,,br_misp_retired.all_branches,0.00,5.33,
39.560577627,S1-C7,Backend_Bound.Memory_Bound,23.80,% Slots,,,0.00,5.15,<==
39.560577627,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.35,
39.560577627,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
39.560577627,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.13,% Core_Clocks,,,0.00,5.36,
39.560577627,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.64,% Core_Clocks,,,0.00,5.09,
39.560577627,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
39.560577627,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
39.560577627,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
39.560577627,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
41.052420996,S0-C0,Frontend_Bound,23.11,% Slots,,,0.00,5.1,
41.052420996,S0-C0,Bad_Speculation,11.73,% Slots,,,0.00,5.1,
41.052420996,S0-C0,Backend_Bound,38.51,% Slots,,,0.00,5.1,<==
41.052420996,S0-C0,Frontend_Bound.Frontend_Latency,17.57,% Slots,,rs_events.empty_end,0.00,5.12,
41.052420996,S0-C0,Bad_Speculation.Branch_Mispredicts,11.60,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S0-C0,Backend_Bound.Memory_Bound,20.34,% Slots,,,0.00,5.1,
41.052420996,S0-C0,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.1,
41.052420996,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
41.052420996,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
41.052420996,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,7.21,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.73,
41.052420996,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
41.052420996,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.77,% Clocks,,,0.00,5.36,
41.052420996,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
41.052420996,S0-C1,Frontend_Bound,28.33,% Slots,,,0.00,5.1,
41.052420996,S0-C1,Bad_Speculation,13.98,% Slots,,,0.00,5.1,
41.052420996,S0-C1,Backend_Bound,29.14,% Slots,,,0.00,5.1,
41.052420996,S0-C1,Frontend_Bound.Frontend_Latency,18.92,% Slots,,rs_events.empty_end,0.00,5.12,
41.052420996,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.49,% Slots,,,0.00,5.1,
41.052420996,S0-C1,Bad_Speculation.Branch_Mispredicts,13.86,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S0-C1,Backend_Bound.Memory_Bound,26.25,% Slots,,,0.00,5.1,<==
41.052420996,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.37,
41.052420996,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
41.052420996,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.91,% Core_Clocks,,,0.00,5.1,
41.052420996,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.40,% Core_Clocks,,,0.00,5.37,
41.052420996,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
41.052420996,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
41.052420996,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
41.052420996,S0-C2,Frontend_Bound,20.96,% Slots,,,0.00,5.11,
41.052420996,S0-C2,Bad_Speculation,15.93,% Slots,,,0.00,5.1,
41.052420996,S0-C2,Backend_Bound,29.51,% Slots,,,0.00,5.1,
41.052420996,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.47,% Slots,,,0.00,5.11,
41.052420996,S0-C2,Bad_Speculation.Branch_Mispredicts,15.71,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S0-C2,Backend_Bound.Memory_Bound,94.63,% Slots,,,0.00,5.1,
41.052420996,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.08,% Core_Clocks,,,0.00,5.37,
41.052420996,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,14.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,<==
41.052420996,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
41.052420996,S0-C3,Frontend_Bound,24.22,% Slots,,,0.00,5.1,
41.052420996,S0-C3,Bad_Speculation,18.30,% Slots,,,0.00,5.1,
41.052420996,S0-C3,Backend_Bound,23.09,% Slots,,,0.00,5.1,
41.052420996,S0-C3,Frontend_Bound.Frontend_Latency,17.12,% Slots,,rs_events.empty_end,0.00,5.11,
41.052420996,S0-C3,Bad_Speculation.Branch_Mispredicts,18.20,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S0-C3,Backend_Bound.Memory_Bound,14.14,% Slots,,,0.00,5.1,
41.052420996,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
41.052420996,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
41.052420996,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
41.052420996,S0-C4,Frontend_Bound,32.09,% Slots,,,0.00,5.1,
41.052420996,S0-C4,Bad_Speculation,14.81,% Slots,,,0.00,5.1,
41.052420996,S0-C4,Backend_Bound,24.60,% Slots,,,0.00,5.1,
41.052420996,S0-C4,Frontend_Bound.Frontend_Latency,23.06,% Slots,,rs_events.empty_end,0.00,5.12,
41.052420996,S0-C4,Bad_Speculation.Branch_Mispredicts,14.62,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S0-C4,Backend_Bound.Memory_Bound,11.47,% Slots,,,0.00,5.1,
41.052420996,S0-C4,Backend_Bound.Core_Bound,13.13,% Slots,,,0.00,5.1,
41.052420996,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.37,
41.052420996,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
41.052420996,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
41.052420996,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
41.052420996,S0-C5,Frontend_Bound,22.51,% Slots,,,0.00,5.1,
41.052420996,S0-C5,Bad_Speculation,16.19,% Slots,,,0.00,5.1,
41.052420996,S0-C5,Backend_Bound,27.75,% Slots,,,0.00,5.1,<==
41.052420996,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.67,% Slots,,,0.00,5.1,
41.052420996,S0-C5,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S0-C5,Backend_Bound.Memory_Bound,12.14,% Slots,,,0.00,5.1,
41.052420996,S0-C5,Backend_Bound.Core_Bound,15.61,% Slots,,,0.00,5.1,
41.052420996,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.01,% Core_Clocks,,,0.00,5.37,
41.052420996,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
41.052420996,S0-C6,Frontend_Bound,38.16,% Slots,,,0.00,5.1,
41.052420996,S0-C6,Bad_Speculation,14.83,% Slots,,,0.00,5.1,
41.052420996,S0-C6,Backend_Bound,18.91,% Slots,,,0.00,5.1,
41.052420996,S0-C6,Frontend_Bound.Frontend_Latency,30.80,% Slots,,rs_events.empty_end,0.00,5.11,
41.052420996,S0-C6,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S0-C6,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.1,
41.052420996,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.78,% Clocks,,,0.00,5.37,
41.052420996,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
41.052420996,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
41.052420996,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
41.052420996,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
41.052420996,S0-C7,Bad_Speculation,14.68,% Slots,,,0.00,5.1,
41.052420996,S0-C7,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S0-C7,Backend_Bound,45.19,% Slots,,,0.00,5.1,<==
41.052420996,S0-C7,Backend_Bound.Memory_Bound,24.30,% Slots,,,0.00,5.1,
41.052420996,S0-C7,Backend_Bound.Core_Bound,20.89,% Slots,,,0.00,5.1,
41.052420996,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
41.052420996,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.63,% Clocks,,,0.00,5.36,
41.052420996,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
41.052420996,S1-C0,Backend_Bound,50.61,% Slots,,,0.00,5.1,<==
41.052420996,S1-C0,Backend_Bound.Memory_Bound,27.49,% Slots,,,0.00,5.1,
41.052420996,S1-C0,Backend_Bound.Core_Bound,23.13,% Slots,,,0.00,5.1,
41.052420996,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
41.052420996,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.36,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.73,
41.052420996,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
41.052420996,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.93,% Clocks,,,0.00,5.36,
41.052420996,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C1,Backend_Bound,45.80,% Slots,,,0.00,5.1,
41.052420996,S1-C1,Backend_Bound.Memory_Bound,20.14,% Slots,,,0.00,5.1,
41.052420996,S1-C1,Backend_Bound.Core_Bound,25.66,% Slots,,,0.00,5.1,<==
41.052420996,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.59,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.72,
41.052420996,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
41.052420996,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C2,Frontend_Bound,28.66,% Slots,,,0.00,5.1,<==
41.052420996,S1-C2,Bad_Speculation,12.27,% Slots,,,0.00,5.1,
41.052420996,S1-C2,Backend_Bound,17.55,% Slots,,,0.00,5.1,
41.052420996,S1-C2,Frontend_Bound.Frontend_Latency,15.80,% Slots,,rs_events.empty_end,0.00,5.12,
41.052420996,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.33,% Slots,,,0.00,5.1,
41.052420996,S1-C2,Bad_Speculation.Branch_Mispredicts,12.02,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S1-C2,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.1,
41.052420996,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.37,
41.052420996,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
41.052420996,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.40,% Core_Clocks,,,0.00,5.1,
41.052420996,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.98,% Core_Clocks,,,0.00,5.37,
41.052420996,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C3,Frontend_Bound,36.13,% Slots,,,0.00,5.11,
41.052420996,S1-C3,Bad_Speculation,10.87,% Slots,,,0.00,5.1,
41.052420996,S1-C3,Backend_Bound,30.25,% Slots,,,0.00,5.1,
41.052420996,S1-C3,Retiring,18.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
41.052420996,S1-C3,Frontend_Bound.Frontend_Latency,16.32,% Slots,,rs_events.empty_end,0.00,5.12,
41.052420996,S1-C3,Bad_Speculation.Branch_Mispredicts,10.69,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S1-C3,Backend_Bound.Memory_Bound,39.76,% Slots,,,0.00,5.1,
41.052420996,S1-C3,Retiring.Microcode_Sequencer,8.07,% Slots,,idq.ms_uops,0.00,5.37,
41.052420996,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.58,% Clocks,,,0.00,5.37,
41.052420996,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
41.052420996,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.84,% Clocks,,idq.ms_switches,0.00,5.37,
41.052420996,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
41.052420996,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
41.052420996,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
41.052420996,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C4,Frontend_Bound,35.68,% Slots,,,0.00,5.1,
41.052420996,S1-C4,Bad_Speculation,19.36,% Slots,,,0.00,5.1,
41.052420996,S1-C4,Backend_Bound,21.62,% Slots,,,0.00,5.1,
41.052420996,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.44,% Slots,,,0.00,5.1,
41.052420996,S1-C4,Bad_Speculation.Branch_Mispredicts,18.78,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S1-C4,Backend_Bound.Core_Bound,13.14,% Slots,,,0.00,5.1,
41.052420996,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.31,% Core_Clocks,,,0.00,5.1,<==
41.052420996,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.39,% Core_Clocks,,,0.00,5.37,
41.052420996,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C5,Bad_Speculation,15.08,% Slots,,,0.00,5.1,
41.052420996,S1-C5,Bad_Speculation.Branch_Mispredicts,15.00,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S1-C5,Backend_Bound,41.47,% Slots,,,0.00,5.1,
41.052420996,S1-C5,Backend_Bound.Memory_Bound,25.57,% Slots,,,0.00,5.1,
41.052420996,S1-C5,Backend_Bound.Core_Bound,15.90,% Slots,,,0.00,5.1,
41.052420996,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,<==
41.052420996,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C6,Bad_Speculation,11.52,% Slots,,,0.00,5.1,
41.052420996,S1-C6,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S1-C6,Backend_Bound,47.03,% Slots,,,0.00,5.1,<==
41.052420996,S1-C6,Backend_Bound.Memory_Bound,25.47,% Slots,,,0.00,5.1,
41.052420996,S1-C6,Backend_Bound.Core_Bound,21.56,% Slots,,,0.00,5.1,
41.052420996,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
41.052420996,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.56,% Clocks,,,0.00,5.36,
41.052420996,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C7,Frontend_Bound,33.12,% Slots,,,0.00,5.1,<==
41.052420996,S1-C7,Bad_Speculation,17.80,% Slots,,,0.00,5.1,
41.052420996,S1-C7,Backend_Bound,20.72,% Slots,,,0.00,5.1,
41.052420996,S1-C7,Bad_Speculation.Branch_Mispredicts,17.63,% Slots,,br_misp_retired.all_branches,0.00,5.1,
41.052420996,S1-C7,Backend_Bound.Core_Bound,24.59,% Slots,,,0.00,5.1,
41.052420996,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
41.052420996,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
41.052420996,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
41.052420996,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
41.052420996,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
41.052420996,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
41.052420996,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
41.052420996,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
41.052420996,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
41.052420996,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
41.052420996,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
42.549199211,S0-C0,Frontend_Bound,23.41,% Slots,,,0.00,5.35,
42.549199211,S0-C0,Backend_Bound,41.81,% Slots,,,0.00,5.35,<==
42.549199211,S0-C0,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.35,
42.549199211,S0-C0,Backend_Bound.Memory_Bound,19.80,% Slots,,,0.00,5.35,
42.549199211,S0-C0,Backend_Bound.Core_Bound,22.01,% Slots,,,0.00,5.35,
42.549199211,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
42.549199211,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
42.549199211,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
42.549199211,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.00,% Clocks,,,0.00,5.19,
42.549199211,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C1,Frontend_Bound,42.05,% Slots,,,0.00,5.34,
42.549199211,S0-C1,Bad_Speculation,10.68,% Slots,,,0.00,5.34,
42.549199211,S0-C1,Backend_Bound,27.27,% Slots,,,0.00,5.34,
42.549199211,S0-C1,Frontend_Bound.Frontend_Latency,56.16,% Slots,,rs_events.empty_end,0.00,5.34,
42.549199211,S0-C1,Bad_Speculation.Branch_Mispredicts,9.87,% Slots,,br_misp_retired.all_branches,0.00,5.34,
42.549199211,S0-C1,Backend_Bound.Core_Bound,19.45,% Slots,,,0.00,5.34,
42.549199211,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
42.549199211,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.94,% Clocks,,,0.00,5.2,
42.549199211,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C2,Bad_Speculation,16.48,% Slots,,,0.00,5.34,
42.549199211,S0-C2,Bad_Speculation.Branch_Mispredicts,16.37,% Slots,,br_misp_retired.all_branches,0.00,5.34,
42.549199211,S0-C2,Backend_Bound,30.83,% Slots,,,0.00,5.34,<==
42.549199211,S0-C2,Backend_Bound.Memory_Bound,14.78,% Slots,,,0.00,5.34,
42.549199211,S0-C2,Backend_Bound.Core_Bound,16.05,% Slots,,,0.00,5.34,
42.549199211,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
42.549199211,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C3,Frontend_Bound,35.01,% Slots,,,0.00,5.34,
42.549199211,S0-C3,Bad_Speculation,11.09,% Slots,,,0.00,5.34,
42.549199211,S0-C3,Backend_Bound,29.77,% Slots,,,0.00,5.34,
42.549199211,S0-C3,Frontend_Bound.Frontend_Latency,23.15,% Slots,,rs_events.empty_end,0.00,5.34,
42.549199211,S0-C3,Bad_Speculation.Branch_Mispredicts,10.89,% Slots,,br_misp_retired.all_branches,0.00,5.34,
42.549199211,S0-C3,Backend_Bound.Core_Bound,20.88,% Slots,,,0.00,5.34,
42.549199211,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
42.549199211,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C4,Frontend_Bound,36.73,% Slots,,,0.00,5.34,
42.549199211,S0-C4,Bad_Speculation,10.44,% Slots,,,0.00,5.34,
42.549199211,S0-C4,Backend_Bound,28.27,% Slots,,,0.00,5.34,
42.549199211,S0-C4,Frontend_Bound.Frontend_Latency,30.70,% Slots,,rs_events.empty_end,0.00,5.34,
42.549199211,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.15,% Slots,,,0.00,5.34,
42.549199211,S0-C4,Bad_Speculation.Branch_Mispredicts,9.86,% Slots,,br_misp_retired.all_branches,0.00,5.34,
42.549199211,S0-C4,Backend_Bound.Core_Bound,34.09,% Slots,,,0.00,5.34,
42.549199211,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
42.549199211,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.86,% Core_Clocks,,,0.00,5.36,
42.549199211,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.71,% Core_Clocks,,,0.00,5.36,
42.549199211,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.79,% Clocks,,,0.00,5.2,
42.549199211,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C5,Bad_Speculation,21.08,% Slots,,,0.00,5.34,
42.549199211,S0-C5,Bad_Speculation.Branch_Mispredicts,20.90,% Slots,,br_misp_retired.all_branches,0.00,5.34,
42.549199211,S0-C5,Backend_Bound,26.66,% Slots,,,0.00,5.34,<==
42.549199211,S0-C5,Backend_Bound.Memory_Bound,13.11,% Slots,,,0.00,5.34,
42.549199211,S0-C5,Backend_Bound.Core_Bound,13.55,% Slots,,,0.00,5.34,
42.549199211,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
42.549199211,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
42.549199211,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C6,Frontend_Bound,32.67,% Slots,,,0.00,5.34,
42.549199211,S0-C6,Bad_Speculation,11.49,% Slots,,,0.00,5.34,
42.549199211,S0-C6,Backend_Bound,29.82,% Slots,,,0.00,5.34,
42.549199211,S0-C6,Retiring,25.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
42.549199211,S0-C6,Frontend_Bound.Frontend_Latency,33.74,% Slots,,rs_events.empty_end,0.00,5.34,
42.549199211,S0-C6,Bad_Speculation.Branch_Mispredicts,10.67,% Slots,,br_misp_retired.all_branches,0.00,5.34,
42.549199211,S0-C6,Backend_Bound.Core_Bound,35.78,% Slots,,,0.00,5.34,
42.549199211,S0-C6,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.09,
42.549199211,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.04,% Clocks,,,0.00,5.09,
42.549199211,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
42.549199211,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.02,% Clocks,,idq.ms_switches,0.00,5.09,
42.549199211,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C7,Frontend_Bound,39.60,% Slots,,,0.00,5.34,
42.549199211,S0-C7,Bad_Speculation,14.66,% Slots,,,0.00,5.34,
42.549199211,S0-C7,Backend_Bound,23.77,% Slots,,,0.00,5.34,
42.549199211,S0-C7,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
42.549199211,S0-C7,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.34,
42.549199211,S0-C7,Frontend_Bound.Frontend_Bandwidth,25.24,% Slots,,,0.00,5.34,
42.549199211,S0-C7,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.34,
42.549199211,S0-C7,Retiring.Microcode_Sequencer,12.81,% Slots,,idq.ms_uops,0.00,5.09,
42.549199211,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.33,% Clocks,,,0.00,5.09,
42.549199211,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
42.549199211,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.35,% Clocks,,idq.ms_switches,0.00,5.09,
42.549199211,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.08,% Core_Clocks,,,0.00,5.36,<==
42.549199211,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.63,% Core_Clocks,,,0.00,5.36,
42.549199211,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
42.549199211,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
42.549199211,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C0,Frontend_Bound,35.58,% Slots,,,0.00,5.35,
42.549199211,S1-C0,Bad_Speculation,12.10,% Slots,,,0.00,5.35,
42.549199211,S1-C0,Backend_Bound,20.64,% Slots,,,0.00,5.35,
42.549199211,S1-C0,Frontend_Bound.Frontend_Latency,21.61,% Slots,,rs_events.empty_end,0.00,5.35,
42.549199211,S1-C0,Bad_Speculation.Branch_Mispredicts,11.88,% Slots,,br_misp_retired.all_branches,0.00,5.35,
42.549199211,S1-C0,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.35,
42.549199211,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.09,
42.549199211,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
42.549199211,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
42.549199211,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
42.549199211,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C1,Frontend_Bound,32.93,% Slots,,,0.00,5.35,
42.549199211,S1-C1,Bad_Speculation,16.53,% Slots,,,0.00,5.35,
42.549199211,S1-C1,Backend_Bound,25.35,% Slots,,,0.00,5.35,
42.549199211,S1-C1,Frontend_Bound.Frontend_Latency,24.63,% Slots,,rs_events.empty_end,0.00,5.35,
42.549199211,S1-C1,Frontend_Bound.Frontend_Bandwidth,40.11,% Slots,,,0.00,5.35,
42.549199211,S1-C1,Bad_Speculation.Branch_Mispredicts,15.55,% Slots,,br_misp_retired.all_branches,0.00,5.35,
42.549199211,S1-C1,Backend_Bound.Core_Bound,33.26,% Slots,,,0.00,5.35,
42.549199211,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.09,
42.549199211,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
42.549199211,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.69,% Core_Clocks,,,0.00,5.36,<==
42.549199211,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.42,% Clocks,,,0.00,5.21,
42.549199211,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C2,Frontend_Bound,32.61,% Slots,,,0.00,5.35,<==
42.549199211,S1-C2,Backend_Bound,14.72,% Slots,,,0.00,5.35,
42.549199211,S1-C2,Frontend_Bound.Frontend_Latency,16.60,% Slots,,rs_events.empty_end,0.00,5.35,
42.549199211,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.64,% Slots,,,0.00,5.35,
42.549199211,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.09,
42.549199211,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
42.549199211,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.97,% Core_Clocks,,,0.00,5.36,
42.549199211,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C3,Frontend_Bound,35.15,% Slots,,,0.00,5.35,
42.549199211,S1-C3,Backend_Bound,40.88,% Slots,,,0.00,5.35,
42.549199211,S1-C3,Retiring,26.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
42.549199211,S1-C3,Frontend_Bound.Frontend_Latency,84.65,% Slots,,rs_events.empty_end,0.00,5.35,
42.549199211,S1-C3,Backend_Bound.Memory_Bound,22.96,% Slots,,,0.00,5.35,
42.549199211,S1-C3,Backend_Bound.Core_Bound,17.93,% Slots,,,0.00,5.35,
42.549199211,S1-C3,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.08,
42.549199211,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.09,
42.549199211,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
42.549199211,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.21,% Clocks,,idq.ms_switches,0.00,5.09,
42.549199211,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
42.549199211,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.22,% Clocks,,,0.00,5.22,
42.549199211,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C4,Frontend_Bound,35.38,% Slots,,,0.00,5.35,
42.549199211,S1-C4,Bad_Speculation,18.15,% Slots,,,0.00,5.35,
42.549199211,S1-C4,Backend_Bound,10.39,% Slots,,,0.00,5.35,
42.549199211,S1-C4,Frontend_Bound.Frontend_Latency,20.64,% Slots,,rs_events.empty_end,0.00,5.35,<==
42.549199211,S1-C4,Bad_Speculation.Branch_Mispredicts,17.66,% Slots,,br_misp_retired.all_branches,0.00,5.35,
42.549199211,S1-C4,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.35,
42.549199211,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.88,% Clocks,,,0.00,5.09,
42.549199211,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
42.549199211,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C5,Frontend_Bound,31.32,% Slots,,,0.00,5.35,<==
42.549199211,S1-C5,Backend_Bound,21.94,% Slots,,,0.00,5.35,
42.549199211,S1-C5,Frontend_Bound.Frontend_Latency,21.38,% Slots,,rs_events.empty_end,0.00,5.35,
42.549199211,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.68,% Slots,,,0.00,5.35,
42.549199211,S1-C5,Backend_Bound.Memory_Bound,18.54,% Slots,,,0.00,5.35,
42.549199211,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
42.549199211,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.46,% Core_Clocks,,,0.00,5.36,
42.549199211,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.77,% Core_Clocks,,,0.00,5.35,
42.549199211,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
42.549199211,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
42.549199211,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
42.549199211,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C6,Bad_Speculation,13.96,% Slots,,,0.00,5.35,
42.549199211,S1-C6,Bad_Speculation.Branch_Mispredicts,13.85,% Slots,,br_misp_retired.all_branches,0.00,5.35,
42.549199211,S1-C6,Backend_Bound,32.14,% Slots,,,0.00,5.35,
42.549199211,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,<==
42.549199211,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C7,Frontend_Bound,32.95,% Slots,,,0.00,5.35,
42.549199211,S1-C7,Backend_Bound,34.09,% Slots,,,0.00,5.35,
42.549199211,S1-C7,Backend_Bound.Memory_Bound,20.31,% Slots,,,0.00,5.35,<==
42.549199211,S1-C7,Backend_Bound.Core_Bound,13.77,% Slots,,,0.00,5.35,
42.549199211,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.09,
42.549199211,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
42.549199211,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
42.549199211,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
42.549199211,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
42.549199211,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
42.549199211,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
44.06171611,S0-C0,Frontend_Bound,35.05,% Slots,,,0.00,5.28,
44.06171611,S0-C0,Bad_Speculation,12.71,% Slots,,,0.00,5.28,
44.06171611,S0-C0,Backend_Bound,22.34,% Slots,,,0.00,5.28,
44.06171611,S0-C0,Frontend_Bound.Frontend_Latency,28.34,% Slots,,rs_events.empty_end,0.00,5.27,
44.06171611,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.49,% Slots,,,0.00,5.09,
44.06171611,S0-C0,Bad_Speculation.Branch_Mispredicts,12.55,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.06171611,S0-C0,Backend_Bound.Memory_Bound,17.00,% Slots,,,0.00,5.27,
44.06171611,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.27,
44.06171611,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
44.06171611,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.45,% Core_Clocks,,,0.00,5.28,
44.06171611,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.95,% Core_Clocks,,,0.00,5.28,
44.06171611,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
44.06171611,S0-C0-T0,MUX,5.01,%,,,0.00,100.0,
44.06171611,S0-C1,Bad_Speculation,11.30,% Slots,,,0.00,5.28,
44.06171611,S0-C1,Bad_Speculation.Branch_Mispredicts,11.03,% Slots,,br_misp_retired.all_branches,0.00,5.27,
44.06171611,S0-C1,Backend_Bound,45.83,% Slots,,,0.00,5.28,
44.06171611,S0-C1,Backend_Bound.Memory_Bound,33.81,% Slots,,,0.00,5.27,
44.06171611,S0-C1,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.27,
44.06171611,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
44.06171611,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
44.06171611,S0-C2,Frontend_Bound,20.65,% Slots,,,0.00,5.28,
44.06171611,S0-C2,Bad_Speculation,19.03,% Slots,,,0.00,5.28,
44.06171611,S0-C2,Backend_Bound,21.06,% Slots,,,0.00,5.28,
44.06171611,S0-C2,Retiring,25.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
44.06171611,S0-C2,Frontend_Bound.Frontend_Latency,22.31,% Slots,,rs_events.empty_end,0.00,5.28,
44.06171611,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.89,% Slots,,,0.00,5.1,
44.06171611,S0-C2,Bad_Speculation.Branch_Mispredicts,18.82,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.06171611,S0-C2,Backend_Bound.Memory_Bound,15.12,% Slots,,,0.00,5.27,
44.06171611,S0-C2,Retiring.Microcode_Sequencer,1.51,% Slots,,idq.ms_uops,0.00,5.28,<==
44.06171611,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.83,% Clocks,,,0.00,5.28,
44.06171611,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
44.06171611,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.23,% Clocks,,idq.ms_switches,0.00,5.28,
44.06171611,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.74,% Core_Clocks,,,0.00,5.28,
44.06171611,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.66,% Core_Clocks,,,0.00,5.28,
44.06171611,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
44.06171611,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
44.06171611,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
44.06171611,S0-C3,Backend_Bound,55.58,% Slots,,,0.00,5.28,
44.06171611,S0-C3,Backend_Bound.Memory_Bound,18.45,% Slots,,,0.00,5.27,
44.06171611,S0-C3,Backend_Bound.Core_Bound,37.13,% Slots,,,0.00,5.27,<==
44.06171611,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
44.06171611,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
44.06171611,S0-C4,Frontend_Bound,32.91,% Slots,,,0.00,5.28,
44.06171611,S0-C4,Bad_Speculation,11.12,% Slots,,,0.00,5.28,
44.06171611,S0-C4,Backend_Bound,29.72,% Slots,,,0.00,5.28,
44.06171611,S0-C4,Frontend_Bound.Frontend_Latency,21.92,% Slots,,rs_events.empty_end,0.00,5.27,
44.06171611,S0-C4,Bad_Speculation.Branch_Mispredicts,10.92,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.06171611,S0-C4,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.27,
44.06171611,S0-C4,Backend_Bound.Core_Bound,18.45,% Slots,,,0.00,5.27,
44.06171611,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.28,
44.06171611,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
44.06171611,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
44.06171611,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
44.06171611,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
44.06171611,S0-C5,Frontend_Bound,21.30,% Slots,,,0.00,5.28,
44.06171611,S0-C5,Bad_Speculation,12.92,% Slots,,,0.00,5.28,
44.06171611,S0-C5,Backend_Bound,39.91,% Slots,,,0.00,5.28,<==
44.06171611,S0-C5,Frontend_Bound.Frontend_Bandwidth,21.76,% Slots,,,0.00,5.28,
44.06171611,S0-C5,Bad_Speculation.Branch_Mispredicts,12.72,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.06171611,S0-C5,Backend_Bound.Memory_Bound,22.21,% Slots,,,0.00,5.27,
44.06171611,S0-C5,Backend_Bound.Core_Bound,17.71,% Slots,,,0.00,5.27,
44.06171611,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.40,% Core_Clocks,,,0.00,5.28,
44.06171611,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
44.06171611,S0-C6,Frontend_Bound,38.04,% Slots,,,0.00,5.28,
44.06171611,S0-C6,Backend_Bound,29.88,% Slots,,,0.00,5.28,
44.06171611,S0-C6,Frontend_Bound.Frontend_Latency,39.98,% Slots,,rs_events.empty_end,0.00,5.27,
44.06171611,S0-C6,Backend_Bound.Memory_Bound,10.04,% Slots,,,0.00,5.27,
44.06171611,S0-C6,Backend_Bound.Core_Bound,19.84,% Slots,,,0.00,5.27,
44.06171611,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.48,% Clocks,,,0.00,5.27,
44.06171611,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
44.06171611,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
44.06171611,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.64,% Clocks,,,0.00,5.02,
44.06171611,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
44.06171611,S0-C7,Frontend_Bound,30.92,% Slots,,,0.00,5.27,
44.06171611,S0-C7,Backend_Bound,36.77,% Slots,,,0.00,5.27,
44.06171611,S0-C7,Retiring,18.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
44.06171611,S0-C7,Frontend_Bound.Frontend_Latency,20.80,% Slots,,rs_events.empty_end,0.00,5.27,
44.06171611,S0-C7,Backend_Bound.Memory_Bound,10.57,% Slots,,,0.00,5.27,
44.06171611,S0-C7,Backend_Bound.Core_Bound,26.20,% Slots,,,0.00,5.27,<==
44.06171611,S0-C7,Retiring.Microcode_Sequencer,3.65,% Slots,,idq.ms_uops,0.00,5.28,
44.06171611,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.12,% Clocks,,,0.00,5.27,
44.06171611,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
44.06171611,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.06,% Clocks,,idq.ms_switches,0.00,5.27,
44.06171611,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
44.06171611,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
44.06171611,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C0,Frontend_Bound,20.37,% Slots,,,0.00,5.27,
44.06171611,S1-C0,Bad_Speculation,11.15,% Slots,,,0.00,5.27,
44.06171611,S1-C0,Backend_Bound,33.39,% Slots,,,0.00,5.27,
44.06171611,S1-C0,Retiring,24.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
44.06171611,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.09,% Slots,,,0.00,5.27,
44.06171611,S1-C0,Bad_Speculation.Branch_Mispredicts,11.05,% Slots,,br_misp_retired.all_branches,0.00,5.27,
44.06171611,S1-C0,Backend_Bound.Memory_Bound,14.05,% Slots,,,0.00,5.27,
44.06171611,S1-C0,Backend_Bound.Core_Bound,19.34,% Slots,,,0.00,5.27,<==
44.06171611,S1-C0,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,0.00,5.27,
44.06171611,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.54,% Clocks,,idq.ms_switches,0.00,5.28,
44.06171611,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.58,% Core_Clocks,,,0.00,5.27,
44.06171611,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.19,% Core_Clocks,,,0.00,5.28,
44.06171611,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
44.06171611,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
44.06171611,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C1,Frontend_Bound,24.66,% Slots,,,0.00,5.27,
44.06171611,S1-C1,Bad_Speculation,11.38,% Slots,,,0.00,5.27,
44.06171611,S1-C1,Backend_Bound,30.60,% Slots,,,0.00,5.27,
44.06171611,S1-C1,Frontend_Bound.Frontend_Latency,24.07,% Slots,,rs_events.empty_end,0.00,5.27,
44.06171611,S1-C1,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.27,
44.06171611,S1-C1,Backend_Bound.Memory_Bound,22.75,% Slots,,,0.00,5.27,
44.06171611,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.28,
44.06171611,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
44.06171611,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
44.06171611,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C2,Frontend_Bound,29.80,% Slots,,,0.00,5.27,<==
44.06171611,S1-C2,Bad_Speculation,11.62,% Slots,,,0.00,5.27,
44.06171611,S1-C2,Backend_Bound,21.03,% Slots,,,0.00,5.27,
44.06171611,S1-C2,Frontend_Bound.Frontend_Latency,15.66,% Slots,,rs_events.empty_end,0.00,5.27,
44.06171611,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.32,% Slots,,,0.00,5.27,
44.06171611,S1-C2,Bad_Speculation.Branch_Mispredicts,11.40,% Slots,,br_misp_retired.all_branches,0.00,5.27,
44.06171611,S1-C2,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.27,
44.06171611,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.27,
44.06171611,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
44.06171611,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.26,% Core_Clocks,,,0.00,5.27,
44.06171611,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C3,Frontend_Bound,29.18,% Slots,,,0.00,5.27,
44.06171611,S1-C3,Backend_Bound,35.38,% Slots,,,0.00,5.27,
44.06171611,S1-C3,Retiring,15.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
44.06171611,S1-C3,Frontend_Bound.Frontend_Latency,34.47,% Slots,,rs_events.empty_end,0.00,5.27,
44.06171611,S1-C3,Backend_Bound.Memory_Bound,44.07,% Slots,,,0.00,5.27,
44.06171611,S1-C3,Retiring.Microcode_Sequencer,5.24,% Slots,,idq.ms_uops,0.00,5.27,
44.06171611,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.40,% Clocks,,,0.00,5.28,
44.06171611,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
44.06171611,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.80,% Clocks,,idq.ms_switches,0.00,5.28,
44.06171611,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
44.06171611,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
44.06171611,S1-C4,Frontend_Bound,23.04,% Slots,,,0.00,5.27,
44.06171611,S1-C4,Bad_Speculation,14.33,% Slots,,,0.00,5.27,
44.06171611,S1-C4,Backend_Bound,29.98,% Slots,,,0.00,5.27,<==
44.06171611,S1-C4,Frontend_Bound.Frontend_Latency,16.37,% Slots,,rs_events.empty_end,0.00,5.27,
44.06171611,S1-C4,Bad_Speculation.Branch_Mispredicts,14.12,% Slots,,br_misp_retired.all_branches,0.00,5.27,
44.06171611,S1-C4,Backend_Bound.Memory_Bound,13.73,% Slots,,,0.00,5.27,
44.06171611,S1-C4,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.27,
44.06171611,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.60,% Clocks,,,0.00,5.27,
44.06171611,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
44.06171611,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
44.06171611,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
44.06171611,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.95,% Clocks,,,0.00,5.03,
44.06171611,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C5,Frontend_Bound,29.50,% Slots,,,0.00,5.27,
44.06171611,S1-C5,Bad_Speculation,14.60,% Slots,,,0.00,5.27,
44.06171611,S1-C5,Backend_Bound,29.32,% Slots,,,0.00,5.27,
44.06171611,S1-C5,Frontend_Bound.Frontend_Latency,15.75,% Slots,,rs_events.empty_end,0.00,5.27,
44.06171611,S1-C5,Frontend_Bound.Frontend_Bandwidth,33.93,% Slots,,,0.00,5.27,
44.06171611,S1-C5,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.27,
44.06171611,S1-C5,Backend_Bound.Memory_Bound,17.13,% Slots,,,0.00,5.27,
44.06171611,S1-C5,Backend_Bound.Core_Bound,12.19,% Slots,,,0.00,5.27,
44.06171611,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.27,
44.06171611,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
44.06171611,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.90,% Core_Clocks,,,0.00,5.28,<==
44.06171611,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
44.06171611,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
44.06171611,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C6,Bad_Speculation,13.47,% Slots,,,0.00,5.27,
44.06171611,S1-C6,Bad_Speculation.Branch_Mispredicts,13.28,% Slots,,br_misp_retired.all_branches,0.00,5.27,
44.06171611,S1-C6,Backend_Bound,43.56,% Slots,,,0.00,5.27,
44.06171611,S1-C6,Backend_Bound.Memory_Bound,17.59,% Slots,,,0.00,5.27,
44.06171611,S1-C6,Backend_Bound.Core_Bound,25.97,% Slots,,,0.00,5.27,<==
44.06171611,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
44.06171611,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C7,Frontend_Bound,31.21,% Slots,,,0.00,5.27,
44.06171611,S1-C7,Backend_Bound,35.31,% Slots,,,0.00,5.27,
44.06171611,S1-C7,Frontend_Bound.Frontend_Latency,36.71,% Slots,,rs_events.empty_end,0.00,5.27,
44.06171611,S1-C7,Backend_Bound.Memory_Bound,12.25,% Slots,,,0.00,5.27,
44.06171611,S1-C7,Backend_Bound.Core_Bound,23.05,% Slots,,,0.00,5.27,
44.06171611,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.27,
44.06171611,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
44.06171611,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
44.06171611,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.44,% Clocks,,,0.00,5.03,<==
44.06171611,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
44.06171611,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
44.06171611,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
44.06171611,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
44.06171611,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
44.06171611,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
44.06171611,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
44.06171611,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
44.06171611,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
44.06171611,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
44.06171611,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
45.493721455,S0-C0,Frontend_Bound,23.89,% Slots,,,0.00,5.31,
45.493721455,S0-C0,Bad_Speculation,13.96,% Slots,,,0.00,5.31,
45.493721455,S0-C0,Backend_Bound,33.89,% Slots,,,0.00,5.31,<==
45.493721455,S0-C0,Frontend_Bound.Frontend_Latency,17.42,% Slots,,rs_events.empty_end,0.00,5.31,
45.493721455,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.90,% Slots,,,0.00,5.21,
45.493721455,S0-C0,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.31,
45.493721455,S0-C0,Backend_Bound.Memory_Bound,17.13,% Slots,,,0.00,5.3,
45.493721455,S0-C0,Backend_Bound.Core_Bound,16.76,% Slots,,,0.00,5.3,
45.493721455,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.31,
45.493721455,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
45.493721455,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.36,% Core_Clocks,,,0.00,5.31,
45.493721455,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.72,% Core_Clocks,,,0.00,5.04,
45.493721455,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
45.493721455,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
45.493721455,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
45.493721455,S0-C1,Frontend_Bound,24.33,% Slots,,,0.00,5.3,
45.493721455,S0-C1,Bad_Speculation,13.67,% Slots,,,0.00,5.3,
45.493721455,S0-C1,Backend_Bound,41.32,% Slots,,,0.00,5.3,
45.493721455,S0-C1,Frontend_Bound.Frontend_Latency,27.89,% Slots,,rs_events.empty_end,0.00,5.3,
45.493721455,S0-C1,Bad_Speculation.Branch_Mispredicts,13.32,% Slots,,br_misp_retired.all_branches,0.00,5.3,
45.493721455,S0-C1,Backend_Bound.Memory_Bound,17.91,% Slots,,,0.00,5.3,
45.493721455,S0-C1,Backend_Bound.Core_Bound,23.41,% Slots,,,0.00,5.3,
45.493721455,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.31,
45.493721455,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
45.493721455,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
45.493721455,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.75,% Clocks,,,0.00,5.03,<==
45.493721455,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
45.493721455,S0-C2,Frontend_Bound,29.67,% Slots,,,0.00,5.31,<==
45.493721455,S0-C2,Bad_Speculation,13.90,% Slots,,,0.00,5.31,
45.493721455,S0-C2,Backend_Bound,20.64,% Slots,,,0.00,5.31,
45.493721455,S0-C2,Frontend_Bound.Frontend_Latency,16.56,% Slots,,rs_events.empty_end,0.00,5.31,
45.493721455,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.79,% Slots,,,0.00,5.21,
45.493721455,S0-C2,Bad_Speculation.Branch_Mispredicts,13.44,% Slots,,br_misp_retired.all_branches,0.00,5.31,
45.493721455,S0-C2,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.31,
45.493721455,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.31,
45.493721455,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
45.493721455,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.36,% Core_Clocks,,,0.00,5.31,
45.493721455,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.38,% Core_Clocks,,,0.00,5.03,
45.493721455,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
45.493721455,S0-C3,Frontend_Bound,21.77,% Slots,,,0.00,5.3,
45.493721455,S0-C3,Bad_Speculation,16.00,% Slots,,,0.00,5.3,
45.493721455,S0-C3,Backend_Bound,38.50,% Slots,,,0.00,5.3,
45.493721455,S0-C3,Retiring,27.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
45.493721455,S0-C3,Frontend_Bound.Frontend_Latency,21.72,% Slots,,rs_events.empty_end,0.00,5.3,
45.493721455,S0-C3,Bad_Speculation.Branch_Mispredicts,15.79,% Slots,,br_misp_retired.all_branches,0.00,5.3,
45.493721455,S0-C3,Backend_Bound.Memory_Bound,24.22,% Slots,,,0.00,5.3,<==
45.493721455,S0-C3,Backend_Bound.Core_Bound,14.28,% Slots,,,0.00,5.3,
45.493721455,S0-C3,Retiring.Microcode_Sequencer,1.94,% Slots,,idq.ms_uops,0.00,5.31,
45.493721455,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.98,% Clocks,,,0.00,5.3,
45.493721455,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
45.493721455,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.54,% Clocks,,idq.ms_switches,0.00,5.3,
45.493721455,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
45.493721455,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
45.493721455,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
45.493721455,S0-C4,Frontend_Bound,28.43,% Slots,,,0.00,5.3,
45.493721455,S0-C4,Bad_Speculation,16.98,% Slots,,,0.00,5.3,
45.493721455,S0-C4,Backend_Bound,33.96,% Slots,,,0.00,5.3,
45.493721455,S0-C4,Retiring,24.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
45.493721455,S0-C4,Frontend_Bound.Frontend_Latency,20.04,% Slots,,rs_events.empty_end,0.00,5.3,
45.493721455,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.43,% Slots,,,0.00,5.3,
45.493721455,S0-C4,Bad_Speculation.Branch_Mispredicts,16.62,% Slots,,br_misp_retired.all_branches,0.00,5.3,
45.493721455,S0-C4,Backend_Bound.Memory_Bound,33.72,% Slots,,,0.00,5.3,
45.493721455,S0-C4,Retiring.Microcode_Sequencer,3.14,% Slots,,idq.ms_uops,0.00,5.3,
45.493721455,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
45.493721455,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.89,% Clocks,,idq.ms_switches,0.00,5.31,
45.493721455,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.21,% Core_Clocks,,,0.00,5.31,
45.493721455,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.61,% Core_Clocks,,,0.00,5.04,
45.493721455,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
45.493721455,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
45.493721455,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
45.493721455,S0-C5,Frontend_Bound,24.01,% Slots,,,0.00,5.31,
45.493721455,S0-C5,Bad_Speculation,11.86,% Slots,,,0.00,5.31,
45.493721455,S0-C5,Backend_Bound,39.45,% Slots,,,0.00,5.31,
45.493721455,S0-C5,Retiring,23.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
45.493721455,S0-C5,Frontend_Bound.Frontend_Latency,22.59,% Slots,,rs_events.empty_end,0.00,5.31,
45.493721455,S0-C5,Frontend_Bound.Frontend_Bandwidth,37.99,% Slots,,,0.00,5.31,
45.493721455,S0-C5,Bad_Speculation.Branch_Mispredicts,11.50,% Slots,,br_misp_retired.all_branches,0.00,5.31,
45.493721455,S0-C5,Retiring.Microcode_Sequencer,3.91,% Slots,,idq.ms_uops,0.00,5.31,
45.493721455,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.3,
45.493721455,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
45.493721455,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.75,% Clocks,,idq.ms_switches,0.00,5.3,
45.493721455,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.31,% Core_Clocks,,,0.00,5.31,
45.493721455,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
45.493721455,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
45.493721455,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
45.493721455,S0-C6,Frontend_Bound,26.86,% Slots,,,0.00,5.3,
45.493721455,S0-C6,Bad_Speculation,16.72,% Slots,,,0.00,5.3,
45.493721455,S0-C6,Backend_Bound,29.44,% Slots,,,0.00,5.3,
45.493721455,S0-C6,Retiring,30.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
45.493721455,S0-C6,Frontend_Bound.Frontend_Latency,27.93,% Slots,,rs_events.empty_end,0.00,5.3,
45.493721455,S0-C6,Bad_Speculation.Branch_Mispredicts,16.45,% Slots,,br_misp_retired.all_branches,0.00,5.3,
45.493721455,S0-C6,Retiring.Microcode_Sequencer,3.75,% Slots,,idq.ms_uops,0.00,5.31,<==
45.493721455,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.3,
45.493721455,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
45.493721455,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.3,
45.493721455,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
45.493721455,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
45.493721455,S0-C7,Bad_Speculation,12.74,% Slots,,,0.00,5.3,
45.493721455,S0-C7,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.3,
45.493721455,S0-C7,Backend_Bound,51.56,% Slots,,,0.00,5.3,
45.493721455,S0-C7,Backend_Bound.Memory_Bound,86.31,% Slots,,,0.00,5.3,
45.493721455,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
45.493721455,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
45.493721455,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
45.493721455,S1-C0,Frontend_Bound,39.23,% Slots,,,0.00,5.3,
45.493721455,S1-C0,Backend_Bound,28.94,% Slots,,,0.00,5.3,
45.493721455,S1-C0,Retiring,21.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
45.493721455,S1-C0,Frontend_Bound.Frontend_Latency,27.94,% Slots,,rs_events.empty_end,0.00,5.3,
45.493721455,S1-C0,Backend_Bound.Memory_Bound,30.36,% Slots,,,0.00,5.3,
45.493721455,S1-C0,Retiring.Microcode_Sequencer,2.76,% Slots,,idq.ms_uops,0.00,5.31,
45.493721455,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.31,
45.493721455,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
45.493721455,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.75,% Clocks,,idq.ms_switches,0.00,5.31,
45.493721455,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
45.493721455,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
45.493721455,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
45.493721455,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.40,% Slots,,,0.00,5.31,
45.493721455,S1-C1,Backend_Bound.Memory_Bound,37.56,% Slots,,,0.00,5.31,
45.493721455,S1-C1,Backend_Bound.Core_Bound,32.64,% Slots,,,0.00,5.31,
45.493721455,S1-C1,Retiring.Microcode_Sequencer,8.76,% Slots,,idq.ms_uops,0.00,5.31,
45.493721455,S1-C1,Backend_Bound,70.20,% Slots,,,0.00,5.31,<==
45.493721455,S1-C1,Retiring,28.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
45.493721455,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.25,% Clocks,,idq.ms_switches,0.00,5.31,
45.493721455,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
45.493721455,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
45.493721455,S1-C2,Frontend_Bound.Frontend_Bandwidth,34.78,% Slots,,,0.00,5.31,
45.493721455,S1-C2,Bad_Speculation.Branch_Mispredicts,13.82,% Slots,,br_misp_retired.all_branches,0.00,5.31,
45.493721455,S1-C2,Backend_Bound.Memory_Bound,10.77,% Slots,,,0.00,5.31,
45.493721455,S1-C2,Backend_Bound.Core_Bound,32.84,% Slots,,,0.00,5.31,<==
45.493721455,S1-C2,Retiring.Microcode_Sequencer,8.66,% Slots,,idq.ms_uops,0.00,5.31,
45.493721455,S1-C2,Bad_Speculation,14.47,% Slots,,,0.00,5.31,
45.493721455,S1-C2,Backend_Bound,43.61,% Slots,,,0.00,5.31,
45.493721455,S1-C2,Retiring,22.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
45.493721455,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.31,
45.493721455,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
45.493721455,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
45.493721455,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
45.493721455,S1-C3,Frontend_Bound.Frontend_Bandwidth,23.52,% Slots,,,0.00,5.31,
45.493721455,S1-C3,Backend_Bound.Memory_Bound,31.49,% Slots,,,0.00,5.31,
45.493721455,S1-C3,Backend_Bound.Core_Bound,33.18,% Slots,,,0.00,5.31,
45.493721455,S1-C3,Retiring.Microcode_Sequencer,11.38,% Slots,,idq.ms_uops,0.00,5.3,
45.493721455,S1-C3,Backend_Bound,64.67,% Slots,,,0.00,5.31,<==
45.493721455,S1-C3,Retiring,30.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
45.493721455,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.58,% Clocks,,idq.ms_switches,0.00,5.31,
45.493721455,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.16,% Core_Clocks,,,0.00,5.31,
45.493721455,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
45.493721455,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
45.493721455,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
45.493721455,S1-C4,Frontend_Bound.Frontend_Bandwidth,25.69,% Slots,,,0.00,5.31,
45.493721455,S1-C4,Backend_Bound.Memory_Bound,18.91,% Slots,,,0.00,5.31,
45.493721455,S1-C4,Backend_Bound.Core_Bound,33.52,% Slots,,,0.00,5.31,<==
45.493721455,S1-C4,Retiring.Microcode_Sequencer,9.38,% Slots,,idq.ms_uops,0.00,5.31,
45.493721455,S1-C4,Backend_Bound,52.43,% Slots,,,0.00,5.31,
45.493721455,S1-C4,Retiring,28.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
45.493721455,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.75,% Clocks,,idq.ms_switches,0.00,5.31,
45.493721455,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.03,% Core_Clocks,,,0.00,5.31,
45.493721455,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
45.493721455,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
45.493721455,S1-C5,Frontend_Bound,28.66,% Slots,,,0.00,5.31,
45.493721455,S1-C5,Bad_Speculation,10.43,% Slots,,,0.00,5.31,
45.493721455,S1-C5,Backend_Bound,32.88,% Slots,,,0.00,5.31,
45.493721455,S1-C5,Frontend_Bound.Frontend_Latency,18.27,% Slots,,rs_events.empty_end,0.00,5.31,
45.493721455,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.31,
45.493721455,S1-C5,Bad_Speculation.Branch_Mispredicts,10.27,% Slots,,br_misp_retired.all_branches,0.00,5.31,
45.493721455,S1-C5,Backend_Bound.Memory_Bound,19.26,% Slots,,,0.00,5.31,
45.493721455,S1-C5,Backend_Bound.Core_Bound,13.62,% Slots,,,0.00,5.31,
45.493721455,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.31,
45.493721455,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
45.493721455,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.39,% Core_Clocks,,,0.00,5.31,
45.493721455,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.78,% Core_Clocks,,,0.00,5.03,
45.493721455,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
45.493721455,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
45.493721455,S1-C6,Frontend_Bound,25.63,% Slots,,,0.00,5.31,
45.493721455,S1-C6,Backend_Bound,50.20,% Slots,,,0.00,5.31,<==
45.493721455,S1-C6,Retiring,26.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
45.493721455,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.41,% Slots,,,0.00,5.31,
45.493721455,S1-C6,Backend_Bound.Memory_Bound,24.17,% Slots,,,0.00,5.31,
45.493721455,S1-C6,Backend_Bound.Core_Bound,26.03,% Slots,,,0.00,5.31,
45.493721455,S1-C6,Retiring.Microcode_Sequencer,7.20,% Slots,,idq.ms_uops,0.00,5.31,
45.493721455,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.78,% Clocks,,idq.ms_switches,0.00,5.31,
45.493721455,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
45.493721455,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
45.493721455,S1-C7,Frontend_Bound,21.81,% Slots,,,0.00,5.31,
45.493721455,S1-C7,Bad_Speculation,10.82,% Slots,,,0.00,5.31,
45.493721455,S1-C7,Backend_Bound,39.29,% Slots,,,0.00,5.31,
45.493721455,S1-C7,Retiring,35.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
45.493721455,S1-C7,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.31,
45.493721455,S1-C7,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.3,
45.493721455,S1-C7,Backend_Bound.Memory_Bound,13.01,% Slots,,,0.00,5.31,
45.493721455,S1-C7,Backend_Bound.Core_Bound,26.28,% Slots,,,0.00,5.31,<==
45.493721455,S1-C7,Retiring.Microcode_Sequencer,2.13,% Slots,,idq.ms_uops,0.00,5.31,
45.493721455,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
45.493721455,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.31,
45.493721455,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
45.493721455,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
45.493721455,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
45.493721455,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
45.493721455,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
45.493721455,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
45.493721455,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
45.493721455,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
45.493721455,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
45.493721455,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
45.493721455,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
45.493721455,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
45.493721455,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
45.493721455,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
45.493721455,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
45.493721455,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
45.493721455,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
45.493721455,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
46.99014584,S0-C0,Frontend_Bound,24.36,% Slots,,,0.00,5.08,
46.99014584,S0-C0,Bad_Speculation,16.93,% Slots,,,0.00,5.08,
46.99014584,S0-C0,Backend_Bound,31.84,% Slots,,,0.00,5.08,
46.99014584,S0-C0,Bad_Speculation.Branch_Mispredicts,16.66,% Slots,,br_misp_retired.all_branches,0.00,5.08,
46.99014584,S0-C0,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.08,
46.99014584,S0-C0,Backend_Bound.Core_Bound,20.94,% Slots,,,0.00,5.08,<==
46.99014584,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
46.99014584,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
46.99014584,S0-C1,Frontend_Bound,34.60,% Slots,,,0.00,5.08,
46.99014584,S0-C1,Backend_Bound,32.66,% Slots,,,0.00,5.08,
46.99014584,S0-C1,Frontend_Bound.Frontend_Latency,27.87,% Slots,,rs_events.empty_end,0.00,5.08,
46.99014584,S0-C1,Backend_Bound.Memory_Bound,25.11,% Slots,,,0.00,5.08,
46.99014584,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
46.99014584,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
46.99014584,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
46.99014584,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
46.99014584,S0-C2,Bad_Speculation,12.08,% Slots,,,0.00,5.09,
46.99014584,S0-C2,Bad_Speculation.Branch_Mispredicts,11.92,% Slots,,br_misp_retired.all_branches,0.00,5.09,
46.99014584,S0-C2,Backend_Bound,36.87,% Slots,,,0.00,5.09,
46.99014584,S0-C2,Backend_Bound.Memory_Bound,15.67,% Slots,,,0.00,5.09,
46.99014584,S0-C2,Backend_Bound.Core_Bound,21.19,% Slots,,,0.00,5.09,<==
46.99014584,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
46.99014584,S0-C3,Frontend_Bound,25.59,% Slots,,,0.00,5.08,
46.99014584,S0-C3,Bad_Speculation,14.96,% Slots,,,0.00,5.08,
46.99014584,S0-C3,Backend_Bound,33.21,% Slots,,,0.00,5.08,
46.99014584,S0-C3,Frontend_Bound.Frontend_Latency,16.26,% Slots,,rs_events.empty_end,0.00,5.08,
46.99014584,S0-C3,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.08,
46.99014584,S0-C3,Backend_Bound.Memory_Bound,13.76,% Slots,,,0.00,5.08,
46.99014584,S0-C3,Backend_Bound.Core_Bound,19.45,% Slots,,,0.00,5.08,<==
46.99014584,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.05,% Clocks,,,0.00,5.35,
46.99014584,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
46.99014584,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
46.99014584,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
46.99014584,S0-C4,Frontend_Bound,32.48,% Slots,,,0.00,5.08,
46.99014584,S0-C4,Bad_Speculation,14.06,% Slots,,,0.00,5.08,
46.99014584,S0-C4,Backend_Bound,20.46,% Slots,,,0.00,5.08,
46.99014584,S0-C4,Frontend_Bound.Frontend_Latency,21.60,% Slots,,rs_events.empty_end,0.00,5.08,
46.99014584,S0-C4,Frontend_Bound.Frontend_Bandwidth,30.88,% Slots,,,0.00,5.08,
46.99014584,S0-C4,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.08,
46.99014584,S0-C4,Backend_Bound.Core_Bound,11.86,% Slots,,,0.00,5.08,
46.99014584,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.05,% Clocks,,,0.00,5.35,
46.99014584,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
46.99014584,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.89,% Core_Clocks,,,0.00,5.08,<==
46.99014584,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.30,% Clocks,,,0.00,5.34,
46.99014584,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
46.99014584,S0-C5,Frontend_Bound,27.67,% Slots,,,0.00,5.08,
46.99014584,S0-C5,Bad_Speculation,13.44,% Slots,,,0.00,5.08,
46.99014584,S0-C5,Backend_Bound,29.56,% Slots,,,0.00,5.08,
46.99014584,S0-C5,Frontend_Bound.Frontend_Latency,27.95,% Slots,,rs_events.empty_end,0.00,5.08,
46.99014584,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.10,% Slots,,,0.00,5.08,
46.99014584,S0-C5,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.08,
46.99014584,S0-C5,Backend_Bound.Memory_Bound,11.91,% Slots,,,0.00,5.08,
46.99014584,S0-C5,Backend_Bound.Core_Bound,17.65,% Slots,,,0.00,5.08,<==
46.99014584,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
46.99014584,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.74,% Core_Clocks,,,0.00,5.35,
46.99014584,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
46.99014584,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
46.99014584,S0-C6,Frontend_Bound,24.64,% Slots,,,0.00,5.08,
46.99014584,S0-C6,Bad_Speculation,10.31,% Slots,,,0.00,5.08,
46.99014584,S0-C6,Backend_Bound,38.12,% Slots,,,0.00,5.08,
46.99014584,S0-C6,Retiring,34.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
46.99014584,S0-C6,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.08,
46.99014584,S0-C6,Bad_Speculation.Branch_Mispredicts,10.09,% Slots,,br_misp_retired.all_branches,0.00,5.08,
46.99014584,S0-C6,Backend_Bound.Memory_Bound,16.51,% Slots,,,0.00,5.08,
46.99014584,S0-C6,Backend_Bound.Core_Bound,21.61,% Slots,,,0.00,5.08,<==
46.99014584,S0-C6,Retiring.Microcode_Sequencer,3.93,% Slots,,idq.ms_uops,0.00,5.36,
46.99014584,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.35,
46.99014584,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
46.99014584,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.91,% Clocks,,idq.ms_switches,0.00,5.35,
46.99014584,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
46.99014584,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
46.99014584,S0-C7,Frontend_Bound,27.99,% Slots,,,0.00,5.08,
46.99014584,S0-C7,Bad_Speculation,13.90,% Slots,,,0.00,5.08,
46.99014584,S0-C7,Backend_Bound,30.83,% Slots,,,0.00,5.08,
46.99014584,S0-C7,Frontend_Bound.Frontend_Latency,29.67,% Slots,,rs_events.empty_end,0.00,5.08,
46.99014584,S0-C7,Bad_Speculation.Branch_Mispredicts,13.71,% Slots,,br_misp_retired.all_branches,0.00,5.08,
46.99014584,S0-C7,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.08,
46.99014584,S0-C7,Backend_Bound.Core_Bound,19.96,% Slots,,,0.00,5.08,
46.99014584,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.36,
46.99014584,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
46.99014584,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
46.99014584,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
46.99014584,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.16,% Clocks,,,0.00,5.34,<==
46.99014584,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
46.99014584,S1-C0,Bad_Speculation,10.53,% Slots,,,0.00,5.08,
46.99014584,S1-C0,Bad_Speculation.Branch_Mispredicts,10.43,% Slots,,br_misp_retired.all_branches,0.00,5.08,
46.99014584,S1-C0,Backend_Bound,43.91,% Slots,,,0.00,5.08,
46.99014584,S1-C0,Backend_Bound.Memory_Bound,10.80,% Slots,,,0.00,5.08,
46.99014584,S1-C0,Backend_Bound.Core_Bound,33.11,% Slots,,,0.00,5.08,<==
46.99014584,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
46.99014584,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
46.99014584,S1-C1,Frontend_Bound,31.66,% Slots,,,0.00,5.08,
46.99014584,S1-C1,Backend_Bound,27.24,% Slots,,,0.00,5.08,
46.99014584,S1-C1,Retiring,33.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
46.99014584,S1-C1,Frontend_Bound.Frontend_Latency,26.30,% Slots,,rs_events.empty_end,0.00,5.08,
46.99014584,S1-C1,Frontend_Bound.Frontend_Bandwidth,26.83,% Slots,,,0.00,5.08,
46.99014584,S1-C1,Backend_Bound.Memory_Bound,19.23,% Slots,,,0.00,5.08,
46.99014584,S1-C1,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.35,<==
46.99014584,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
46.99014584,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.71,% Clocks,,idq.ms_switches,0.00,5.36,
46.99014584,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.07,% Core_Clocks,,,0.00,5.08,
46.99014584,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.27,% Core_Clocks,,,0.00,5.35,
46.99014584,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
46.99014584,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
46.99014584,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
46.99014584,S1-C2,Frontend_Bound,21.26,% Slots,,,0.00,5.08,
46.99014584,S1-C2,Backend_Bound,44.12,% Slots,,,0.00,5.08,
46.99014584,S1-C2,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.08,
46.99014584,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.55,% Slots,,,0.00,5.08,
46.99014584,S1-C2,Backend_Bound.Memory_Bound,18.13,% Slots,,,0.00,5.08,
46.99014584,S1-C2,Backend_Bound.Core_Bound,25.99,% Slots,,,0.00,5.08,<==
46.99014584,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
46.99014584,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.17,% Core_Clocks,,,0.00,5.09,
46.99014584,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.42,% Core_Clocks,,,0.00,5.35,
46.99014584,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
46.99014584,S1-C3,Frontend_Bound,24.29,% Slots,,,0.00,5.09,
46.99014584,S1-C3,Backend_Bound,34.24,% Slots,,,0.00,5.09,
46.99014584,S1-C3,Frontend_Bound.Frontend_Bandwidth,30.04,% Slots,,,0.00,5.09,
46.99014584,S1-C3,Backend_Bound.Memory_Bound,33.80,% Slots,,,0.00,5.09,<==
46.99014584,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
46.99014584,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
46.99014584,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
46.99014584,S1-C4,Frontend_Bound,20.85,% Slots,,,0.00,5.08,
46.99014584,S1-C4,Backend_Bound,45.62,% Slots,,,0.00,5.08,
46.99014584,S1-C4,Retiring,23.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
46.99014584,S1-C4,Backend_Bound.Memory_Bound,25.92,% Slots,,,0.00,5.08,
46.99014584,S1-C4,Backend_Bound.Core_Bound,19.70,% Slots,,,0.00,5.08,
46.99014584,S1-C4,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.35,
46.99014584,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.59,% Clocks,,idq.ms_switches,0.00,5.36,
46.99014584,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
46.99014584,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.63,% Clocks,,,0.00,5.34,
46.99014584,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
46.99014584,S1-C5,Frontend_Bound,28.49,% Slots,,,0.00,5.08,
46.99014584,S1-C5,Bad_Speculation,10.68,% Slots,,,0.00,5.08,
46.99014584,S1-C5,Backend_Bound,22.66,% Slots,,,0.00,5.08,
46.99014584,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.89,% Slots,,,0.00,5.08,
46.99014584,S1-C5,Bad_Speculation.Branch_Mispredicts,10.43,% Slots,,br_misp_retired.all_branches,0.00,5.08,
46.99014584,S1-C5,Backend_Bound.Memory_Bound,14.45,% Slots,,,0.00,5.08,
46.99014584,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.91,% Core_Clocks,,,0.00,5.09,<==
46.99014584,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.91,% Core_Clocks,,,0.00,5.35,
46.99014584,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
46.99014584,S1-C6,Frontend_Bound.Frontend_Bandwidth,25.81,% Slots,,,0.00,5.08,
46.99014584,S1-C6,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,5.08,
46.99014584,S1-C6,Backend_Bound.Memory_Bound,14.21,% Slots,,,0.00,5.08,
46.99014584,S1-C6,Backend_Bound.Core_Bound,22.17,% Slots,,,0.00,5.08,<==
46.99014584,S1-C6,Bad_Speculation,10.34,% Slots,,,0.00,5.08,
46.99014584,S1-C6,Backend_Bound,36.37,% Slots,,,0.00,5.08,
46.99014584,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.05,% Core_Clocks,,,0.00,5.35,
46.99014584,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
46.99014584,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
46.99014584,S1-C7,Frontend_Bound,24.53,% Slots,,,0.00,5.08,
46.99014584,S1-C7,Backend_Bound,25.95,% Slots,,,0.00,5.08,
46.99014584,S1-C7,Retiring,54.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
46.99014584,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.54,% Slots,,,0.00,5.08,
46.99014584,S1-C7,Backend_Bound.Core_Bound,16.12,% Slots,,,0.00,5.08,
46.99014584,S1-C7,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.35,<==
46.99014584,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.41,% Clocks,,idq.ms_switches,0.00,5.35,
46.99014584,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,83.74,% Core_Clocks,,,0.00,5.09,
46.99014584,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.63,% Core_Clocks,,,0.00,5.35,
46.99014584,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.18,% Clocks,,,0.00,5.35,
46.99014584,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
46.99014584,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
46.99014584,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
46.99014584,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
46.99014584,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
46.99014584,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
46.99014584,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
46.99014584,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
46.99014584,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
46.99014584,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
46.99014584,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
46.99014584,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
46.99014584,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
46.99014584,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
46.99014584,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
46.99014584,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
46.99014584,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
48.490633777,S0-C0,Frontend_Bound,28.01,% Slots,,,0.00,5.35,
48.490633777,S0-C0,Backend_Bound,43.55,% Slots,,,0.00,5.35,
48.490633777,S0-C0,Retiring,19.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S0-C0,Backend_Bound.Memory_Bound,17.96,% Slots,,,0.00,5.07,
48.490633777,S0-C0,Backend_Bound.Core_Bound,25.59,% Slots,,,0.00,5.07,<==
48.490633777,S0-C0,Retiring.Microcode_Sequencer,10.01,% Slots,,idq.ms_uops,0.00,5.34,
48.490633777,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.59,% Clocks,,idq.ms_switches,0.00,5.26,
48.490633777,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
48.490633777,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
48.490633777,S0-C1,Frontend_Bound,27.64,% Slots,,,0.00,5.35,
48.490633777,S0-C1,Backend_Bound,21.75,% Slots,,,0.00,5.35,
48.490633777,S0-C1,Retiring,31.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.34,
48.490633777,S0-C1,Backend_Bound.Core_Bound,76.05,% Slots,,,0.00,5.08,
48.490633777,S0-C1,Retiring.Microcode_Sequencer,7.72,% Slots,,idq.ms_uops,0.00,5.34,<==
48.490633777,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.67,% Clocks,,idq.ms_switches,0.00,5.26,
48.490633777,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.84,% Core_Clocks,,,0.00,5.34,
48.490633777,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
48.490633777,S0-C2,Frontend_Bound,25.75,% Slots,,,0.00,5.34,
48.490633777,S0-C2,Backend_Bound,21.45,% Slots,,,0.00,5.34,
48.490633777,S0-C2,Retiring,42.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.41,% Slots,,,0.00,5.34,
48.490633777,S0-C2,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.08,
48.490633777,S0-C2,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.34,<==
48.490633777,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.69,% Clocks,,idq.ms_switches,0.00,5.26,
48.490633777,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.21,% Core_Clocks,,,0.00,5.34,
48.490633777,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
48.490633777,S0-C3,Frontend_Bound,28.60,% Slots,,,0.00,5.34,
48.490633777,S0-C3,Backend_Bound,17.41,% Slots,,,0.00,5.34,
48.490633777,S0-C3,Frontend_Bound.Frontend_Bandwidth,19.18,% Slots,,,0.00,5.34,
48.490633777,S0-C3,Backend_Bound.Core_Bound,10.98,% Slots,,,0.00,5.07,
48.490633777,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.36,% Core_Clocks,,,0.00,5.34,<==
48.490633777,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.93,% Clocks,,,0.00,5.33,
48.490633777,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
48.490633777,S0-C4,Frontend_Bound,28.58,% Slots,,,0.00,5.35,
48.490633777,S0-C4,Bad_Speculation,16.48,% Slots,,,0.00,5.35,
48.490633777,S0-C4,Backend_Bound,24.71,% Slots,,,0.00,5.35,
48.490633777,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.60,% Slots,,,0.00,5.35,<==
48.490633777,S0-C4,Bad_Speculation.Branch_Mispredicts,16.24,% Slots,,br_misp_retired.all_branches,0.00,5.34,
48.490633777,S0-C4,Backend_Bound.Core_Bound,19.03,% Slots,,,0.00,5.08,
48.490633777,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.08,% Core_Clocks,,,0.00,5.34,
48.490633777,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.51,% Core_Clocks,,,0.00,5.34,
48.490633777,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.58,% Clocks,,,0.00,5.33,
48.490633777,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
48.490633777,S0-C5,Frontend_Bound,34.05,% Slots,,,0.00,5.34,
48.490633777,S0-C5,Backend_Bound,36.40,% Slots,,,0.00,5.34,
48.490633777,S0-C5,Retiring,24.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S0-C5,Frontend_Bound.Frontend_Latency,25.86,% Slots,,rs_events.empty_end,0.00,5.34,
48.490633777,S0-C5,Backend_Bound.Memory_Bound,10.34,% Slots,,,0.00,5.08,
48.490633777,S0-C5,Backend_Bound.Core_Bound,26.06,% Slots,,,0.00,5.08,
48.490633777,S0-C5,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.34,
48.490633777,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.71,% Clocks,,,0.00,5.33,
48.490633777,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
48.490633777,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.12,% Clocks,,idq.ms_switches,0.00,5.27,
48.490633777,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
48.490633777,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
48.490633777,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.07,% Clocks,,,0.00,5.33,<==
48.490633777,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
48.490633777,S0-C6,Frontend_Bound,34.68,% Slots,,,0.00,5.34,
48.490633777,S0-C6,Backend_Bound,34.60,% Slots,,,0.00,5.34,
48.490633777,S0-C6,Retiring,24.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S0-C6,Frontend_Bound.Frontend_Latency,18.66,% Slots,,rs_events.empty_end,0.00,5.34,
48.490633777,S0-C6,Backend_Bound.Core_Bound,25.72,% Slots,,,0.00,5.07,
48.490633777,S0-C6,Retiring.Microcode_Sequencer,11.65,% Slots,,idq.ms_uops,0.00,5.34,
48.490633777,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
48.490633777,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.19,% Clocks,,idq.ms_switches,0.00,5.27,<==
48.490633777,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
48.490633777,S0-C7,Frontend_Bound,42.32,% Slots,,,0.00,5.34,
48.490633777,S0-C7,Backend_Bound,33.71,% Slots,,,0.00,5.34,
48.490633777,S0-C7,Retiring,19.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S0-C7,Frontend_Bound.Frontend_Latency,21.51,% Slots,,rs_events.empty_end,0.00,5.33,
48.490633777,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.52,% Slots,,,0.00,5.34,
48.490633777,S0-C7,Backend_Bound.Core_Bound,23.75,% Slots,,,0.00,5.08,
48.490633777,S0-C7,Retiring.Microcode_Sequencer,7.85,% Slots,,idq.ms_uops,0.00,5.34,
48.490633777,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
48.490633777,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.64,% Clocks,,idq.ms_switches,0.00,5.27,<==
48.490633777,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.86,% Clocks,,,0.00,5.33,
48.490633777,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C0,Frontend_Bound,25.66,% Slots,,,0.00,5.35,
48.490633777,S1-C0,Backend_Bound,18.00,% Slots,,,0.00,5.35,
48.490633777,S1-C0,Retiring,52.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.89,% Slots,,,0.00,5.35,
48.490633777,S1-C0,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.08,
48.490633777,S1-C0,Retiring.Microcode_Sequencer,5.30,% Slots,,idq.ms_uops,0.00,5.34,<==
48.490633777,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.54,% Clocks,,idq.ms_switches,0.00,5.27,
48.490633777,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.40,% Core_Clocks,,,0.00,5.34,
48.490633777,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.77,% Clocks,,,0.00,5.33,
48.490633777,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C1,Frontend_Bound,35.72,% Slots,,,0.00,5.34,
48.490633777,S1-C1,Backend_Bound,39.43,% Slots,,,0.00,5.34,
48.490633777,S1-C1,Retiring,16.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S1-C1,Frontend_Bound.Frontend_Latency,21.28,% Slots,,rs_events.empty_end,0.00,5.34,
48.490633777,S1-C1,Backend_Bound.Core_Bound,30.67,% Slots,,,0.00,5.08,
48.490633777,S1-C1,Retiring.Microcode_Sequencer,11.57,% Slots,,idq.ms_uops,0.00,5.34,
48.490633777,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
48.490633777,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.74,% Clocks,,idq.ms_switches,0.00,5.27,
48.490633777,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.46,% Clocks,,,0.00,5.33,<==
48.490633777,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C2,Frontend_Bound,25.45,% Slots,,,0.00,5.33,
48.490633777,S1-C2,Backend_Bound,21.94,% Slots,,,0.00,5.33,
48.490633777,S1-C2,Retiring,48.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.37,% Slots,,,0.00,5.33,
48.490633777,S1-C2,Backend_Bound.Core_Bound,16.50,% Slots,,,0.00,5.08,
48.490633777,S1-C2,Retiring.Microcode_Sequencer,5.26,% Slots,,idq.ms_uops,0.00,5.34,<==
48.490633777,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.35,% Clocks,,idq.ms_switches,0.00,5.28,
48.490633777,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.96,% Core_Clocks,,,0.00,5.34,
48.490633777,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C3,Frontend_Bound,26.32,% Slots,,,0.00,5.34,
48.490633777,S1-C3,Backend_Bound,26.74,% Slots,,,0.00,5.34,
48.490633777,S1-C3,Retiring,44.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S1-C3,Backend_Bound.Core_Bound,21.51,% Slots,,,0.00,5.34,
48.490633777,S1-C3,Retiring.Microcode_Sequencer,6.35,% Slots,,idq.ms_uops,0.00,5.34,<==
48.490633777,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.64,% Clocks,,idq.ms_switches,0.00,5.28,
48.490633777,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C4,Frontend_Bound,33.31,% Slots,,,0.00,5.34,
48.490633777,S1-C4,Backend_Bound,41.54,% Slots,,,0.00,5.34,
48.490633777,S1-C4,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S1-C4,Frontend_Bound.Frontend_Latency,79.27,% Slots,,rs_events.empty_end,0.00,5.34,
48.490633777,S1-C4,Backend_Bound.Core_Bound,33.90,% Slots,,,0.00,5.34,<==
48.490633777,S1-C4,Retiring.Microcode_Sequencer,8.39,% Slots,,idq.ms_uops,0.00,5.34,
48.490633777,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
48.490633777,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.83,% Clocks,,idq.ms_switches,0.00,5.28,
48.490633777,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C5,Frontend_Bound,37.14,% Slots,,,0.00,5.35,
48.490633777,S1-C5,Backend_Bound,35.33,% Slots,,,0.00,5.35,
48.490633777,S1-C5,Retiring,20.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S1-C5,Frontend_Bound.Frontend_Latency,22.62,% Slots,,rs_events.empty_end,0.00,5.34,<==
48.490633777,S1-C5,Backend_Bound.Core_Bound,28.79,% Slots,,,0.00,5.34,
48.490633777,S1-C5,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.34,
48.490633777,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.33,
48.490633777,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
48.490633777,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.71,% Clocks,,idq.ms_switches,0.00,5.28,
48.490633777,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.03,% Clocks,,,0.00,5.33,
48.490633777,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C6,Frontend_Bound,29.31,% Slots,,,0.00,5.34,<==
48.490633777,S1-C6,Backend_Bound,22.43,% Slots,,,0.00,5.34,
48.490633777,S1-C6,Frontend_Bound.Frontend_Latency,15.04,% Slots,,rs_events.empty_end,0.00,5.34,
48.490633777,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.17,% Slots,,,0.00,5.34,
48.490633777,S1-C6,Backend_Bound.Core_Bound,13.40,% Slots,,,0.00,5.34,
48.490633777,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.33,
48.490633777,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
48.490633777,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.22,% Core_Clocks,,,0.00,5.34,
48.490633777,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
48.490633777,S1-C7,Frontend_Bound,32.74,% Slots,,,0.00,5.34,
48.490633777,S1-C7,Backend_Bound,41.43,% Slots,,,0.00,5.34,
48.490633777,S1-C7,Retiring,13.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
48.490633777,S1-C7,Frontend_Bound.Frontend_Latency,40.13,% Slots,,rs_events.empty_end,0.00,5.34,
48.490633777,S1-C7,Backend_Bound.Core_Bound,33.61,% Slots,,,0.00,5.34,<==
48.490633777,S1-C7,Retiring.Microcode_Sequencer,3.22,% Slots,,idq.ms_uops,0.00,5.34,
48.490633777,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.10,% Clocks,,idq.ms_switches,0.00,5.28,
48.490633777,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
48.490633777,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
48.490633777,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
48.490633777,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
48.490633777,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
48.490633777,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
48.490633777,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
48.490633777,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
48.490633777,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
48.490633777,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
48.490633777,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
48.490633777,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
50.010592942,S0-C0,Backend_Bound,60.73,% Slots,,,0.00,5.27,
50.010592942,S0-C0,Retiring,24.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.010592942,S0-C0,Backend_Bound.Memory_Bound,25.72,% Slots,,,0.00,5.26,
50.010592942,S0-C0,Backend_Bound.Core_Bound,35.01,% Slots,,,0.00,5.26,<==
50.010592942,S0-C0,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.26,
50.010592942,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.85,% Clocks,,idq.ms_switches,0.00,5.24,
50.010592942,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
50.010592942,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
50.010592942,S0-C1,Backend_Bound,52.42,% Slots,,,0.00,5.26,
50.010592942,S0-C1,Backend_Bound.Memory_Bound,41.90,% Slots,,,0.00,5.26,
50.010592942,S0-C1,Backend_Bound.Core_Bound,10.51,% Slots,,,0.00,5.26,
50.010592942,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
50.010592942,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
50.010592942,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
50.010592942,S0-C2,Frontend_Bound,29.76,% Slots,,,0.00,5.26,
50.010592942,S0-C2,Backend_Bound,20.60,% Slots,,,0.00,5.26,
50.010592942,S0-C2,Retiring,36.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.010592942,S0-C2,Frontend_Bound.Frontend_Latency,16.14,% Slots,,rs_events.empty_end,0.00,5.26,
50.010592942,S0-C2,Backend_Bound.Core_Bound,32.52,% Slots,,,0.00,5.26,
50.010592942,S0-C2,Retiring.Microcode_Sequencer,3.13,% Slots,,idq.ms_uops,0.00,5.26,<==
50.010592942,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.010592942,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.07,% Clocks,,idq.ms_switches,0.00,5.23,
50.010592942,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
50.010592942,S0-C3,Backend_Bound,59.15,% Slots,,,0.00,5.27,
50.010592942,S0-C3,Retiring,28.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
50.010592942,S0-C3,Backend_Bound.Core_Bound,77.91,% Slots,,,0.00,5.26,<==
50.010592942,S0-C3,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.27,
50.010592942,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.29,% Clocks,,idq.ms_switches,0.00,5.23,
50.010592942,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
50.010592942,S0-C4,Bad_Speculation,10.53,% Slots,,,0.00,5.26,
50.010592942,S0-C4,Bad_Speculation.Branch_Mispredicts,10.44,% Slots,,br_misp_retired.all_branches,0.00,5.26,
50.010592942,S0-C4,Backend_Bound,49.77,% Slots,,,0.00,5.26,
50.010592942,S0-C4,Retiring,25.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
50.010592942,S0-C4,Backend_Bound.Memory_Bound,15.86,% Slots,,,0.00,5.26,
50.010592942,S0-C4,Backend_Bound.Core_Bound,33.91,% Slots,,,0.00,5.26,<==
50.010592942,S0-C4,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.27,
50.010592942,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.89,% Clocks,,idq.ms_switches,0.00,5.23,
50.010592942,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
50.010592942,S0-C5,Bad_Speculation,21.88,% Slots,,,0.00,5.27,
50.010592942,S0-C5,Bad_Speculation.Branch_Mispredicts,21.68,% Slots,,br_misp_retired.all_branches,0.00,5.27,
50.010592942,S0-C5,Backend_Bound,22.61,% Slots,,,0.00,5.27,
50.010592942,S0-C5,Retiring,25.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
50.010592942,S0-C5,Backend_Bound.Core_Bound,16.02,% Slots,,,0.00,5.27,
50.010592942,S0-C5,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.27,<==
50.010592942,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.32,% Clocks,,idq.ms_switches,0.00,5.23,
50.010592942,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
50.010592942,S0-C6,Bad_Speculation,14.84,% Slots,,,0.00,5.26,
50.010592942,S0-C6,Bad_Speculation.Branch_Mispredicts,14.72,% Slots,,br_misp_retired.all_branches,0.00,5.26,
50.010592942,S0-C6,Backend_Bound,30.82,% Slots,,,0.00,5.26,
50.010592942,S0-C6,Backend_Bound.Core_Bound,98.74,% Slots,,,0.00,5.26,<==
50.010592942,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
50.010592942,S0-C7,Frontend_Bound,34.59,% Slots,,,0.00,5.27,
50.010592942,S0-C7,Backend_Bound,40.85,% Slots,,,0.00,5.27,
50.010592942,S0-C7,Retiring,25.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
50.010592942,S0-C7,Frontend_Bound.Frontend_Latency,97.45,% Slots,,rs_events.empty_end,0.00,5.26,
50.010592942,S0-C7,Backend_Bound.Memory_Bound,46.29,% Slots,,,0.00,5.26,<==
50.010592942,S0-C7,Retiring.Microcode_Sequencer,9.00,% Slots,,idq.ms_uops,0.00,5.27,
50.010592942,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.75,% Clocks,,,0.00,5.24,
50.010592942,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.010592942,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.24,
50.010592942,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C0,Backend_Bound,50.88,% Slots,,,0.00,5.27,
50.010592942,S1-C0,Backend_Bound.Memory_Bound,33.86,% Slots,,,0.00,5.26,<==
50.010592942,S1-C0,Backend_Bound.Core_Bound,17.02,% Slots,,,0.00,5.26,
50.010592942,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,23.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
50.010592942,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
50.010592942,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.39,% Slots,,,0.00,5.27,
50.010592942,S1-C1,Backend_Bound.Core_Bound,65.49,% Slots,,,0.00,5.26,<==
50.010592942,S1-C1,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.27,
50.010592942,S1-C1,Backend_Bound,57.34,% Slots,,,0.00,5.27,
50.010592942,S1-C1,Retiring,27.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
50.010592942,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.16,% Clocks,,idq.ms_switches,0.00,5.24,
50.010592942,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C2,Frontend_Bound,23.89,% Slots,,,0.00,5.27,
50.010592942,S1-C2,Backend_Bound,44.93,% Slots,,,0.00,5.27,
50.010592942,S1-C2,Retiring,30.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
50.010592942,S1-C2,Frontend_Bound.Frontend_Latency,18.10,% Slots,,rs_events.empty_end,0.00,5.26,
50.010592942,S1-C2,Frontend_Bound.Frontend_Bandwidth,31.46,% Slots,,,0.00,5.27,
50.010592942,S1-C2,Backend_Bound.Core_Bound,51.60,% Slots,,,0.00,5.26,<==
50.010592942,S1-C2,Retiring.Microcode_Sequencer,11.54,% Slots,,idq.ms_uops,0.00,5.27,
50.010592942,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.010592942,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.82,% Clocks,,idq.ms_switches,0.00,5.24,
50.010592942,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C3,Frontend_Bound,29.85,% Slots,,,0.00,5.27,
50.010592942,S1-C3,Backend_Bound,20.15,% Slots,,,0.00,5.27,
50.010592942,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.27,
50.010592942,S1-C3,Backend_Bound.Memory_Bound,14.00,% Slots,,,0.00,5.27,
50.010592942,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.09,% Core_Clocks,,,0.00,5.26,<==
50.010592942,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C4,Frontend_Bound,25.52,% Slots,,,0.00,5.26,
50.010592942,S1-C4,Backend_Bound,41.49,% Slots,,,0.00,5.26,
50.010592942,S1-C4,Retiring,22.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.010592942,S1-C4,Frontend_Bound.Frontend_Latency,15.24,% Slots,,rs_events.empty_end,0.00,5.26,
50.010592942,S1-C4,Frontend_Bound.Frontend_Bandwidth,42.71,% Slots,,,0.00,5.26,
50.010592942,S1-C4,Backend_Bound.Core_Bound,47.76,% Slots,,,0.00,5.26,<==
50.010592942,S1-C4,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.26,
50.010592942,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.010592942,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.53,% Clocks,,idq.ms_switches,0.00,5.24,
50.010592942,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C5,Frontend_Bound,25.45,% Slots,,,0.00,5.27,
50.010592942,S1-C5,Backend_Bound,43.76,% Slots,,,0.00,5.27,
50.010592942,S1-C5,Retiring,22.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
50.010592942,S1-C5,Frontend_Bound.Frontend_Bandwidth,24.91,% Slots,,,0.00,5.27,
50.010592942,S1-C5,Backend_Bound.Core_Bound,51.46,% Slots,,,0.00,5.26,
50.010592942,S1-C5,Retiring.Microcode_Sequencer,8.13,% Slots,,idq.ms_uops,0.00,5.27,
50.010592942,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.75,% Clocks,,idq.ms_switches,0.00,5.24,
50.010592942,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.49,% Clocks,,,0.00,5.26,<==
50.010592942,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C6,Frontend_Bound,28.02,% Slots,,,0.00,5.27,
50.010592942,S1-C6,Backend_Bound,39.53,% Slots,,,0.00,5.27,
50.010592942,S1-C6,Retiring,26.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
50.010592942,S1-C6,Frontend_Bound.Frontend_Bandwidth,47.52,% Slots,,,0.00,5.27,
50.010592942,S1-C6,Backend_Bound.Core_Bound,47.05,% Slots,,,0.00,5.27,<==
50.010592942,S1-C6,Retiring.Microcode_Sequencer,9.77,% Slots,,idq.ms_uops,0.00,5.27,
50.010592942,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.69,% Clocks,,idq.ms_switches,0.00,5.24,
50.010592942,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C7,Frontend_Bound.Frontend_Bandwidth,35.66,% Slots,,,0.00,5.27,
50.010592942,S1-C7,Backend_Bound.Core_Bound,65.06,% Slots,,,0.00,5.27,<==
50.010592942,S1-C7,Retiring.Microcode_Sequencer,9.39,% Slots,,idq.ms_uops,0.00,5.26,
50.010592942,S1-C7,Backend_Bound,56.03,% Slots,,,0.00,5.27,
50.010592942,S1-C7,Retiring,25.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.010592942,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.02,% Clocks,,idq.ms_switches,0.00,5.24,
50.010592942,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
50.010592942,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
50.010592942,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
50.010592942,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
50.010592942,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
50.010592942,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
50.010592942,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
50.010592942,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
50.010592942,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
50.010592942,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
50.010592942,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
50.010592942,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
51.519317919,S0-C0,Backend_Bound,62.42,% Slots,,,0.00,5.29,
51.519317919,S0-C0,Retiring,31.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
51.519317919,S0-C0,Backend_Bound.Memory_Bound,34.29,% Slots,,,0.00,5.29,
51.519317919,S0-C0,Backend_Bound.Core_Bound,28.13,% Slots,,,0.00,5.29,
51.519317919,S0-C0,Retiring.Microcode_Sequencer,11.42,% Slots,,idq.ms_uops,0.00,5.03,
51.519317919,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.45,% Clocks,,idq.ms_switches,0.00,5.02,
51.519317919,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
51.519317919,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.49,% Clocks,,,0.00,5.3,
51.519317919,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C1,Backend_Bound,52.87,% Slots,,,0.00,5.28,
51.519317919,S0-C1,Backend_Bound.Memory_Bound,40.11,% Slots,,,0.00,5.28,
51.519317919,S0-C1,Backend_Bound.Core_Bound,12.76,% Slots,,,0.00,5.28,
51.519317919,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
51.519317919,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
51.519317919,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C2,Backend_Bound,56.27,% Slots,,,0.00,5.29,
51.519317919,S0-C2,Retiring,22.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
51.519317919,S0-C2,Backend_Bound.Memory_Bound,23.17,% Slots,,,0.00,5.29,
51.519317919,S0-C2,Backend_Bound.Core_Bound,33.09,% Slots,,,0.00,5.29,
51.519317919,S0-C2,Retiring.Microcode_Sequencer,8.80,% Slots,,idq.ms_uops,0.00,5.02,
51.519317919,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,27.15,% Clocks,,idq.ms_switches,0.00,5.03,
51.519317919,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.95,% Clocks,,,0.00,5.3,<==
51.519317919,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C3,Backend_Bound,51.59,% Slots,,,0.00,5.29,
51.519317919,S0-C3,Backend_Bound.Memory_Bound,23.13,% Slots,,,0.00,5.29,
51.519317919,S0-C3,Backend_Bound.Core_Bound,28.46,% Slots,,,0.00,5.29,<==
51.519317919,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
51.519317919,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C4,Frontend_Bound,30.14,% Slots,,,0.00,5.29,
51.519317919,S0-C4,Backend_Bound,21.06,% Slots,,,0.00,5.29,
51.519317919,S0-C4,Frontend_Bound.Frontend_Latency,17.23,% Slots,,rs_events.empty_end,0.00,5.29,
51.519317919,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.29,
51.519317919,S0-C4,Backend_Bound.Core_Bound,12.63,% Slots,,,0.00,5.29,
51.519317919,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,<==
51.519317919,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.85,% Core_Clocks,,,0.00,5.29,
51.519317919,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.34,% Core_Clocks,,,0.00,5.3,
51.519317919,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C5,Frontend_Bound,20.54,% Slots,,,0.00,5.29,
51.519317919,S0-C5,Backend_Bound,50.25,% Slots,,,0.00,5.29,
51.519317919,S0-C5,Retiring,31.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
51.519317919,S0-C5,Frontend_Bound.Frontend_Latency,19.66,% Slots,,rs_events.empty_end,0.00,5.29,
51.519317919,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.29,
51.519317919,S0-C5,Backend_Bound.Memory_Bound,27.95,% Slots,,,0.00,5.29,
51.519317919,S0-C5,Backend_Bound.Core_Bound,22.30,% Slots,,,0.00,5.29,
51.519317919,S0-C5,Retiring.Microcode_Sequencer,8.51,% Slots,,idq.ms_uops,0.00,5.02,
51.519317919,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.03,
51.519317919,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
51.519317919,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.04,% Clocks,,idq.ms_switches,0.00,5.03,
51.519317919,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.60,% Core_Clocks,,,0.00,5.29,
51.519317919,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
51.519317919,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
51.519317919,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C6,Bad_Speculation,12.44,% Slots,,,0.00,5.29,
51.519317919,S0-C6,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.28,
51.519317919,S0-C6,Backend_Bound,42.34,% Slots,,,0.00,5.29,
51.519317919,S0-C6,Backend_Bound.Memory_Bound,35.99,% Slots,,,0.00,5.29,<==
51.519317919,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C7,Backend_Bound,62.48,% Slots,,,0.00,5.29,
51.519317919,S0-C7,Retiring,31.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
51.519317919,S0-C7,Retiring.Microcode_Sequencer,12.01,% Slots,,idq.ms_uops,0.00,5.03,
51.519317919,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.21,% Clocks,,idq.ms_switches,0.00,5.03,
51.519317919,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
51.519317919,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
51.519317919,S1-C0,Backend_Bound,71.30,% Slots,,,0.00,5.29,
51.519317919,S1-C0,Backend_Bound.Memory_Bound,59.96,% Slots,,,0.00,5.29,
51.519317919,S1-C0,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.29,
51.519317919,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,34.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
51.519317919,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
51.519317919,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C1,Backend_Bound,25.20,% Slots,,,0.00,5.29,
51.519317919,S1-C1,Backend_Bound.Core_Bound,17.13,% Slots,,,0.00,5.28,
51.519317919,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.36,% Clocks,,,0.00,5.3,<==
51.519317919,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C2,Backend_Bound,47.59,% Slots,,,0.00,5.29,
51.519317919,S1-C2,Retiring,20.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
51.519317919,S1-C2,Backend_Bound.Memory_Bound,35.29,% Slots,,,0.00,5.29,
51.519317919,S1-C2,Backend_Bound.Core_Bound,12.29,% Slots,,,0.00,5.29,
51.519317919,S1-C2,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.02,
51.519317919,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.75,% Clocks,,idq.ms_switches,0.00,5.03,
51.519317919,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
51.519317919,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.24,% Clocks,,,0.00,5.3,
51.519317919,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C3,Backend_Bound,68.60,% Slots,,,0.00,5.29,
51.519317919,S1-C3,Backend_Bound.Memory_Bound,16.40,% Slots,,,0.00,5.29,
51.519317919,S1-C3,Backend_Bound.Core_Bound,52.20,% Slots,,,0.00,5.29,<==
51.519317919,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
51.519317919,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C4,Backend_Bound,70.31,% Slots,,,0.00,5.29,
51.519317919,S1-C4,Backend_Bound.Memory_Bound,17.51,% Slots,,,0.00,5.29,
51.519317919,S1-C4,Backend_Bound.Core_Bound,52.81,% Slots,,,0.00,5.29,<==
51.519317919,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
51.519317919,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C5,Frontend_Bound.Frontend_Bandwidth,76.56,% Slots,,,0.00,5.29,
51.519317919,S1-C5,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.29,
51.519317919,S1-C5,Backend_Bound.Core_Bound,36.61,% Slots,,,0.00,5.29,<==
51.519317919,S1-C5,Backend_Bound,48.00,% Slots,,,0.00,5.29,
51.519317919,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.20,% Core_Clocks,,,0.00,5.29,
51.519317919,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
51.519317919,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C6,Backend_Bound,70.65,% Slots,,,0.00,5.29,
51.519317919,S1-C6,Backend_Bound.Memory_Bound,16.62,% Slots,,,0.00,5.29,
51.519317919,S1-C6,Backend_Bound.Core_Bound,54.03,% Slots,,,0.00,5.29,<==
51.519317919,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
51.519317919,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C7,Backend_Bound,70.54,% Slots,,,0.00,5.29,
51.519317919,S1-C7,Retiring,27.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
51.519317919,S1-C7,Backend_Bound.Memory_Bound,17.51,% Slots,,,0.00,5.29,
51.519317919,S1-C7,Backend_Bound.Core_Bound,53.04,% Slots,,,0.00,5.29,<==
51.519317919,S1-C7,Retiring.Microcode_Sequencer,7.90,% Slots,,idq.ms_uops,0.00,5.02,
51.519317919,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.03,
51.519317919,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
51.519317919,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
51.519317919,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
51.519317919,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
51.519317919,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
52.941639469,S0-C0,Frontend_Bound,33.89,% Slots,,,0.00,5.25,
52.941639469,S0-C0,Backend_Bound,38.53,% Slots,,,0.00,5.25,
52.941639469,S0-C0,Retiring,24.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
52.941639469,S0-C0,Frontend_Bound.Frontend_Latency,27.71,% Slots,,rs_events.empty_end,0.00,5.22,
52.941639469,S0-C0,Backend_Bound.Memory_Bound,10.88,% Slots,,,0.00,5.15,
52.941639469,S0-C0,Backend_Bound.Core_Bound,27.65,% Slots,,,0.00,5.15,<==
52.941639469,S0-C0,Retiring.Microcode_Sequencer,2.75,% Slots,,idq.ms_uops,0.00,5.35,
52.941639469,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
52.941639469,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.69,% Clocks,,idq.ms_switches,0.00,5.34,
52.941639469,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C1,Frontend_Bound,26.11,% Slots,,,0.00,5.26,<==
52.941639469,S0-C1,Backend_Bound,20.84,% Slots,,,0.00,5.26,
52.941639469,S0-C1,Frontend_Bound.Frontend_Latency,15.27,% Slots,,rs_events.empty_end,0.00,5.21,
52.941639469,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.08,
52.941639469,S0-C1,Backend_Bound.Memory_Bound,13.00,% Slots,,,0.00,5.15,
52.941639469,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.35,
52.941639469,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
52.941639469,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.79,% Core_Clocks,,,0.00,5.35,
52.941639469,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.35,% Core_Clocks,,,0.00,5.08,
52.941639469,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C2,Frontend_Bound,32.05,% Slots,,,0.00,5.25,
52.941639469,S0-C2,Bad_Speculation,10.16,% Slots,,,0.00,5.25,
52.941639469,S0-C2,Backend_Bound,26.30,% Slots,,,0.00,5.25,
52.941639469,S0-C2,Retiring,24.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
52.941639469,S0-C2,Frontend_Bound.Frontend_Latency,44.52,% Slots,,rs_events.empty_end,0.00,5.22,<==
52.941639469,S0-C2,Bad_Speculation.Branch_Mispredicts,9.71,% Slots,,br_misp_retired.all_branches,0.00,5.25,
52.941639469,S0-C2,Backend_Bound.Memory_Bound,92.31,% Slots,,,0.00,5.15,
52.941639469,S0-C2,Retiring.Microcode_Sequencer,7.84,% Slots,,idq.ms_uops,0.00,5.36,
52.941639469,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
52.941639469,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.59,% Clocks,,idq.ms_switches,0.00,5.35,
52.941639469,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
52.941639469,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C3,Frontend_Bound,26.06,% Slots,,,0.00,5.25,
52.941639469,S0-C3,Backend_Bound,20.77,% Slots,,,0.00,5.25,
52.941639469,S0-C3,Retiring,51.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
52.941639469,S0-C3,Frontend_Bound.Frontend_Bandwidth,24.12,% Slots,,,0.00,5.32,
52.941639469,S0-C3,Backend_Bound.Memory_Bound,31.13,% Slots,,,0.00,5.15,
52.941639469,S0-C3,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.36,<==
52.941639469,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.88,% Clocks,,idq.ms_switches,0.00,5.35,
52.941639469,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,86.62,% Core_Clocks,,,0.00,5.35,
52.941639469,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
52.941639469,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C4,Frontend_Bound,27.13,% Slots,,,0.00,5.25,
52.941639469,S0-C4,Backend_Bound,24.21,% Slots,,,0.00,5.25,
52.941639469,S0-C4,Retiring,47.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
52.941639469,S0-C4,Frontend_Bound.Frontend_Latency,16.19,% Slots,,rs_events.empty_end,0.00,5.22,
52.941639469,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.46,% Slots,,,0.00,5.32,
52.941639469,S0-C4,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.36,<==
52.941639469,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.86,% Clocks,,idq.ms_switches,0.00,5.34,
52.941639469,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,84.88,% Core_Clocks,,,0.00,5.35,
52.941639469,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.58,% Core_Clocks,,,0.00,5.08,
52.941639469,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C5,Frontend_Bound,35.24,% Slots,,,0.00,5.26,
52.941639469,S0-C5,Backend_Bound,38.42,% Slots,,,0.00,5.26,<==
52.941639469,S0-C5,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
52.941639469,S0-C5,Frontend_Bound.Frontend_Latency,49.57,% Slots,,rs_events.empty_end,0.00,5.22,
52.941639469,S0-C5,Backend_Bound.Memory_Bound,20.93,% Slots,,,0.00,5.16,
52.941639469,S0-C5,Backend_Bound.Core_Bound,17.49,% Slots,,,0.00,5.16,
52.941639469,S0-C5,Retiring.Microcode_Sequencer,13.30,% Slots,,idq.ms_uops,0.00,5.36,
52.941639469,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.35,
52.941639469,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
52.941639469,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.35,
52.941639469,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
52.941639469,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
52.941639469,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.41,% Clocks,,,0.00,5.06,
52.941639469,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C6,Frontend_Bound,32.00,% Slots,,,0.00,5.26,
52.941639469,S0-C6,Backend_Bound,43.74,% Slots,,,0.00,5.26,
52.941639469,S0-C6,Retiring,20.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
52.941639469,S0-C6,Frontend_Bound.Frontend_Latency,52.66,% Slots,,rs_events.empty_end,0.00,5.22,
52.941639469,S0-C6,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.36,
52.941639469,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.35,
52.941639469,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
52.941639469,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.83,% Clocks,,idq.ms_switches,0.00,5.35,
52.941639469,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
52.941639469,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C7,Frontend_Bound,36.54,% Slots,,,0.00,5.26,
52.941639469,S0-C7,Backend_Bound,38.06,% Slots,,,0.00,5.26,
52.941639469,S0-C7,Retiring,17.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
52.941639469,S0-C7,Frontend_Bound.Frontend_Latency,35.13,% Slots,,rs_events.empty_end,0.00,5.23,
52.941639469,S0-C7,Backend_Bound.Memory_Bound,13.86,% Slots,,,0.00,5.16,
52.941639469,S0-C7,Backend_Bound.Core_Bound,24.21,% Slots,,,0.00,5.16,<==
52.941639469,S0-C7,Retiring.Microcode_Sequencer,13.14,% Slots,,idq.ms_uops,0.00,5.36,
52.941639469,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.35,
52.941639469,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
52.941639469,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.35,
52.941639469,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
52.941639469,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C0,Frontend_Bound,28.51,% Slots,,,0.00,5.27,
52.941639469,S1-C0,Backend_Bound,12.32,% Slots,,,0.00,5.27,
52.941639469,S1-C0,Retiring,47.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
52.941639469,S1-C0,Frontend_Bound.Frontend_Bandwidth,26.69,% Slots,,,0.00,5.33,
52.941639469,S1-C0,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.35,<==
52.941639469,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.37,% Clocks,,idq.ms_switches,0.00,5.35,
52.941639469,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.08,% Core_Clocks,,,0.00,5.35,
52.941639469,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C1,Backend_Bound,24.39,% Slots,,,0.00,5.26,
52.941639469,S1-C1,Backend_Bound.Core_Bound,18.02,% Slots,,,0.00,5.17,
52.941639469,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.05,% Clocks,,,0.00,5.06,<==
52.941639469,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C2,Frontend_Bound,37.95,% Slots,,,0.00,5.26,
52.941639469,S1-C2,Backend_Bound,36.48,% Slots,,,0.00,5.26,
52.941639469,S1-C2,Retiring,35.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
52.941639469,S1-C2,Frontend_Bound.Frontend_Latency,30.40,% Slots,,rs_events.empty_end,0.00,5.24,
52.941639469,S1-C2,Backend_Bound.Memory_Bound,12.87,% Slots,,,0.00,5.17,
52.941639469,S1-C2,Backend_Bound.Core_Bound,23.62,% Slots,,,0.00,5.17,
52.941639469,S1-C2,Retiring.Microcode_Sequencer,7.30,% Slots,,idq.ms_uops,0.00,5.35,
52.941639469,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
52.941639469,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.95,% Clocks,,idq.ms_switches,0.00,5.35,
52.941639469,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
52.941639469,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.26,% Clocks,,,0.00,5.06,
52.941639469,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C3,Frontend_Bound,39.32,% Slots,,,0.00,5.27,
52.941639469,S1-C3,Backend_Bound,35.14,% Slots,,,0.00,5.27,
52.941639469,S1-C3,Retiring,21.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
52.941639469,S1-C3,Frontend_Bound.Frontend_Latency,37.78,% Slots,,rs_events.empty_end,0.00,5.24,
52.941639469,S1-C3,Backend_Bound.Core_Bound,26.22,% Slots,,,0.00,5.18,
52.941639469,S1-C3,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.35,
52.941639469,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
52.941639469,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.41,% Clocks,,idq.ms_switches,0.00,5.35,
52.941639469,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.04,% Clocks,,,0.00,5.06,
52.941639469,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C4,Frontend_Bound,37.18,% Slots,,,0.00,5.27,
52.941639469,S1-C4,Backend_Bound,27.34,% Slots,,,0.00,5.27,
52.941639469,S1-C4,Retiring,20.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
52.941639469,S1-C4,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.24,<==
52.941639469,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.91,% Slots,,,0.00,5.34,
52.941639469,S1-C4,Backend_Bound.Core_Bound,19.71,% Slots,,,0.00,5.17,
52.941639469,S1-C4,Retiring.Microcode_Sequencer,10.05,% Slots,,idq.ms_uops,0.00,5.36,
52.941639469,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
52.941639469,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.24,% Clocks,,idq.ms_switches,0.00,5.35,
52.941639469,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.42,% Core_Clocks,,,0.00,5.35,
52.941639469,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.47,% Core_Clocks,,,0.00,5.08,
52.941639469,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.94,% Clocks,,,0.00,5.06,
52.941639469,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C5,Frontend_Bound,35.87,% Slots,,,0.00,5.27,
52.941639469,S1-C5,Backend_Bound,37.42,% Slots,,,0.00,5.27,
52.941639469,S1-C5,Retiring,19.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
52.941639469,S1-C5,Frontend_Bound.Frontend_Latency,23.66,% Slots,,rs_events.empty_end,0.00,5.25,
52.941639469,S1-C5,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.18,
52.941639469,S1-C5,Backend_Bound.Core_Bound,24.99,% Slots,,,0.00,5.18,
52.941639469,S1-C5,Retiring.Microcode_Sequencer,10.29,% Slots,,idq.ms_uops,0.00,5.36,
52.941639469,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
52.941639469,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.55,% Clocks,,idq.ms_switches,0.00,5.35,
52.941639469,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
52.941639469,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.23,% Clocks,,,0.00,5.06,<==
52.941639469,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C6,Frontend_Bound,22.30,% Slots,,,0.00,5.27,
52.941639469,S1-C6,Backend_Bound,27.05,% Slots,,,0.00,5.27,
52.941639469,S1-C6,Retiring,52.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
52.941639469,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.80,% Slots,,,0.00,5.34,
52.941639469,S1-C6,Backend_Bound.Core_Bound,19.33,% Slots,,,0.00,5.27,
52.941639469,S1-C6,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.36,<==
52.941639469,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.19,% Clocks,,idq.ms_switches,0.00,5.35,
52.941639469,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,94.18,% Core_Clocks,,,0.00,5.36,
52.941639469,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.64,% Clocks,,,0.00,5.06,
52.941639469,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C7,Frontend_Bound,30.84,% Slots,,,0.00,5.28,
52.941639469,S1-C7,Backend_Bound,44.61,% Slots,,,0.00,5.28,
52.941639469,S1-C7,Retiring,21.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
52.941639469,S1-C7,Frontend_Bound.Frontend_Latency,29.89,% Slots,,rs_events.empty_end,0.00,5.26,
52.941639469,S1-C7,Backend_Bound.Memory_Bound,10.73,% Slots,,,0.00,5.19,
52.941639469,S1-C7,Backend_Bound.Core_Bound,33.88,% Slots,,,0.00,5.19,
52.941639469,S1-C7,Retiring.Microcode_Sequencer,10.58,% Slots,,idq.ms_uops,0.00,5.18,
52.941639469,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
52.941639469,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.08,% Clocks,,idq.ms_switches,0.00,5.35,
52.941639469,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
52.941639469,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.36,% Clocks,,,0.00,5.06,<==
52.941639469,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
52.941639469,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
52.941639469,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
54.42521711,S0-C0,Frontend_Bound,23.02,% Slots,,,0.00,5.13,
54.42521711,S0-C0,Backend_Bound,32.56,% Slots,,,0.00,5.11,
54.42521711,S0-C0,Retiring,44.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
54.42521711,S0-C0,Backend_Bound.Core_Bound,22.74,% Slots,,,0.00,5.11,
54.42521711,S0-C0,Retiring.Microcode_Sequencer,5.94,% Slots,,idq.ms_uops,0.00,5.38,<==
54.42521711,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.44,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C1,Backend_Bound,53.31,% Slots,,,0.00,5.11,<==
54.42521711,S0-C1,Backend_Bound.Memory_Bound,26.83,% Slots,,,0.00,5.11,
54.42521711,S0-C1,Backend_Bound.Core_Bound,26.48,% Slots,,,0.00,5.11,
54.42521711,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,37.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
54.42521711,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.59,% Slots,,,0.00,5.12,
54.42521711,S0-C2,Backend_Bound.Memory_Bound,20.37,% Slots,,,0.00,5.11,
54.42521711,S0-C2,Backend_Bound.Core_Bound,40.24,% Slots,,,0.00,5.11,<==
54.42521711,S0-C2,Retiring.Microcode_Sequencer,8.31,% Slots,,idq.ms_uops,0.00,5.38,
54.42521711,S0-C2,Backend_Bound,60.60,% Slots,,,0.00,5.11,
54.42521711,S0-C2,Retiring,25.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
54.42521711,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.11,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.15,% Core_Clocks,,,0.00,5.12,
54.42521711,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
54.42521711,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C3,Backend_Bound,62.70,% Slots,,,0.00,5.12,
54.42521711,S0-C3,Retiring,31.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
54.42521711,S0-C3,Backend_Bound.Memory_Bound,21.51,% Slots,,,0.00,5.12,
54.42521711,S0-C3,Backend_Bound.Core_Bound,41.19,% Slots,,,0.00,5.12,<==
54.42521711,S0-C3,Retiring.Microcode_Sequencer,10.09,% Slots,,idq.ms_uops,0.00,5.38,
54.42521711,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.11,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
54.42521711,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C4,Frontend_Bound.Frontend_Bandwidth,31.25,% Slots,,,0.00,5.12,
54.42521711,S0-C4,Backend_Bound.Memory_Bound,15.08,% Slots,,,0.00,5.11,
54.42521711,S0-C4,Backend_Bound.Core_Bound,37.40,% Slots,,,0.00,5.11,<==
54.42521711,S0-C4,Retiring.Microcode_Sequencer,10.36,% Slots,,idq.ms_uops,0.00,5.39,
54.42521711,S0-C4,Backend_Bound,52.48,% Slots,,,0.00,5.11,
54.42521711,S0-C4,Retiring,28.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
54.42521711,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.38,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
54.42521711,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C5,Frontend_Bound,23.78,% Slots,,,0.00,5.12,
54.42521711,S0-C5,Backend_Bound,45.09,% Slots,,,0.00,5.11,
54.42521711,S0-C5,Retiring,30.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
54.42521711,S0-C5,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.18,
54.42521711,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.12,
54.42521711,S0-C5,Backend_Bound.Memory_Bound,17.95,% Slots,,,0.00,5.11,
54.42521711,S0-C5,Backend_Bound.Core_Bound,27.15,% Slots,,,0.00,5.11,<==
54.42521711,S0-C5,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.39,
54.42521711,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.39,
54.42521711,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
54.42521711,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.59,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.35,% Core_Clocks,,,0.00,5.13,
54.42521711,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
54.42521711,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.11,
54.42521711,S0-C6,Backend_Bound.Memory_Bound,19.18,% Slots,,,0.00,5.11,
54.42521711,S0-C6,Backend_Bound.Core_Bound,40.89,% Slots,,,0.00,5.11,<==
54.42521711,S0-C6,Retiring.Microcode_Sequencer,8.67,% Slots,,idq.ms_uops,0.00,5.39,
54.42521711,S0-C6,Backend_Bound,60.07,% Slots,,,0.00,5.11,
54.42521711,S0-C6,Retiring,23.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
54.42521711,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.97,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
54.42521711,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.26,% Slots,,,0.00,5.12,
54.42521711,S0-C7,Backend_Bound.Memory_Bound,13.93,% Slots,,,0.00,5.11,
54.42521711,S0-C7,Backend_Bound.Core_Bound,40.09,% Slots,,,0.00,5.11,<==
54.42521711,S0-C7,Retiring.Microcode_Sequencer,10.55,% Slots,,idq.ms_uops,0.00,5.39,
54.42521711,S0-C7,Backend_Bound,54.02,% Slots,,,0.00,5.11,
54.42521711,S0-C7,Retiring,29.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
54.42521711,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.82,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
54.42521711,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C0,Frontend_Bound,21.56,% Slots,,,0.00,5.11,
54.42521711,S1-C0,Backend_Bound,30.43,% Slots,,,0.00,5.11,
54.42521711,S1-C0,Retiring,49.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
54.42521711,S1-C0,Backend_Bound.Core_Bound,24.49,% Slots,,,0.00,5.11,
54.42521711,S1-C0,Retiring.Microcode_Sequencer,5.81,% Slots,,idq.ms_uops,0.00,5.38,<==
54.42521711,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.56,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.29,% Clocks,,,0.00,5.4,
54.42521711,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C1,Frontend_Bound,27.28,% Slots,,,0.00,5.11,
54.42521711,S1-C1,Backend_Bound,18.85,% Slots,,,0.00,5.11,
54.42521711,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.92,% Slots,,,0.00,5.11,
54.42521711,S1-C1,Backend_Bound.Core_Bound,12.62,% Slots,,,0.00,5.11,
54.42521711,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,86.06,% Core_Clocks,,,0.00,5.12,<==
54.42521711,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.48,% Clocks,,,0.00,5.39,
54.42521711,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C2,Backend_Bound,56.06,% Slots,,,0.00,5.11,
54.42521711,S1-C2,Backend_Bound.Memory_Bound,46.30,% Slots,,,0.00,5.11,<==
54.42521711,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,20.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
54.42521711,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
54.42521711,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C3,Backend_Bound,61.11,% Slots,,,0.00,5.11,<==
54.42521711,S1-C3,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
54.42521711,S1-C3,Retiring.Microcode_Sequencer,14.01,% Slots,,idq.ms_uops,0.00,5.38,
54.42521711,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.86,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C4,Backend_Bound,41.42,% Slots,,,0.00,5.11,
54.42521711,S1-C4,Retiring,19.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
54.42521711,S1-C4,Backend_Bound.Core_Bound,32.47,% Slots,,,0.00,5.11,<==
54.42521711,S1-C4,Retiring.Microcode_Sequencer,16.06,% Slots,,idq.ms_uops,0.00,5.39,
54.42521711,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.86,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C5,Frontend_Bound,26.16,% Slots,,,0.00,5.11,
54.42521711,S1-C5,Backend_Bound,54.67,% Slots,,,0.00,5.11,
54.42521711,S1-C5,Retiring,20.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
54.42521711,S1-C5,Frontend_Bound.Frontend_Latency,16.40,% Slots,,rs_events.empty_end,0.00,5.16,
54.42521711,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.45,% Slots,,,0.00,5.11,
54.42521711,S1-C5,Backend_Bound.Memory_Bound,21.62,% Slots,,,0.00,5.11,
54.42521711,S1-C5,Backend_Bound.Core_Bound,33.05,% Slots,,,0.00,5.11,<==
54.42521711,S1-C5,Retiring.Microcode_Sequencer,16.78,% Slots,,idq.ms_uops,0.00,5.38,
54.42521711,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.39,
54.42521711,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.93,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.55,% Core_Clocks,,,0.00,5.12,
54.42521711,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.11,
54.42521711,S1-C6,Retiring.Microcode_Sequencer,9.01,% Slots,,idq.ms_uops,0.00,5.38,
54.42521711,S1-C6,Backend_Bound,47.13,% Slots,,,0.00,5.11,<==
54.42521711,S1-C6,Retiring,22.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
54.42521711,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.95,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C7,Backend_Bound,64.62,% Slots,,,0.00,5.11,<==
54.42521711,S1-C7,Retiring,28.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
54.42521711,S1-C7,Backend_Bound.Memory_Bound,32.53,% Slots,,,0.00,5.11,
54.42521711,S1-C7,Backend_Bound.Core_Bound,32.09,% Slots,,,0.00,5.11,
54.42521711,S1-C7,Retiring.Microcode_Sequencer,11.74,% Slots,,idq.ms_uops,0.00,5.38,
54.42521711,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.39,% Clocks,,idq.ms_switches,0.00,5.39,
54.42521711,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
54.42521711,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
54.42521711,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
56.01437468,S0-C0,Frontend_Bound,31.72,% Slots,,,0.00,5.28,
56.01437468,S0-C0,Backend_Bound,18.40,% Slots,,,0.00,5.28,
56.01437468,S0-C0,Retiring,37.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
56.01437468,S0-C0,Frontend_Bound.Frontend_Latency,16.63,% Slots,,rs_events.empty_end,0.00,5.28,
56.01437468,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.12,% Slots,,,0.00,5.28,
56.01437468,S0-C0,Backend_Bound.Memory_Bound,11.18,% Slots,,,0.00,5.28,
56.01437468,S0-C0,Retiring.Microcode_Sequencer,3.49,% Slots,,idq.ms_uops,0.00,5.29,<==
56.01437468,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
56.01437468,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.48,% Clocks,,idq.ms_switches,0.00,5.25,
56.01437468,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.92,% Core_Clocks,,,0.00,5.29,
56.01437468,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.13,% Core_Clocks,,,0.00,5.29,
56.01437468,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
56.01437468,S0-C1,Backend_Bound,45.87,% Slots,,,0.00,5.28,
56.01437468,S0-C1,Retiring,27.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
56.01437468,S0-C1,Backend_Bound.Memory_Bound,55.14,% Slots,,,0.00,5.28,
56.01437468,S0-C1,Retiring.Microcode_Sequencer,9.88,% Slots,,idq.ms_uops,0.00,5.29,
56.01437468,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.29,% Clocks,,idq.ms_switches,0.00,5.25,
56.01437468,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
56.01437468,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,40.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,<==
56.01437468,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
56.01437468,S0-C2,Frontend_Bound,27.79,% Slots,,,0.00,5.28,
56.01437468,S0-C2,Backend_Bound,34.08,% Slots,,,0.00,5.28,
56.01437468,S0-C2,Retiring,27.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
56.01437468,S0-C2,Frontend_Bound.Frontend_Latency,21.65,% Slots,,rs_events.empty_end,0.00,5.28,
56.01437468,S0-C2,Backend_Bound.Core_Bound,54.85,% Slots,,,0.00,5.28,<==
56.01437468,S0-C2,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.29,
56.01437468,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.25,
56.01437468,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
56.01437468,S0-C3,Backend_Bound,56.90,% Slots,,,0.00,5.29,
56.01437468,S0-C3,Retiring,26.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
56.01437468,S0-C3,Backend_Bound.Core_Bound,67.47,% Slots,,,0.00,5.29,<==
56.01437468,S0-C3,Retiring.Microcode_Sequencer,9.88,% Slots,,idq.ms_uops,0.00,5.29,
56.01437468,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.30,% Clocks,,idq.ms_switches,0.00,5.25,
56.01437468,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
56.01437468,S0-C4,Backend_Bound,34.41,% Slots,,,0.00,5.29,<==
56.01437468,S0-C4,Backend_Bound.Memory_Bound,16.75,% Slots,,,0.00,5.29,
56.01437468,S0-C4,Backend_Bound.Core_Bound,17.66,% Slots,,,0.00,5.29,
56.01437468,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
56.01437468,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.29,% Clocks,,,0.00,5.28,
56.01437468,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
56.01437468,S0-C5,Backend_Bound,52.08,% Slots,,,0.00,5.29,
56.01437468,S0-C5,Retiring,27.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
56.01437468,S0-C5,Backend_Bound.Core_Bound,64.38,% Slots,,,0.00,5.29,<==
56.01437468,S0-C5,Retiring.Microcode_Sequencer,9.83,% Slots,,idq.ms_uops,0.00,5.29,
56.01437468,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.34,% Clocks,,idq.ms_switches,0.00,5.26,
56.01437468,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
56.01437468,S0-C6,Frontend_Bound,20.76,% Slots,,,0.00,5.29,
56.01437468,S0-C6,Backend_Bound,39.74,% Slots,,,0.00,5.29,<==
56.01437468,S0-C6,Retiring,33.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
56.01437468,S0-C6,Retiring.Microcode_Sequencer,8.86,% Slots,,idq.ms_uops,0.00,5.29,
56.01437468,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.83,% Clocks,,idq.ms_switches,0.00,5.25,
56.01437468,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
56.01437468,S0-C7,Backend_Bound,60.41,% Slots,,,0.00,5.28,
56.01437468,S0-C7,Retiring,26.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
56.01437468,S0-C7,Backend_Bound.Memory_Bound,27.14,% Slots,,,0.00,5.28,
56.01437468,S0-C7,Backend_Bound.Core_Bound,33.28,% Slots,,,0.00,5.28,<==
56.01437468,S0-C7,Retiring.Microcode_Sequencer,9.67,% Slots,,idq.ms_uops,0.00,5.29,
56.01437468,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.54,% Clocks,,idq.ms_switches,0.00,5.26,
56.01437468,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
56.01437468,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
56.01437468,S1-C0,Backend_Bound,62.45,% Slots,,,0.00,5.29,
56.01437468,S1-C0,Backend_Bound.Memory_Bound,43.79,% Slots,,,0.00,5.29,
56.01437468,S1-C0,Backend_Bound.Core_Bound,18.67,% Slots,,,0.00,5.29,
56.01437468,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,29.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
56.01437468,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
56.01437468,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
56.01437468,S1-C1,Frontend_Bound,35.94,% Slots,,,0.00,5.29,
56.01437468,S1-C1,Backend_Bound,38.83,% Slots,,,0.00,5.29,
56.01437468,S1-C1,Retiring,24.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
56.01437468,S1-C1,Frontend_Bound.Frontend_Latency,16.10,% Slots,,rs_events.empty_end,0.00,5.29,
56.01437468,S1-C1,Backend_Bound.Memory_Bound,25.32,% Slots,,,0.00,5.29,
56.01437468,S1-C1,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.29,
56.01437468,S1-C1,Retiring.Microcode_Sequencer,4.16,% Slots,,idq.ms_uops,0.00,5.29,
56.01437468,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
56.01437468,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.31,% Clocks,,idq.ms_switches,0.00,5.26,
56.01437468,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
56.01437468,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
56.01437468,S1-C2,Backend_Bound,41.87,% Slots,,,0.00,5.29,
56.01437468,S1-C2,Backend_Bound.Memory_Bound,28.27,% Slots,,,0.00,5.29,
56.01437468,S1-C2,Backend_Bound.Core_Bound,13.60,% Slots,,,0.00,5.29,
56.01437468,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,32.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
56.01437468,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
56.01437468,S1-C3,Backend_Bound,35.26,% Slots,,,0.00,5.29,
56.01437468,S1-C3,Retiring,40.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
56.01437468,S1-C3,Backend_Bound.Memory_Bound,25.08,% Slots,,,0.00,5.29,
56.01437468,S1-C3,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.29,
56.01437468,S1-C3,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.29,<==
56.01437468,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.26,
56.01437468,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
56.01437468,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
56.01437468,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
56.01437468,S1-C4,Frontend_Bound,21.31,% Slots,,,0.00,5.29,
56.01437468,S1-C4,Backend_Bound,54.87,% Slots,,,0.00,5.29,
56.01437468,S1-C4,Retiring,35.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
56.01437468,S1-C4,Frontend_Bound.Frontend_Latency,24.55,% Slots,,rs_events.empty_end,0.00,5.29,
56.01437468,S1-C4,Backend_Bound.Memory_Bound,20.77,% Slots,,,0.00,5.29,
56.01437468,S1-C4,Backend_Bound.Core_Bound,34.10,% Slots,,,0.00,5.29,<==
56.01437468,S1-C4,Retiring.Microcode_Sequencer,6.24,% Slots,,idq.ms_uops,0.00,5.29,
56.01437468,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
56.01437468,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.92,% Clocks,,idq.ms_switches,0.00,5.26,
56.01437468,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
56.01437468,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
56.01437468,S1-C5,Backend_Bound,25.26,% Slots,,,0.00,5.29,
56.01437468,S1-C5,Backend_Bound.Core_Bound,15.96,% Slots,,,0.00,5.29,
56.01437468,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.62,% Clocks,,,0.00,5.28,<==
56.01437468,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
56.01437468,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.35,% Slots,,,0.00,5.29,
56.01437468,S1-C6,Backend_Bound.Memory_Bound,37.81,% Slots,,,0.00,5.29,
56.01437468,S1-C6,Backend_Bound.Core_Bound,24.95,% Slots,,,0.00,5.29,
56.01437468,S1-C6,Retiring.Microcode_Sequencer,7.27,% Slots,,idq.ms_uops,0.00,5.29,
56.01437468,S1-C6,Backend_Bound,62.77,% Slots,,,0.00,5.29,
56.01437468,S1-C6,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
56.01437468,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.26,
56.01437468,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.93,% Core_Clocks,,,0.00,5.3,
56.01437468,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
56.01437468,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
56.01437468,S1-C7,Frontend_Bound,27.27,% Slots,,,0.00,5.29,
56.01437468,S1-C7,Backend_Bound,31.26,% Slots,,,0.00,5.29,
56.01437468,S1-C7,Retiring,31.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
56.01437468,S1-C7,Frontend_Bound.Frontend_Latency,18.92,% Slots,,rs_events.empty_end,0.00,5.29,
56.01437468,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.40,% Slots,,,0.00,5.29,
56.01437468,S1-C7,Backend_Bound.Memory_Bound,35.40,% Slots,,,0.00,5.29,
56.01437468,S1-C7,Retiring.Microcode_Sequencer,3.41,% Slots,,idq.ms_uops,0.00,5.29,<==
56.01437468,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.29,
56.01437468,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
56.01437468,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.13,% Clocks,,idq.ms_switches,0.00,5.27,
56.01437468,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.01,% Core_Clocks,,,0.00,5.3,
56.01437468,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
56.01437468,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
56.01437468,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
56.01437468,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
56.01437468,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
56.01437468,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
56.01437468,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
56.01437468,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
56.01437468,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
56.01437468,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
56.01437468,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
56.01437468,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
56.01437468,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
56.01437468,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
56.01437468,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
56.01437468,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
56.01437468,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
57.513417973,S0-C0,Frontend_Bound,20.13,% Slots,,,0.00,5.34,
57.513417973,S0-C0,Backend_Bound,24.27,% Slots,,,0.00,5.34,
57.513417973,S0-C0,Backend_Bound.Core_Bound,17.90,% Slots,,,0.00,5.33,
57.513417973,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.21,% Clocks,,,0.00,5.07,<==
57.513417973,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
57.513417973,S0-C1,Backend_Bound,20.66,% Slots,,,0.00,5.34,
57.513417973,S0-C1,Backend_Bound.Core_Bound,15.46,% Slots,,,0.00,5.33,
57.513417973,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.24,% Clocks,,,0.00,5.07,<==
57.513417973,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
57.513417973,S0-C2,Frontend_Bound,33.17,% Slots,,,0.00,5.34,
57.513417973,S0-C2,Backend_Bound,32.01,% Slots,,,0.00,5.34,
57.513417973,S0-C2,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.513417973,S0-C2,Frontend_Bound.Frontend_Bandwidth,36.23,% Slots,,,0.00,5.07,
57.513417973,S0-C2,Backend_Bound.Core_Bound,24.00,% Slots,,,0.00,5.33,
57.513417973,S0-C2,Retiring.Microcode_Sequencer,13.31,% Slots,,idq.ms_uops,0.00,5.07,
57.513417973,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,27.02,% Clocks,,idq.ms_switches,0.00,5.06,
57.513417973,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.85,% Core_Clocks,,,0.00,5.34,<==
57.513417973,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
57.513417973,S0-C3,Frontend_Bound,37.93,% Slots,,,0.00,5.34,
57.513417973,S0-C3,Backend_Bound,37.75,% Slots,,,0.00,5.34,
57.513417973,S0-C3,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.513417973,S0-C3,Frontend_Bound.Frontend_Latency,29.36,% Slots,,rs_events.empty_end,0.00,5.33,<==
57.513417973,S0-C3,Frontend_Bound.Frontend_Bandwidth,24.29,% Slots,,,0.00,5.34,
57.513417973,S0-C3,Backend_Bound.Memory_Bound,12.58,% Slots,,,0.00,5.33,
57.513417973,S0-C3,Backend_Bound.Core_Bound,25.17,% Slots,,,0.00,5.33,
57.513417973,S0-C3,Retiring.Microcode_Sequencer,13.95,% Slots,,idq.ms_uops,0.00,5.07,
57.513417973,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.07,
57.513417973,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
57.513417973,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.07,
57.513417973,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.90,% Core_Clocks,,,0.00,5.33,
57.513417973,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
57.513417973,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
57.513417973,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
57.513417973,S0-C4,Backend_Bound,25.61,% Slots,,,0.00,5.34,
57.513417973,S0-C4,Retiring,19.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.513417973,S0-C4,Backend_Bound.Core_Bound,20.66,% Slots,,,0.00,5.33,
57.513417973,S0-C4,Retiring.Microcode_Sequencer,15.57,% Slots,,idq.ms_uops,0.00,5.07,
57.513417973,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.05,% Clocks,,idq.ms_switches,0.00,5.06,
57.513417973,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.38,% Clocks,,,0.00,5.07,<==
57.513417973,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
57.513417973,S0-C5,Bad_Speculation,21.43,% Slots,,,0.00,5.34,
57.513417973,S0-C5,Bad_Speculation.Branch_Mispredicts,20.55,% Slots,,br_misp_retired.all_branches,0.00,5.34,
57.513417973,S0-C5,Backend_Bound,21.03,% Slots,,,0.00,5.34,
57.513417973,S0-C5,Retiring,24.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.513417973,S0-C5,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.33,
57.513417973,S0-C5,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.07,<==
57.513417973,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.61,% Clocks,,idq.ms_switches,0.00,5.07,
57.513417973,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
57.513417973,S0-C6,Backend_Bound,61.72,% Slots,,,0.00,5.34,
57.513417973,S0-C6,Retiring,19.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.513417973,S0-C6,Retiring.Microcode_Sequencer,9.88,% Slots,,idq.ms_uops,0.00,5.07,
57.513417973,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.22,% Clocks,,idq.ms_switches,0.00,5.07,
57.513417973,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
57.513417973,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
57.513417973,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
57.513417973,S0-C7,Frontend_Bound,36.74,% Slots,,,0.00,5.34,
57.513417973,S0-C7,Bad_Speculation,15.08,% Slots,,,0.00,5.34,
57.513417973,S0-C7,Backend_Bound,12.75,% Slots,,,0.00,5.34,
57.513417973,S0-C7,Retiring,16.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.513417973,S0-C7,Frontend_Bound.Frontend_Latency,22.42,% Slots,,rs_events.empty_end,0.00,5.33,
57.513417973,S0-C7,Frontend_Bound.Frontend_Bandwidth,74.61,% Slots,,,0.00,5.34,
57.513417973,S0-C7,Bad_Speculation.Branch_Mispredicts,14.64,% Slots,,br_misp_retired.all_branches,0.00,5.34,
57.513417973,S0-C7,Backend_Bound.Core_Bound,27.86,% Slots,,,0.00,5.33,
57.513417973,S0-C7,Retiring.Microcode_Sequencer,8.89,% Slots,,idq.ms_uops,0.00,5.07,
57.513417973,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.89,% Clocks,,,0.00,5.07,
57.513417973,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
57.513417973,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.36,% Clocks,,idq.ms_switches,0.00,5.07,
57.513417973,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.19,% Core_Clocks,,,0.00,5.34,<==
57.513417973,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.16,% Clocks,,,0.00,5.07,
57.513417973,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
57.513417973,S1-C0,Backend_Bound,26.00,% Slots,,,0.00,5.34,
57.513417973,S1-C0,Backend_Bound.Core_Bound,18.99,% Slots,,,0.00,5.33,
57.513417973,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.72,% Clocks,,,0.00,5.07,<==
57.513417973,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
57.513417973,S1-C1,Bad_Speculation,16.37,% Slots,,,0.00,5.34,
57.513417973,S1-C1,Bad_Speculation.Branch_Mispredicts,16.15,% Slots,,br_misp_retired.all_branches,0.00,5.34,
57.513417973,S1-C1,Backend_Bound,21.16,% Slots,,,0.00,5.34,
57.513417973,S1-C1,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.33,
57.513417973,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.25,% Clocks,,,0.00,5.07,<==
57.513417973,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
57.513417973,S1-C2,Bad_Speculation,19.93,% Slots,,,0.00,5.34,
57.513417973,S1-C2,Bad_Speculation.Branch_Mispredicts,19.75,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
57.513417973,S1-C2,Backend_Bound,19.93,% Slots,,,0.00,5.34,
57.513417973,S1-C2,Backend_Bound.Memory_Bound,46.10,% Slots,,,0.00,5.33,
57.513417973,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
57.513417973,S1-C3,Frontend_Bound,21.26,% Slots,,,0.00,5.34,
57.513417973,S1-C3,Bad_Speculation,19.37,% Slots,,,0.00,5.34,
57.513417973,S1-C3,Backend_Bound,31.46,% Slots,,,0.00,5.34,
57.513417973,S1-C3,Frontend_Bound.Frontend_Latency,17.17,% Slots,,rs_events.empty_end,0.00,5.33,
57.513417973,S1-C3,Bad_Speculation.Branch_Mispredicts,18.41,% Slots,,br_misp_retired.all_branches,0.00,5.34,
57.513417973,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
57.513417973,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
57.513417973,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
57.513417973,S1-C4,Frontend_Bound,34.19,% Slots,,,0.00,5.34,
57.513417973,S1-C4,Backend_Bound,41.00,% Slots,,,0.00,5.34,
57.513417973,S1-C4,Retiring,19.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.513417973,S1-C4,Frontend_Bound.Frontend_Latency,28.82,% Slots,,rs_events.empty_end,0.00,5.33,
57.513417973,S1-C4,Backend_Bound.Memory_Bound,14.73,% Slots,,,0.00,5.33,
57.513417973,S1-C4,Backend_Bound.Core_Bound,26.27,% Slots,,,0.00,5.33,<==
57.513417973,S1-C4,Retiring.Microcode_Sequencer,16.05,% Slots,,idq.ms_uops,0.00,5.07,
57.513417973,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.06,
57.513417973,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
57.513417973,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.34,% Clocks,,idq.ms_switches,0.00,5.06,
57.513417973,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
57.513417973,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
57.513417973,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
57.513417973,S1-C5,Frontend_Bound,34.08,% Slots,,,0.00,5.34,
57.513417973,S1-C5,Backend_Bound,40.35,% Slots,,,0.00,5.34,
57.513417973,S1-C5,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.513417973,S1-C5,Frontend_Bound.Frontend_Latency,30.09,% Slots,,rs_events.empty_end,0.00,5.33,
57.513417973,S1-C5,Backend_Bound.Memory_Bound,17.52,% Slots,,,0.00,5.33,
57.513417973,S1-C5,Backend_Bound.Core_Bound,22.82,% Slots,,,0.00,5.33,
57.513417973,S1-C5,Retiring.Microcode_Sequencer,14.69,% Slots,,idq.ms_uops,0.00,5.07,
57.513417973,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.59,% Clocks,,,0.00,5.07,
57.513417973,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
57.513417973,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.39,% Clocks,,idq.ms_switches,0.00,5.07,
57.513417973,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
57.513417973,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
57.513417973,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.60,% Clocks,,,0.00,5.07,<==
57.513417973,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
57.513417973,S1-C6,Frontend_Bound,34.84,% Slots,,,0.00,5.34,
57.513417973,S1-C6,Backend_Bound,39.38,% Slots,,,0.00,5.34,<==
57.513417973,S1-C6,Retiring,19.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.513417973,S1-C6,Frontend_Bound.Frontend_Latency,31.32,% Slots,,rs_events.empty_end,0.00,5.33,
57.513417973,S1-C6,Backend_Bound.Memory_Bound,20.23,% Slots,,,0.00,5.33,
57.513417973,S1-C6,Backend_Bound.Core_Bound,19.15,% Slots,,,0.00,5.33,
57.513417973,S1-C6,Retiring.Microcode_Sequencer,16.41,% Slots,,idq.ms_uops,0.00,5.07,
57.513417973,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.07,
57.513417973,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
57.513417973,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.47,% Clocks,,idq.ms_switches,0.00,5.07,
57.513417973,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
57.513417973,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
57.513417973,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.52,% Clocks,,,0.00,5.07,
57.513417973,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
57.513417973,S1-C7,Frontend_Bound,33.85,% Slots,,,0.00,5.34,
57.513417973,S1-C7,Backend_Bound,40.52,% Slots,,,0.00,5.34,
57.513417973,S1-C7,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.513417973,S1-C7,Frontend_Bound.Frontend_Latency,30.71,% Slots,,rs_events.empty_end,0.00,5.33,
57.513417973,S1-C7,Backend_Bound.Memory_Bound,16.85,% Slots,,,0.00,5.33,
57.513417973,S1-C7,Backend_Bound.Core_Bound,23.67,% Slots,,,0.00,5.33,
57.513417973,S1-C7,Retiring.Microcode_Sequencer,15.33,% Slots,,idq.ms_uops,0.00,5.07,
57.513417973,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.06,
57.513417973,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
57.513417973,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.35,% Clocks,,idq.ms_switches,0.00,5.06,
57.513417973,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
57.513417973,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.54,% Clocks,,,0.00,5.07,<==
57.513417973,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
57.513417973,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
57.513417973,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
57.513417973,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
57.513417973,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
57.513417973,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
57.513417973,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
57.513417973,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
57.513417973,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
57.513417973,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
57.513417973,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
57.513417973,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
57.513417973,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
57.513417973,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
57.513417973,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
57.513417973,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
57.513417973,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
58.981843944,S0-C0,Backend_Bound,28.18,% Slots,,,0.00,5.16,
58.981843944,S0-C0,Backend_Bound.Core_Bound,21.12,% Slots,,,0.00,5.16,
58.981843944,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.99,% Clocks,,,0.00,5.17,<==
58.981843944,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S0-C1,Frontend_Bound,34.84,% Slots,,,0.00,5.17,
58.981843944,S0-C1,Backend_Bound,17.13,% Slots,,,0.00,5.17,
58.981843944,S0-C1,Retiring,36.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
58.981843944,S0-C1,Frontend_Bound.Frontend_Latency,22.55,% Slots,,rs_events.empty_end,0.00,5.17,
58.981843944,S0-C1,Backend_Bound.Memory_Bound,11.01,% Slots,,,0.00,5.17,
58.981843944,S0-C1,Retiring.Microcode_Sequencer,3.82,% Slots,,idq.ms_uops,0.00,5.44,<==
58.981843944,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.35,% Clocks,,idq.ms_switches,0.00,5.44,
58.981843944,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
58.981843944,S0-C2,Frontend_Bound,34.53,% Slots,,,0.00,5.16,
58.981843944,S0-C2,Backend_Bound,30.40,% Slots,,,0.00,5.16,
58.981843944,S0-C2,Retiring,25.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
58.981843944,S0-C2,Frontend_Bound.Frontend_Latency,22.57,% Slots,,rs_events.empty_end,0.00,5.16,
58.981843944,S0-C2,Backend_Bound.Core_Bound,56.09,% Slots,,,0.00,5.16,
58.981843944,S0-C2,Retiring.Microcode_Sequencer,3.47,% Slots,,idq.ms_uops,0.00,5.44,
58.981843944,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.45,<==
58.981843944,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S0-C3,Frontend_Bound,37.15,% Slots,,,0.00,5.16,
58.981843944,S0-C3,Backend_Bound,39.04,% Slots,,,0.00,5.16,<==
58.981843944,S0-C3,Retiring,14.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
58.981843944,S0-C3,Frontend_Bound.Frontend_Latency,40.89,% Slots,,rs_events.empty_end,0.00,5.16,
58.981843944,S0-C3,Retiring.Microcode_Sequencer,8.62,% Slots,,idq.ms_uops,0.00,5.44,
58.981843944,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.64,% Clocks,,idq.ms_switches,0.00,5.44,
58.981843944,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.88,% Slots,,,0.00,5.17,
58.981843944,S0-C4,Backend_Bound.Core_Bound,24.09,% Slots,,,0.00,5.17,
58.981843944,S0-C4,Backend_Bound,33.44,% Slots,,,0.00,5.17,
58.981843944,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.77,% Core_Clocks,,,0.00,5.17,
58.981843944,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.37,% Core_Clocks,,,0.00,5.18,
58.981843944,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.66,% Clocks,,,0.00,5.18,<==
58.981843944,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
58.981843944,S0-C5,Frontend_Bound,35.81,% Slots,,,0.00,5.16,
58.981843944,S0-C5,Backend_Bound,40.26,% Slots,,,0.00,5.16,
58.981843944,S0-C5,Retiring,15.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
58.981843944,S0-C5,Frontend_Bound.Frontend_Latency,39.22,% Slots,,rs_events.empty_end,0.00,5.16,
58.981843944,S0-C5,Backend_Bound.Memory_Bound,26.01,% Slots,,,0.00,5.16,
58.981843944,S0-C5,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.16,
58.981843944,S0-C5,Retiring.Microcode_Sequencer,11.01,% Slots,,idq.ms_uops,0.00,5.44,
58.981843944,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.40,% Clocks,,idq.ms_switches,0.00,5.44,
58.981843944,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
58.981843944,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S0-C6,Frontend_Bound,39.29,% Slots,,,0.00,5.17,
58.981843944,S0-C6,Backend_Bound,37.42,% Slots,,,0.00,5.17,
58.981843944,S0-C6,Retiring,16.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
58.981843944,S0-C6,Frontend_Bound.Frontend_Latency,34.64,% Slots,,rs_events.empty_end,0.00,5.17,
58.981843944,S0-C6,Backend_Bound.Memory_Bound,28.02,% Slots,,,0.00,5.17,
58.981843944,S0-C6,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.44,
58.981843944,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.01,% Clocks,,,0.00,5.45,
58.981843944,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
58.981843944,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.72,% Clocks,,idq.ms_switches,0.00,5.45,
58.981843944,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
58.981843944,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
58.981843944,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
58.981843944,S0-C7,Frontend_Bound,38.24,% Slots,,,0.00,5.16,
58.981843944,S0-C7,Backend_Bound,38.40,% Slots,,,0.00,5.16,
58.981843944,S0-C7,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
58.981843944,S0-C7,Frontend_Bound.Frontend_Latency,31.42,% Slots,,rs_events.empty_end,0.00,5.16,
58.981843944,S0-C7,Backend_Bound.Memory_Bound,27.95,% Slots,,,0.00,5.16,
58.981843944,S0-C7,Backend_Bound.Core_Bound,10.44,% Slots,,,0.00,5.16,
58.981843944,S0-C7,Retiring.Microcode_Sequencer,11.57,% Slots,,idq.ms_uops,0.00,5.44,
58.981843944,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.30,% Clocks,,idq.ms_switches,0.00,5.45,
58.981843944,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
58.981843944,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C0,Backend_Bound,26.75,% Slots,,,0.00,5.17,
58.981843944,S1-C0,Backend_Bound.Core_Bound,18.54,% Slots,,,0.00,5.17,
58.981843944,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.97,% Clocks,,,0.00,5.18,<==
58.981843944,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C1,Frontend_Bound,40.94,% Slots,,,0.00,5.17,
58.981843944,S1-C1,Bad_Speculation,12.89,% Slots,,,0.00,5.17,
58.981843944,S1-C1,Backend_Bound,26.05,% Slots,,,0.00,5.17,
58.981843944,S1-C1,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
58.981843944,S1-C1,Frontend_Bound.Frontend_Bandwidth,66.17,% Slots,,,0.00,5.17,
58.981843944,S1-C1,Bad_Speculation.Branch_Mispredicts,11.88,% Slots,,br_misp_retired.all_branches,0.00,5.16,
58.981843944,S1-C1,Backend_Bound.Memory_Bound,11.09,% Slots,,,0.00,5.17,
58.981843944,S1-C1,Backend_Bound.Core_Bound,14.96,% Slots,,,0.00,5.17,
58.981843944,S1-C1,Retiring.Microcode_Sequencer,12.00,% Slots,,idq.ms_uops,0.00,5.44,
58.981843944,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.63,% Clocks,,idq.ms_switches,0.00,5.44,
58.981843944,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.25,% Core_Clocks,,,0.00,5.18,<==
58.981843944,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
58.981843944,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C2,Frontend_Bound,36.69,% Slots,,,0.00,5.16,
58.981843944,S1-C2,Backend_Bound,20.12,% Slots,,,0.00,5.16,
58.981843944,S1-C2,Frontend_Bound.Frontend_Latency,22.68,% Slots,,rs_events.empty_end,0.00,5.16,<==
58.981843944,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.17,% Slots,,,0.00,5.16,
58.981843944,S1-C2,Backend_Bound.Core_Bound,30.35,% Slots,,,0.00,5.16,
58.981843944,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.45,
58.981843944,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
58.981843944,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.05,% Core_Clocks,,,0.00,5.18,
58.981843944,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.98,% Core_Clocks,,,0.00,5.17,
58.981843944,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C3,Frontend_Bound,21.69,% Slots,,,0.00,5.16,
58.981843944,S1-C3,Bad_Speculation,18.30,% Slots,,,0.00,5.16,
58.981843944,S1-C3,Backend_Bound,20.53,% Slots,,,0.00,5.16,
58.981843944,S1-C3,Retiring,31.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
58.981843944,S1-C3,Frontend_Bound.Frontend_Latency,25.21,% Slots,,rs_events.empty_end,0.00,5.16,
58.981843944,S1-C3,Bad_Speculation.Branch_Mispredicts,18.03,% Slots,,br_misp_retired.all_branches,0.00,5.16,
58.981843944,S1-C3,Backend_Bound.Memory_Bound,34.66,% Slots,,,0.00,5.16,
58.981843944,S1-C3,Retiring.Microcode_Sequencer,2.36,% Slots,,idq.ms_uops,0.00,5.44,<==
58.981843944,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
58.981843944,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.44,
58.981843944,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C4,Frontend_Bound,35.34,% Slots,,,0.00,5.16,
58.981843944,S1-C4,Backend_Bound,41.41,% Slots,,,0.00,5.16,
58.981843944,S1-C4,Retiring,26.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
58.981843944,S1-C4,Frontend_Bound.Frontend_Latency,39.89,% Slots,,rs_events.empty_end,0.00,5.16,
58.981843944,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.40,% Slots,,,0.00,5.16,
58.981843944,S1-C4,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.16,
58.981843944,S1-C4,Backend_Bound.Core_Bound,27.86,% Slots,,,0.00,5.16,<==
58.981843944,S1-C4,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.44,
58.981843944,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.75,% Clocks,,idq.ms_switches,0.00,5.45,
58.981843944,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.55,% Core_Clocks,,,0.00,5.18,
58.981843944,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
58.981843944,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C5,Frontend_Bound,21.96,% Slots,,,0.00,5.16,
58.981843944,S1-C5,Backend_Bound,51.60,% Slots,,,0.00,5.16,
58.981843944,S1-C5,Retiring,38.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
58.981843944,S1-C5,Frontend_Bound.Frontend_Latency,26.62,% Slots,,rs_events.empty_end,0.00,5.16,
58.981843944,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.39,% Slots,,,0.00,5.16,
58.981843944,S1-C5,Backend_Bound.Core_Bound,70.46,% Slots,,,0.00,5.16,<==
58.981843944,S1-C5,Retiring.Microcode_Sequencer,1.78,% Slots,,idq.ms_uops,0.00,5.44,
58.981843944,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
58.981843944,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.53,% Clocks,,idq.ms_switches,0.00,5.45,
58.981843944,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.08,% Core_Clocks,,,0.00,5.18,
58.981843944,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.36,% Core_Clocks,,,0.00,5.18,
58.981843944,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C6,Frontend_Bound,26.76,% Slots,,,0.00,5.16,
58.981843944,S1-C6,Bad_Speculation,21.24,% Slots,,,0.00,5.16,
58.981843944,S1-C6,Backend_Bound,18.27,% Slots,,,0.00,5.16,
58.981843944,S1-C6,Retiring,17.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
58.981843944,S1-C6,Frontend_Bound.Frontend_Latency,24.26,% Slots,,rs_events.empty_end,0.00,5.16,
58.981843944,S1-C6,Frontend_Bound.Frontend_Bandwidth,100.30,% Slots,,,0.00,5.16,
58.981843944,S1-C6,Bad_Speculation.Branch_Mispredicts,20.22,% Slots,,br_misp_retired.all_branches,0.00,5.16,
58.981843944,S1-C6,Backend_Bound.Core_Bound,22.64,% Slots,,,0.00,5.16,
58.981843944,S1-C6,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.44,
58.981843944,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.44,% Clocks,,idq.ms_switches,0.00,5.44,
58.981843944,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.16,% Core_Clocks,,,0.00,5.18,<==
58.981843944,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.14,% Core_Clocks,,,0.00,5.18,
58.981843944,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C7,Frontend_Bound,36.46,% Slots,,,0.00,5.17,
58.981843944,S1-C7,Backend_Bound,39.49,% Slots,,,0.00,5.17,
58.981843944,S1-C7,Retiring,20.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
58.981843944,S1-C7,Frontend_Bound.Frontend_Latency,56.12,% Slots,,rs_events.empty_end,0.00,5.17,
58.981843944,S1-C7,Backend_Bound.Memory_Bound,13.27,% Slots,,,0.00,5.17,
58.981843944,S1-C7,Backend_Bound.Core_Bound,26.22,% Slots,,,0.00,5.17,<==
58.981843944,S1-C7,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.44,
58.981843944,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.62,% Clocks,,idq.ms_switches,0.00,5.44,
58.981843944,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
58.981843944,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
58.981843944,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
58.981843944,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
58.981843944,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
58.981843944,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
58.981843944,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
58.981843944,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
58.981843944,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
58.981843944,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
58.981843944,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
58.981843944,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
58.981843944,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
60.477427819,S0-C0,Frontend_Bound,24.58,% Slots,,,0.00,5.36,
60.477427819,S0-C0,Bad_Speculation,17.65,% Slots,,,0.00,5.36,
60.477427819,S0-C0,Backend_Bound,27.26,% Slots,,,0.00,5.36,<==
60.477427819,S0-C0,Bad_Speculation.Branch_Mispredicts,17.21,% Slots,,br_misp_retired.all_branches,0.00,5.36,
60.477427819,S0-C0,Backend_Bound.Memory_Bound,13.83,% Slots,,,0.00,5.35,
60.477427819,S0-C0,Backend_Bound.Core_Bound,13.43,% Slots,,,0.00,5.35,
60.477427819,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
60.477427819,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
60.477427819,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C1,Frontend_Bound,31.99,% Slots,,,0.00,5.35,
60.477427819,S0-C1,Backend_Bound,41.96,% Slots,,,0.00,5.35,
60.477427819,S0-C1,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
60.477427819,S0-C1,Frontend_Bound.Frontend_Latency,37.26,% Slots,,rs_events.empty_end,0.00,5.35,
60.477427819,S0-C1,Backend_Bound.Memory_Bound,11.51,% Slots,,,0.00,5.35,
60.477427819,S0-C1,Backend_Bound.Core_Bound,30.45,% Slots,,,0.00,5.35,
60.477427819,S0-C1,Retiring.Microcode_Sequencer,12.77,% Slots,,idq.ms_uops,0.00,5.08,
60.477427819,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.55,% Clocks,,,0.00,5.08,
60.477427819,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
60.477427819,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.07,% Clocks,,idq.ms_switches,0.00,5.08,
60.477427819,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.61,% Clocks,,,0.00,5.08,<==
60.477427819,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C2,Frontend_Bound,33.70,% Slots,,,0.00,5.35,
60.477427819,S0-C2,Backend_Bound,31.95,% Slots,,,0.00,5.35,
60.477427819,S0-C2,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
60.477427819,S0-C2,Frontend_Bound.Frontend_Bandwidth,40.21,% Slots,,,0.00,5.09,
60.477427819,S0-C2,Backend_Bound.Memory_Bound,15.15,% Slots,,,0.00,5.34,
60.477427819,S0-C2,Backend_Bound.Core_Bound,16.80,% Slots,,,0.00,5.34,
60.477427819,S0-C2,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.08,
60.477427819,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.08,% Clocks,,idq.ms_switches,0.00,5.08,
60.477427819,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.06,% Core_Clocks,,,0.00,5.35,<==
60.477427819,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
60.477427819,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C3,Frontend_Bound,33.16,% Slots,,,0.00,5.35,
60.477427819,S0-C3,Backend_Bound,34.94,% Slots,,,0.00,5.35,
60.477427819,S0-C3,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
60.477427819,S0-C3,Backend_Bound.Memory_Bound,14.50,% Slots,,,0.00,5.35,
60.477427819,S0-C3,Backend_Bound.Core_Bound,20.43,% Slots,,,0.00,5.35,
60.477427819,S0-C3,Retiring.Microcode_Sequencer,14.08,% Slots,,idq.ms_uops,0.00,5.08,
60.477427819,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.73,% Clocks,,idq.ms_switches,0.00,5.08,
60.477427819,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
60.477427819,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
60.477427819,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.78,% Clocks,,,0.00,5.08,<==
60.477427819,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C4,Frontend_Bound,28.96,% Slots,,,0.00,5.35,
60.477427819,S0-C4,Backend_Bound,45.38,% Slots,,,0.00,5.35,
60.477427819,S0-C4,Retiring,18.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
60.477427819,S0-C4,Frontend_Bound.Frontend_Latency,21.43,% Slots,,rs_events.empty_end,0.00,5.35,
60.477427819,S0-C4,Backend_Bound.Memory_Bound,39.65,% Slots,,,0.00,5.35,
60.477427819,S0-C4,Retiring.Microcode_Sequencer,8.70,% Slots,,idq.ms_uops,0.00,5.09,
60.477427819,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.24,% Clocks,,,0.00,5.08,
60.477427819,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
60.477427819,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.97,% Clocks,,idq.ms_switches,0.00,5.08,
60.477427819,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
60.477427819,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
60.477427819,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C5,Frontend_Bound,28.80,% Slots,,,0.00,5.35,
60.477427819,S0-C5,Backend_Bound,41.42,% Slots,,,0.00,5.35,
60.477427819,S0-C5,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.35,
60.477427819,S0-C5,Backend_Bound.Memory_Bound,16.36,% Slots,,,0.00,5.35,
60.477427819,S0-C5,Backend_Bound.Core_Bound,25.06,% Slots,,,0.00,5.35,<==
60.477427819,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.31,% Clocks,,,0.00,5.08,
60.477427819,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
60.477427819,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
60.477427819,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C6,Backend_Bound,26.17,% Slots,,,0.00,5.35,
60.477427819,S0-C6,Backend_Bound.Core_Bound,19.55,% Slots,,,0.00,5.34,
60.477427819,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.23,% Clocks,,,0.00,5.08,<==
60.477427819,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C7,Frontend_Bound,20.50,% Slots,,,0.00,5.36,
60.477427819,S0-C7,Bad_Speculation,21.84,% Slots,,,0.00,5.36,
60.477427819,S0-C7,Backend_Bound,28.00,% Slots,,,0.00,5.36,
60.477427819,S0-C7,Bad_Speculation.Branch_Mispredicts,21.41,% Slots,,br_misp_retired.all_branches,0.00,5.36,
60.477427819,S0-C7,Backend_Bound.Core_Bound,19.44,% Slots,,,0.00,5.35,
60.477427819,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.62,% Clocks,,,0.00,5.08,<==
60.477427819,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C0,Backend_Bound,28.10,% Slots,,,0.00,5.35,
60.477427819,S1-C0,Backend_Bound.Core_Bound,20.29,% Slots,,,0.00,5.35,
60.477427819,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.30,% Clocks,,,0.00,5.08,<==
60.477427819,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C1,Frontend_Bound,39.08,% Slots,,,0.00,5.36,
60.477427819,S1-C1,Backend_Bound,36.98,% Slots,,,0.00,5.35,
60.477427819,S1-C1,Retiring,17.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
60.477427819,S1-C1,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.35,<==
60.477427819,S1-C1,Backend_Bound.Memory_Bound,13.32,% Slots,,,0.00,5.34,
60.477427819,S1-C1,Backend_Bound.Core_Bound,23.66,% Slots,,,0.00,5.34,
60.477427819,S1-C1,Retiring.Microcode_Sequencer,13.39,% Slots,,idq.ms_uops,0.00,5.08,
60.477427819,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.08,
60.477427819,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
60.477427819,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.58,% Clocks,,idq.ms_switches,0.00,5.08,
60.477427819,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
60.477427819,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.05,% Clocks,,,0.00,5.08,
60.477427819,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C2,Frontend_Bound,36.04,% Slots,,,0.00,5.35,
60.477427819,S1-C2,Backend_Bound,38.91,% Slots,,,0.00,5.35,
60.477427819,S1-C2,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
60.477427819,S1-C2,Frontend_Bound.Frontend_Latency,26.88,% Slots,,rs_events.empty_end,0.00,5.35,
60.477427819,S1-C2,Backend_Bound.Memory_Bound,15.27,% Slots,,,0.00,5.34,
60.477427819,S1-C2,Backend_Bound.Core_Bound,23.64,% Slots,,,0.00,5.34,
60.477427819,S1-C2,Retiring.Microcode_Sequencer,13.32,% Slots,,idq.ms_uops,0.00,5.08,
60.477427819,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,0.00,5.08,
60.477427819,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
60.477427819,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.96,% Clocks,,idq.ms_switches,0.00,5.08,
60.477427819,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
60.477427819,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
60.477427819,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.78,% Clocks,,,0.00,5.08,<==
60.477427819,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C3,Frontend_Bound,39.63,% Slots,,,0.00,5.35,
60.477427819,S1-C3,Backend_Bound,36.94,% Slots,,,0.00,5.35,
60.477427819,S1-C3,Retiring,16.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
60.477427819,S1-C3,Frontend_Bound.Frontend_Latency,21.43,% Slots,,rs_events.empty_end,0.00,5.35,
60.477427819,S1-C3,Backend_Bound.Memory_Bound,13.87,% Slots,,,0.00,5.35,
60.477427819,S1-C3,Backend_Bound.Core_Bound,23.07,% Slots,,,0.00,5.35,
60.477427819,S1-C3,Retiring.Microcode_Sequencer,9.43,% Slots,,idq.ms_uops,0.00,5.08,
60.477427819,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.08,
60.477427819,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
60.477427819,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.24,% Clocks,,idq.ms_switches,0.00,5.08,
60.477427819,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
60.477427819,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
60.477427819,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.76,% Clocks,,,0.00,5.09,
60.477427819,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C4,Frontend_Bound,35.83,% Slots,,,0.00,5.35,
60.477427819,S1-C4,Backend_Bound,39.92,% Slots,,,0.00,5.35,<==
60.477427819,S1-C4,Retiring,17.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
60.477427819,S1-C4,Frontend_Bound.Frontend_Latency,26.53,% Slots,,rs_events.empty_end,0.00,5.35,
60.477427819,S1-C4,Backend_Bound.Memory_Bound,18.18,% Slots,,,0.00,5.35,
60.477427819,S1-C4,Backend_Bound.Core_Bound,21.74,% Slots,,,0.00,5.35,
60.477427819,S1-C4,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.08,
60.477427819,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.08,
60.477427819,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
60.477427819,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.50,% Clocks,,idq.ms_switches,0.00,5.08,
60.477427819,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
60.477427819,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C5,Frontend_Bound,30.43,% Slots,,,0.00,5.35,
60.477427819,S1-C5,Backend_Bound,34.24,% Slots,,,0.00,5.35,
60.477427819,S1-C5,Frontend_Bound.Frontend_Latency,22.74,% Slots,,rs_events.empty_end,0.00,5.35,
60.477427819,S1-C5,Backend_Bound.Memory_Bound,31.08,% Slots,,,0.00,5.35,<==
60.477427819,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.44,% Clocks,,,0.00,5.08,
60.477427819,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
60.477427819,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
60.477427819,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
60.477427819,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C6,Frontend_Bound,41.44,% Slots,,,0.00,5.35,
60.477427819,S1-C6,Backend_Bound,35.51,% Slots,,,0.00,5.35,
60.477427819,S1-C6,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
60.477427819,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.49,% Slots,,,0.00,5.35,
60.477427819,S1-C6,Backend_Bound.Memory_Bound,16.40,% Slots,,,0.00,5.35,
60.477427819,S1-C6,Backend_Bound.Core_Bound,19.11,% Slots,,,0.00,5.35,
60.477427819,S1-C6,Retiring.Microcode_Sequencer,15.53,% Slots,,idq.ms_uops,0.00,5.09,
60.477427819,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.08,
60.477427819,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.06,% Core_Clocks,,,0.00,5.35,<==
60.477427819,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
60.477427819,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
60.477427819,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.56,% Clocks,,,0.00,5.08,
60.477427819,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C7,Frontend_Bound,43.60,% Slots,,,0.00,5.36,
60.477427819,S1-C7,Backend_Bound,34.75,% Slots,,,0.00,5.36,
60.477427819,S1-C7,Retiring,18.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
60.477427819,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.07,% Slots,,,0.00,5.36,
60.477427819,S1-C7,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.35,
60.477427819,S1-C7,Backend_Bound.Core_Bound,21.57,% Slots,,,0.00,5.35,
60.477427819,S1-C7,Retiring.Microcode_Sequencer,14.72,% Slots,,idq.ms_uops,0.00,5.09,
60.477427819,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.12,% Clocks,,idq.ms_switches,0.00,5.08,
60.477427819,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.03,% Core_Clocks,,,0.00,5.35,<==
60.477427819,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
60.477427819,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
60.477427819,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
60.477427819,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
60.477427819,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
61.992508761,S0-C0,Frontend_Bound,31.14,% Slots,,,0.00,5.28,
61.992508761,S0-C0,Backend_Bound,40.55,% Slots,,,0.00,5.28,
61.992508761,S0-C0,Retiring,15.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
61.992508761,S0-C0,Frontend_Bound.Frontend_Latency,42.46,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S0-C0,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.28,
61.992508761,S0-C0,Backend_Bound.Core_Bound,29.69,% Slots,,,0.00,5.28,<==
61.992508761,S0-C0,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.28,
61.992508761,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.74,% Clocks,,,0.00,5.27,
61.992508761,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
61.992508761,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.47,% Clocks,,idq.ms_switches,0.00,5.27,
61.992508761,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
61.992508761,S0-C1,Frontend_Bound,37.63,% Slots,,,0.00,5.28,
61.992508761,S0-C1,Backend_Bound,39.23,% Slots,,,0.00,5.28,
61.992508761,S0-C1,Retiring,12.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
61.992508761,S0-C1,Frontend_Bound.Frontend_Latency,51.03,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S0-C1,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.28,
61.992508761,S0-C1,Backend_Bound.Core_Bound,28.23,% Slots,,,0.00,5.28,<==
61.992508761,S0-C1,Retiring.Microcode_Sequencer,8.44,% Slots,,idq.ms_uops,0.00,5.28,
61.992508761,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.27,
61.992508761,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
61.992508761,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.00,% Clocks,,idq.ms_switches,0.00,5.27,
61.992508761,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
61.992508761,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
61.992508761,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
61.992508761,S0-C2,Frontend_Bound,37.68,% Slots,,,0.00,5.28,
61.992508761,S0-C2,Backend_Bound,37.78,% Slots,,,0.00,5.28,
61.992508761,S0-C2,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
61.992508761,S0-C2,Frontend_Bound.Frontend_Latency,35.42,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S0-C2,Backend_Bound.Memory_Bound,15.61,% Slots,,,0.00,5.28,
61.992508761,S0-C2,Backend_Bound.Core_Bound,22.17,% Slots,,,0.00,5.28,<==
61.992508761,S0-C2,Retiring.Microcode_Sequencer,8.40,% Slots,,idq.ms_uops,0.00,5.28,
61.992508761,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.27,
61.992508761,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
61.992508761,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.27,
61.992508761,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
61.992508761,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
61.992508761,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
61.992508761,S0-C3,Frontend_Bound,37.86,% Slots,,,0.00,5.28,
61.992508761,S0-C3,Backend_Bound,39.75,% Slots,,,0.00,5.28,
61.992508761,S0-C3,Retiring,19.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
61.992508761,S0-C3,Frontend_Bound.Frontend_Latency,32.18,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.62,% Slots,,,0.00,5.28,
61.992508761,S0-C3,Backend_Bound.Memory_Bound,35.02,% Slots,,,0.00,5.28,<==
61.992508761,S0-C3,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.28,
61.992508761,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.28,
61.992508761,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
61.992508761,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.68,% Clocks,,idq.ms_switches,0.00,5.28,
61.992508761,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.11,% Core_Clocks,,,0.00,5.28,
61.992508761,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
61.992508761,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
61.992508761,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
61.992508761,S0-C4,Frontend_Bound,38.77,% Slots,,,0.00,5.28,
61.992508761,S0-C4,Backend_Bound,38.52,% Slots,,,0.00,5.28,
61.992508761,S0-C4,Retiring,15.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
61.992508761,S0-C4,Frontend_Bound.Frontend_Latency,27.30,% Slots,,rs_events.empty_end,0.00,5.28,<==
61.992508761,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.56,% Slots,,,0.00,5.28,
61.992508761,S0-C4,Backend_Bound.Memory_Bound,25.03,% Slots,,,0.00,5.28,
61.992508761,S0-C4,Backend_Bound.Core_Bound,13.49,% Slots,,,0.00,5.28,
61.992508761,S0-C4,Retiring.Microcode_Sequencer,10.14,% Slots,,idq.ms_uops,0.00,5.28,
61.992508761,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.28,
61.992508761,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
61.992508761,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.28,
61.992508761,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.29,% Core_Clocks,,,0.00,5.28,
61.992508761,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
61.992508761,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
61.992508761,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
61.992508761,S0-C5,Frontend_Bound,37.25,% Slots,,,0.00,5.28,
61.992508761,S0-C5,Backend_Bound,39.80,% Slots,,,0.00,5.28,
61.992508761,S0-C5,Retiring,15.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
61.992508761,S0-C5,Frontend_Bound.Frontend_Latency,86.01,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S0-C5,Retiring.Microcode_Sequencer,11.69,% Slots,,idq.ms_uops,0.00,5.28,
61.992508761,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.27,
61.992508761,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
61.992508761,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.33,% Clocks,,idq.ms_switches,0.00,5.27,
61.992508761,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
61.992508761,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
61.992508761,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
61.992508761,S0-C6,Frontend_Bound,33.79,% Slots,,,0.00,5.28,
61.992508761,S0-C6,Backend_Bound,42.29,% Slots,,,0.00,5.28,
61.992508761,S0-C6,Retiring,16.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
61.992508761,S0-C6,Frontend_Bound.Frontend_Latency,56.79,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S0-C6,Backend_Bound.Memory_Bound,36.03,% Slots,,,0.00,5.28,
61.992508761,S0-C6,Retiring.Microcode_Sequencer,12.28,% Slots,,idq.ms_uops,0.00,5.28,
61.992508761,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.28,
61.992508761,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
61.992508761,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.28,
61.992508761,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
61.992508761,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
61.992508761,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
61.992508761,S0-C7,Frontend_Bound,36.64,% Slots,,,0.00,5.29,
61.992508761,S0-C7,Backend_Bound,40.99,% Slots,,,0.00,5.29,
61.992508761,S0-C7,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
61.992508761,S0-C7,Frontend_Bound.Frontend_Latency,69.08,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S0-C7,Retiring.Microcode_Sequencer,8.61,% Slots,,idq.ms_uops,0.00,5.28,
61.992508761,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.20,% Clocks,,,0.00,5.27,
61.992508761,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
61.992508761,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.72,% Clocks,,idq.ms_switches,0.00,5.27,
61.992508761,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
61.992508761,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
61.992508761,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C0,Frontend_Bound,36.20,% Slots,,,0.00,5.28,<==
61.992508761,S1-C0,Backend_Bound,13.55,% Slots,,,0.00,5.28,
61.992508761,S1-C0,Frontend_Bound.Frontend_Latency,20.58,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.89,% Slots,,,0.00,5.28,
61.992508761,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.28,
61.992508761,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
61.992508761,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.19,% Core_Clocks,,,0.00,5.28,
61.992508761,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
61.992508761,S1-C1,Backend_Bound,66.91,% Slots,,,0.00,5.28,
61.992508761,S1-C1,Retiring,19.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
61.992508761,S1-C1,Backend_Bound.Memory_Bound,16.63,% Slots,,,0.00,5.28,
61.992508761,S1-C1,Backend_Bound.Core_Bound,50.27,% Slots,,,0.00,5.28,<==
61.992508761,S1-C1,Retiring.Microcode_Sequencer,10.20,% Slots,,idq.ms_uops,0.00,5.29,
61.992508761,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,35.00,% Clocks,,idq.ms_switches,0.00,5.27,
61.992508761,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
61.992508761,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
61.992508761,S1-C2,Frontend_Bound,37.63,% Slots,,,0.00,5.28,
61.992508761,S1-C2,Backend_Bound,38.73,% Slots,,,0.00,5.28,
61.992508761,S1-C2,Retiring,18.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
61.992508761,S1-C2,Frontend_Bound.Frontend_Latency,34.58,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S1-C2,Frontend_Bound.Frontend_Bandwidth,25.00,% Slots,,,0.00,5.28,
61.992508761,S1-C2,Backend_Bound.Memory_Bound,38.44,% Slots,,,0.00,5.28,
61.992508761,S1-C2,Retiring.Microcode_Sequencer,14.62,% Slots,,idq.ms_uops,0.00,5.28,
61.992508761,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.27,
61.992508761,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
61.992508761,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.99,% Clocks,,idq.ms_switches,0.00,5.27,
61.992508761,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.51,% Core_Clocks,,,0.00,5.28,
61.992508761,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
61.992508761,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
61.992508761,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C3,Frontend_Bound,37.93,% Slots,,,0.00,5.28,
61.992508761,S1-C3,Backend_Bound,38.94,% Slots,,,0.00,5.28,
61.992508761,S1-C3,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
61.992508761,S1-C3,Frontend_Bound.Frontend_Latency,35.20,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S1-C3,Frontend_Bound.Frontend_Bandwidth,24.23,% Slots,,,0.00,5.28,
61.992508761,S1-C3,Backend_Bound.Memory_Bound,33.03,% Slots,,,0.00,5.28,<==
61.992508761,S1-C3,Retiring.Microcode_Sequencer,12.54,% Slots,,idq.ms_uops,0.00,5.29,
61.992508761,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.28,
61.992508761,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
61.992508761,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.38,% Clocks,,idq.ms_switches,0.00,5.28,
61.992508761,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.72,% Core_Clocks,,,0.00,5.28,
61.992508761,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
61.992508761,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
61.992508761,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C4,Frontend_Bound,37.65,% Slots,,,0.00,5.28,
61.992508761,S1-C4,Bad_Speculation,12.43,% Slots,,,0.00,5.28,
61.992508761,S1-C4,Backend_Bound,27.75,% Slots,,,0.00,5.28,
61.992508761,S1-C4,Retiring,17.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
61.992508761,S1-C4,Frontend_Bound.Frontend_Latency,24.06,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S1-C4,Frontend_Bound.Frontend_Bandwidth,75.47,% Slots,,,0.00,5.28,
61.992508761,S1-C4,Bad_Speculation.Branch_Mispredicts,11.78,% Slots,,br_misp_retired.all_branches,0.00,5.28,
61.992508761,S1-C4,Backend_Bound.Memory_Bound,27.72,% Slots,,,0.00,5.28,
61.992508761,S1-C4,Retiring.Microcode_Sequencer,13.19,% Slots,,idq.ms_uops,0.00,5.28,
61.992508761,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.27,
61.992508761,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
61.992508761,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.43,% Clocks,,idq.ms_switches,0.00,5.27,
61.992508761,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.48,% Core_Clocks,,,0.00,5.28,<==
61.992508761,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
61.992508761,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
61.992508761,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
61.992508761,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C5,Backend_Bound,57.18,% Slots,,,0.00,5.28,
61.992508761,S1-C5,Retiring,18.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
61.992508761,S1-C5,Backend_Bound.Core_Bound,68.89,% Slots,,,0.00,5.28,<==
61.992508761,S1-C5,Retiring.Microcode_Sequencer,14.70,% Slots,,idq.ms_uops,0.00,5.28,
61.992508761,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.63,% Clocks,,idq.ms_switches,0.00,5.28,
61.992508761,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C6,Frontend_Bound,38.85,% Slots,,,0.00,5.28,
61.992508761,S1-C6,Bad_Speculation,10.61,% Slots,,,0.00,5.28,
61.992508761,S1-C6,Backend_Bound,39.04,% Slots,,,0.00,5.28,
61.992508761,S1-C6,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
61.992508761,S1-C6,Frontend_Bound.Frontend_Latency,39.58,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S1-C6,Frontend_Bound.Frontend_Bandwidth,71.50,% Slots,,,0.00,5.28,
61.992508761,S1-C6,Bad_Speculation.Branch_Mispredicts,10.11,% Slots,,br_misp_retired.all_branches,0.00,5.28,
61.992508761,S1-C6,Retiring.Microcode_Sequencer,14.80,% Slots,,idq.ms_uops,0.00,5.28,
61.992508761,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.27,
61.992508761,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
61.992508761,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.04,% Clocks,,idq.ms_switches,0.00,5.27,
61.992508761,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.77,% Core_Clocks,,,0.00,5.28,
61.992508761,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
61.992508761,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
61.992508761,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C7,Frontend_Bound,42.24,% Slots,,,0.00,5.28,
61.992508761,S1-C7,Backend_Bound,33.67,% Slots,,,0.00,5.28,
61.992508761,S1-C7,Frontend_Bound.Frontend_Latency,35.01,% Slots,,rs_events.empty_end,0.00,5.28,
61.992508761,S1-C7,Frontend_Bound.Frontend_Bandwidth,57.40,% Slots,,,0.00,5.28,
61.992508761,S1-C7,Backend_Bound.Memory_Bound,20.16,% Slots,,,0.00,5.28,
61.992508761,S1-C7,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.28,
61.992508761,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.27,
61.992508761,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
61.992508761,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.95,% Core_Clocks,,,0.00,5.28,<==
61.992508761,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
61.992508761,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
61.992508761,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
61.992508761,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
61.992508761,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
61.992508761,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
61.992508761,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
63.525023815,S0-C0,Frontend_Bound,42.40,% Slots,,,0.00,5.22,
63.525023815,S0-C0,Bad_Speculation,12.48,% Slots,,,0.00,5.22,
63.525023815,S0-C0,Backend_Bound,22.02,% Slots,,,0.00,5.22,
63.525023815,S0-C0,Retiring,25.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
63.525023815,S0-C0,Frontend_Bound.Frontend_Latency,41.06,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S0-C0,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.22,
63.525023815,S0-C0,Backend_Bound.Core_Bound,30.01,% Slots,,,0.00,5.22,
63.525023815,S0-C0,Retiring.Microcode_Sequencer,2.46,% Slots,,idq.ms_uops,0.00,5.22,
63.525023815,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.24,
63.525023815,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
63.525023815,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.24,
63.525023815,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.17,% Clocks,,,0.00,5.28,
63.525023815,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C1,Frontend_Bound,47.62,% Slots,,,0.00,5.22,
63.525023815,S0-C1,Bad_Speculation,13.09,% Slots,,,0.00,5.22,
63.525023815,S0-C1,Backend_Bound,14.31,% Slots,,,0.00,5.22,
63.525023815,S0-C1,Frontend_Bound.Frontend_Latency,35.00,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S0-C1,Bad_Speculation.Branch_Mispredicts,12.74,% Slots,,br_misp_retired.all_branches,0.00,5.22,
63.525023815,S0-C1,Backend_Bound.Core_Bound,67.92,% Slots,,,0.00,5.22,
63.525023815,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.23,
63.525023815,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
63.525023815,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.78,% Clocks,,,0.00,5.28,
63.525023815,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C2,Frontend_Bound,36.58,% Slots,,,0.00,5.22,
63.525023815,S0-C2,Bad_Speculation,13.61,% Slots,,,0.00,5.22,
63.525023815,S0-C2,Backend_Bound,19.57,% Slots,,,0.00,5.22,
63.525023815,S0-C2,Retiring,25.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
63.525023815,S0-C2,Frontend_Bound.Frontend_Latency,32.16,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.66,% Slots,,,0.00,5.22,
63.525023815,S0-C2,Bad_Speculation.Branch_Mispredicts,13.31,% Slots,,br_misp_retired.all_branches,0.00,5.22,
63.525023815,S0-C2,Backend_Bound.Core_Bound,25.87,% Slots,,,0.00,5.22,
63.525023815,S0-C2,Retiring.Microcode_Sequencer,4.10,% Slots,,idq.ms_uops,0.00,5.22,
63.525023815,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.24,
63.525023815,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
63.525023815,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.24,
63.525023815,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.79,% Core_Clocks,,,0.00,5.23,
63.525023815,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.74,% Clocks,,,0.00,5.28,
63.525023815,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C3,Frontend_Bound,34.87,% Slots,,,0.00,5.22,<==
63.525023815,S0-C3,Bad_Speculation,11.28,% Slots,,,0.00,5.22,
63.525023815,S0-C3,Backend_Bound,28.64,% Slots,,,0.00,5.22,
63.525023815,S0-C3,Frontend_Bound.Frontend_Latency,24.11,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.91,% Slots,,,0.00,5.22,
63.525023815,S0-C3,Bad_Speculation.Branch_Mispredicts,11.03,% Slots,,br_misp_retired.all_branches,0.00,5.22,
63.525023815,S0-C3,Backend_Bound.Memory_Bound,19.29,% Slots,,,0.00,5.22,
63.525023815,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.18,% Clocks,,,0.00,5.23,
63.525023815,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
63.525023815,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.39,% Core_Clocks,,,0.00,5.23,
63.525023815,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.37,% Core_Clocks,,,0.00,5.23,
63.525023815,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
63.525023815,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C4,Frontend_Bound,30.59,% Slots,,,0.00,5.22,
63.525023815,S0-C4,Backend_Bound,47.76,% Slots,,,0.00,5.22,
63.525023815,S0-C4,Backend_Bound.Memory_Bound,27.62,% Slots,,,0.00,5.22,
63.525023815,S0-C4,Backend_Bound.Core_Bound,20.14,% Slots,,,0.00,5.22,
63.525023815,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.54,% Clocks,,,0.00,5.24,
63.525023815,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
63.525023815,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
63.525023815,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C5,Frontend_Bound,35.60,% Slots,,,0.00,5.22,
63.525023815,S0-C5,Backend_Bound,30.24,% Slots,,,0.00,5.22,
63.525023815,S0-C5,Frontend_Bound.Frontend_Latency,21.43,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S0-C5,Backend_Bound.Memory_Bound,16.06,% Slots,,,0.00,5.22,
63.525023815,S0-C5,Backend_Bound.Core_Bound,14.18,% Slots,,,0.00,5.22,
63.525023815,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.23,
63.525023815,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
63.525023815,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
63.525023815,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.10,% Clocks,,,0.00,5.3,
63.525023815,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C6,Frontend_Bound,37.99,% Slots,,,0.00,5.22,
63.525023815,S0-C6,Bad_Speculation,11.21,% Slots,,,0.00,5.22,
63.525023815,S0-C6,Backend_Bound,28.59,% Slots,,,0.00,5.22,
63.525023815,S0-C6,Retiring,16.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
63.525023815,S0-C6,Frontend_Bound.Frontend_Latency,77.17,% Slots,,rs_events.empty_end,0.00,5.22,<==
63.525023815,S0-C6,Bad_Speculation.Branch_Mispredicts,11.06,% Slots,,br_misp_retired.all_branches,0.00,5.22,
63.525023815,S0-C6,Backend_Bound.Core_Bound,35.37,% Slots,,,0.00,5.22,
63.525023815,S0-C6,Retiring.Microcode_Sequencer,11.43,% Slots,,idq.ms_uops,0.00,5.22,
63.525023815,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.24,
63.525023815,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
63.525023815,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.89,% Clocks,,idq.ms_switches,0.00,5.24,
63.525023815,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C7,Frontend_Bound,45.26,% Slots,,,0.00,5.22,
63.525023815,S0-C7,Bad_Speculation,13.33,% Slots,,,0.00,5.22,
63.525023815,S0-C7,Backend_Bound,20.35,% Slots,,,0.00,5.22,
63.525023815,S0-C7,Retiring,19.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
63.525023815,S0-C7,Frontend_Bound.Frontend_Latency,59.85,% Slots,,rs_events.empty_end,0.00,5.22,<==
63.525023815,S0-C7,Bad_Speculation.Branch_Mispredicts,13.07,% Slots,,br_misp_retired.all_branches,0.00,5.22,
63.525023815,S0-C7,Backend_Bound.Core_Bound,50.58,% Slots,,,0.00,5.22,
63.525023815,S0-C7,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.22,
63.525023815,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.23,
63.525023815,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
63.525023815,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.20,% Clocks,,idq.ms_switches,0.00,5.23,
63.525023815,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.40,% Clocks,,,0.00,5.31,
63.525023815,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C0,Frontend_Bound,35.84,% Slots,,,0.00,5.22,<==
63.525023815,S1-C0,Backend_Bound,13.14,% Slots,,,0.00,5.22,
63.525023815,S1-C0,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.59,% Slots,,,0.00,5.22,
63.525023815,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.24,
63.525023815,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
63.525023815,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.57,% Core_Clocks,,,0.00,5.23,
63.525023815,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C1,Frontend_Bound,33.33,% Slots,,,0.00,5.22,
63.525023815,S1-C1,Backend_Bound,41.14,% Slots,,,0.00,5.22,<==
63.525023815,S1-C1,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
63.525023815,S1-C1,Frontend_Bound.Frontend_Latency,35.91,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S1-C1,Backend_Bound.Memory_Bound,22.43,% Slots,,,0.00,5.22,
63.525023815,S1-C1,Backend_Bound.Core_Bound,18.72,% Slots,,,0.00,5.22,
63.525023815,S1-C1,Retiring.Microcode_Sequencer,15.41,% Slots,,idq.ms_uops,0.00,5.22,
63.525023815,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.24,
63.525023815,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
63.525023815,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.71,% Clocks,,idq.ms_switches,0.00,5.24,
63.525023815,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
63.525023815,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C2,Frontend_Bound,33.79,% Slots,,,0.00,5.22,
63.525023815,S1-C2,Backend_Bound,41.36,% Slots,,,0.00,5.22,<==
63.525023815,S1-C2,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
63.525023815,S1-C2,Frontend_Bound.Frontend_Latency,28.55,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S1-C2,Backend_Bound.Memory_Bound,22.37,% Slots,,,0.00,5.22,
63.525023815,S1-C2,Backend_Bound.Core_Bound,18.99,% Slots,,,0.00,5.22,
63.525023815,S1-C2,Retiring.Microcode_Sequencer,14.22,% Slots,,idq.ms_uops,0.00,5.22,
63.525023815,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.24,
63.525023815,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
63.525023815,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.30,% Clocks,,idq.ms_switches,0.00,5.24,
63.525023815,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
63.525023815,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C3,Frontend_Bound,36.10,% Slots,,,0.00,5.22,
63.525023815,S1-C3,Backend_Bound,39.67,% Slots,,,0.00,5.22,
63.525023815,S1-C3,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
63.525023815,S1-C3,Frontend_Bound.Frontend_Latency,74.91,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S1-C3,Backend_Bound.Memory_Bound,35.28,% Slots,,,0.00,5.22,
63.525023815,S1-C3,Retiring.Microcode_Sequencer,14.72,% Slots,,idq.ms_uops,0.00,5.22,
63.525023815,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.23,
63.525023815,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
63.525023815,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.40,% Clocks,,idq.ms_switches,0.00,5.23,
63.525023815,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
63.525023815,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C4,Frontend_Bound,30.59,% Slots,,,0.00,5.22,
63.525023815,S1-C4,Backend_Bound,45.42,% Slots,,,0.00,5.22,
63.525023815,S1-C4,Retiring,19.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
63.525023815,S1-C4,Frontend_Bound.Frontend_Latency,36.31,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S1-C4,Backend_Bound.Memory_Bound,27.49,% Slots,,,0.00,5.22,
63.525023815,S1-C4,Backend_Bound.Core_Bound,17.92,% Slots,,,0.00,5.22,
63.525023815,S1-C4,Retiring.Microcode_Sequencer,15.68,% Slots,,idq.ms_uops,0.00,5.22,
63.525023815,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.24,
63.525023815,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
63.525023815,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.24,
63.525023815,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
63.525023815,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
63.525023815,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.39,% Clocks,,,0.00,5.32,
63.525023815,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C5,Frontend_Bound,31.39,% Slots,,,0.00,5.22,
63.525023815,S1-C5,Bad_Speculation,10.47,% Slots,,,0.00,5.22,
63.525023815,S1-C5,Backend_Bound,34.37,% Slots,,,0.00,5.22,
63.525023815,S1-C5,Frontend_Bound.Frontend_Latency,18.23,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S1-C5,Frontend_Bound.Frontend_Bandwidth,67.22,% Slots,,,0.00,5.22,
63.525023815,S1-C5,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.22,
63.525023815,S1-C5,Backend_Bound.Memory_Bound,37.36,% Slots,,,0.00,5.22,<==
63.525023815,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.24,
63.525023815,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
63.525023815,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.36,% Core_Clocks,,,0.00,5.24,
63.525023815,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,53.33,% Core_Clocks,,,0.00,5.24,
63.525023815,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C6,Frontend_Bound,33.39,% Slots,,,0.00,5.22,
63.525023815,S1-C6,Backend_Bound,41.63,% Slots,,,0.00,5.22,
63.525023815,S1-C6,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
63.525023815,S1-C6,Frontend_Bound.Frontend_Latency,98.25,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S1-C6,Backend_Bound.Core_Bound,64.46,% Slots,,,0.00,5.22,<==
63.525023815,S1-C6,Retiring.Microcode_Sequencer,15.50,% Slots,,idq.ms_uops,0.00,5.22,
63.525023815,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.24,
63.525023815,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
63.525023815,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.41,% Clocks,,idq.ms_switches,0.00,5.24,
63.525023815,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C7,Frontend_Bound,33.33,% Slots,,,0.00,5.22,
63.525023815,S1-C7,Backend_Bound,41.89,% Slots,,,0.00,5.22,
63.525023815,S1-C7,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
63.525023815,S1-C7,Frontend_Bound.Frontend_Latency,78.30,% Slots,,rs_events.empty_end,0.00,5.22,
63.525023815,S1-C7,Backend_Bound.Memory_Bound,43.15,% Slots,,,0.00,5.22,<==
63.525023815,S1-C7,Retiring.Microcode_Sequencer,15.32,% Slots,,idq.ms_uops,0.00,5.22,
63.525023815,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.24,
63.525023815,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
63.525023815,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.24,
63.525023815,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
63.525023815,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
65.045130135,S0-C0,Frontend_Bound,26.44,% Slots,,,0.00,5.26,
65.045130135,S0-C0,Bad_Speculation,16.66,% Slots,,,0.00,5.26,
65.045130135,S0-C0,Backend_Bound,22.68,% Slots,,,0.00,5.26,
65.045130135,S0-C0,Frontend_Bound.Frontend_Latency,21.13,% Slots,,rs_events.empty_end,0.00,5.26,
65.045130135,S0-C0,Frontend_Bound.Frontend_Bandwidth,37.05,% Slots,,,0.00,5.24,
65.045130135,S0-C0,Bad_Speculation.Branch_Mispredicts,16.49,% Slots,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S0-C0,Backend_Bound.Memory_Bound,14.87,% Slots,,,0.00,5.26,
65.045130135,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.61,% Core_Clocks,,,0.00,5.26,<==
65.045130135,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
65.045130135,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
65.045130135,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
65.045130135,S0-C1,Frontend_Bound,25.75,% Slots,,,0.00,5.26,
65.045130135,S0-C1,Bad_Speculation,16.86,% Slots,,,0.00,5.26,
65.045130135,S0-C1,Backend_Bound,28.95,% Slots,,,0.00,5.26,
65.045130135,S0-C1,Frontend_Bound.Frontend_Latency,21.74,% Slots,,rs_events.empty_end,0.00,5.26,
65.045130135,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.16,% Slots,,,0.00,5.24,
65.045130135,S0-C1,Bad_Speculation.Branch_Mispredicts,16.74,% Slots,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S0-C1,Backend_Bound.Memory_Bound,23.22,% Slots,,,0.00,5.26,
65.045130135,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.27,
65.045130135,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.18,% Core_Clocks,,,0.00,5.26,
65.045130135,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
65.045130135,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
65.045130135,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
65.045130135,S0-C2,Frontend_Bound,21.05,% Slots,,,0.00,5.26,
65.045130135,S0-C2,Bad_Speculation,16.29,% Slots,,,0.00,5.26,
65.045130135,S0-C2,Backend_Bound,31.92,% Slots,,,0.00,5.26,
65.045130135,S0-C2,Frontend_Bound.Frontend_Latency,18.82,% Slots,,rs_events.empty_end,0.00,5.26,
65.045130135,S0-C2,Bad_Speculation.Branch_Mispredicts,16.14,% Slots,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S0-C2,Backend_Bound.Core_Bound,86.01,% Slots,,,0.00,5.26,<==
65.045130135,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.03,% Clocks,,,0.00,5.26,
65.045130135,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
65.045130135,S0-C3,Frontend_Bound,25.77,% Slots,,,0.00,5.26,
65.045130135,S0-C3,Bad_Speculation,17.79,% Slots,,,0.00,5.26,
65.045130135,S0-C3,Backend_Bound,23.84,% Slots,,,0.00,5.26,
65.045130135,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.47,% Slots,,,0.00,5.26,<==
65.045130135,S0-C3,Bad_Speculation.Branch_Mispredicts,17.60,% Slots,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S0-C3,Backend_Bound.Memory_Bound,14.30,% Slots,,,0.00,5.26,
65.045130135,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.13,% Core_Clocks,,,0.00,5.26,
65.045130135,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.73,% Core_Clocks,,,0.00,5.27,
65.045130135,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
65.045130135,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
65.045130135,S0-C4,Frontend_Bound,20.88,% Slots,,,0.00,5.27,
65.045130135,S0-C4,Bad_Speculation,17.62,% Slots,,,0.00,5.27,
65.045130135,S0-C4,Backend_Bound,37.97,% Slots,,,0.00,5.27,<==
65.045130135,S0-C4,Bad_Speculation.Branch_Mispredicts,17.33,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.045130135,S0-C4,Backend_Bound.Memory_Bound,17.07,% Slots,,,0.00,5.26,
65.045130135,S0-C4,Backend_Bound.Core_Bound,20.90,% Slots,,,0.00,5.26,
65.045130135,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.59,% Clocks,,,0.00,5.25,
65.045130135,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
65.045130135,S0-C5,Frontend_Bound,25.47,% Slots,,,0.00,5.26,
65.045130135,S0-C5,Bad_Speculation,12.49,% Slots,,,0.00,5.26,
65.045130135,S0-C5,Backend_Bound,29.49,% Slots,,,0.00,5.26,
65.045130135,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.37,% Slots,,,0.00,5.26,
65.045130135,S0-C5,Bad_Speculation.Branch_Mispredicts,12.34,% Slots,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S0-C5,Backend_Bound.Memory_Bound,52.08,% Slots,,,0.00,5.26,
65.045130135,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.36,% Core_Clocks,,,0.00,5.27,
65.045130135,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.59,% Core_Clocks,,,0.00,5.27,
65.045130135,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
65.045130135,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
65.045130135,S0-C6,Frontend_Bound,22.67,% Slots,,,0.00,5.26,
65.045130135,S0-C6,Bad_Speculation,14.62,% Slots,,,0.00,5.26,
65.045130135,S0-C6,Backend_Bound,35.93,% Slots,,,0.00,5.26,<==
65.045130135,S0-C6,Bad_Speculation.Branch_Mispredicts,14.49,% Slots,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S0-C6,Backend_Bound.Memory_Bound,15.58,% Slots,,,0.00,5.26,
65.045130135,S0-C6,Backend_Bound.Core_Bound,20.35,% Slots,,,0.00,5.26,
65.045130135,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
65.045130135,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
65.045130135,S0-C7,Frontend_Bound,28.74,% Slots,,,0.00,5.25,<==
65.045130135,S0-C7,Bad_Speculation,17.33,% Slots,,,0.00,5.25,
65.045130135,S0-C7,Backend_Bound,28.30,% Slots,,,0.00,5.25,
65.045130135,S0-C7,Frontend_Bound.Frontend_Latency,24.21,% Slots,,rs_events.empty_end,0.00,5.25,
65.045130135,S0-C7,Frontend_Bound.Frontend_Bandwidth,24.00,% Slots,,,0.00,5.25,
65.045130135,S0-C7,Bad_Speculation.Branch_Mispredicts,17.07,% Slots,,br_misp_retired.all_branches,0.00,5.25,
65.045130135,S0-C7,Backend_Bound.Core_Bound,57.48,% Slots,,,0.00,5.25,
65.045130135,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.27,
65.045130135,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.54,% Core_Clocks,,,0.00,5.27,
65.045130135,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.77,% Core_Clocks,,,0.00,5.26,
65.045130135,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
65.045130135,S1-C0,Frontend_Bound,35.17,% Slots,,,0.00,5.26,<==
65.045130135,S1-C0,Bad_Speculation,10.29,% Slots,,,0.00,5.26,
65.045130135,S1-C0,Backend_Bound,13.94,% Slots,,,0.00,5.26,
65.045130135,S1-C0,Frontend_Bound.Frontend_Latency,20.08,% Slots,,rs_events.empty_end,0.00,5.26,
65.045130135,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.49,% Slots,,,0.00,5.26,
65.045130135,S1-C0,Bad_Speculation.Branch_Mispredicts,9.98,% Slots,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.26,
65.045130135,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.18,% Core_Clocks,,,0.00,5.27,
65.045130135,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
65.045130135,S1-C1,Frontend_Bound,24.46,% Slots,,,0.00,5.26,
65.045130135,S1-C1,Bad_Speculation,13.92,% Slots,,,0.00,5.26,
65.045130135,S1-C1,Backend_Bound,35.68,% Slots,,,0.00,5.26,
65.045130135,S1-C1,Bad_Speculation.Branch_Mispredicts,13.69,% Slots,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S1-C1,Backend_Bound.Memory_Bound,10.38,% Slots,,,0.00,5.26,
65.045130135,S1-C1,Backend_Bound.Core_Bound,25.30,% Slots,,,0.00,5.26,<==
65.045130135,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
65.045130135,S1-C2,Bad_Speculation,18.42,% Slots,,,0.00,5.26,
65.045130135,S1-C2,Bad_Speculation.Branch_Mispredicts,18.20,% Slots,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S1-C2,Backend_Bound,33.82,% Slots,,,0.00,5.26,
65.045130135,S1-C2,Backend_Bound.Memory_Bound,12.08,% Slots,,,0.00,5.26,
65.045130135,S1-C2,Backend_Bound.Core_Bound,21.74,% Slots,,,0.00,5.26,
65.045130135,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
65.045130135,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.16,% Clocks,,,0.00,5.26,<==
65.045130135,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
65.045130135,S1-C3,Frontend_Bound,33.05,% Slots,,,0.00,5.26,
65.045130135,S1-C3,Bad_Speculation,15.99,% Slots,,,0.00,5.26,
65.045130135,S1-C3,Backend_Bound,22.78,% Slots,,,0.00,5.26,
65.045130135,S1-C3,Frontend_Bound.Frontend_Bandwidth,68.66,% Slots,,,0.00,5.26,
65.045130135,S1-C3,Bad_Speculation.Branch_Mispredicts,15.85,% Slots,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S1-C3,Backend_Bound.Core_Bound,16.63,% Slots,,,0.00,5.26,
65.045130135,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.13,% Core_Clocks,,,0.00,5.27,<==
65.045130135,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.63,% Core_Clocks,,,0.00,5.27,
65.045130135,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
65.045130135,S1-C4,Frontend_Bound,34.11,% Slots,,,0.00,5.27,
65.045130135,S1-C4,Bad_Speculation,11.66,% Slots,,,0.00,5.27,
65.045130135,S1-C4,Backend_Bound,25.64,% Slots,,,0.00,5.27,
65.045130135,S1-C4,Frontend_Bound.Frontend_Latency,26.50,% Slots,,rs_events.empty_end,0.00,5.27,
65.045130135,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.27,
65.045130135,S1-C4,Bad_Speculation.Branch_Mispredicts,11.40,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.045130135,S1-C4,Backend_Bound.Memory_Bound,22.28,% Slots,,,0.00,5.27,
65.045130135,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.26,
65.045130135,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
65.045130135,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.00,% Core_Clocks,,,0.00,5.26,
65.045130135,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
65.045130135,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
65.045130135,S1-C5,Frontend_Bound,38.62,% Slots,,,0.00,5.27,
65.045130135,S1-C5,Bad_Speculation,11.93,% Slots,,,0.00,5.27,
65.045130135,S1-C5,Backend_Bound,24.76,% Slots,,,0.00,5.27,
65.045130135,S1-C5,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.26,
65.045130135,S1-C5,Bad_Speculation.Branch_Mispredicts,11.73,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.045130135,S1-C5,Backend_Bound.Memory_Bound,10.22,% Slots,,,0.00,5.26,
65.045130135,S1-C5,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.26,
65.045130135,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.35,% Clocks,,,0.00,5.26,
65.045130135,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
65.045130135,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
65.045130135,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
65.045130135,S1-C6,Frontend_Bound,34.94,% Slots,,,0.00,5.26,
65.045130135,S1-C6,Bad_Speculation,12.26,% Slots,,,0.00,5.26,
65.045130135,S1-C6,Backend_Bound,22.85,% Slots,,,0.00,5.26,
65.045130135,S1-C6,Frontend_Bound.Frontend_Latency,28.32,% Slots,,rs_events.empty_end,0.00,5.26,
65.045130135,S1-C6,Bad_Speculation.Branch_Mispredicts,12.11,% Slots,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S1-C6,Backend_Bound.Memory_Bound,16.66,% Slots,,,0.00,5.26,
65.045130135,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.19,% Clocks,,,0.00,5.26,
65.045130135,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
65.045130135,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
65.045130135,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
65.045130135,S1-C7,Frontend_Bound,24.14,% Slots,,,0.00,5.26,
65.045130135,S1-C7,Bad_Speculation,17.37,% Slots,,,0.00,5.26,
65.045130135,S1-C7,Backend_Bound,26.30,% Slots,,,0.00,5.26,
65.045130135,S1-C7,Retiring,25.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
65.045130135,S1-C7,Frontend_Bound.Frontend_Latency,17.44,% Slots,,rs_events.empty_end,0.00,5.26,
65.045130135,S1-C7,Frontend_Bound.Frontend_Bandwidth,19.98,% Slots,,,0.00,5.26,
65.045130135,S1-C7,Bad_Speculation.Branch_Mispredicts,17.16,% Slots,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S1-C7,Backend_Bound.Core_Bound,18.19,% Slots,,,0.00,5.26,<==
65.045130135,S1-C7,Retiring.Microcode_Sequencer,3.75,% Slots,,idq.ms_uops,0.00,5.27,
65.045130135,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.94,% Clocks,,,0.00,5.26,
65.045130135,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
65.045130135,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.24,% Clocks,,idq.ms_switches,0.00,5.26,
65.045130135,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.52,% Core_Clocks,,,0.00,5.26,
65.045130135,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
65.045130135,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
65.045130135,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
65.045130135,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
65.045130135,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
65.045130135,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
65.045130135,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
65.045130135,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
65.045130135,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
65.045130135,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
65.045130135,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
65.045130135,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
65.045130135,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
65.045130135,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
65.045130135,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
65.045130135,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
65.045130135,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C0,Frontend_Bound,22.15,% Slots,,,0.00,5.23,
66.569330593,S0-C0,Backend_Bound,45.51,% Slots,,,0.00,5.23,
66.569330593,S0-C0,Frontend_Bound.Frontend_Latency,18.00,% Slots,,rs_events.empty_end,0.00,5.23,
66.569330593,S0-C0,Backend_Bound.Memory_Bound,45.46,% Slots,,,0.00,5.22,
66.569330593,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.23,
66.569330593,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
66.569330593,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
66.569330593,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
66.569330593,S0-C1,Frontend_Bound,22.96,% Slots,,,0.00,5.23,
66.569330593,S0-C1,Backend_Bound,43.83,% Slots,,,0.00,5.23,
66.569330593,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.94,% Slots,,,0.00,5.23,
66.569330593,S0-C1,Backend_Bound.Memory_Bound,44.75,% Slots,,,0.00,5.23,
66.569330593,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.34,% Core_Clocks,,,0.00,5.23,
66.569330593,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.69,% Core_Clocks,,,0.00,5.23,
66.569330593,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
66.569330593,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C2,Frontend_Bound,26.73,% Slots,,,0.00,5.23,
66.569330593,S0-C2,Backend_Bound,32.83,% Slots,,,0.00,5.23,
66.569330593,S0-C2,Frontend_Bound.Frontend_Latency,22.33,% Slots,,rs_events.empty_end,0.00,5.23,
66.569330593,S0-C2,Backend_Bound.Memory_Bound,24.12,% Slots,,,0.00,5.23,<==
66.569330593,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.75,% Clocks,,,0.00,5.24,
66.569330593,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
66.569330593,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C3,Frontend_Bound,20.87,% Slots,,,0.00,5.23,
66.569330593,S0-C3,Backend_Bound,40.65,% Slots,,,0.00,5.23,
66.569330593,S0-C3,Backend_Bound.Memory_Bound,24.38,% Slots,,,0.00,5.23,
66.569330593,S0-C3,Backend_Bound.Core_Bound,16.27,% Slots,,,0.00,5.23,
66.569330593,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
66.569330593,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
66.569330593,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C4,Frontend_Bound,22.29,% Slots,,,0.00,5.23,
66.569330593,S0-C4,Backend_Bound,32.47,% Slots,,,0.00,5.23,<==
66.569330593,S0-C4,Frontend_Bound.Frontend_Latency,17.80,% Slots,,rs_events.empty_end,0.00,5.23,
66.569330593,S0-C4,Backend_Bound.Memory_Bound,15.10,% Slots,,,0.00,5.23,
66.569330593,S0-C4,Backend_Bound.Core_Bound,17.37,% Slots,,,0.00,5.23,
66.569330593,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
66.569330593,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.47,% Clocks,,,0.00,5.24,
66.569330593,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C5,Frontend_Bound,20.66,% Slots,,,0.00,5.23,
66.569330593,S0-C5,Bad_Speculation,11.41,% Slots,,,0.00,5.23,
66.569330593,S0-C5,Backend_Bound,29.36,% Slots,,,0.00,5.23,
66.569330593,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.23,
66.569330593,S0-C5,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.23,
66.569330593,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.61,% Core_Clocks,,,0.00,5.23,
66.569330593,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
66.569330593,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C6,Frontend_Bound,20.86,% Slots,,,0.00,5.23,
66.569330593,S0-C6,Bad_Speculation,16.05,% Slots,,,0.00,5.23,
66.569330593,S0-C6,Backend_Bound,32.70,% Slots,,,0.00,5.23,
66.569330593,S0-C6,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.23,
66.569330593,S0-C6,Bad_Speculation.Branch_Mispredicts,15.85,% Slots,,br_misp_retired.all_branches,0.00,5.23,
66.569330593,S0-C6,Backend_Bound.Core_Bound,61.37,% Slots,,,0.00,5.23,<==
66.569330593,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
66.569330593,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C7,Bad_Speculation,12.72,% Slots,,,0.00,5.23,
66.569330593,S0-C7,Bad_Speculation.Branch_Mispredicts,12.56,% Slots,,br_misp_retired.all_branches,0.00,5.23,
66.569330593,S0-C7,Backend_Bound,45.71,% Slots,,,0.00,5.23,
66.569330593,S0-C7,Backend_Bound.Memory_Bound,95.66,% Slots,,,0.00,5.23,
66.569330593,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
66.569330593,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
66.569330593,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C0,Frontend_Bound,37.88,% Slots,,,0.00,5.23,
66.569330593,S1-C0,Backend_Bound,12.84,% Slots,,,0.00,5.23,
66.569330593,S1-C0,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.23,<==
66.569330593,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.45,% Slots,,,0.00,5.23,
66.569330593,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.23,
66.569330593,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
66.569330593,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.58,% Core_Clocks,,,0.00,5.23,
66.569330593,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C1,Frontend_Bound,24.55,% Slots,,,0.00,5.24,<==
66.569330593,S1-C1,Bad_Speculation,18.44,% Slots,,,0.00,5.24,
66.569330593,S1-C1,Backend_Bound,19.33,% Slots,,,0.00,5.24,
66.569330593,S1-C1,Frontend_Bound.Frontend_Latency,17.44,% Slots,,rs_events.empty_end,0.00,5.23,
66.569330593,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.55,% Slots,,,0.00,5.24,
66.569330593,S1-C1,Bad_Speculation.Branch_Mispredicts,18.27,% Slots,,br_misp_retired.all_branches,0.00,5.23,
66.569330593,S1-C1,Backend_Bound.Memory_Bound,16.61,% Slots,,,0.00,5.23,
66.569330593,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
66.569330593,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.10,% Core_Clocks,,,0.00,5.23,
66.569330593,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.41,% Core_Clocks,,,0.00,5.24,
66.569330593,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
66.569330593,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C2,Bad_Speculation,14.50,% Slots,,,0.00,5.24,
66.569330593,S1-C2,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.23,
66.569330593,S1-C2,Backend_Bound,39.26,% Slots,,,0.00,5.24,
66.569330593,S1-C2,Backend_Bound.Memory_Bound,28.89,% Slots,,,0.00,5.23,
66.569330593,S1-C2,Backend_Bound.Core_Bound,10.37,% Slots,,,0.00,5.23,
66.569330593,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
66.569330593,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C3,Frontend_Bound,23.07,% Slots,,,0.00,5.24,
66.569330593,S1-C3,Backend_Bound,47.82,% Slots,,,0.00,5.24,
66.569330593,S1-C3,Retiring,31.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
66.569330593,S1-C3,Frontend_Bound.Frontend_Latency,22.94,% Slots,,rs_events.empty_end,0.00,5.23,
66.569330593,S1-C3,Backend_Bound.Memory_Bound,73.61,% Slots,,,0.00,5.23,
66.569330593,S1-C3,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.23,
66.569330593,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.24,
66.569330593,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
66.569330593,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.38,% Clocks,,idq.ms_switches,0.00,5.24,
66.569330593,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
66.569330593,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C4,Frontend_Bound,24.74,% Slots,,,0.00,5.24,
66.569330593,S1-C4,Backend_Bound,44.05,% Slots,,,0.00,5.24,<==
66.569330593,S1-C4,Frontend_Bound.Frontend_Latency,18.31,% Slots,,rs_events.empty_end,0.00,5.23,
66.569330593,S1-C4,Frontend_Bound.Frontend_Bandwidth,86.78,% Slots,,,0.00,5.24,
66.569330593,S1-C4,Backend_Bound.Memory_Bound,20.75,% Slots,,,0.00,5.23,
66.569330593,S1-C4,Backend_Bound.Core_Bound,23.30,% Slots,,,0.00,5.23,
66.569330593,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.23,
66.569330593,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
66.569330593,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.26,% Core_Clocks,,,0.00,5.23,
66.569330593,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
66.569330593,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C5,Backend_Bound,53.63,% Slots,,,0.00,5.23,
66.569330593,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
66.569330593,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
66.569330593,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C6,Frontend_Bound,20.60,% Slots,,,0.00,5.23,
66.569330593,S1-C6,Bad_Speculation,11.96,% Slots,,,0.00,5.23,
66.569330593,S1-C6,Backend_Bound,38.59,% Slots,,,0.00,5.23,<==
66.569330593,S1-C6,Frontend_Bound.Frontend_Latency,16.06,% Slots,,rs_events.empty_end,0.00,5.23,
66.569330593,S1-C6,Bad_Speculation.Branch_Mispredicts,11.85,% Slots,,br_misp_retired.all_branches,0.00,5.23,
66.569330593,S1-C6,Backend_Bound.Memory_Bound,19.79,% Slots,,,0.00,5.23,
66.569330593,S1-C6,Backend_Bound.Core_Bound,18.80,% Slots,,,0.00,5.23,
66.569330593,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.23,
66.569330593,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
66.569330593,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
66.569330593,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.80,% Clocks,,,0.00,5.25,
66.569330593,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C7,Frontend_Bound,27.40,% Slots,,,0.00,5.24,
66.569330593,S1-C7,Backend_Bound,39.17,% Slots,,,0.00,5.24,<==
66.569330593,S1-C7,Frontend_Bound.Frontend_Latency,28.04,% Slots,,rs_events.empty_end,0.00,5.23,
66.569330593,S1-C7,Backend_Bound.Memory_Bound,19.85,% Slots,,,0.00,5.23,
66.569330593,S1-C7,Backend_Bound.Core_Bound,19.32,% Slots,,,0.00,5.23,
66.569330593,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.23,% Clocks,,,0.00,5.23,
66.569330593,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
66.569330593,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
66.569330593,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.56,% Clocks,,,0.00,5.24,
66.569330593,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
66.569330593,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
68.072427533,S0-C0,Backend_Bound,53.11,% Slots,,,0.00,5.32,
68.072427533,S0-C0,Backend_Bound.Memory_Bound,11.47,% Slots,,,0.00,5.32,
68.072427533,S0-C0,Backend_Bound.Core_Bound,41.65,% Slots,,,0.00,5.32,<==
68.072427533,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
68.072427533,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C1,Frontend_Bound,20.42,% Slots,,,0.00,5.33,
68.072427533,S0-C1,Backend_Bound,37.16,% Slots,,,0.00,5.33,
68.072427533,S0-C1,Retiring,45.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
68.072427533,S0-C1,Backend_Bound.Core_Bound,28.46,% Slots,,,0.00,5.32,
68.072427533,S0-C1,Retiring.Microcode_Sequencer,9.20,% Slots,,idq.ms_uops,0.00,5.29,<==
68.072427533,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.94,% Clocks,,idq.ms_switches,0.00,5.33,
68.072427533,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.25,% Clocks,,,0.00,5.05,
68.072427533,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C2,Frontend_Bound.Frontend_Bandwidth,25.91,% Slots,,,0.00,5.07,
68.072427533,S0-C2,Bad_Speculation.Branch_Mispredicts,14.10,% Slots,,br_misp_retired.all_branches,0.00,5.33,
68.072427533,S0-C2,Backend_Bound.Core_Bound,21.92,% Slots,,,0.00,5.31,
68.072427533,S0-C2,Retiring.Microcode_Sequencer,5.26,% Slots,,idq.ms_uops,0.00,5.3,<==
68.072427533,S0-C2,Bad_Speculation,14.28,% Slots,,,0.00,5.33,
68.072427533,S0-C2,Backend_Bound,28.58,% Slots,,,0.00,5.33,
68.072427533,S0-C2,Retiring,29.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
68.072427533,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.43,% Clocks,,idq.ms_switches,0.00,5.33,
68.072427533,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.83,% Core_Clocks,,,0.00,5.32,
68.072427533,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.27,% Core_Clocks,,,0.00,5.32,
68.072427533,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.12,% Clocks,,,0.00,5.06,
68.072427533,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C3,Frontend_Bound,27.40,% Slots,,,0.00,5.32,
68.072427533,S0-C3,Backend_Bound,36.57,% Slots,,,0.00,5.32,
68.072427533,S0-C3,Retiring,28.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
68.072427533,S0-C3,Frontend_Bound.Frontend_Latency,21.41,% Slots,,rs_events.empty_end,0.00,5.32,
68.072427533,S0-C3,Frontend_Bound.Frontend_Bandwidth,39.29,% Slots,,,0.00,5.32,
68.072427533,S0-C3,Backend_Bound.Core_Bound,27.10,% Slots,,,0.00,5.32,
68.072427533,S0-C3,Retiring.Microcode_Sequencer,11.08,% Slots,,idq.ms_uops,0.00,5.3,
68.072427533,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.33,
68.072427533,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
68.072427533,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.81,% Clocks,,idq.ms_switches,0.00,5.33,
68.072427533,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.92,% Core_Clocks,,,0.00,5.32,
68.072427533,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.39,% Core_Clocks,,,0.00,5.33,
68.072427533,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.22,% Clocks,,,0.00,5.05,<==
68.072427533,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C4,Frontend_Bound,22.06,% Slots,,,0.00,5.33,
68.072427533,S0-C4,Backend_Bound,31.18,% Slots,,,0.00,5.33,
68.072427533,S0-C4,Retiring,41.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
68.072427533,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.33,
68.072427533,S0-C4,Backend_Bound.Core_Bound,24.47,% Slots,,,0.00,5.32,
68.072427533,S0-C4,Retiring.Microcode_Sequencer,8.90,% Slots,,idq.ms_uops,0.00,5.3,<==
68.072427533,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.49,% Clocks,,idq.ms_switches,0.00,5.33,
68.072427533,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.38,% Core_Clocks,,,0.00,5.32,
68.072427533,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.05,% Slots,,,0.00,5.32,
68.072427533,S0-C5,Bad_Speculation.Branch_Mispredicts,14.22,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.072427533,S0-C5,Backend_Bound.Core_Bound,25.03,% Slots,,,0.00,5.32,<==
68.072427533,S0-C5,Bad_Speculation,14.37,% Slots,,,0.00,5.32,
68.072427533,S0-C5,Backend_Bound,33.31,% Slots,,,0.00,5.32,
68.072427533,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.99,% Core_Clocks,,,0.00,5.32,
68.072427533,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
68.072427533,S0-C6,Backend_Bound,63.53,% Slots,,,0.00,5.33,
68.072427533,S0-C6,Retiring,26.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
68.072427533,S0-C6,Backend_Bound.Memory_Bound,14.03,% Slots,,,0.00,5.32,
68.072427533,S0-C6,Backend_Bound.Core_Bound,49.50,% Slots,,,0.00,5.32,<==
68.072427533,S0-C6,Retiring.Microcode_Sequencer,10.02,% Slots,,idq.ms_uops,0.00,5.3,
68.072427533,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.52,% Clocks,,idq.ms_switches,0.00,5.33,
68.072427533,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
68.072427533,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C7,Bad_Speculation,10.83,% Slots,,,0.00,5.32,
68.072427533,S0-C7,Bad_Speculation.Branch_Mispredicts,10.75,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.072427533,S0-C7,Backend_Bound,36.90,% Slots,,,0.00,5.32,
68.072427533,S0-C7,Backend_Bound.Memory_Bound,11.91,% Slots,,,0.00,5.32,
68.072427533,S0-C7,Backend_Bound.Core_Bound,24.99,% Slots,,,0.00,5.32,<==
68.072427533,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
68.072427533,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
68.072427533,S1-C0,Frontend_Bound,26.92,% Slots,,,0.00,5.33,
68.072427533,S1-C0,Backend_Bound,21.65,% Slots,,,0.00,5.33,
68.072427533,S1-C0,Retiring,44.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
68.072427533,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.60,% Slots,,,0.00,5.33,
68.072427533,S1-C0,Backend_Bound.Memory_Bound,22.56,% Slots,,,0.00,5.32,
68.072427533,S1-C0,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,0.00,5.3,<==
68.072427533,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.48,% Clocks,,idq.ms_switches,0.00,5.31,
68.072427533,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.44,% Core_Clocks,,,0.00,5.32,
68.072427533,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.82,% Core_Clocks,,,0.00,5.32,
68.072427533,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
68.072427533,S1-C1,Frontend_Bound,24.96,% Slots,,,0.00,5.32,
68.072427533,S1-C1,Backend_Bound,25.78,% Slots,,,0.00,5.32,
68.072427533,S1-C1,Retiring,39.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
68.072427533,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.96,% Slots,,,0.00,5.32,
68.072427533,S1-C1,Backend_Bound.Core_Bound,17.40,% Slots,,,0.00,5.31,
68.072427533,S1-C1,Retiring.Microcode_Sequencer,9.36,% Slots,,idq.ms_uops,0.00,5.3,<==
68.072427533,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.25,% Clocks,,idq.ms_switches,0.00,5.32,
68.072427533,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.16,% Core_Clocks,,,0.00,5.32,
68.072427533,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.47,% Core_Clocks,,,0.00,5.32,
68.072427533,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.55,% Clocks,,,0.00,5.06,
68.072427533,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
68.072427533,S1-C2,Frontend_Bound,21.34,% Slots,,,0.00,5.33,
68.072427533,S1-C2,Bad_Speculation,21.01,% Slots,,,0.00,5.33,
68.072427533,S1-C2,Backend_Bound,23.19,% Slots,,,0.00,5.33,
68.072427533,S1-C2,Frontend_Bound.Frontend_Bandwidth,29.86,% Slots,,,0.00,5.33,
68.072427533,S1-C2,Bad_Speculation.Branch_Mispredicts,20.78,% Slots,,br_misp_retired.all_branches,0.00,5.33,
68.072427533,S1-C2,Backend_Bound.Core_Bound,17.09,% Slots,,,0.00,5.31,<==
68.072427533,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.90,% Core_Clocks,,,0.00,5.32,
68.072427533,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
68.072427533,S1-C3,Frontend_Bound,32.02,% Slots,,,0.00,5.33,
68.072427533,S1-C3,Backend_Bound,46.02,% Slots,,,0.00,5.33,
68.072427533,S1-C3,Frontend_Bound.Frontend_Latency,22.86,% Slots,,rs_events.empty_end,0.00,5.32,
68.072427533,S1-C3,Backend_Bound.Memory_Bound,14.69,% Slots,,,0.00,5.32,
68.072427533,S1-C3,Backend_Bound.Core_Bound,31.33,% Slots,,,0.00,5.32,
68.072427533,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
68.072427533,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
68.072427533,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.56,% Clocks,,,0.00,5.06,<==
68.072427533,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
68.072427533,S1-C4,Frontend_Bound,21.41,% Slots,,,0.00,5.32,
68.072427533,S1-C4,Backend_Bound,35.08,% Slots,,,0.00,5.32,
68.072427533,S1-C4,Retiring,39.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
68.072427533,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.18,% Slots,,,0.00,5.32,
68.072427533,S1-C4,Backend_Bound.Core_Bound,77.47,% Slots,,,0.00,5.32,
68.072427533,S1-C4,Retiring.Microcode_Sequencer,10.58,% Slots,,idq.ms_uops,0.00,5.3,<==
68.072427533,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.89,% Clocks,,idq.ms_switches,0.00,5.32,
68.072427533,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.05,% Core_Clocks,,,0.00,5.32,
68.072427533,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.73,% Core_Clocks,,,0.00,5.33,
68.072427533,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.36,% Clocks,,,0.00,5.06,
68.072427533,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
68.072427533,S1-C5,Frontend_Bound,23.11,% Slots,,,0.00,5.32,
68.072427533,S1-C5,Backend_Bound,49.39,% Slots,,,0.00,5.32,
68.072427533,S1-C5,Retiring,21.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
68.072427533,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.18,% Slots,,,0.00,5.32,
68.072427533,S1-C5,Backend_Bound.Memory_Bound,14.57,% Slots,,,0.00,5.32,
68.072427533,S1-C5,Backend_Bound.Core_Bound,34.81,% Slots,,,0.00,5.32,<==
68.072427533,S1-C5,Retiring.Microcode_Sequencer,8.01,% Slots,,idq.ms_uops,0.00,5.29,
68.072427533,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.59,% Clocks,,idq.ms_switches,0.00,5.32,
68.072427533,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.82,% Core_Clocks,,,0.00,5.32,
68.072427533,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
68.072427533,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
68.072427533,S1-C6,Frontend_Bound,26.09,% Slots,,,0.00,5.32,
68.072427533,S1-C6,Bad_Speculation,10.27,% Slots,,,0.00,5.32,
68.072427533,S1-C6,Backend_Bound,41.25,% Slots,,,0.00,5.32,
68.072427533,S1-C6,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
68.072427533,S1-C6,Frontend_Bound.Frontend_Latency,20.34,% Slots,,rs_events.empty_end,0.00,5.31,
68.072427533,S1-C6,Bad_Speculation.Branch_Mispredicts,10.09,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.072427533,S1-C6,Backend_Bound.Memory_Bound,23.42,% Slots,,,0.00,5.31,
68.072427533,S1-C6,Backend_Bound.Core_Bound,17.83,% Slots,,,0.00,5.31,
68.072427533,S1-C6,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.29,
68.072427533,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.32,
68.072427533,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
68.072427533,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.79,% Clocks,,idq.ms_switches,0.00,5.32,
68.072427533,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
68.072427533,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
68.072427533,S1-C7,Frontend_Bound,23.03,% Slots,,,0.00,5.32,
68.072427533,S1-C7,Backend_Bound,45.52,% Slots,,,0.00,5.32,
68.072427533,S1-C7,Frontend_Bound.Frontend_Latency,18.17,% Slots,,rs_events.empty_end,0.00,5.32,
68.072427533,S1-C7,Backend_Bound.Memory_Bound,16.73,% Slots,,,0.00,5.32,
68.072427533,S1-C7,Backend_Bound.Core_Bound,28.79,% Slots,,,0.00,5.32,<==
68.072427533,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.31,
68.072427533,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
68.072427533,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
68.072427533,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
68.072427533,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
68.072427533,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
68.072427533,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
68.072427533,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
68.072427533,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
68.072427533,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
68.072427533,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
68.072427533,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
68.072427533,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
69.557586496,S0-C0,Frontend_Bound,27.90,% Slots,,,0.00,5.11,
69.557586496,S0-C0,Backend_Bound,40.85,% Slots,,,0.00,5.11,
69.557586496,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.32,% Slots,,,0.00,5.11,
69.557586496,S0-C0,Backend_Bound.Core_Bound,31.89,% Slots,,,0.00,5.11,
69.557586496,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.16,% Core_Clocks,,,0.00,5.11,
69.557586496,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.86,% Core_Clocks,,,0.00,5.12,
69.557586496,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.93,% Clocks,,,0.00,5.18,<==
69.557586496,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C1,Frontend_Bound,21.88,% Slots,,,0.00,5.11,
69.557586496,S0-C1,Backend_Bound,48.66,% Slots,,,0.00,5.11,
69.557586496,S0-C1,Retiring,13.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
69.557586496,S0-C1,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.11,
69.557586496,S0-C1,Backend_Bound.Memory_Bound,15.06,% Slots,,,0.00,5.11,
69.557586496,S0-C1,Backend_Bound.Core_Bound,33.61,% Slots,,,0.00,5.11,
69.557586496,S0-C1,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.38,
69.557586496,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.38,
69.557586496,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
69.557586496,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.24,% Clocks,,idq.ms_switches,0.00,5.38,
69.557586496,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.18,% Clocks,,,0.00,5.19,<==
69.557586496,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C2,Frontend_Bound,23.90,% Slots,,,0.00,5.11,
69.557586496,S0-C2,Backend_Bound,47.93,% Slots,,,0.00,5.11,
69.557586496,S0-C2,Retiring,15.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
69.557586496,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.11,
69.557586496,S0-C2,Backend_Bound.Memory_Bound,14.29,% Slots,,,0.00,5.11,
69.557586496,S0-C2,Backend_Bound.Core_Bound,33.63,% Slots,,,0.00,5.11,<==
69.557586496,S0-C2,Retiring.Microcode_Sequencer,6.12,% Slots,,idq.ms_uops,0.00,5.39,
69.557586496,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.78,% Clocks,,idq.ms_switches,0.00,5.38,
69.557586496,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.89,% Core_Clocks,,,0.00,5.12,
69.557586496,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.92,% Core_Clocks,,,0.00,5.12,
69.557586496,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
69.557586496,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C3,Frontend_Bound,22.01,% Slots,,,0.00,5.12,
69.557586496,S0-C3,Backend_Bound,50.35,% Slots,,,0.00,5.12,
69.557586496,S0-C3,Frontend_Bound.Frontend_Latency,15.37,% Slots,,rs_events.empty_end,0.00,5.12,
69.557586496,S0-C3,Backend_Bound.Memory_Bound,17.66,% Slots,,,0.00,5.12,
69.557586496,S0-C3,Backend_Bound.Core_Bound,32.69,% Slots,,,0.00,5.12,
69.557586496,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
69.557586496,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.34,% Clocks,,,0.00,5.38,<==
69.557586496,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C4,Frontend_Bound,21.07,% Slots,,,0.00,5.12,
69.557586496,S0-C4,Backend_Bound,50.72,% Slots,,,0.00,5.12,
69.557586496,S0-C4,Retiring,15.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
69.557586496,S0-C4,Backend_Bound.Memory_Bound,13.13,% Slots,,,0.00,5.12,
69.557586496,S0-C4,Backend_Bound.Core_Bound,37.59,% Slots,,,0.00,5.12,
69.557586496,S0-C4,Retiring.Microcode_Sequencer,9.16,% Slots,,idq.ms_uops,0.00,5.39,
69.557586496,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.10,% Clocks,,idq.ms_switches,0.00,5.38,
69.557586496,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
69.557586496,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.74,% Clocks,,,0.00,5.38,<==
69.557586496,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C5,Backend_Bound,58.13,% Slots,,,0.00,5.11,
69.557586496,S0-C5,Retiring,15.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
69.557586496,S0-C5,Backend_Bound.Memory_Bound,16.21,% Slots,,,0.00,5.11,
69.557586496,S0-C5,Backend_Bound.Core_Bound,41.92,% Slots,,,0.00,5.11,
69.557586496,S0-C5,Retiring.Microcode_Sequencer,11.28,% Slots,,idq.ms_uops,0.00,5.38,
69.557586496,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.85,% Clocks,,idq.ms_switches,0.00,5.39,
69.557586496,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
69.557586496,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.43,% Clocks,,,0.00,5.38,<==
69.557586496,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C6,Backend_Bound,54.36,% Slots,,,0.00,5.12,<==
69.557586496,S0-C6,Retiring,16.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
69.557586496,S0-C6,Backend_Bound.Memory_Bound,28.89,% Slots,,,0.00,5.11,
69.557586496,S0-C6,Backend_Bound.Core_Bound,25.47,% Slots,,,0.00,5.11,
69.557586496,S0-C6,Retiring.Microcode_Sequencer,12.16,% Slots,,idq.ms_uops,0.00,5.38,
69.557586496,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.70,% Clocks,,idq.ms_switches,0.00,5.39,
69.557586496,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
69.557586496,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.92,% Clocks,,,0.00,5.38,
69.557586496,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C7,Backend_Bound,33.88,% Slots,,,0.00,5.12,
69.557586496,S0-C7,Retiring,48.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
69.557586496,S0-C7,Backend_Bound.Core_Bound,27.86,% Slots,,,0.00,5.12,
69.557586496,S0-C7,Retiring.Microcode_Sequencer,8.34,% Slots,,idq.ms_uops,0.00,5.38,<==
69.557586496,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.48,% Clocks,,idq.ms_switches,0.00,5.39,
69.557586496,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.25,% Clocks,,,0.00,5.39,
69.557586496,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C0,Backend_Bound,30.92,% Slots,,,0.00,5.11,
69.557586496,S1-C0,Retiring,47.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
69.557586496,S1-C0,Backend_Bound.Memory_Bound,13.79,% Slots,,,0.00,5.11,
69.557586496,S1-C0,Backend_Bound.Core_Bound,17.14,% Slots,,,0.00,5.11,
69.557586496,S1-C0,Retiring.Microcode_Sequencer,10.53,% Slots,,idq.ms_uops,0.00,5.38,<==
69.557586496,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.35,% Clocks,,idq.ms_switches,0.00,5.39,
69.557586496,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.99,% Clocks,,,0.00,5.39,
69.557586496,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C1,Frontend_Bound,20.37,% Slots,,,0.00,5.11,
69.557586496,S1-C1,Backend_Bound,56.67,% Slots,,,0.00,5.11,
69.557586496,S1-C1,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
69.557586496,S1-C1,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.11,
69.557586496,S1-C1,Backend_Bound.Memory_Bound,13.63,% Slots,,,0.00,5.11,
69.557586496,S1-C1,Backend_Bound.Core_Bound,43.04,% Slots,,,0.00,5.11,
69.557586496,S1-C1,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.38,
69.557586496,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
69.557586496,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.47,% Clocks,,idq.ms_switches,0.00,5.39,
69.557586496,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
69.557586496,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.96,% Clocks,,,0.00,5.39,<==
69.557586496,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C2,Frontend_Bound,29.19,% Slots,,,0.00,5.11,<==
69.557586496,S1-C2,Backend_Bound,23.12,% Slots,,,0.00,5.11,
69.557586496,S1-C2,Frontend_Bound.Frontend_Latency,15.29,% Slots,,rs_events.empty_end,0.00,5.11,
69.557586496,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.11,
69.557586496,S1-C2,Backend_Bound.Memory_Bound,13.84,% Slots,,,0.00,5.11,
69.557586496,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.39,
69.557586496,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
69.557586496,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.79,% Core_Clocks,,,0.00,5.12,
69.557586496,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.36,% Core_Clocks,,,0.00,5.11,
69.557586496,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C3,Frontend_Bound,35.44,% Slots,,,0.00,5.12,
69.557586496,S1-C3,Backend_Bound,36.79,% Slots,,,0.00,5.12,<==
69.557586496,S1-C3,Retiring,25.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
69.557586496,S1-C3,Frontend_Bound.Frontend_Latency,21.29,% Slots,,rs_events.empty_end,0.00,5.11,
69.557586496,S1-C3,Retiring.Microcode_Sequencer,4.20,% Slots,,idq.ms_uops,0.00,5.39,
69.557586496,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
69.557586496,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.55,% Clocks,,idq.ms_switches,0.00,5.38,
69.557586496,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C4,Frontend_Bound,22.73,% Slots,,,0.00,5.11,
69.557586496,S1-C4,Backend_Bound,30.95,% Slots,,,0.00,5.11,
69.557586496,S1-C4,Retiring,42.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
69.557586496,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.82,% Slots,,,0.00,5.11,
69.557586496,S1-C4,Backend_Bound.Core_Bound,22.96,% Slots,,,0.00,5.11,
69.557586496,S1-C4,Retiring.Microcode_Sequencer,7.52,% Slots,,idq.ms_uops,0.00,5.38,<==
69.557586496,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.98,% Clocks,,idq.ms_switches,0.00,5.39,
69.557586496,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.59,% Clocks,,,0.00,5.38,
69.557586496,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C5,Backend_Bound,67.09,% Slots,,,0.00,5.12,<==
69.557586496,S1-C5,Backend_Bound.Memory_Bound,32.25,% Slots,,,0.00,5.12,
69.557586496,S1-C5,Backend_Bound.Core_Bound,34.84,% Slots,,,0.00,5.12,
69.557586496,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.25,% Clocks,,,0.00,5.38,
69.557586496,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C6,Backend_Bound,66.17,% Slots,,,0.00,5.12,
69.557586496,S1-C6,Backend_Bound.Memory_Bound,53.08,% Slots,,,0.00,5.12,
69.557586496,S1-C6,Backend_Bound.Core_Bound,13.09,% Slots,,,0.00,5.12,
69.557586496,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
69.557586496,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.41,% Slots,,,0.00,5.12,
69.557586496,S1-C7,Backend_Bound.Memory_Bound,15.05,% Slots,,,0.00,5.12,
69.557586496,S1-C7,Backend_Bound.Core_Bound,20.88,% Slots,,,0.00,5.12,
69.557586496,S1-C7,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.38,<==
69.557586496,S1-C7,Backend_Bound,35.94,% Slots,,,0.00,5.12,
69.557586496,S1-C7,Retiring,46.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
69.557586496,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.39,
69.557586496,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.73,% Core_Clocks,,,0.00,5.12,
69.557586496,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.43,% Core_Clocks,,,0.00,5.11,
69.557586496,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.03,% Clocks,,,0.00,5.38,
69.557586496,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
69.557586496,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
71.011513322,S0-C0,Backend_Bound,41.90,% Slots,,,0.00,5.23,
71.011513322,S0-C0,Retiring,30.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
71.011513322,S0-C0,Backend_Bound.Memory_Bound,36.62,% Slots,,,0.00,5.23,
71.011513322,S0-C0,Retiring.Microcode_Sequencer,10.98,% Slots,,idq.ms_uops,0.00,5.23,
71.011513322,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.75,% Clocks,,idq.ms_switches,0.00,5.22,
71.011513322,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
71.011513322,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C1,Frontend_Bound,22.17,% Slots,,,0.00,5.23,
71.011513322,S0-C1,Backend_Bound,33.97,% Slots,,,0.00,5.23,
71.011513322,S0-C1,Retiring,39.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
71.011513322,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.92,% Slots,,,0.00,5.22,
71.011513322,S0-C1,Backend_Bound.Memory_Bound,12.37,% Slots,,,0.00,5.23,
71.011513322,S0-C1,Backend_Bound.Core_Bound,21.60,% Slots,,,0.00,5.23,
71.011513322,S0-C1,Retiring.Microcode_Sequencer,10.61,% Slots,,idq.ms_uops,0.00,5.23,<==
71.011513322,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.42,% Clocks,,idq.ms_switches,0.00,5.23,
71.011513322,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.09,% Core_Clocks,,,0.00,5.23,
71.011513322,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.42,% Core_Clocks,,,0.00,5.23,
71.011513322,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C2,Backend_Bound,55.87,% Slots,,,0.00,5.23,
71.011513322,S0-C2,Retiring,31.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
71.011513322,S0-C2,Backend_Bound.Memory_Bound,22.55,% Slots,,,0.00,5.22,
71.011513322,S0-C2,Backend_Bound.Core_Bound,33.31,% Slots,,,0.00,5.22,
71.011513322,S0-C2,Retiring.Microcode_Sequencer,11.01,% Slots,,idq.ms_uops,0.00,5.23,
71.011513322,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.67,% Clocks,,idq.ms_switches,0.00,5.22,
71.011513322,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
71.011513322,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.49,
71.011513322,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.14,% Clocks,,,0.00,5.23,<==
71.011513322,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
71.011513322,S0-C3,Backend_Bound,54.03,% Slots,,,0.00,5.23,
71.011513322,S0-C3,Retiring,27.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
71.011513322,S0-C3,Backend_Bound.Memory_Bound,15.13,% Slots,,,0.00,5.22,
71.011513322,S0-C3,Backend_Bound.Core_Bound,38.90,% Slots,,,0.00,5.22,<==
71.011513322,S0-C3,Retiring.Microcode_Sequencer,9.41,% Slots,,idq.ms_uops,0.00,5.23,
71.011513322,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.55,% Clocks,,idq.ms_switches,0.00,5.23,
71.011513322,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,22.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
71.011513322,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C4,Backend_Bound,56.10,% Slots,,,0.00,5.22,
71.011513322,S0-C4,Retiring,32.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
71.011513322,S0-C4,Backend_Bound.Memory_Bound,30.86,% Slots,,,0.00,5.22,
71.011513322,S0-C4,Backend_Bound.Core_Bound,25.23,% Slots,,,0.00,5.22,
71.011513322,S0-C4,Retiring.Microcode_Sequencer,9.83,% Slots,,idq.ms_uops,0.00,5.23,
71.011513322,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.05,% Clocks,,idq.ms_switches,0.00,5.23,
71.011513322,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
71.011513322,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.30,% Clocks,,,0.00,5.22,
71.011513322,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C5,Backend_Bound,58.35,% Slots,,,0.00,5.23,<==
71.011513322,S0-C5,Retiring,31.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
71.011513322,S0-C5,Backend_Bound.Memory_Bound,30.16,% Slots,,,0.00,5.23,
71.011513322,S0-C5,Backend_Bound.Core_Bound,28.19,% Slots,,,0.00,5.23,
71.011513322,S0-C5,Retiring.Microcode_Sequencer,10.97,% Slots,,idq.ms_uops,0.00,5.23,
71.011513322,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.45,% Clocks,,idq.ms_switches,0.00,5.23,
71.011513322,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
71.011513322,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C6,Backend_Bound,59.20,% Slots,,,0.00,5.22,<==
71.011513322,S0-C6,Retiring,30.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
71.011513322,S0-C6,Backend_Bound.Memory_Bound,30.18,% Slots,,,0.00,5.22,
71.011513322,S0-C6,Backend_Bound.Core_Bound,29.01,% Slots,,,0.00,5.22,
71.011513322,S0-C6,Retiring.Microcode_Sequencer,9.72,% Slots,,idq.ms_uops,0.00,5.23,
71.011513322,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.27,% Clocks,,idq.ms_switches,0.00,5.22,
71.011513322,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
71.011513322,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.37,% Clocks,,,0.00,5.22,
71.011513322,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C7,Backend_Bound,50.31,% Slots,,,0.00,5.23,
71.011513322,S0-C7,Retiring,30.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
71.011513322,S0-C7,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.22,
71.011513322,S0-C7,Backend_Bound.Core_Bound,34.35,% Slots,,,0.00,5.22,
71.011513322,S0-C7,Retiring.Microcode_Sequencer,10.70,% Slots,,idq.ms_uops,0.00,5.23,
71.011513322,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.25,% Clocks,,idq.ms_switches,0.00,5.23,
71.011513322,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
71.011513322,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.79,% Clocks,,,0.00,5.22,<==
71.011513322,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.97,% Slots,,,0.00,5.23,
71.011513322,S1-C0,Backend_Bound.Memory_Bound,11.53,% Slots,,,0.00,5.22,
71.011513322,S1-C0,Backend_Bound.Core_Bound,24.58,% Slots,,,0.00,5.22,
71.011513322,S1-C0,Retiring.Microcode_Sequencer,8.99,% Slots,,idq.ms_uops,0.00,5.22,<==
71.011513322,S1-C0,Backend_Bound,36.11,% Slots,,,0.00,5.22,
71.011513322,S1-C0,Retiring,41.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
71.011513322,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.88,% Clocks,,idq.ms_switches,0.00,5.23,
71.011513322,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.92,% Core_Clocks,,,0.00,5.23,
71.011513322,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.63,% Core_Clocks,,,0.00,5.23,
71.011513322,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C1,Frontend_Bound,20.05,% Slots,,,0.00,5.22,
71.011513322,S1-C1,Backend_Bound,49.51,% Slots,,,0.00,5.22,
71.011513322,S1-C1,Retiring,18.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
71.011513322,S1-C1,Frontend_Bound.Frontend_Latency,22.93,% Slots,,rs_events.empty_end,0.00,5.22,
71.011513322,S1-C1,Backend_Bound.Memory_Bound,36.96,% Slots,,,0.00,5.22,
71.011513322,S1-C1,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.22,
71.011513322,S1-C1,Retiring.Microcode_Sequencer,7.10,% Slots,,idq.ms_uops,0.00,5.22,
71.011513322,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.87,% Clocks,,,0.00,5.22,
71.011513322,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
71.011513322,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.16,% Clocks,,idq.ms_switches,0.00,5.22,
71.011513322,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
71.011513322,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C2,Backend_Bound,33.35,% Slots,,,0.00,5.23,
71.011513322,S1-C2,Retiring,49.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
71.011513322,S1-C2,Backend_Bound.Core_Bound,26.32,% Slots,,,0.00,5.22,
71.011513322,S1-C2,Retiring.Microcode_Sequencer,9.63,% Slots,,idq.ms_uops,0.00,5.24,<==
71.011513322,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.50,% Clocks,,idq.ms_switches,0.00,5.22,
71.011513322,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.28,% Clocks,,,0.00,5.22,
71.011513322,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C3,Backend_Bound,66.04,% Slots,,,0.00,5.23,
71.011513322,S1-C3,Retiring,23.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
71.011513322,S1-C3,Backend_Bound.Memory_Bound,18.09,% Slots,,,0.00,5.22,
71.011513322,S1-C3,Backend_Bound.Core_Bound,47.95,% Slots,,,0.00,5.22,<==
71.011513322,S1-C3,Retiring.Microcode_Sequencer,7.55,% Slots,,idq.ms_uops,0.00,5.23,
71.011513322,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.89,% Clocks,,idq.ms_switches,0.00,5.23,
71.011513322,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
71.011513322,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C4,Frontend_Bound,30.58,% Slots,,,0.00,5.23,<==
71.011513322,S1-C4,Backend_Bound,22.15,% Slots,,,0.00,5.23,
71.011513322,S1-C4,Frontend_Bound.Frontend_Latency,18.15,% Slots,,rs_events.empty_end,0.00,5.22,
71.011513322,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.72,% Slots,,,0.00,5.23,
71.011513322,S1-C4,Backend_Bound.Memory_Bound,13.62,% Slots,,,0.00,5.22,
71.011513322,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.23,
71.011513322,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
71.011513322,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.93,% Core_Clocks,,,0.00,5.23,
71.011513322,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C5,Frontend_Bound,23.62,% Slots,,,0.00,5.23,
71.011513322,S1-C5,Backend_Bound,45.00,% Slots,,,0.00,5.23,<==
71.011513322,S1-C5,Retiring,15.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
71.011513322,S1-C5,Frontend_Bound.Frontend_Latency,22.30,% Slots,,rs_events.empty_end,0.00,5.23,
71.011513322,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.17,% Slots,,,0.00,5.23,
71.011513322,S1-C5,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.23,
71.011513322,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.19,% Clocks,,,0.00,5.22,
71.011513322,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
71.011513322,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.88,% Clocks,,idq.ms_switches,0.00,5.22,
71.011513322,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.87,% Core_Clocks,,,0.00,5.23,
71.011513322,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.35,% Slots,,,0.00,5.23,
71.011513322,S1-C6,Backend_Bound.Memory_Bound,31.07,% Slots,,,0.00,5.22,<==
71.011513322,S1-C6,Backend_Bound.Core_Bound,19.69,% Slots,,,0.00,5.22,
71.011513322,S1-C6,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.23,
71.011513322,S1-C6,Backend_Bound,50.76,% Slots,,,0.00,5.23,
71.011513322,S1-C6,Retiring,18.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
71.011513322,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.25,% Clocks,,idq.ms_switches,0.00,5.22,
71.011513322,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.56,% Core_Clocks,,,0.00,5.23,
71.011513322,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
71.011513322,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,
71.011513322,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C7,Frontend_Bound,21.28,% Slots,,,0.00,5.23,
71.011513322,S1-C7,Backend_Bound,39.97,% Slots,,,0.00,5.23,
71.011513322,S1-C7,Retiring,35.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
71.011513322,S1-C7,Frontend_Bound.Frontend_Latency,16.74,% Slots,,rs_events.empty_end,0.00,5.23,
71.011513322,S1-C7,Frontend_Bound.Frontend_Bandwidth,19.62,% Slots,,,0.00,5.23,
71.011513322,S1-C7,Retiring.Microcode_Sequencer,8.01,% Slots,,idq.ms_uops,0.00,5.23,
71.011513322,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
71.011513322,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.81,% Clocks,,idq.ms_switches,0.00,5.23,
71.011513322,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.77,% Core_Clocks,,,0.00,5.24,
71.011513322,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.65,% Core_Clocks,,,0.00,5.22,
71.011513322,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
71.011513322,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
71.011513322,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
72.513757503,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.79,% Slots,,,0.00,5.33,
72.513757503,S0-C0,Backend_Bound.Core_Bound,24.42,% Slots,,,0.00,5.07,
72.513757503,S0-C0,Retiring.Microcode_Sequencer,8.49,% Slots,,idq.ms_uops,0.00,5.33,<==
72.513757503,S0-C0,Backend_Bound,30.16,% Slots,,,0.00,5.33,
72.513757503,S0-C0,Retiring,47.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
72.513757503,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.83,% Clocks,,idq.ms_switches,0.00,5.33,
72.513757503,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.06,% Core_Clocks,,,0.00,5.32,
72.513757503,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.12,% Core_Clocks,,,0.00,5.33,
72.513757503,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C1,Frontend_Bound,24.46,% Slots,,,0.00,5.33,
72.513757503,S0-C1,Backend_Bound,26.12,% Slots,,,0.00,5.33,
72.513757503,S0-C1,Retiring,43.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
72.513757503,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.83,% Slots,,,0.00,5.33,
72.513757503,S0-C1,Backend_Bound.Core_Bound,72.22,% Slots,,,0.00,5.07,
72.513757503,S0-C1,Retiring.Microcode_Sequencer,7.56,% Slots,,idq.ms_uops,0.00,5.34,<==
72.513757503,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.32,% Clocks,,idq.ms_switches,0.00,5.33,
72.513757503,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.31,% Core_Clocks,,,0.00,5.32,
72.513757503,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C2,Frontend_Bound,34.80,% Slots,,,0.00,5.34,
72.513757503,S0-C2,Backend_Bound,40.59,% Slots,,,0.00,5.34,
72.513757503,S0-C2,Retiring,17.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
72.513757503,S0-C2,Frontend_Bound.Frontend_Latency,38.30,% Slots,,rs_events.empty_end,0.00,5.32,
72.513757503,S0-C2,Backend_Bound.Memory_Bound,17.25,% Slots,,,0.00,5.07,
72.513757503,S0-C2,Backend_Bound.Core_Bound,23.34,% Slots,,,0.00,5.07,<==
72.513757503,S0-C2,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.34,
72.513757503,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.32,
72.513757503,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.513757503,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.10,% Clocks,,idq.ms_switches,0.00,5.32,
72.513757503,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
72.513757503,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
72.513757503,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C3,Frontend_Bound,36.45,% Slots,,,0.00,5.33,
72.513757503,S0-C3,Backend_Bound,40.82,% Slots,,,0.00,5.33,<==
72.513757503,S0-C3,Retiring,19.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
72.513757503,S0-C3,Frontend_Bound.Frontend_Latency,40.90,% Slots,,rs_events.empty_end,0.00,5.33,
72.513757503,S0-C3,Retiring.Microcode_Sequencer,9.58,% Slots,,idq.ms_uops,0.00,5.33,
72.513757503,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.71,% Clocks,,,0.00,5.33,
72.513757503,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.513757503,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.53,% Clocks,,idq.ms_switches,0.00,5.33,
72.513757503,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C4,Frontend_Bound,41.59,% Slots,,,0.00,5.33,
72.513757503,S0-C4,Backend_Bound,34.97,% Slots,,,0.00,5.33,
72.513757503,S0-C4,Retiring,16.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
72.513757503,S0-C4,Frontend_Bound.Frontend_Latency,50.79,% Slots,,rs_events.empty_end,0.00,5.32,<==
72.513757503,S0-C4,Backend_Bound.Core_Bound,78.47,% Slots,,,0.00,5.07,
72.513757503,S0-C4,Retiring.Microcode_Sequencer,8.53,% Slots,,idq.ms_uops,0.00,5.34,
72.513757503,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.96,% Clocks,,,0.00,5.33,
72.513757503,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.513757503,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.45,% Clocks,,idq.ms_switches,0.00,5.33,
72.513757503,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C5,Frontend_Bound,42.11,% Slots,,,0.00,5.33,
72.513757503,S0-C5,Backend_Bound,31.87,% Slots,,,0.00,5.33,
72.513757503,S0-C5,Retiring,16.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
72.513757503,S0-C5,Frontend_Bound.Frontend_Latency,31.92,% Slots,,rs_events.empty_end,0.00,5.33,<==
72.513757503,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.81,% Slots,,,0.00,5.33,
72.513757503,S0-C5,Retiring.Microcode_Sequencer,6.42,% Slots,,idq.ms_uops,0.00,5.33,
72.513757503,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.02,% Clocks,,,0.00,5.33,
72.513757503,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.31,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
72.513757503,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.513757503,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.55,% Clocks,,idq.ms_switches,0.00,5.33,
72.513757503,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.66,% Core_Clocks,,,0.00,5.32,
72.513757503,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.98,% Core_Clocks,,,0.00,5.33,
72.513757503,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
72.513757503,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C6,Frontend_Bound,36.73,% Slots,,,0.00,5.34,
72.513757503,S0-C6,Backend_Bound,40.47,% Slots,,,0.00,5.34,
72.513757503,S0-C6,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
72.513757503,S0-C6,Frontend_Bound.Frontend_Latency,68.14,% Slots,,rs_events.empty_end,0.00,5.32,
72.513757503,S0-C6,Backend_Bound.Core_Bound,82.40,% Slots,,,0.00,5.07,<==
72.513757503,S0-C6,Retiring.Microcode_Sequencer,6.61,% Slots,,idq.ms_uops,0.00,5.34,
72.513757503,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.80,% Clocks,,,0.00,5.33,
72.513757503,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.513757503,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.49,% Clocks,,idq.ms_switches,0.00,5.33,
72.513757503,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C7,Frontend_Bound,39.57,% Slots,,,0.00,5.33,
72.513757503,S0-C7,Backend_Bound,38.73,% Slots,,,0.00,5.33,
72.513757503,S0-C7,Retiring,16.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
72.513757503,S0-C7,Frontend_Bound.Frontend_Latency,29.51,% Slots,,rs_events.empty_end,0.00,5.32,<==
72.513757503,S0-C7,Backend_Bound.Memory_Bound,34.66,% Slots,,,0.00,5.07,
72.513757503,S0-C7,Retiring.Microcode_Sequencer,9.25,% Slots,,idq.ms_uops,0.00,5.34,
72.513757503,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.32,
72.513757503,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
72.513757503,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.99,% Clocks,,idq.ms_switches,0.00,5.32,
72.513757503,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
72.513757503,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
72.513757503,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C0,Backend_Bound,45.97,% Slots,,,0.00,5.33,
72.513757503,S1-C0,Retiring,40.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
72.513757503,S1-C0,Backend_Bound.Memory_Bound,14.48,% Slots,,,0.00,5.07,
72.513757503,S1-C0,Backend_Bound.Core_Bound,31.49,% Slots,,,0.00,5.07,
72.513757503,S1-C0,Retiring.Microcode_Sequencer,8.44,% Slots,,idq.ms_uops,0.00,5.33,
72.513757503,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.20,% Clocks,,idq.ms_switches,0.00,5.33,
72.513757503,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.64,% Clocks,,,0.00,5.33,<==
72.513757503,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C1,Backend_Bound,34.42,% Slots,,,0.00,5.33,
72.513757503,S1-C1,Retiring,47.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
72.513757503,S1-C1,Backend_Bound.Memory_Bound,12.11,% Slots,,,0.00,5.07,
72.513757503,S1-C1,Backend_Bound.Core_Bound,22.31,% Slots,,,0.00,5.07,
72.513757503,S1-C1,Retiring.Microcode_Sequencer,8.11,% Slots,,idq.ms_uops,0.00,5.33,<==
72.513757503,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.05,% Clocks,,idq.ms_switches,0.00,5.33,
72.513757503,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.49,% Clocks,,,0.00,5.32,
72.513757503,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C2,Frontend_Bound,21.55,% Slots,,,0.00,5.33,
72.513757503,S1-C2,Backend_Bound,27.44,% Slots,,,0.00,5.33,
72.513757503,S1-C2,Retiring,47.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
72.513757503,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.02,% Slots,,,0.00,5.33,
72.513757503,S1-C2,Backend_Bound.Core_Bound,21.93,% Slots,,,0.00,5.06,
72.513757503,S1-C2,Retiring.Microcode_Sequencer,8.81,% Slots,,idq.ms_uops,0.00,5.33,<==
72.513757503,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.23,% Clocks,,idq.ms_switches,0.00,5.33,
72.513757503,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.26,% Core_Clocks,,,0.00,5.31,
72.513757503,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.15,% Core_Clocks,,,0.00,5.33,
72.513757503,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.49,% Clocks,,,0.00,5.32,
72.513757503,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C3,Frontend_Bound.Frontend_Bandwidth,40.21,% Slots,,,0.00,5.33,
72.513757503,S1-C3,Backend_Bound.Memory_Bound,15.37,% Slots,,,0.00,5.33,
72.513757503,S1-C3,Backend_Bound.Core_Bound,42.82,% Slots,,,0.00,5.33,<==
72.513757503,S1-C3,Retiring.Microcode_Sequencer,8.24,% Slots,,idq.ms_uops,0.00,5.32,
72.513757503,S1-C3,Backend_Bound,58.19,% Slots,,,0.00,5.33,
72.513757503,S1-C3,Retiring,16.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
72.513757503,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.32,% Clocks,,idq.ms_switches,0.00,5.33,
72.513757503,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.91,% Core_Clocks,,,0.00,5.31,
72.513757503,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.12,% Core_Clocks,,,0.00,5.33,
72.513757503,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
72.513757503,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
72.513757503,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C4,Frontend_Bound,29.80,% Slots,,,0.00,5.33,<==
72.513757503,S1-C4,Backend_Bound,20.52,% Slots,,,0.00,5.33,
72.513757503,S1-C4,Frontend_Bound.Frontend_Latency,16.17,% Slots,,rs_events.empty_end,0.00,5.33,
72.513757503,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.53,% Slots,,,0.00,5.33,
72.513757503,S1-C4,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.33,
72.513757503,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.33,
72.513757503,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
72.513757503,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.81,% Core_Clocks,,,0.00,5.32,
72.513757503,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C5,Frontend_Bound,20.37,% Slots,,,0.00,5.33,
72.513757503,S1-C5,Backend_Bound,47.52,% Slots,,,0.00,5.33,
72.513757503,S1-C5,Retiring,27.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
72.513757503,S1-C5,Frontend_Bound.Frontend_Latency,25.85,% Slots,,rs_events.empty_end,0.00,5.32,
72.513757503,S1-C5,Backend_Bound.Memory_Bound,14.23,% Slots,,,0.00,5.32,
72.513757503,S1-C5,Backend_Bound.Core_Bound,33.29,% Slots,,,0.00,5.32,<==
72.513757503,S1-C5,Retiring.Microcode_Sequencer,10.65,% Slots,,idq.ms_uops,0.00,5.33,
72.513757503,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,0.00,5.33,
72.513757503,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.10,% Clocks,,idq.ms_switches,0.00,5.33,
72.513757503,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
72.513757503,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
72.513757503,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C6,Backend_Bound,51.54,% Slots,,,0.00,5.33,
72.513757503,S1-C6,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.32,
72.513757503,S1-C6,Backend_Bound.Core_Bound,39.11,% Slots,,,0.00,5.32,
72.513757503,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
72.513757503,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.78,% Clocks,,,0.00,5.33,<==
72.513757503,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C7,Frontend_Bound,22.15,% Slots,,,0.00,5.33,
72.513757503,S1-C7,Backend_Bound,46.18,% Slots,,,0.00,5.33,
72.513757503,S1-C7,Retiring,7.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
72.513757503,S1-C7,Frontend_Bound.Frontend_Latency,17.72,% Slots,,rs_events.empty_end,0.00,5.33,
72.513757503,S1-C7,Frontend_Bound.Frontend_Bandwidth,30.35,% Slots,,,0.00,5.33,
72.513757503,S1-C7,Backend_Bound.Memory_Bound,11.42,% Slots,,,0.00,5.33,
72.513757503,S1-C7,Backend_Bound.Core_Bound,34.76,% Slots,,,0.00,5.33,<==
72.513757503,S1-C7,Retiring.Microcode_Sequencer,4.91,% Slots,,idq.ms_uops,0.00,5.33,
72.513757503,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.32,
72.513757503,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.513757503,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.32,
72.513757503,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
72.513757503,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
72.513757503,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
72.513757503,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
74.007141381,S0-C0,Frontend_Bound,20.56,% Slots,,,0.00,5.35,
74.007141381,S0-C0,Backend_Bound,26.53,% Slots,,,0.00,5.35,
74.007141381,S0-C0,Retiring,48.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
74.007141381,S0-C0,Backend_Bound.Core_Bound,20.87,% Slots,,,0.00,5.35,
74.007141381,S0-C0,Retiring.Microcode_Sequencer,9.23,% Slots,,idq.ms_uops,0.00,5.08,<==
74.007141381,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.99,% Clocks,,idq.ms_switches,0.00,5.08,
74.007141381,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.07,% Clocks,,,0.00,5.09,
74.007141381,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C1,Frontend_Bound,28.00,% Slots,,,0.00,5.34,
74.007141381,S0-C1,Backend_Bound,43.85,% Slots,,,0.00,5.34,
74.007141381,S0-C1,Retiring,23.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
74.007141381,S0-C1,Frontend_Bound.Frontend_Latency,19.00,% Slots,,rs_events.empty_end,0.00,5.34,
74.007141381,S0-C1,Backend_Bound.Memory_Bound,29.92,% Slots,,,0.00,5.34,
74.007141381,S0-C1,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.34,
74.007141381,S0-C1,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,0.00,5.08,
74.007141381,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.90,% Clocks,,,0.00,5.08,
74.007141381,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
74.007141381,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.95,% Clocks,,idq.ms_switches,0.00,5.08,
74.007141381,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,<==
74.007141381,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.62,% Clocks,,,0.00,5.08,
74.007141381,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C2,Frontend_Bound,22.81,% Slots,,,0.00,5.35,
74.007141381,S0-C2,Backend_Bound,54.81,% Slots,,,0.00,5.35,<==
74.007141381,S0-C2,Retiring,18.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
74.007141381,S0-C2,Frontend_Bound.Frontend_Latency,15.68,% Slots,,rs_events.empty_end,0.00,5.35,
74.007141381,S0-C2,Retiring.Microcode_Sequencer,7.97,% Slots,,idq.ms_uops,0.00,5.08,
74.007141381,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.85,% Clocks,,,0.00,5.08,
74.007141381,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
74.007141381,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.15,% Clocks,,idq.ms_switches,0.00,5.08,
74.007141381,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C3,Frontend_Bound,23.21,% Slots,,,0.00,5.34,
74.007141381,S0-C3,Backend_Bound,54.92,% Slots,,,0.00,5.34,
74.007141381,S0-C3,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
74.007141381,S0-C3,Frontend_Bound.Frontend_Latency,25.24,% Slots,,rs_events.empty_end,0.00,5.34,
74.007141381,S0-C3,Backend_Bound.Core_Bound,104.49,% Slots,,,0.00,5.34,
74.007141381,S0-C3,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.08,
74.007141381,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.68,% Clocks,,,0.00,5.08,
74.007141381,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
74.007141381,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.07,% Clocks,,idq.ms_switches,0.00,5.08,
74.007141381,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.84,% Clocks,,,0.00,5.08,<==
74.007141381,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C4,Frontend_Bound,24.77,% Slots,,,0.00,5.35,
74.007141381,S0-C4,Backend_Bound,52.46,% Slots,,,0.00,5.35,<==
74.007141381,S0-C4,Retiring,21.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
74.007141381,S0-C4,Frontend_Bound.Frontend_Latency,17.69,% Slots,,rs_events.empty_end,0.00,5.35,
74.007141381,S0-C4,Retiring.Microcode_Sequencer,5.01,% Slots,,idq.ms_uops,0.00,5.08,
74.007141381,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
74.007141381,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.91,% Clocks,,idq.ms_switches,0.00,5.08,
74.007141381,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C5,Frontend_Bound,22.78,% Slots,,,0.00,5.35,
74.007141381,S0-C5,Backend_Bound,49.96,% Slots,,,0.00,5.35,
74.007141381,S0-C5,Retiring,26.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
74.007141381,S0-C5,Frontend_Bound.Frontend_Latency,23.06,% Slots,,rs_events.empty_end,0.00,5.35,
74.007141381,S0-C5,Backend_Bound.Core_Bound,69.72,% Slots,,,0.00,5.35,<==
74.007141381,S0-C5,Retiring.Microcode_Sequencer,2.88,% Slots,,idq.ms_uops,0.00,5.08,
74.007141381,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.09,
74.007141381,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
74.007141381,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.00,% Clocks,,idq.ms_switches,0.00,5.09,
74.007141381,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C6,Frontend_Bound,26.85,% Slots,,,0.00,5.35,
74.007141381,S0-C6,Backend_Bound,37.42,% Slots,,,0.00,5.35,
74.007141381,S0-C6,Retiring,16.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
74.007141381,S0-C6,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.08,
74.007141381,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.87,% Clocks,,idq.ms_switches,0.00,5.08,
74.007141381,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C7,Backend_Bound,57.73,% Slots,,,0.00,5.35,
74.007141381,S0-C7,Backend_Bound.Core_Bound,90.62,% Slots,,,0.00,5.34,<==
74.007141381,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
74.007141381,S1-C0,Backend_Bound,30.73,% Slots,,,0.00,5.34,
74.007141381,S1-C0,Retiring,43.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
74.007141381,S1-C0,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.34,
74.007141381,S1-C0,Backend_Bound.Core_Bound,16.03,% Slots,,,0.00,5.34,
74.007141381,S1-C0,Retiring.Microcode_Sequencer,10.05,% Slots,,idq.ms_uops,0.00,5.07,<==
74.007141381,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.73,% Clocks,,idq.ms_switches,0.00,5.09,
74.007141381,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.95,% Clocks,,,0.00,5.09,
74.007141381,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
74.007141381,S1-C1,Backend_Bound,61.69,% Slots,,,0.00,5.34,
74.007141381,S1-C1,Retiring,24.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
74.007141381,S1-C1,Backend_Bound.Core_Bound,75.18,% Slots,,,0.00,5.34,<==
74.007141381,S1-C1,Retiring.Microcode_Sequencer,8.26,% Slots,,idq.ms_uops,0.00,5.08,
74.007141381,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.24,% Clocks,,idq.ms_switches,0.00,5.09,
74.007141381,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
74.007141381,S1-C2,Frontend_Bound,20.89,% Slots,,,0.00,5.34,
74.007141381,S1-C2,Backend_Bound,29.32,% Slots,,,0.00,5.34,
74.007141381,S1-C2,Retiring,46.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
74.007141381,S1-C2,Backend_Bound.Core_Bound,21.56,% Slots,,,0.00,5.34,
74.007141381,S1-C2,Retiring.Microcode_Sequencer,9.05,% Slots,,idq.ms_uops,0.00,5.08,<==
74.007141381,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.85,% Clocks,,idq.ms_switches,0.00,5.09,
74.007141381,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.72,% Clocks,,,0.00,5.09,
74.007141381,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
74.007141381,S1-C3,Backend_Bound,29.45,% Slots,,,0.00,5.35,
74.007141381,S1-C3,Retiring,47.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
74.007141381,S1-C3,Backend_Bound.Memory_Bound,24.14,% Slots,,,0.00,5.35,
74.007141381,S1-C3,Retiring.Microcode_Sequencer,9.71,% Slots,,idq.ms_uops,0.00,5.08,<==
74.007141381,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.16,% Clocks,,idq.ms_switches,0.00,5.08,
74.007141381,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
74.007141381,S1-C4,Frontend_Bound,30.44,% Slots,,,0.00,5.34,<==
74.007141381,S1-C4,Backend_Bound,18.52,% Slots,,,0.00,5.34,
74.007141381,S1-C4,Frontend_Bound.Frontend_Latency,16.48,% Slots,,rs_events.empty_end,0.00,5.34,
74.007141381,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.64,% Slots,,,0.00,5.34,
74.007141381,S1-C4,Backend_Bound.Memory_Bound,15.61,% Slots,,,0.00,5.34,
74.007141381,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.09,
74.007141381,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
74.007141381,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.22,% Core_Clocks,,,0.00,5.36,
74.007141381,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
74.007141381,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.34,
74.007141381,S1-C5,Backend_Bound.Memory_Bound,39.36,% Slots,,,0.00,5.34,
74.007141381,S1-C5,Backend_Bound.Core_Bound,12.43,% Slots,,,0.00,5.34,
74.007141381,S1-C5,Retiring.Microcode_Sequencer,8.12,% Slots,,idq.ms_uops,0.00,5.07,
74.007141381,S1-C5,Backend_Bound,51.79,% Slots,,,0.00,5.34,
74.007141381,S1-C5,Retiring,21.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
74.007141381,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.31,% Clocks,,idq.ms_switches,0.00,5.09,
74.007141381,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.50,% Core_Clocks,,,0.00,5.36,
74.007141381,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,58.31,% Core_Clocks,,,0.00,5.36,
74.007141381,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
74.007141381,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
74.007141381,S1-C6,Frontend_Bound,22.44,% Slots,,,0.00,5.35,
74.007141381,S1-C6,Backend_Bound,47.06,% Slots,,,0.00,5.35,
74.007141381,S1-C6,Retiring,23.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
74.007141381,S1-C6,Frontend_Bound.Frontend_Latency,22.94,% Slots,,rs_events.empty_end,0.00,5.35,
74.007141381,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.91,% Slots,,,0.00,5.35,
74.007141381,S1-C6,Backend_Bound.Core_Bound,99.50,% Slots,,,0.00,5.35,<==
74.007141381,S1-C6,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.07,
74.007141381,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.78,% Clocks,,idq.ms_switches,0.00,5.09,
74.007141381,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,57.85,% Core_Clocks,,,0.00,5.36,
74.007141381,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
74.007141381,S1-C7,Backend_Bound,61.42,% Slots,,,0.00,5.34,
74.007141381,S1-C7,Retiring,31.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
74.007141381,S1-C7,Retiring.Microcode_Sequencer,12.19,% Slots,,idq.ms_uops,0.00,5.07,
74.007141381,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.23,% Clocks,,idq.ms_switches,0.00,5.09,
74.007141381,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
74.007141381,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
74.007141381,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
74.007141381,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
74.007141381,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
74.007141381,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
74.007141381,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
74.007141381,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
74.007141381,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
74.007141381,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
74.007141381,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
74.007141381,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C0,Frontend_Bound,24.02,% Slots,,,0.00,5.09,
75.501927506,S0-C0,Backend_Bound,46.87,% Slots,,,0.00,5.09,
75.501927506,S0-C0,Retiring,17.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
75.501927506,S0-C0,Frontend_Bound.Frontend_Latency,17.58,% Slots,,rs_events.empty_end,0.00,5.08,
75.501927506,S0-C0,Frontend_Bound.Frontend_Bandwidth,34.34,% Slots,,,0.00,5.09,
75.501927506,S0-C0,Backend_Bound.Core_Bound,96.51,% Slots,,,0.00,5.08,<==
75.501927506,S0-C0,Retiring.Microcode_Sequencer,7.53,% Slots,,idq.ms_uops,0.00,5.36,
75.501927506,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.78,% Clocks,,,0.00,5.35,
75.501927506,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
75.501927506,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.06,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C1,Frontend_Bound,20.43,% Slots,,,0.00,5.09,
75.501927506,S0-C1,Backend_Bound,33.19,% Slots,,,0.00,5.09,
75.501927506,S0-C1,Retiring,43.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
75.501927506,S0-C1,Frontend_Bound.Frontend_Bandwidth,27.40,% Slots,,,0.00,5.09,
75.501927506,S0-C1,Backend_Bound.Core_Bound,45.68,% Slots,,,0.00,5.08,
75.501927506,S0-C1,Retiring.Microcode_Sequencer,12.32,% Slots,,idq.ms_uops,0.00,5.36,<==
75.501927506,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.22,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.01,% Core_Clocks,,,0.00,5.36,
75.501927506,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C2,Frontend_Bound,25.34,% Slots,,,0.00,5.09,
75.501927506,S0-C2,Backend_Bound,39.50,% Slots,,,0.00,5.09,
75.501927506,S0-C2,Retiring,47.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
75.501927506,S0-C2,Frontend_Bound.Frontend_Latency,15.44,% Slots,,rs_events.empty_end,0.00,5.08,
75.501927506,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.77,% Slots,,,0.00,5.09,
75.501927506,S0-C2,Backend_Bound.Core_Bound,48.94,% Slots,,,0.00,5.08,
75.501927506,S0-C2,Retiring.Microcode_Sequencer,11.16,% Slots,,idq.ms_uops,0.00,5.35,<==
75.501927506,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.49,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.73,% Core_Clocks,,,0.00,5.36,
75.501927506,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.45,% Core_Clocks,,,0.00,5.09,
75.501927506,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C3,Frontend_Bound,34.23,% Slots,,,0.00,5.09,
75.501927506,S0-C3,Backend_Bound,35.38,% Slots,,,0.00,5.09,
75.501927506,S0-C3,Retiring,14.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
75.501927506,S0-C3,Frontend_Bound.Frontend_Latency,25.53,% Slots,,rs_events.empty_end,0.00,5.08,
75.501927506,S0-C3,Frontend_Bound.Frontend_Bandwidth,45.05,% Slots,,,0.00,5.09,
75.501927506,S0-C3,Backend_Bound.Core_Bound,41.38,% Slots,,,0.00,5.08,<==
75.501927506,S0-C3,Retiring.Microcode_Sequencer,9.88,% Slots,,idq.ms_uops,0.00,5.35,
75.501927506,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.35,
75.501927506,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
75.501927506,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.81,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C4,Frontend_Bound,22.19,% Slots,,,0.00,5.09,
75.501927506,S0-C4,Backend_Bound,53.05,% Slots,,,0.00,5.09,
75.501927506,S0-C4,Retiring,13.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
75.501927506,S0-C4,Frontend_Bound.Frontend_Latency,28.82,% Slots,,rs_events.empty_end,0.00,5.08,
75.501927506,S0-C4,Backend_Bound.Core_Bound,65.49,% Slots,,,0.00,5.08,<==
75.501927506,S0-C4,Retiring.Microcode_Sequencer,8.21,% Slots,,idq.ms_uops,0.00,5.36,
75.501927506,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.69,% Clocks,,,0.00,5.35,
75.501927506,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
75.501927506,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.37,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C5,Backend_Bound,57.26,% Slots,,,0.00,5.09,
75.501927506,S0-C5,Retiring,14.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
75.501927506,S0-C5,Backend_Bound.Core_Bound,88.39,% Slots,,,0.00,5.08,<==
75.501927506,S0-C5,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.35,
75.501927506,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.62,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C6,Frontend_Bound,24.05,% Slots,,,0.00,5.09,
75.501927506,S0-C6,Backend_Bound,26.64,% Slots,,,0.00,5.09,
75.501927506,S0-C6,Retiring,47.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
75.501927506,S0-C6,Backend_Bound.Core_Bound,16.92,% Slots,,,0.00,5.08,
75.501927506,S0-C6,Retiring.Microcode_Sequencer,10.75,% Slots,,idq.ms_uops,0.00,5.36,<==
75.501927506,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.81,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.48,% Clocks,,,0.00,5.09,
75.501927506,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C7,Frontend_Bound,43.50,% Slots,,,0.00,5.09,
75.501927506,S0-C7,Backend_Bound,33.19,% Slots,,,0.00,5.09,
75.501927506,S0-C7,Retiring,17.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
75.501927506,S0-C7,Frontend_Bound.Frontend_Latency,40.21,% Slots,,rs_events.empty_end,0.00,5.08,<==
75.501927506,S0-C7,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.35,
75.501927506,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.89,% Clocks,,,0.00,5.35,
75.501927506,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
75.501927506,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.74,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C0,Frontend_Bound,20.36,% Slots,,,0.00,5.08,
75.501927506,S1-C0,Backend_Bound,40.56,% Slots,,,0.00,5.08,
75.501927506,S1-C0,Retiring,44.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
75.501927506,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.82,% Slots,,,0.00,5.08,
75.501927506,S1-C0,Backend_Bound.Core_Bound,32.83,% Slots,,,0.00,5.08,
75.501927506,S1-C0,Retiring.Microcode_Sequencer,7.87,% Slots,,idq.ms_uops,0.00,5.36,<==
75.501927506,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.95,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.90,% Core_Clocks,,,0.00,5.35,
75.501927506,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.80,% Core_Clocks,,,0.00,5.09,
75.501927506,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.61,% Slots,,,0.00,5.08,
75.501927506,S1-C1,Backend_Bound.Core_Bound,76.17,% Slots,,,0.00,5.08,<==
75.501927506,S1-C1,Retiring.Microcode_Sequencer,13.26,% Slots,,idq.ms_uops,0.00,5.35,
75.501927506,S1-C1,Backend_Bound,66.76,% Slots,,,0.00,5.08,
75.501927506,S1-C1,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
75.501927506,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.03,% Clocks,,idq.ms_switches,0.00,5.36,
75.501927506,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C2,Frontend_Bound.Frontend_Bandwidth,41.04,% Slots,,,0.00,5.08,
75.501927506,S1-C2,Backend_Bound.Core_Bound,56.64,% Slots,,,0.00,5.08,
75.501927506,S1-C2,Retiring.Microcode_Sequencer,8.86,% Slots,,idq.ms_uops,0.00,5.35,
75.501927506,S1-C2,Backend_Bound,49.21,% Slots,,,0.00,5.08,
75.501927506,S1-C2,Retiring,20.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
75.501927506,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.32,% Clocks,,,0.00,5.08,<==
75.501927506,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C3,Frontend_Bound,20.80,% Slots,,,0.00,5.09,
75.501927506,S1-C3,Backend_Bound,27.50,% Slots,,,0.00,5.09,
75.501927506,S1-C3,Retiring,49.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
75.501927506,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.26,% Slots,,,0.00,5.09,
75.501927506,S1-C3,Backend_Bound.Core_Bound,20.76,% Slots,,,0.00,5.08,
75.501927506,S1-C3,Retiring.Microcode_Sequencer,9.63,% Slots,,idq.ms_uops,0.00,5.35,<==
75.501927506,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.94,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.00,% Core_Clocks,,,0.00,5.35,
75.501927506,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.10,% Core_Clocks,,,0.00,5.09,
75.501927506,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.71,% Clocks,,,0.00,5.08,
75.501927506,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C4,Frontend_Bound,34.08,% Slots,,,0.00,5.08,<==
75.501927506,S1-C4,Backend_Bound,14.11,% Slots,,,0.00,5.08,
75.501927506,S1-C4,Frontend_Bound.Frontend_Latency,18.55,% Slots,,rs_events.empty_end,0.00,5.08,
75.501927506,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.71,% Slots,,,0.00,5.08,
75.501927506,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.35,
75.501927506,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
75.501927506,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.45,% Core_Clocks,,,0.00,5.36,
75.501927506,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C5,Frontend_Bound.Frontend_Bandwidth,50.14,% Slots,,,0.00,5.08,
75.501927506,S1-C5,Retiring.Microcode_Sequencer,8.74,% Slots,,idq.ms_uops,0.00,5.35,
75.501927506,S1-C5,Backend_Bound,57.91,% Slots,,,0.00,5.08,<==
75.501927506,S1-C5,Retiring,28.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
75.501927506,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.48,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C6,Frontend_Bound,20.28,% Slots,,,0.00,5.08,
75.501927506,S1-C6,Backend_Bound,47.71,% Slots,,,0.00,5.08,
75.501927506,S1-C6,Retiring,19.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
75.501927506,S1-C6,Frontend_Bound.Frontend_Latency,24.15,% Slots,,rs_events.empty_end,0.00,5.08,
75.501927506,S1-C6,Frontend_Bound.Frontend_Bandwidth,49.06,% Slots,,,0.00,5.08,
75.501927506,S1-C6,Backend_Bound.Core_Bound,63.94,% Slots,,,0.00,5.08,<==
75.501927506,S1-C6,Retiring.Microcode_Sequencer,15.09,% Slots,,idq.ms_uops,0.00,5.36,
75.501927506,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.15,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.39,% Core_Clocks,,,0.00,5.09,
75.501927506,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C7,Frontend_Bound.Frontend_Bandwidth,101.83,% Slots,,,0.00,5.08,
75.501927506,S1-C7,Backend_Bound.Core_Bound,74.65,% Slots,,,0.00,5.08,<==
75.501927506,S1-C7,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.35,
75.501927506,S1-C7,Backend_Bound,58.32,% Slots,,,0.00,5.08,
75.501927506,S1-C7,Retiring,26.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
75.501927506,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.76,% Clocks,,idq.ms_switches,0.00,5.35,
75.501927506,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
75.501927506,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
77.023937498,S0-C0,Frontend_Bound,22.94,% Slots,,,0.00,5.25,
77.023937498,S0-C0,Backend_Bound,24.38,% Slots,,,0.00,5.25,
77.023937498,S0-C0,Retiring,47.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
77.023937498,S0-C0,Backend_Bound.Core_Bound,17.78,% Slots,,,0.00,5.25,
77.023937498,S0-C0,Retiring.Microcode_Sequencer,9.06,% Slots,,idq.ms_uops,0.00,5.25,<==
77.023937498,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.86,% Clocks,,idq.ms_switches,0.00,5.26,
77.023937498,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.34,% Clocks,,,0.00,5.26,
77.023937498,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
77.023937498,S0-C1,Frontend_Bound,21.46,% Slots,,,0.00,5.25,
77.023937498,S0-C1,Backend_Bound,28.92,% Slots,,,0.00,5.25,
77.023937498,S0-C1,Retiring,45.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
77.023937498,S0-C1,Backend_Bound.Core_Bound,20.67,% Slots,,,0.00,5.25,
77.023937498,S0-C1,Retiring.Microcode_Sequencer,8.67,% Slots,,idq.ms_uops,0.00,5.25,<==
77.023937498,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.54,% Clocks,,idq.ms_switches,0.00,5.25,
77.023937498,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.16,% Clocks,,,0.00,5.26,
77.023937498,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
77.023937498,S0-C2,Frontend_Bound,29.68,% Slots,,,0.00,5.25,
77.023937498,S0-C2,Backend_Bound,26.06,% Slots,,,0.00,5.25,
77.023937498,S0-C2,Retiring,33.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
77.023937498,S0-C2,Frontend_Bound.Frontend_Latency,22.26,% Slots,,rs_events.empty_end,0.00,5.25,
77.023937498,S0-C2,Backend_Bound.Core_Bound,17.58,% Slots,,,0.00,5.25,
77.023937498,S0-C2,Retiring.Microcode_Sequencer,7.34,% Slots,,idq.ms_uops,0.00,5.25,<==
77.023937498,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
77.023937498,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.14,% Clocks,,idq.ms_switches,0.00,5.25,
77.023937498,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.84,% Clocks,,,0.00,5.25,
77.023937498,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
77.023937498,S0-C3,Frontend_Bound,40.43,% Slots,,,0.00,5.26,
77.023937498,S0-C3,Backend_Bound,36.31,% Slots,,,0.00,5.26,
77.023937498,S0-C3,Retiring,38.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
77.023937498,S0-C3,Frontend_Bound.Frontend_Latency,55.67,% Slots,,rs_events.empty_end,0.00,5.25,<==
77.023937498,S0-C3,Backend_Bound.Core_Bound,27.64,% Slots,,,0.00,5.25,
77.023937498,S0-C3,Retiring.Microcode_Sequencer,7.76,% Slots,,idq.ms_uops,0.00,5.25,
77.023937498,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
77.023937498,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.36,% Clocks,,idq.ms_switches,0.00,5.25,
77.023937498,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.49,% Clocks,,,0.00,5.25,
77.023937498,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
77.023937498,S0-C4,Frontend_Bound,46.32,% Slots,,,0.00,5.25,
77.023937498,S0-C4,Backend_Bound,31.17,% Slots,,,0.00,5.25,
77.023937498,S0-C4,Retiring,18.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
77.023937498,S0-C4,Frontend_Bound.Frontend_Latency,51.80,% Slots,,rs_events.empty_end,0.00,5.25,<==
77.023937498,S0-C4,Backend_Bound.Memory_Bound,35.10,% Slots,,,0.00,5.25,
77.023937498,S0-C4,Retiring.Microcode_Sequencer,3.76,% Slots,,idq.ms_uops,0.00,5.25,
77.023937498,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.94,% Clocks,,,0.00,5.26,
77.023937498,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
77.023937498,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.55,% Clocks,,idq.ms_switches,0.00,5.26,
77.023937498,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
77.023937498,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
77.023937498,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
77.023937498,S0-C5,Frontend_Bound,41.14,% Slots,,,0.00,5.25,
77.023937498,S0-C5,Backend_Bound,35.34,% Slots,,,0.00,5.25,
77.023937498,S0-C5,Retiring,18.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
77.023937498,S0-C5,Frontend_Bound.Frontend_Latency,39.55,% Slots,,rs_events.empty_end,0.00,5.25,<==
77.023937498,S0-C5,Backend_Bound.Memory_Bound,20.96,% Slots,,,0.00,5.25,
77.023937498,S0-C5,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.25,
77.023937498,S0-C5,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.24,
77.023937498,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.43,% Clocks,,,0.00,5.26,
77.023937498,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
77.023937498,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.65,% Clocks,,idq.ms_switches,0.00,5.26,
77.023937498,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
77.023937498,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
77.023937498,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,94.65,% Clocks,,,0.00,5.25,
77.023937498,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
77.023937498,S0-C6,Frontend_Bound,40.74,% Slots,,,0.00,5.26,
77.023937498,S0-C6,Backend_Bound,36.60,% Slots,,,0.00,5.26,
77.023937498,S0-C6,Frontend_Bound.Frontend_Latency,38.27,% Slots,,rs_events.empty_end,0.00,5.25,
77.023937498,S0-C6,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.25,
77.023937498,S0-C6,Backend_Bound.Core_Bound,24.11,% Slots,,,0.00,5.25,
77.023937498,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
77.023937498,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.07,% Clocks,,,0.00,5.25,
77.023937498,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
77.023937498,S0-C7,Backend_Bound,49.52,% Slots,,,0.00,5.25,<==
77.023937498,S0-C7,Backend_Bound.Memory_Bound,22.47,% Slots,,,0.00,5.25,
77.023937498,S0-C7,Backend_Bound.Core_Bound,27.06,% Slots,,,0.00,5.25,
77.023937498,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
77.023937498,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,10.24,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.51,
77.023937498,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
77.023937498,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
77.023937498,S1-C0,Frontend_Bound,31.80,% Slots,,,0.00,5.25,<==
77.023937498,S1-C0,Backend_Bound,17.25,% Slots,,,0.00,5.25,
77.023937498,S1-C0,Frontend_Bound.Frontend_Latency,17.52,% Slots,,rs_events.empty_end,0.00,5.25,
77.023937498,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.76,% Slots,,,0.00,5.25,
77.023937498,S1-C0,Backend_Bound.Memory_Bound,11.64,% Slots,,,0.00,5.25,
77.023937498,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.63,% Core_Clocks,,,0.00,5.25,
77.023937498,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
77.023937498,S1-C1,Frontend_Bound,23.97,% Slots,,,0.00,5.25,
77.023937498,S1-C1,Backend_Bound,45.33,% Slots,,,0.00,5.25,
77.023937498,S1-C1,Retiring,12.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
77.023937498,S1-C1,Frontend_Bound.Frontend_Latency,23.92,% Slots,,rs_events.empty_end,0.00,5.25,
77.023937498,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.83,% Slots,,,0.00,5.25,
77.023937498,S1-C1,Backend_Bound.Core_Bound,55.37,% Slots,,,0.00,5.25,<==
77.023937498,S1-C1,Retiring.Microcode_Sequencer,4.25,% Slots,,idq.ms_uops,0.00,5.25,
77.023937498,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.56,% Clocks,,,0.00,5.26,
77.023937498,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.55,% Clocks,,idq.ms_switches,0.00,5.26,
77.023937498,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.79,% Core_Clocks,,,0.00,5.26,
77.023937498,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.43,% Core_Clocks,,,0.00,5.26,
77.023937498,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
77.023937498,S1-C2,Frontend_Bound.Frontend_Bandwidth,20.10,% Slots,,,0.00,5.25,
77.023937498,S1-C2,Retiring.Microcode_Sequencer,8.10,% Slots,,idq.ms_uops,0.00,5.25,
77.023937498,S1-C2,Backend_Bound,48.50,% Slots,,,0.00,5.25,<==
77.023937498,S1-C2,Retiring,20.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
77.023937498,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.33,% Clocks,,idq.ms_switches,0.00,5.25,
77.023937498,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.65,% Core_Clocks,,,0.00,5.26,
77.023937498,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
77.023937498,S1-C3,Backend_Bound,69.80,% Slots,,,0.00,5.26,
77.023937498,S1-C3,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
77.023937498,S1-C3,Backend_Bound.Core_Bound,83.13,% Slots,,,0.00,5.25,
77.023937498,S1-C3,Retiring.Microcode_Sequencer,10.51,% Slots,,idq.ms_uops,0.00,5.25,
77.023937498,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.68,% Clocks,,idq.ms_switches,0.00,5.26,
77.023937498,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.99,% Clocks,,,0.00,5.25,<==
77.023937498,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
77.023937498,S1-C4,Frontend_Bound,23.98,% Slots,,,0.00,5.25,
77.023937498,S1-C4,Backend_Bound,34.23,% Slots,,,0.00,5.25,
77.023937498,S1-C4,Frontend_Bound.Frontend_Latency,19.15,% Slots,,rs_events.empty_end,0.00,5.25,
77.023937498,S1-C4,Backend_Bound.Core_Bound,65.31,% Slots,,,0.00,5.25,
77.023937498,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.25,
77.023937498,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
77.023937498,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.74,% Clocks,,,0.00,5.26,<==
77.023937498,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
77.023937498,S1-C5,Frontend_Bound.Frontend_Bandwidth,45.45,% Slots,,,0.00,5.25,
77.023937498,S1-C5,Backend_Bound.Memory_Bound,24.00,% Slots,,,0.00,5.25,
77.023937498,S1-C5,Backend_Bound.Core_Bound,32.87,% Slots,,,0.00,5.25,
77.023937498,S1-C5,Retiring.Microcode_Sequencer,8.57,% Slots,,idq.ms_uops,0.00,5.25,
77.023937498,S1-C5,Backend_Bound,56.87,% Slots,,,0.00,5.25,
77.023937498,S1-C5,Retiring,26.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
77.023937498,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.19,% Clocks,,idq.ms_switches,0.00,5.25,
77.023937498,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,54.05,% Core_Clocks,,,0.00,5.26,
77.023937498,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
77.023937498,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.51,% Clocks,,,0.00,5.25,<==
77.023937498,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
77.023937498,S1-C6,Backend_Bound,70.87,% Slots,,,0.00,5.25,
77.023937498,S1-C6,Retiring,16.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
77.023937498,S1-C6,Backend_Bound.Memory_Bound,69.19,% Slots,,,0.00,5.25,
77.023937498,S1-C6,Retiring.Microcode_Sequencer,9.49,% Slots,,idq.ms_uops,0.00,5.25,
77.023937498,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.00,% Clocks,,idq.ms_switches,0.00,5.25,
77.023937498,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
77.023937498,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
77.023937498,S1-C7,Backend_Bound,57.21,% Slots,,,0.00,5.25,
77.023937498,S1-C7,Retiring,12.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
77.023937498,S1-C7,Backend_Bound.Core_Bound,61.68,% Slots,,,0.00,5.25,<==
77.023937498,S1-C7,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.25,
77.023937498,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.49,% Clocks,,idq.ms_switches,0.00,5.25,
77.023937498,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
77.023937498,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
77.023937498,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
77.023937498,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
77.023937498,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
77.023937498,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
77.023937498,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
77.023937498,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
77.023937498,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
77.023937498,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
77.023937498,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
77.023937498,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
77.023937498,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
77.023937498,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
77.023937498,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
77.023937498,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
77.023937498,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
78.518177726,S0-C0,Frontend_Bound,24.61,% Slots,,,0.00,5.36,
78.518177726,S0-C0,Backend_Bound,30.27,% Slots,,,0.00,5.36,
78.518177726,S0-C0,Retiring,43.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.518177726,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.13,% Slots,,,0.00,5.36,
78.518177726,S0-C0,Backend_Bound.Core_Bound,22.49,% Slots,,,0.00,5.09,
78.518177726,S0-C0,Retiring.Microcode_Sequencer,9.44,% Slots,,idq.ms_uops,0.00,5.36,<==
78.518177726,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.38,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.40,% Core_Clocks,,,0.00,5.09,
78.518177726,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.56,% Core_Clocks,,,0.00,5.35,
78.518177726,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
78.518177726,S0-C1,Frontend_Bound,31.12,% Slots,,,0.00,5.36,
78.518177726,S0-C1,Backend_Bound,39.10,% Slots,,,0.00,5.36,
78.518177726,S0-C1,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.518177726,S0-C1,Frontend_Bound.Frontend_Latency,28.24,% Slots,,rs_events.empty_end,0.00,5.36,
78.518177726,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.81,% Slots,,,0.00,5.36,
78.518177726,S0-C1,Retiring.Microcode_Sequencer,7.81,% Slots,,idq.ms_uops,0.00,5.36,
78.518177726,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.51,% Clocks,,,0.00,5.36,
78.518177726,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
78.518177726,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.50,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
78.518177726,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
78.518177726,S0-C2,Frontend_Bound,22.84,% Slots,,,0.00,5.37,
78.518177726,S0-C2,Backend_Bound,48.11,% Slots,,,0.00,5.37,
78.518177726,S0-C2,Retiring,27.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.518177726,S0-C2,Frontend_Bound.Frontend_Latency,25.62,% Slots,,rs_events.empty_end,0.00,5.36,
78.518177726,S0-C2,Backend_Bound.Memory_Bound,21.55,% Slots,,,0.00,5.1,
78.518177726,S0-C2,Backend_Bound.Core_Bound,26.56,% Slots,,,0.00,5.1,<==
78.518177726,S0-C2,Retiring.Microcode_Sequencer,3.05,% Slots,,idq.ms_uops,0.00,5.36,
78.518177726,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
78.518177726,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.94,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
78.518177726,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
78.518177726,S0-C3,Frontend_Bound,25.21,% Slots,,,0.00,5.37,
78.518177726,S0-C3,Backend_Bound,45.00,% Slots,,,0.00,5.37,<==
78.518177726,S0-C3,Retiring,30.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
78.518177726,S0-C3,Frontend_Bound.Frontend_Latency,32.36,% Slots,,rs_events.empty_end,0.00,5.36,
78.518177726,S0-C3,Backend_Bound.Memory_Bound,24.90,% Slots,,,0.00,5.09,
78.518177726,S0-C3,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.09,
78.518177726,S0-C3,Retiring.Microcode_Sequencer,4.94,% Slots,,idq.ms_uops,0.00,5.35,
78.518177726,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.07,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
78.518177726,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
78.518177726,S0-C4,Frontend_Bound,30.90,% Slots,,,0.00,5.37,
78.518177726,S0-C4,Backend_Bound,41.04,% Slots,,,0.00,5.36,<==
78.518177726,S0-C4,Retiring,25.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.518177726,S0-C4,Frontend_Bound.Frontend_Latency,29.82,% Slots,,rs_events.empty_end,0.00,5.36,
78.518177726,S0-C4,Frontend_Bound.Frontend_Bandwidth,19.50,% Slots,,,0.00,5.37,
78.518177726,S0-C4,Backend_Bound.Memory_Bound,18.20,% Slots,,,0.00,5.08,
78.518177726,S0-C4,Backend_Bound.Core_Bound,22.84,% Slots,,,0.00,5.08,
78.518177726,S0-C4,Retiring.Microcode_Sequencer,4.39,% Slots,,idq.ms_uops,0.00,5.36,
78.518177726,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.36,
78.518177726,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
78.518177726,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.55,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
78.518177726,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
78.518177726,S0-C5,Frontend_Bound,28.02,% Slots,,,0.00,5.37,
78.518177726,S0-C5,Backend_Bound,40.31,% Slots,,,0.00,5.37,<==
78.518177726,S0-C5,Retiring,24.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.518177726,S0-C5,Frontend_Bound.Frontend_Latency,24.89,% Slots,,rs_events.empty_end,0.00,5.36,
78.518177726,S0-C5,Frontend_Bound.Frontend_Bandwidth,30.19,% Slots,,,0.00,5.37,
78.518177726,S0-C5,Backend_Bound.Memory_Bound,19.64,% Slots,,,0.00,5.09,
78.518177726,S0-C5,Backend_Bound.Core_Bound,20.67,% Slots,,,0.00,5.09,
78.518177726,S0-C5,Retiring.Microcode_Sequencer,10.63,% Slots,,idq.ms_uops,0.00,5.36,
78.518177726,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.36,
78.518177726,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
78.518177726,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.85,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
78.518177726,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
78.518177726,S0-C6,Frontend_Bound,24.44,% Slots,,,0.00,5.37,
78.518177726,S0-C6,Backend_Bound,45.06,% Slots,,,0.00,5.37,
78.518177726,S0-C6,Retiring,25.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.518177726,S0-C6,Frontend_Bound.Frontend_Latency,29.01,% Slots,,rs_events.empty_end,0.00,5.36,
78.518177726,S0-C6,Frontend_Bound.Frontend_Bandwidth,24.78,% Slots,,,0.00,5.37,
78.518177726,S0-C6,Backend_Bound.Memory_Bound,15.35,% Slots,,,0.00,5.09,
78.518177726,S0-C6,Backend_Bound.Core_Bound,29.71,% Slots,,,0.00,5.09,
78.518177726,S0-C6,Retiring.Microcode_Sequencer,11.14,% Slots,,idq.ms_uops,0.00,5.36,
78.518177726,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.51,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
78.518177726,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.22,% Clocks,,,0.00,5.35,<==
78.518177726,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
78.518177726,S0-C7,Backend_Bound,37.74,% Slots,,,0.00,5.37,
78.518177726,S0-C7,Backend_Bound.Memory_Bound,13.51,% Slots,,,0.00,5.09,
78.518177726,S0-C7,Backend_Bound.Core_Bound,24.23,% Slots,,,0.00,5.09,
78.518177726,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.42,% Clocks,,,0.00,5.35,<==
78.518177726,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
78.518177726,S1-C0,Frontend_Bound,20.37,% Slots,,,0.00,5.36,
78.518177726,S1-C0,Backend_Bound,25.90,% Slots,,,0.00,5.36,
78.518177726,S1-C0,Retiring,44.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.518177726,S1-C0,Backend_Bound.Core_Bound,16.58,% Slots,,,0.00,5.09,
78.518177726,S1-C0,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.36,<==
78.518177726,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.26,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
78.518177726,S1-C1,Frontend_Bound,22.37,% Slots,,,0.00,5.36,
78.518177726,S1-C1,Backend_Bound,24.71,% Slots,,,0.00,5.36,
78.518177726,S1-C1,Retiring,50.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.518177726,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.70,% Slots,,,0.00,5.36,
78.518177726,S1-C1,Backend_Bound.Core_Bound,18.00,% Slots,,,0.00,5.09,
78.518177726,S1-C1,Retiring.Microcode_Sequencer,10.93,% Slots,,idq.ms_uops,0.00,5.36,<==
78.518177726,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.76,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.57,% Core_Clocks,,,0.00,5.1,
78.518177726,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.36,% Core_Clocks,,,0.00,5.36,
78.518177726,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.24,% Clocks,,,0.00,5.36,
78.518177726,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
78.518177726,S1-C2,Frontend_Bound,41.26,% Slots,,,0.00,5.35,
78.518177726,S1-C2,Backend_Bound,34.53,% Slots,,,0.00,5.35,
78.518177726,S1-C2,Retiring,18.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
78.518177726,S1-C2,Frontend_Bound.Frontend_Latency,53.73,% Slots,,rs_events.empty_end,0.00,5.35,
78.518177726,S1-C2,Backend_Bound.Memory_Bound,30.84,% Slots,,,0.00,5.09,
78.518177726,S1-C2,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.37,
78.518177726,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.39,% Clocks,,,0.00,5.36,
78.518177726,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
78.518177726,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.48,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
78.518177726,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
78.518177726,S1-C3,Frontend_Bound,28.55,% Slots,,,0.00,5.36,
78.518177726,S1-C3,Backend_Bound,18.11,% Slots,,,0.00,5.36,
78.518177726,S1-C3,Retiring,45.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.518177726,S1-C3,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.36,
78.518177726,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.88,% Slots,,,0.00,5.36,
78.518177726,S1-C3,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.36,<==
78.518177726,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
78.518177726,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.67,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.07,% Core_Clocks,,,0.00,5.09,
78.518177726,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
78.518177726,S1-C4,Frontend_Bound,38.05,% Slots,,,0.00,5.36,
78.518177726,S1-C4,Backend_Bound,37.79,% Slots,,,0.00,5.36,
78.518177726,S1-C4,Retiring,16.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.518177726,S1-C4,Frontend_Bound.Frontend_Latency,39.74,% Slots,,rs_events.empty_end,0.00,5.36,
78.518177726,S1-C4,Backend_Bound.Memory_Bound,66.60,% Slots,,,0.00,5.36,
78.518177726,S1-C4,Retiring.Microcode_Sequencer,11.21,% Slots,,idq.ms_uops,0.00,5.36,
78.518177726,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.36,
78.518177726,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
78.518177726,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.37,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
78.518177726,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
78.518177726,S1-C5,Frontend_Bound,20.53,% Slots,,,0.00,5.36,
78.518177726,S1-C5,Bad_Speculation,10.22,% Slots,,,0.00,5.36,
78.518177726,S1-C5,Backend_Bound,37.18,% Slots,,,0.00,5.36,
78.518177726,S1-C5,Frontend_Bound.Frontend_Bandwidth,57.17,% Slots,,,0.00,5.36,
78.518177726,S1-C5,Bad_Speculation.Branch_Mispredicts,10.11,% Slots,,br_misp_retired.all_branches,0.00,5.09,
78.518177726,S1-C5,Backend_Bound.Memory_Bound,14.66,% Slots,,,0.00,5.36,
78.518177726,S1-C5,Backend_Bound.Core_Bound,22.52,% Slots,,,0.00,5.36,<==
78.518177726,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.31,% Core_Clocks,,,0.00,5.09,
78.518177726,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
78.518177726,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
78.518177726,S1-C6,Frontend_Bound,37.22,% Slots,,,0.00,5.36,
78.518177726,S1-C6,Backend_Bound,39.17,% Slots,,,0.00,5.36,
78.518177726,S1-C6,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.518177726,S1-C6,Frontend_Bound.Frontend_Latency,47.17,% Slots,,rs_events.empty_end,0.00,5.36,
78.518177726,S1-C6,Backend_Bound.Memory_Bound,60.62,% Slots,,,0.00,5.36,
78.518177726,S1-C6,Retiring.Microcode_Sequencer,7.00,% Slots,,idq.ms_uops,0.00,5.36,
78.518177726,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.63,% Clocks,,,0.00,5.36,
78.518177726,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
78.518177726,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.91,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,<==
78.518177726,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
78.518177726,S1-C7,Frontend_Bound,28.46,% Slots,,,0.00,5.36,
78.518177726,S1-C7,Backend_Bound,45.55,% Slots,,,0.00,5.36,
78.518177726,S1-C7,Retiring,12.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.518177726,S1-C7,Frontend_Bound.Frontend_Latency,37.87,% Slots,,rs_events.empty_end,0.00,5.36,
78.518177726,S1-C7,Backend_Bound.Memory_Bound,43.37,% Slots,,,0.00,5.36,
78.518177726,S1-C7,Retiring.Microcode_Sequencer,5.04,% Slots,,idq.ms_uops,0.00,5.36,
78.518177726,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.36,
78.518177726,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
78.518177726,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.36,
78.518177726,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
78.518177726,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
78.518177726,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
78.518177726,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
78.518177726,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
78.518177726,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
78.518177726,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
78.518177726,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
78.518177726,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
78.518177726,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
78.518177726,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
78.518177726,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
78.518177726,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
78.518177726,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
78.518177726,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
78.518177726,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
78.518177726,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
78.518177726,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C0,Backend_Bound,59.23,% Slots,,,0.00,5.35,
80.009432222,S0-C0,Retiring,22.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
80.009432222,S0-C0,Backend_Bound.Memory_Bound,14.28,% Slots,,,0.00,5.35,
80.009432222,S0-C0,Backend_Bound.Core_Bound,44.95,% Slots,,,0.00,5.35,
80.009432222,S0-C0,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.09,
80.009432222,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.74,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
80.009432222,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.01,% Clocks,,,0.00,5.1,<==
80.009432222,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C1,Frontend_Bound,20.44,% Slots,,,0.00,5.35,
80.009432222,S0-C1,Backend_Bound,48.46,% Slots,,,0.00,5.35,
80.009432222,S0-C1,Retiring,29.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
80.009432222,S0-C1,Frontend_Bound.Frontend_Latency,27.26,% Slots,,rs_events.empty_end,0.00,5.35,
80.009432222,S0-C1,Backend_Bound.Memory_Bound,17.44,% Slots,,,0.00,5.35,
80.009432222,S0-C1,Backend_Bound.Core_Bound,31.02,% Slots,,,0.00,5.35,
80.009432222,S0-C1,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.09,
80.009432222,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.09,
80.009432222,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.009432222,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.07,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
80.009432222,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.26,% Clocks,,,0.00,5.1,<==
80.009432222,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C2,Backend_Bound,66.73,% Slots,,,0.00,5.35,
80.009432222,S0-C2,Retiring,25.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
80.009432222,S0-C2,Backend_Bound.Memory_Bound,29.22,% Slots,,,0.00,5.35,
80.009432222,S0-C2,Backend_Bound.Core_Bound,37.50,% Slots,,,0.00,5.35,<==
80.009432222,S0-C2,Retiring.Microcode_Sequencer,10.80,% Slots,,idq.ms_uops,0.00,5.09,
80.009432222,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.29,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
80.009432222,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C3,Frontend_Bound,26.17,% Slots,,,0.00,5.35,
80.009432222,S0-C3,Backend_Bound,47.08,% Slots,,,0.00,5.35,
80.009432222,S0-C3,Retiring,26.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
80.009432222,S0-C3,Frontend_Bound.Frontend_Latency,31.87,% Slots,,rs_events.empty_end,0.00,5.35,
80.009432222,S0-C3,Backend_Bound.Memory_Bound,17.42,% Slots,,,0.00,5.35,
80.009432222,S0-C3,Backend_Bound.Core_Bound,29.66,% Slots,,,0.00,5.35,
80.009432222,S0-C3,Retiring.Microcode_Sequencer,11.02,% Slots,,idq.ms_uops,0.00,5.09,
80.009432222,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.009432222,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.98,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
80.009432222,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.85,% Clocks,,,0.00,5.1,<==
80.009432222,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C4,Frontend_Bound,28.18,% Slots,,,0.00,5.35,
80.009432222,S0-C4,Backend_Bound,43.66,% Slots,,,0.00,5.35,
80.009432222,S0-C4,Retiring,20.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
80.009432222,S0-C4,Frontend_Bound.Frontend_Latency,26.10,% Slots,,rs_events.empty_end,0.00,5.35,
80.009432222,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.16,% Slots,,,0.00,5.35,
80.009432222,S0-C4,Backend_Bound.Memory_Bound,13.92,% Slots,,,0.00,5.35,
80.009432222,S0-C4,Backend_Bound.Core_Bound,29.73,% Slots,,,0.00,5.35,
80.009432222,S0-C4,Retiring.Microcode_Sequencer,9.69,% Slots,,idq.ms_uops,0.00,5.1,
80.009432222,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.009432222,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.58,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
80.009432222,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.57,% Clocks,,,0.00,5.09,<==
80.009432222,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C5,Frontend_Bound,21.81,% Slots,,,0.00,5.35,
80.009432222,S0-C5,Backend_Bound,27.81,% Slots,,,0.00,5.35,
80.009432222,S0-C5,Retiring,45.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
80.009432222,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.79,% Slots,,,0.00,5.35,
80.009432222,S0-C5,Backend_Bound.Core_Bound,19.49,% Slots,,,0.00,5.35,
80.009432222,S0-C5,Retiring.Microcode_Sequencer,9.32,% Slots,,idq.ms_uops,0.00,5.1,<==
80.009432222,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.58,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.03,% Core_Clocks,,,0.00,5.37,
80.009432222,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.65,% Core_Clocks,,,0.00,5.36,
80.009432222,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.72,% Clocks,,,0.00,5.1,
80.009432222,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C6,Frontend_Bound,26.57,% Slots,,,0.00,5.35,
80.009432222,S0-C6,Backend_Bound,41.12,% Slots,,,0.00,5.35,
80.009432222,S0-C6,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
80.009432222,S0-C6,Frontend_Bound.Frontend_Latency,16.77,% Slots,,rs_events.empty_end,0.00,5.35,
80.009432222,S0-C6,Frontend_Bound.Frontend_Bandwidth,32.03,% Slots,,,0.00,5.35,
80.009432222,S0-C6,Backend_Bound.Memory_Bound,13.59,% Slots,,,0.00,5.35,
80.009432222,S0-C6,Backend_Bound.Core_Bound,27.53,% Slots,,,0.00,5.35,
80.009432222,S0-C6,Retiring.Microcode_Sequencer,8.09,% Slots,,idq.ms_uops,0.00,5.09,
80.009432222,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
80.009432222,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.13,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
80.009432222,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.57,% Clocks,,,0.00,5.09,<==
80.009432222,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C7,Backend_Bound,58.75,% Slots,,,0.00,5.36,
80.009432222,S0-C7,Retiring,20.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
80.009432222,S0-C7,Backend_Bound.Memory_Bound,16.98,% Slots,,,0.00,5.36,
80.009432222,S0-C7,Backend_Bound.Core_Bound,41.77,% Slots,,,0.00,5.36,
80.009432222,S0-C7,Retiring.Microcode_Sequencer,9.73,% Slots,,idq.ms_uops,0.00,5.09,
80.009432222,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.61,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
80.009432222,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.75,% Clocks,,,0.00,5.1,<==
80.009432222,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C0,Frontend_Bound,40.92,% Slots,,,0.00,5.36,
80.009432222,S1-C0,Backend_Bound,35.47,% Slots,,,0.00,5.36,
80.009432222,S1-C0,Retiring,19.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
80.009432222,S1-C0,Frontend_Bound.Frontend_Latency,66.61,% Slots,,rs_events.empty_end,0.00,5.35,
80.009432222,S1-C0,Backend_Bound.Memory_Bound,11.54,% Slots,,,0.00,5.35,
80.009432222,S1-C0,Backend_Bound.Core_Bound,23.93,% Slots,,,0.00,5.35,
80.009432222,S1-C0,Retiring.Microcode_Sequencer,7.78,% Slots,,idq.ms_uops,0.00,5.09,
80.009432222,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
80.009432222,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.50,% Clocks,,idq.ms_switches,0.00,5.09,<==
80.009432222,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
80.009432222,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.26,% Clocks,,,0.00,5.1,
80.009432222,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C1,Frontend_Bound,21.37,% Slots,,,0.00,5.36,
80.009432222,S1-C1,Backend_Bound,27.89,% Slots,,,0.00,5.36,
80.009432222,S1-C1,Retiring,48.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
80.009432222,S1-C1,Backend_Bound.Memory_Bound,37.30,% Slots,,,0.00,5.36,
80.009432222,S1-C1,Retiring.Microcode_Sequencer,8.63,% Slots,,idq.ms_uops,0.00,5.1,<==
80.009432222,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.73,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C2,Frontend_Bound,32.67,% Slots,,,0.00,5.36,<==
80.009432222,S1-C2,Backend_Bound,15.08,% Slots,,,0.00,5.36,
80.009432222,S1-C2,Frontend_Bound.Frontend_Latency,17.50,% Slots,,rs_events.empty_end,0.00,5.36,
80.009432222,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.14,% Slots,,,0.00,5.36,
80.009432222,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.09,
80.009432222,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
80.009432222,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.98,% Core_Clocks,,,0.00,5.36,
80.009432222,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C3,Frontend_Bound,20.25,% Slots,,,0.00,5.36,
80.009432222,S1-C3,Backend_Bound,30.12,% Slots,,,0.00,5.36,
80.009432222,S1-C3,Retiring,46.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
80.009432222,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.49,% Slots,,,0.00,5.36,
80.009432222,S1-C3,Backend_Bound.Memory_Bound,10.31,% Slots,,,0.00,5.36,
80.009432222,S1-C3,Backend_Bound.Core_Bound,19.80,% Slots,,,0.00,5.36,
80.009432222,S1-C3,Retiring.Microcode_Sequencer,10.43,% Slots,,idq.ms_uops,0.00,5.09,<==
80.009432222,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.65,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.55,% Core_Clocks,,,0.00,5.36,
80.009432222,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.68,% Clocks,,,0.00,5.1,
80.009432222,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C4,Frontend_Bound,20.88,% Slots,,,0.00,5.36,
80.009432222,S1-C4,Backend_Bound,55.87,% Slots,,,0.00,5.36,
80.009432222,S1-C4,Retiring,16.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
80.009432222,S1-C4,Frontend_Bound.Frontend_Latency,19.03,% Slots,,rs_events.empty_end,0.00,5.36,
80.009432222,S1-C4,Backend_Bound.Memory_Bound,58.17,% Slots,,,0.00,5.36,<==
80.009432222,S1-C4,Retiring.Microcode_Sequencer,11.51,% Slots,,idq.ms_uops,0.00,5.1,
80.009432222,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.48,% Clocks,,,0.00,5.09,
80.009432222,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.009432222,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.23,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
80.009432222,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
80.009432222,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C5,Frontend_Bound,28.38,% Slots,,,0.00,5.37,
80.009432222,S1-C5,Backend_Bound,27.13,% Slots,,,0.00,5.37,
80.009432222,S1-C5,Retiring,39.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
80.009432222,S1-C5,Frontend_Bound.Frontend_Latency,23.05,% Slots,,rs_events.empty_end,0.00,5.36,
80.009432222,S1-C5,Backend_Bound.Memory_Bound,11.29,% Slots,,,0.00,5.36,
80.009432222,S1-C5,Backend_Bound.Core_Bound,15.84,% Slots,,,0.00,5.36,
80.009432222,S1-C5,Retiring.Microcode_Sequencer,6.85,% Slots,,idq.ms_uops,0.00,5.09,<==
80.009432222,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
80.009432222,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.22,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.13,% Clocks,,,0.00,5.1,
80.009432222,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C6,Frontend_Bound,29.81,% Slots,,,0.00,5.37,
80.009432222,S1-C6,Backend_Bound,42.35,% Slots,,,0.00,5.37,
80.009432222,S1-C6,Retiring,18.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
80.009432222,S1-C6,Frontend_Bound.Frontend_Latency,21.32,% Slots,,rs_events.empty_end,0.00,5.36,
80.009432222,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.67,% Slots,,,0.00,5.37,
80.009432222,S1-C6,Backend_Bound.Memory_Bound,17.11,% Slots,,,0.00,5.36,
80.009432222,S1-C6,Backend_Bound.Core_Bound,25.24,% Slots,,,0.00,5.36,
80.009432222,S1-C6,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.09,
80.009432222,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.09,
80.009432222,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
80.009432222,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.49,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.66,% Core_Clocks,,,0.00,5.36,
80.009432222,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
80.009432222,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
80.009432222,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.36,% Clocks,,,0.00,5.1,<==
80.009432222,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C7,Backend_Bound,61.18,% Slots,,,0.00,5.36,
80.009432222,S1-C7,Retiring,13.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
80.009432222,S1-C7,Retiring.Microcode_Sequencer,8.26,% Slots,,idq.ms_uops,0.00,5.09,
80.009432222,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.87,% Clocks,,idq.ms_switches,0.00,5.09,
80.009432222,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
80.009432222,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
80.009432222,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
80.009432222,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
81.550767661,S0-C0,Frontend_Bound,25.42,% Slots,,,0.00,5.2,
81.550767661,S0-C0,Backend_Bound,41.55,% Slots,,,0.00,5.2,
81.550767661,S0-C0,Retiring,30.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
81.550767661,S0-C0,Backend_Bound.Core_Bound,32.02,% Slots,,,0.00,5.19,
81.550767661,S0-C0,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.46,
81.550767661,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.25,% Clocks,,idq.ms_switches,0.00,5.45,
81.550767661,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.43,% Clocks,,,0.00,5.19,<==
81.550767661,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C1,Frontend_Bound,22.02,% Slots,,,0.00,5.2,
81.550767661,S0-C1,Backend_Bound,46.92,% Slots,,,0.00,5.2,
81.550767661,S0-C1,Retiring,21.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
81.550767661,S0-C1,Backend_Bound.Core_Bound,38.36,% Slots,,,0.00,5.19,<==
81.550767661,S0-C1,Retiring.Microcode_Sequencer,9.84,% Slots,,idq.ms_uops,0.00,5.46,
81.550767661,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.66,% Clocks,,idq.ms_switches,0.00,5.45,
81.550767661,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C2,Backend_Bound,54.31,% Slots,,,0.00,5.2,
81.550767661,S0-C2,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
81.550767661,S0-C2,Backend_Bound.Memory_Bound,10.35,% Slots,,,0.00,5.19,
81.550767661,S0-C2,Backend_Bound.Core_Bound,43.95,% Slots,,,0.00,5.19,<==
81.550767661,S0-C2,Retiring.Microcode_Sequencer,9.42,% Slots,,idq.ms_uops,0.00,5.46,
81.550767661,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.24,% Clocks,,idq.ms_switches,0.00,5.45,
81.550767661,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
81.550767661,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C3,Backend_Bound,53.96,% Slots,,,0.00,5.2,
81.550767661,S0-C3,Retiring,24.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
81.550767661,S0-C3,Backend_Bound.Memory_Bound,10.88,% Slots,,,0.00,5.19,
81.550767661,S0-C3,Backend_Bound.Core_Bound,43.08,% Slots,,,0.00,5.19,<==
81.550767661,S0-C3,Retiring.Microcode_Sequencer,8.16,% Slots,,idq.ms_uops,0.00,5.46,
81.550767661,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.59,% Clocks,,idq.ms_switches,0.00,5.46,
81.550767661,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
81.550767661,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C4,Frontend_Bound,23.40,% Slots,,,0.00,5.2,
81.550767661,S0-C4,Backend_Bound,45.36,% Slots,,,0.00,5.2,
81.550767661,S0-C4,Retiring,22.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
81.550767661,S0-C4,Backend_Bound.Core_Bound,36.91,% Slots,,,0.00,5.19,<==
81.550767661,S0-C4,Retiring.Microcode_Sequencer,10.17,% Slots,,idq.ms_uops,0.00,5.46,
81.550767661,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.35,% Clocks,,idq.ms_switches,0.00,5.46,
81.550767661,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C5,Frontend_Bound,21.88,% Slots,,,0.00,5.2,
81.550767661,S0-C5,Backend_Bound,46.47,% Slots,,,0.00,5.2,
81.550767661,S0-C5,Retiring,26.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
81.550767661,S0-C5,Backend_Bound.Core_Bound,38.03,% Slots,,,0.00,5.19,<==
81.550767661,S0-C5,Retiring.Microcode_Sequencer,11.91,% Slots,,idq.ms_uops,0.00,5.46,
81.550767661,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.92,% Clocks,,idq.ms_switches,0.00,5.45,
81.550767661,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C6,Backend_Bound,54.65,% Slots,,,0.00,5.2,
81.550767661,S0-C6,Retiring,25.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
81.550767661,S0-C6,Backend_Bound.Memory_Bound,10.43,% Slots,,,0.00,5.19,
81.550767661,S0-C6,Backend_Bound.Core_Bound,44.22,% Slots,,,0.00,5.19,<==
81.550767661,S0-C6,Retiring.Microcode_Sequencer,11.72,% Slots,,idq.ms_uops,0.00,5.46,
81.550767661,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.97,% Clocks,,idq.ms_switches,0.00,5.45,
81.550767661,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
81.550767661,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C7,Frontend_Bound,21.79,% Slots,,,0.00,5.2,
81.550767661,S0-C7,Backend_Bound,45.65,% Slots,,,0.00,5.2,
81.550767661,S0-C7,Retiring,25.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
81.550767661,S0-C7,Backend_Bound.Core_Bound,37.19,% Slots,,,0.00,5.19,<==
81.550767661,S0-C7,Retiring.Microcode_Sequencer,11.31,% Slots,,idq.ms_uops,0.00,5.46,
81.550767661,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.72,% Clocks,,idq.ms_switches,0.00,5.45,
81.550767661,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C0,Frontend_Bound,47.57,% Slots,,,0.00,5.19,
81.550767661,S1-C0,Backend_Bound,29.00,% Slots,,,0.00,5.19,
81.550767661,S1-C0,Retiring,13.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
81.550767661,S1-C0,Frontend_Bound.Frontend_Latency,43.57,% Slots,,rs_events.empty_end,0.00,5.19,
81.550767661,S1-C0,Backend_Bound.Core_Bound,20.32,% Slots,,,0.00,5.19,
81.550767661,S1-C0,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.46,
81.550767661,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.39,% Clocks,,,0.00,5.45,
81.550767661,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.70,% Clocks,,itlb_misses.walk_completed,0.00,5.45,
81.550767661,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
81.550767661,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.55,% Clocks,,idq.ms_switches,0.00,5.45,
81.550767661,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C1,Frontend_Bound,46.29,% Slots,,,0.00,5.19,
81.550767661,S1-C1,Backend_Bound,31.43,% Slots,,,0.00,5.19,
81.550767661,S1-C1,Retiring,12.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
81.550767661,S1-C1,Frontend_Bound.Frontend_Latency,63.25,% Slots,,rs_events.empty_end,0.00,5.19,
81.550767661,S1-C1,Backend_Bound.Memory_Bound,36.96,% Slots,,,0.00,5.19,
81.550767661,S1-C1,Retiring.Microcode_Sequencer,6.13,% Slots,,idq.ms_uops,0.00,5.45,
81.550767661,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.07,% Clocks,,itlb_misses.walk_completed,0.00,5.45,
81.550767661,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
81.550767661,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,28.23,% Clocks,,idq.ms_switches,0.00,5.45,<==
81.550767661,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
81.550767661,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
81.550767661,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C2,Frontend_Bound,34.93,% Slots,,,0.00,5.19,
81.550767661,S1-C2,Backend_Bound,15.38,% Slots,,,0.00,5.19,
81.550767661,S1-C2,Frontend_Bound.Frontend_Latency,20.20,% Slots,,rs_events.empty_end,0.00,5.19,<==
81.550767661,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.03,% Slots,,,0.00,5.19,
81.550767661,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.45,
81.550767661,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
81.550767661,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.49,% Core_Clocks,,,0.00,5.2,
81.550767661,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C3,Frontend_Bound,32.89,% Slots,,,0.00,5.19,
81.550767661,S1-C3,Backend_Bound,17.57,% Slots,,,0.00,5.19,
81.550767661,S1-C3,Frontend_Bound.Frontend_Latency,18.63,% Slots,,rs_events.empty_end,0.00,5.19,<==
81.550767661,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.10,% Slots,,,0.00,5.19,
81.550767661,S1-C3,Backend_Bound.Memory_Bound,18.72,% Slots,,,0.00,5.19,
81.550767661,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.35,% Clocks,,,0.00,5.45,
81.550767661,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
81.550767661,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.44,% Core_Clocks,,,0.00,5.2,
81.550767661,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
81.550767661,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C4,Frontend_Bound,33.23,% Slots,,,0.00,5.19,
81.550767661,S1-C4,Backend_Bound,41.72,% Slots,,,0.00,5.19,<==
81.550767661,S1-C4,Retiring,18.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
81.550767661,S1-C4,Frontend_Bound.Frontend_Latency,46.09,% Slots,,rs_events.empty_end,0.00,5.19,
81.550767661,S1-C4,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.45,
81.550767661,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.14,% Clocks,,,0.00,5.46,
81.550767661,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
81.550767661,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.66,% Clocks,,idq.ms_switches,0.00,5.46,
81.550767661,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C5,Frontend_Bound,21.95,% Slots,,,0.00,5.19,
81.550767661,S1-C5,Backend_Bound,23.96,% Slots,,,0.00,5.19,
81.550767661,S1-C5,Retiring,50.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
81.550767661,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.35,% Slots,,,0.00,5.19,
81.550767661,S1-C5,Backend_Bound.Core_Bound,15.71,% Slots,,,0.00,5.19,
81.550767661,S1-C5,Retiring.Microcode_Sequencer,10.55,% Slots,,idq.ms_uops,0.00,5.45,<==
81.550767661,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.43,% Clocks,,idq.ms_switches,0.00,5.46,
81.550767661,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.22,% Core_Clocks,,,0.00,5.19,
81.550767661,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.26,% Core_Clocks,,,0.00,5.19,
81.550767661,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.23,% Clocks,,,0.00,5.19,
81.550767661,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C6,Frontend_Bound,37.58,% Slots,,,0.00,5.19,
81.550767661,S1-C6,Backend_Bound,31.24,% Slots,,,0.00,5.19,
81.550767661,S1-C6,Retiring,19.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
81.550767661,S1-C6,Frontend_Bound.Frontend_Latency,34.09,% Slots,,rs_events.empty_end,0.00,5.19,<==
81.550767661,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.19,
81.550767661,S1-C6,Backend_Bound.Core_Bound,47.26,% Slots,,,0.00,5.19,
81.550767661,S1-C6,Retiring.Microcode_Sequencer,9.83,% Slots,,idq.ms_uops,0.00,5.46,
81.550767661,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.45,
81.550767661,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
81.550767661,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.68,% Clocks,,idq.ms_switches,0.00,5.45,
81.550767661,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.17,% Core_Clocks,,,0.00,5.2,
81.550767661,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.64,% Clocks,,,0.00,5.19,
81.550767661,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C7,Frontend_Bound,44.52,% Slots,,,0.00,5.19,
81.550767661,S1-C7,Backend_Bound,32.02,% Slots,,,0.00,5.19,
81.550767661,S1-C7,Retiring,13.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
81.550767661,S1-C7,Frontend_Bound.Frontend_Latency,48.18,% Slots,,rs_events.empty_end,0.00,5.19,
81.550767661,S1-C7,Backend_Bound.Memory_Bound,20.62,% Slots,,,0.00,5.19,
81.550767661,S1-C7,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.19,
81.550767661,S1-C7,Retiring.Microcode_Sequencer,8.67,% Slots,,idq.ms_uops,0.00,5.45,
81.550767661,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.23,% Clocks,,,0.00,5.46,
81.550767661,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
81.550767661,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.77,% Clocks,,idq.ms_switches,0.00,5.46,
81.550767661,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
81.550767661,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.20,% Clocks,,,0.00,5.19,
81.550767661,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
81.550767661,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
81.550767661,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
83.044236787,S0-C0,Frontend_Bound.Frontend_Bandwidth,29.61,% Slots,,,0.00,5.08,
83.044236787,S0-C0,Backend_Bound.Core_Bound,36.44,% Slots,,,0.00,5.34,<==
83.044236787,S0-C0,Retiring.Microcode_Sequencer,10.24,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S0-C0,Backend_Bound,46.18,% Slots,,,0.00,5.36,
83.044236787,S0-C0,Retiring,34.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.41,% Clocks,,idq.ms_switches,0.00,5.09,
83.044236787,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.92,% Core_Clocks,,,0.00,5.35,
83.044236787,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C1,Frontend_Bound,22.38,% Slots,,,0.00,5.35,
83.044236787,S0-C1,Backend_Bound,45.09,% Slots,,,0.00,5.35,
83.044236787,S0-C1,Retiring,26.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S0-C1,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.34,
83.044236787,S0-C1,Backend_Bound.Core_Bound,34.09,% Slots,,,0.00,5.34,<==
83.044236787,S0-C1,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.92,% Clocks,,idq.ms_switches,0.00,5.09,
83.044236787,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
83.044236787,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C2,Frontend_Bound.Frontend_Bandwidth,35.38,% Slots,,,0.00,5.08,
83.044236787,S0-C2,Backend_Bound.Core_Bound,42.61,% Slots,,,0.00,5.35,<==
83.044236787,S0-C2,Retiring.Microcode_Sequencer,8.95,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S0-C2,Backend_Bound,51.80,% Slots,,,0.00,5.36,
83.044236787,S0-C2,Retiring,24.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.21,% Clocks,,idq.ms_switches,0.00,5.08,
83.044236787,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C3,Frontend_Bound,20.23,% Slots,,,0.00,5.36,
83.044236787,S0-C3,Backend_Bound,47.73,% Slots,,,0.00,5.36,
83.044236787,S0-C3,Retiring,24.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S0-C3,Frontend_Bound.Frontend_Bandwidth,23.71,% Slots,,,0.00,5.36,
83.044236787,S0-C3,Backend_Bound.Core_Bound,38.78,% Slots,,,0.00,5.34,<==
83.044236787,S0-C3,Retiring.Microcode_Sequencer,9.19,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.09,
83.044236787,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C4,Frontend_Bound,20.82,% Slots,,,0.00,5.35,
83.044236787,S0-C4,Backend_Bound,47.26,% Slots,,,0.00,5.35,
83.044236787,S0-C4,Retiring,22.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S0-C4,Frontend_Bound.Frontend_Bandwidth,23.08,% Slots,,,0.00,5.35,
83.044236787,S0-C4,Backend_Bound.Core_Bound,38.98,% Slots,,,0.00,5.34,<==
83.044236787,S0-C4,Retiring.Microcode_Sequencer,7.94,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.93,% Clocks,,idq.ms_switches,0.00,5.09,
83.044236787,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C5,Backend_Bound,64.31,% Slots,,,0.00,5.36,
83.044236787,S0-C5,Retiring,22.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S0-C5,Backend_Bound.Memory_Bound,10.83,% Slots,,,0.00,5.34,
83.044236787,S0-C5,Backend_Bound.Core_Bound,53.48,% Slots,,,0.00,5.34,<==
83.044236787,S0-C5,Retiring.Microcode_Sequencer,8.68,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.08,
83.044236787,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
83.044236787,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C6,Frontend_Bound,22.76,% Slots,,,0.00,5.36,
83.044236787,S0-C6,Backend_Bound,42.92,% Slots,,,0.00,5.36,
83.044236787,S0-C6,Retiring,23.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S0-C6,Frontend_Bound.Frontend_Bandwidth,45.64,% Slots,,,0.00,5.36,
83.044236787,S0-C6,Backend_Bound.Core_Bound,35.51,% Slots,,,0.00,5.35,<==
83.044236787,S0-C6,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.62,% Clocks,,idq.ms_switches,0.00,5.09,
83.044236787,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C7,Frontend_Bound.Frontend_Bandwidth,24.05,% Slots,,,0.00,5.36,
83.044236787,S0-C7,Backend_Bound.Core_Bound,45.50,% Slots,,,0.00,5.35,<==
83.044236787,S0-C7,Retiring.Microcode_Sequencer,6.95,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S0-C7,Backend_Bound,55.27,% Slots,,,0.00,5.36,
83.044236787,S0-C7,Retiring,21.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.39,% Clocks,,idq.ms_switches,0.00,5.09,
83.044236787,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C0,Frontend_Bound,29.31,% Slots,,,0.00,5.35,
83.044236787,S1-C0,Bad_Speculation,16.90,% Slots,,,0.00,5.35,
83.044236787,S1-C0,Backend_Bound,25.71,% Slots,,,0.00,5.35,
83.044236787,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.35,
83.044236787,S1-C0,Bad_Speculation.Branch_Mispredicts,16.60,% Slots,,br_misp_retired.all_branches,0.00,5.35,
83.044236787,S1-C0,Backend_Bound.Core_Bound,20.22,% Slots,,,0.00,5.35,
83.044236787,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.83,% Core_Clocks,,,0.00,5.35,<==
83.044236787,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.35,% Core_Clocks,,,0.00,5.35,
83.044236787,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C1,Frontend_Bound,50.20,% Slots,,,0.00,5.35,
83.044236787,S1-C1,Backend_Bound,27.00,% Slots,,,0.00,5.35,
83.044236787,S1-C1,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S1-C1,Frontend_Bound.Frontend_Latency,43.76,% Slots,,rs_events.empty_end,0.00,5.35,
83.044236787,S1-C1,Backend_Bound.Core_Bound,20.34,% Slots,,,0.00,5.35,
83.044236787,S1-C1,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.91,% Clocks,,,0.00,5.08,
83.044236787,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
83.044236787,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.55,% Clocks,,idq.ms_switches,0.00,5.08,
83.044236787,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C2,Frontend_Bound,44.33,% Slots,,,0.00,5.36,
83.044236787,S1-C2,Backend_Bound,32.54,% Slots,,,0.00,5.36,
83.044236787,S1-C2,Retiring,28.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S1-C2,Frontend_Bound.Frontend_Latency,54.34,% Slots,,rs_events.empty_end,0.00,5.34,<==
83.044236787,S1-C2,Backend_Bound.Core_Bound,26.70,% Slots,,,0.00,5.34,
83.044236787,S1-C2,Retiring.Microcode_Sequencer,10.00,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.46,% Clocks,,,0.00,5.09,
83.044236787,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
83.044236787,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.01,% Clocks,,idq.ms_switches,0.00,5.09,
83.044236787,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C3,Frontend_Bound,32.38,% Slots,,,0.00,5.35,<==
83.044236787,S1-C3,Backend_Bound,14.41,% Slots,,,0.00,5.35,
83.044236787,S1-C3,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.35,
83.044236787,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.68,% Slots,,,0.00,5.35,
83.044236787,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.08,
83.044236787,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
83.044236787,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.40,% Core_Clocks,,,0.00,5.35,
83.044236787,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C4,Frontend_Bound,48.94,% Slots,,,0.00,5.34,
83.044236787,S1-C4,Backend_Bound,29.25,% Slots,,,0.00,5.34,
83.044236787,S1-C4,Retiring,22.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S1-C4,Frontend_Bound.Frontend_Latency,43.19,% Slots,,rs_events.empty_end,0.00,5.34,<==
83.044236787,S1-C4,Backend_Bound.Core_Bound,21.74,% Slots,,,0.00,5.34,
83.044236787,S1-C4,Retiring.Microcode_Sequencer,8.22,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.09,% Clocks,,,0.00,5.09,
83.044236787,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.74,% Clocks,,itlb_misses.walk_completed,0.00,5.09,
83.044236787,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
83.044236787,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.78,% Clocks,,idq.ms_switches,0.00,5.09,
83.044236787,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.93,% Clocks,,,0.00,5.08,
83.044236787,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C5,Frontend_Bound,21.31,% Slots,,,0.00,5.35,
83.044236787,S1-C5,Backend_Bound,24.43,% Slots,,,0.00,5.35,
83.044236787,S1-C5,Retiring,48.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S1-C5,Backend_Bound.Core_Bound,15.65,% Slots,,,0.00,5.35,
83.044236787,S1-C5,Retiring.Microcode_Sequencer,10.02,% Slots,,idq.ms_uops,0.00,5.08,<==
83.044236787,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.64,% Clocks,,idq.ms_switches,0.00,5.08,
83.044236787,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.00,% Clocks,,,0.00,5.09,
83.044236787,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C6,Frontend_Bound,39.62,% Slots,,,0.00,5.35,
83.044236787,S1-C6,Backend_Bound,36.37,% Slots,,,0.00,5.35,
83.044236787,S1-C6,Retiring,19.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S1-C6,Frontend_Bound.Frontend_Latency,42.58,% Slots,,rs_events.empty_end,0.00,5.35,<==
83.044236787,S1-C6,Backend_Bound.Memory_Bound,11.59,% Slots,,,0.00,5.35,
83.044236787,S1-C6,Backend_Bound.Core_Bound,24.78,% Slots,,,0.00,5.35,
83.044236787,S1-C6,Retiring.Microcode_Sequencer,7.23,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.20,% Clocks,,,0.00,5.09,
83.044236787,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
83.044236787,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.18,% Clocks,,idq.ms_switches,0.00,5.09,
83.044236787,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
83.044236787,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
83.044236787,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C7,Frontend_Bound,40.25,% Slots,,,0.00,5.35,
83.044236787,S1-C7,Backend_Bound,35.73,% Slots,,,0.00,5.35,
83.044236787,S1-C7,Retiring,27.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
83.044236787,S1-C7,Frontend_Bound.Frontend_Latency,30.49,% Slots,,rs_events.empty_end,0.00,5.35,<==
83.044236787,S1-C7,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.35,
83.044236787,S1-C7,Backend_Bound.Core_Bound,25.66,% Slots,,,0.00,5.35,
83.044236787,S1-C7,Retiring.Microcode_Sequencer,9.77,% Slots,,idq.ms_uops,0.00,5.08,
83.044236787,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.08,
83.044236787,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
83.044236787,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.70,% Clocks,,idq.ms_switches,0.00,5.08,
83.044236787,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
83.044236787,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
83.044236787,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
84.534129128,S0-C0,Frontend_Bound,20.11,% Slots,,,0.00,5.1,
84.534129128,S0-C0,Backend_Bound,26.36,% Slots,,,0.00,5.1,
84.534129128,S0-C0,Retiring,39.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
84.534129128,S0-C0,Frontend_Bound.Frontend_Latency,15.62,% Slots,,rs_events.empty_end,0.00,5.1,
84.534129128,S0-C0,Backend_Bound.Memory_Bound,18.70,% Slots,,,0.00,5.1,
84.534129128,S0-C0,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.38,<==
84.534129128,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.37,
84.534129128,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
84.534129128,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.84,% Clocks,,idq.ms_switches,0.00,5.37,
84.534129128,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C1,Frontend_Bound,34.23,% Slots,,,0.00,5.1,
84.534129128,S0-C1,Backend_Bound,40.94,% Slots,,,0.00,5.1,
84.534129128,S0-C1,Retiring,16.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
84.534129128,S0-C1,Frontend_Bound.Frontend_Latency,32.00,% Slots,,rs_events.empty_end,0.00,5.1,
84.534129128,S0-C1,Backend_Bound.Memory_Bound,28.55,% Slots,,,0.00,5.1,
84.534129128,S0-C1,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.1,
84.534129128,S0-C1,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.37,
84.534129128,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.33,% Clocks,,,0.00,5.38,
84.534129128,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
84.534129128,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.38,% Clocks,,idq.ms_switches,0.00,5.38,
84.534129128,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
84.534129128,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,101.02,% Clocks,,,0.00,5.17,
84.534129128,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C2,Frontend_Bound,37.25,% Slots,,,0.00,5.11,
84.534129128,S0-C2,Backend_Bound,34.40,% Slots,,,0.00,5.11,
84.534129128,S0-C2,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
84.534129128,S0-C2,Frontend_Bound.Frontend_Latency,33.80,% Slots,,rs_events.empty_end,0.00,5.11,
84.534129128,S0-C2,Backend_Bound.Memory_Bound,17.83,% Slots,,,0.00,5.11,
84.534129128,S0-C2,Backend_Bound.Core_Bound,16.57,% Slots,,,0.00,5.11,
84.534129128,S0-C2,Retiring.Microcode_Sequencer,8.02,% Slots,,idq.ms_uops,0.00,5.38,
84.534129128,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.38,
84.534129128,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
84.534129128,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.98,% Clocks,,idq.ms_switches,0.00,5.38,<==
84.534129128,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
84.534129128,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
84.534129128,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,99.27,% Clocks,,,0.00,5.18,
84.534129128,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C3,Frontend_Bound,29.00,% Slots,,,0.00,5.1,
84.534129128,S0-C3,Backend_Bound,41.21,% Slots,,,0.00,5.1,<==
84.534129128,S0-C3,Retiring,16.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
84.534129128,S0-C3,Frontend_Bound.Frontend_Latency,34.34,% Slots,,rs_events.empty_end,0.00,5.1,
84.534129128,S0-C3,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.39,
84.534129128,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.24,% Clocks,,,0.00,5.37,
84.534129128,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
84.534129128,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.63,% Clocks,,idq.ms_switches,0.00,5.37,
84.534129128,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C4,Frontend_Bound,24.81,% Slots,,,0.00,5.11,
84.534129128,S0-C4,Backend_Bound,44.39,% Slots,,,0.00,5.11,
84.534129128,S0-C4,Frontend_Bound.Frontend_Latency,36.56,% Slots,,rs_events.empty_end,0.00,5.11,
84.534129128,S0-C4,Backend_Bound.Memory_Bound,42.76,% Slots,,,0.00,5.11,
84.534129128,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.38,
84.534129128,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
84.534129128,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
84.534129128,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C5,Frontend_Bound,36.36,% Slots,,,0.00,5.1,
84.534129128,S0-C5,Backend_Bound,37.28,% Slots,,,0.00,5.1,
84.534129128,S0-C5,Retiring,30.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
84.534129128,S0-C5,Frontend_Bound.Frontend_Latency,43.06,% Slots,,rs_events.empty_end,0.00,5.1,
84.534129128,S0-C5,Backend_Bound.Memory_Bound,69.05,% Slots,,,0.00,5.1,
84.534129128,S0-C5,Retiring.Microcode_Sequencer,2.86,% Slots,,idq.ms_uops,0.00,5.38,
84.534129128,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.09,% Clocks,,,0.00,5.38,
84.534129128,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
84.534129128,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.75,% Clocks,,idq.ms_switches,0.00,5.38,
84.534129128,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
84.534129128,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C6,Frontend_Bound,34.69,% Slots,,,0.00,5.1,
84.534129128,S0-C6,Backend_Bound,41.31,% Slots,,,0.00,5.1,
84.534129128,S0-C6,Retiring,14.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
84.534129128,S0-C6,Frontend_Bound.Frontend_Latency,50.25,% Slots,,rs_events.empty_end,0.00,5.1,
84.534129128,S0-C6,Backend_Bound.Memory_Bound,27.32,% Slots,,,0.00,5.1,
84.534129128,S0-C6,Backend_Bound.Core_Bound,13.99,% Slots,,,0.00,5.1,
84.534129128,S0-C6,Retiring.Microcode_Sequencer,8.21,% Slots,,idq.ms_uops,0.00,5.38,
84.534129128,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.43,% Clocks,,,0.00,5.37,
84.534129128,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
84.534129128,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.20,% Clocks,,idq.ms_switches,0.00,5.37,
84.534129128,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
84.534129128,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C7,Frontend_Bound,34.46,% Slots,,,0.00,5.11,
84.534129128,S0-C7,Backend_Bound,38.72,% Slots,,,0.00,5.11,<==
84.534129128,S0-C7,Frontend_Bound.Frontend_Latency,24.83,% Slots,,rs_events.empty_end,0.00,5.11,
84.534129128,S0-C7,Backend_Bound.Memory_Bound,18.80,% Slots,,,0.00,5.11,
84.534129128,S0-C7,Backend_Bound.Core_Bound,19.93,% Slots,,,0.00,5.11,
84.534129128,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.38,
84.534129128,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
84.534129128,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
84.534129128,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C0,Frontend_Bound,38.22,% Slots,,,0.00,5.1,
84.534129128,S1-C0,Backend_Bound,39.49,% Slots,,,0.00,5.1,
84.534129128,S1-C0,Backend_Bound.Core_Bound,45.71,% Slots,,,0.00,5.1,
84.534129128,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
84.534129128,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.51,% Clocks,,,0.00,5.37,<==
84.534129128,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C1,Frontend_Bound,37.17,% Slots,,,0.00,5.1,
84.534129128,S1-C1,Backend_Bound,38.92,% Slots,,,0.00,5.1,
84.534129128,S1-C1,Retiring,15.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
84.534129128,S1-C1,Frontend_Bound.Frontend_Latency,92.84,% Slots,,rs_events.empty_end,0.00,5.1,
84.534129128,S1-C1,Backend_Bound.Core_Bound,100.71,% Slots,,,0.00,5.1,<==
84.534129128,S1-C1,Retiring.Microcode_Sequencer,8.37,% Slots,,idq.ms_uops,0.00,5.38,
84.534129128,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.38,
84.534129128,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
84.534129128,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.82,% Clocks,,idq.ms_switches,0.00,5.38,
84.534129128,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C2,Frontend_Bound,40.24,% Slots,,,0.00,5.1,
84.534129128,S1-C2,Backend_Bound,36.57,% Slots,,,0.00,5.1,
84.534129128,S1-C2,Backend_Bound.Core_Bound,46.47,% Slots,,,0.00,5.1,
84.534129128,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.53,% Clocks,,,0.00,5.38,
84.534129128,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
84.534129128,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.19,% Clocks,,,0.00,5.37,
84.534129128,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C3,Frontend_Bound,34.53,% Slots,,,0.00,5.1,<==
84.534129128,S1-C3,Backend_Bound,14.81,% Slots,,,0.00,5.1,
84.534129128,S1-C3,Frontend_Bound.Frontend_Latency,18.92,% Slots,,rs_events.empty_end,0.00,5.1,
84.534129128,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.61,% Slots,,,0.00,5.1,
84.534129128,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.38,
84.534129128,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
84.534129128,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.03,% Core_Clocks,,,0.00,5.11,
84.534129128,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C4,Frontend_Bound,26.00,% Slots,,,0.00,5.1,
84.534129128,S1-C4,Backend_Bound,52.23,% Slots,,,0.00,5.1,
84.534129128,S1-C4,Retiring,17.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
84.534129128,S1-C4,Frontend_Bound.Frontend_Latency,43.29,% Slots,,rs_events.empty_end,0.00,5.1,
84.534129128,S1-C4,Backend_Bound.Core_Bound,74.33,% Slots,,,0.00,5.1,<==
84.534129128,S1-C4,Retiring.Microcode_Sequencer,8.14,% Slots,,idq.ms_uops,0.00,5.37,
84.534129128,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.73,% Clocks,,,0.00,5.38,
84.534129128,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
84.534129128,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.48,% Clocks,,idq.ms_switches,0.00,5.38,
84.534129128,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C5,Frontend_Bound,34.29,% Slots,,,0.00,5.1,
84.534129128,S1-C5,Backend_Bound,41.26,% Slots,,,0.00,5.1,
84.534129128,S1-C5,Retiring,24.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
84.534129128,S1-C5,Frontend_Bound.Frontend_Latency,65.71,% Slots,,rs_events.empty_end,0.00,5.1,
84.534129128,S1-C5,Retiring.Microcode_Sequencer,2.08,% Slots,,idq.ms_uops,0.00,5.38,
84.534129128,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.38,
84.534129128,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
84.534129128,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.08,% Clocks,,idq.ms_switches,0.00,5.38,
84.534129128,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C6,Frontend_Bound,20.52,% Slots,,,0.00,5.11,
84.534129128,S1-C6,Backend_Bound,27.24,% Slots,,,0.00,5.11,
84.534129128,S1-C6,Retiring,48.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
84.534129128,S1-C6,Backend_Bound.Core_Bound,18.19,% Slots,,,0.00,5.11,
84.534129128,S1-C6,Retiring.Microcode_Sequencer,8.67,% Slots,,idq.ms_uops,0.00,5.38,<==
84.534129128,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.56,% Clocks,,idq.ms_switches,0.00,5.38,
84.534129128,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.79,% Clocks,,,0.00,5.36,
84.534129128,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C7,Frontend_Bound,38.32,% Slots,,,0.00,5.1,
84.534129128,S1-C7,Bad_Speculation,12.80,% Slots,,,0.00,5.1,
84.534129128,S1-C7,Backend_Bound,31.40,% Slots,,,0.00,5.1,
84.534129128,S1-C7,Retiring,26.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
84.534129128,S1-C7,Frontend_Bound.Frontend_Latency,84.97,% Slots,,rs_events.empty_end,0.00,5.1,
84.534129128,S1-C7,Bad_Speculation.Branch_Mispredicts,12.48,% Slots,,br_misp_retired.all_branches,0.00,5.1,
84.534129128,S1-C7,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.38,
84.534129128,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.84,% Clocks,,,0.00,5.38,
84.534129128,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
84.534129128,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.47,% Clocks,,idq.ms_switches,0.00,5.38,
84.534129128,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
84.534129128,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
84.534129128,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
84.534129128,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
84.534129128,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
86.02391714,S0-C0,Frontend_Bound,41.29,% Slots,,,0.00,5.36,
86.02391714,S0-C0,Bad_Speculation,14.85,% Slots,,,0.00,5.36,
86.02391714,S0-C0,Backend_Bound,24.61,% Slots,,,0.00,5.36,
86.02391714,S0-C0,Frontend_Bound.Frontend_Latency,18.76,% Slots,,rs_events.empty_end,0.00,5.35,
86.02391714,S0-C0,Bad_Speculation.Branch_Mispredicts,13.97,% Slots,,br_misp_retired.all_branches,0.00,5.36,
86.02391714,S0-C0,Backend_Bound.Memory_Bound,19.68,% Slots,,,0.00,5.09,
86.02391714,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
86.02391714,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
86.02391714,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
86.02391714,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
86.02391714,S0-C1,Frontend_Bound,40.27,% Slots,,,0.00,5.36,
86.02391714,S0-C1,Backend_Bound,34.45,% Slots,,,0.00,5.36,
86.02391714,S0-C1,Retiring,15.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S0-C1,Frontend_Bound.Frontend_Latency,28.09,% Slots,,rs_events.empty_end,0.00,5.36,
86.02391714,S0-C1,Backend_Bound.Memory_Bound,18.90,% Slots,,,0.00,5.09,
86.02391714,S0-C1,Backend_Bound.Core_Bound,15.55,% Slots,,,0.00,5.09,
86.02391714,S0-C1,Retiring.Microcode_Sequencer,10.37,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.89,% Clocks,,,0.00,5.09,
86.02391714,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
86.02391714,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.95,% Clocks,,idq.ms_switches,0.00,5.09,
86.02391714,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
86.02391714,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,25.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
86.02391714,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
86.02391714,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.50,% Clocks,,,0.00,5.37,
86.02391714,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
86.02391714,S0-C2,Frontend_Bound,34.51,% Slots,,,0.00,5.36,
86.02391714,S0-C2,Backend_Bound,34.89,% Slots,,,0.00,5.36,
86.02391714,S0-C2,Retiring,26.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S0-C2,Frontend_Bound.Frontend_Latency,30.03,% Slots,,rs_events.empty_end,0.00,5.36,
86.02391714,S0-C2,Backend_Bound.Core_Bound,62.16,% Slots,,,0.00,5.09,<==
86.02391714,S0-C2,Retiring.Microcode_Sequencer,4.33,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.59,% Clocks,,,0.00,5.1,
86.02391714,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
86.02391714,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.61,% Clocks,,idq.ms_switches,0.00,5.1,
86.02391714,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
86.02391714,S0-C3,Frontend_Bound,41.17,% Slots,,,0.00,5.36,
86.02391714,S0-C3,Bad_Speculation,11.70,% Slots,,,0.00,5.36,
86.02391714,S0-C3,Backend_Bound,29.62,% Slots,,,0.00,5.36,
86.02391714,S0-C3,Frontend_Bound.Frontend_Latency,35.35,% Slots,,rs_events.empty_end,0.00,5.36,
86.02391714,S0-C3,Bad_Speculation.Branch_Mispredicts,11.52,% Slots,,br_misp_retired.all_branches,0.00,5.35,
86.02391714,S0-C3,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.09,
86.02391714,S0-C3,Backend_Bound.Core_Bound,19.30,% Slots,,,0.00,5.09,
86.02391714,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.09,
86.02391714,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
86.02391714,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
86.02391714,S0-C4,Frontend_Bound,38.53,% Slots,,,0.00,5.36,
86.02391714,S0-C4,Backend_Bound,38.47,% Slots,,,0.00,5.36,
86.02391714,S0-C4,Retiring,14.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S0-C4,Frontend_Bound.Frontend_Latency,59.38,% Slots,,rs_events.empty_end,0.00,5.36,
86.02391714,S0-C4,Backend_Bound.Memory_Bound,39.31,% Slots,,,0.00,5.1,
86.02391714,S0-C4,Retiring.Microcode_Sequencer,9.73,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
86.02391714,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.47,% Clocks,,idq.ms_switches,0.00,5.09,
86.02391714,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
86.02391714,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
86.02391714,S0-C5,Frontend_Bound,40.81,% Slots,,,0.00,5.36,
86.02391714,S0-C5,Backend_Bound,35.95,% Slots,,,0.00,5.36,
86.02391714,S0-C5,Retiring,34.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S0-C5,Frontend_Bound.Frontend_Latency,61.68,% Slots,,rs_events.empty_end,0.00,5.35,<==
86.02391714,S0-C5,Backend_Bound.Memory_Bound,20.94,% Slots,,,0.00,5.09,
86.02391714,S0-C5,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.09,
86.02391714,S0-C5,Retiring.Microcode_Sequencer,2.39,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.09,
86.02391714,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
86.02391714,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.35,% Clocks,,idq.ms_switches,0.00,5.09,
86.02391714,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
86.02391714,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
86.02391714,S0-C6,Frontend_Bound,34.77,% Slots,,,0.00,5.36,
86.02391714,S0-C6,Backend_Bound,41.85,% Slots,,,0.00,5.36,
86.02391714,S0-C6,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S0-C6,Frontend_Bound.Frontend_Latency,66.63,% Slots,,rs_events.empty_end,0.00,5.35,
86.02391714,S0-C6,Backend_Bound.Memory_Bound,29.17,% Slots,,,0.00,5.09,
86.02391714,S0-C6,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.09,
86.02391714,S0-C6,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.21,% Clocks,,,0.00,5.1,
86.02391714,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
86.02391714,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.98,% Clocks,,idq.ms_switches,0.00,5.1,
86.02391714,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,<==
86.02391714,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.33,% Clocks,,,0.00,5.37,
86.02391714,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
86.02391714,S0-C7,Frontend_Bound,43.21,% Slots,,,0.00,5.36,
86.02391714,S0-C7,Backend_Bound,31.71,% Slots,,,0.00,5.36,
86.02391714,S0-C7,Retiring,20.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S0-C7,Frontend_Bound.Frontend_Latency,34.52,% Slots,,rs_events.empty_end,0.00,5.36,<==
86.02391714,S0-C7,Backend_Bound.Memory_Bound,22.22,% Slots,,,0.00,5.09,
86.02391714,S0-C7,Retiring.Microcode_Sequencer,9.79,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.09,
86.02391714,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
86.02391714,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.42,% Clocks,,idq.ms_switches,0.00,5.09,
86.02391714,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
86.02391714,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
86.02391714,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
86.02391714,S1-C0,Frontend_Bound,30.71,% Slots,,,0.00,5.36,
86.02391714,S1-C0,Backend_Bound,47.67,% Slots,,,0.00,5.36,
86.02391714,S1-C0,Retiring,20.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S1-C0,Frontend_Bound.Frontend_Latency,21.68,% Slots,,rs_events.empty_end,0.00,5.36,
86.02391714,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.32,% Slots,,,0.00,5.36,
86.02391714,S1-C0,Backend_Bound.Memory_Bound,42.30,% Slots,,,0.00,5.09,<==
86.02391714,S1-C0,Retiring.Microcode_Sequencer,9.86,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.96,% Clocks,,,0.00,5.09,
86.02391714,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
86.02391714,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.78,% Clocks,,idq.ms_switches,0.00,5.09,
86.02391714,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.29,% Core_Clocks,,,0.00,5.36,
86.02391714,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
86.02391714,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
86.02391714,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C1,Frontend_Bound,36.45,% Slots,,,0.00,5.36,
86.02391714,S1-C1,Backend_Bound,39.54,% Slots,,,0.00,5.36,
86.02391714,S1-C1,Retiring,17.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S1-C1,Frontend_Bound.Frontend_Latency,27.98,% Slots,,rs_events.empty_end,0.00,5.36,
86.02391714,S1-C1,Backend_Bound.Memory_Bound,27.17,% Slots,,,0.00,5.09,<==
86.02391714,S1-C1,Backend_Bound.Core_Bound,12.37,% Slots,,,0.00,5.09,
86.02391714,S1-C1,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.09,
86.02391714,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
86.02391714,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.09,
86.02391714,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
86.02391714,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
86.02391714,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.84,% Clocks,,,0.00,5.37,
86.02391714,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C2,Frontend_Bound,36.24,% Slots,,,0.00,5.36,
86.02391714,S1-C2,Backend_Bound,29.40,% Slots,,,0.00,5.36,
86.02391714,S1-C2,Retiring,18.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S1-C2,Frontend_Bound.Frontend_Latency,15.01,% Slots,,rs_events.empty_end,0.00,5.36,
86.02391714,S1-C2,Frontend_Bound.Frontend_Bandwidth,34.69,% Slots,,,0.00,5.36,
86.02391714,S1-C2,Backend_Bound.Memory_Bound,33.64,% Slots,,,0.00,5.09,
86.02391714,S1-C2,Retiring.Microcode_Sequencer,15.14,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.48,% Clocks,,,0.00,5.09,
86.02391714,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
86.02391714,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.30,% Clocks,,idq.ms_switches,0.00,5.09,
86.02391714,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.60,% Core_Clocks,,,0.00,5.36,<==
86.02391714,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
86.02391714,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
86.02391714,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C3,Frontend_Bound,32.73,% Slots,,,0.00,5.36,<==
86.02391714,S1-C3,Backend_Bound,14.34,% Slots,,,0.00,5.36,
86.02391714,S1-C3,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.36,
86.02391714,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.27,% Slots,,,0.00,5.36,
86.02391714,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.09,
86.02391714,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
86.02391714,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.59,% Core_Clocks,,,0.00,5.36,
86.02391714,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C4,Frontend_Bound,36.68,% Slots,,,0.00,5.36,
86.02391714,S1-C4,Backend_Bound,39.39,% Slots,,,0.00,5.36,<==
86.02391714,S1-C4,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S1-C4,Frontend_Bound.Frontend_Latency,24.36,% Slots,,rs_events.empty_end,0.00,5.36,
86.02391714,S1-C4,Backend_Bound.Memory_Bound,20.32,% Slots,,,0.00,5.36,
86.02391714,S1-C4,Backend_Bound.Core_Bound,19.07,% Slots,,,0.00,5.36,
86.02391714,S1-C4,Retiring.Microcode_Sequencer,15.46,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.09,
86.02391714,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
86.02391714,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.09,
86.02391714,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
86.02391714,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
86.02391714,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C5,Frontend_Bound,21.39,% Slots,,,0.00,5.36,
86.02391714,S1-C5,Bad_Speculation,26.77,% Slots,,,0.00,5.36,
86.02391714,S1-C5,Backend_Bound,23.46,% Slots,,,0.00,5.36,
86.02391714,S1-C5,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S1-C5,Frontend_Bound.Frontend_Latency,16.30,% Slots,,rs_events.empty_end,0.00,5.36,
86.02391714,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.36,
86.02391714,S1-C5,Bad_Speculation.Branch_Mispredicts,24.16,% Slots,,br_misp_retired.all_branches,0.00,5.36,<==
86.02391714,S1-C5,Backend_Bound.Core_Bound,55.47,% Slots,,,0.00,5.36,
86.02391714,S1-C5,Retiring.Microcode_Sequencer,15.19,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.11,% Clocks,,,0.00,5.09,
86.02391714,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
86.02391714,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.99,% Clocks,,idq.ms_switches,0.00,5.09,
86.02391714,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.72,% Core_Clocks,,,0.00,5.36,
86.02391714,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.53,% Core_Clocks,,,0.00,5.36,
86.02391714,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C6,Frontend_Bound,31.12,% Slots,,,0.00,5.36,
86.02391714,S1-C6,Bad_Speculation,10.27,% Slots,,,0.00,5.36,
86.02391714,S1-C6,Backend_Bound,34.11,% Slots,,,0.00,5.36,<==
86.02391714,S1-C6,Retiring,19.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S1-C6,Frontend_Bound.Frontend_Latency,18.71,% Slots,,rs_events.empty_end,0.00,5.36,
86.02391714,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.10,% Slots,,,0.00,5.36,
86.02391714,S1-C6,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.36,
86.02391714,S1-C6,Backend_Bound.Memory_Bound,17.71,% Slots,,,0.00,5.36,
86.02391714,S1-C6,Backend_Bound.Core_Bound,16.41,% Slots,,,0.00,5.36,
86.02391714,S1-C6,Retiring.Microcode_Sequencer,15.39,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.51,% Clocks,,,0.00,5.09,
86.02391714,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
86.02391714,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.60,% Clocks,,idq.ms_switches,0.00,5.09,
86.02391714,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
86.02391714,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
86.02391714,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.33,% Clocks,,,0.00,5.37,
86.02391714,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C7,Frontend_Bound,26.18,% Slots,,,0.00,5.36,
86.02391714,S1-C7,Bad_Speculation,19.78,% Slots,,,0.00,5.36,
86.02391714,S1-C7,Backend_Bound,24.37,% Slots,,,0.00,5.36,
86.02391714,S1-C7,Retiring,11.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
86.02391714,S1-C7,Frontend_Bound.Frontend_Bandwidth,24.94,% Slots,,,0.00,5.36,
86.02391714,S1-C7,Bad_Speculation.Branch_Mispredicts,18.43,% Slots,,br_misp_retired.all_branches,0.00,5.36,
86.02391714,S1-C7,Backend_Bound.Core_Bound,29.06,% Slots,,,0.00,5.36,
86.02391714,S1-C7,Retiring.Microcode_Sequencer,7.83,% Slots,,idq.ms_uops,0.00,5.09,
86.02391714,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.85,% Clocks,,idq.ms_switches,0.00,5.09,
86.02391714,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.23,% Core_Clocks,,,0.00,5.36,<==
86.02391714,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.54,% Core_Clocks,,,0.00,5.36,
86.02391714,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
86.02391714,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
86.02391714,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
86.02391714,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
86.02391714,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
86.02391714,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
86.02391714,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
86.02391714,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
86.02391714,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
86.02391714,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
86.02391714,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
