** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=19e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=50e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=9e-6 W=31e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=6e-6 W=10e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=5e-6 W=67e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=5e-6 W=564e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=11e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=5e-6 W=16e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=11e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=16e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=9e-6 W=13e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=2e-6 W=139e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=9e-6 W=86e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=6e-6 W=132e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=9e-6 W=86e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=4e-6 W=4e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=4e-6 W=4e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 91 dB
** Power consumption: 2.33501 mW
** Area: 7142 (mu_m)^2
** Transit frequency: 3.00601 MHz
** Transit frequency with error factor: 3.00429 MHz
** Slew rate: 3.56765 V/mu_s
** Phase margin: 73.9116Â°
** CMRR: 98 dB
** negPSRR: 101 dB
** posPSRR: 96 dB
** VoutMax: 4.52001 V
** VoutMin: 0.180001 V
** VcmMax: 4.92001 V
** VcmMin: 1.44001 V


** Expected Currents: 
** NormalTransistorNmos: 8.30801 muA
** NormalTransistorNmos: 34.9711 muA
** NormalTransistorPmos: -111.547 muA
** NormalTransistorPmos: -4.15399 muA
** NormalTransistorPmos: -4.15499 muA
** NormalTransistorPmos: -4.15399 muA
** NormalTransistorPmos: -4.15499 muA
** NormalTransistorNmos: 8.30701 muA
** NormalTransistorNmos: 8.30801 muA
** NormalTransistorNmos: 4.15301 muA
** NormalTransistorNmos: 4.15301 muA
** NormalTransistorNmos: 293.876 muA
** NormalTransistorPmos: -293.875 muA
** DiodeTransistorNmos: 111.548 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -8.30899 muA
** DiodeTransistorPmos: -34.9719 muA


** Expected Voltages: 
** ibias: 0.581001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.95201  V
** outVoltageBiasXXnXX1: 0.890001  V
** outVoltageBiasXXpXX0: 3.90601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.95201  V
** innerStageBias: 0.224001  V
** innerTransistorStack1Load1: 4.40601  V
** innerTransistorStack2Load1: 4.40601  V
** sourceTransconductance: 1.90601  V


.END