# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Expr01_ALU.srcs/sources_1/imports/Expr01_ALU/ADC_32.v" \
"../../../../Expr01_ALU.srcs/sources_1/new/ALU.v" \
"../../../../Expr01_ALU.srcs/sources_1/imports/Expr01_ALU/And32.v" \
"../../../../Expr01_ALU.srcs/sources_1/imports/Expr01_ALU/MUX8T1_32.v" \
"../../../../Expr01_ALU.srcs/sources_1/imports/Expr01_ALU/Nor_32.v" \
"../../../../Expr01_ALU.srcs/sources_1/imports/Expr01_ALU/Or_32.v" \
"../../../../Expr01_ALU.srcs/sources_1/imports/Expr01_ALU/Or_bit_32.v" \
"../../../../Expr01_ALU.srcs/sources_1/imports/Expr01_ALU/SignalExt_1T32.v" \
"../../../../Expr01_ALU.srcs/sources_1/imports/Expr01_ALU/Srl_32.v" \
"../../../../Expr01_ALU.srcs/sources_1/imports/Expr01_ALU/Xor_32.v" \
"../../../../Expr01_ALU.srcs/sim_1/new/ALU_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
