<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/jemdoc.css" type="text/css" />
<title>Research</title>
<link rel="shortcut icon" href="img/favicon.ico" />
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">Sukanta Dey</div>
<div class="menu-item"><a href="index.html">About</a></div>
<div class="menu-item"><a href="bio.html">Biography</a></div>
<div class="menu-item"><a href="res.html" class="current">Research</a></div>
<div class="menu-item"><a href="publications.html">Publications</a></div>
<div class="menu-item"><a href="exp.html">Experiences</a></div>
<div class="menu-item"><a href="blog.html">Blog</a></div>
<div class="menu-item"><a href="con.html">Contact</a></div>
<div class="menu-category"><br /> <br /></div>
<div class="menu-category"><br /> <br /> <br /> <br /></div>
<div class="menu-category"><br /> <br /> <br /> <br /></div>
</td>
<td id="layout-content">
<h2>Research interests</h2>
  
  <div class="menu-category"><center><img src="img/vlsi.jpg" align="middle" width=45%></center></div>

  <div class="panel-group" id="accordion">
    <div class="panel panel-default">
      <div class="panel-heading">
        <h4 class="panel-title">
          <a data-toggle="collapse" data-parent="#accordion" href="#collapse1">VLSI CAD/Electronic Design Automation (EDA) and Desgin for Manufacturability(DFM)/ Reliability(DFR) for System-on-Chip (SoC).</a>
        </h4>
      </div>
      <div id="collapse1" class="panel-collapse collapse">
        <div class="panel-body">The objective of this area is to develop CAD tools for solving various issues that arise in the SoC/chip design cycle. My primary focus is on developing various CAD tools for the VLSI physical design flow. I have worked on several projects related to the development of CAD tools for physical design. This includes a stochastic DC and transient analysis tool, an IR drop estimation tool, an electromigration-aware aging estimation tool, and a secure physical design and verification tool.</div>
      </div>
    </div>
    <div class="panel panel-default">
      <div class="panel-heading">
        <h4 class="panel-title">
          <a data-toggle="collapse" data-parent="#accordion" href="#collapse2">More-than-Moore interconnects for Multicore processor/ Multiprocessor SoC (MPSoC) - 3D IC, Network-on-Chip, Optical, Wireless.</a>
        </h4>
      </div>
      <div id="collapse2" class="panel-collapse collapse">
        <div class="panel-body">The objective of this area is to develop CAD tools for the design, analysis, and optimization of More-than-Moore interconnects, encompassing 3D IC, NoC, Chiplets, and photonic IC. So far, I have worked on TSV-based 3D IC tool development. In the future, I plan to explore other areas. </div>
      </div>
    </div>
    <div class="panel panel-default">
      <div class="panel-heading">
        <h4 class="panel-title">
          <a data-toggle="collapse" data-parent="#accordion" href="#collapse3">Machine Learning, Combinatorial Optimization, and Computational Intelligence in VLSI CAD.</a>
        </h4>
      </div>
      <div id="collapse3" class="panel-collapse collapse">
        <div class="panel-body">The objective of this part is to design a framework for predictive modeling and estimation using Machine Learning in VLSI CAD. Most VLSI CAD problems can be transformed into combinatorial optimization problems. Therefore, another objective in this part is to formulate VLSI CAD problems as combinatorial optimization problems and solve them with the help of Computational Intelligence or Nature-Inspired Algorithms. For machine learning approaches, we consider data-driven methods. I have also worked on a few ML-related VLSI CAD problems.
	      </div>
      </div>
    </div>
    <div class="panel panel-default">
      <div class="panel-heading">
        <h4 class="panel-title">
          <a data-toggle="collapse" data-parent="#accordion" href="#collapse4">Hardware and Systems Security, Adversarial Machine Learning, Cryptography, Internet-of-Things (IoT).</a>
        </h4>
      </div>
      <div id="collapse4" class="panel-collapse collapse">
        <div class="panel-body">In this part, the objective is to design a secure system. Vulnerabilities may arise from various levels of abstraction. However, we should design the system to mitigate vulnerabilities as much as possible. In that direction, we are addressing security and privacy issues related to hardware design flow from the circuit level to the system level to the application level. We are also considering security issues in machine learning systems and security design challenges in Internet-of-Things (IoT) systems.</div>
      </div>
    </div>
    
  </div> 

  	

		<h2>Latest ASIC design/VLSI physical design tools or plugins or frameworks</h2>
	<div style="width:80%">
		<ul>
		<li><i>Hammer (Higly Agile Masks Made Efforlessly from RTL)</i>
			<a href="http://docs.hammer-eda.org/en/latest/index.html" style="text-decoration:none" target="_blank"><b>click here</b></a></li>
		
			</ul>
		<ul>
		<li><i>MFLOWGEN</i>
			<a href="https://github.com/mflowgen/mflowgen" style="text-decoration:none" target="_blank"><b>click here</b></a></li>
		
			</ul>
		
		<ul>
		<li><i>OpenROAD</i>
			<a href="https://github.com/The-OpenROAD-Project" style="text-decoration:none" target="_blank"><b>click here</b></a></li>
		
			</ul>
		
		<ul>
		<li><i>Silicon Compiler</i>
			<a href="https://www.siliconcompiler.com/" style="text-decoration:none" target="_blank"><b>click here</b></a></li>
		
			</ul>
		
		
		
	</div>
	
	
	<h2>Latest physical dataset or initiatives for ML for EDA</h2>
	<div style="width:80%">
		<ul>
		<li><i>FloorSet - a VLSI Floorplanning Dataset with Design Constraints of Real-World SoCs [Intel Labs]</i>
			<a href="https://github.com/IntelLabs/FloorSet" style="text-decoration:none" target="_blank"><b>click here</b></a></li>
		
			</ul>
		<ul>
		<li><i>CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA) [Peking University, China]</i>
			<a href="https://circuitnet.github.io/" style="text-decoration:none" target="_blank"><b>click here</b></a></li>
		
			</ul>
		<ul>
		<li><i>datc-rdf-Metrics4ML [UCSD, IEEE]</i>
			<a href="https://github.com/thesukantadey/datc-rdf-Metrics4ML" style="text-decoration:none" target="_blank"><b>click here</b></a></li>
		
			</ul>

		<ul>
		<li><i>VerilogEval: Evaluating Large Language Models for Verilog Code Generation [Nvidia]</i>
			<a href="https://github.com/NVlabs/verilog-eval" style="text-decoration:none" target="_blank"><b>click here</b></a></li>
		
		</ul>	
		
		<ul>
		<li><i>Circuit Training: An open-source framework for generating chip floor plans with distributed deep reinforcement learning [Google]</i>
			<a href="https://github.com/google-research/circuit_training" style="text-decoration:none" target="_blank"><b>click here</b></a></li>
		
		</ul>	
		
		
		<ul>
		<li><i>Deep learning toolkit-enabled VLSI placement [UT Austin]</i>
			<a href="https://github.com/limbo018/DREAMPlace" style="text-decoration:none" target="_blank"><b>click here</b></a></li>
		
		</ul>

		
		
	</div>
	
	
	
	
	
		


	


<div id="footer">
<div id="footer-text">
Page generated 2019-09-10 20:06:45 IST.
</div>
</div>
</td>
</tr>
</table>
</body>
</html>
