

================================================================
== Synthesis Summary Report of 'conv_fwd'
================================================================
+ General Information: 
    * Date:           Mon May  2 14:33:02 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        conv_fwd
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+-----------+---------+-----------+------------+-----+
    |                        Modules                       |  Issue |       | Latency | Latency| Iteration|         | Trip |          |           |         |           |            |     |
    |                        & Loops                       |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM    |   DSP   |     FF    |     LUT    | URAM|
    +------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+-----------+---------+-----------+------------+-----+
    |+ conv_fwd                                            |  Timing|   0.00|        -|       -|         -|        -|     -|        no|  262 (93%)|  12 (5%)|  8415 (7%)|  7376 (13%)|    -|
    | o VITIS_LOOP_30_1_VITIS_LOOP_31_2                    |       -|  -7.30|        -|       -|         -|        -|     -|        no|          -|        -|          -|           -|    -|
    |  o VITIS_LOOP_32_3                                   |       -|  -7.30|        -|       -|         3|        1|     -|       yes|          -|        -|          -|           -|    -|
    | o VITIS_LOOP_40_4_VITIS_LOOP_41_5_VITIS_LOOP_42_6    |       -|  -7.30|        -|       -|         -|        -|     -|        no|          -|        -|          -|           -|    -|
    |  o VITIS_LOOP_43_7                                   |       -|  -7.30|        -|       -|         3|        1|     -|       yes|          -|        -|          -|           -|    -|
    | o VITIS_LOOP_50_8                                    |       -|  -7.30|        -|       -|         3|        1|     -|       yes|          -|        -|          -|           -|    -|
    | o VITIS_LOOP_54_9_VITIS_LOOP_56_11_VITIS_LOOP_57_12  |       -|  -7.30|        -|       -|         -|        -|     -|        no|          -|        -|          -|           -|    -|
    |  o VITIS_LOOP_59_13                                  |       -|  -7.30|        -|       -|         -|        -|     -|        no|          -|        -|          -|           -|    -|
    |   o VITIS_LOOP_60_14                                 |       -|  -7.30|        -|       -|         5|        1|     -|       yes|          -|        -|          -|           -|    -|
    | o VITIS_LOOP_70_15_VITIS_LOOP_71_16                  |       -|  -7.30|        -|       -|         -|        -|     -|        no|          -|        -|          -|           -|    -|
    |  o VITIS_LOOP_72_17                                  |       -|  -7.30|        -|       -|         3|        1|     -|       yes|          -|        -|          -|           -|    -|
    +------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+-----------+---------+-----------+------------+-----+

