/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : wf_wfdma_ext_wrap_csr.h
//[Revision time]   : Mon Oct 30 23:14:51 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.
// remove HW description see https://wiki.mediatek.inc/display/WTKB/CODA+HW+description+separation


#ifndef __WF_WFDMA_EXT_WRAP_CSR_REGS_H__
#define __WF_WFDMA_EXT_WRAP_CSR_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define WF_WFDMA_EXT_WRAP_CSR_BASE                             (0x18027000 + CONN_INFRA_ON_REMAPPING_OFFSET)

#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_TOP_CTRL_CR_ADDR           (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x00u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_ADDR (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x04u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL1_ADDR (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x08u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_ADDR (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x0Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_ADDR            (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x2Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR           (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x30u) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_ADDR        (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x34u) 
#define WF_WFDMA_EXT_WRAP_CSR_DLY_INT_TICK_THRES_ADDR          (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x38u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_SW_RST_ADDR                (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x3Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DBG_SEL_ADDR               (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x40u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_MISC_ADDR              (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x44u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR      (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x50u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_ADDR  (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x54u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_ADDR       (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x5Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_PREFUSE_D_ADDR       (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x60u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RXFIFO_DBG_ADDR            (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x68u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_TXFIFO_DBG0_ADDR           (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x6Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_TXFIFO_DBG1_ADDR           (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x70u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_ADDR              (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x74u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_ADDR      (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x80u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PCIE_RECOG_ADDR            (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x90u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MD_INT_LUMP_SEL_ADDR       (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xACu) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_CTRL_ADDR      (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xB0u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_DDW0_ADDR      (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xB4u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_DDW1_ADDR      (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xB8u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_ADDR      (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xBCu) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_MAVG_DIV_ADDR     (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xC0u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_FST_TRAN_STS_ADDR (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xC4u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_TIME_STS_ADDR (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xC8u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_LEN_STS_ADDR  (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xCCu) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_TIME_STS_ADDR (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xD0u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_LEN_STS_ADDR  (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xD4u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR         (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xE8u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR         (WF_WFDMA_EXT_WRAP_CSR_BASE + 0xECu) 
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_ADDR                (WF_WFDMA_EXT_WRAP_CSR_BASE + 0XF0u) 
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_ADDR                (WF_WFDMA_EXT_WRAP_CSR_BASE + 0XF4u) 
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_ADDR                (WF_WFDMA_EXT_WRAP_CSR_BASE + 0XF8u) 
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR                (WF_WFDMA_EXT_WRAP_CSR_BASE + 0XFCu) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR            (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x200u) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR            (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x204u) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL0_ADDR               (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x300u) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL1_ADDR               (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x304u) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL2_ADDR               (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x308u) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_STS_ADDR                 (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x30Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL0_ADDR               (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x310u) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL1_ADDR               (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x314u) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL2_ADDR               (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x318u) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_STS_ADDR                 (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x31Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL0_ADDR               (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x410u) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL1_ADDR               (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x414u) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL2_ADDR               (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x418u) 
#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_STS_ADDR                 (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x41Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR       (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x500u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_ADDR       (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x504u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ADDR       (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x508u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_ADDR          (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x50Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_DMAWR_PROBE_ADDR  (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x510u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_DMARD_PROBE_ADDR  (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x514u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT0_ADDR (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x518u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT1_ADDR (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x51Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_AXI_SLP_STS_ADDR  (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x520u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT0_ADDR (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x524u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT1_ADDR (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x528u) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_FSM_CMD_ST_ADDR   (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x52Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_FSM_DAT_ST_ADDR   (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x530u) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_START_ADDR         (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x600u) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_START_EXT_ADDR     (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x604u) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_END_ADDR           (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x608u) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_END_EXT_ADDR       (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x60Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_START_ADDR        (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x610u) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_START_EXT_ADDR    (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x614u) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_END_ADDR          (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x618u) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_END_EXT_ADDR      (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x61Cu) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_0_ADDR  (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x620u) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_1_ADDR  (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x624u) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_2_ADDR  (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x628u) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_ERR_STATUS_0_ADDR (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x630u) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_ERR_STATUS_1_ADDR (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x634u) 
#define WF_WFDMA_EXT_WRAP_CSR_AXI_WRITE_RNG_ERR_STATUS_2_ADDR  (WF_WFDMA_EXT_WRAP_CSR_BASE + 0x638u) 





#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_TOP_CTRL_CR_CONN_HIF_WRAP_CSR_OUT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_TOP_CTRL_CR_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_TOP_CTRL_CR_CONN_HIF_WRAP_CSR_OUT_MASK 0x0000FFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_TOP_CTRL_CR_CONN_HIF_WRAP_CSR_OUT_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_HDEN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_HDEN_MASK 0x00000400u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_HDEN_SHFT 10u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_AWT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_AWT_MASK 0x00000200u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_AWT_SHFT 9u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_RSTB_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_RSTB_MASK 0x00000100u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_RSTB_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_MODE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_MODE_MASK 0x00000080u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_MODE_SHFT 7u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_HOLDB_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_HOLDB_MASK 0x00000040u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_HOLDB_SHFT 6u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_DEBUG_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_DEBUG_MASK 0x00000020u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_MBIST_DEBUG_SHFT 5u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_USE_DEFAULT_DELSEL_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_USE_DEFAULT_DELSEL_MASK 0x00000010u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_USE_DEFAULT_DELSEL_SHFT 4u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_SLEEP_R_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_SLEEP_R_MASK 0x00000008u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_SLEEP_R_SHFT 3u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_SLEEP_W_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_SLEEP_W_MASK 0x00000004u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_SLEEP_W_SHFT 2u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_SLEEP_INV_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_SLEEP_INV_MASK 0x00000002u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_SLEEP_INV_SHFT 1u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_SLEEP_TEST_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_SLEEP_TEST_MASK 0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL0_SLEEP_TEST_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL1_MBIST_DELSEL_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL1_MBIST_DELSEL_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_CTRL1_MBIST_DELSEL_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_MBIST_DIAG_SCANOUT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_MBIST_DIAG_SCANOUT_MASK 0x00000040u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_MBIST_DIAG_SCANOUT_SHFT 6u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_MBIST_FAIL_0_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_MBIST_FAIL_0_MASK 0x00000002u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_MBIST_FAIL_0_SHFT 1u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_MBIST_DONE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_MBIST_DONE_MASK 0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PREFETCH_SRAM_MBIST_STATUS_MBIST_DONE_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_msi_deassert_tmr_ticks_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_msi_deassert_tmr_ticks_MASK 0xFF000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_msi_deassert_tmr_ticks_SHFT 24u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_msi_deassert_tmr_en_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_msi_deassert_tmr_en_MASK 0x00800000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_msi_deassert_tmr_en_SHFT 23u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_pcie1_msi_ack_mode_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_pcie1_msi_ack_mode_MASK 0x00070000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_pcie1_msi_ack_mode_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_pcie0_md_msi_ack_mode_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_pcie0_md_msi_ack_mode_MASK 0x0000FF00u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_pcie0_md_msi_ack_mode_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_pcie0_msi_ack_mode_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_pcie0_msi_ack_mode_MASK 0x000000FFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MSI_CONFIG_pcie0_msi_ack_mode_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_rss_md_en_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_rss_md_en_MASK 0x02000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_rss_md_en_SHFT 25u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_rss_ap_en_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_rss_ap_en_MASK 0x01000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_rss_ap_en_SHFT 24u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_fst_issue_pcie_sel_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_fst_issue_pcie_sel_MASK 0x00800000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_fst_issue_pcie_sel_SHFT 23u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_bn2_pcie_sel_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_bn2_pcie_sel_MASK 0x00400000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_bn2_pcie_sel_SHFT 22u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_bn1_pcie_sel_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_bn1_pcie_sel_MASK 0x00200000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_bn1_pcie_sel_SHFT 21u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_bn0_pcie_sel_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_bn0_pcie_sel_MASK 0x00100000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_bn0_pcie_sel_SHFT 20u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie1_md_msi_num_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie1_md_msi_num_MASK 0x000C0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie1_md_msi_num_SHFT 18u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie0_md_msi_num_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie0_md_msi_num_MASK 0x00030000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie0_md_msi_num_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_conn2ap_irq_mode_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_conn2ap_irq_mode_MASK 0x00008000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_conn2ap_irq_mode_SHFT 15u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie_dly_rx_int_en_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie_dly_rx_int_en_MASK 0x00000200u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie_dly_rx_int_en_SHFT 9u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_usb_cmdpkt_dst_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_usb_cmdpkt_dst_MASK 0x00000080u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_usb_cmdpkt_dst_SHFT 7u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_usb_rxevt_ep4_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_usb_rxevt_ep4_MASK 0x00000040u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_usb_rxevt_ep4_SHFT 6u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie1_msi_num_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie1_msi_num_MASK 0x00000030u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie1_msi_num_SHFT 4u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie0_msi_num_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie0_msi_num_MASK 0x0000000Cu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pcie0_msi_num_SHFT 2u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_host_wed_en_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_host_wed_en_MASK 0x00000002u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_host_wed_en_SHFT 1u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pdma_per_band_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pdma_per_band_MASK 0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HOST_CONFIG_pdma_per_band_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_WED_RX_RING1_CONTROL_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_WED_RX_RING1_CONTROL_IDX_MASK 0x001F0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_WED_RX_RING1_CONTROL_IDX_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_WED_TX_RING1_CONTROL_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_WED_TX_RING1_CONTROL_IDX_MASK 0x00001F00u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_WED_TX_RING1_CONTROL_IDX_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_WED_TX_RING0_CONTROL_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_WED_TX_RING0_CONTROL_IDX_MASK 0x0000001Fu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_RING_CONTROL_IDX_WED_TX_RING0_CONTROL_IDX_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_DLY_INT_TICK_THRES_delay_int_tick_threshold_ADDR WF_WFDMA_EXT_WRAP_CSR_DLY_INT_TICK_THRES_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_DLY_INT_TICK_THRES_delay_int_tick_threshold_MASK 0x0000FFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_DLY_INT_TICK_THRES_delay_int_tick_threshold_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_SW_RST_HIF_SW_RST_ADDR     WF_WFDMA_EXT_WRAP_CSR_WFDMA_SW_RST_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_SW_RST_HIF_SW_RST_MASK     0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_SW_RST_HIF_SW_RST_SHFT     0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DBG_SEL_DEBUG_SEL_ADDR     WF_WFDMA_EXT_WRAP_CSR_WFDMA_DBG_SEL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DBG_SEL_DEBUG_SEL_MASK     0x00000003u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DBG_SEL_DEBUG_SEL_SHFT     0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_MISC_HIF_BUSY_ADDR     WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_MISC_HIF_BUSY_MASK     0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_MISC_HIF_BUSY_SHFT     0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_FORCE_WLAST_HIGH_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_FORCE_WLAST_HIGH_MASK 0x40000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_FORCE_WLAST_HIGH_SHFT 30u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_FORCE_WVALID_HIGH_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_FORCE_WVALID_HIGH_MASK 0x20000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_FORCE_WVALID_HIGH_SHFT 29u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_FORCE_RREADY_HIGH_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_FORCE_RREADY_HIGH_MASK 0x10000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_FORCE_RREADY_HIGH_SHFT 28u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_VIO_ADDR_EXT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_VIO_ADDR_EXT_MASK 0x0F000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_VIO_ADDR_EXT_SHFT 24u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_VIO_WR_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_VIO_WR_MASK 0x00200000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_VIO_WR_SHFT 21u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_VIO_RD_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_VIO_RD_MASK 0x00100000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_VIO_RD_SHFT 20u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_ERR_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_ERR_MASK 0x00080000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_ERR_SHFT 19u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_IDLE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_IDLE_MASK 0x00040000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_IDLE_SHFT 18u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_RDY_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_RDY_MASK 0x00020000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_RDY_SHFT 17u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_EN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_EN_MASK 0x00010000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI1_SLPPROT_EN_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_FORCE_WLAST_HIGH_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_FORCE_WLAST_HIGH_MASK 0x00004000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_FORCE_WLAST_HIGH_SHFT 14u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_FORCE_WVALID_HIGH_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_FORCE_WVALID_HIGH_MASK 0x00002000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_FORCE_WVALID_HIGH_SHFT 13u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_FORCE_RREADY_HIGH_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_FORCE_RREADY_HIGH_MASK 0x00001000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_FORCE_RREADY_HIGH_SHFT 12u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_VIO_ADDR_EXT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_VIO_ADDR_EXT_MASK 0x00000F00u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_VIO_ADDR_EXT_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_VIO_WR_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_VIO_WR_MASK 0x00000020u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_VIO_WR_SHFT 5u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_VIO_RD_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_VIO_RD_MASK 0x00000010u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_VIO_RD_SHFT 4u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_ERR_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_ERR_MASK 0x00000008u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_ERR_SHFT 3u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_IDLE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_IDLE_MASK 0x00000004u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_IDLE_SHFT 2u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_RDY_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_RDY_MASK 0x00000002u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_RDY_SHFT 1u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_EN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_EN_MASK 0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_AXI0_SLPPROT_EN_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_AXI0_SLPPROT_VIO_ADDR_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_AXI0_SLPPROT_VIO_ADDR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_AXI0_SLPPROT_VIO_ADDR_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_MBIST_PREFUSE_0_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_MBIST_PREFUSE_0_MASK 0x0001FFFEu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_MBIST_PREFUSE_0_SHFT 1u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_MBIST_FUSE_SEL_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_MBIST_FUSE_SEL_MASK 0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_MBIST_FUSE_SEL_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_PREFUSE_D_MBIST_PREFUSE_D_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_PREFUSE_D_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_PREFUSE_D_MBIST_PREFUSE_D_MASK 0x0000FFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_PREFUSE_D_MBIST_PREFUSE_D_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RXFIFO_DBG_RXFIFO_STATUS_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_RXFIFO_DBG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RXFIFO_DBG_RXFIFO_STATUS_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RXFIFO_DBG_RXFIFO_STATUS_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_TXFIFO_DBG0_TXFIFO_STATUS_0_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_TXFIFO_DBG0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_TXFIFO_DBG0_TXFIFO_STATUS_0_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_TXFIFO_DBG0_TXFIFO_STATUS_0_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_TXFIFO_DBG1_TXFIFO_STATUS_1_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_TXFIFO_DBG1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_TXFIFO_DBG1_TXFIFO_STATUS_1_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_TXFIFO_DBG1_TXFIFO_STATUS_1_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_TXP_SAF_MODE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_TXP_SAF_MODE_MASK 0x00008000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_TXP_SAF_MODE_SHFT 15u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_PSEL_BUSY_CNT_UNIT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_PSEL_BUSY_CNT_UNIT_MASK 0x00002000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_PSEL_BUSY_CNT_UNIT_SHFT 13u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_PSEL_BUSY_CNT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_PSEL_BUSY_CNT_MASK 0x00001FE0u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_PSEL_BUSY_CNT_SHFT 5u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_DCM_CTRL_BUS_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_DCM_CTRL_BUS_MASK 0x00000008u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_DCM_CTRL_BUS_SHFT 3u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_DCM_CTRL_CR_ADDR  WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_DCM_CTRL_CR_MASK  0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DCM_CTRL_DCM_CTRL_CR_SHFT  0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_MBIST_FUSE_LOAD_SEL_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_MBIST_FUSE_LOAD_SEL_MASK 0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_MBIST_FUSE_LOAD_SEL_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PCIE_RECOG_PCIE_RECOG_SEM_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PCIE_RECOG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PCIE_RECOG_PCIE_RECOG_SEM_MASK 0x80000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PCIE_RECOG_PCIE_RECOG_SEM_SHFT 31u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PCIE_RECOG_PCIE_RECOG_ID_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PCIE_RECOG_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PCIE_RECOG_PCIE_RECOG_ID_MASK 0x7FFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PCIE_RECOG_PCIE_RECOG_ID_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MD_INT_LUMP_SEL_RX_LUMP_VLD_15_0_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_MD_INT_LUMP_SEL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MD_INT_LUMP_SEL_RX_LUMP_VLD_15_0_MASK 0xFFFF0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MD_INT_LUMP_SEL_RX_LUMP_VLD_15_0_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MD_INT_LUMP_SEL_TX_LUMP_EN_23_8_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_MD_INT_LUMP_SEL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MD_INT_LUMP_SEL_TX_LUMP_EN_23_8_MASK 0x0000FFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_MD_INT_LUMP_SEL_TX_LUMP_EN_23_8_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_CTRL_PF_MEM_ADDR_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_CTRL_PF_MEM_ADDR_MASK 0x0000FF00u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_CTRL_PF_MEM_ADDR_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_CTRL_PF_MEM_REQ_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_CTRL_PF_MEM_REQ_MASK 0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_CTRL_PF_MEM_REQ_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_DDW0_PF_MEM_RDATA_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_DDW0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_DDW0_PF_MEM_RDATA_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_DDW0_PF_MEM_RDATA_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_DDW1_PF_MEM_RDATA_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_DDW1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_DDW1_PF_MEM_RDATA_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_PF_MEM_DUMP_DDW1_PF_MEM_RDATA_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_OUTSTAND_EXTEND_EN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_OUTSTAND_EXTEND_EN_MASK 0x00040000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_OUTSTAND_EXTEND_EN_SHFT 18u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_QOS_EN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_QOS_EN_MASK 0x00020000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_QOS_EN_SHFT 17u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_CG_DISABLE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_CG_DISABLE_MASK 0x00010000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_CG_DISABLE_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_W_BUSY_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_W_BUSY_MASK 0x00000004u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_W_BUSY_SHFT 2u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_R_BUSY_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_R_BUSY_MASK 0x00000002u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_R_BUSY_SHFT 1u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_IDLE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_IDLE_MASK 0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_RRO_AXI_CAB_CTRL_AXI_CAB_IDLE_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_MAVG_DIV_FST_MPDU_MAVG_DIV_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_MAVG_DIV_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_MAVG_DIV_FST_MPDU_MAVG_DIV_MASK 0x00000038u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_MAVG_DIV_FST_MPDU_MAVG_DIV_SHFT 3u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_MAVG_DIV_FST_ISSUE_TRAN_MAVG_DIV_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_MAVG_DIV_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_MAVG_DIV_FST_ISSUE_TRAN_MAVG_DIV_MASK 0x00000007u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_MAVG_DIV_FST_ISSUE_TRAN_MAVG_DIV_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_FST_TRAN_STS_MAVG_COUNT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_FST_TRAN_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_FST_TRAN_STS_MAVG_COUNT_MASK 0xFFFF0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_FST_TRAN_STS_MAVG_COUNT_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_FST_TRAN_STS_MAVG_VALUE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_FST_TRAN_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_FST_TRAN_STS_MAVG_VALUE_MASK 0x0000FFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_HIF_PERF_FST_TRAN_STS_MAVG_VALUE_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_TIME_STS_MAVG_COUNT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_TIME_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_TIME_STS_MAVG_COUNT_MASK 0xFFFF0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_TIME_STS_MAVG_COUNT_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_TIME_STS_MAVG_VALUE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_TIME_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_TIME_STS_MAVG_VALUE_MASK 0x0000FFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_TIME_STS_MAVG_VALUE_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_LEN_STS_MAVG_COUNT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_LEN_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_LEN_STS_MAVG_COUNT_MASK 0xFFFF0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_LEN_STS_MAVG_COUNT_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_LEN_STS_MAVG_VALUE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_LEN_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_LEN_STS_MAVG_VALUE_MASK 0x0000FFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN0_FST_MPDU_LEN_STS_MAVG_VALUE_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_TIME_STS_MAVG_COUNT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_TIME_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_TIME_STS_MAVG_COUNT_MASK 0xFFFF0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_TIME_STS_MAVG_COUNT_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_TIME_STS_MAVG_VALUE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_TIME_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_TIME_STS_MAVG_VALUE_MASK 0x0000FFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_TIME_STS_MAVG_VALUE_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_LEN_STS_MAVG_COUNT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_LEN_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_LEN_STS_MAVG_COUNT_MASK 0xFFFF0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_LEN_STS_MAVG_COUNT_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_LEN_STS_MAVG_VALUE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_LEN_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_LEN_STS_MAVG_VALUE_MASK 0x0000FFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_BN1_FST_MPDU_LEN_STS_MAVG_VALUE_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA3_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA3_MASK 0x40000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA3_SHFT 30u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR3_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR3_MASK 0x20000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR3_SHFT 29u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX3_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX3_MASK 0x1F000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX3_SHFT 24u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA2_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA2_MASK 0x00400000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA2_SHFT 22u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR2_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR2_MASK 0x00200000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR2_SHFT 21u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX2_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX2_MASK 0x001F0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX2_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA1_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA1_MASK 0x00004000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA1_SHFT 14u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR1_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR1_MASK 0x00002000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR1_SHFT 13u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX1_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX1_MASK 0x00001F00u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX1_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA0_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA0_MASK 0x00000040u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA0_SHFT 6u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR0_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR0_MASK 0x00000020u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR0_SHFT 5u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX0_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX0_MASK 0x0000001Fu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX0_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_ENA7_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_ENA7_MASK 0x40000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_ENA7_SHFT 30u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_DIR7_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_DIR7_MASK 0x20000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_DIR7_SHFT 29u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_RING_IDX7_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_RING_IDX7_MASK 0x1F000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_RING_IDX7_SHFT 24u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_ENA6_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_ENA6_MASK 0x00400000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_ENA6_SHFT 22u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_DIR6_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_DIR6_MASK 0x00200000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_DIR6_SHFT 21u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_RING_IDX6_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_RING_IDX6_MASK 0x001F0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_RING_IDX6_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_ENA5_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_ENA5_MASK 0x00004000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_ENA5_SHFT 14u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_DIR5_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_DIR5_MASK 0x00002000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_DIR5_SHFT 13u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_RING_IDX5_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_RING_IDX5_MASK 0x00001F00u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_RING_IDX5_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_ENA4_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_ENA4_MASK 0x00000040u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_ENA4_SHFT 6u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_DIR4_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_DIR4_MASK 0x00000020u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_FUNC_DIR4_SHFT 5u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_RING_IDX4_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_RING_IDX4_MASK 0x0000001Fu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_DLY_IDX_CFG_1_DLY_RING_IDX4_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_MD_WM_EVT_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_MD_WM_EVT_RING_IDX_MASK 0xF0000000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_MD_WM_EVT_RING_IDX_SHFT 28u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_MD_WA_EVT_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_MD_WA_EVT_RING_IDX_MASK 0x0F000000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_MD_WA_EVT_RING_IDX_SHFT 24u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_AP_WM_EVT_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_AP_WM_EVT_RING_IDX_MASK 0x00F00000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_AP_WM_EVT_RING_IDX_SHFT 20u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_AP_WA_EVT_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_AP_WA_EVT_RING_IDX_MASK 0x000F0000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_AP_WA_EVT_RING_IDX_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_MD_BN1_TX_FREE_DONE_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_MD_BN1_TX_FREE_DONE_RING_IDX_MASK 0x0000F000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_MD_BN1_TX_FREE_DONE_RING_IDX_SHFT 12u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_MD_BN0_TX_FREE_DONE_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_MD_BN0_TX_FREE_DONE_RING_IDX_MASK 0x00000F00u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_MD_BN0_TX_FREE_DONE_RING_IDX_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_AP_BN1_TX_FREE_DONE_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_AP_BN1_TX_FREE_DONE_RING_IDX_MASK 0x000000F0u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_AP_BN1_TX_FREE_DONE_RING_IDX_SHFT 4u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_AP_BN0_TX_FREE_DONE_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_AP_BN0_TX_FREE_DONE_RING_IDX_MASK 0x0000000Fu                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG0_AP_BN0_TX_FREE_DONE_RING_IDX_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_MD_BN1_TX_RING_IDX_MAX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_MD_BN1_TX_RING_IDX_MAX_MASK 0xF0000000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_MD_BN1_TX_RING_IDX_MAX_SHFT 28u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_MD_BN1_TX_RING_IDX_MIN_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_MD_BN1_TX_RING_IDX_MIN_MASK 0x0F000000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_MD_BN1_TX_RING_IDX_MIN_SHFT 24u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_MD_BN0_TX_RING_IDX_MAX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_MD_BN0_TX_RING_IDX_MAX_MASK 0x00F00000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_MD_BN0_TX_RING_IDX_MAX_SHFT 20u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_MD_BN0_TX_RING_IDX_MIN_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_MD_BN0_TX_RING_IDX_MIN_MASK 0x000F0000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_MD_BN0_TX_RING_IDX_MIN_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_AP_BN1_TX_RING_IDX_MAX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_AP_BN1_TX_RING_IDX_MAX_MASK 0x0000F000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_AP_BN1_TX_RING_IDX_MAX_SHFT 12u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_AP_BN1_TX_RING_IDX_MIN_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_AP_BN1_TX_RING_IDX_MIN_MASK 0x00000F00u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_AP_BN1_TX_RING_IDX_MIN_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_AP_BN0_TX_RING_IDX_MAX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_AP_BN0_TX_RING_IDX_MAX_MASK 0x000000F0u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_AP_BN0_TX_RING_IDX_MAX_SHFT 4u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_AP_BN0_TX_RING_IDX_MIN_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_AP_BN0_TX_RING_IDX_MIN_MASK 0x0000000Fu                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG1_AP_BN0_TX_RING_IDX_MIN_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_PCIE1_BN1_TX_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_PCIE1_BN1_TX_RING_IDX_MASK 0x00F00000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_PCIE1_BN1_TX_RING_IDX_SHFT 20u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_FWDL_TX_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_FWDL_TX_RING_IDX_MASK 0x000F0000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_FWDL_TX_RING_IDX_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_MD_WA_CMD_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_MD_WA_CMD_RING_IDX_MASK 0x0000F000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_MD_WA_CMD_RING_IDX_SHFT 12u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_MD_WM_CMD_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_MD_WM_CMD_RING_IDX_MASK 0x00000F00u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_MD_WM_CMD_RING_IDX_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_AP_WA_CMD_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_AP_WA_CMD_RING_IDX_MASK 0x000000F0u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_AP_WA_CMD_RING_IDX_SHFT 4u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_AP_WM_CMD_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_AP_WM_CMD_RING_IDX_MASK 0x0000000Fu                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG2_AP_WM_CMD_RING_IDX_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN1_RX_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN1_RX_RING_IDX_MASK 0xF0000000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN1_RX_RING_IDX_SHFT 28u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN0_RX_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN0_RX_RING_IDX_MASK 0x0F000000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN0_RX_RING_IDX_SHFT 24u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN1_RX_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN1_RX_RING_IDX_MASK 0x00F00000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN1_RX_RING_IDX_SHFT 20u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN0_RX_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN0_RX_RING_IDX_MASK 0x000F0000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN0_RX_RING_IDX_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_PCIE1_BN1_TX_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_PCIE1_BN1_TX_RING_IDX_MASK 0x00002000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_PCIE1_BN1_TX_RING_IDX_SHFT 13u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_FWDL_TX_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_FWDL_TX_RING_IDX_MASK 0x00001000u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_FWDL_TX_RING_IDX_SHFT 12u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_WA_CMD_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_WA_CMD_RING_IDX_MASK 0x00000800u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_WA_CMD_RING_IDX_SHFT 11u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_WM_CMD_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_WM_CMD_RING_IDX_MASK 0x00000400u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_WM_CMD_RING_IDX_SHFT 10u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_WA_CMD_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_WA_CMD_RING_IDX_MASK 0x00000200u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_WA_CMD_RING_IDX_SHFT 9u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_WM_CMD_RING_IDX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_WM_CMD_RING_IDX_MASK 0x00000100u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_WM_CMD_RING_IDX_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN1_TX_RING_IDX_MAX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN1_TX_RING_IDX_MAX_MASK 0x00000080u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN1_TX_RING_IDX_MAX_SHFT 7u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN1_TX_RING_IDX_MIN_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN1_TX_RING_IDX_MIN_MASK 0x00000040u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN1_TX_RING_IDX_MIN_SHFT 6u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN0_TX_RING_IDX_MAX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN0_TX_RING_IDX_MAX_MASK 0x00000020u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN0_TX_RING_IDX_MAX_SHFT 5u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN0_TX_RING_IDX_MIN_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN0_TX_RING_IDX_MIN_MASK 0x00000010u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_MD_BN0_TX_RING_IDX_MIN_SHFT 4u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN1_TX_RING_IDX_MAX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN1_TX_RING_IDX_MAX_MASK 0x00000008u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN1_TX_RING_IDX_MAX_SHFT 3u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN1_TX_RING_IDX_MIN_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN1_TX_RING_IDX_MIN_MASK 0x00000004u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN1_TX_RING_IDX_MIN_SHFT 2u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN0_TX_RING_IDX_MAX_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN0_TX_RING_IDX_MAX_MASK 0x00000002u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN0_TX_RING_IDX_MAX_SHFT 1u
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN0_TX_RING_IDX_MIN_ADDR WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN0_TX_RING_IDX_MIN_MASK 0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_MSI_INT_CFG3_AP_BN0_TX_RING_IDX_MIN_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_19_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_19_MASK 0x80000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_19_SHFT 31u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_18_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_18_MASK 0x40000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_18_SHFT 30u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_mcu2host_sw_int_sts_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_mcu2host_sw_int_sts_MASK 0x20000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_mcu2host_sw_int_sts_SHFT 29u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_subsys_int_sts_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_subsys_int_sts_MASK 0x10000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_subsys_int_sts_SHFT 28u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_17_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_17_MASK 0x08000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_17_SHFT 27u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_16_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_16_MASK 0x04000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_16_SHFT 26u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_20_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_20_MASK 0x02000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_20_SHFT 25u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_wpdma2host_err_int_sts_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_wpdma2host_err_int_sts_MASK 0x01000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_wpdma2host_err_int_sts_SHFT 24u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_5_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_5_MASK 0x00800000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_5_SHFT 23u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_4_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_4_MASK 0x00400000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_4_SHFT 22u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_coherent_int_sts_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_coherent_int_sts_MASK 0x00200000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_coherent_int_sts_SHFT 21u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_coherent_int_sts_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_coherent_int_sts_MASK 0x00100000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_coherent_int_sts_SHFT 20u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_wacpu_evt_int_sts_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_wacpu_evt_int_sts_MASK 0x00020000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_wacpu_evt_int_sts_SHFT 17u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_1_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_1_MASK 0x00000020u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_1_SHFT 5u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_0_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_0_MASK 0x00000010u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_tx_done_int_sts_0_SHFT 4u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_3_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_3_MASK 0x00000008u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_3_SHFT 3u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_2_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_2_MASK 0x00000004u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_2_SHFT 2u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_1_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_1_MASK 0x00000002u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_1_SHFT 1u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_0_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_0_MASK 0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_STA_host_dma_rx_done_int_sts_0_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_19_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_19_MASK 0x80000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_19_SHFT 31u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_18_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_18_MASK 0x40000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_18_SHFT 30u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_mcu2host_sw_int_ena_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_mcu2host_sw_int_ena_MASK 0x20000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_mcu2host_sw_int_ena_SHFT 29u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_subsys_int_ena_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_subsys_int_ena_MASK 0x10000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_subsys_int_ena_SHFT 28u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_17_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_17_MASK 0x08000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_17_SHFT 27u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_16_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_16_MASK 0x04000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_16_SHFT 26u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_20_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_20_MASK 0x02000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_20_SHFT 25u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_wpdma2host_err_int_ena_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_wpdma2host_err_int_ena_MASK 0x01000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_wpdma2host_err_int_ena_SHFT 24u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_5_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_5_MASK 0x00800000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_5_SHFT 23u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_4_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_4_MASK 0x00400000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_4_SHFT 22u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_coherent_int_ena_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_coherent_int_ena_MASK 0x00200000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_coherent_int_ena_SHFT 21u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_coherent_int_ena_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_coherent_int_ena_MASK 0x00100000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_coherent_int_ena_SHFT 20u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_wacpu_evt_int_ena_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_wacpu_evt_int_ena_MASK 0x00020000u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_wacpu_evt_int_ena_SHFT 17u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_1_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_1_MASK 0x00000020u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_1_SHFT 5u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_0_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_0_MASK 0x00000010u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_tx_done_int_ena_0_SHFT 4u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_3_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_3_MASK 0x00000008u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_3_SHFT 3u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_2_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_2_MASK 0x00000004u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_2_SHFT 2u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_1_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_1_MASK 0x00000002u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_1_SHFT 1u
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_0_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_0_MASK 0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WED_HOST_INT_ENA_host_dma_rx_done_int_ena_0_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL0_WED_TX_RING0_CTRL0_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL0_WED_TX_RING0_CTRL0_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL0_WED_TX_RING0_CTRL0_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL1_WED_TX_RING0_CTRL1_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL1_WED_TX_RING0_CTRL1_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL1_WED_TX_RING0_CTRL1_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL2_WED_TX_RING0_CTRL2_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL2_WED_TX_RING0_CTRL2_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_CTRL2_WED_TX_RING0_CTRL2_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_STS_WED_TX_RING0_DIDX_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_TX0_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_STS_WED_TX_RING0_DIDX_MASK 0x00000FFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX0_STS_WED_TX_RING0_DIDX_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL0_WED_TX_RING1_CTRL0_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL0_WED_TX_RING1_CTRL0_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL0_WED_TX_RING1_CTRL0_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL1_WED_TX_RING1_CTRL1_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL1_WED_TX_RING1_CTRL1_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL1_WED_TX_RING1_CTRL1_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL2_WED_TX_RING1_CTRL2_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL2_WED_TX_RING1_CTRL2_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_CTRL2_WED_TX_RING1_CTRL2_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_STS_WED_TX_RING1_DIDX_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_TX1_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_STS_WED_TX_RING1_DIDX_MASK 0x00000FFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_TX1_STS_WED_TX_RING1_DIDX_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL0_WED_RX_RING1_CTRL0_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL0_WED_RX_RING1_CTRL0_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL0_WED_RX_RING1_CTRL0_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL1_WED_RX_RING1_CTRL1_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL1_WED_RX_RING1_CTRL1_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL1_WED_RX_RING1_CTRL1_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL2_WED_RX_RING1_CTRL2_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL2_WED_RX_RING1_CTRL2_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_CTRL2_WED_RX_RING1_CTRL2_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_STS_WED_RX_RING1_DIDX_ADDR WF_WFDMA_EXT_WRAP_CSR_WED_RX1_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_STS_WED_RX_RING1_DIDX_MASK 0x00000FFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WED_RX1_STS_WED_RX_RING1_DIDX_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_RX_ERR_TH_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_RX_ERR_TH_MASK 0xFF000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_RX_ERR_TH_SHFT 24u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_TX_ERR_TH_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_TX_ERR_TH_MASK 0x00FF0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_TX_ERR_TH_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_TX_ERR_EN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_TX_ERR_EN_MASK 0x00008000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_TX_ERR_EN_SHFT 15u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_RX_ERR_EN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_RX_ERR_EN_MASK 0x00004000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_RX_ERR_EN_SHFT 14u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_CLKGATE_BYP_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_CLKGATE_BYP_MASK 0x00002000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_CLKGATE_BYP_SHFT 13u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BUFRDY_BYP_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BUFRDY_BYP_MASK 0x00001000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BUFRDY_BYP_SHFT 12u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BID_CHK_BYP_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BID_CHK_BYP_MASK 0x00000800u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BID_CHK_BYP_SHFT 11u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BRESP_ERR_CHK_BYP_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BRESP_ERR_CHK_BYP_MASK 0x00000400u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BRESP_ERR_CHK_BYP_SHFT 10u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_AXI_ERR_PAUSE_EN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_AXI_ERR_PAUSE_EN_MASK 0x00000100u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_AXI_ERR_PAUSE_EN_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BURST_SIZE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BURST_SIZE_MASK 0x000000C0u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BURST_SIZE_SHFT 6u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BUFFERABLE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BUFFERABLE_MASK 0x00000020u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_BUFFERABLE_SHFT 5u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_RD_OUTSTAND_NUM_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_RD_OUTSTAND_NUM_MASK 0x0000001Fu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_0_RD_OUTSTAND_NUM_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_ISSUE_TRAN_PTK_SEL_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_ISSUE_TRAN_PTK_SEL_MASK 0xE0000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_ISSUE_TRAN_PTK_SEL_SHFT 29u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_WR_0_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_WR_0_MASK 0x1F800000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_WR_0_SHFT 23u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_WR_1_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_WR_1_MASK 0x007E0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_WR_1_SHFT 17u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_WR_EN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_WR_EN_MASK 0x00018000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_WR_EN_SHFT 15u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_RD_0_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_RD_0_MASK 0x00007E00u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_RD_0_SHFT 9u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_RD_1_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_RD_1_MASK 0x000001F8u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_RD_1_SHFT 3u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_RD_EN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_RD_EN_MASK 0x00000006u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_RX_RD_EN_SHFT 1u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_SEL_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_SEL_MASK 0x00000001u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_1_LIMITER_SEL_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_WR_OUTSTAND_NUM_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_WR_OUTSTAND_NUM_MASK 0xF0000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_WR_OUTSTAND_NUM_SHFT 28u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ISSUE_TRAN_PTK_SEL_EN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ISSUE_TRAN_PTK_SEL_EN_MASK 0x08000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ISSUE_TRAN_PTK_SEL_EN_SHFT 27u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_AXI_RD_OUT_OF_ORDER_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_AXI_RD_OUT_OF_ORDER_MASK 0x02000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_AXI_RD_OUT_OF_ORDER_SHFT 25u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_LOCK_RLS_EN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_LOCK_RLS_EN_MASK 0x01000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_LOCK_RLS_EN_SHFT 24u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_LOCK_RLS_CNT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_LOCK_RLS_CNT_MASK 0x00FFFF00u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_LOCK_RLS_CNT_SHFT 8u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_WFIFO_LAST_SW_CTL_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_WFIFO_LAST_SW_CTL_MASK 0x00000080u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_WFIFO_LAST_SW_CTL_SHFT 7u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ERR_FLAGS_CLR_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ERR_FLAGS_CLR_MASK 0x00000040u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ERR_FLAGS_CLR_SHFT 6u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_LOCK_MAX_CNT_EN_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_LOCK_MAX_CNT_EN_MASK 0x00000020u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_LOCK_MAX_CNT_EN_SHFT 5u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_LOCK_MAX_CNT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_LOCK_MAX_CNT_MASK 0x0000001Fu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_CTRL_2_LOCK_MAX_CNT_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_AXI_WR_ERR_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_AXI_WR_ERR_MASK 0x80000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_AXI_WR_ERR_SHFT 31u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_AXI_RD_ERR_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_AXI_RD_ERR_MASK 0x40000000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_AXI_RD_ERR_SHFT 30u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_WR_AXI_ERR_RNG_DET_INT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_WR_AXI_ERR_RNG_DET_INT_MASK 0x00800000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_WR_AXI_ERR_RNG_DET_INT_SHFT 23u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_RD_AXI_ERR_RNG_DET_INT_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_RD_AXI_ERR_RNG_DET_INT_MASK 0x00400000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_RD_AXI_ERR_RNG_DET_INT_SHFT 22u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_BRESP_ERR_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_BRESP_ERR_MASK 0x00200000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_BRESP_ERR_SHFT 21u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_RRESP_ERR_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_RRESP_ERR_MASK 0x00100000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_RRESP_ERR_SHFT 20u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_BRESP_ERR_BID_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_BRESP_ERR_BID_MASK 0x000F0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_BRESP_ERR_BID_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_BRESP_ERR_BRSEP_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_BRESP_ERR_BRSEP_MASK 0x00003000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_BRESP_ERR_BRSEP_SHFT 12u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_RRESP_ERR_RID_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_RRESP_ERR_RID_MASK 0x00000780u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_RRESP_ERR_RID_SHFT 7u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_RRESP_ERR_RRESP_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_RRESP_ERR_RRESP_MASK 0x00000018u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_STS_RRESP_ERR_RRESP_SHFT 3u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_DMAWR_PROBE_WFDMA_AXI0_R2A_DMAWR_PROBE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_DMAWR_PROBE_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_DMAWR_PROBE_WFDMA_AXI0_R2A_DMAWR_PROBE_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_DMAWR_PROBE_WFDMA_AXI0_R2A_DMAWR_PROBE_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_DMARD_PROBE_WFDMA_AXI0_R2A_DMARD_PROBE_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_DMARD_PROBE_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_DMARD_PROBE_WFDMA_AXI0_R2A_DMARD_PROBE_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_DMARD_PROBE_WFDMA_AXI0_R2A_DMARD_PROBE_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT0_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT0_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT0_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT0_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT0_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT0_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT1_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT1_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT1_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT1_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT1_WFDMA_AXI0_R2A_WR_DBG_AXIM_OUT1_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_AXI_SLP_STS_WFDMA_AXI0_R2A_AXI_WR_SLP_STS_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_AXI_SLP_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_AXI_SLP_STS_WFDMA_AXI0_R2A_AXI_WR_SLP_STS_MASK 0xFFFF0000u                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_AXI_SLP_STS_WFDMA_AXI0_R2A_AXI_WR_SLP_STS_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_AXI_SLP_STS_WFDMA_AXI0_R2A_AXI_RD_SLP_STS_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_AXI_SLP_STS_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_AXI_SLP_STS_WFDMA_AXI0_R2A_AXI_RD_SLP_STS_MASK 0x0000FFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_AXI_SLP_STS_WFDMA_AXI0_R2A_AXI_RD_SLP_STS_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT0_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT0_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT0_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT0_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT0_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT0_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT1_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT1_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT1_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT1_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT1_WFDMA_AXI0_R2A_RD_DBG_AXIM_OUT1_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_FSM_CMD_ST_WFDMA_AXI0_R2A_FSM_CMD_ST_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_FSM_CMD_ST_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_FSM_CMD_ST_WFDMA_AXI0_R2A_FSM_CMD_ST_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_FSM_CMD_ST_WFDMA_AXI0_R2A_FSM_CMD_ST_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_FSM_DAT_ST_WFDMA_AXI0_R2A_FSM_DAT_ST_ADDR WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_FSM_DAT_ST_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_FSM_DAT_ST_WFDMA_AXI0_R2A_FSM_DAT_ST_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_WFDMA_AXI0_R2A_FSM_DAT_ST_WFDMA_AXI0_R2A_FSM_DAT_ST_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_START_AXI_READ_RNG_START_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_START_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_START_AXI_READ_RNG_START_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_START_AXI_READ_RNG_START_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_START_EXT_AXI_READ_RNG_START_EXT_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_START_EXT_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_START_EXT_AXI_READ_RNG_START_EXT_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_START_EXT_AXI_READ_RNG_START_EXT_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_END_AXI_READ_RNG_END_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_END_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_END_AXI_READ_RNG_END_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_END_AXI_READ_RNG_END_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_END_EXT_AXI_READ_RNG_END_EXT_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_END_EXT_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_END_EXT_AXI_READ_RNG_END_EXT_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_END_EXT_AXI_READ_RNG_END_EXT_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_START_AXI_WRITE_RNG_START_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_START_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_START_AXI_WRITE_RNG_START_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_START_AXI_WRITE_RNG_START_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_START_EXT_AXI_WRITE_RNG_START_EXT_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_START_EXT_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_START_EXT_AXI_WRITE_RNG_START_EXT_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_START_EXT_AXI_WRITE_RNG_START_EXT_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_END_AXI_WRITE_RNG_END_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_END_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_END_AXI_WRITE_RNG_END_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_END_AXI_WRITE_RNG_END_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_END_EXT_AXI_WRITE_RNG_END_EXT_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_END_EXT_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_END_EXT_AXI_WRITE_RNG_END_EXT_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_END_EXT_AXI_WRITE_RNG_END_EXT_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_0_AXI_READ_ERR_ARADDR_0_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_0_AXI_READ_ERR_ARADDR_0_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_0_AXI_READ_ERR_ARADDR_0_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_1_AXI_READ_ERR_ARADDR_1_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_1_AXI_READ_ERR_ARADDR_1_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_1_AXI_READ_ERR_ARADDR_1_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_2_AXI_READ_ERR_ARID_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_2_AXI_READ_ERR_ARID_MASK 0x000F0000u                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_2_AXI_READ_ERR_ARID_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_2_AXI_READ_ERR_ARLEN_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_2_AXI_READ_ERR_ARLEN_MASK 0x000000FFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_READ_RNG_ERR_STATUS_2_AXI_READ_ERR_ARLEN_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_ERR_STATUS_0_AXI_WRITE_ERR_AWADDR_0_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_ERR_STATUS_0_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_ERR_STATUS_0_AXI_WRITE_ERR_AWADDR_0_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_ERR_STATUS_0_AXI_WRITE_ERR_AWADDR_0_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_ERR_STATUS_1_AXI_WRITE_ERR_AWADDR_1_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_ERR_STATUS_1_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_ERR_STATUS_1_AXI_WRITE_ERR_AWADDR_1_MASK 0xFFFFFFFFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI0_WRITE_RNG_ERR_STATUS_1_AXI_WRITE_ERR_AWADDR_1_SHFT 0u


#define WF_WFDMA_EXT_WRAP_CSR_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_AWID_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI_WRITE_RNG_ERR_STATUS_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_AWID_MASK 0x000F0000u                
#define WF_WFDMA_EXT_WRAP_CSR_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_AWID_SHFT 16u
#define WF_WFDMA_EXT_WRAP_CSR_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_AWLEN_ADDR WF_WFDMA_EXT_WRAP_CSR_AXI_WRITE_RNG_ERR_STATUS_2_ADDR
#define WF_WFDMA_EXT_WRAP_CSR_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_AWLEN_MASK 0x000000FFu                
#define WF_WFDMA_EXT_WRAP_CSR_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_AWLEN_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __WF_WFDMA_EXT_WRAP_CSR_REGS_H__
