# Pipelined-MIPS-CPU
- Designed ALU, Register file and Memory VHDL modules 
- Implemented the Pipelined 32-bit MIPS CPU VHDL modules with data forwarding capabilities 
- Simulated the design with Modelsim with the script and testbench
