
---------- Begin Simulation Statistics ----------
final_tick                                74354341258                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181170                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669492                       # Number of bytes of host memory used
host_op_rate                                   198242                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   551.97                       # Real time elapsed on the host
host_tick_rate                              134707787                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074354                       # Number of seconds simulated
sim_ticks                                 74354341258                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.114758                       # CPI: cycles per instruction
system.cpu.discardedOps                        458176                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3790428                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.897056                       # IPC: instructions per cycle
system.cpu.numCycles                        111475774                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       107685346                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44971                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           29                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        24007                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        52448                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          24036                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20470145                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16411275                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81048                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8728322                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8726912                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983846                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049848                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433635                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299770                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133865                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34641667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34641667                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34644917                       # number of overall hits
system.cpu.dcache.overall_hits::total        34644917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        32051                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32051                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        32144                       # number of overall misses
system.cpu.dcache.overall_misses::total         32144                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3224335362                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3224335362                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3224335362                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3224335362                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34673718                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34673718                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34677061                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34677061                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000924                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000924                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000927                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000927                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100600.148576                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100600.148576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100309.089161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100309.089161                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        23810                       # number of writebacks
system.cpu.dcache.writebacks::total             23810                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5863                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5863                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5863                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5863                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26234                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2599422395                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2599422395                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2603493763                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2603493763                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000755                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000755                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000757                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000757                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 99260.057851                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99260.057851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 99241.204658                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99241.204658                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25978                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20458082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20458082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18207                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18207                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1745392927                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1745392927                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20476289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20476289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000889                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000889                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 95863.839567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95863.839567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1728                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1728                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16479                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16479                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1518446844                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1518446844                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000805                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000805                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92144.356090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92144.356090                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        13844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1478942435                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1478942435                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14197429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14197429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106829.127059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106829.127059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1080975551                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1080975551                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000684                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000684                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111337.475641                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111337.475641                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3250                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3250                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           93                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           93                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.027819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.027819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4071368                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4071368                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013760                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013760                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88508                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88508                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.580046                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34849163                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26234                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1328.396851                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227447                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.580046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998360                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998360                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         278866818                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        278866818                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49393753                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17137766                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9761333                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26458878                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26458878                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26458878                       # number of overall hits
system.cpu.icache.overall_hits::total        26458878                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          236                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            236                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          236                       # number of overall misses
system.cpu.icache.overall_misses::total           236                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24300144                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24300144                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24300144                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24300144                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26459114                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26459114                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26459114                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26459114                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102966.711864                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102966.711864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102966.711864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102966.711864                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          236                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          236                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23985320                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23985320                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23985320                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23985320                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101632.711864                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101632.711864                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101632.711864                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101632.711864                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26458878                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26458878                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          236                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           236                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24300144                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24300144                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26459114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26459114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102966.711864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102966.711864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23985320                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23985320                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101632.711864                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101632.711864                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           235.813945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26459114                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               236                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          112114.889831                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            109388                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   235.813945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.460574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.460574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.460938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         211673148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        211673148                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  74354341258                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3671                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3678                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                3671                       # number of overall hits
system.l2.overall_hits::total                    3678                       # number of overall hits
system.l2.demand_misses::.cpu.inst                229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              22563                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22792                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               229                       # number of overall misses
system.l2.overall_misses::.cpu.data             22563                       # number of overall misses
system.l2.overall_misses::total                 22792                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23405030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2499553152                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2522958182                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23405030                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2499553152                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2522958182                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26234                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26470                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26234                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26470                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970339                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.860067                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.861050                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970339                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.860067                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.861050                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102205.371179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110781.064220                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110694.900930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102205.371179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110781.064220                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110694.900930                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               20105                       # number of writebacks
system.l2.writebacks::total                     20105                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         22559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22787                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        22559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22787                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20266753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2189971177                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2210237930                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20266753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2189971177                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2210237930                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.859915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.860861                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.859915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.860861                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88889.267544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 97077.493550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96995.564576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88889.267544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 97077.493550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96995.564576                       # average overall mshr miss latency
system.l2.replacements                          44234                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        23810                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            23810                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        23810                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        23810                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1986                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1986                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data            9709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9709                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1061547842                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1061547842                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109336.475641                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109336.475641                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    928468601                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    928468601                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95629.683902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95629.683902                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23405030                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23405030                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970339                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970339                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102205.371179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102205.371179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20266753                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20266753                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88889.267544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88889.267544                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1438005310                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1438005310                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.777852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.777852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111872.203983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111872.203983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12850                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12850                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1261502576                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1261502576                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.777610                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.777610                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 98171.406693                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98171.406693                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.935194                       # Cycle average of tags in use
system.l2.tags.total_refs                       50434                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     44490                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.133603                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     95000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     126.095168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.614666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       129.225360                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.492559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.504787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999747                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    463890                       # Number of tag accesses
system.l2.tags.data_accesses                   463890                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     80420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     89838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000275692112                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3995                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3995                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              151345                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              76489                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22787                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20105                       # Number of write requests accepted
system.mem_ctrls.readBursts                     91148                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    80420                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    398                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 91148                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                80420                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.712891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.688835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.979618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3994     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3995                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.126408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.088235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.259234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              114      2.85%      2.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.08%      2.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30      0.75%      3.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.15%      3.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3589     89.84%     93.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.10%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              240      6.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3995                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   25472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5833472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5146880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     78.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   74353579544                       # Total gap between requests
system.mem_ctrls.avgGap                    1733506.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        58368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5749632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      5145920                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 784997.876552635222                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 77327455.300148740411                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 69208063.886200264096                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          912                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        90236                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        80420                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33248296                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4019092683                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1697328707927                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     36456.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     44539.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  21105803.38                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        58368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5775104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5833472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5146880                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5146880                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          228                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        22559                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          22787                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        20105                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         20105                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       784998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     77670031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         78455029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       784998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       784998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     69220975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        69220975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     69220975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       784998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     77670031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       147676004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                90750                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               80405                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         8599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4581                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4840                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5084                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2350778479                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             453750000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4052340979                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                25903.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           44653.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               71254                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              62409                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.62                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        37491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   292.167827                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   258.930548                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   160.813681                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2554      6.81%      6.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2204      5.88%     12.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        27489     73.32%     86.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          506      1.35%     87.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2802      7.47%     94.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          239      0.64%     95.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1006      2.68%     98.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          147      0.39%     98.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          544      1.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        37491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5808000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            5145920                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               78.112453                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               69.208064                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       137723460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        73197960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      342412980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     204065460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5869197360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  16377870420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14760176640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   37764644280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   507.901000                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38203929460                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2482740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  33667671798                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       129969420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        69080385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      305542020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     215648640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5869197360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15603434790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15412332960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   37605205575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.756691                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  39905907713                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2482740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31965693545                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        20105                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2079                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9709                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9709                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13078                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        67758                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  67758                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     10980352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                10980352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22787                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22787    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22787                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           387827055                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          398255681                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             16761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43915                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26297                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9709                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           236                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          472                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        78446                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 78918                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        60416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12811264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12871680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           44234                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5146880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            70704                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.340787                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.474842                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  46638     65.96%     65.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24037     34.00%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     29      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70704                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  74354341258                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          162032976                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1417374                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         157485366                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
