{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 23:19:02 2015 " "Info: Processing started: Mon Sep 21 23:19:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_dp -c lab2_dp " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_dp -c lab2_dp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DLatch2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DLatch2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLatch2-behavioural " "Info: Found design unit 1: DLatch2-behavioural" {  } { { "DLatch2.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/DLatch2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DLatch2 " "Info: Found entity 1: DLatch2" {  } { { "DLatch2.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/DLatch2.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dflipflop-behavioural " "Info: Found design unit 1: Dflipflop-behavioural" {  } { { "Dflipflop.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/Dflipflop.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dflipflop " "Info: Found entity 1: Dflipflop" {  } { { "Dflipflop.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/Dflipflop.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRLatch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SRLatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRLatch-dataflow " "Info: Found design unit 1: SRLatch-dataflow" {  } { { "SRLatch.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/SRLatch.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRLatch " "Info: Found entity 1: SRLatch" {  } { { "SRLatch.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/SRLatch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_SRLatch_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_SRLatch_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_SRLatch_1 " "Info: Found design unit 1: test-test_SRLatch_1" {  } { { "test_SRLatch_1.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_SRLatch_1.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test_SRLatch_1.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_SRLatch_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRLatch_nor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SRLatch_nor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRLatch_nor-dataflow " "Info: Found design unit 1: SRLatch_nor-dataflow" {  } { { "SRLatch_nor.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/SRLatch_nor.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRLatch_nor " "Info: Found entity 1: SRLatch_nor" {  } { { "SRLatch_nor.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/SRLatch_nor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_SRLatch_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_SRLatch_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_nor-test_SRLatch_2 " "Info: Found design unit 1: test_nor-test_SRLatch_2" {  } { { "test_SRLatch_2.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_SRLatch_2.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_nor " "Info: Found entity 1: test_nor" {  } { { "test_SRLatch_2.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_SRLatch_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_Dbit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_Dbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testdbit-tb_Dbit " "Info: Found design unit 1: testdbit-tb_Dbit" {  } { { "test_Dbit.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_Dbit.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 testdbit " "Info: Found entity 1: testdbit" {  } { { "test_Dbit.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_Dbit.vhd" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_gen-bhv " "Info: Found design unit 1: reg_gen-bhv" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_gen " "Info: Found entity 1: reg_gen" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tb_reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testreg-tb_reg " "Info: Found design unit 1: testreg-tb_reg" {  } { { "tb_reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/tb_reg_gen.vhd" 3 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 testreg " "Info: Found entity 1: testreg" {  } { { "tb_reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/tb_reg_gen.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dflipflop_bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Dflipflop_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dflipflop_bit-behavioural " "Info: Found design unit 1: Dflipflop_bit-behavioural" {  } { { "Dflipflop_bit.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/Dflipflop_bit.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dflipflop_bit " "Info: Found entity 1: Dflipflop_bit" {  } { { "Dflipflop_bit.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/Dflipflop_bit.vhd" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DLatch2_bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DLatch2_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLatch2_bit-behavioural " "Info: Found design unit 1: DLatch2_bit-behavioural" {  } { { "DLatch2_bit.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/DLatch2_bit.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DLatch2_bit " "Info: Found entity 1: DLatch2_bit" {  } { { "DLatch2_bit.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/DLatch2_bit.vhd" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_Dstd_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_Dstd_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teststd_logic-tb_std_logic " "Info: Found design unit 1: teststd_logic-tb_std_logic" {  } { { "test_Dstd_logic.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_Dstd_logic.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 teststd_logic " "Info: Found entity 1: teststd_logic" {  } { { "test_Dstd_logic.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_Dstd_logic.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc5_pack.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file opc5_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opc5_pack " "Info: Found design unit 1: opc5_pack" {  } { { "opc5_pack.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_pack.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 opc5_pack-body " "Info: Found design unit 2: opc5_pack-body" {  } { { "opc5_pack.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_pack.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_opc5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tb_opc5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_opc-arch " "Info: Found design unit 1: test_opc-arch" {  } { { "tb_opc5.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/tb_opc5.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_opc " "Info: Found entity 1: test_opc" {  } { { "tb_opc5.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/tb_opc5.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc5_bustest.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file opc5_bustest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opc5_bustest-blv " "Info: Found design unit 1: opc5_bustest-blv" {  } { { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 opc5_bustest " "Info: Found entity 1: opc5_bustest" {  } { { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "opc5_bustest " "Info: Elaborating entity \"opc5_bustest\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_gen reg_gen:T1 " "Info: Elaborating entity \"reg_gen\" for hierarchy \"reg_gen:T1\"" {  } { { "opc5_bustest.vhd" "T1" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T2\|q\[0\]\[0\] High " "Critical Warning (18010): Register reg_gen:T2\|q\[0\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T1\|q\[0\]\[0\] High " "Critical Warning (18010): Register reg_gen:T1\|q\[0\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T2\|q\[1\]\[0\] High " "Critical Warning (18010): Register reg_gen:T2\|q\[1\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T1\|q\[1\]\[0\] High " "Critical Warning (18010): Register reg_gen:T1\|q\[1\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T2\|q\[2\]\[0\] High " "Critical Warning (18010): Register reg_gen:T2\|q\[2\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T1\|q\[2\]\[0\] High " "Critical Warning (18010): Register reg_gen:T1\|q\[2\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T2\|q\[3\]\[0\] High " "Critical Warning (18010): Register reg_gen:T2\|q\[3\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_gen:T1\|q\[3\]\[0\] High " "Critical Warning (18010): Register reg_gen:T1\|q\[3\]\[0\] will power up to High" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Info: Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Info: Implemented 48 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 23:19:05 2015 " "Info: Processing ended: Mon Sep 21 23:19:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 23:19:06 2015 " "Info: Processing started: Mon Sep 21 23:19:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2_dp -c lab2_dp " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2_dp -c lab2_dp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2_dp EP2C35U484C6 " "Info: Selected device EP2C35U484C6 for design \"lab2_dp\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50U484C6 " "Info: Device EP2C50U484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 141 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 142 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 143 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Critical Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\]\[0\] " "Info: Pin LEDR\[0\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[0][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 40 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\]\[1\] " "Info: Pin LEDR\[0\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[0][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 41 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\]\[2\] " "Info: Pin LEDR\[0\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[0][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 42 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\]\[0\] " "Info: Pin LEDR\[1\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[1][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 44 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\]\[1\] " "Info: Pin LEDR\[1\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[1][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 45 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\]\[2\] " "Info: Pin LEDR\[1\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[1][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 46 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\]\[0\] " "Info: Pin LEDR\[2\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[2][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 48 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\]\[1\] " "Info: Pin LEDR\[2\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[2][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 49 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\]\[2\] " "Info: Pin LEDR\[2\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[2][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 50 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\]\[0\] " "Info: Pin LEDR\[3\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[3][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 52 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\]\[1\] " "Info: Pin LEDR\[3\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[3][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 53 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\]\[2\] " "Info: Pin LEDR\[3\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { LEDR[3][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 54 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\]\[0\] " "Info: Pin SW\[0\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[0][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 8 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { clk } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 55 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clear " "Info: Pin clear not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { clear } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 12 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 56 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\]\[2\] " "Info: Pin SW\[0\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[0][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 10 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\]\[1\] " "Info: Pin SW\[4\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[4][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 25 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\]\[0\] " "Info: Pin SW\[4\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[4][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 24 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\]\[2\] " "Info: Pin SW\[4\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[4][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 26 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\]\[1\] " "Info: Pin SW\[0\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[0][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 9 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\]\[0\] " "Info: Pin SW\[1\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[1][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 12 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\]\[2\] " "Info: Pin SW\[1\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[1][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 14 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\]\[1\] " "Info: Pin SW\[5\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[5][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 29 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\]\[0\] " "Info: Pin SW\[5\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[5][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 28 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\]\[2\] " "Info: Pin SW\[5\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[5][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 30 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\]\[1\] " "Info: Pin SW\[1\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[1][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 13 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\]\[2\] " "Info: Pin SW\[2\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[2][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\]\[1\] " "Info: Pin SW\[6\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[6][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[6][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 33 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\]\[0\] " "Info: Pin SW\[6\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[6][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 32 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\]\[2\] " "Info: Pin SW\[6\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[6][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[6][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 34 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\]\[1\] " "Info: Pin SW\[2\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[2][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 17 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\]\[0\] " "Info: Pin SW\[2\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[2][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 16 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\]\[2\] " "Info: Pin SW\[3\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[3][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 22 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\]\[1\] " "Info: Pin SW\[7\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[7][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 37 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\]\[0\] " "Info: Pin SW\[7\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[7][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 36 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\]\[2\] " "Info: Pin SW\[7\]\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[7][2] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[7][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 38 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\]\[1\] " "Info: Pin SW\[3\]\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[3][1] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 21 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\]\[0\] " "Info: Pin SW\[3\]\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { SW[3][0] } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 20 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { clk } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 55 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clear (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node clear (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { clear } } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 12 0 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/" 0 { } { { 0 { 0 ""} 0 56 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 24 12 0 " "Info: Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 24 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 44 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 37 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 39 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 36 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 39 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Warning: Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\]\[0\] 0 " "Info: Pin \"LEDR\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\]\[1\] 0 " "Info: Pin \"LEDR\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\]\[2\] 0 " "Info: Pin \"LEDR\[0\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\]\[0\] 0 " "Info: Pin \"LEDR\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\]\[1\] 0 " "Info: Pin \"LEDR\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\]\[2\] 0 " "Info: Pin \"LEDR\[1\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\]\[0\] 0 " "Info: Pin \"LEDR\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\]\[1\] 0 " "Info: Pin \"LEDR\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\]\[2\] 0 " "Info: Pin \"LEDR\[2\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\]\[0\] 0 " "Info: Pin \"LEDR\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\]\[1\] 0 " "Info: Pin \"LEDR\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\]\[2\] 0 " "Info: Pin \"LEDR\[3\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/lab2_dp.fit.smsg " "Info: Generated suppressed messages file /home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/lab2_dp.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 23:19:14 2015 " "Info: Processing ended: Mon Sep 21 23:19:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 23:19:16 2015 " "Info: Processing started: Mon Sep 21 23:19:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab2_dp -c lab2_dp " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab2_dp -c lab2_dp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 23:19:19 2015 " "Info: Processing ended: Mon Sep 21 23:19:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 23:19:19 2015 " "Info: Processing started: Mon Sep 21 23:19:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab2_dp -c lab2_dp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2_dp -c lab2_dp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_gen:T2\|q\[2\]\[1\] SW\[6\]\[1\] clk 3.993 ns register " "Info: tsu for register \"reg_gen:T2\|q\[2\]\[1\]\" (data pin = \"SW\[6\]\[1\]\", clock pin = \"clk\") is 3.993 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.695 ns + Longest pin register " "Info: + Longest pin to register delay is 6.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns SW\[6\]\[1\] 1 PIN PIN_V15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V15; Fanout = 1; PIN Node = 'SW\[6\]\[1\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[6][1] } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.499 ns) + CELL(0.366 ns) 6.695 ns reg_gen:T2\|q\[2\]\[1\] 2 REG LCFF_X51_Y1_N11 4 " "Info: 2: + IC(5.499 ns) + CELL(0.366 ns) = 6.695 ns; Loc. = LCFF_X51_Y1_N11; Fanout = 4; REG Node = 'reg_gen:T2\|q\[2\]\[1\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.865 ns" { SW[6][1] reg_gen:T2|q[2][1] } "NODE_NAME" } } { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.196 ns ( 17.86 % ) " "Info: Total cell delay = 1.196 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.499 ns ( 82.14 % ) " "Info: Total interconnect delay = 5.499 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.695 ns" { SW[6][1] reg_gen:T2|q[2][1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.695 ns" { SW[6][1] {} SW[6][1]~combout {} reg_gen:T2|q[2][1] {} } { 0.000ns 0.000ns 5.499ns } { 0.000ns 0.830ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.666 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.666 ns reg_gen:T2\|q\[2\]\[1\] 3 REG LCFF_X51_Y1_N11 4 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X51_Y1_N11; Fanout = 4; REG Node = 'reg_gen:T2\|q\[2\]\[1\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl reg_gen:T2|q[2][1] } "NODE_NAME" } } { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.86 % ) " "Info: Total cell delay = 1.516 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.150 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl reg_gen:T2|q[2][1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} reg_gen:T2|q[2][1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.695 ns" { SW[6][1] reg_gen:T2|q[2][1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.695 ns" { SW[6][1] {} SW[6][1]~combout {} reg_gen:T2|q[2][1] {} } { 0.000ns 0.000ns 5.499ns } { 0.000ns 0.830ns 0.366ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl reg_gen:T2|q[2][1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} reg_gen:T2|q[2][1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LEDR\[1\]\[2\] reg_gen:T2\|q\[1\]\[2\] 12.233 ns register " "Info: tco from clock \"clk\" to destination pin \"LEDR\[1\]\[2\]\" through register \"reg_gen:T2\|q\[1\]\[2\]\" is 12.233 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 2.681 ns reg_gen:T2\|q\[1\]\[2\] 3 REG LCFF_X22_Y1_N9 3 " "Info: 3: + IC(1.047 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 3; REG Node = 'reg_gen:T2\|q\[1\]\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.584 ns" { clk~clkctrl reg_gen:T2|q[1][2] } "NODE_NAME" } } { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.55 % ) " "Info: Total cell delay = 1.516 ns ( 56.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 43.45 % ) " "Info: Total interconnect delay = 1.165 ns ( 43.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl reg_gen:T2|q[1][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} reg_gen:T2|q[1][2] {} } { 0.000ns 0.000ns 0.118ns 1.047ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.302 ns + Longest register pin " "Info: + Longest register to pin delay is 9.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_gen:T2\|q\[1\]\[2\] 1 REG LCFF_X22_Y1_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 3; REG Node = 'reg_gen:T2\|q\[1\]\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { reg_gen:T2|q[1][2] } "NODE_NAME" } } { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.415 ns) 1.347 ns Mux13~0 2 COMB LCCOMB_X22_Y1_N18 1 " "Info: 2: + IC(0.932 ns) + CELL(0.415 ns) = 1.347 ns; Loc. = LCCOMB_X22_Y1_N18; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.347 ns" { reg_gen:T2|q[1][2] Mux13~0 } "NODE_NAME" } } { "opc5_pack.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_pack.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.245 ns) 2.030 ns Mux13~1 3 COMB LCCOMB_X22_Y1_N22 1 " "Info: 3: + IC(0.438 ns) + CELL(0.245 ns) = 2.030 ns; Loc. = LCCOMB_X22_Y1_N22; Fanout = 1; COMB Node = 'Mux13~1'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.683 ns" { Mux13~0 Mux13~1 } "NODE_NAME" } } { "opc5_pack.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_pack.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.494 ns) + CELL(2.778 ns) 9.302 ns LEDR\[1\]\[2\] 4 PIN PIN_B16 0 " "Info: 4: + IC(4.494 ns) + CELL(2.778 ns) = 9.302 ns; Loc. = PIN_B16; Fanout = 0; PIN Node = 'LEDR\[1\]\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.272 ns" { Mux13~1 LEDR[1][2] } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.438 ns ( 36.96 % ) " "Info: Total cell delay = 3.438 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.864 ns ( 63.04 % ) " "Info: Total interconnect delay = 5.864 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.302 ns" { reg_gen:T2|q[1][2] Mux13~0 Mux13~1 LEDR[1][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.302 ns" { reg_gen:T2|q[1][2] {} Mux13~0 {} Mux13~1 {} LEDR[1][2] {} } { 0.000ns 0.932ns 0.438ns 4.494ns } { 0.000ns 0.415ns 0.245ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl reg_gen:T2|q[1][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} reg_gen:T2|q[1][2] {} } { 0.000ns 0.000ns 0.118ns 1.047ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.302 ns" { reg_gen:T2|q[1][2] Mux13~0 Mux13~1 LEDR[1][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.302 ns" { reg_gen:T2|q[1][2] {} Mux13~0 {} Mux13~1 {} LEDR[1][2] {} } { 0.000ns 0.932ns 0.438ns 4.494ns } { 0.000ns 0.415ns 0.245ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_gen:T1\|q\[0\]\[2\] SW\[0\]\[2\] clk 0.052 ns register " "Info: th for register \"reg_gen:T1\|q\[0\]\[2\]\" (data pin = \"SW\[0\]\[2\]\", clock pin = \"clk\") is 0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.676 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.676 ns reg_gen:T1\|q\[0\]\[2\] 3 REG LCFF_X4_Y1_N11 6 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X4_Y1_N11; Fanout = 6; REG Node = 'reg_gen:T1\|q\[0\]\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.579 ns" { clk~clkctrl reg_gen:T1|q[0][2] } "NODE_NAME" } } { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.65 % ) " "Info: Total cell delay = 1.516 ns ( 56.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.35 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl reg_gen:T1|q[0][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} reg_gen:T1|q[0][2] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.890 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.969 ns) 0.969 ns SW\[0\]\[2\] 1 PIN PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_V12; Fanout = 1; PIN Node = 'SW\[0\]\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0][2] } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.366 ns) 2.890 ns reg_gen:T1\|q\[0\]\[2\] 2 REG LCFF_X4_Y1_N11 6 " "Info: 2: + IC(1.555 ns) + CELL(0.366 ns) = 2.890 ns; Loc. = LCFF_X4_Y1_N11; Fanout = 6; REG Node = 'reg_gen:T1\|q\[0\]\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.921 ns" { SW[0][2] reg_gen:T1|q[0][2] } "NODE_NAME" } } { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 46.19 % ) " "Info: Total cell delay = 1.335 ns ( 46.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.555 ns ( 53.81 % ) " "Info: Total interconnect delay = 1.555 ns ( 53.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.890 ns" { SW[0][2] reg_gen:T1|q[0][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.890 ns" { SW[0][2] {} SW[0][2]~combout {} reg_gen:T1|q[0][2] {} } { 0.000ns 0.000ns 1.555ns } { 0.000ns 0.969ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl reg_gen:T1|q[0][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} reg_gen:T1|q[0][2] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.890 ns" { SW[0][2] reg_gen:T1|q[0][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.890 ns" { SW[0][2] {} SW[0][2]~combout {} reg_gen:T1|q[0][2] {} } { 0.000ns 0.000ns 1.555ns } { 0.000ns 0.969ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 23:19:20 2015 " "Info: Processing ended: Mon Sep 21 23:19:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 23:19:21 2015 " "Info: Processing started: Mon Sep 21 23:19:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab2_dp -c lab2_dp " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off lab2_dp -c lab2_dp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "lab2_dp.vho lab2_dp_vhd.sdo /home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/simulation/modelsim/ simulation " "Info: Generated files \"lab2_dp.vho\" and \"lab2_dp_vhd.sdo\" in directory \"/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 23:19:21 2015 " "Info: Processing ended: Mon Sep 21 23:19:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
