
---------- Begin Simulation Statistics ----------
final_tick                                30707014500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59616                       # Simulator instruction rate (inst/s)
host_mem_usage                                1041976                       # Number of bytes of host memory used
host_op_rate                                   115368                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   167.74                       # Real time elapsed on the host
host_tick_rate                              183062455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      19351849                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030707                       # Number of seconds simulated
sim_ticks                                 30707014500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    79                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       543804                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1080216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect        10450                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       718393                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4089055                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       978504                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3027040                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2048536                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5530332                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          588029                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       591596                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12644243                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8816535                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       771701                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2320534                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1100939                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1363                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     17187802                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19351828                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     28116062                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.688284                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.833673                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     22950139     81.63%     81.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1378129      4.90%     86.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       677038      2.41%     88.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1096169      3.90%     92.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       423059      1.50%     94.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       235955      0.84%     95.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       130845      0.47%     95.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       123789      0.44%     96.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1100939      3.92%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     28116062                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              17342                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       221726                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          19271403                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2691400                       # Number of loads committed
system.switch_cpus.commit.membars                 280                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        72885      0.38%      0.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15126044     78.16%     78.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          182      0.00%     78.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       144362      0.75%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          821      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         1536      0.01%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           26      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu         1682      0.01%     79.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            6      0.00%     79.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1430      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         1795      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           24      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           45      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            1      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           22      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2686882     13.88%     93.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1304508      6.74%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         4518      0.02%     99.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         5059      0.03%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19351828                       # Class of committed instruction
system.switch_cpus.commit.refs                4000967                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19351828                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.141400                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.141400                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8775334                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       42364316                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         15489884                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           5491372                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         772876                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        593407                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4165702                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51342                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1917233                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  7388                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5530332                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2737044                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13286903                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        443641                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles        11376                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               22976519                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles        61469                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles        14700                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles       339970                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1545752                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.090050                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     16635581                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1566533                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.374125                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     31122875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.472262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.938849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         24168649     77.66%     77.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           350824      1.13%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           306785      0.99%     79.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           305233      0.98%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           463642      1.49%     82.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           338832      1.09%     83.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           372613      1.20%     84.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           373842      1.20%     85.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4442455     14.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     31122875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             56865                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            14332                       # number of floating regfile writes
system.switch_cpus.idleCycles                30291133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       968930                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3161029                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.485760                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6119143                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1916993                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         4608277                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5368011                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        10994                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        54736                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2515598                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36534061                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4202150                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1207049                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      29832487                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          35505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        138185                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         772876                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        187297                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        13577                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       335144                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         4508                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1026                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          437                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2676587                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1206025                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1026                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       929070                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        39860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          33131907                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29131238                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.620825                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20569115                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.474342                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29406062                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         43303487                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24275731                       # number of integer regfile writes
system.switch_cpus.ipc                       0.162829                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.162829                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       351498      1.13%      1.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      23957291     77.18%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          347      0.00%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        183719      0.59%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1404      0.00%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        33173      0.11%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           34      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu         2944      0.01%     79.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            6      0.00%     79.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1967      0.01%     79.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         3114      0.01%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           45      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          929      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            2      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult          263      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            1      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4424856     14.26%     93.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2065684      6.66%     99.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead         7092      0.02%     99.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         5172      0.02%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       31039541                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           57370                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       114333                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        54521                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       113282                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              497590                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016031                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          459072     92.26%     92.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     92.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     92.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     92.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     92.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           119      0.02%     92.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     92.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     92.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     92.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     92.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     92.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     92.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     92.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            174      0.03%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             18      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          24133      4.85%     97.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13549      2.72%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          398      0.08%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          127      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31128263                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     93765384                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29076717                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     53603777                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36503418                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          31039541                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        30643                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     17182091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       180175                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        29280                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     23363394                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     31122875                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.997322                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.948216                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     22455517     72.15%     72.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1830413      5.88%     78.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1534733      4.93%     82.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1211462      3.89%     86.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1152425      3.70%     90.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       979453      3.15%     93.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1004619      3.23%     96.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       663427      2.13%     99.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       290826      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     31122875                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.505415                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2793584                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                 97454                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       166817                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       151095                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5368011                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2515598                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13097737                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            865                       # number of misc regfile writes
system.switch_cpus.numCycles                 61414008                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         7022745                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22783330                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents           23                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents         464716                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         15846395                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         357267                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        106926                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     100446311                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       40345110                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     45118566                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5637890                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         820679                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         772876                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1779371                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         22335057                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        75118                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     62841118                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        63597                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1495                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2111819                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1457                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63548929                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76128690                       # The number of ROB writes
system.switch_cpus.timesIdled                  424505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        33625                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         8159                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1018473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       500316                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2042021                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         508475                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             511565                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44180                       # Transaction distribution
system.membus.trans_dist::CleanEvict           491765                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2916                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29789                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29789                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        511566                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1621570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1621570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1621570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     37474176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     37474176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37474176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            544271                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  544271    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              544271                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1415692501                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2914227000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  30707014500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            963826                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       171620                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       642676                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1110671                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5725                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            56178                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           56178                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        646326                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       317502                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1929028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1132422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3061450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     82092928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     32071552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              114164480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          914977                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3230720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1934408                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.284459                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.460410                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1392308     71.98%     71.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 533941     27.60%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   8159      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1934408                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1791126496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         563741269                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         970171626                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       294503                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       177480                       # number of demand (read+write) hits
system.l2.demand_hits::total                   471983                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       294503                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       177480                       # number of overall hits
system.l2.overall_hits::total                  471983                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst       345521                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       196198                       # number of demand (read+write) misses
system.l2.demand_misses::total                 541723                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst       345521                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       196198                       # number of overall misses
system.l2.overall_misses::total                541723                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  28893247000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  16801244500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45694491500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  28893247000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  16801244500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45694491500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       640024                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       373678                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1013706                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       640024                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       373678                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1013706                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.539856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.525046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.534399                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.539856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.525046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.534399                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83622.260297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85634.127259                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84350.288801                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83622.260297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85634.127259                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84350.288801                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               44180                       # number of writebacks
system.l2.writebacks::total                     44180                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst          337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 351                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst          337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                351                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst       345184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       196184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            541368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       345184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       196184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           541368                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  25423453516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  14838794506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40262248022                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  25423453516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  14838794506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40262248022                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.539330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.525008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.534048                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.539330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.525008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.534048                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73651.888604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75637.128950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74371.311237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73651.888604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75637.128950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74371.311237                       # average overall mshr miss latency
system.l2.replacements                         908677                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       127440                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           127440                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       127440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       127440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       638002                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           638002                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       638002                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       638002                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       131773                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        131773                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data         2825                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2825                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         2900                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2900                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data      3580000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3580000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data         5725                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5725                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.506550                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.506550                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  1234.482759                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1234.482759                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         2900                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2900                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data     56784000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     56784000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.506550                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.506550                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19580.689655                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19580.689655                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        26373                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26373                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        29803                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29805                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2257816500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2257816500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        56176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             56178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.530529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.530546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75758.027715                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75752.944137                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29803                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29803                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1959786500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1959786500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.530529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.530510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65758.027715                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65758.027715                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       294503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             294503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst       345521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           345523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  28893247000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  28893247000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       640024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         640026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.539856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.539858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83622.260297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83621.776264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst          337                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           337                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       345184                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       345184                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  25423453516                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  25423453516                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.539330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.539328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73651.888604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73651.888604                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       151107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            151107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       166395                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          166395                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14543428000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14543428000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       317502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        317502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.524075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.524075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87403.034947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87403.034947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       166381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       166381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12879008006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12879008006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.524031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.524031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77406.723159                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77406.723159                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.958768                       # Cycle average of tags in use
system.l2.tags.total_refs                     1833286                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    908677                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.017533                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     126.225519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.003221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.003995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    71.281001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    58.445032                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.493068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.278441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.228301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999839                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17105157                       # Number of tag accesses
system.l2.tags.data_accesses                 17105157                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     22091776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12554624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34646656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     22091776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22091904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2827520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2827520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       345184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       196166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              541354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44180                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              4168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    719437443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    408851990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1128297771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         4168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    719437443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        719441612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92080590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92080590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92080590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             4168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    719437443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    408851990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1220378360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     38377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    344988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    178889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000431882500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2327                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2327                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1061568                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36073                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      541351                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44180                       # Number of write requests accepted
system.mem_ctrls.readBursts                    541351                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44180                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  17474                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5803                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            46290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6863                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8284312000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2619385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18107005750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15813.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34563.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   318049                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31185                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                541351                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44180                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  311941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  153364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   47307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       212990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.934579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.624245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.405622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        98266     46.14%     46.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        70834     33.26%     79.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21888     10.28%     89.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9867      4.63%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4370      2.05%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2747      1.29%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1560      0.73%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1129      0.53%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2329      1.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       212990                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     222.462398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    183.285358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.023909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            260     11.17%     11.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          153      6.57%     17.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          366     15.73%     33.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          643     27.63%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          544     23.38%     84.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          256     11.00%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           90      3.87%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           11      0.47%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2327                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.482166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.460135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.872581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1754     75.38%     75.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      2.88%     78.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              466     20.03%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      1.59%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2327                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33528128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1118336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2454656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34646464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2827520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1091.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1128.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30706937000                       # Total gap between requests
system.mem_ctrls.avgGap                      52442.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     22079232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11448896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2454656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 719028937.183066129684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 372843019.304270029068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79937956.846960812807                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       345184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       196167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        44180                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  11203338750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6903667000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 739605438750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32456.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35192.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16740729.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            812025060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            431590170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1961743560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          143090640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2423525520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13752051420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        210814560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19734840930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        642.681851                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    434340250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1025180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29247483750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            708773520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            376706880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1778738220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           57117240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2423525520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13758571080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        205324320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19308756780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.806059                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    416169250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1025180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29265654750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1933990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1933998                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1933990                       # number of overall hits
system.cpu.icache.overall_hits::total         1933998                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       802923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         802925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       802923                       # number of overall misses
system.cpu.icache.overall_misses::total        802925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  41029668124                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  41029668124                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  41029668124                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  41029668124                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2736913                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2736923                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2736913                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2736923                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.293368                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.293368                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.293368                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.293368                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51100.377152                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51100.249866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51100.377152                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51100.249866                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       244932                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              6645                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.859594                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       642676                       # number of writebacks
system.cpu.icache.writebacks::total            642676                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       156599                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       156599                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       156599                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       156599                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       646324                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       646324                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       646324                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       646324                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  33140323680                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  33140323680                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  33140323680                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  33140323680                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.236151                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.236150                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.236151                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.236150                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 51275.093730                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51275.093730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 51275.093730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51275.093730                       # average overall mshr miss latency
system.cpu.icache.replacements                 642676                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1933990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1933998                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       802923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        802925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  41029668124                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  41029668124                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2736913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2736923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.293368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.293368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51100.377152                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51100.249866                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       156599                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       156599                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       646324                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       646324                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  33140323680                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  33140323680                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.236151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.236150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 51275.093730                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51275.093730                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.818259                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2508611                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            646262                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.881724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000303                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.817956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.997156                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6120172                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6120172                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4441571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4441576                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4441571                       # number of overall hits
system.cpu.dcache.overall_hits::total         4441576                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       637952                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         637954                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       637952                       # number of overall misses
system.cpu.dcache.overall_misses::total        637954                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  32194226835                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32194226835                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  32194226835                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32194226835                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5079523                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5079530                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5079523                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5079530                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.125593                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.125593                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.125593                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.125593                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 50464.967325                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50464.809116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 50464.967325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50464.809116                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       471195                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       106802                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16624                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             836                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.344261                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.753589                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       127440                       # number of writebacks
system.cpu.dcache.writebacks::total            127440                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       258550                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       258550                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       258550                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       258550                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       379402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       379402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       379402                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       379402                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  19449283346                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19449283346                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  19449283346                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19449283346                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.074692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.074692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.074692                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.074692                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 51262.996363                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51262.996363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 51262.996363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51262.996363                       # average overall mshr miss latency
system.cpu.dcache.replacements                 373614                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3194012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3194012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       575810                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        575810                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  29346117500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  29346117500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3769822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3769822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.152742                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.152742                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 50964.932009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50964.932009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       258211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       258211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       317599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       317599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16674383000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16674383000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.084248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52501.371226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52501.371226                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1247559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1247564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        62142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        62144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2848109335                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2848109335                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1309701                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1309708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45832.276641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45830.801606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          339                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          339                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        61803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        61803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2774900346                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2774900346                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44899.120528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44899.120528                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.994885                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4788158                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            373614                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.815788                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.994443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10532738                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10532738                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30707014500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  30707004000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                33116883500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 610881                       # Simulator instruction rate (inst/s)
host_mem_usage                                1051192                       # Number of bytes of host memory used
host_op_rate                                  1180986                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.10                       # Real time elapsed on the host
host_tick_rate                              133141258                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000010                       # Number of instructions simulated
sim_ops                                      21321542                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002410                       # Number of seconds simulated
sim_ticks                                  2409869000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85345                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         2566                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        73373                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       466306                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       116919                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       354464                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       237545                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          643902                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           80441                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        58135                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1328864                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           921123                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        87273                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             250095                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        133026                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           30                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1983162                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1969693                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      2908399                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.677243                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.898895                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2434085     83.69%     83.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       114003      3.92%     87.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        53664      1.85%     89.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        92224      3.17%     92.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        39146      1.35%     93.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        17631      0.61%     94.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         9597      0.33%     94.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        15023      0.52%     95.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       133026      4.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2908399                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                219                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        29622                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1964426                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                281658                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4751      0.24%      0.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1562180     79.31%     79.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            5      0.00%     79.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        12580      0.64%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            5      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           53      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            9      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       281649     14.30%     94.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       108314      5.50%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            9      0.00%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          120      0.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1969693                       # Class of committed instruction
system.switch_cpus.commit.refs                 390092                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1969693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.819748                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.819748                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1257914                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        4635822                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1253440                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            612266                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          87380                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         60314                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              462264                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  6681                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              173954                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   577                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              643902                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            303784                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               1726315                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         37580                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         1669                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                2535607                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles        15272                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles          102                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles        90017                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          174760                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.133597                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1350559                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       197360                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.526088                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      3271314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.557566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.000678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2493020     76.21%     76.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            37992      1.16%     77.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            50308      1.54%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            31600      0.97%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            46871      1.43%     81.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            27506      0.84%     82.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            41075      1.26%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            53122      1.62%     85.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           489820     14.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      3271314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads              1685                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              352                       # number of floating regfile writes
system.switch_cpus.idleCycles                 1548424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       107611                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           357581                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.668060                       # Inst execution rate
system.switch_cpus.iew.exec_refs               638711                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             173843                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          615718                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        598325                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1516                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       231591                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      3951643                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        464868                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       126485                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       3219874                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3644                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         11345                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          87380                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         16748                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1200                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        47683                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          241                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          145                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          507                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       316689                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       123163                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          145                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       101673                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5938                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           3533993                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               3134106                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.628719                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           2221890                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.650265                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                3173510                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          4550627                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2621170                       # number of integer regfile writes
system.switch_cpus.ipc                       0.207480                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.207480                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        45579      1.36%      1.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       2604035     77.82%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           18      0.00%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         17093      0.51%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           10      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1016      0.03%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          178      0.01%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          142      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           13      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       489330     14.62%     94.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       188678      5.64%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          141      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          121      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        3346354                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses            1630                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         3270                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         1500                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         3873                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               50154                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014988                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           47730     95.17%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           1570      3.13%     98.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           850      1.69%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            4      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        3349299                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     10028249                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      3132606                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5929984                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            3947480                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           3346354                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4163                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1982083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        17338                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2556888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      3271314                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.022939                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.989194                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2351151     71.87%     71.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       194797      5.95%     77.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       165809      5.07%     82.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       115312      3.52%     86.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       112752      3.45%     89.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       110530      3.38%     93.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       111487      3.41%     96.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        74385      2.27%     98.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        35091      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      3271314                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.694302                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              318656                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                 15898                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14601                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        17854                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       598325                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       231591                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         1424071                       # number of misc regfile reads
system.switch_cpus.numCycles                  4819738                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1096426                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2323334                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents          47792                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1292399                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          67179                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         19171                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      10788415                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        4391142                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      4880450                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            620677                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          14411                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          87380                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        145893                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2557276                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         2562                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      6717300                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        28539                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          187                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            225878                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              6728189                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             8273950                       # The number of ROB writes
system.switch_cpus.timesIdled                   30618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         3270                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1502                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        92021                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        37602                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       183998                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          39104                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              41521                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3660                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38184                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              133                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1848                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1848                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41520                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       128714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       128714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 128714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3009856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3009856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3009856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43501                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43501    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               43501                       # Request fanout histogram
system.membus.reqLayer2.occupancy           112458000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          232541250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2409869000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2409869000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2409869000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2409869000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             88666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        52919                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           90818                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             242                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3255                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         53006                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        35660                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       158519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       117231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                275750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6752832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2963264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9716096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           63358                       # Total snoops (count)
system.tol2bus.snoopTraffic                    260544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           155110                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.282896                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471417                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 112732     72.68%     72.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  40876     26.35%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1502      0.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             155110                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          152303000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          58551886                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          79569376                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2409869000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst        33330                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        14774                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48104                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        33330                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        14774                       # number of overall hits
system.l2.overall_hits::total                   48104                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst        19265                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        24141                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43406                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst        19265                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        24141                       # number of overall misses
system.l2.overall_misses::total                 43406                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   1639078000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2023026000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3662104000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   1639078000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2023026000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3662104000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        52595                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        38915                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91510                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        52595                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        38915                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91510                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.366290                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.620352                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.474331                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.366290                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.620352                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.474331                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85080.612510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83800.422518                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84368.612634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85080.612510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83800.422518                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84368.612634                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3660                       # number of writebacks
system.l2.writebacks::total                      3660                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst           26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  32                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst           26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 32                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst        19239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        24135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43374                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        19239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        24135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43374                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   1445381500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1781354500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3226736000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   1445381500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1781354500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3226736000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.365795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.620198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.473981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.365795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.620198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.473981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75127.683352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73807.934535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74393.323189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75127.683352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73807.934535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74393.323189                       # average overall mshr miss latency
system.l2.replacements                          62947                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         7385                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7385                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         7385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        51792                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            51792                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        51792                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        51792                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        17832                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17832                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          116                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  116                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data          126                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                126                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data      1075000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1075000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data          242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.520661                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.520661                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  8531.746032                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8531.746032                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.switch_cpus.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data          125                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           125                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      2439500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2439500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.516529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.516529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19516                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19516                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1400                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1855                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    138827500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     138827500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         3255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.569892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.569892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74839.622642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74839.622642                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    120277500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    120277500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.569892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.569892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64839.622642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64839.622642                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        33330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              33330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst        19265                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19265                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   1639078000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1639078000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        52595                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          52595                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.366290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.366290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85080.612510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85080.612510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        19239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        19239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   1445381500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1445381500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.365795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.365795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75127.683352                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75127.683352                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        22286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1884198500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1884198500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        35660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.624958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.624958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84546.284663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84546.284663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        22280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1661077000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1661077000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.624790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.624790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74554.622980                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74554.622980                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2409869000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                      219113                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     63203                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.466813                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     107.129807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    90.779810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    58.090383                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.418476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.354609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.226916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1508779                       # Number of tag accesses
system.l2.tags.data_accesses                  1508779                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2409869000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst      1231296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1544320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2775616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1231296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1231296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       234240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          234240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        19239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        24130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3660                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3660                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    510938976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    640831514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1151770490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    510938976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        510938976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       97200304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97200304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       97200304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    510938976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    640831514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1248970795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     19185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     22661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001642306250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               84844                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3035                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3660                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3660                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1522                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   429                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              419                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    667114000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  209230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1451726500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15942.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34692.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26306                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2453                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3660                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.820739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.125286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.736723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8008     49.08%     49.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4861     29.79%     78.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1541      9.44%     88.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          697      4.27%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          380      2.33%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          241      1.48%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          130      0.80%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          125      0.77%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          334      2.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16317                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     244.178571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    186.968732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    656.352363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           195     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.469388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.448261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.855799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              148     75.51%     75.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      3.57%     79.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38     19.39%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           196                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2678144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   97408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  206592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2775552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               234240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1111.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1151.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2409601500                       # Total gap between requests
system.mem_ctrls.avgGap                      51237.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1227840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1450304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       206592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 509504873.501422703266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 601818605.077703475952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 85727481.452311322093                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        19239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        24129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3660                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    652849250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    798877250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  68930757000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33933.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33108.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18833540.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             62032320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             32967165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           155987580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            8028360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     190538400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1059176850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         33451200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1542181875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        639.944277                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     78103250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     80600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2251165750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             54456780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             28955850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           142792860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            8821800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     190538400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1077908190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         17677440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1521151320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.217431                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     36805250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     80600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2292463750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2409869000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2173580                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2173588                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2173580                       # number of overall hits
system.cpu.icache.overall_hits::total         2173588                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       867097                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         867099                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       867097                       # number of overall misses
system.cpu.icache.overall_misses::total        867099                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  43653569077                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  43653569077                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  43653569077                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  43653569077                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3040677                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3040687                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3040677                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3040687                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.285166                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.285165                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.285166                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.285165                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 50344.504798                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50344.388676                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 50344.504798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50344.388676                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       265407                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              7424                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.749865                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       695595                       # number of writebacks
system.cpu.icache.writebacks::total            695595                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       167767                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       167767                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       167767                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       167767                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       699330                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       699330                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       699330                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       699330                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  35221847135                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35221847135                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  35221847135                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35221847135                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.229992                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.229991                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.229992                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.229991                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 50365.131104                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50365.131104                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 50365.131104                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50365.131104                       # average overall mshr miss latency
system.cpu.icache.replacements                 695595                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2173580                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2173588                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       867097                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        867099                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  43653569077                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  43653569077                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3040677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3040687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.285166                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.285165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 50344.504798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50344.388676                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       167767                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       167767                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       699330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       699330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  35221847135                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35221847135                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.229992                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.229991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 50365.131104                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50365.131104                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33116883500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.829132                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2872919                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            699331                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.108096                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000281                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.828851                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.997326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997330                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6780705                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6780705                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33116883500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33116883500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33116883500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33116883500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33116883500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33116883500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33116883500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4884964                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4884969                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4884964                       # number of overall hits
system.cpu.dcache.overall_hits::total         4884969                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       709117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         709119                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       709117                       # number of overall misses
system.cpu.dcache.overall_misses::total        709119                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  36320698329                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36320698329                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  36320698329                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36320698329                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5594081                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5594088                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5594081                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5594088                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.126762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.126762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.126762                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.126762                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51219.613024                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51219.468565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51219.613024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51219.468565                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       522865                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       135758                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             18051                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1053                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.965985                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   128.924976                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       134825                       # number of writebacks
system.cpu.dcache.writebacks::total            134825                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       290560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       290560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       290560                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       290560                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       418557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       418557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       418557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       418557                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  21698164840                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21698164840                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21698164840                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21698164840                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.074821                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.074821                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.074821                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.074821                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 51840.406062                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51840.406062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 51840.406062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51840.406062                       # average overall mshr miss latency
system.cpu.dcache.replacements                 412530                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3532429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3532429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       643417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        643417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33300004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33300004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4175846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4175846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.154081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.154081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51754.933426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51754.933426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       290151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       290151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       353266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       353266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  18757516000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18757516000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.084597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 53097.428000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53097.428000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1352535                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1352540                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        65700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65702                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3020694329                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3020694329                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1418235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1418242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.046325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45977.082633                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45975.683069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          409                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          409                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        65291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        65291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2940648840                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2940648840                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.046037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45039.114733                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45039.114733                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33116883500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.995257                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5306185                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            412594                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.860548                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.994848                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999919                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11600770                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11600770                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33116883500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  33116873000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
