## This is a most popular repository list for VHDL sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 2462 | 375 | 345 | a day ago | [ghdl](https://github.com/ghdl/ghdl)/1 | VHDL 2008/93/87 simulator |
| 1652 | 237 | 13 | 2 days ago | [neorv32](https://github.com/stnolting/neorv32)/2 | :desktop_computer: A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL. |
| 1538 | 518 | 32 | 21 days ago | [aws-fpga](https://github.com/aws/aws-fpga)/3 | Official repository of the AWS EC2 FPGA Hardware and Software Development Kit |
| 1307 | 553 | 21 | 11 years ago | [Open-Source-FPGA-Bitcoin-Miner](https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner)/4 | A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards. |
| 791 | 42 | 1 | 8 years ago | [FPGA_Webserver](https://github.com/hamsternz/FPGA_Webserver)/5 | A work-in-progress for what is to be a software-free web server for static content. |
| 758 | 269 | 243 | 15 days ago | [vunit](https://github.com/VUnit/vunit)/6 | VUnit is a unit testing framework for VHDL/SystemVerilog |
| 689 | 86 | 33 | 1 year, 4 months ago | [gcvideo](https://github.com/ikorb/gcvideo)/7 | GameCube Digital AV converter |
| 662 | 145 | 7 | 10 years ago | [gplgpu](https://github.com/asicguy/gplgpu)/8 | GPL v3 2D/3D graphics engine in verilog |
| 657 | 84 | 37 | 3 days ago | [nvc](https://github.com/nickg/nvc)/9 | VHDL compiler and simulator |
| 622 | 51 | 56 | 20 hours ago | [PipelineC](https://github.com/JulianKemmerer/PipelineC)/10 | A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature. |
| 586 | 46 | 199 | 6 days ago | [vscode-terosHDL](https://github.com/TerosTechnology/vscode-terosHDL)/11 | VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!  |
| 563 | 95 | 36 | 5 years ago | [PoC](https://github.com/VLSI-EDA/PoC)/12 | IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universit√§t Dresden, Germany |
| 494 | 156 | 10 | 5 years ago | [dsi-shield](https://github.com/twlostow/dsi-shield)/13 | Arduino MIPI DSI Shield |
| 452 | 13 | 14 | 11 days ago | [Digital-IDE](https://github.com/Digital-EDA/Digital-IDE)/14 | All in one vscode plugin for HDL development |
| 446 | 131 | 6 | 2 years ago | [ZYNQ7010-7020_AD9363](https://github.com/kangyuzhe666/ZYNQ7010-7020_AD9363)/15 | Âü∫‰∫éZYNQ+AD9363ÁöÑÂºÄÊ∫êSDRÁ°¨‰ª∂ |
| 428 | 33 | 1 | 11 days ago | [satcat5](https://github.com/the-aerospace-corporation/satcat5)/16 | SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network. |
| 417 | 63 | 1 | 6 years ago | [tinyTPU](https://github.com/jofrfu/tinyTPU)/17 | Implementation of a Tensor Processing Unit for embedded systems and the IoT. |
| 416 | 37 | 1 | a day ago | [open-logic](https://github.com/open-logic/open-logic)/18 | Open Logic FPGA Standard Library |
| 414 | 179 | 6 | 6 years ago | [parallella-hw](https://github.com/parallella/parallella-hw)/19 | Parallella board design files |
| 402 | 50 | 8 | 9 months ago | [bladeRF-wiphy](https://github.com/Nuand/bladeRF-wiphy)/20 | bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem |
| 393 | 16 | 26 | 4 months ago | [openfpga-SNES](https://github.com/agg23/openfpga-SNES)/21 | SNES for the Analogue Pocket |
| 390 | 143 | 3 | 7 years ago | [parallella-examples](https://github.com/parallella/parallella-examples)/22 | Community created parallella projects |
| 389 | 105 | 4 | 6 years ago | [CSI2Rx](https://github.com/gatecat/CSI2Rx)/23 | Open Source 4k CSI-2 Rx core for Xilinx FPGAs |
| 384 | 97 | 25 | 8 days ago | [UVVM](https://github.com/UVVM/UVVM)/24 | UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC ‚Äì resulting also in significant quality improvement.    Community forum: https://forum.uvvm.org/    UVVM.org: https://uvvm.org/ |
| 372 | 44 | 4 | 6 months ago | [opl3_fpga](https://github.com/gtaylormb/opl3_fpga)/25 | Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer |
| 368 | 63 | 6 | 4 days ago | [surf](https://github.com/slaclab/surf)/26 | A huge VHDL library for FPGA development |
| 339 | 70 | 0 | 8 months ago | [BIT-CS-Learning](https://github.com/songshangru/BIT-CS-Learning)/27 | ‰øùÂ≠ò‰∏Ä‰∏ãÊàëËá™Â∑±Êï¥ÁêÜÁöÑÂåóÁêÜÂ∑•ËÆ°ÁßëÁöÑÂ≠¶‰π†ËµÑÊñôÔºåÊ¨¢ËøéÂàÜ‰∫´ËµÑÊ∫ê |
| 337 | 29 | 0 | 10 months ago | [forth-cpu](https://github.com/howerj/forth-cpu)/28 | A Forth CPU and System on a Chip, based on the J1, written in VHDL |
| 317 | 33 | 36 | a month ago | [ghdl-yosys-plugin](https://github.com/ghdl/ghdl-yosys-plugin)/29 | VHDL synthesis (based on ghdl) |
| 303 | 34 | 37 | 2 months ago | [Hastlayer-SDK](https://github.com/Lombiq/Hastlayer-SDK)/30 | Turning .NET software into FPGA hardware for faster execution and lower power usage. |
| 290 | 67 | 7 | 6 years ago | [hardh264](https://github.com/bcattle/hardh264)/31 | A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx. |
| 283 | 50 | 3 | 8 years ago | [FPGA_DisplayPort](https://github.com/hamsternz/FPGA_DisplayPort)/32 | An implementation of DisplayPort protocol for FPGAs |
| 269 | 96 | 4 | 2 years ago | [spi-master](https://github.com/nandland/spi-master)/33 | SPI Master for FPGA - VHDL and Verilog |
| 267 | 36 | 23 | 1 year, 4 months ago | [C64-Video-Enhancement](https://github.com/c0pperdragon/C64-Video-Enhancement)/34 | Component video modification for the C64 8-bit computer |
| 266 | 43 | 4 | 5 months ago | [potato](https://github.com/skordal/potato)/35 | A simple RISC-V processor for use in FPGA designs. |
| 257 | 49 | 6 | 1 year, 5 months ago | [OpenXenium](https://github.com/Ryzee119/OpenXenium)/36 | OpenXenium - Open Source Xenium Modchip CPLD replacement project for the Original Xbox |
| 253 | 90 | 156 | 12 days ago | [mega65-core](https://github.com/MEGA65/mega65-core)/37 | MEGA65 FPGA core |
| 245 | 37 | 14 | 2 years ago | [a2i](https://github.com/openpower-cores/a2i)/38 | None |
| 241 | 32 | 1 | 9 years ago | [zpu](https://github.com/zylin/zpu)/39 | The Zylin ZPU |
| 237 | 78 | 4 | 2 years ago | [zynq_cam_isp_demo](https://github.com/bxinquan/zynq_cam_isp_demo)/40 | Âü∫‰∫éverilogÂÆûÁé∞‰∫ÜISPÂõæÂÉèÂ§ÑÁêÜIP |
| 233 | 61 | 11 | 25 days ago | [OSVVM](https://github.com/OSVVM/OSVVM)/41 | OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ... |
| 231 | 89 | 7 | 1 year, 8 months ago | [fmcw3](https://github.com/Ttl/fmcw3)/42 | Two RX-channel 6 GHz FMCW radar design files |
| 229 | 69 | 0 | 1 year, 3 months ago | [VHDL_Lib](https://github.com/xesscorp/VHDL_Lib)/43 | Library of VHDL components that are useful in larger designs. |
| 226 | 10 | 1 | 9 months ago | [gb-research](https://github.com/Gekkio/gb-research)/44 | Game Boy hardware research |
| 225 | 50 | 56 | 26 days ago | [PSX_MiSTer](https://github.com/MiSTer-devel/PSX_MiSTer)/45 | PSX for MiSTer |
| 221 | 31 | 13 | 1 year, 7 months ago | [fletcher](https://github.com/abs-tudelft/fletcher)/46 | Fletcher: A framework to integrate FPGA accelerators with Apache Arrow |
| 213 | 120 | 4 | 3 years ago | [Digital-Design-Lab](https://github.com/xupsh/Digital-Design-Lab)/47 | None |
| 212 | 60 | 2 | 5 days ago | [vna2](https://github.com/Ttl/vna2)/48 | Second version of homemade 30 MHz - 6 GHz VNA |
| 209 | 81 | 43 | 9 days ago | [SNES_MiSTer](https://github.com/MiSTer-devel/SNES_MiSTer)/49 | SNES for MiSTer |
| 205 | 26 | 0 | 9 months ago | [fpga_accelerator_yolov3tiny](https://github.com/adamgallas/fpga_accelerator_yolov3tiny)/50 | None |
| 203 | 46 | 2 | 2 years ago | [FPGA-proj](https://github.com/cxlisme/FPGA-proj)/51 | FPGA project |
| 202 | 102 | 16 | 2 years ago | [Cosmos-plus-OpenSSD](https://github.com/Cosmos-OpenSSD/Cosmos-plus-OpenSSD)/52 | Cosmos OpenSSD + Hardware and Software source distribution |
| 200 | 28 | 4 | 3 years ago | [neo430](https://github.com/stnolting/neo430)/53 | :computer: A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL. |
| 195 | 11 | 0 | 1 year, 5 months ago | [HomebrewGPU](https://github.com/fallingcat/HomebrewGPU)/54 | HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection and refraction. This is a project I used to learn programming in Verilog and I think it should be educational to someone who is new to FPGA. |
| 191 | 61 | 11 | 5 years ago | [Artix-7-HDMI-processing](https://github.com/hamsternz/Artix-7-HDMI-processing)/55 | Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA |
| 188 | 37 | 0 | 1 year, 4 months ago | [Image-Processing](https://github.com/Gowtham1729/Image-Processing)/56 | Image Processing Toolbox in Verilog using Basys3 FPGA |
| 185 | 22 | 8 | 1 year, 10 days ago | [gbaHD](https://github.com/zwenergy/gbaHD)/57 | An open-source GBA consolizer. |
| 183 | 75 | 6 | 2 years ago | [Learn-FPGA-Programming](https://github.com/PacktPublishing/Learn-FPGA-Programming)/58 | Learn FPGA Programming, published by Packt |
| 182 | 44 | 9 | 1 year, 7 months ago | [vhdl-extras](https://github.com/kevinpt/vhdl-extras)/59 | Flexible VHDL library |
| 181 | 46 | 1 | 6 months ago | [FPGA_Library](https://github.com/suisuisi/FPGA_Library)/60 | VivadoËØ∏Â§öIPÔºåÂåÖÊã¨ÂõæÂÉèÂ§ÑÁêÜÁ≠â |
| 176 | 55 | 65 | 10 months ago | [axiom-firmware](https://github.com/apertus-open-source-cinema/axiom-firmware)/61 | AXIOM firmware (linux image, gateware and software tools) |
| 175 | 45 | 0 | 1 year, 19 days ago | [XJTU-Tripler](https://github.com/xjtuiair-cag/XJTU-Tripler)/62 | XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU. |
| 175 | 21 | 0 | 9 days ago | [neoTRNG](https://github.com/stnolting/neoTRNG)/63 | üé≤ A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC). |
| 170 | 40 | 2 | 3 years ago | [spi-fpga](https://github.com/jakubcabal/spi-fpga)/64 | SPI master and SPI slave for FPGA written in VHDL |
| 169 | 24 | 0 | 18 days ago | [hdl4fpga](https://github.com/hdl4fpga/hdl4fpga)/65 | VHDL library 4 FPGAs |
| 165 | 16 | 0 | 4 years ago | [RPU](https://github.com/Domipheus/RPU)/66 | Basic RISC-V CPU implementation in VHDL. |
| 158 | 64 | 2 | 1 year, 5 days ago | [ethernet_mac](https://github.com/yol/ethernet_mac)/67 | Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL |
| 157 | 39 | 3 | 8 months ago | [SonicSurface](https://github.com/upnalab/SonicSurface)/68 | Generating Airborne Ultrasonic Amplitude Patterns Using an Open Hardware Phased Array |
| 153 | 17 | 0 | 8 years ago | [space-invaders-vhdl](https://github.com/fabioperez/space-invaders-vhdl)/69 | Space Invaders game implemented with VHDL |
| 148 | 44 | 19 | 2 months ago | [GBA_MiSTer](https://github.com/MiSTer-devel/GBA_MiSTer)/70 | GBA for MiSTer |
| 144 | 4 | 0 | 6 months ago | [BIT-CS-UnderGraduate](https://github.com/fan2goa1/BIT-CS-UnderGraduate)/71 | Ëøô‰∏™‰ªìÂ∫ìÂ≠òÊîæ‰∫ÜÂåó‰∫¨ÁêÜÂ∑•Â§ßÂ≠¶ËÆ°Áßë‰∏ì‰∏öÁõ∏ÂÖ≥ËØæÁ®ãËµÑÊñôÔºåÊ¨¢ËøéStar & PR„ÄÇ |
| 143 | 15 | 2 | 8 years ago | [TPU](https://github.com/Domipheus/TPU)/72 | TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+. |
| 143 | 77 | 2 | 4 years ago | [Hackster](https://github.com/ATaylorCEngFIET/Hackster)/73 | Files used with hackster examples  |
| 141 | 21 | 8 | 4 days ago | [hdl-modules](https://github.com/hdl-modules/hdl-modules)/74 | A collection of reusable, high-quality, peer-reviewed VHDL building blocks. |
| 138 | 73 | 27 | 6 days ago | [patmos](https://github.com/t-crest/patmos)/75 | Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project |
| 131 | 21 | 2 | 5 years ago | [Nexys4DDR-ARM-M3-Plate-Recognition](https://github.com/Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition)/76 | ËΩ¶ÁâåËØÜÂà´,FPGA,2019ÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüÈõÜÊàêÁîµË∑ØÂàõÊñ∞Âàõ‰∏öÂ§ßËµõ |
| 130 | 19 | 7 | a month ago | [AXI4](https://github.com/OSVVM/AXI4)/77 | AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream transmitter and receiver verification components |
| 129 | 27 | 1 | 7 years ago | [fpga-multi-effect](https://github.com/Vladilit/fpga-multi-effect)/78 | FPGA-based Multi-Effects system for the electric guitar |
| 127 | 14 | 1 | 1 year, 4 months ago | [nexys4ddr](https://github.com/MJoergen/nexys4ddr)/79 | Various projects for the Nexys4DDR board from Digilent |
| 127 | 19 | 0 | 2 years ago | [fpga_puf](https://github.com/stnolting/fpga_puf)/80 | :key: Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA. |
| 123 | 27 | 2 | 1 year, 4 months ago | [catapult-v3-smartnic-re](https://github.com/tow3rs/catapult-v3-smartnic-re)/81 | Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak) |
| 123 | 9 | 0 | 5 months ago | [bit-serial](https://github.com/howerj/bit-serial)/82 | A bit-serial CPU written in VHDL, with a simulator written in C. |
| 121 | 25 | 0 | 9 years ago | [neppielight](https://github.com/drxzcl/neppielight)/83 | FPGA-based HDMI ambient lighting |
| 121 | 18 | 15 | 1 year, 8 months ago | [w11](https://github.com/wfjm/w11)/84 | PDP-11/70 CPU core and SoC |
| 120 | 98 | 0 | 5 years ago | [FPGA](https://github.com/suisuisi/FPGA)/85 | FPGA |
| 120 | 32 | 15 | 2 years ago | [bladeRF-adsb](https://github.com/Nuand/bladeRF-adsb)/86 | bladeRF ADS-B hardware decoder |
| 117 | 26 | 9 | 4 years ago | [sdram-fpga](https://github.com/nullobject/sdram-fpga)/87 | A FPGA core for a simple SDRAM controller. |
| 117 | 17 | 1 | 4 years ago | [Rudi-RV32I](https://github.com/hamsternz/Rudi-RV32I)/88 | A rudimental RISCV CPU supporting RV32I instructions, in VHDL |
| 113 | 32 | 5 | 1 year, 3 days ago | [zxuno](https://github.com/zxdos/zxuno)/89 | All the files for ZX-Uno project repository |
| 112 | 36 | 7 | 1 year, 8 months ago | [dvb_fpga](https://github.com/OpenResearchInstitute/dvb_fpga)/90 | RTL implementation of components for DVB-S2  |
| 108 | 22 | 2 | 3 years ago | [fpga-fft](https://github.com/owocomm-0/fpga-fft)/91 | A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm |
| 106 | 13 | 0 | 5 years ago | [greta](https://github.com/endofexclusive/greta)/92 | GRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology. |
| 105 | 26 | 0 | 9 years ago | [HDMI2USB-jahanzeb-firmware](https://github.com/timvideos/HDMI2USB-jahanzeb-firmware)/93 | Original hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project |
| 105 | 36 | 1 | 1 year, 5 months ago | [ZynqBTC](https://github.com/stiggy87/ZynqBTC)/94 | A Bitcoin miner for the Zynq chip utilizing the Zedboard. |
| 104 | 19 | 3 | 2 months ago | [leros](https://github.com/leros-dev/leros)/95 | A Tiny Processor Core |
| 103 | 9 | 0 | 2 years ago | [captouch](https://github.com/stnolting/captouch)/96 | üëá Add capacitive touch buttons to any FPGA! |
| 103 | 21 | 7 | 2 years ago | [AtomBusMon](https://github.com/hoglet67/AtomBusMon)/97 | This project is an open-source In-Circuit Emulator for the 6502, 65C02, Z80, 6809 and 6809E 8-bit processors.  See:  |
| 103 | 16 | 1 | 4 years ago | [1bitSDR](https://github.com/alberto-grl/1bitSDR)/98 | Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom |
| 102 | 13 | 5 | 3 years ago | [deniser](https://github.com/endofexclusive/deniser)/99 | Amiga Denise chip replacement |
| 102 | 19 | 0 | 6 years ago | [vpcie](https://github.com/texane/vpcie)/100 | implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture |
| 102 | 31 | 0 | 10 years ago | [FPGA-Oscilloscope](https://github.com/agural/FPGA-Oscilloscope)/101 | Design, Documentation, Schematic, Board, Code files for the FPGA Oscilloscope project using an Altera Cyclone III FPGA. |
| 100 | 27 | 0 | 3 years ago | [FPGAandImage](https://github.com/suisuisi/FPGAandImage)/102 | image processing based FPGA |
| 100 | 29 | 2 | 7 years ago | [RFToolSDR](https://github.com/daveshah1/RFToolSDR)/103 | AD9361 based USB3 SDR |
| 100 | 57 | 7 | a month ago | [TurboGrafx16_MiSTer](https://github.com/MiSTer-devel/TurboGrafx16_MiSTer)/104 | TurboGrafx-16 CD / PC Engine CD for MiSTer |
| 100 | 59 | 0 | 8 years ago | [ODriveFPGA](https://github.com/madcowswe/ODriveFPGA)/105 | High performance motor control |
| 99 | 44 | 0 | 6 years ago | [Simon_Speck_Ciphers](https://github.com/inmcm/Simon_Speck_Ciphers)/106 | Implementations of the Simon and Speck Block Ciphers |
| 99 | 42 | 0 | 7 months ago | [apis_anatolia](https://github.com/mbaykenar/apis_anatolia)/107 | "Mehmet Burak Aykenar" YouTube kanalƒ±nda yayƒ±nlanan VHDL ve FPGA dersleri ile ilgili kodlarƒ± i√ßermektedir. |
| 98 | 6 | 1 | 3 months ago | [syfala](https://github.com/inria-emeraude/syfala)/108 | A faust-to-fpga compiler toolchain |
| 96 | 45 | 1 | 1 year, 8 months ago | [rfsoc_qpsk](https://github.com/strath-sdr/rfsoc_qpsk)/109 | PYNQ example of using the RFSoC as a QPSK transceiver. |
| 96 | 36 | 3 | 2 years ago | [IIoT-EDDP](https://github.com/Xilinx/IIoT-EDDP)/110 | The repository contains the design database and documentation for Electric Drives Demonstration Platform |
| 95 | 11 | 2 | 6 years ago | [freezing-spice](https://github.com/inforichland/freezing-spice)/111 | A pipelined RISCV implementation in VHDL |
| 95 | 41 | 1 | 9 years ago | [hard-cv](https://github.com/jpiat/hard-cv)/112 | A repository of IPs for hardware computer vision (FPGA) |
| 93 | 10 | 19 | 2 years ago | [universal-IRC-1](https://github.com/ExcessiveOverkill/universal-IRC-1)/113 | Universal Industrial Robot Controller. Based on using LinuxCNC in combination with Odrives to create a full control system. |
| 93 | 27 | 1 | 3 years ago | [uart-for-fpga](https://github.com/jakubcabal/uart-for-fpga)/114 | Simple UART controller for FPGA  written in VHDL |
| 92 | 25 | 0 | 3 years ago | [PYNQ-DL](https://github.com/Xilinx/PYNQ-DL)/115 | Xilinx Deep Learning IP |
| 92 | 6 | 6 | 7 months ago | [opencartgba](https://github.com/laqieer/opencartgba)/116 | Open Source GBA Flashcard |
| 91 | 164 | 3 | 7 years ago | [Basys3](https://github.com/Digilent/Basys3)/117 | None |
| 89 | 54 | 1 | 6 years ago | [ZPUino-HDL](https://github.com/alvieboy/ZPUino-HDL)/118 | ZPUino HDL implementation |
| 89 | 7 | 0 | 2 years ago | [TJCS-Undergraduate-Courses](https://github.com/zzhuncle/TJCS-Undergraduate-Courses)/119 | TJCS-Undergraduate-Courses |
| 88 | 13 | 0 | 8 years ago | [FPGA-radio](https://github.com/dawsonjon/FPGA-radio)/120 | Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC |
| 88 | 18 | 0 | 1 year, 8 months ago | [Open-GPGPU-FlexGrip-](https://github.com/Jerc007/Open-GPGPU-FlexGrip-)/121 | FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation |
| 87 | 33 | 4 | 2 years ago | [zynqmp_cam_isp_demo](https://github.com/bxinquan/zynqmp_cam_isp_demo)/122 | ISP-Lite, VIP, MIPI-RX IPÂÆûÁé∞ÔºåÊµãËØïÂπ≥Âè∞‰∏∫KV260+AR1335 3MP@30fps |
| 82 | 26 | 0 | 6 years ago | [jTDC](https://github.com/jobisoft/jTDC)/123 | FPGA based 30ps RMS TDCs |
| 80 | 24 | 0 | 1 year, 5 months ago | [vhdl-tutorial](https://github.com/ARC-Lab-UF/vhdl-tutorial)/124 | None |
| 80 | 4 | 0 | 9 months ago | [Gauntlet_FPGA](https://github.com/d18c7db/Gauntlet_FPGA)/125 | FPGA implementation of Atari's Gauntlet arcade game |
| 80 | 28 | 7 | 3 years ago | [NVMeCHA](https://github.com/yhqiu16/NVMeCHA)/126 | NVMe Controller featuring Hardware Acceleration |
| 79 | 11 | 4 | 12 days ago | [tang_nano_20k_c64](https://github.com/vossstef/tang_nano_20k_c64)/127 | Commodore C64 core for the Tang Nano 20K Primer 25K Mega 60k and Mega 138K Pro FPGA |
| 79 | 9 | 1 | 7 years ago | [q27](https://github.com/preusser/q27)/128 | 27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting |
| 79 | 21 | 0 | 22 days ago | [jt51](https://github.com/jotego/jt51)/129 | YM2151 clone in verilog. FPGA proven. |
| 79 | 20 | 0 | 4 years ago | [flexray-interceptor](https://github.com/I-CAN-hack/flexray-interceptor)/130 | FPGA project to man-in-the-middle attack Flexray |
| 79 | 25 | 0 | 1 year, 11 months ago | [intfftk](https://github.com/hukenovs/intfftk)/131 | Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0. |
| 77 | 11 | 7 | 2 years ago | [ReonV](https://github.com/lcbcFoo/ReonV)/132 | ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA. |
| 77 | 5 | 8 | a month ago | [openfpga-pcengine](https://github.com/agg23/openfpga-pcengine)/133 | PC Engine for the Analogue Pocket |
| 77 | 16 | 7 | 2 years ago | [JSON-for-VHDL](https://github.com/Paebbels/JSON-for-VHDL)/134 | A JSON library implemented in VHDL. |
| 76 | 19 | 2 | 3 years ago | [AES-VHDL](https://github.com/hadipourh/AES-VHDL)/135 | VHDL Implementation of AES Algorithm |
| 75 | 17 | 1 | 5 years ago | [CoPro6502](https://github.com/hoglet67/CoPro6502)/136 | FPGA implementations of BBC Micro Co Processors (65C02, Z80, 6809, 68000, x86, ARM2, PDP-11, 32016) |
| 75 | 28 | 0 | 8 months ago | [NN_RGB_FPGA](https://github.com/Marco-Winzker/NN_RGB_FPGA)/137 | FPGA Design of a Neural Network for Color Detection |
| 73 | 16 | 6 | 11 days ago | [scaffold](https://github.com/Ledger-Donjon/scaffold)/138 | Donjon hardware tool for circuits security evaluation |
| 73 | 4 | 0 | 1 year, 19 days ago | [FmcPGA](https://github.com/Gralerfics/FmcPGA)/139 | A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing. |
| 73 | 15 | 1 | 8 days ago | [neorv32-verilog](https://github.com/stnolting/neorv32-verilog)/140 | ‚ôªÔ∏è Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL. |
| 73 | 34 | 1 | 8 years ago | [uart](https://github.com/pabennett/uart)/141 | A VHDL UART for communicating over a serial link with an FPGA |
| 73 | 9 | 0 | 1 year, 8 months ago | [R3DUX](https://github.com/Kekule-OXC/R3DUX)/142 | None |
| 71 | 2 | 1 | 10 years ago | [yafc](https://github.com/inforichland/yafc)/143 | Yet Another Forth Core... |
| 71 | 19 | 5 | 3 years ago | [AppleIISd](https://github.com/freitz85/AppleIISd)/144 | SD card based ProFile replacement for IIe |
| 70 | 23 | 4 | 1 year, 8 months ago | [rfsoc_sam](https://github.com/strath-sdr/rfsoc_sam)/145 | RFSoC Spectrum Analyser Module on PYNQ. |
| 69 | 24 | 0 | 1 year, 7 months ago | [MultiComp](https://github.com/douggilliland/MultiComp)/146 | Spins of Grant Searle's MultiComp project on various hardware |
| 68 | 25 | 23 | 20 days ago | [X68000_MiSTer](https://github.com/MiSTer-devel/X68000_MiSTer)/147 | Sharp X68000 for MiSTer |
| 68 | 7 | 1 | 4 years ago | [PYNQ-Torch](https://github.com/manoharvhr/PYNQ-Torch)/148 | PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform |
| 67 | 15 | 2 | 3 years ago | [acSLAM](https://github.com/SLAM-Hardware/acSLAM)/149 | FPGA Hardware Implementation for SLAM |
| 67 | 17 | 0 | 2 years ago | [FPGAandGames](https://github.com/suisuisi/FPGAandGames)/150 | FPGAÂÆûÁé∞ÂêÑÁßçÂ∞èÊ∏∏ÊàèÔºåÂ≠¶‰π†Âπ∂Âø´‰πêÁùÄ |
| 67 | 14 | 4 | 4 years ago | [FlowBlaze](https://github.com/axbryd/FlowBlaze)/151 | FlowBlaze: Stateful Packet Processing in Hardware |
| 67 | 26 | 0 | 4 years ago | [scopy-fpga](https://github.com/tom66/scopy-fpga)/152 | Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware |
| 66 | 29 | 5 | 4 years ago | [haddoc2](https://github.com/DreamIP/haddoc2)/153 | Caffe to VHDL |
| 66 | 18 | 3 | 8 days ago | [neorv32-setups](https://github.com/stnolting/neorv32-setups)/154 | üìÅ NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains. |
| 66 | 32 | 0 | 12 years ago | [VHDL](https://github.com/silverjam/VHDL)/155 | VHDL Samples |
| 65 | 51 | 9 | 9 years ago | [logi-projects](https://github.com/fpga-logi/logi-projects)/156 | None |
| 65 | 11 | 1 | 4 years ago | [fos](https://github.com/FPGA-Research/fos)/157 | FOS - FPGA Operating System |
| 65 | 3 | 3 | 1 year, 11 months ago | [psl_with_ghdl](https://github.com/tmeissner/psl_with_ghdl)/158 | Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys) |
| 65 | 12 | 3 | 6 months ago | [FPGA-robotics](https://github.com/JdeRobot/FPGA-robotics)/159 | Verilog library for developing robotics applications using FPGAs |
| 64 | 17 | 14 | 2 years ago | [zynq_timestamping](https://github.com/srsran/zynq_timestamping)/160 | Open source Zynq timestamping implementation from Software Radio Systems (SRS)  |
| 64 | 15 | 3 | 11 months ago | [A-VideoBoard](https://github.com/c0pperdragon/A-VideoBoard)/161 | FPGA board to create a component video signal for vintage computers. |
| 64 | 21 | 3 | 11 years ago | [Arduino-Soft-Core](https://github.com/GadgetFactory/Arduino-Soft-Core)/162 | None |
| 63 | 17 | 6 | 6 years ago | [mce2vga](https://github.com/lfantoniosi/mce2vga)/163 | MDA/CGA/EGA to VGA FPGA Converter V2.00 |
| 63 | 14 | 5 | 1 year, 5 months ago | [getting-started-with-fpgas](https://github.com/nandland/getting-started-with-fpgas)/164 | Verilog and VHDL for book |
| 63 | 6 | 36 | 4 months ago | [openfpga-pcengine-cd](https://github.com/Mazamars312/openfpga-pcengine-cd)/165 | The openFPGA PCECD Core |
| 63 | 24 | 1 | 3 months ago | [The-FPGA-Programming-Handbook-Second-Edition](https://github.com/PacktPublishing/The-FPGA-Programming-Handbook-Second-Edition)/166 | Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt |
| 62 | 32 | 0 | 1 year, 9 months ago | [MIPI_CSI2_TX](https://github.com/VideoGPU/MIPI_CSI2_TX)/167 | VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes |
| 62 | 14 | 0 | 15 hours ago | [muhammadaldacher](https://github.com/muhammadaldacher/muhammadaldacher)/168 | None |
| 62 | 35 | 2 | 5 months ago | [Mist_FPGA](https://github.com/Gehstock/Mist_FPGA)/169 | None |
| 62 | 17 | 0 | 10 years ago | [FpgasNowWhat](https://github.com/devbisme/FpgasNowWhat)/170 | Source for the "FPGAs?! Now What?" Book |
| 62 | 33 | 1 | 6 years ago | [SiaFpgaMiner](https://github.com/pedrorivera/SiaFpgaMiner)/171 | VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin |
| 62 | 13 | 0 | 4 years ago | [Digital-Hardware-Modelling](https://github.com/varunnagpaal/Digital-Hardware-Modelling)/172 | Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)  |
| 61 | 14 | 1 | 8 months ago | [DRAM-Bender](https://github.com/CMU-SAFARI/DRAM-Bender)/173 | DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM2 chips and DDR4 modules of different form factors. Six prototypes are available on different FPGA boards. Described in our preprint: https://arxiv.org/pdf/2211.05838.pdf |
| 61 | 10 | 0 | a month ago | [fpu](https://github.com/taneroksuz/fpu)/174 |  IEEE 754 single and double precision floating point library in systemverilog and vhdl |
| 61 | 19 | 1 | 6 years ago | [PYNQ_softmax](https://github.com/9334swjtu/PYNQ_softmax)/175 | achieve softmax in PYNQ with heterogeneous computing. |
| 60 | 20 | 0 | 9 years ago | [flearadio](https://github.com/emard/flearadio)/176 | Digital FM Radio Receiver for FPGA |
| 60 | 30 | 0 | 5 years ago | [FPGA-I2C-Minion](https://github.com/oetr/FPGA-I2C-Minion)/177 | A simple I2C minion in VHDL |
| 60 | 2 | 1 | 4 months ago | [ChisFlash](https://github.com/ChisBread/ChisFlash)/178 | ChisFlash is an open-source GBAüéÆ flashcart that supports 1M of save type. |
| 59 | 5 | 0 | 6 months ago | [Electronics_and_Communication_Engineering_ITU](https://github.com/yigitbektasgursoy/Electronics_and_Communication_Engineering_ITU)/179 | You can find the documents, assignments and projects of some of the courses given in Electronics and Communication engineering at Istanbul Technical University here. |
| 59 | 39 | 3 | 7 years ago | [sublime-vhdl](https://github.com/yangsu/sublime-vhdl)/180 | VHDL Package for Sublime Text |
| 59 | 29 | 1 | 5 years ago | [fpgagen](https://github.com/Torlus/fpgagen)/181 | SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board. |
| 58 | 18 | 4 | 2 months ago | [UETRV-PCore](https://github.com/ee-uet/UETRV-PCore)/182 | Linux Capable 32-bit RISC-V based SoC in System Verilog |
| 58 | 10 | 2 | 4 years ago | [FPGA-OV2640](https://github.com/lllbbbyyy/FPGA-OV2640)/183 | This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA. |
| 57 | 3 | 0 | 10 months ago | [nscc2022_personal](https://github.com/xiazhuo/nscc2022_personal)/184 | NSCSCC2022ÈæôËäØÊùØ‰∏™‰∫∫ËµõÔºåMIPS32Ôºå59MHzÁªèÂÖ∏‰∫îÁ∫ßÊµÅÊ∞¥Á∫øÊû∂ÊûÑÔºåÊòì‰∫éÂàùÂ≠¶ËÄÖÈòÖËØªÔºàËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÔºåËá™Â∑±Âä®ÊâãÂÜôCPUÔºâ |
| 57 | 8 | 0 | 3 years ago | [VHDL-Guide](https://github.com/mikeroyal/VHDL-Guide)/185 | VHDL Guide |
| 57 | 28 | 5 | 3 years ago | [fpga_bitcoin_miner](https://github.com/rkharris12/fpga_bitcoin_miner)/186 | None |
| 57 | 12 | 1 | 4 years ago | [FPGA-Class-D-Amplifier](https://github.com/YetAnotherElectronicsChannel/FPGA-Class-D-Amplifier)/187 | None |
| 57 | 22 | 3 | 8 years ago | [fphdl](https://github.com/FPHDL/fphdl)/188 | VHDL-2008 Support Library |
| 57 | 15 | 0 | 3 years ago | [FPGAandUSB3.0](https://github.com/suisuisi/FPGAandUSB3.0)/189 | FPGAÂíåUSB3.0Ê°•ÁâáÂÆûÁé∞USB3.0ÈÄö‰ø° |
| 57 | 15 | 0 | 6 years ago | [ZYNQ-PYNQ-Z2-Gobang](https://github.com/Starrynightzyq/ZYNQ-PYNQ-Z2-Gobang)/190 | 2018Á¨¨‰∫åÂ±äÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüFPGAÂàõÊñ∞ËÆæËÆ°ÈÇÄËØ∑ËµõÁöÑ‰ΩúÂìÅ |
| 57 | 17 | 0 | 2 years ago | [fp23fftk](https://github.com/hukenovs/fp23fftk)/191 | Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL). |
| 56 | 15 | 2 | 6 years ago | [FGPU](https://github.com/malkadi/FGPU)/192 | FGPU is a soft GPU architecture general purpose computing |
| 56 | 9 | 58 | a month ago | [N64_MiSTer](https://github.com/MiSTer-devel/N64_MiSTer)/193 | None |
| 56 | 86 | 15 | 4 months ago | [mlib_devel](https://github.com/casper-astro/mlib_devel)/194 | None |
| 55 | 17 | 3 | 2 years ago | [vhdl-hdmi-out](https://github.com/fcayci/vhdl-hdmi-out)/195 | HDMI Out VHDL code for 7-series Xilinx FPGAs |
| 55 | 6 | 1 | 4 years ago | [second_order_sigma_delta_DAC](https://github.com/hamsternz/second_order_sigma_delta_DAC)/196 | A comparison of 1st and 2nd order sigma delta DAC for FPGA |
| 55 | 24 | 1 | 3 years ago | [zynq_tdc](https://github.com/madamic/zynq_tdc)/197 | A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC |
| 55 | 20 | 0 | 9 years ago | [MIPS-processor](https://github.com/PiJoules/MIPS-processor)/198 | MIPS processor designed in VHDL |
| 54 | 29 | 3 | 2 years ago | [Zybo-Z7-20-pcam-5c](https://github.com/Digilent/Zybo-Z7-20-pcam-5c)/199 | None |
| 54 | 3 | 6 | 1 year, 4 months ago | [mc1](https://github.com/mrisc32/mc1)/200 | A computer (FPGA SoC) based on the MRISC32-A1 CPU |
| 52 | 23 | 0 | 5 years ago | [fpga-miner](https://github.com/diogofferreira/fpga-miner)/201 |  :moneybag: A simplified version of an FPGA bitcoin miner :moneybag: |
| 52 | 25 | 2 | 6 years ago | [SRAI_HW_ACCEL_WINDOWS10_PCIe](https://github.com/SanjayRai/SRAI_HW_ACCEL_WINDOWS10_PCIe)/202 | PCIe based accelerator for VCU1525  with xDMA based on Windows10 and Windows Server 2016 development environment |
| 51 | 5 | 1 | 4 months ago | [MicroPET](https://github.com/fachat/MicroPET)/203 | A Commodore PET replica and more - with all new parts in 2022 |
| 51 | 8 | 9 | a month ago | [BeebFpga](https://github.com/hoglet67/BeebFpga)/204 | None |
| 51 | 11 | 3 | 3 months ago | [HyperRAM](https://github.com/MJoergen/HyperRAM)/205 | Portable HyperRAM controller |
| 52 | 0 | 10 | 18 days ago | [boxlambda](https://github.com/epsilon537/boxlambda)/206 | FPGA based microcomputer sandbox for software and RTL experimentation |
| 51 | 16 | 1 | 4 months ago | [xpm_vhdl](https://github.com/fransschreuder/xpm_vhdl)/207 | A translation of the Xilinx XPM library to VHDL for simulation purposes |
| 51 | 3 | 0 | 3 years ago | [MandelbrotInVHDL](https://github.com/ttsiodras/MandelbrotInVHDL)/208 | What better way to learn VHDL, than to do some fractals? |
| 51 | 1 | 0 | 3 years ago | [fpga-dns-adtm](https://github.com/magetron/fpga-dns-adtm)/209 | High-performance/Low-Latency FPGA-based DNS attack detector and threat mitigator |
| 51 | 6 | 2 | 5 years ago | [UnAmiga](https://github.com/benitoss/UnAmiga)/210 | Implementation of Amiga 500/1200 in Altera Cyclone IV FPGA |
| 51 | 9 | 0 | a month ago | [vproc](https://github.com/wyvernSemi/vproc)/211 | Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments |
| 51 | 8 | 1 | a month ago | [FGPU](https://github.com/CEatBTU/FGPU)/212 | FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL. |
| 50 | 11 | 1 | 4 years ago | [jcore-cpu](https://github.com/j-core/jcore-cpu)/213 | J-Core J2/J32 5 stage pipeline CPU core |
| 50 | 11 | 0 | 1 year, 9 months ago | [SneakySnake](https://github.com/CMU-SAFARI/SneakySnake)/214 | SneakySnake:snake: is the first and the only pre-alignment filtering algorithm that works efficiently and fast on modern CPU, FPGA, and GPU architectures. It greatly (by more than two orders of magnitude) expedites sequence alignment calculation for both short and long reads. Described in the Bioinformatics (2020) by Alser et al. https://arxiv.org/abs/1910.09020. |
| 49 | 19 | 20 | 6 years ago | [HDMI2USB-numato-opsis-sample-code](https://github.com/timvideos/HDMI2USB-numato-opsis-sample-code)/215 | Example code for the Numato Opsis board, the first HDMI2USB production board. |
| 49 | 32 | 7 | 9 years ago | [Papilio-Arcade](https://github.com/GadgetFactory/Papilio-Arcade)/216 | A collection of arcade games targeted for Papilio FPGA boards. Many of the games are from FPGAArcade.com. |
| 49 | 6 | 0 | a month ago | [MSX-Development](https://github.com/ducasp/MSX-Development)/217 | MSX is a great 8 bit computer architecture created by ASCII and Microsoft. It was really big in Japan and also in Brazil. |
| 49 | 15 | 2 | 9 years ago | [rgb2vga](https://github.com/lfantoniosi/rgb2vga)/218 | Analog RGB 15Khz to VGA 31Khz in FGPA |
| 49 | 19 | 4 | 29 days ago | [Apple-II_MiSTer](https://github.com/MiSTer-devel/Apple-II_MiSTer)/219 | Apple II+ for MiSTer |
| 49 | 17 | 0 | 1 year, 9 months ago | [I99T](https://github.com/cad-polito-it/I99T)/220 | ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino |
| 48 | 23 | 2 | 7 years ago | [Vivado-KMeans](https://github.com/FelixWinterstein/Vivado-KMeans)/221 | Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs |
| 47 | 14 | 3 | 11 years ago | [libv](https://github.com/martinjthompson/libv)/222 | Useful set of library functions for VHDL |
| 47 | 12 | 0 | 3 years ago | [CRYSTALS-Kyber](https://github.com/xingyf14/CRYSTALS-Kyber)/223 | None |
| 46 | 11 | 4 | 2 years ago | [spi-to-axi-bridge](https://github.com/airhdl/spi-to-axi-bridge)/224 | An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller. |
| 46 | 41 | 30 | 9 months ago | [SMS_MiSTer](https://github.com/MiSTer-devel/SMS_MiSTer)/225 | Sega Master System for MiSTer |
| 45 | 6 | 1 | 7 days ago | [ndk-fpga](https://github.com/CESNET/ndk-fpga)/226 | Network Development Kit (NDK) for FPGA cards with example application |
| 45 | 10 | 0 | 3 years ago | [Answers-for-My-LZU-UG-Courses](https://github.com/HollowMan6/Answers-for-My-LZU-UG-Courses)/227 | Answers for My LZU Computer Science and Elective Undergraduate Courses.(ÂÖ∞Â∑ûÂ§ßÂ≠¶ÊàëÁöÑËÆ°ÁÆóÊú∫Êú¨ÁßëËØæÁ®ãÂíåÈÄâ‰øÆËØæ ÊàëÁöÑ‰ª£Á†ÅÂèäÁ≠îÊ°à) |
| 45 | 11 | 0 | 1 year, 10 months ago | [T13x](https://github.com/klessydra/T13x)/228 |  An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP |
| 45 | 1 | 0 | 19 days ago | [BJUT-CS](https://github.com/OldGlycine/BJUT-CS)/229 | Homeworks and projects suits for BJUTers major in CS |
| 45 | 10 | 4 | 3 years ago | [TG68K.C](https://github.com/TobiFlex/TG68K.C)/230 | switchable 68K CPU-Core |
| 45 | 17 | 0 | 6 years ago | [FPGA-Speech-Recognition](https://github.com/MohammedRashad/FPGA-Speech-Recognition)/231 | Expiremental Speech Recognition System using VHDL & MATLAB. |
| 45 | 16 | 1 | 8 years ago | [FPGA_SDR](https://github.com/marsohod4you/FPGA_SDR)/232 | Software Defined Radio receiver in Marsohod2 Altera Cyclone III board |
| 45 | 7 | 0 | 9 months ago | [yolov3tiny-ZYNQ7000](https://github.com/huanggeli/yolov3tiny-ZYNQ7000)/233 | a  Real-time image recognition project with RTL accelerator and ZYNQ Architecture |
| 44 | 18 | 3 | 1 year, 8 months ago | [rfsoc_ofdm](https://github.com/strath-sdr/rfsoc_ofdm)/234 | PYNQ example of an OFDM Transmitter and Receiver on RFSoC. |
| 44 | 18 | 3 | 4 years ago | [Pynq-CV-OV5640](https://github.com/xupsh/Pynq-CV-OV5640)/235 | Pynq computer vision examples with an OV5640 camera |
| 44 | 3 | 3 | 5 years ago | [AladdinLCD](https://github.com/Ryzee119/AladdinLCD)/236 | Convert the cheap AladdinXT 4032 Original Xbox modchip to an LCD driver for TSOP modded consoles. |
| 44 | 16 | 1 | 3 years ago | [DirectNVM](https://github.com/yu-zou/DirectNVM)/237 | An open-source RTL NVMe controller IP for Xilinx FPGA. |
| 44 | 0 | 0 | 2 years ago | [cpu_for_nscscc2022_single](https://github.com/fluctlight001/cpu_for_nscscc2022_single)/238 | 2022Âπ¥ÈæôËäØÊùØ‰∏™‰∫∫Ëµõ  ÂçïÂèëÂ∞Ñ110MÔºàÂê´icacheÔºâ |
| 44 | 13 | 7 | 1 year, 7 days ago | [RANC](https://github.com/UA-RCL/RANC)/239 | None |
| 43 | 0 | 1 | 2 years ago | [arcade-galaga](https://github.com/opengateware/arcade-galaga)/240 | Namco Galaga Compatible Gateware IP Core for FPGA |
| 43 | 2 | 2 | 3 years ago | [neoapple2](https://github.com/zf3/neoapple2)/241 | Port of Stephen A. Edwards's Apple2fpga to PYNQ-Z1 (Xilinx Zynq FPGA), to emulate an Apple II+. |
| 43 | 14 | 5 | 6 years ago | [ppa-pcmcia-sram](https://github.com/Sakura-IT/ppa-pcmcia-sram)/242 | PCMCIA SRAM card project (Sakura) |
| 43 | 9 | 0 | 26 days ago | [ocm-pld-dev](https://github.com/gnogni/ocm-pld-dev)/243 | Official firmware under devolpement for MSX++ computers and compatibles: 1chipMSX, Zemmix Neo (KR/BR), SX-1 (regular, Mini, Mini+), SM-X and SX-2. |
| 43 | 10 | 2 | 4 years ago | [cpu86](https://github.com/nsauzede/cpu86)/244 | üîå CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA |
| 43 | 14 | 0 | 6 years ago | [SpaceInvadersFpgaGame](https://github.com/nikkatsa7/SpaceInvadersFpgaGame)/245 | Verilog implementation of the classic arcade game Space Invaders for the Zedboard FPGA board  |
| 43 | 1 | 0 | 9 years ago | [fpga-vt](https://github.com/howardjones/fpga-vt)/246 | VT100-style terminal implemented on FPGA in VHDL |
| 42 | 23 | 13 | 8 months ago | [MSX_MiSTer](https://github.com/MiSTer-devel/MSX_MiSTer)/247 | MSX for MiSTer |
| 42 | 6 | 0 | 4 years ago | [tiny_z80](https://github.com/skiselev/tiny_z80)/248 | Business Card Sized Z80 Single Board Computer |
| 42 | 10 | 1 | 8 years ago | [FPGA_GigabitTx](https://github.com/hamsternz/FPGA_GigabitTx)/249 | Sending UDP packets out over a Gigabit PHY with an FPGA. |
| 42 | 5 | 0 | 3 years ago | [FPGA_ADC](https://github.com/LukiLeu/FPGA_ADC)/250 | An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components |
| 42 | 9 | 0 | 5 years ago | [Motion-Detection-System-Based-On-Background-Reconstruction](https://github.com/2cc2ic/Motion-Detection-System-Based-On-Background-Reconstruction)/251 | This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to build a DMA based image data cache transmission system.  On this basis, Verilog HDL was used to design the axi4-stream interface based IP core for image processing, so as to build a high real-time moving target detection system.  In our design, we focus on the optimization of processing pipeline, improve the traditional frame difference method, and achieve the optimization goal of saving logical resources through the accumulation compression and reconstruction expansion of cached background frames. |
| 42 | 15 | 0 | 9 years ago | [fpga-spectrum](https://github.com/mikestir/fpga-spectrum)/252 | Sinclair ZX Spectrum 48k and 128k on an Altera DE1 FPGA board |
| 42 | 32 | 29 | 8 months ago | [ipbus-firmware](https://github.com/ipbus/ipbus-firmware)/253 | Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol |
| 41 | 1 | 0 | 9 months ago | [my-discrete-fpga](https://github.com/mnemocron/my-discrete-fpga)/254 | My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB. |
| 41 | 0 | 12 | 2 days ago | [wireguard-fpga](https://github.com/chili-chips-ba/wireguard-fpga)/255 | Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum! |
| 41 | 16 | 0 | 1 year, 5 months ago | [HDLab-FPGA-Development-Board](https://github.com/alialaei1/HDLab-FPGA-Development-Board)/256 | Open source FPGA development platform |
| 41 | 15 | 1 | 10 years ago | [img_process_vhdl](https://github.com/BG2BKK/img_process_vhdl)/257 | Image Processing on FPGA using VHDL |
| 41 | 6 | 0 | 10 months ago | [formal_hw_verification](https://github.com/tmeissner/formal_hw_verification)/258 | Trying to verify Verilog/VHDL designs with formal methods and tools |
| 40 | 18 | 2 | 5 years ago | [WishboneAXI](https://github.com/qermit/WishboneAXI)/259 | Wishbone to AXI bridge (VHDL) |
| 39 | 7 | 1 | 1 year, 10 months ago | [FPGA_image_process](https://github.com/iharbour-heyaonan/FPGA_image_process)/260 | FPGAÂÆûÁé∞ÁÆÄÂçïÁöÑÂõæÂÉèÂ§ÑÁêÜÁÆóÊ≥ï |
| 40 | 9 | 0 | 3 years ago | [cryptocores](https://github.com/tmeissner/cryptocores)/261 | cryptography ip-cores in vhdl / verilog |
| 40 | 2 | 1 | 2 years ago | [a2i](https://github.com/OpenPOWERFoundation/a2i)/262 |  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers |
| 40 | 6 | 0 | 4 years ago | [NTSC-composite-encoder](https://github.com/elpuri/NTSC-composite-encoder)/263 | How to generate NTSC compliant(?) composite color video with an FPGA |
| 40 | 19 | 0 | 3 years ago | [ZYNQ_ADC_DMA_LWIP](https://github.com/Hamid-R-Tanhaei/ZYNQ_ADC_DMA_LWIP)/264 | Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP |
| 40 | 18 | 0 | 6 years ago | [Designing-a-Custom-AXI-Slave-Peripheral](https://github.com/Architech-Silica/Designing-a-Custom-AXI-Slave-Peripheral)/265 | A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools |
| 40 | 6 | 0 | 1 year, 9 months ago | [vboard](https://github.com/dbhi/vboard)/266 | Virtual development board for HDL design |
| 40 | 11 | 4 | 10 months ago | [cps2_digiav](https://github.com/marqs85/cps2_digiav)/267 | CPS2 digital AV interface |
| 39 | 25 | 6 | 1 year, 21 days ago | [msx1fpga](https://github.com/fbelavenuto/msx1fpga)/268 | MSX1 cloned in FPGA |
| 39 | 5 | 0 | 4 years ago | [ArtyS7-RPU-SoC](https://github.com/Domipheus/ArtyS7-RPU-SoC)/269 | Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board. |
| 39 | 8 | 0 | 10 months ago | [Z80-512K](https://github.com/skiselev/Z80-512K)/270 | Z80 CPU and Memory Module |
| 39 | 16 | 3 | 18 days ago | [ahir](https://github.com/madhavPdesai/ahir)/271 | Algorithm to hardware compilation tools (e.g. C to VHDL). |
| 39 | 18 | 0 | 1 year, 9 months ago | [LMAC_CORE3](https://github.com/lewiz-support/LMAC_CORE3)/272 | Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps |
| 39 | 11 | 0 | 11 years ago | [FPGAPCE](https://github.com/Torlus/FPGAPCE)/273 | PC-Engine / Turbografx-16 clone running on an Altera DE1 board. |
| 38 | 0 | 0 | 2 years ago | [openfpga-asteroids](https://github.com/ericlewis/openfpga-asteroids)/274 | FPGA implementation of Arcade Asteroids (Atari, 1979) for Analogue Pocket. |
| 38 | 3 | 1 | 1 year, 9 months ago | [SwiftTron](https://github.com/albertomarchisio/SwiftTron)/275 | None |
| 38 | 6 | 0 | 5 years ago | [pid-fpga-vhdl](https://github.com/deepc94/pid-fpga-vhdl)/276 | This project was part of the VLSI Lab. It implements PID control using an FPGA. |
| 38 | 7 | 1 | 3 years ago | [FPGACosmacELF](https://github.com/wel97459/FPGACosmacELF)/277 | A re-creation of a Cosmac ELF computer, Coded in SpinalHDL |
| 37 | 13 | 0 | 7 years ago | [openMixR](https://github.com/daveshah1/openMixR)/278 | 4k Mixed Reality headset |
| 37 | 10 | 1 | 9 years ago | [VGA-Text-Generator](https://github.com/Derek-X-Wang/VGA-Text-Generator)/279 | A basic VGA text generator for verilog and vhdl |
| 37 | 3 | 3 | 1 year, 5 months ago | [microCore](https://github.com/microCore-VHDL/microCore)/280 | Hardware/Software Co-design environment of a processor core for deterministic real time systems |
| 37 | 15 | 1 | 10 years ago | [XuLA](https://github.com/xesscorp/XuLA)/281 | Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc. |
| 37 | 0 | 3 | 1 year, 8 months ago | [openfpga-wonderswan](https://github.com/agg23/openfpga-wonderswan)/282 | WonderSwan Color for the Analogue Pocket |
| 36 | 5 | 0 | 2 months ago | [icyradio](https://github.com/vankxr/icyradio)/283 | Over-engineered SDR development board |
| 36 | 19 | 21 | 3 years ago | [Orio](https://github.com/brnorris03/Orio)/284 | Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple architecture targets, including support for empirical autotuning of the generated code. |
| 36 | 15 | 0 | 2 years ago | [FPGA-FAST](https://github.com/PUTvision/FPGA-FAST)/285 | FPGA FAST image feature detector implementation in VHDL |
| 36 | 6 | 0 | 5 years ago | [vgg16-on-Zynq](https://github.com/flymin/vgg16-on-Zynq)/286 | Simulating implement of vgg16 network on Zynq-7020 FPGA |
| 36 | 14 | 1 | 9 years ago | [la16fw](https://github.com/gregani/la16fw)/287 | Alternative Logic16 Firmware |
| 36 | 18 | 2 | 5 years ago | [jpeg_open](https://github.com/lulinchen/jpeg_open)/288 | A hardware MJPEG encoder and RTP transmitter |
| 36 | 14 | 0 | 4 years ago | [PoC-Examples](https://github.com/VLSI-EDA/PoC-Examples)/289 | This repository contains synthesizable examples which use the PoC-Library. |
| 36 | 3 | 9 | 27 days ago | [zest](https://github.com/zerkman/zest)/290 | Implementation of an Atari ST in VHDL for Xilinx-based FPGAs |
| 36 | 11 | 25 | 7 months ago | [MiSTer2MEGA65](https://github.com/sy2002/MiSTer2MEGA65)/291 | Framework to simplify porting MiSTer (and other) cores to the MEGA65 |
| 36 | 2 | 0 | 9 years ago | [Sweet32-CPU](https://github.com/Basman74/Sweet32-CPU)/292 | Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation) |
| 35 | 7 | 0 | 4 years ago | [FPGA_SNN_STDP](https://github.com/rafamedina97/FPGA_SNN_STDP)/293 |  FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks |
| 35 | 11 | 0 | 11 years ago | [FP-V-GA-Text](https://github.com/MadLittleMods/FP-V-GA-Text)/294 | A simple to use VHDL module to display text on VGA display. |
| 35 | 15 | 1 | 7 years ago | [fpga](https://github.com/dmpro2014/fpga)/295 | VHDL description of the custom Demolicious GPU. Built during a single semester at NTNU |
| 35 | 360 | 0 | 6 years ago | [vivado-library](https://github.com/DigilentInc/vivado-library)/296 | None |
| 35 | 6 | 0 | 5 years ago | [BenEaterVHDL](https://github.com/XarkLabs/BenEaterVHDL)/297 | VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net) |
| 35 | 13 | 0 | 1 year, 10 months ago | [fpga_examples](https://github.com/pwsoft/fpga_examples)/298 | Example code in vhdl to help starting new projects using FPGA devices. |
| 35 | 6 | 0 | 8 months ago | [Spiking_NN_RGB_FPGA](https://github.com/Marco-Winzker/Spiking_NN_RGB_FPGA)/299 | FPGA Design of a Spiking Neural Network. |
| 34 | 19 | 3 | 8 years ago | [OpenRIO](https://github.com/magro732/OpenRIO)/300 | Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints. |
| 34 | 0 | 1 | 2 years ago | [openfpga-superbreakout](https://github.com/ericlewis/openfpga-superbreakout)/301 | FPGA implementation of Arcade Super Breakout (Atari, 1978) for Analogue Pocket. |
| 34 | 1 | 0 | 1 year, 5 months ago | [ZJU_computer_architecture](https://github.com/yile-liu/ZJU_computer_architecture)/302 | ZJU_computer_architecture ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑ |
| 34 | 19 | 0 | 5 years ago | [Rattlesnake](https://github.com/PulseRain/Rattlesnake)/303 | PulseRain Rattlesnake - RISCV RV32IMC Soft CPU  |
| 34 | 22 | 3 | 9 years ago | [altera-de2-ann](https://github.com/ziyan/altera-de2-ann)/304 | Artificial Neural Network on Altera DE2 |
| 34 | 5 | 0 | 1 year, 6 months ago | [RISC-V_SoC](https://github.com/yutongshen/RISC-V_SoC)/305 | None |
| 34 | 0 | 0 | 10 years ago | [arm4u](https://github.com/freecores/arm4u)/306 | ARM4U |
| 34 | 16 | 2 | 4 years ago | [SPI-FPGA-VHDL](https://github.com/nematoli/SPI-FPGA-VHDL)/307 | SPI Master and Slave components to be used in all of FPGAs, written in VHDL. |
| 34 | 11 | 2 | 9 years ago | [ZPUFlex](https://github.com/robinsonb5/ZPUFlex)/308 | A highly-configurable and compact variant of the ZPU processor core |
| 34 | 12 | 0 | 9 years ago | [PicoBlaze-Library](https://github.com/Paebbels/PicoBlaze-Library)/309 | The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a Chip (SoC or SoFPGA). |
| 34 | 8 | 1 | 6 months ago | [IPECC](https://github.com/ANSSI-FR/IPECC)/310 | A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration |
| 34 | 22 | 28 | 7 days ago | [Atari800_MiSTer](https://github.com/MiSTer-devel/Atari800_MiSTer)/311 | Atari 800XL/65XE/130XE for MiSTer |
| 33 | 18 | 0 | 8 months ago | [FPGA-Vision](https://github.com/Marco-Winzker/FPGA-Vision)/312 | Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. Real hardware is available as a remote lab.  |
| 34 | 7 | 0 | 2 years ago | [fpga-defender](https://github.com/w3arycod3r/fpga-defender)/313 | A recreation of Williams Defender 1981 arcade game for DE10-Lite FPGA dev board, written in VHDL. |
| 33 | 0 | 1 | 2 years ago | [openfpga-lunarlander](https://github.com/ericlewis/openfpga-lunarlander)/314 | FPGA implementation of Arcade Lunar Lander (Atari, 1979) for Analogue Pocket. |
| 33 | 4 | 0 | 9 months ago | [atari_system1_fpga](https://github.com/d18c7db/atari_system1_fpga)/315 | FPGA implementation of Atari System 1 LSI arcade |
| 33 | 9 | 4 | 1 year, 3 months ago | [AtomFpga](https://github.com/hoglet67/AtomFpga)/316 | Dave's version of the Acorn Atom FPGA, based on AlanD's original from stardot.org.uk |
| 33 | 4 | 0 | 10 months ago | [OpenMIPS](https://github.com/yufeiran/OpenMIPS)/317 | ÂÆûÁé∞‰∏Ä‰∏™Âü∫Á°Ä‰ΩÜÂäüËÉΩÂÆåÂñÑÁöÑËÆ°ÁÆóÊú∫Á≥ªÁªü,Ê†πÊçÆ„ÄäËá™Â∑±Âä®ÊâãÂÜôÔº£Ôº∞Ôºµ„ÄãÂÆûÁé∞ÔºåÂºÄÂèëÊùø‰∏∫Nexys4 DDR |
| 33 | 10 | 0 | 5 years ago | [pano_man](https://github.com/skiphansen/pano_man)/318 | Simulation of the classic Pacman arcade game on a PanoLogic thin client. |
| 33 | 11 | 1 | 5 years ago | [ZipML-XeonFPGA](https://github.com/fpgasystems/ZipML-XeonFPGA)/319 | FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware) |
| 33 | 14 | 1 | 3 years ago | [Hardware-Zstd-Compression-Unit](https://github.com/ChenJianyunp/Hardware-Zstd-Compression-Unit)/320 | None |
| 34 | 8 | 0 | 5 years ago | [secd](https://github.com/hanshuebner/secd)/321 | SECD microprocessor reimplementation in VHDL |
| 32 | 4 | 0 | 4 years ago | [skrach-synth](https://github.com/docquantum/skrach-synth)/322 | An FPGA synthesizer with MIDI support |
| 32 | 6 | 1 | 6 years ago | [riscv-tomthumb](https://github.com/maikmerten/riscv-tomthumb)/323 | A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning |
| 32 | 11 | 1 | 1 year, 8 months ago | [rfsoc_radio](https://github.com/strath-sdr/rfsoc_radio)/324 | PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver. |
| 32 | 11 | 0 | 13 years ago | [vhdl-nes](https://github.com/chenxiao07/vhdl-nes)/325 | nes emulator based on VHDL |
| 32 | 9 | 0 | 3 years ago | [Xoodoo](https://github.com/KeccakTeam/Xoodoo)/326 | None |
| 32 | 7 | 0 | 2 years ago | [Pose-Detection-of-MPU6050-Based-on-FPGA](https://github.com/Floral/Pose-Detection-of-MPU6050-Based-on-FPGA)/327 | FPGA implementation of pose detection with Kalman filter. (verilog) |
| 32 | 12 | 0 | 1 year, 8 months ago | [fpga_cores](https://github.com/suoto/fpga_cores)/328 | None |
| 32 | 11 | 0 | 11 years ago | [Camera-Tracking](https://github.com/Rutgers-FPGA-Projects/Camera-Tracking)/329 | ¬†Our¬†project¬†is¬†the¬†system¬†that¬†enables¬†a¬†moving¬†camera¬†to¬†track¬†a¬†moving¬†object¬†in¬†real¬†time.¬†We¬†plan¬†on doing¬†this¬†by¬†having¬†a¬†camera¬†mounted¬†to¬†a¬†swivel¬†using¬†two¬†servo¬†motors¬†to¬†allow¬†for¬†the¬†camera‚Äôs direction¬†to¬†be¬†controlled.¬†The¬†camera¬†data¬†will¬†be¬†read¬†into¬†the¬†FPGA¬†board¬†and¬†some¬†basic¬†object recognition¬†algorithm¬†will¬†be¬†used¬†to¬†¬†identify¬†an¬†some¬†object¬†and¬†determine¬†if¬†the¬†camera¬†needs¬†to¬†be moved¬†to¬†keep¬†the¬†object¬†in¬†the¬†field¬†of¬†vision.¬†In¬†addition¬†to¬†the¬†auto¬†tracking¬†mode,¬†we¬†plan¬†on¬†having¬†an¬†IR remote¬†to¬†allow¬†for¬†manual¬†panning,¬†mode¬†selection,¬†and¬†power¬†on¬†and¬†off.¬†If¬†there¬†is¬†additional¬†time¬†we would¬†like¬†to¬†also¬†interface¬†the¬†FPGA¬†to¬†a¬†Raspberry¬†Pi¬†board¬†running¬†a¬†linux¬†web¬†server¬†to¬†allow¬†for¬†email alerts¬†(when¬†object¬†moves)¬†and¬†web¬†based¬†control. |
| 32 | 20 | 5 | 6 years ago | [Designing-a-Custom-AXI-Master-using-BFMs](https://github.com/Architech-Silica/Designing-a-Custom-AXI-Master-using-BFMs)/330 | A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models |
| 32 | 1 | 0 | 9 months ago | [tangyRiscVSOC](https://github.com/qubeck78/tangyRiscVSOC)/331 | RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K |
| 32 | 13 | 2 | 2 years ago | [cnn-vhdl-generator](https://github.com/mhamdanx/cnn-vhdl-generator)/332 | AUTOMATIC VHDL GENERATION FOR CNN MODELS |
| 32 | 20 | 4 | 4 months ago | [psi_common](https://github.com/paulscherrerinstitute/psi_common)/333 | Common elements for FPGA Design (FIFOs, RAMs, etc.) |
| 32 | 7 | 1 | 2 days ago | [Pacman-TangNano9k](https://github.com/harbaum/Pacman-TangNano9k)/334 | A Pac-Man Arcade implementation for the TangNano9K using HDMI |
| 32 | 13 | 0 | 9 years ago | [STREAM](https://github.com/myriadrf/STREAM)/335 | FPGA development platform for high-performance RF and digital design |
| 32 | 25 | 0 | 4 years ago | [gnss-baseband](https://github.com/j-core/gnss-baseband)/336 | Baseband Receiver IP for GPS like DSSS signals |
| 31 | 2 | 0 | 4 years ago | [aes](https://github.com/mmattioli/aes)/337 | AES-128 hardware implementation |
| 31 | 7 | 1 | 2 years ago | [super-reu](https://github.com/zeldin/super-reu)/338 | An advanced FPGA-based ram expansion module for C64/C128 |
| 31 | 17 | 0 | 2 months ago | [mist-cores](https://github.com/wsoltys/mist-cores)/339 | core files for the MiST fpga |
| 31 | 3 | 0 | 1 year, 18 days ago | [RowPress](https://github.com/CMU-SAFARI/RowPress)/340 | Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomenon in DRAM that is different from RowHammer. Described in our ISCA'23 paper by Luo et al. at https://people.inf.ethz.ch/omutlu/pub/RowPress_isca23.pdf |
| 31 | 11 | 0 | 5 years ago | [fft](https://github.com/thasti/fft)/341 | synthesizable FFT IP block for FPGA designs |
| 31 | 25 | 9 | 3 years ago | [Atari2600_MiSTer](https://github.com/MiSTer-devel/Atari2600_MiSTer)/342 | Atari 2600 for MiSTer |
| 31 | 12 | 0 | 8 years ago | [FPGA-OV7670-cam](https://github.com/ShoeShi/FPGA-OV7670-cam)/343 | VHDL/FPGA/OV7670 |
| 31 | 7 | 0 | 6 years ago | [S2NN-HLS](https://github.com/eejlny/S2NN-HLS)/344 | Spiking neural network for Zynq devices with Vivado HLS |
| 31 | 33 | 3 | 9 years ago | [logi-hard](https://github.com/fpga-logi/logi-hard)/345 | All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc) |
| 31 | 2 | 0 | 2 years ago | [noasic](https://github.com/noasic/noasic)/346 | An open-source VHDL library for FPGA design. |
| 31 | 11 | 11 | 9 years ago | [r-vex](https://github.com/tvanas/r-vex)/347 | A reconfigurable and extensible VLIW processor implemented in VHDL |
| 31 | 11 | 3 | 5 years ago | [ReVerSE-U16](https://github.com/mvvproject/ReVerSE-U16)/348 | Development Kit |
| 31 | 10 | 0 | 1 year, 11 months ago | [DivMMC](https://github.com/mprato/DivMMC)/349 | The original DivMMC interface for the Sinclair ZX Spectrum  |
| 31 | 8 | 0 | 6 years ago | [light52](https://github.com/jaruiz/light52)/350 | Yet another free 8051 FPGA core |
| 31 | 3 | 0 | 6 months ago | [ustc_course_plus](https://github.com/Kobe972/ustc_course_plus)/351 | ÂèØ‰Ωú‰∏∫ustcËØæÁ®ãËµÑÊ∫êÁöÑË°•ÂÖÖÔºåÂåÖÊã¨‰∏Ä‰∫õÁßòÂØÜÁöÑÁúüÈ¢òÂíåppt |
| 31 | 5 | 0 | 4 years ago | [fpga-nat64](https://github.com/twd2/fpga-nat64)/352 | A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support. |
| 30 | 9 | 0 | 6 years ago | [Spectrum](https://github.com/delhatch/Spectrum)/353 | Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions. Nios just reads the FFT result and draws the display bars. VGA frame buffer on-chip. VGA signals generated on-chip. See the included video files to watch it in action. |
| 30 | 16 | 1 | 4 years ago | [camera-filters](https://github.com/olivier-le-sage/camera-filters)/354 | Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA. |
| 30 | 4 | 0 | 3 months ago | [karabas-128](https://github.com/andykarpov/karabas-128)/355 | Karabas-128. ZX Spectrum 128k clone, based on CPLD Altera EPM7128STC100 |
| 30 | 5 | 0 | 2 months ago | [USB-Injection](https://github.com/0xADE1A1DE/USB-Injection)/356 | USB device hardware core with modified behaviour capable of injecting transmissions on behalf of other devices |
| 30 | 10 | 0 | 6 years ago | [nesfpga](https://github.com/strfry/nesfpga)/357 | A Simple FPGA Implementation of the Nintendo Entertainment System |
| 30 | 16 | 3 | 4 years ago | [gigevision-xilinx](https://github.com/thodnev/gigevision-xilinx)/358 | GigE Vision compatibe video streaming from MIPI-CSI camera with Zybo Z7-10 board |
| 30 | 8 | 0 | 11 years ago | [MIPS32](https://github.com/BYVoid/MIPS32)/359 | A MIPS32 CPU implemented by VHDL |
| 30 | 40 | 14 | 1 year, 2 months ago | [mksocfpga](https://github.com/machinekit/mksocfpga)/360 | Hostmot2 FPGA code for SoC/FPGA platforms from Altera and Xilinx |
| 30 | 1 | 1 | 4 years ago | [OpenTDC](https://github.com/tgingold/OpenTDC)/361 | Time to Digital Converter (TDC) |
| 29 | 18 | 2 | 9 years ago | [zedboard_audio](https://github.com/ems-kl/zedboard_audio)/362 | A Audio Interface for the Zedboard |
| 29 | 1 | 47 | 1 year, 5 months ago | [Codelib](https://github.com/Wycers/Codelib)/363 | None |
| 29 | 1 | 0 | 5 years ago | [router](https://github.com/CO-CN-Group1/router)/364 | Ê∏ÖÂçéÂ§ßÂ≠¶2019ËÆ°ÁΩëËÅîÂêàÂÆûÈ™åÁ¨¨‰∏ÄÁªÑ |
| 29 | 4 | 0 | 2 years ago | [fpga_torture](https://github.com/stnolting/fpga_torture)/365 | üî• Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption. |
| 29 | 4 | 1 | 9 years ago | [6502](https://github.com/bernardo-andreeti/6502)/366 | VHDL description of 6502 processor with FPGA synthesis support. |
| 29 | 19 | 3 | 5 years ago | [VHDL-JESD204b](https://github.com/BBN-Q/VHDL-JESD204b)/367 | JESD204b modules in VHDL |
| 29 | 19 | 0 | 9 years ago | [alpha-software](https://github.com/apertus-open-source-cinema/alpha-software)/368 | Axiom Alpha prototype software (FPGA, Linux, etc.) |
| 29 | 8 | 14 | 1 year, 30 days ago | [Compliance-Tests](https://github.com/VHDL/Compliance-Tests)/369 | Tests to evaluate the support of VHDL 2008 and VHDL 2019 features |
| 28 | 13 | 2 | 6 years ago | [Nexys-4-DDR-OOB](https://github.com/Digilent/Nexys-4-DDR-OOB)/370 | None |
| 28 | 12 | 2 | 6 years ago | [vcnn](https://github.com/g0kul/vcnn)/371 | Verilog Convolutional Neural Network on PYNQ |
| 28 | 7 | 2 | 4 years ago | [ese-vdp](https://github.com/kunichiko/ese-vdp)/372 | VHDL implementation of YAMAHA V9938 |
| 28 | 7 | 0 | 5 years ago | [LeNet-on-Zynq](https://github.com/flymin/LeNet-on-Zynq)/373 | Simulating implement of LeNet network on Zynq-7020 FPGA |
| 28 | 12 | 1 | 7 years ago | [FPGA_Neural-Network](https://github.com/agostini01/FPGA_Neural-Network)/374 | The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the Neural Network part is meant to be generic, thus it can be used along with different hardware setups. |
| 28 | 5 | 1 | 3 years ago | [RedPitaya_Acquisition](https://github.com/alex123go/RedPitaya_Acquisition)/375 | Transform the Red Pitaya in an acquisition card |
| 28 | 5 | 5 | 6 years ago | [MARK_II](https://github.com/VladisM/MARK_II)/376 | Simple SoC in VHDL with full toolchain and custom board. |
| 28 | 8 | 7 | 5 months ago | [karabas-pro](https://github.com/andykarpov/karabas-pro)/377 | FPGA based retrocomputer with FDD and HDD controllers |
| 28 | 3 | 0 | a month ago | [fpu-sp](https://github.com/taneroksuz/fpu-sp)/378 |  IEEE 754 single precision floating point library in systemverilog and vhdl |
| 28 | 5 | 0 | 4 years ago | [hd6309sbc](https://github.com/tomcircuit/hd6309sbc)/379 | Hitachi HD6309 Singleboard Computer  |
| 28 | 13 | 1 | 8 years ago | [16-bit-HDLC-using-VHDL](https://github.com/codeshaa/16-bit-HDLC-using-VHDL)/380 | High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language. |
| 28 | 14 | 4 | a month ago | [ZXNext_MISTer](https://github.com/MiSTer-devel/ZXNext_MISTer)/381 | None |
| 27 | 10 | 1 | 13 years ago | [Floating_Point_Library-JHU](https://github.com/xesscorp/Floating_Point_Library-JHU)/382 | VHDL for basic floating-point operations. |
| 27 | 5 | 0 | 4 years ago | [FPGA-SPI-Flash](https://github.com/GOOD-Stuff/FPGA-SPI-Flash)/383 | Various projects of SPI loader module for xilinx fpga |
| 27 | 7 | 0 | 10 years ago | [hdl](https://github.com/laurivosandi/hdl)/384 | Collection of hardware description languages writings and code snippets |
| 27 | 3 | 1 | 5 years ago | [light8080](https://github.com/jaruiz/light8080)/385 | Synthesizable i8080-compatible CPU core. |
| 27 | 13 | 0 | 2 years ago | [hackasat-final-2021](https://github.com/cromulencellc/hackasat-final-2021)/386 | None |
| 27 | 5 | 0 | 3 years ago | [RISC-CPU](https://github.com/alirezakay/RISC-CPU)/387 | A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation ) |
| 27 | 9 | 6 | 6 years ago | [OneChipMSX](https://github.com/robinsonb5/OneChipMSX)/388 | A port of the OneChipMSX project to the Turbo Chameleon 64 and in time, hopefully other boards, too. |
| 27 | 7 | 0 | 3 years ago | [360-NAND-X](https://github.com/Element18592/360-NAND-X)/389 | Clone of the NAND-X |
| 27 | 4 | 0 | 1 year, 8 months ago | [videoconditioner](https://github.com/svofski/videoconditioner)/390 | RGB video input for Altera DE1 board + PAL Modulator |
| 27 | 9 | 2 | 1 year, 3 months ago | [DSS](https://github.com/jianyicheng/DSS)/391 | DASS HLS Compiler |
| 27 | 1 | 1 | 2 months ago | [N.I.G.E.-Machine](https://github.com/Anding/N.I.G.E.-Machine)/392 | A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is currently hosted on the Digilent Nexys 4 and Nexys 4 DDR |
| 27 | 10 | 1 | 6 years ago | [snickerdoodle-examples](https://github.com/krtkl/snickerdoodle-examples)/393 | Example projects for snickerdoodle |
| 27 | 6 | 6 | 5 years ago | [EP994A](https://github.com/Speccery/EP994A)/394 | My TI-99/4A clone, two versions: FPGA+TMS99105 CPU and FPGA with my CPU core |
| 27 | 12 | 0 | 11 months ago | [MIMORPH](https://github.com/IMDEANetworksWNG/MIMORPH)/395 | None |
| 27 | 9 | 1 | 4 years ago | [pl-nvme](https://github.com/DUNE/pl-nvme)/396 | None |
| 27 | 11 | 0 | 5 years ago | [GNSS-VHDL](https://github.com/danipascual/GNSS-VHDL)/397 | VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included. |
| 27 | 11 | 2 | 4 years ago | [SAP-1-Computer](https://github.com/KarenOk/SAP-1-Computer)/398 | Design and Implementation of a Simple-As-Possible 1 (SAP-1) Computer using an FPGA and VHDL. |
| 27 | 7 | 0 | 6 years ago | [BoostDSP](https://github.com/Cognoscan/BoostDSP)/399 | VHDL Library for implementing common DSP functionality. |
| 27 | 6 | 0 | 9 years ago | [FPGA-LVDS-LCD-Hack](https://github.com/hubmartin/FPGA-LVDS-LCD-Hack)/400 | Basic code that displays simple shapes generated from Lattice FPGA directly to LVDS display |
| 27 | 2 | 0 | 3 years ago | [hitsz-eie-codes](https://github.com/muhac/hitsz-eie-codes)/401 | ÂìàÂ∑•Â§ßÊ∑±Âú≥ Áîµ‰ø°Â≠¶Èô¢ ÈÄö‰ø°Â∑•Á®ã ÈÉ®ÂàÜÂÆûÈ™åËØæÁ®ã‰ª£Á†Å‰ªìÂ∫ì |
| 27 | 1 | 0 | 2 years ago | [MMCM_GPSDO](https://github.com/hamsternz/MMCM_GPSDO)/402 | An all-digital GPS disciplined oscillator using MMCM phase shift.  |
| 27 | 1 | 0 | 8 years ago | [fpga-trace](https://github.com/justingallagher/fpga-trace)/403 | FPGA accelerated ray tracer, implemented in C++ and HLS |
| 27 | 5 | 0 | 7 years ago | [adpll](https://github.com/filipamator/adpll)/404 | All digital PLL |
| 27 | 3 | 0 | 3 years ago | [RISC-V-CPU](https://github.com/liangchenwater/RISC-V-CPU)/405 | RSIC-V CPU and cache built for computer organization course in ZJU. |
| 27 | 4 | 5 | 5 years ago | [f18a](https://github.com/dnotq/f18a)/406 | F18A source HDL |
| 26 | 4 | 0 | 10 years ago | [multicomp](https://github.com/wsoltys/multicomp)/407 | Simple custom computer on a FPGA |
| 26 | 8 | 0 | 4 years ago | [vercolib_pcie](https://github.com/TI-Bonn/vercolib_pcie)/408 | VHDL PCIe Transceiver |
| 26 | 3 | 0 | 15 days ago | [hVHDL_example_project](https://github.com/hVHDL/hVHDL_example_project)/409 | An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has build scripts for most common FPGAs |
| 26 | 4 | 0 | 2 years ago | [riscv-debug-dtm](https://github.com/stnolting/riscv-debug-dtm)/410 | üêõ JTAG debug transport module (DTM) - compatible to the RISC-V debug specification. |
| 26 | 8 | 0 | 6 years ago | [memsec](https://github.com/IAIK/memsec)/411 | Framework for building transparent memory encryption and authentication solutions |
| 26 | 2 | 0 | 4 years ago | [VHDL-FPGA-LAB_PROJECTS](https://github.com/mcagriaksoy/VHDL-FPGA-LAB_PROJECTS)/412 | My Lab Assigments from Bachelor Degree, This repo includes the projects for digital systems II Lecture (EEM334) |
| 26 | 13 | 0 | 4 days ago | [fpga_ip](https://github.com/oscimp/fpga_ip)/413 | OscillatorIMP ecosystem FPGA IP sources |
| 26 | 3 | 0 | 1 year, 10 months ago | [MNIST](https://github.com/Xinyang-ZHANG/MNIST)/414 | MNIST using tensorflow, c++ and fpga (zynq7010) |
| 26 | 10 | 0 | 4 years ago | [RTL-Design-For-FPGA](https://github.com/adki/RTL-Design-For-FPGA)/415 | Engineering Program on RTL Design for FPGA Accelerator |
| 26 | 3 | 0 | 8 years ago | [opa](https://github.com/terpstra/opa)/416 | Open Processor Architecture |
| 26 | 9 | 0 | 3 years ago | [UCAS-CALab-mycpu_verify](https://github.com/cebarobot/UCAS-CALab-mycpu_verify)/417 | ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑÁ†îËÆ®ËØæ 2020Âπ¥ÁßãÂ≠£ UCAS „ÄäCPU ËÆæËÆ°ÂÆûÊàò„Äã Lab3-Lab9 |
| 26 | 4 | 0 | 9 years ago | [GAIA3](https://github.com/nyuichi/GAIA3)/418 | GAIA Processor |
| 26 | 9 | 3 | 6 months ago | [litehm2](https://github.com/sensille/litehm2)/419 | LinuxCNC FPGA board port to LiteX |
| 26 | 5 | 0 | 7 years ago | [cosmac](https://github.com/brouhaha/cosmac)/420 | RCA COSMAC CDP1802 functional equivalent CPU core in VHDL |
| 26 | 6 | 0 | 5 years ago | [Nexys-A7-100T-OOB](https://github.com/Digilent/Nexys-A7-100T-OOB)/421 | None |
| 26 | 4 | 0 | 10 months ago | [libvhdl](https://github.com/tmeissner/libvhdl)/422 | Library of reusable VHDL components |
| 25 | 7 | 0 | 2 months ago | [can-lite-vhdl](https://github.com/bggardner/can-lite-vhdl)/423 | A lightweight Controller Area Network (CAN) controller in VHDL |
| 25 | 6 | 2 | 7 years ago | [digital-storage-oscilloscope](https://github.com/Gripnook/digital-storage-oscilloscope)/424 | An FPGA implementation of a digital storage oscilloscope. |
| 25 | 12 | 0 | 5 years ago | [SidewinderFPGA](https://github.com/ManuFerHi/SidewinderFPGA)/425 | Sidewinder FPGA |
| 25 | 16 | 3 | 8 months ago | [BBCMicro_MiSTer](https://github.com/MiSTer-devel/BBCMicro_MiSTer)/426 | BBC Micro B and Master 128K for MiSTer |
| 25 | 2 | 1 | 1 year, 2 months ago | [openFPGA-DonkeyKong](https://github.com/ericlewis/openFPGA-DonkeyKong)/427 | None |
| 25 | 5 | 2 | 5 years ago | [sdram](https://github.com/dnotq/sdram)/428 | Simple fixed-cycle SDRAM Controller |
| 25 | 12 | 0 | 9 years ago | [fpga_fibre_scan](https://github.com/takeshineshiro/fpga_fibre_scan)/429 |   Êú¨‰ø°Âè∑Â§ÑÁêÜÊùø‰∏ªË¶ÅÁî±FPGAËäØÁâáÂíåCYUSB3.0 ËäØÁâáÁªÑÊàê,ÂÖ∂‰∏≠FPGAÊ®°Âùó‰∏ªË¶ÅÂÆåÊàê‰∏éÁõ∏ÂÖ≥Â§ñËÆæÁöÑ‰∫§‰∫íÔºåCYUSB3.0‰∏ªË¶ÅÂÆåÊàêÂçèËÆÆÊï∞ÊçÆÁöÑ‰º†Ëæì„ÄÇ      2.2.1  FPGAÊ®°Âùó         Â§ÑÁêÜÊµÅÁ®ãÔºö   1. ÈìæË∑ØÂàùÂßãÂåñÔºö Âú®‰∏ä‰ΩçÊú∫ÂÆåÊàêUSBÂõ∫‰ª∂ÁöÑ‰∏ãËΩΩÔºåÂπ∂ËØªÂèñÂõ∫‰ª∂ÁöÑ‰ø°ÊÅØÁä∂ÊÄÅÊèèËø∞ÂêéÔºåÈÄöËøá‰∏äÁîµÂ§ç‰ΩçÊàñËÄÖÊâãÂä®Â§ç‰ΩçÔºåÈÄöËøá‰∏≤Âè£ÂèëÈÄÅ0X55Áªô‰∏ä‰ΩçÊú∫ÔºåË°®ÊòéÈìæË∑ØÊâìÈÄöÔºå‰∏ÄÊ¨°Êè°ÊâãÊàêÂäü„ÄÇ 2. Ë∂ÖÂ£∞Ê≥¢ÂèëÂ∞Ñ‰∏éADÊï∞ÊçÆÊé•Êî∂ÔºöÂú®Êî∂Âà∞‰∏ä‰ΩçÊú∫ÈÄöËøá‰∏≤Âè£ÂèëÈÄÅÁöÑ0X02Êåá‰ª§ÂêéÔºåÂºÄÂêØÔºàSTARTÔºâÔºåÂèëÈÄÅË∂ÖÂ£∞ÊñπÊ≥¢‰ø°Âè∑ÔºåÔºàÊ≥®ÔºöËØ•START‰ø°Âè∑Âú®Â§ÑÁêÜËøáÁ®ãË¢´ÊîπÂèòÊàêÂåÖÁªú‰ø°Âè∑ÔºâÂõ†‰∏∫Âè™ÊòØÂçïÈòµÂÖÉÔºåÊâÄ‰ª•Â∞±Ê≤°ÊúâÊé•Êî∂Âª∂ËøüËÅöÁÑ¶ÁöÑÈóÆÈ¢òÔºå‰ΩÜÊúâÁöÆËÇ§Ë°®ÁöÆÁöÑÂÆ¢ËßÇÂÆûÈôÖÂíåÂçïÈòµÂÖÉÂõûÊ≥¢ÁöÑÊó∂Èó¥Ê∂àËÄóÔºåÊâÄ‰ª•Âú®Á≠âÂà∞C_CORDIC_DELAYÔºà1000ÔºâÂêéÔºåÊâçÂºÄÂßãADÊï∞ÊçÆÁöÑÈááÈõÜ„ÄÇÔºàÊ≥®ÔºöÂÖ∑‰ΩìÂ§öÂ∞ëÂéöÂ∫¶ÔºåÈúÄË¶ÅÁªÜÁÆóÔºâ„ÄÇÊØèÊ¨°ÈááÈõÜ4096‰∏™Êï∞ÊçÆÔºåÂΩ¢Êàê‰∏Ä‰∏™Êâ´ÊèèÁ∫øÔºõÊÄªÂÖ±ÈúÄË¶ÅÈááÈõÜ300Ê†πÊâ´ÊèèÁ∫øÔºåËã•‰∏çÂ§üÔºåÂàôÈúÄÈáçÊñ∞ÂèëÈÄÅÊñπÊ≥¢ÔºåÂπ∂Êé•Êî∂ADÊï∞ÊçÆ„ÄÇ 3.  Ââ™ÂàáÊ≥¢ÂèëÈÄÅÔºö Âú®ÈááÈõÜÂà∞Á¨¨33Ê†πÊâ´ÊèèÁ∫øÂêéÔºåÂºÄÂßãÂâ™ÂàáÊ≥¢ÁöÑÂèëÈÄÅÔºåÁÆÄÂçïÁöÑÂèëÈÄÅ50HZÁöÑÂçïËΩΩÊ≥¢Â∞±ÂèØ‰ª•ÔºåÊ≠§ÂêéÁöÑADÊï∞ÊçÆÂ∞±Âê´ÊúâÂâ™ÂàáÊ≥¢ÁöÑ‰ø°ÊÅØ„ÄÇ 4.  ÊéßÂà∂ÈÄöË∑ØÁöÑ‰ø°ÊÅØÔºö  ËøôÈáåÈÄöËøáCYUSB3.0ÁöÑ‰∏≤Âè£Êù•‰º†ÈÄÅ‰∏ä‰ΩçÊú∫ÂèëÈÄÅÁöÑÊéßÂà∂Á´ØÂè£‰ø°ÊÅØ ÔºåÂåÖÊã¨Êï∞ÊçÆÈÄöË∑ØÁöÑËØªÂíåÂÜôÊåá‰ª§ÔºàÊ≥®ÔºöËøôÈáåÂè™ÈúÄË¶ÅÈÄöËøáBULKËØªÂèñÊï∞ÊçÆÈÄöË∑ØÁöÑÊï∞ÊçÆÔºå‰∏çÈúÄË¶ÅÈÄöËøáBULKÂêëÊï∞ÊçÆÈÄöË∑ØÂÜôÊï∞ÊçÆÔºâÔºõÈÄöËøáCYUSB3.0ÁöÑ‰∏≤Âè£Êù•‰º†ÈÄÅ‰∏ã‰ΩçÊú∫FPGAÁöÑÁä∂ÊÄÅ‰ø°ÊÅØÊåá‰ª§Áªô‰∏ä‰ΩçÊú∫„ÄÇÔºàÁî±‰∫éÈááÁî®ÁöÑÊòØURATÔºåÊâÄ‰ª•ÊúâFIFOÁºìÂ≠òÂíåÊï∞ÊçÆÂèëÈÄÅÊé•Êî∂Áä∂ÊÄÅÊéßÂà∂Êìç‰ΩúÔºâ 5. Êï∞ÊçÆÈÄöË∑ØÁöÑ‰ø°ÊÅØÔºö ËøôÈáåÈÄöËøá‰∏ä‰ΩçÊú∫ÁöÑËØªÂÜôÊåá‰ª§Êù•Â∞ÜÊï∞ÊçÆÂ≠òÂÇ®Âà∞FIFO‰∏≠ÔºåËøôÈáåÈªòËÆ§ÂèëÈÄÅÁöÑÊòØ0X00Êåá‰ª§Ôºå‰∏ÄÁõ¥ËØªÂèñADÈááÈõÜÂà∞ÁöÑÊï∞ÊçÆ„ÄÇÂπ∂‰∏îÈááÁî®ÁöÑÊòØBULKÁöÑXfer->readÁöÑÂêåÊ≠•‰º†ËæìÔºå‰∏ÄÁõ¥Ë¶ÅÁ≠âÂà∞ÊåáÂÆöÊï∞ÁõÆÊï∞ÊçÆÔºà4096*300ÔºâÈááÈõÜÂÆåÊâçÁªìÊùüÈááÈõÜ„ÄÇ     2.2.2   USB3.0Ê®°Âùó          1. ËøôÈáåÈ¶ñÂÖàË¶ÅËøõË°åÂ≠òÂÇ®ÂàíÂàÜÂíåÂØÑÂ≠òÂô®Êò†Â∞ÑÔºå‰∏ÄËà¨Ê±áÁºñÊàñËÄÖÂÖ∂‰ªñCMDÊ†ºÂºèÔºåÁÑ∂ÂêéÁºñÂÜôBOOTLOADÊ±áÁºñÔºåÊúÄÂêé‰∏≠Êñ≠Ë∑≥ËΩ¨Â§ÑÁêÜÔºàÊ±áÁºñÔºâ„ÄÇ      2. ËøôÈáå‰∏ªË¶ÅÈÖçÁΩÆGPIFÁöÑÂºÇÊ≠•‰∏≤Âè£ÂèÇÊï∞ÂíåËØªÂÜôÊìç‰Ωú„ÄÇ      3. ËøôÈáåÈúÄË¶ÅÁªôÂá∫CTLÁ´ØÂè£ÂíåBULKÁ´ØÂè£ÁöÑÈÖçÁΩÆÂíåËØªÂÜô„ÄÇ     2.3  ‰∏ä‰ΩçÊú∫ËΩØ‰ª∂      ËøôÈáå‰∏ªË¶ÅÂÆåÊàêÁÆóÊ≥ïÁöÑÂ§ÑÁêÜÂíåÁïåÈù¢ÁöÑÊòæÁ§∫ÂíåÊéßÂà∂„ÄÇ ÂÖ≥‰∫éÁÆóÊ≥ïÈÉ®ÂàÜÈúÄË¶ÅÂêéÈù¢Ë°•ÂÖÖÔºåÁõÆÂâçÊ≤°ÊúâÂÆåÂÖ®Ê∂àÂåñ„ÄÇ       Â§ÑÁêÜÊµÅÁ®ãÔºö   1. ÂàùÂßãÂåñUSBÔºåÁÑ∂Âêé‰∏ä‰ΩçÊú∫ÈÄöËøáÊéßÂà∂Á´ØÁÇπÂèëÈÄÅÂÜôÂëΩ‰ª§ÊéßÂà∂Â≠óÔºà‰∏çÂä†Â∏ßÂ§¥ÂëΩ‰ª§Ôºâ‰∏ã‰ΩçÊú∫Êú™Â§ÑÁêÜÔºåÂºÄÂêØÁõëËßÜÂ∑•‰ΩúÁ∫øÁ®ãÂæ™ÁéØÔºå‰∏ªË¶ÅÂÜÖÂÆπÊòØÔºöÈÄöËøáÊéßÂà∂Á´ØÁÇπÂèëÈÄÅËØªÂëΩ‰ª§ÊéßÂà∂Â≠óÔºåÈÄöËøáÊéßÂà∂Á´ØÁÇπËØªÂõû‰∏≤Âè£‰ø°ÊÅØÔºåÁî®Êù•È™åËØÅËÆæÂ§áÊòØÂê¶ÂêØÂä®Êè°ÊâãÊàêÂäüÔºà0X55Ôºâ„ÄÇ 2. ÂêØÂä®ÊàêÂäüÂêéÂºïÂèëÂìçÂ∫îÁöÑÂêØÂä®Ëß¶ÂèëÊñπÊ≥ï„ÄÇÂêØÂä®Ëß¶ÂèëÊñπÊ≥ï‰∏≠ÔºåÂÖàË¶ÅÂª∂Êó∂Â§ß‰∫é0.36sÔºåÂ¶ÇÊûúÈÄâ‰∏≠check_boxÔºåÂàô‰ΩøÁî®Â≠òÂÇ®ÁöÑÊµãËØïÊï∞ÊçÆÔºåËã•Êú™ÈÄâ‰∏≠ÔºåÈÄöËøáÊéßÂà∂Á´ØÁÇπÂèëÈÄÅÂÜôstartÂëΩ‰ª§ÔºåÂºÄÂêØbulkÁ´ØÂè£ËØªÂæ™ÁéØÁ∫øÁ®ãÔºåÊúÄÂêéÊØèÊ¨°ÊµãÈáèÂèëÈÄÅ‰∏ÄÊ¨°ËØªbulkÊï∞ÊçÆÊ∂àÊÅØÂà∞Ê∂àÊÅØÈòüÂàó„ÄÇ 3. Âú®bulkÁ´ØÂè£ËØªÂæ™ÁéØÁ∫øÁ®ã‰∏≠ÂºïÂèëÂìçÂ∫îÁöÑbulkËØªÊñπÊ≥ïÔºåÂú®bulkËØªÊñπÊ≥ï‰∏≠Ôºå‰∏ªË¶ÅË∞ÉÁî®Â∫ïÂ±ÇÁöÑUSB3.0ÁöÑbulkinËØªÊñπÊ≥ïÔºåÊï∞ÊçÆËØª‰∏äÊù•ÂêéÔºåpost‰∏Ä‰∏™getDataÊ∂àÊÅØÔºå‰∫§Áî±ÁªëÂÆöÁöÑÂáΩÊï∞Êù•Â§ÑÁêÜÊï∞ÊçÆ„ÄÇ 4.  Êï∞ÊçÆÂ§ÑÁêÜÂåÖÊã¨‰∫åÁã¨Á´ãÈÉ®ÂàÜÔºå‰∏ÄÈÉ®ÂàÜÊòØÂéüÂßãÊï∞ÊçÆ‰∫ßÁîüMotionMOdel‰ø°ÊÅØ ,‰∏ÄÈÉ®ÂàÜÊòØÂéüÂßãÊï∞ÊçÆ‰∫ßÁîüÂâ™ÂàáÊ≥¢ÈÄüÂ∫¶ÂíåÊù®Ê∞èÊ®°Èáè‰ø°ÊÅØ„ÄÇ |
| 25 | 9 | 0 | 6 years ago | [Hi-DMM](https://github.com/zslwyuan/Hi-DMM)/430 | Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis) |
| 25 | 5 | 1 | 5 years ago | [single-cycle-processor](https://github.com/spencerwooo/single-cycle-processor)/431 | An implementation of the simplest single cycle processor. |
| 25 | 7 | 1 | 3 years ago | [CryptoHDL](https://github.com/hadipourh/CryptoHDL)/432 | A list of VHDL codes implementing cryptographic algorithms |
| 25 | 0 | 0 | 8 hours ago | [FPGA-from-Zero-to-Hero](https://github.com/koraykarakurt/FPGA-from-Zero-to-Hero)/433 | Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths) |
| 25 | 2 | 0 | 11 months ago | [litefury_rp5](https://github.com/controlpaths/litefury_rp5)/434 | Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1 |
| 25 | 3 | 0 | 7 years ago | [vm2413](https://github.com/digital-sound-antiques/vm2413)/435 | A YM2413 clone module written in VHDL. |
| 25 | 10 | 1 | 8 years ago | [zybo_petalinux_video_hls](https://github.com/andrewandrepowell/zybo_petalinux_video_hls)/436 | Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output. |
| 25 | 3 | 1 | 4 years ago | [agc_monitor](https://github.com/thewonderidiot/agc_monitor)/437 | Modern implementation of the AGC Monitor, for use with a real Apollo Guidance Computer |
| 25 | 11 | 0 | 8 years ago | [aes-over-pcie](https://github.com/jevinskie/aes-over-pcie)/438 | A VHDL implementation of 128 bit AES encryption with a PCIe interface. |
| 25 | 8 | 1 | 2 months ago | [FPGA-Notes-for-Scientists](https://github.com/dspsandbox/FPGA-Notes-for-Scientists)/439 | None |
| 26 | 8 | 1 | 4 months ago | [CTU-CAN-FD](https://github.com/Blebowski/CTU-CAN-FD)/440 | This is a mirror repository for official CTU CAN FD repository: |
| 24 | 8 | 0 | 7 months ago | [Flo-Posit](https://github.com/RaulMurillo/Flo-Posit)/441 | Posit Arithmetic Cores generated with FloPoCo |
| 24 | 20 | 0 | 7 years ago | [Nexys4DDR](https://github.com/Digilent/Nexys4DDR)/442 | None |
| 24 | 1 | 0 | 2 years ago | [Guitar-Pedal-Effects-on-FPGA](https://github.com/jagumiel/Guitar-Pedal-Effects-on-FPGA)/443 | This is my bachelor's degree project. I have used a FPGA to modify audio signal and create different sounds, like distortion, overdrive, echo, reverb... |
| 24 | 21 | 0 | 9 years ago | [zynq_examples](https://github.com/jiangjiali66/zynq_examples)/444 | None |
| 24 | 2 | 0 | 3 years ago | [SUSTech_Course](https://github.com/Fu188/SUSTech_Course)/445 | Courses in SUSTech |
| 24 | 2 | 0 | 9 months ago | [vhdl-format](https://github.com/bpadalino/vhdl-format)/446 | VHDL String Formatting Library |
| 24 | 7 | 0 | 4 years ago | [FPGA-Audio-IIR](https://github.com/YetAnotherElectronicsChannel/FPGA-Audio-IIR)/447 | None |
| 24 | 13 | 3 | 1 year, 1 month ago | [NVMe](https://github.com/mcrl/NVMe)/448 | None |
| 24 | 7 | 1 | 10 years ago | [snes-flash](https://github.com/aiju/snes-flash)/449 | None |
| 24 | 13 | 0 | 11 years ago | [grlib](https://github.com/philippefaes/grlib)/450 | None |
| 24 | 19 | 5 | 6 years ago | [blockmon](https://github.com/sysml/blockmon)/451 | A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/  |
| 24 | 4 | 0 | 6 years ago | [FpChip8](https://github.com/VitorVilela7/FpChip8)/452 | FPGA implementation of CHIP-8 using VHDL. |
| 24 | 7 | 0 | 6 years ago | [vga_generator](https://github.com/tibor-electronics/vga_generator)/453 | A collection of VHDL projects for generating VGA output |
| 24 | 22 | 0 | 3 years ago | [FPGAandLAN](https://github.com/suisuisi/FPGAandLAN)/454 | FPGAandLAN |
| 24 | 9 | 3 | 6 years ago | [Sha256_Hw_Accelerator](https://github.com/martinafogliato/Sha256_Hw_Accelerator)/455 | SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent |
| 24 | 7 | 0 | 1 year, 9 months ago | [Arcade-IremM92_MiSTer](https://github.com/wickerwaka/Arcade-IremM92_MiSTer)/456 | None |
| 24 | 25 | 0 | 12 years ago | [rgbmatrix-fpga](https://github.com/DuinoPilot/rgbmatrix-fpga)/457 | Adafruit RGB LED Matrix Display Driver for use with FPGAs (written in VHDL)  |
| 23 | 5 | 0 | 9 years ago | [fpga-bbc](https://github.com/mikestir/fpga-bbc)/458 | Acorn BBC Micro on an Altera DE1 FPGA board |
| 23 | 9 | 0 | 3 years ago | [c64pla](https://github.com/FrankBuss/c64pla)/459 | C64 PLA implementation in VHDL |
| 23 | 11 | 1 | 10 years ago | [axi_custom_ip_tb](https://github.com/frobino/axi_custom_ip_tb)/460 | A testbench for an axi lite custom IP |
| 23 | 9 | 0 | 15 years ago | [MIPS-Lite](https://github.com/jncraton/MIPS-Lite)/461 | A pipelined MIPS-Lite CPU implementation |
| 23 | 6 | 0 | 1 year, 11 months ago | [BRAM_DDR3_HDMI](https://github.com/CY0807/BRAM_DDR3_HDMI)/462 | Âú®FPGA‰∏≠Â∞ÜÂõæÂÉèÊï∞ÊçÆËæìÂÖ•Âà∞DDR3‰∏≠ÔºåÂÜçËæìÈÄÅÂà∞HDMIÊé•Âè£‰∏äËøõË°åÊòæÁ§∫„ÄÇ |
| 23 | 4 | 0 | 1 year, 10 months ago | [T02x](https://github.com/klessydra/T02x)/463 | A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin  compatible with pulpino riscy cores |
| 23 | 9 | 0 | 7 years ago | [revCtrl](https://github.com/Xilinx/revCtrl)/464 | Revision Control Labs and Materials |
| 23 | 5 | 2 | 11 years ago | [vhdl-csv-file-reader](https://github.com/ricardo-jasinski/vhdl-csv-file-reader)/465 | VHDL package for reading formatted data from comma-separated-values (CSV) files |
| 23 | 10 | 6 | 10 years ago | [SimpleSDHC](https://github.com/ibm2030/SimpleSDHC)/466 | A basic SD Card SPI interface in VHDL, supports SD V1, V2 and SDHC |
| 23 | 7 | 0 | 4 years ago | [Genesys_ZU_MIPI_PCAM](https://github.com/ATaylorCEngFIET/Genesys_ZU_MIPI_PCAM)/467 | Imaging application using MIPI and DisplayPort to process image |
| 23 | 8 | 1 | 2 years ago | [fmh_gpib_core](https://github.com/fmhess/fmh_gpib_core)/468 | GPIB IEEE 488.1 core |
| 23 | 2 | 2 | 9 months ago | [pico-png](https://github.com/marph91/pico-png)/469 | PNG encoder, implemented in VHDL |
| 23 | 1 | 1 | 1 year, 4 months ago | [ZYNQ7010_CNN_Implementation](https://github.com/wysjixiang/ZYNQ7010_CNN_Implementation)/470 | CNN Implemetation on ZYNQ-7010 |
| 23 | 2 | 8 | 5 years ago | [vhdeps](https://github.com/abs-tudelft/vhdeps)/471 | VHDL dependency analyzer |
| 23 | 12 | 3 | 3 months ago | [goossens-book-ip-projects](https://github.com/goossens-springer/goossens-book-ip-projects)/472 | this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by Springer |
| 23 | 7 | 0 | 4 years ago | [tdc-fpga](https://github.com/benbr8/tdc-fpga)/473 | A Time to Digital Converter designed for Xilinx 7-Series FPGAs |
| 23 | 5 | 9 | 1 year, 4 months ago | [mrisc32-a1](https://github.com/mrisc32/mrisc32-a1)/474 | A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA |
| 23 | 10 | 1 | 3 months ago | [ofm](https://github.com/CESNET/ofm)/475 | Open FPGA Modules |
| 23 | 10 | 0 | 3 years ago | [cjtag_bridge](https://github.com/stnolting/cjtag_bridge)/476 | üîå Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge. |
| 23 | 6 | 0 | 6 years ago | [8bit_sar_adc](https://github.com/C-Aniruddh/8bit_sar_adc)/477 | Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC |
| 23 | 13 | 1 | 10 years ago | [SpaceWireCODECIP_100MHz](https://github.com/shimafujigit/SpaceWireCODECIP_100MHz)/478 | None |
| 23 | 0 | 2 | 2 years ago | [arcade-xevious](https://github.com/opengateware/arcade-xevious)/479 | Namco Xevious Compatible Gateware IP Core |
| 22 | 5 | 0 | 10 days ago | [hVHDL_fixed_point](https://github.com/hVHDL/hVHDL_fixed_point)/480 | VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and abc to dq transforms. |
| 22 | 10 | 3 | 3 years ago | [pauloBlaze](https://github.com/krabo0om/pauloBlaze)/481 | A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman. |
| 22 | 7 | 1 | 8 years ago | [ArtyEtherentTX](https://github.com/hamsternz/ArtyEtherentTX)/482 | Sending raw data from the Digilent Arty FPGA board |
| 22 | 31 | 0 | 8 years ago | [Zedboard-old](https://github.com/Digilent/Zedboard-old)/483 | None |
| 22 | 7 | 1 | 4 years ago | [jcore-soc](https://github.com/j-core/jcore-soc)/484 | J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks. |
| 22 | 1 | 1 | 2 years ago | [ym2149_audio](https://github.com/dnotq/ym2149_audio)/485 | YM-2149 / AY-3-8910 Complex Sound Generator FPGA core. |
| 22 | 16 | 5 | 4 years ago | [PothosZynq](https://github.com/pothosware/PothosZynq)/486 | DMA source and sink blocks for Xilinx Zynq FPGAs |
| 22 | 2 | 0 | 7 years ago | [gs4502b](https://github.com/gardners/gs4502b)/487 | Experimental pipelined 4502 CPU design |
| 22 | 11 | 0 | 6 years ago | [Arty-A7-35-GPIO](https://github.com/Digilent/Arty-A7-35-GPIO)/488 | None |
| 22 | 5 | 0 | 1 year, 3 months ago | [Handwritten-Digit-Recognition-Painter](https://github.com/j3soon/Handwritten-Digit-Recognition-Painter)/489 | A handwritten digit recognition painter implementation on Basys 3 Artix-7 FPGA using Verilog. |
| 22 | 4 | 0 | 2 years ago | [VhdI2CSlave](https://github.com/tirfil/VhdI2CSlave)/490 | I2C Slave Interface (Vhdl)  |
| 22 | 5 | 0 | 3 years ago | [CNNA](https://github.com/jonathan93sh/CNNA)/491 | A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA |
| 22 | 1 | 0 | 7 years ago | [from-key-array-to-the-LED-lattice](https://github.com/HengRuiZ/from-key-array-to-the-LED-lattice)/492 | None |
| 22 | 12 | 0 | 6 years ago | [sha256](https://github.com/skordal/sha256)/493 | A simple SHA-256 implementation in VHDL |
| 22 | 3 | 3 | 2 years ago | [MSX1_MiSTer](https://github.com/tdlabac/MSX1_MiSTer)/494 | None |
| 22 | 1 | 0 | 5 years ago | [ArtyS7](https://github.com/Domipheus/ArtyS7)/495 | Where Arty S7 projects are kept. MIT License unless file headers state otherwise. |
| 22 | 3 | 1 | 2 years ago | [fsva](https://github.com/m-kru/fsva)/496 | FuseSoc Verification Automation |
| 22 | 5 | 11 | 2 days ago | [PC88_MiSTer](https://github.com/MiSTer-devel/PC88_MiSTer)/497 | NEC PC8801 MKII SR For MiSTer  |
| 22 | 6 | 1 | 4 years ago | [WonderMadeleine](https://github.com/986-Studio/WonderMadeleine)/498 | WonderMadeleine is a Bandai 2001/2003 clone chip |
| 22 | 17 | 0 | 9 years ago | [miilink](https://github.com/jsyk/miilink)/499 | Connecting FPGA and MCU using Ethernet RMII |
| 22 | 3 | 1 | 5 years ago | [ym2608](https://github.com/mtrberzi/ym2608)/500 | VHDL clone of YM2608 (OPNA) sound chip |
| 22 | 11 | 1 | 1 year, 2 months ago | [psi_fix](https://github.com/paulscherrerinstitute/psi_fix)/501 | Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation) |
| 22 | 1 | 0 | 3 years ago | [simple-riscv](https://github.com/hamsternz/simple-riscv)/502 | A simple three-stage RISC-V CPU |
| 22 | 6 | 0 | 8 months ago | [NN_Pattern_FPGA](https://github.com/Marco-Winzker/NN_Pattern_FPGA)/503 | Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA implementation with VHDL. |
| 21 | 6 | 0 | 7 years ago | [MIPS](https://github.com/dugagjin/MIPS)/504 | VHDL implementation of a MIPS processor for Spartan-6 FPGA |
| 21 | 13 | 5 | 7 months ago | [TI-99_4A_MiSTer](https://github.com/MiSTer-devel/TI-99_4A_MiSTer)/505 | Texas Instrument 99/4A Home Computer |
| 21 | 0 | 6 | 3 years ago | [SGen](https://github.com/fserre/SGen)/506 | SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. ‚ÄúStreaming‚Äù means that the dataset is divided into several chunks that are processed during several cycles, thus allowing a reduced use of resources. The size of these chunks is referred as the streaming width. It outputs a Verilog file that can be used for FPGAs. |
| 21 | 3 | 0 | 5 years ago | [rmii-firewall-fpga](https://github.com/jakubcabal/rmii-firewall-fpga)/507 | RMII Firewall FPGA |
| 21 | 9 | 0 | 4 years ago | [Altera-Cyclone-II-EP2C5T144-blink](https://github.com/JamesHagerman/Altera-Cyclone-II-EP2C5T144-blink)/508 | A very junior "Hello World" for the low price Altera Cypress II EP2C5T144 FPGA Mini dev board from amazon/ebay |
| 21 | 14 | 3 | a month ago | [TRS-80_MiSTer](https://github.com/MiSTer-devel/TRS-80_MiSTer)/509 | Tandy TRS-80 Model I (port of HT1080Z to MiSTer) |
| 22 | 4 | 1 | 18 days ago | [Apple_IIe_MMU_IOU](https://github.com/frozen-signal/Apple_IIe_MMU_IOU)/510 | An implementation of the Apple IIe's MMU and IOU custom chips |
| 21 | 2 | 0 | 2 months ago | [mem_model](https://github.com/wyvernSemi/mem_model)/511 | High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model |
| 21 | 3 | 0 | 1 year, 3 months ago | [MSI-VHDL](https://github.com/vasanza/MSI-VHDL)/512 | None |
| 21 | 6 | 2 | 12 years ago | [dso-quad-usb-analyzer](https://github.com/PetteriAimonen/dso-quad-usb-analyzer)/513 | USB Full-Speed (12Mbps) protocol analyzer for the DSO Quad |
| 21 | 8 | 0 | 2 years ago | [EP2C5-Cyclone-II-Mini-Board](https://github.com/land-boards/EP2C5-Cyclone-II-Mini-Board)/514 | EP2C5 Cyclone II Mini Board |
| 21 | 3 | 1 | 4 months ago | [VGA-6502](https://github.com/LIV2/VGA-6502)/515 | A VGA card for my homebrew 65C02 based computer |
| 21 | 1 | 0 | 3 years ago | [wb_spi_bridge](https://github.com/stnolting/wb_spi_bridge)/516 | üåâ A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP). |
| 21 | 24 | 11 | 8 months ago | [Arcade-DonkeyKong_MiSTer](https://github.com/MiSTer-devel/Arcade-DonkeyKong_MiSTer)/517 | Arcade: Donkey Kong for MiSTer |
| 21 | 2 | 1 | 27 days ago | [zhdmi](https://github.com/zerkman/zhdmi)/518 | A complete HDMI¬†transmitter implementation in VHDL |
| 21 | 4 | 0 | 4 years ago | [Homebrew-65C02-Computer](https://github.com/LIV2/Homebrew-65C02-Computer)/519 | A homebrew 65C02 based computer with PS/2 Keyboard, Serial & Parallel IO + 3 Expansion slots |
| 21 | 2 | 0 | 3 years ago | [R-JTOP](https://github.com/DrSchottky/R-JTOP)/520 | Open source implementation of CB fusecheck glitch |
| 21 | 13 | 1 | 5 months ago | [UVVM_Light](https://github.com/UVVM/UVVM_Light)/521 | This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the Utility Library and BFMs.    Community forum: https://forum.uvvm.org/    UVVM.org: https://uvvm.org/ |
| 21 | 6 | 1 | 8 months ago | [Ziggo-Device](https://github.com/MobiSense/Ziggo-Device)/522 | Time sensitive network performance evaluation toolkit, based on Zynq7000 FPGA architecture. |
| 21 | 5 | 0 | 3 months ago | [LibreSDRB210](https://github.com/lmesserStep/LibreSDRB210)/523 | This is a repository for the LibreSDR using the Artix 7 FPGA and AD9361 |
| 21 | 1 | 0 | 4 years ago | [CQU_Computer_Organization](https://github.com/barryZZJ/CQU_Computer_Organization)/524 | ÈáçÂ∫ÜÂ§ßÂ≠¶ËÆ°ÁªÑÂÆûÈ™åvivadoÂ∑•Á®ãÊñá‰ª∂+È°πÁõÆÊ±áÁºñËØ≠Ë®Ä |
| 21 | 11 | 1 | a month ago | [axi-pcie-core](https://github.com/slaclab/axi-pcie-core)/525 | None |
| 21 | 1 | 0 | 4 months ago | [rv16poc](https://github.com/AntonMause/rv16poc)/526 | 16 bit RISC-V proof of concept |
| 21 | 7 | 0 | 1 year, 7 months ago | [Async-Click-Library](https://github.com/zuzkajelcicova/Async-Click-Library)/527 | None |
| 20 | 5 | 0 | 5 years ago | [Zynq_HLS_DDR_Dataflow_kernel_2mm](https://github.com/zslwyuan/Zynq_HLS_DDR_Dataflow_kernel_2mm)/528 | This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented with dataflow and DDR3  access with HLS. The Cortex A9 will print the result via UART and check the result by comparing the data with the one from CPU compuation |
| 20 | 2 | 0 | 3 years ago | [build-cpu-within-20days](https://github.com/I-Rinka/build-cpu-within-20days)/529 | Âåó‰∫¨ÁêÜÂ∑•Â§ßÂ≠¶ 2021Â∞èÂ≠¶Êúü ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°„ÄÇÁ°¨‰ª∂ÊèèËø∞ËØ≠Ë®ÄÂÆûÁé∞ËÆ°ÁÆóÊú∫Á≥ªÁªü |
| 20 | 5 | 0 | 6 years ago | [MBCx](https://github.com/ladecadence/MBCx)/530 | Gameboy MBC5 mapper chip clone in programmable logic. |
| 20 | 36 | 0 | 3 years ago | [hostmot2-firmware](https://github.com/LinuxCNC/hostmot2-firmware)/531 | HostMot2 FPGA firmware |
| 20 | 7 | 0 | 11 years ago | [robotron-fpga](https://github.com/sharebrained/robotron-fpga)/532 | FPGA implementation of Robotron: 2084 |
| 20 | 4 | 0 | 3 years ago | [VexRiscV_with_HW-GDB_Server](https://github.com/BLangOS/VexRiscV_with_HW-GDB_Server)/533 | VexRiscV system with GDB-Server in Hardware |
| 20 | 2 | 0 | 2 years ago | [HDMI_gather_card](https://github.com/shxxvictor/HDMI_gather_card)/534 | HDMIËßÜÈ¢ëÈááÈõÜÂç°ÔºåÂü∫‰∫éXilinx ZU4EVËÆæËÆ°Ôºå‰∏çÈúÄË¶ÅÈ¢ùÂ§ñÁöÑÁîµËÑëÂç≥ÂèØÊé®ÊµÅÔºåÊã•Êúâ4K60HzÁöÑÁºñÁ†ÅËÉΩÂäõ„ÄÇ |
| 20 | 3 | 10 | 2 years ago | [spartan-edge-accelerator-graphical-system](https://github.com/smartperson/spartan-edge-accelerator-graphical-system)/535 | WIP Graphics layer and inter IC communication for the Spartan Edge Accelerator fpga/mcu hybrid board |
| 20 | 5 | 2 | 7 years ago | [tetris-vhdl](https://github.com/primiano/tetris-vhdl)/536 | A bare-metal pure hardware implementation of the Tetris game for FPGA |
| 20 | 8 | 1 | 9 years ago | [VHDL-Pong](https://github.com/ress/VHDL-Pong)/537 | A Pong game written in VHDL using a Xilinx Spartan 3 board. VGA + PS/2 Keyboard + Sound support. |
| 20 | 17 | 45 | 14 days ago | [PandABlocks-FPGA](https://github.com/PandABlocks/PandABlocks-FPGA)/538 | VHDL functional blocks with their simulations and test sequences |
| 20 | 3 | 1 | 6 years ago | [whirlyfly](https://github.com/zdavkeos/whirlyfly)/539 | Hardware RNG for Papilio One based on the original Whirlygig |
| 20 | 6 | 4 | 6 years ago | [cv2PYNQ-The-project-behind-the-library](https://github.com/wbrueckner/cv2PYNQ-The-project-behind-the-library)/540 | This project describes how the cv2PYNQ python library was built |
| 20 | 8 | 0 | 11 years ago | [lemberg](https://github.com/jeuneS2/lemberg)/541 | Lemberg is a time-predictable VLIW processor optimized for performance. |
| 20 | 13 | 1 | 12 years ago | [Network-on-Chip-in-VHDL](https://github.com/mattbirman/Network-on-Chip-in-VHDL)/542 | None |
| 20 | 11 | 0 | 11 years ago | [VHDL-Pong](https://github.com/MadLittleMods/VHDL-Pong)/543 | Straightforward Pong Game written in VHDL. Scoring and Multiplayer |
| 20 | 8 | 2 | 8 years ago | [netv2-fpga-basic-overlay](https://github.com/bunnie/netv2-fpga-basic-overlay)/544 | Vivado design for basic NeTV2 FPGA with chroma-based overlay |
| 20 | 11 | 1 | 7 years ago | [tdc](https://github.com/gonzagab/tdc)/545 | A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA. |
| 20 | 2 | 0 | a month ago | [zynq-fpga-cnn-digital-recognition](https://github.com/CLi321/zynq-fpga-cnn-digital-recognition)/546 | Zynq/FPGAÂÆûÁé∞CNNÊâãÂÜôÊï∞Â≠ó(0-9)ËØÜÂà´ |
| 20 | 4 | 0 | 7 years ago | [vu_meter](https://github.com/filipamator/vu_meter)/547 | FPGA-based FFT audio spectrum analyzer |
| 20 | 4 | 1 | 1 year, 4 months ago | [SITLINV-FPGA_Board](https://github.com/TommyE79/SITLINV-FPGA_Board)/548 | Xlinix Kintex 7 based PCIE development board |
| 20 | 10 | 1 | 5 years ago | [LimeSDR_DVBSGateware](https://github.com/natsfr/LimeSDR_DVBSGateware)/549 | Optimised gateware for lime sdr mini |
| 20 | 3 | 0 | 3 years ago | [wf68k30L](https://github.com/AmicableComputers/wf68k30L)/550 | A pipelined 68030 softcore in VHDL |
| 20 | 19 | 1 | 9 years ago | [StickIt](https://github.com/xesscorp/StickIt)/551 | StickIt! board and modules that support the XuLA FPGA board. |
| 20 | 4 | 1 | 10 years ago | [BBot](https://github.com/andygikling/BBot)/552 | BBot! An open source, wireless beer serving robot reference design featuring a C++ program running on a BeagleBone Black, a .Net WPF control GUI and even low level FPGA integration! |
| 20 | 12 | 0 | 3 years ago | [Demo_project](https://github.com/Pillar1989/Demo_project)/553 | None |
| 20 | 6 | 0 | 1 year, 10 months ago | [TMS5220_FPGA](https://github.com/d18c7db/TMS5220_FPGA)/554 | VHDL model of TMS5220 voice synthesizer processor |
| 20 | 5 | 0 | 5 years ago | [vhdl-digital-design](https://github.com/fcayci/vhdl-digital-design)/555 | VHDL code examples for a digital design course |
| 20 | 17 | 1 | 4 years ago | [KC705-AD9371](https://github.com/coralhu123/KC705-AD9371)/556 | The implementation of AD9371 on KC705 |
| 20 | 4 | 0 | 2 years ago | [memory](https://github.com/nandland/memory)/557 | Single Port RAM, Dual Port RAM, FIFO |
| 20 | 1 | 1 | 1 year, 15 days ago | [VHDL6526](https://github.com/bwack/VHDL6526)/558 | None |
| 20 | 13 | 0 | 8 years ago | [zybo_petalinux](https://github.com/andrewandrepowell/zybo_petalinux)/559 | Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor. |
| 20 | 5 | 1 | 4 years ago | [maestro](https://github.com/Artoriuz/maestro)/560 | A 5 stage-pipeline RV32I implementation in VHDL |
| 20 | 4 | 0 | 7 months ago | [udp-offload-engine](https://github.com/ThalesGroup/udp-offload-engine)/561 | UDP-IP stack accelerator and is able to send and receive data through Ethernet link |
| 20 | 6 | 4 | 8 years ago | [tusSAT](https://github.com/Sumith1896/tusSAT)/562 | A SAT solver implementation in VHDL, team tussle |
| 19 | 8 | 0 | 4 years ago | [Getting-to-Know-Vivado](https://github.com/ATaylorCEngFIET/Getting-to-Know-Vivado)/563 | Source files for Getting to Know Vivado course |
| 19 | 0 | 0 | 1 year, 11 months ago | [HFUT-Single-Cycle-MIPS-CPU-hardware-synthetical-design](https://github.com/GxsXuridongsheng/HFUT-Single-Cycle-MIPS-CPU-hardware-synthetical-design)/564 | ÂêàËÇ•Â∑•‰∏öÂ§ßÂ≠¶ËÆ°ÁßëÁ°¨‰ª∂ÁªºÂêàËÆæËÆ°ÁÆÄÊòìÁâà-ÂçïÂë®ÊúüMIPS CPU |
| 19 | 4 | 1 | 4 years ago | [fpgaNES](https://github.com/Feuerwerk/fpgaNES)/565 | None |
| 19 | 9 | 1 | 7 months ago | [tk90x_ula](https://github.com/fbelavenuto/tk90x_ula)/566 | ULA do TK90X/TK95 clonada em CPLD |
| 19 | 2 | 0 | 10 days ago | [pyxhdl](https://github.com/davidel/pyxhdl)/567 | Python Frontend For VHDL And Verilog |
| 19 | 3 | 0 | 5 years ago | [j-core-ice40](https://github.com/j-core/j-core-ice40)/568 | J-core SOC for ice40 FPGA |
| 19 | 3 | 0 | 5 years ago | [ThinRouter](https://github.com/LyricZhao/ThinRouter)/569 | A SystemVerilog implementation of MIPS32 CPU and RIP router |
| 19 | 4 | 0 | 4 years ago | [VHDL](https://github.com/datacipy/VHDL)/570 | P≈ô√≠klady ke knize Data, ƒçipy, procesory |
| 19 | 7 | 5 | 3 years ago | [pocket-cnn](https://github.com/marph91/pocket-cnn)/571 | CNN-to-FPGA-framework for small CNN, written in VHDL and Python |
| 19 | 4 | 1 | 3 years ago | [Digital-Synthesizer](https://github.com/laura-regan/Digital-Synthesizer)/572 | Digital music synthesizer designed for the Zynq FPGA+SoC. Audio synthesis and digital signal processing is performed in hardware modules designed in VHDL. Control of the modules and communication with external MIDI equipment is handled by the ARM processor. |
| 19 | 5 | 1 | 2 years ago | [kvm-ip-zynq](https://github.com/ssincan/kvm-ip-zynq)/573 | KVM over IP Gateway targeting Zynq-7000 SoC |
| 19 | 4 | 0 | 8 years ago | [RSA-Encryption](https://github.com/scarter93/RSA-Encryption)/574 | VHDL implementation of RSA encryption/decryption using Montgomery modular multipliers  |
| 19 | 8 | 0 | 5 years ago | [DES-cracker](https://github.com/aletempiac/DES-cracker)/575 | DES cracking machine on FPGA |
| 19 | 2 | 2 | 4 years ago | [fppa-pdk-emulator-vhdl](https://github.com/free-pdk/fppa-pdk-emulator-vhdl)/576 | VHDL simulation model for PADAUK PDK microcontrollers  |
| 19 | 5 | 0 | 4 months ago | [Aloha-HE](https://github.com/flokrieger/Aloha-HE)/577 | None |
| 19 | 7 | 1 | 8 years ago | [aes-dom](https://github.com/hgrosz/aes-dom)/578 | DOM Protected Hardware Implementation of AES |
| 19 | 4 | 0 | 7 years ago | [Cache](https://github.com/Tabrizian/Cache)/579 | Simple implementation of cache using VHDL |
| 19 | 10 | 1 | 4 years ago | [nvme_comp_storage](https://github.com/giuseppedongiovanni/nvme_comp_storage)/580 | Computational Storage Device based on the open source project OpenSSD. |
| 19 | 6 | 0 | 6 years ago | [risc](https://github.com/acarcher/risc)/581 | 16-bit CPU written in VHDL |
| 19 | 10 | 0 | 5 years ago | [FPGA-Design-of-a-Digital-Analog-Clock-Display-using-Digilent-Basys3-Artix-7](https://github.com/muhammadaldacher/FPGA-Design-of-a-Digital-Analog-Clock-Display-using-Digilent-Basys3-Artix-7)/582 | The project uses a Xilinx Artix-7 FPGA on a Digilent Basys 3 board to design a clock whose seconds, minutes, & hours are displayed on a Quad 7-segment display & can also be displayed on a vga display. Picoblaze processor is used to control the Analog & Digital displays of the clock. |
| 19 | 56 | 0 | 4 months ago | [riscv-multicycle](https://github.com/xtarke/riscv-multicycle)/583 | RISC-V muticycle implementation in VHDL. Core supports multiple peripherals and interruptions using a simple local interrupt controller. |
| 19 | 18 | 5 | 8 months ago | [Vectrex_MiSTer](https://github.com/MiSTer-devel/Vectrex_MiSTer)/584 | Vectrex for MiSTer |
| 19 | 5 | 0 | 6 years ago | [acoustic-levitation](https://github.com/leastrobino/acoustic-levitation)/585 | Acoustic levitation on SoC FPGA (DE0-Nano-SoC). Notice: this repository has moved to GitLab. All issues and pull requests should be created there. |
| 19 | 13 | 1 | 7 years ago | [ZedBoard-OLED](https://github.com/mmattioli/ZedBoard-OLED)/586 | Driving the OLED display on the ZedBoard |
| 19 | 8 | 0 | 4 years ago | [Verilog_Module](https://github.com/WayneGong/Verilog_Module)/587 | Â∏∏Áî®VerilogÊ®°Âùó |
| 19 | 7 | 0 | 7 years ago | [absenc](https://github.com/texane/absenc)/588 | Absolute encoder VHDL core |
| 19 | 3 | 0 | 6 years ago | [VIIRF](https://github.com/MauererM/VIIRF)/589 | Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-specific hardware constructs used.  |
| 19 | 10 | 0 | 7 years ago | [Kalman-Filter-verilog](https://github.com/abhishekgb/Kalman-Filter-verilog)/590 | Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module  |
| 19 | 1 | 0 | 10 days ago | [VHDL-projects](https://github.com/Ali-Aljufairi/VHDL-projects)/591 | None |
| 19 | 7 | 0 | 7 years ago | [ascon_hardware](https://github.com/IAIK/ascon_hardware)/592 | Hardware implementations of the authenticated encryption design ASCON |
| 19 | 7 | 2 | 5 years ago | [DivGMX](https://github.com/mvvproject/DivGMX)/593 | Development Kit |
| 19 | 13 | 0 | 5 years ago | [Hardware-Implementation-of-AES-VHDL](https://github.com/pnvamshi/Hardware-Implementation-of-AES-VHDL)/594 | Hardware Implementation of Advanced Encryption Standard Algorithm in VHDL |
| 19 | 3 | 0 | 6 months ago | [VHDL_CNN](https://github.com/Wangkkklll/VHDL_CNN)/595 | Implementation of CNN network based on VHDL |
| 18 | 11 | 1 | 12 years ago | [hashvoodoo-fpga-bitcoin-miner](https://github.com/pmumby/hashvoodoo-fpga-bitcoin-miner)/596 | HashVoodoo FPGA Bitcoin Miner |
| 18 | 17 | 6 | 9 months ago | [VIC20_MiSTer](https://github.com/MiSTer-devel/VIC20_MiSTer)/597 | Commodore VIC-20 for MiSTer |
| 18 | 6 | 0 | 3 years ago | [my_CortexM3](https://github.com/ian-lab/my_CortexM3)/598 | None |
| 18 | 0 | 1 | 1 year, 5 months ago | [radar_data_Kmeans](https://github.com/zda2019/radar_data_Kmeans)/599 | Èõ∑Ëææ‰ø°Âè∑ÂàÜÈÄâ‰ªªÂä°ÊòØÂØπÈõ∑ËææËÑâÂÜ≤Â∫èÂàóËøõË°åK-meansËÅöÁ±ªÔºå‰ª•Âà§ÂÆöÊØè‰∏™ËÑâÂÜ≤ÁöÑÊâÄÂ±ûÈõ∑Ëææ  1„ÄÅÂØπ 2GHz ‰ª•ÂÜÖÁöÑ‰ø°Âè∑ËøõË°åÂ§öÈ°πÊª§Ê≥¢Ôºå‰ª•Á°ÆÂÆö‰ø°Âè∑ÁöÑ‰∏≠ÂøÉÈ¢ëÂ∏¶  2„ÄÅÊûÑÂª∫ÂàÜÈÄâÊï∞ÊçÆÈõÜÔºåÂØπÂú∫ÊôØ‰∏≠Èõ∑ËææËÑâÂÜ≤Â∫èÂàó‰ø°Âè∑ËøõË°å‰ªøÁúüÔºåÂπ∂ÈÄöËøáUDP‰º†Ëá≥ÂºÄÂèëÂ§ÑÁêÜ  3„ÄÅÂü∫‰∫éC++ÂÆûÁé∞K-meansÁÆóÊ≥ïÂπ∂ÈÉ®ÁΩ≤Âà∞ZYNQÂºÄÂèëÊùø‰∏ä  4„ÄÅÂØπK-meansÁÆóÊ≥ïÁöÑËøõË°åÊîπËøõÔºåÊèêÂá∫ÁöÑAPG‰ºòÂåñÁÆóÊ≥ïÂú®Êõ¥Â∞ëÁöÑËø≠‰ª£Ê¨°Êï∞ÂÜÖÊî∂Êïõ  ËØ•È°πÁõÆÊàêÂäüÂÆûÁé∞‰∫ÜÈõ∑Ëææ‰ø°Âè∑ÂàÜÈÄâ‰ªªÂä°ÔºåÂπ∂Âà©Áî®ZYNQÂØπËØ•ÁÆóÊ≥ïËøõË°åÈÉ®ÁΩ≤ÂÆûÁé∞ÔºåÂáÜÁ°ÆÁéá95%„ÄÇ |
| 18 | 1 | 0 | 5 years ago | [deocmpldcv](https://github.com/uniabis/deocmpldcv)/600 | This project is a port of the 1chipMSX to DEOCM + DE0-CV including modification of OCM-PLD. |
| 18 | 5 | 0 | 1 year, 11 months ago | [Wishbone-to-I2C-bus-controller-IP-Verification](https://github.com/zli87/Wishbone-to-I2C-bus-controller-IP-Verification)/601 | ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM. |
| 18 | 16 | 0 | 11 years ago | [LEON2](https://github.com/Galland/LEON2)/602 | LEON2 SPARC CPU IP core LGPL by Gaisler Research |
| 18 | 2 | 1 | 7 years ago | [NISC](https://github.com/BillBohan/NISC)/603 | A single instruction set processor architecture |
| 18 | 5 | 0 | 1 year, 4 months ago | [openip-hdl](https://github.com/devindang/openip-hdl)/604 | Open IP in Hardware Description Language. |
| 18 | 4 | 1 | 5 years ago | [T-DLA](https://github.com/microideax/T-DLA)/605 | None |
| 18 | 7 | 1 | 1 year, 10 months ago | [SketchINT](https://github.com/SketchINT-code/SketchINT)/606 | The sourse code of SketchINT. |
| 18 | 8 | 1 | 8 years ago | [Nexys4](https://github.com/Digilent/Nexys4)/607 | None |
| 18 | 0 | 1 | 5 years ago | [seqpu](https://github.com/pepijndevos/seqpu)/608 | A bit-serial CPU |
| 18 | 8 | 0 | 7 months ago | [en_cl_fix](https://github.com/enclustra/en_cl_fix)/609 | Fixed-point math library with VHDL, Python and MATLAB support |
| 18 | 3 | 4 | 3 hours ago | [A2600Nano](https://github.com/vossstef/A2600Nano)/610 | Atari 2600 VCS core for the Tang Nano 9k Nano 20K Primer 20k Primer 25K, Mega 60k and Mega 138K Pro FPGA |
| 18 | 6 | 1 | 2 years ago | [AWSteria_Infra](https://github.com/bluespec/AWSteria_Infra)/611 | "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators) |
| 18 | 5 | 0 | 11 months ago | [AX7020_2023.1](https://github.com/alinxalinx/AX7020_2023.1)/612 | AX7020 board is widely used in security monitoring, automotive electronics, machine vision, intelligent manufacturing, video and audio acquisition and processing, medical equipment, instrumentation, smart grid and other industries. |
| 18 | 6 | 0 | 4 years ago | [MSHR-rich](https://github.com/m-asiatici/MSHR-rich)/613 | A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency-insensitive hardware accelerators with irregular memory access patterns. |
| 18 | 7 | 0 | 4 years ago | [8-bit_fpga_cpu](https://github.com/ajithcodesit/8-bit_fpga_cpu)/614 | An 8-Bit CPU implemented in an FPGA |
| 18 | 2 | 3 | 2 months ago | [one-chip-msx-kai](https://github.com/hra1129/one-chip-msx-kai)/615 | 1chipMSX„Çí„Éô„Éº„Çπ„Å®„Åó„Åü OCMÊîπ „ÅÆÈñãÁô∫„É™„Éù„Ç∏„Éà„É™„Åß„Åô |
| 18 | 3 | 0 | 1 year, 9 months ago | [Computer-Organization](https://github.com/Icydreamer/Computer-Organization)/616 | Ê≠¶Ê±âÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫Â≠¶Èô¢2023Âπ¥xxbËÄÅÂ∏àÁè≠ËÆ°ÁÆóÊú∫ÁªÑÊàê‰∏éËÆæËÆ°ËØæÁ®ãËÆæËÆ°‰ª£Á†Å |
| 18 | 57 | 0 | 9 years ago | [ORCA-risc-v](https://github.com/kammoh/ORCA-risc-v)/617 | RISC-V by VectorBlox |
| 18 | 4 | 0 | 1 year, 10 months ago | [introduction_to_vivado](https://github.com/ATaylorCEngFIET/introduction_to_vivado)/618 | None |
| 18 | 10 | 11 | 20 days ago | [MSX1_MiSTer](https://github.com/MiSTer-devel/MSX1_MiSTer)/619 | Computer MSX1 |
| 18 | 5 | 0 | 4 years ago | [Xilinx-NEXYS4_DDR-Drives-OV5640](https://github.com/YJ-Guan/Xilinx-NEXYS4_DDR-Drives-OV5640)/620 | The aiming of this project is to realize the image capture using OV5640 camera and FPGA which transmits the image signal using VGA (Video Graphic Array) standard on an LCD screen. |
| 18 | 7 | 3 | 3 years ago | [RO_PUF](https://github.com/Gabalo/RO_PUF)/621 | Ring Oscillator Physically Unclonable Funtion |
| 18 | 12 | 0 | 9 years ago | [Cameralink-LPC-FMC-Module](https://github.com/roy77/Cameralink-LPC-FMC-Module)/622 | None |
| 18 | 2 | 0 | 9 years ago | [YM2612](https://github.com/sauraen/YM2612)/623 | VHDL description and documentation of architecture and undocumented features in Yamaha YM2203 (OPN) and YM2612 (OPN2) |
| 18 | 9 | 0 | 5 years ago | [GateKeeper](https://github.com/BilkentCompGen/GateKeeper)/624 | GateKeeper: Fast Alignment Filter for DNA Short Read Mapping |
| 18 | 12 | 0 | 2 years ago | [general-cores](https://github.com/lnls-dig/general-cores)/625 | general-cores |
| 18 | 5 | 0 | 5 years ago | [probe-scope-fpga](https://github.com/probe-scope/probe-scope-fpga)/626 | FPGA Software for the Probe-Scope |
| 18 | 11 | 0 | 5 years ago | [Basys-3-GPIO](https://github.com/Digilent/Basys-3-GPIO)/627 | None |
| 18 | 5 | 0 | 7 years ago | [patmos_HLS](https://github.com/A-T-Kristensen/patmos_HLS)/628 | Hardware Accelerators (HwAs) constructed in Vivado HLS |
| 18 | 7 | 0 | 9 months ago | [SystolicArray](https://github.com/lllibano/SystolicArray)/629 | A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs. |
| 18 | 4 | 1 | 2 years ago | [CNN-for-modulation-recognition-based-on-FPGA](https://github.com/louisinhit/CNN-for-modulation-recognition-based-on-FPGA)/630 | None |
| 18 | 0 | 0 | 3 years ago | [C88](https://github.com/lexbailey/C88)/631 | C88 is Homebrew CPU that has a ram that is only 8x8 Bits in size. It'll fit on a papilio one 500k which has enough pins for all the switches you need too. |
| 18 | 5 | 0 | 4 years ago | [getting-started-FV](https://github.com/SymbioticEDA/getting-started-FV)/632 | None |
| 18 | 4 | 0 | 7 years ago | [neuron-vhdl](https://github.com/dicearr/neuron-vhdl)/633 | Implementation of a neuron and 2 neuronal networks in vhdl |
| 18 | 4 | 0 | 6 years ago | [XNOR-net-Binary-connect](https://github.com/prateek22sri/XNOR-net-Binary-connect)/634 | A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacement of vector-matrix multiplication to ‚ÄúXNOR + Popcount‚Äù operation  |
| 18 | 9 | 0 | 7 years ago | [FPGA-shared-mem](https://github.com/FelixWinterstein/FPGA-shared-mem)/635 | Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs |
| 18 | 3 | 1 | 9 years ago | [gpib](https://github.com/brouhaha/gpib)/636 | IEEE-488 (GP-IB, HP-IB) synthesizable core in VHDL |
| 17 | 6 | 0 | 1 year, 9 months ago | [T80](https://github.com/mist-devel/T80)/637 | T80 - Z80 compatible CPU core, an attempt to collect and track all fixes in one place |
| 17 | 0 | 0 | 3 years ago | [CPU](https://github.com/lcy1317/CPU)/638 | SEU COA Experimental Course CPU Simulation Code„ÄÇ‰∏úÂçóÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÁªá‰∏éÁªìÊûÑIIÂ§ß‰Ωú‰∏ö |
| 17 | 6 | 0 | 5 years ago | [efficient_checksum-offload-engine](https://github.com/hpcn-uam/efficient_checksum-offload-engine)/639 | Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream interface. |
| 17 | 5 | 0 | 15 days ago | [Wireless-Federated-Learning-with-Non-coherent-Over-the-Air-Computation](https://github.com/alphansahin/Wireless-Federated-Learning-with-Non-coherent-Over-the-Air-Computation)/640 | This respository consists of the source codes that allow one to realize over-the-air computation for federated edge learning by using Adalm Pluto SDRs. |
| 17 | 6 | 0 | 5 years ago | [ultra96_design](https://github.com/fixstars/ultra96_design)/641 | Repository of HW design and SW for Ultra96 board + MIPI board |
| 17 | 8 | 0 | a month ago | [leon3-grlib-gpl-mirror](https://github.com/TUT-ASI/leon3-grlib-gpl-mirror)/642 | Automated Git mirror of Gaisler's GRLIB/Leon3 releases |
| 17 | 1 | 0 | 9 months ago | [allo-pldi24-artifact](https://github.com/cornell-zhang/allo-pldi24-artifact)/643 | Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design" |
| 17 | 6 | 5 | 4 years ago | [rygar-fpga](https://github.com/nullobject/rygar-fpga)/644 | A FPGA core for the arcade game, Rygar (1986). |
| 17 | 5 | 0 | 4 years ago | [EthernetVideo](https://github.com/LeiWang1999/EthernetVideo)/645 | Use FPGA to Transfer Image with Gigabits Ethernet |
| 17 | 2 | 5 | 4 months ago | [openfpga-AtariLynx](https://github.com/budude2/openfpga-AtariLynx)/646 | None |
| 17 | 3 | 0 | 4 years ago | [ZXNext_Mister](https://github.com/benitoss/ZXNext_Mister)/647 | ZX Next core for Mister |
| 17 | 14 | 0 | 8 years ago | [Hardware-Neural-Network](https://github.com/sarlinpe/Hardware-Neural-Network)/648 | Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning |
| 17 | 3 | 0 | 4 years ago | [ctucanfd_ip_core](https://github.com/antmicro/ctucanfd_ip_core)/649 | CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU |
| 17 | 4 | 0 | 7 years ago | [Mips54](https://github.com/LiuChangFreeman/Mips54)/650 | None |
| 17 | 5 | 1 | 5 years ago | [Shouji](https://github.com/CMU-SAFARI/Shouji)/651 | Shouji is fast and accurate pre-alignment filter for banded sequence alignment calculation. Described in the Bioinformatics journal paper (2019) by Alser et al. at https://academic.oup.com/bioinformatics/advance-article-pdf/doi/10.1093/bioinformatics/btz234/28533771/btz234.pdf |
| 17 | 7 | 0 | 4 years ago | [MIPS-Processor-VHDL](https://github.com/cm4233/MIPS-Processor-VHDL)/652 | Emulation of a 32-bit MIPS processor on Artix-7 FPGA using VHDL. The emulated MIPS processor is tested by executing RC5 encryption and decryption algorithms. |
| 17 | 7 | 0 | 7 years ago | [srio_test](https://github.com/GOOD-Stuff/srio_test)/653 | Test SRIO connection between FPGA (Kintex-7) and DSP (C6678) |
| 17 | 8 | 0 | 6 years ago | [EM070_New-FPGA-family-for-CNN-architectures-High-Speed-Soft-Neuron-Design](https://github.com/Hossamomar/EM070_New-FPGA-family-for-CNN-architectures-High-Speed-Soft-Neuron-Design)/654 | Who doesn‚Äôt dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventional DSP and multiplier blocks? The optimized hard neuron design will allow all the software and hardware designers to create or test different deep learning network architectures, especially the convolutional neural networks (CNN), more easily and faster in comparing to any previous FPGA family in the market nowadays. The revolutionary idea about this project is to open the gate of creativity for a precise-tailored new generation of FPGA families that can solve the problems of wasting logic resources and/or unneeded buses width as in the conventional DSP blocks nowadays. The project focusing on the anchor point of the any deep learning architecture, which is to design an optimized high-speed neuron block which should replace the conventional DSP blocks to avoid the drawbacks that designers face while trying to fit the CNN architecture design to it. The design of the proposed neuron also takes the parallelism operation concept as it‚Äôs primary keystone, beside the minimization of logic elements usage to construct the proposed neuron cell. The targeted neuron design resource usage is not to exceeds 500 ALM and the expected maximum operating frequency of 834.03 MHz for each neuron. In this project, ultra-fast, adaptive, and parallel modules are designed as soft blocks using VHDL code such as parallel Multipliers-Accumulators (MACs), RELU activation function that will contribute to open a new horizon for all the FPGA designers to build their own Convolutional Neural Networks (CNN). We couldn‚Äôt stop imagining INTEL ALTERA to lead the market by converting the proposed designed CNN block and to be a part of their new FPGA architecture fabrics in a separated new Logic Family so soon. The users of such proposed CNN blocks will be amazed from the high-speed operation per seconds that it can provide to them while they are trying to design their own CNN architectures. For instance, and according to the first coding trial, the initial speed of just one MAC unit can reach 3.5 Giga Operations per Second (GOPS) and has the ability to multiply up to 4 different inputs beside a common weight value, which will lead to a revolution in the FPGA capabilities for adopting the era of deep learning algorithms especially if we take in our consideration that also the blocks can work in parallel mode which can lead to increasing the data throughput of the proposed project to about 16 Tera Operations per Second (TOPS). Finally, we believe that this proposed CNN block for FPGA is just the first step that will leave no areas for competitions with the conventional CPUs and GPUs due to the massive speed that it can provide and its flexible scalability that it can be achieved from the parallelism concept of operation of such FPGA-based CNN blocks. |
| 17 | 6 | 0 | 3 years ago | [EasyFPGA-VGA](https://github.com/fsmiamoto/EasyFPGA-VGA)/655 | An example of VGA output using the RZ-EasyFPGA A2.2 board! |
| 17 | 0 | 0 | 23 days ago | [tangerineA7_200](https://github.com/qubeck78/tangerineA7_200)/656 | RiscV based SOC for Qmtech Artix A7-200 board. Includes nekoRv: RISC-V 32 IM Zicsr core. And yes, it runs DOOM :) |
| 17 | 6 | 0 | 5 years ago | [AXI_DMA_FIFO](https://github.com/absolutezero2730/AXI_DMA_FIFO)/657 | Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA |
| 17 | 9 | 2 | 7 years ago | [PYNQ_PR_Overlay](https://github.com/AEW2015/PYNQ_PR_Overlay)/658 | Adding PR to the PYNQ Overlay |
| 17 | 5 | 0 | 6 years ago | [Z-turn-examples](https://github.com/wzab/Z-turn-examples)/659 | The repository with my simple Z-turn examples, to be used as templates for more serious project |
| 17 | 4 | 3 | 8 months ago | [Arcade-IremM92_MiSTer](https://github.com/MiSTer-devel/Arcade-IremM92_MiSTer)/660 | None |
| 17 | 5 | 3 | 1 year, 11 months ago | [TIDENet](https://github.com/coleblackman/TIDENet)/661 | TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google SkyWater PDK, OpenLANE, and Caravel. |
| 17 | 1 | 2 | 1 year, 10 months ago | [spu-mark-ii](https://github.com/ikskuh/spu-mark-ii)/662 | CPU and home computer project |
| 17 | 7 | 0 | 7 years ago | [SMSMapper](https://github.com/db-electronics/SMSMapper)/663 | Sega Master System Homebrew Flash Cart |
| 17 | 1 | 0 | 5 years ago | [synthowheel](https://github.com/emard/synthowheel)/664 | Polyphonic additive wheeltone synthesizer core |
| 17 | 3 | 7 | 2 years ago | [R32V2020](https://github.com/douggilliland/R32V2020)/665 | My 32-bit RISC CPU for smallish FPGAs |
| 17 | 6 | 0 | 3 years ago | [8b10b_VHDL](https://github.com/fransschreuder/8b10b_VHDL)/666 | An 8b10b decoder and encoder in logic in VHDL |
| 17 | 3 | 0 | 6 years ago | [Architecture-of-CPU-projects](https://github.com/MaorAssayag/Architecture-of-CPU-projects)/667 | VHDL , ModelSIM, Quartus, FPGA, Image Processing |
| 17 | 2 | 0 | 10 years ago | [myhdl_simple_uart](https://github.com/andrecp/myhdl_simple_uart)/668 | A very simple UART implementation in MyHDL |
| 17 | 3 | 0 | 7 years ago | [THU-MIPS16-CPU](https://github.com/747929791/THU-MIPS16-CPU)/669 | Tsinghua University Computer Composition Principle Experiment |
| 17 | 4 | 0 | 9 years ago | [AVR-Processor](https://github.com/agural/AVR-Processor)/670 | VHDL implementation of an AVR processor. |
| 17 | 2 | 1 | 4 years ago | [xvcSupport](https://github.com/paulscherrerinstitute/xvcSupport)/671 | None |
| 17 | 4 | 0 | 5 years ago | [RealTimeVideo](https://github.com/MaksGolub/RealTimeVideo)/672 | High-speed real time streaming video on Zybo Z7-10 |
| 17 | 0 | 0 | 1 year, 2 months ago | [EGO1-vga](https://github.com/JeremyChou28/EGO1-vga)/673 | FPGAÈ°πÁõÆÂ≠¶‰π† |
| 17 | 2 | 0 | 8 months ago | [Tethorax](https://github.com/NikosDelijohn/Tethorax)/674 | RISC V 32 bit Base ISA Implementation.  |
| 17 | 6 | 0 | 11 years ago | [lzw_verilog](https://github.com/arshadri/lzw_verilog)/675 | LZW Compressoion algorithm in verilog |
| 17 | 5 | 0 | 10 years ago | [NfcEmu](https://github.com/0xee/NfcEmu)/676 | SDR/FPGA-based NFC/RFID Emulator |
| 17 | 7 | 1 | 6 years ago | [ASP-SoC](https://github.com/ASP-SoC/ASP-SoC)/677 | Audio Signal Processing SoC |
| 17 | 5 | 0 | 10 months ago | [RISC_V_RV32I_5stage_pipeline](https://github.com/Xinyang-ZHANG/RISC_V_RV32I_5stage_pipeline)/678 | 5 stage pipeline, single cycle risc-V implementation |
| 17 | 15 | 0 | 3 years ago | [realtimeEMTP](https://github.com/dickler/realtimeEMTP)/679 | FPGA and CPU-Based power system's simulator |
| 16 | 4 | 0 | 6 years ago | [OSXA](https://github.com/aghoghoobi/OSXA)/680 | The OSXA repository contains the design files for an LPC flash addon to the original xbox video game console.  |
| 16 | 5 | 0 | 4 years ago | [hardware-sort](https://github.com/mmattioli/hardware-sort)/681 | Hardware-accelerated sorting algorithm |
| 16 | 3 | 0 | 4 years ago | [SDRAM_Controller](https://github.com/perehinik/SDRAM_Controller)/682 | Verilog SDR SDRAM controller for FPGA Xilinx and Lattice |
| 16 | 2 | 1 | 9 years ago | [keyboard-ip](https://github.com/theshadowx/keyboard-ip)/683 | PS/2 Keyboard IP written in VHDL for Xilinx FPGA |
| 16 | 17 | 0 | 8 years ago | [team_psx](https://github.com/anitazha/team_psx)/684 | 18545 Repo |
| 16 | 24 | 19 | a month ago | [firmware-hls](https://github.com/cms-L1TK/firmware-hls)/685 | HLS implementation of the tracklet pattern reco modules of the Hybrid tracking chain |
| 16 | 7 | 1 | 3 years ago | [-riscv-](https://github.com/zju-stu-lizheng/-riscv-)/686 | ÊµôÊ±üÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêriscv‚Äî‚ÄîÂÆûÈ™åÈÉ®ÂàÜÔºàvivado2020Ôºâ |
| 16 | 7 | 0 | 5 years ago | [REAPR](https://github.com/ted-xie/REAPR)/687 | REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications such as regular expressions. REAPR is currently only compatible with SDAccel-capable Xilinx FPGA boards. |
| 16 | 5 | 0 | 4 years ago | [ImpeccableCircuits](https://github.com/emsec/ImpeccableCircuits)/688 | Hardware designs for fault detection |
| 16 | 4 | 1 | 2 years ago | [vhdl-axis-uart](https://github.com/fcayci/vhdl-axis-uart)/689 | UART to AXI Stream interface written in VHDL |
| 16 | 1 | 0 | 6 months ago | [risc63](https://github.com/dominiksalvet/risc63)/690 | Custom 64-bit pipelined RISC processor |
| 16 | 7 | 0 | 1 year, 30 days ago | [4-port-Gigabit-Ethernet-Switch](https://github.com/mingyuanZang/4-port-Gigabit-Ethernet-Switch)/691 | Project in course ‚ÄúFPGA Design for Communication Systems‚Äù |
| 16 | 6 | 7 | 5 years ago | [fpgasdr](https://github.com/danupp/fpgasdr)/692 | FPGA firmware for FPGA radio baseband board. Scroll down for README. |
| 16 | 2 | 0 | 1 year, 10 months ago | [GBADVI](https://github.com/GameboxSystems/GBADVI)/693 | None |
| 16 | 2 | 3 | 8 months ago | [openFPGA-Vectrex](https://github.com/obsidian-dot-dev/openFPGA-Vectrex)/694 | Port of the Vectrex console core to Analogue Pocket |
| 16 | 1 | 0 | 4 years ago | [Minisys-1_CPU](https://github.com/zshi0616/Minisys-1_CPU)/695 | ‰∏úÂçóÂ§ßÂ≠¶-ËÆ°ÁÆóÊú∫Á≥ªÁªüÁªºÂêàËÆæËÆ° Minisys-1  |
| 16 | 10 | 2 | 2 years ago | [Zybo-Z7-20-base-linux](https://github.com/Digilent/Zybo-Z7-20-base-linux)/696 | None |
| 16 | 2 | 0 | 2 years ago | [Digital-predistortion](https://github.com/ghaziiii/Digital-predistortion)/697 | This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for Digital Upconverter, Fir filter, Asynchronous FIFO, Polynomial multiplication...  |
| 16 | 0 | 1 | 6 years ago | [k1208-cpld](https://github.com/mikestir/k1208-cpld)/698 | K1208 A1200 fastmem board CPLD logic |
| 16 | 14 | 0 | 10 years ago | [VHDL_IP-Cores](https://github.com/OpenAutomationTechnologies/VHDL_IP-Cores)/699 | None |
| 16 | 4 | 0 | 16 years ago | [zpu](https://github.com/freecores/zpu)/700 | ZPU - the worlds smallest 32 bit CPU with GCC toolchain |
| 16 | 4 | 0 | 6 years ago | [prjtrellis-dvi](https://github.com/daveshah1/prjtrellis-dvi)/701 | DVI video out example for prjtrellis |
| 16 | 1 | 0 | 2 months ago | [tube_amplifier_power_supply](https://github.com/johonkanen/tube_amplifier_power_supply)/702 | A tube guitar amplifier power supply VHDL project |
| 16 | 7 | 1 | 1 year, 9 months ago | [LMAC_CORE1](https://github.com/lewiz-support/LMAC_CORE1)/703 | LMAC Core1 - Ethernet 1G/100M/10M |
| 16 | 4 | 0 | 10 years ago | [uart-vhdl](https://github.com/tvanas/uart-vhdl)/704 | An RS232 communication controller implemented in VHDL |
| 16 | 6 | 1 | 1 year, 2 months ago | [BrightEyes-TTM](https://github.com/VicidominiLab/BrightEyes-TTM)/705 | BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed for fluorescence scanning laser microscopy. |
| 16 | 3 | 0 | 7 years ago | [GNSS-VHDL](https://github.com/ganlubbq/GNSS-VHDL)/706 | GNSS codes and signal generation for VHDL. GPS (L1 C/A, L5), Galileo (E1OS, E5). Includes Xilinx ISE testbench and wave configuration files. |
| 16 | 8 | 2 | 10 years ago | [VHDL-Project-16-bit-RISC-Processor](https://github.com/sameersondur/VHDL-Project-16-bit-RISC-Processor)/707 | Designed a RISC processor with 16 bit instruction set, 4-stage pipeline and a non-pre-emptive interrupt handler. Implemented it in VHDL and tested it by simulating in ModelSim. |
| 16 | 5 | 0 | 8 years ago | [Zynq_Project](https://github.com/snikrepmada/Zynq_Project)/708 | Zynq project to interface OV2640 camera module |
| 16 | 2 | 0 | 2 years ago | [HITSZ-miniRVCPU](https://github.com/xuanhao44/HITSZ-miniRVCPU)/709 | None |
| 16 | 2 | 0 | 4 years ago | [ComputerOrganizationCourseDesign](https://github.com/AjdeDjokovic/ComputerOrganizationCourseDesign)/710 | ÂæÆÊåá‰ª§ÂÆûÁé∞Ê®°ÂûãÊú∫ Á°¨Â∏ÉÁ∫øÂÆûÁé∞Ê®°ÂûãÊú∫.  Course design of computer composition in SDU implementation on Quartus II (Â±±‰∏úÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°) |
| 16 | 1 | 0 | 2 years ago | [ZYNQ_CNN](https://github.com/GJigar/ZYNQ_CNN)/711 | None |
| 16 | 5 | 0 | 2 years ago | [log-arithmetic](https://github.com/albertodbg/log-arithmetic)/712 | This is a repository for logarithmic Functional Units |
| 16 | 2 | 0 | 4 years ago | [FPGA-X68k-DE0CV](https://github.com/kunichiko/FPGA-X68k-DE0CV)/713 | None |
| 15 | 1 | 0 | 9 years ago | [ADC_Sigma_Delta_VHDL](https://github.com/akukulanski/ADC_Sigma_Delta_VHDL)/714 | Sigma-Delta Analog to Digital Converter in FPGA (VHDL) |
| 15 | 11 | 0 | 12 years ago | [VHDL-Mips-Pipeline-Microprocessor](https://github.com/renataghisloti/VHDL-Mips-Pipeline-Microprocessor)/715 | VHDL-Mips-Pipeline-Microprocessor |
| 15 | 9 | 0 | 18 years ago | [ofdm](https://github.com/freecores/ofdm)/716 | OFDM modem |
| 15 | 4 | 0 | 3 years ago | [FPGA_CDR_core](https://github.com/FilMarini/FPGA_CDR_core)/717 | FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz |
| 15 | 7 | 0 | 3 years ago | [Pong-FPGA](https://github.com/jeferal/Pong-FPGA)/718 | Pong game on FPGA Max 10 DE10-Lite, written in VHDL. |
| 15 | 8 | 0 | 10 months ago | [VCS-1](https://github.com/SundanceMultiprocessorTechnology/VCS-1)/719 | VCS-1 system |
| 15 | 0 | 0 | 4 years ago | [4x4-apuf](https://github.com/canaknesil/4x4-apuf)/720 | An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks |
| 15 | 7 | 0 | 4 years ago | [SEA-S7Guess](https://github.com/For-up/SEA-S7Guess)/721 | SEA-S7_gesture recognition |
| 15 | 2 | 0 | 4 years ago | [audio-dsp](https://github.com/gwbres/audio-dsp)/722 | audio DSP applications using zynq/zed boards |
| 15 | 4 | 0 | 2 years ago | [tlp-streamer-fpga](https://github.com/MikeM64/tlp-streamer-fpga)/723 | None |
| 15 | 1 | 5 | 4 years ago | [big80](https://github.com/toptensoftware/big80)/724 | FPGA Implementation of a TRS-80 Model 1 |
| 15 | 4 | 1 | 5 years ago | [LPC2LCD](https://github.com/Kekule-OXC/LPC2LCD)/725 | LCD adapter for the LPC bus of the OG xbox |
| 15 | 8 | 0 | 11 years ago | [fpga-sdr-platform](https://github.com/JacekGreniger/fpga-sdr-platform)/726 | FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013 |
| 15 | 1 | 0 | 10 years ago | [PSP-Display-Driver](https://github.com/Hyvok/PSP-Display-Driver)/727 | VHDL code for driving a playstation portable display |
| 15 | 2 | 1 | 7 years ago | [AXI4_Master](https://github.com/jackodirks/AXI4_Master)/728 | A VHDL implementation of an AXI4 Master |
| 15 | 2 | 0 | 11 months ago | [SEU_CPU-POC-Design](https://github.com/vegedoge/SEU_CPU-POC-Design)/729 | ‰∏úÂçóÂ§ßÂ≠¶‰ø°ÊÅØÂ≠¶Èô¢ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæËÆæ--Âà©Áî®VerilogÂÆûÁé∞CPUÂíåPOCÁöÑÂéüÁêÜ‰ªøÁúü | SEU computer architecture project--CPU & POC simulation with verilogHDL |
| 15 | 5 | 0 | 3 years ago | [Pynq-Accelerator](https://github.com/LeiWang1999/Pynq-Accelerator)/730 | A easy general acc. |
| 15 | 10 | 2 | a month ago | [pi8-spbstu-labs](https://github.com/Contributors-pi8/pi8-spbstu-labs)/731 | repo for group 5130904/30008 spbstu |
| 15 | 6 | 0 | 1 year, 8 months ago | [Simple-Spectrum-Analyzer](https://github.com/xiaoyunt/Simple-Spectrum-Analyzer)/732 | An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone. |
| 15 | 10 | 1 | 2 years ago | [cortex_m3_on_xc7a100t](https://github.com/whik/cortex_m3_on_xc7a100t)/733 | None |
| 15 | 2 | 29 | 3 years ago | [harsh-payload](https://github.com/andrempmattos/harsh-payload)/734 | Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation conditions. It was developed for the FloripaSat-2 CubeSat mission. |
| 15 | 2 | 0 | 6 months ago | [hVHDL_floating_point](https://github.com/hVHDL/hVHDL_floating_point)/735 | high level VHDL floating point library for synthesis in fpga |
| 15 | 3 | 2 | 3 years ago | [vunit_action](https://github.com/VUnit/vunit_action)/736 | VUnit GitHub action |
| 15 | 2 | 0 | 6 years ago | [VGA_mem_mapped](https://github.com/delhatch/VGA_mem_mapped)/737 | Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it. |
| 15 | 6 | 1 | 3 years ago | [ShEF](https://github.com/stanford-mast/ShEF)/738 | Shielded Enclaves for Cloud FPGAs |
| 15 | 4 | 0 | 10 months ago | [apple2fpga](https://github.com/emard/apple2fpga)/739 | port of Stephen A. Edwards apple2fpga to ULX3S |
| 15 | 0 | 0 | 1 year, 2 months ago | [gatemate_experiments](https://github.com/tmeissner/gatemate_experiments)/740 | Experiments with Cologne Chip's GateMate FPGA architecture |
| 15 | 2 | 0 | 4 years ago | [Frame_Difference](https://github.com/bird1and1fish/Frame_Difference)/741 | FPGAÂÆûÁé∞Âä®ÊÄÅÂõæÂÉèËØÜÂà´ |
| 15 | 3 | 0 | 1 year, 6 months ago | [Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-Kintex](https://github.com/AlexKly/Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-Kintex)/742 | Voice Activity Detector based on MFCC features and DNN model |
| 15 | 5 | 0 | 9 years ago | [FIRFilter](https://github.com/digibird1/FIRFilter)/743 | This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc filter. The coefficients can be used in the vhdl code for signal processing. |
| 15 | 4 | 0 | 8 years ago | [ipxact](https://github.com/tudortimi/ipxact)/744 | IP-XACT XML binding library |
| 15 | 7 | 0 | 8 years ago | [GBA](https://github.com/mara-kr/GBA)/745 | GameBoy Advance Zedboard Implementation |
| 15 | 14 | 0 | 9 years ago | [xapp1026](https://github.com/tmatsuya/xapp1026)/746 | LightWeight IP Application Examples for Xilinx FPGA |
| 15 | 12 | 0 | 11 years ago | [fpga-camera](https://github.com/bitflippersanonymous/fpga-camera)/747 | FPGA digital camera controller and frame capture device in VHDL |
| 15 | 1 | 0 | 8 years ago | [vhdl_verification](https://github.com/tmeissner/vhdl_verification)/748 | Examples and design pattern for VHDL verification |
| 15 | 1 | 1 | 2 years ago | [ZynqMP-ACP-Adapter](https://github.com/ikwzm/ZynqMP-ACP-Adapter)/749 | Xilinx ZynqMP AXI-ACP Adapter |
| 15 | 4 | 0 | 1 year, 11 months ago | [FPGA-DepthMap-Basys3](https://github.com/Archfx/FPGA-DepthMap-Basys3)/750 | Real Time depth map üèûÔ∏è generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions. |
| 15 | 2 | 0 | 1 year, 11 months ago | [ascon-hardware-sca](https://github.com/ascon/ascon-hardware-sca)/751 | NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks |
| 15 | 4 | 0 | 2 years ago | [hdl_string_format](https://github.com/suoto/hdl_string_format)/752 | VHDL package to provide C-like string formatting |
| 15 | 4 | 0 | 8 years ago | [VGA_1.0](https://github.com/andrewandrepowell/VGA_1.0)/753 | AXI memory-mapped VGA module originally designed for the Avent Zedboard  |
| 15 | 0 | 0 | 4 years ago | [UK101onFPGA](https://github.com/emard/UK101onFPGA)/754 | Fork of the emulator for Compukit UK101 on FPGA |
| 15 | 5 | 0 | 1 year, 10 months ago | [LWC](https://github.com/GMUCERG/LWC)/755 | Development Package for the Hardware API for Lightweight Cryptography  |
| 15 | 6 | 0 | 9 years ago | [vhdl-project](https://github.com/alessandro-montanari/vhdl-project)/756 | Implementation in VHDL of the Sobel edge detection operator |
| 15 | 10 | 1 | 4 years ago | [OpenHT](https://github.com/TonyBrewer/OpenHT)/757 | Hybrid Threading Tool Set |
| 15 | 7 | 0 | 5 years ago | [SHA-256](https://github.com/dsaves/SHA-256)/758 | An SHA-256 module implementation in VHDL.  Based on NIST FIPS 180-4. |
| 15 | 4 | 0 | 7 years ago | [Ultrasound-Beamforming-](https://github.com/abhishekgb/Ultrasound-Beamforming-)/759 | This project is basically ultrasound Beamformer prototype and FPGA is used to control all the modules of the Hardware. |
| 15 | 6 | 0 | 2 years ago | [kvcordic](https://github.com/nkkav/kvcordic)/760 | Multi-function, universal, fixed-point CORDIC |
| 15 | 2 | 0 | 6 years ago | [Xilinx-Deep-Learning-Nexys4](https://github.com/TurtleTaco/Xilinx-Deep-Learning-Nexys4)/761 | Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK |
| 15 | 3 | 0 | 6 years ago | [CPU-ARM](https://github.com/techcentaur/CPU-ARM)/762 | Design and implementation of a complete ARM based CPU. |
| 15 | 4 | 0 | 6 years ago | [fpga-usbhid-host](https://github.com/Circuit-killer/fpga-usbhid-host)/763 | FPGA state machine for minimalistic USB HID device hosting |
| 14 | 1 | 0 | 5 years ago | [DIYPOV](https://github.com/im-pro-at/DIYPOV)/764 |  One POV Display to rule them all! |
| 14 | 5 | 0 | 3 years ago | [yamp-32](https://github.com/cassuto/yamp-32)/765 | NSCSCC 2020 - Yet Another MIPS Processor |
| 14 | 5 | 0 | 4 years ago | [vhdl2verilog](https://github.com/chiselverify/vhdl2verilog)/766 | None |
| 14 | 14 | 0 | 5 years ago | [fpga_cyclone4](https://github.com/alientek-fpga/fpga_cyclone4)/767 | Ê≠£ÁÇπÂéüÂ≠êÂºÄÊãìËÄÖ&Êñ∞Ëµ∑ÁÇπFPGAÂºÄÂèëÊùø‰æãÁ®ã |
| 14 | 2 | 0 | 3 years ago | [FPGA_OTDR_Project](https://github.com/Ahmed1031/FPGA_OTDR_Project)/768 | FPGA Implementation of OTDR for analysis of fiber optic network . The memory used is ZBT Ram ( Zero Bus Turnaround) |
| 14 | 12 | 1 | 7 years ago | [OFDM_Synchronization](https://github.com/NeilJudson/OFDM_Synchronization)/769 | Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog. |
| 14 | 3 | 0 | 28 days ago | [ddApp-10](https://github.com/emreissever/ddApp-10)/770 | Beti Elektronik - ddApp -10 FPGA Uygulamalarƒ± (Eƒüitim) Seti |
| 14 | 3 | 0 | 8 years ago | [16x2-LCD-Controller-VHDL](https://github.com/Maeur1/16x2-LCD-Controller-VHDL)/771 | A little program I wrote to control the LCD on my FPGA |
| 14 | 4 | 0 | 5 years ago | [s4noc](https://github.com/t-crest/s4noc)/772 | A Statically-scheduled TDM Network-on-Chip for Real-Time Systems |
| 14 | 2 | 1 | 4 days ago | [rggen-sample-testbench](https://github.com/rggen/rggen-sample-testbench)/773 | None |
| 14 | 9 | 0 | 7 years ago | [pacedev](https://github.com/wsoltys/pacedev)/774 | Programmable Arcade Circuit Emulation |
| 14 | 3 | 0 | 6 years ago | [OSXANF](https://github.com/aghoghoobi/OSXANF)/775 | The OSXA repository contains the design files for a NOR flash addon to the original xbox video game console.  |
| 14 | 15 | 8 | 5 months ago | [bel_projects](https://github.com/GSI-CS-CO/bel_projects)/776 | GSI Timing Gateware and Tools |
| 14 | 11 | 2 | 8 months ago | [QL_MiSTer](https://github.com/MiSTer-devel/QL_MiSTer)/777 | Sinclair QL for MiSTer |
| 14 | 14 | 3 | 5 months ago | [c64](https://github.com/mist-devel/c64)/778 | C64 core |
| 14 | 1 | 0 | 1 year, 10 months ago | [F03x](https://github.com/klessydra/F03x)/779 | A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance |
| 14 | 11 | 1 | 7 years ago | [Arty-Z7-old](https://github.com/Digilent/Arty-Z7-old)/780 | Board repository for the Arty Z7 |
| 14 | 13 | 1 | 5 years ago | [cnn-fpga-rtl](https://github.com/jhrabovsky/cnn-fpga-rtl)/781 | The CNN architecture elements implemented with RTL approach in VHDL. |
| 14 | 1 | 1 | 4 years ago | [Sudoku-Solver](https://github.com/sourabh-suri/Sudoku-Solver)/782 | A brute force algorithm on hardware is used to solve a sudoku. When a valid fill is not found backtracking is done. Backtracking is repeated until last number is a valid guess i.e guess out of 1 to 9. Digital logic realised using priority encoders and multiplexers. |
| 14 | 10 | 0 | 9 years ago | [Zynq-Configuration-Controller](https://github.com/Architech-Silica/Zynq-Configuration-Controller)/783 | A configuration controller solution allowing a Zynq device to configure downstream FPGAs |
| 14 | 9 | 0 | 9 years ago | [HLS-Axi-Master-on-Microzed-with-Yocto-Linux-device-driver](https://github.com/Architech-Silica/HLS-Axi-Master-on-Microzed-with-Yocto-Linux-device-driver)/784 | Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques. |
| 14 | 3 | 3 | 3 years ago | [BIKE](https://github.com/Chair-for-Security-Engineering/BIKE)/785 | Contains HDL code for the PQC Key Encapsulation Mechanism BIKE |
| 14 | 2 | 1 | 3 years ago | [FastHomNAND](https://github.com/DHLSan/FastHomNAND)/786 | Acceleration of TFHE-based Homomorphic NAND Gate on FPGA |
| 14 | 0 | 1 | 7 years ago | [maplebus](https://github.com/ismell/maplebus)/787 | Sega Dreamcast Maplebus Transceiver |
| 14 | 5 | 0 | 8 years ago | [FPGA-LCD-Driver](https://github.com/goran-mahovlic/FPGA-LCD-Driver)/788 | FPGA LVDS LCD driver |
| 14 | 1 | 0 | 2 years ago | [harv](https://github.com/xarc/harv)/789 | HARV - HArdened Risc-V |
| 14 | 2 | 1 | 2 months ago | [hVHDL_gigabit_ethernet](https://github.com/hVHDL/hVHDL_gigabit_ethernet)/790 | VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers. |
| 14 | 2 | 1 | 4 years ago | [fx3](https://github.com/aprgl/fx3)/791 | USB interface for FPGA using a the Cypress FX3 |
| 14 | 5 | 5 | 6 years ago | [CuckooHashingHLS](https://github.com/AakashKT/CuckooHashingHLS)/792 | HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/ |
| 14 | 4 | 0 | 5 years ago | [antDev](https://github.com/Winters123/antDev)/793 | Agile Network Tester with FPGA & multi-cores |
| 14 | 0 | 0 | 2 years ago | [RGH1.2-V2-Phat](https://github.com/Octal450/RGH1.2-V2-Phat)/794 | RGH1.2 V2, Phat Version, improvements over the old one |
| 14 | 0 | 0 | 6 years ago | [zlogan](https://github.com/eltvor/zlogan)/795 | High-througput logic analyzer for FPGA |
| 14 | 3 | 0 | 7 years ago | [subleq-machine-vhdl](https://github.com/rongcuid/subleq-machine-vhdl)/796 | The final code of a two-hour challenge to simulate and implement a SUBLEQ SISC machine |
| 14 | 1 | 1 | 4 years ago | [sn76489_audio](https://github.com/dnotq/sn76489_audio)/797 | SN76489 Complex Sound Generator FPGA core. |
| 14 | 5 | 1 | 5 years ago | [xdma_dsc_byp_cltr](https://github.com/rsarwar87/xdma_dsc_byp_cltr)/798 | VHDL Bypass descriptor controller for Xilinx DMA IP  for PCIe |
| 14 | 6 | 0 | 10 years ago | [Xilinx-GPIO-Interrupt](https://github.com/Micro-Studios/Xilinx-GPIO-Interrupt)/799 | It is a GPIO interrupt example for xilinx ZYNQ FPGA.  |
| 14 | 2 | 1 | 1 year, 10 months ago | [T03x](https://github.com/klessydra/T03x)/800 | A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores  |
| 14 | 3 | 0 | 10 years ago | [myhdl-examples](https://github.com/jandecaluwe/myhdl-examples)/801 | None |
| 14 | 1 | 0 | 3 years ago | [IC-Design-Contest-ARM-CUP](https://github.com/ganyunhan/IC-Design-Contest-ARM-CUP)/802 | ÈõÜÊàêÁîµË∑ØËÆæËÆ°Â§ßËµõARMÊùØ‰ΩúÂìÅÔºåËé∑Âæó2021Âπ¥ARM‰ºÅ‰∏öÊùØ |
| 14 | 6 | 0 | 2 years ago | [EDFLOW](https://github.com/SensorsINI/EDFLOW)/803 | Vivado HLS implementation of EDFLOW IP |
| 14 | 6 | 5 | 4 years ago | [cpu](https://github.com/bit-mips/cpu)/804 | MIPS CPU |
| 14 | 2 | 0 | 2 years ago | [RGH1.2-V2-Slim](https://github.com/Octal450/RGH1.2-V2-Slim)/805 | RGH1.2 V2 Slim Version, using my new PLL point |
| 14 | 1 | 0 | 2 years ago | [TinyML-Zybo](https://github.com/Deverne-labs/TinyML-Zybo)/806 | This repository is a collection of designs invloving FPGAs and AI technologies.  |
| 14 | 11 | 0 | 9 years ago | [VGA](https://github.com/AntonZero/VGA)/807 | VGA Tutorial for DE1  |
| 14 | 15 | 0 | 4 years ago | [Hardware-Description-Languages-for-FPGA-Design](https://github.com/sudhamshu091/Hardware-Description-Languages-for-FPGA-Design)/808 | My HDL activities appear here. This is for my personal use. PPT's copyrights to University of Colorado Boulder. |
| 14 | 5 | 0 | 5 years ago | [single-cycle-cpu](https://github.com/alvarezpj/single-cycle-cpu)/809 | VHDL implementation of a 1 Hz single cycle CPU that supports recursive function calls |
| 14 | 0 | 0 | 2 years ago | [256-colors-with-VGA](https://github.com/arasgungore/256-colors-with-VGA)/810 | A VHDL-based VGA driver to display 256 different colors on a monitor. |
| 14 | 4 | 1 | 4 years ago | [ulx3s-ghdl-examples](https://github.com/kost/ulx3s-ghdl-examples)/811 | ulx3s ghdl examples |
| 14 | 2 | 0 | 4 years ago | [FPGA_TDC](https://github.com/shinde-shantanu/FPGA_TDC)/812 | Time to Digital Converter on an FPGA |
| 14 | 3 | 0 | 2 years ago | [ZPU](https://github.com/pdsmart/ZPU)/813 | ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently uses Altera Cyclone devices. |
| 14 | 4 | 0 | 6 years ago | [Pixblasters-MicroDemo](https://github.com/PixiGreen/Pixblasters-MicroDemo)/814 | Create video LED displays by RGB LED strips |
| 14 | 2 | 1 | 8 years ago | [VHDL-FIR-filters](https://github.com/BBN-Q/VHDL-FIR-filters)/815 | Synthesizable FIR filters in VHDL |
| 15 | 4 | 0 | 5 years ago | [FISC-VHDL](https://github.com/FISC-Project/FISC-VHDL)/816 | FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64 |
| 14 | 2 | 2 | 3 years ago | [NVMeCHA](https://github.com/FDU-ME-ARC/NVMeCHA)/817 | None |
| 14 | 4 | 1 | 3 years ago | [tdd-intro](https://github.com/VUnit/tdd-intro)/818 | Example of Test Driven Design with VUnit |
| 14 | 2 | 0 | 9 days ago | [tree-sitter-vhdl](https://github.com/jpt13653903/tree-sitter-vhdl)/819 | A VHDL parser for syntax highlighting. |
| 14 | 6 | 1 | 6 years ago | [ultrasonic-levitation-with-Xilinx-Zynq](https://github.com/eejlny/ultrasonic-levitation-with-Xilinx-Zynq)/820 | This github contains the Vivado project, PCB schematic and control software for levitation framework at Bristol University |
| 14 | 0 | 0 | 2 years ago | [console-supervision](https://github.com/opengateware/console-supervision)/821 | Watara Supervision Compatible Gateware IP Core |
| 14 | 4 | 0 | 2 months ago | [neorv32-examples](https://github.com/emb4fun/neorv32-examples)/822 | Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V. |
| 14 | 11 | 0 | 6 years ago | [AD9361_TX_GMSK](https://github.com/Grootzz/AD9361_TX_GMSK)/823 | A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK |
| 14 | 1 | 0 | 4 months ago | [DIP-FPGA](https://github.com/c0pperdragon/DIP-FPGA)/824 | Breakout boards for FPGAs in DIP format |
| 14 | 2 | 0 | 1 year, 3 months ago | [ECP5_PCIE_Analyzer](https://github.com/PavlenkoG/ECP5_PCIE_Analyzer)/825 | None |
| 14 | 5 | 0 | 4 years ago | [de10-nano-examples](https://github.com/nullobject/de10-nano-examples)/826 | DE10 Nano Sample Cores |
| 14 | 2 | 1 | 3 years ago | [SRCNN](https://github.com/Fivefold/SRCNN)/827 | Super Resolution Convolutional Neural Network (SRCNN) for Python/Torch, Numpy and Avnet's ZedBoard |
| 14 | 4 | 0 | a month ago | [Advanced-Noise-Cancellation-System-for-Mobile-Communication-Using-Xilinx-Spartan-3E-FPGA-and-VHDL](https://github.com/VISHNUBINDUBALACHANDRAN/Advanced-Noise-Cancellation-System-for-Mobile-Communication-Using-Xilinx-Spartan-3E-FPGA-and-VHDL)/828 | This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented on a Xilinx Spartan-3E FPGA using VHDL, it enhances speech intelligibility under challenging, noise-prone conditions through advanced, hardware-accelerated filtering algorithms. |
| 13 | 1 | 0 | 6 years ago | [I2S_sender](https://github.com/dwjbosman/I2S_sender)/829 | VHDL I2S transmitter |
| 13 | 4 | 0 | 5 years ago | [fpga19-MOMS](https://github.com/EPFL-LAP/fpga19-MOMS)/830 | None |
| 13 | 5 | 0 | a month ago | [atari_pokey](https://github.com/nmikstas/atari_pokey)/831 | Recreation of the Atari POKEY chip (work in progress) |
| 13 | 6 | 0 | 8 months ago | [SIEAV](https://github.com/umarcor/SIEAV)/832 | Co-simulation and behavioural verification with VHDL, C/C++ and Python/m |
| 13 | 2 | 0 | 1 year, 7 months ago | [DesignStartTrace](https://github.com/newaetech/DesignStartTrace)/833 | Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer. |
| 13 | 4 | 0 | 5 years ago | [RISCY](https://github.com/mongrelgem/RISCY)/834 | Simple RISC-V RV32I CPU in VHDL for use in FPGA Designs |
| 13 | 4 | 0 | 7 years ago | [Aeon-Lite](https://github.com/ILoveSpeccy/Aeon-Lite)/835 | Aeon Lite - Open Source Reconfigurable Computer |
| 13 | 5 | 2 | 12 years ago | [ethernet_mac](https://github.com/pabennett/ethernet_mac)/836 | A VHDL implementation of an Ethernet MAC |
| 13 | 1 | 0 | 2 years ago | [openStreamHDL](https://github.com/julianfl0w/openStreamHDL)/837 | VHDL Code for infrastructural blocks (designed for FPGA) |
| 13 | 6 | 0 | 4 years ago | [CPR_VHDL](https://github.com/FernandoGuiomar/CPR_VHDL)/838 | VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems |
| 13 | 0 | 0 | 8 months ago | [HFUT-MIPS-Pipline-CPU-hardware-synthetical-design-](https://github.com/GxsXuridongsheng/HFUT-MIPS-Pipline-CPU-hardware-synthetical-design-)/839 | ÂêàËÇ•Â∑•‰∏öÂ§ßÂ≠¶ËÆ°ÁßëÁ°¨‰ª∂ÁªºÂêàËÆæËÆ° MIPS‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPU |
| 13 | 0 | 0 | 2 years ago | [Super-Gameboy-Interface](https://github.com/GameboxSystems/Super-Gameboy-Interface)/840 | WIP Super Gameboy Interface with Physical Layer, Transaction Layer, Video Decoder, Tile Decode, and Map/Palette Decoder |
| 13 | 5 | 0 | 3 years ago | [OCOWFC](https://github.com/yhqiu16/OCOWFC)/841 | Open-Channel Open-Way Flash Controller |
| 13 | 3 | 0 | 4 years ago | [erbium](https://github.com/fpgasystems/erbium)/842 | Business Rule Engine Hardware Accelerator |
| 13 | 10 | 0 | 6 years ago | [AX7103](https://github.com/alinxalinx/AX7103)/843 | None |
| 13 | 3 | 2 | 8 years ago | [aes-fpga](https://github.com/parthpower/aes-fpga)/844 | AES implementation on FPGA  |
| 13 | 1 | 0 | 2 years ago | [DSP_with_FPGAs_ed3](https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed3)/845 | DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8 |
| 13 | 3 | 0 | 1 year, 8 months ago | [Signal-Generator-Nexy4](https://github.com/UniqueMR/Signal-Generator-Nexy4)/846 | Signal generator designed with Nexy4 FPGA |
| 13 | 8 | 0 | 7 months ago | [zxuno](https://github.com/spark2k06/zxuno)/847 | None |
| 13 | 2 | 0 | 5 years ago | [PIC16C6XX](https://github.com/Ernegien/PIC16C6XX)/848 | Original Xbox SMC Power Glitching Attack (WIP) |
| 13 | 3 | 0 | 7 years ago | [uCPUvhdl](https://github.com/reed-foster/uCPUvhdl)/849 | An 8-bit soft processor in VHDL |
| 13 | 13 | 2 | 4 years ago | [Arcade-Arkanoid_MISTer](https://github.com/Ace9921/Arcade-Arkanoid_MISTer)/850 | None |
| 13 | 1 | 0 | 9 years ago | [siphash](https://github.com/pemb/siphash)/851 | A VHDL implementation of SipHash |
| 13 | 8 | 0 | 9 years ago | [minispartan6](https://github.com/ultraembedded/minispartan6)/852 | Projects for the Scarab Minispartan6+ FPGA board |
| 13 | 2 | 2 | 2 years ago | [ss](https://github.com/Grabulosaure/ss)/853 | SparcStation |
| 13 | 0 | 1 | 8 years ago | [vertcl](https://github.com/kevinpt/vertcl)/854 | VHDL Tcl interpreter |
| 13 | 0 | 0 | 5 years ago | [PingPongGame_CAD_VGA](https://github.com/avestura/PingPongGame_CAD_VGA)/855 | üèì A Ping Pong game written in VHDL with VGA support |
| 13 | 8 | 0 | 5 years ago | [Zedboard-DMA](https://github.com/Digilent/Zedboard-DMA)/856 | None |
| 13 | 4 | 1 | 2 years ago | [CoreAmstrad](https://github.com/renaudhelias/CoreAmstrad)/857 | CoreAmstrad source code, a physical clone of Amstrad from JavaCPC Markus's emulator, currently running on a final FPGA end-user platform : MiST-board. |
| 13 | 8 | 0 | 4 years ago | [Binocular-Stereo-Vision-PYNQ](https://github.com/marshmallow911/Binocular-Stereo-Vision-PYNQ)/858 | None |
| 13 | 2 | 1 | 3 years ago | [Brutzelkarte_FPGA](https://github.com/jago85/Brutzelkarte_FPGA)/859 | The Brutzelkarte FPGA description code in VHDL |
| 13 | 4 | 0 | 3 years ago | [fiate](https://github.com/byuccl/fiate)/860 | Fault Injection Automatic Test Equipment |
| 13 | 3 | 2 | 2 years ago | [fpga_agc](https://github.com/rzinkstok/fpga_agc)/861 | FPGA implementation of the Apollo Guidance Computer |
| 13 | 4 | 0 | 3 years ago | [CrowdSupplyWorkShop1](https://github.com/ATaylorCEngFIET/CrowdSupplyWorkShop1)/862 | None |
| 13 | 2 | 0 | 8 years ago | [1802-pico-basic](https://github.com/Steve-Teal/1802-pico-basic)/863 | VHDL 1802 Core with TinyBASIC for the Lattice MachXO2 Pico board |
| 13 | 11 | 10 | 3 years ago | [galapagos](https://github.com/UofT-HPRC/galapagos)/864 | None |
| 13 | 3 | 0 | 6 years ago | [Nexys-A7-100T-GPIO](https://github.com/Digilent/Nexys-A7-100T-GPIO)/865 | None |
| 13 | 1 | 0 | 1 year, 1 month ago | [fix-tcpip-project](https://github.com/PremRL/fix-tcpip-project)/866 | Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.  |
| 13 | 5 | 0 | 5 years ago | [cmips](https://github.com/rhexsel/cmips)/867 | All things related to cMIPS, a synthesizable VHDL model for the 5-stage pipeline, MIPS32r2 core. |
| 13 | 3 | 0 | 8 years ago | [ws2812b-vhdl](https://github.com/m42uko/ws2812b-vhdl)/868 | A controller for the WorldSemi WS2812B RGB LEDs written in plain VHDL. |
| 13 | 5 | 1 | 6 years ago | [capi-streaming-framework](https://github.com/mbrobbel/capi-streaming-framework)/869 | AFU framework for streaming applications with CAPI. |
| 13 | 2 | 0 | 7 years ago | [gimli](https://github.com/jedisct1/gimli)/870 | Reference implementations of the GIMLI permutation |
| 13 | 6 | 0 | 9 years ago | [fpga-led-matrix](https://github.com/ncortot/fpga-led-matrix)/871 | HDMI decoder and LED matrix controller on a Spartan-6 FPGA |
| 13 | 4 | 1 | 9 months ago | [vextproj](https://github.com/wzab/vextproj)/872 | VEXTPROJ - the version control friendly system for creation of Vivado projects |
| 13 | 0 | 0 | 11 years ago | [xentral](https://github.com/drxzcl/xentral)/873 | XENTRAL is a simple Harvard Architecture CPU. |
| 13 | 2 | 1 | 5 years ago | [Tiffany](https://github.com/bradleyeckert/Tiffany)/874 | A scalable MachineForth for PCs, MCUs and FPGAs. |
| 13 | 11 | 0 | 5 years ago | [UniversalPPU](https://github.com/Redherring32/UniversalPPU)/875 | An FPGA replacement for the graphics chip used in the NES and related systems |
| 13 | 1 | 0 | 6 years ago | [8_bit_cpu](https://github.com/HellooYing/8_bit_cpu)/876 | ALINX ALTERA FPGAÈªëÈáëÂºÄÂèëÂ≠¶‰π†Êùø CYCLONE IV Êï∞ÁîµËØæËÆæÂÖ´‰ΩçÊ®°ÂûãÊú∫ |
| 13 | 7 | 0 | 6 years ago | [XilinxIP](https://github.com/KutuSystems/XilinxIP)/877 | Xilinx IP repository |
| 13 | 3 | 0 | 4 years ago | [CycloneV_UnAmiga_v2](https://github.com/benitoss/CycloneV_UnAmiga_v2)/878 | Cyclone V FPGA board for UnAmiga project with new addon 6 Buttons Megadrive Joystick |
| 13 | 6 | 0 | 4 years ago | [FieldOrientedControl](https://github.com/RayDMR/FieldOrientedControl)/879 | FOC in FPGA implementation using MATLAB Simulink VDH code generation |
| 13 | 1 | 0 | 6 years ago | [AnalogCPU](https://github.com/whoisnian/AnalogCPU)/880 | 8‰ΩçÊ®°ÂûãÊú∫ÔºàÊï∞Â≠óÁîµÂ≠êËØæÁ®ãËÆæËÆ°Ôºâ |
| 13 | 9 | 0 | 9 years ago | [wavelet-image-compression](https://github.com/isovic/wavelet-image-compression)/881 | Simple FPGA-based Wavelet Image Compression |
| 13 | 6 | 1 | 2 years ago | [zynq_z7lite_training](https://github.com/vanbwodonk/zynq_z7lite_training)/882 | zynq 7000 series training, with z7-lite board  |
| 13 | 6 | 0 | 6 years ago | [snickerdoodle-hls-data-mover](https://github.com/krtkl/snickerdoodle-hls-data-mover)/883 | A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S defaults to 8 bits and AXI-MM to 64 bits) |
| 13 | 1 | 0 | 4 years ago | [SEU-POC_and_CPU](https://github.com/Sciroccogti/SEU-POC_and_CPU)/884 | ‰∏úÂçóÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÁªá‰∏éÁªìÊûÑ‚Ö°Â§ß‰Ωú‰∏ö |
| 13 | 4 | 11 | 3 months ago | [zxuno4mega65](https://github.com/sy2002/zxuno4mega65)/885 | ZX-Uno port for MEGA65 delivering a fully fledged ZX Spectrum 48k and 128k |
| 13 | 9 | 0 | 10 years ago | [SpaceWireRouterIP_6PortVersion](https://github.com/shimafujigit/SpaceWireRouterIP_6PortVersion)/886 | None |
| 13 | 4 | 1 | 4 years ago | [SP701_Imaging_Vivado](https://github.com/ATaylorCEngFIET/SP701_Imaging_Vivado)/887 | Vivado project for the SP701 Imaging application project |
| 13 | 7 | 0 | 10 years ago | [aeshw](https://github.com/szanni/aeshw)/888 | None |
| 13 | 4 | 0 | 7 years ago | [XVC_PCIe_KCU105_PR](https://github.com/SanjayRai/XVC_PCIe_KCU105_PR)/889 | ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example. |
| 13 | 1 | 0 | 5 years ago | [naiverouter](https://github.com/jiegec/naiverouter)/890 | A router IP written in Verilog. |
| 13 | 11 | 4 | 9 months ago | [AtariLynx_MiSTer](https://github.com/MiSTer-devel/AtariLynx_MiSTer)/891 | None |
| 12 | 2 | 0 | 7 years ago | [Rotary-encoder-VHDL-design](https://github.com/Yourigh/Rotary-encoder-VHDL-design)/892 | VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface. |
| 12 | 2 | 0 | 9 years ago | [zx-ula-wxeda](https://github.com/andykarpov/zx-ula-wxeda)/893 | ZX Spectrum 48k with ULAPlus |
| 12 | 0 | 0 | 4 months ago | [IIsiFPGA](https://github.com/MelkhiorVintageComputing/IIsiFPGA)/894 | Stuff to put a FPGA in a Macintosh IIsi |
| 12 | 3 | 0 | 6 years ago | [Amiga600GALFirmware](https://github.com/fdivitto/Amiga600GALFirmware)/895 | Amiga 600 with Gayle 1: VHDL implementation of PAL16L8B (XU1) with Lattice GAL16V8 |
| 12 | 2 | 0 | 4 years ago | [16x16-bit-Dada-multiplication](https://github.com/sourabh-suri/16x16-bit-Dada-multiplication)/896 | Design a Dadda multiplier for unsigned 16x16 bit multiplication with a Brent Kung adder for the final addition in synthesizable VHDL. |
| 12 | 0 | 0 | 2 years ago | [arcade-pooyan](https://github.com/opengateware/arcade-pooyan)/897 | Konami Pooyan Compatible Gateware IP Core |
| 12 | 1 | 2 | 4 years ago | [zedboard_image_processing_pipeline](https://github.com/ugoleone/zedboard_image_processing_pipeline)/898 | FPGA based image processing pipeline using zedboard, able to accelerate openCV functions |
| 12 | 5 | 1 | 6 years ago | [Nexys-4-DDR-GPIO](https://github.com/Digilent/Nexys-4-DDR-GPIO)/899 | None |
| 12 | 0 | 0 | 6 years ago | [adc_configurator](https://github.com/hukenovs/adc_configurator)/900 | ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on) |
| 12 | 3 | 0 | 4 years ago | [Logic_Analyzer_FPGA_Config](https://github.com/perehinik/Logic_Analyzer_FPGA_Config)/901 | Vivado project for Xilinx Artix FPGA, used in logic analyzer |
| 12 | 12 | 2 | 8 months ago | [apple2efpga](https://github.com/gyurco/apple2efpga)/902 | FPGA implementation of an Apple//e (enhanced) |
| 12 | 5 | 0 | 7 years ago | [ZYBO_IoT_Vivado](https://github.com/iwatake2222/ZYBO_IoT_Vivado)/903 | This is a Vivado project to create an IoT device with ZYBO (Zynq). |
| 12 | 11 | 6 | 2 years ago | [dsp-cores](https://github.com/lnls-dig/dsp-cores)/904 | Repository containing the DSP gateware cores |
| 12 | 5 | 0 | 9 months ago | [AX7Z035B_2023.1](https://github.com/alinxalinx/AX7Z035B_2023.1)/905 | The AX7Z035B board is suitable for PCIe, video image processing, fiber/Ethernet communication, etc. |
| 12 | 2 | 0 | 5 years ago | [ultrasonic-sensor](https://github.com/santifs/ultrasonic-sensor)/906 | Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs. |
| 12 | 7 | 0 | 8 years ago | [Polar-Codes-Hardware-VHDL](https://github.com/Spartak0s/Polar-Codes-Hardware-VHDL)/907 | Polar Codes Implementation on Vhdl |
| 12 | 5 | 0 | 16 years ago | [fpu_double](https://github.com/freecores/fpu_double)/908 | FPU Double VHDL |
| 12 | 0 | 0 | 5 months ago | [Innervator](https://github.com/Thraetaona/Innervator)/909 | Innervator: Hardware Acceleration for Neural Networks |
| 12 | 5 | 0 | 11 months ago | [proteus](https://github.com/florianhirner/proteus)/910 | None |
| 12 | 6 | 0 | 9 years ago | [CCD_Cam](https://github.com/AntonZero/CCD_Cam)/911 | Cam interface to FPGA using ADV7180 |
| 12 | 5 | 15 | 11 days ago | [bfasst](https://github.com/byuccl/bfasst)/912 | Tools for FPGA Assurance Flows |
| 12 | 6 | 1 | a day ago | [Polaris](https://github.com/ByeBeihai/Polaris)/913 | RISC-V SIMD Superscalar Dual-Issue Processor |
| 12 | 4 | 2 | 9 years ago | [oram_fpga](https://github.com/kwonalbert/oram_fpga)/914 | FPGA related files for ORAM |
| 12 | 8 | 3 | 7 years ago | [Zybo-hdmi-in](https://github.com/Digilent/Zybo-hdmi-in)/915 | None |
| 12 | 7 | 10 | 8 months ago | [CoCo3_MiSTer](https://github.com/MiSTer-devel/CoCo3_MiSTer)/916 | CoCo3FPGA port to MiSTer |
| 12 | 18 | 5 | 3 months ago | [Arcade-Tecmo_MiSTer](https://github.com/MiSTer-devel/Arcade-Tecmo_MiSTer)/917 | MiSTer arcade core for Tecmo arcade classics: Rygar (1986), Gemini Wing (1987), and Silkworm (1988). |
| 12 | 0 | 0 | 4 years ago | [Cache](https://github.com/FanQinFred/Cache)/918 | ÈáçÂ∫ÜÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫Â≠¶Èô¢2018Á∫ßËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑcacheËÆæËÆ° |
| 12 | 3 | 0 | 3 years ago | [DVBS2](https://github.com/Wardo82/DVBS2)/919 | MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1 |
| 12 | 2 | 1 | 7 years ago | [argh2600](https://github.com/elpuri/argh2600)/920 | VHDL implementation of an Atari 2600 |
| 12 | 2 | 1 | 12 years ago | [fp68060](https://github.com/amigabill/fp68060)/921 | PCB to plug FPGA softcore CPU into 68060 microprocessor socket |
| 12 | 1 | 0 | 11 months ago | [vhdllib](https://github.com/sinkswim/vhdllib)/922 | My own VHDL components library.  Anything from a flip flop to an ALU. |
| 12 | 12 | 0 | 7 years ago | [WM8731-Audio-codec-on-DE10Standard-FPGA-board](https://github.com/AntonZero/WM8731-Audio-codec-on-DE10Standard-FPGA-board)/923 | None |
| 12 | 7 | 0 | 4 years ago | [UCAS-CS](https://github.com/Hambaobao/UCAS-CS)/924 | Undergraduate 2017-2021 |
| 12 | 4 | 1 | 10 months ago | [AX7010_2023.1](https://github.com/alinxalinx/AX7010_2023.1)/925 | AX7010 board is widely used in security monitoring, automotive electronics, machine vision, intelligent manufacturing, video and audio acquisition and processing, medical equipment, instrumentation, smart grid and other industries. |
| 12 | 3 | 0 | 7 years ago | [digitale-synthese](https://github.com/DylanVanAssche/digitale-synthese)/926 | DSSS Wireless transmit-receive system in VHDL |
| 12 | 2 | 0 | 6 months ago | [REX_Classic](https://github.com/bkw777/REX_Classic)/927 | REX for TRS-80 Model 100, 102, 200 |
| 12 | 3 | 2 | 6 years ago | [reVISION-Zybo-Z7-20](https://github.com/Digilent/reVISION-Zybo-Z7-20)/928 | None |
| 12 | 0 | 0 | 10 months ago | [openFPGA-MarioBros](https://github.com/obsidian-dot-dev/openFPGA-MarioBros)/929 | None |
| 12 | 3 | 0 | 7 years ago | [Arty-Pmod-VGA](https://github.com/Digilent/Arty-Pmod-VGA)/930 | None |
| 12 | 1 | 0 | 1 year, 8 months ago | [SUSTech-EE332-Digital-System-Designing-Laboratory](https://github.com/Gralerfics/SUSTech-EE332-Digital-System-Designing-Laboratory)/931 | Experiment reports for Digital System Designing. |
| 12 | 6 | 2 | 9 years ago | [riffa](https://github.com/farhanrahman/riffa)/932 | RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This project utilises the RIFFA framework to define an interface to interact with a user's IP core on the FPGA to send and receive data to and from the PC. This particular project is being developed under Imperial College London. |
| 12 | 2 | 0 | 4 years ago | [hashpipe](https://github.com/thinkski/hashpipe)/933 | SHA-256 hashing engine implemented as a systolic pipeline |
| 12 | 5 | 0 | 5 years ago | [FPGA-video-scaler](https://github.com/thoste/FPGA-video-scaler)/934 | FPGA video scaler running on Intel Arria 10 |
| 12 | 1 | 1 | 9 years ago | [UART](https://github.com/Domipheus/UART)/935 | Simple UART implementation in VHDL |
| 12 | 8 | 5 | 7 months ago | [aws-fpga-firesim](https://github.com/firesim/aws-fpga-firesim)/936 | AWS Shell for FireSim |
| 12 | 3 | 0 | 3 years ago | [VHDL-Communications](https://github.com/zerebos/VHDL-Communications)/937 | Example code showing different communications such as TTL, SPI and I2C. |
| 12 | 3 | 0 | 12 years ago | [fpga-midi-synth](https://github.com/rene-dev/fpga-midi-synth)/938 | MIDI synthesizer written in VHDL |
| 12 | 0 | 1 | 7 years ago | [mips-cpu](https://github.com/fkd19/mips-cpu)/939 | None |
| 12 | 12 | 0 | 7 years ago | [SDSoC-platforms](https://github.com/Digilent/SDSoC-platforms)/940 | SDSoC platforms for Digilent Zynq boards |
| 12 | 11 | 10 | 9 months ago | [WonderSwan_MiSTer](https://github.com/MiSTer-devel/WonderSwan_MiSTer)/941 | WonderSwan Color for MiSTer |
| 12 | 1 | 4 | 9 years ago | [tis100cpu](https://github.com/jdryg/tis100cpu)/942 | TIS-100 CPU in VHDL |
| 12 | 6 | 1 | 4 years ago | [Zybo-Linux](https://github.com/Kampi/Zybo-Linux)/943 | A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary to run your own embedded Linux on your ZYBO here. |
| 12 | 3 | 0 | 2 years ago | [tangnano9k-vectrex](https://github.com/ryomuk/tangnano9k-vectrex)/944 | Tang Nano 9K top level module for vectrex |
| 12 | 3 | 0 | 3 years ago | [adpll-vhdl](https://github.com/wwagner33/adpll-vhdl)/945 | All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmable Gate Array (FPGA). The code is for the Intel/Altera Cyclone V FPGA. |
| 12 | 1 | 0 | 2 years ago | [vhdl_ghdl_examples](https://github.com/JulyWitch/vhdl_ghdl_examples)/946 | Simple VHDL examples using ghdl as compiler and wave generating |
| 12 | 2 | 0 | 10 years ago | [wishbone](https://github.com/boschmitt/wishbone)/947 | VHDL Implementation |
| 12 | 11 | 1 | 8 years ago | [zycap](https://github.com/warclab/zycap)/948 | Zynq PR Management |
| 12 | 1 | 0 | a month ago | [VIC20Nano](https://github.com/vossstef/VIC20Nano)/949 | Commodore VIC20 core for the Tang Nano 9k Nano 20k Primer 20k Primer 25k Mega 60k Mega138k Pro FPGA |
| 12 | 0 | 0 | 4 years ago | [prjct_ComputerArchitecture](https://github.com/barryZZJ/prjct_ComputerArchitecture)/950 | ËÆ°ÁÆóÊú∫Á≥ªÁªüÁªìÊûÑÂÆûÈ™å |
| 12 | 8 | 0 | 9 years ago | [miniOV7670](https://github.com/ahmadabbas55/miniOV7670)/951 | Interfacing OV7670 Camera module to miniSpartan6+ |
| 12 | 5 | 1 | 5 years ago | [sdr4](https://github.com/gabriel-tenma-white/sdr4)/952 | AD9363 + XC6SLX9 board |
| 12 | 2 | 0 | 6 years ago | [iir-audio-filter-fpga](https://github.com/gabrielebaris/iir-audio-filter-fpga)/953 | Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA |
| 12 | 1 | 0 | 4 years ago | [MO_MiSTer](https://github.com/Grabulosaure/MO_MiSTer)/954 | None |
| 12 | 0 | 0 | 4 years ago | [SCAU_8BitCPU](https://github.com/liuyue-feilengxue/SCAU_8BitCPU)/955 | ÂçéÂçóÂÜú‰∏öÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæ8‰ΩçcpuÂÆûÈ™å |
| 12 | 2 | 1 | 5 years ago | [hdmi-led](https://github.com/byronxu99/hdmi-led)/956 | FPGA-based LED array driver using HDMI video input |
| 12 | 3 | 0 | 8 months ago | [VGA](https://github.com/zatimof/VGA)/957 | VGA videocard for microcontrollers. VGA –≤–∏–¥–µ–æ–∫–∞—Ä—Ç–∞ –¥–ª—è –º–∏–∫—Ä–æ–∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä–∞. |
| 12 | 0 | 0 | 8 months ago | [E203_CNN_Genesys2](https://github.com/huangxc6/E203_CNN_Genesys2)/958 | Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit. |
| 12 | 2 | 0 | 6 months ago | [SoundBlaster-Full-Emu](https://github.com/598895191/SoundBlaster-Full-Emu)/959 | SoundBlaster - Full Emu Firmware FREE |
| 12 | 6 | 0 | 8 years ago | [vhdl2008c](https://github.com/peteut/vhdl2008c)/960 | VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl |
| 12 | 1 | 0 | 4 days ago | [pcileech-cfw](https://github.com/ret2c/pcileech-cfw)/961 | CFW for DMA research |
| 12 | 3 | 0 | 2 years ago | [Image-Conv-VHDL](https://github.com/areberoto/Image-Conv-VHDL)/962 | Implementation of a 2D Convolution Filter using VHDL for FPGAs. |
| 12 | 2 | 1 | 6 years ago | [CPU-Adelie](https://github.com/Adelie-project/CPU-Adelie)/963 | None |
| 12 | 3 | 0 | 5 years ago | [DCNN-Accelerator](https://github.com/Kareem-Emad/DCNN-Accelerator)/964 | Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.  |
| 12 | 6 | 1 | 8 years ago | [hdmi-audio](https://github.com/fintros/hdmi-audio)/965 | HDMI Audio/Video signal generation for HW emulators of retro comuters |
| 12 | 6 | 0 | 7 years ago | [VHDL](https://github.com/fabiopjve/VHDL)/966 | Some VHDL code |
| 12 | 6 | 0 | 5 years ago | [COD-Resources-2017](https://github.com/ustc-cs/COD-Resources-2017)/967 | ‰∏≠ÁßëÂ§ß 2017 Á∫ßÊï∞Â≠óÁîµË∑ØÂÆûÈ™å/ÁªÑÊàêÂéüÁêÜÂÆûÈ™åÁöÑÂêåÂ≠¶ÁªèÈ™åÂíåËµÑÊñôÂàÜ‰∫´ |
| 12 | 1 | 0 | 3 years ago | [nobugCPU](https://github.com/xqmmcqs/nobugCPU)/968 | BUPTËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°‚Äî‚ÄîÁ°¨ËøûÁ∫øÊéßÂà∂Âô®ËÆæËÆ° |
| 12 | 9 | 0 | 14 years ago | [udp_ip__core](https://github.com/freecores/udp_ip__core)/969 | UDP/IP Core |
| 12 | 3 | 0 | 6 years ago | [ip_cores](https://github.com/Bucknalla/ip_cores)/970 | Verilog IP Cores & Tests |
| 11 | 7 | 1 | 4 years ago | [vhdl](https://github.com/texane/vhdl)/971 | vhdl related contents |
| 11 | 0 | 1 | 3 years ago | [t80](https://github.com/EisernSchild/t80)/972 | Configurable cpu core that supports Z80, 8080 and gameboy instruction sets. |
| 11 | 2 | 0 | 15 years ago | [Pong](https://github.com/GarstgerUnhold/Pong)/973 | Pong for Spartan3 FPGA-Board written in VHDL |
| 11 | 1 | 0 | 3 years ago | [RISC-V-CPU](https://github.com/RegiaYoung/RISC-V-CPU)/974 | ËÆ∞ÂΩï‰∏Ä‰∏ãÂ§èÂ≠£Â≠¶ÊúüËÆ°ÁÆóÊú∫ËÆæËÆ°‰∏éÂÆûË∑µËØæ‰∏äÂÜôÁöÑRISC-VÂçïÂë®ÊúüCPUÂíåRISC-V‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPU |
| 11 | 4 | 6 | 4 days ago | [cheby](https://github.com/tgingold-cern/cheby)/975 | None |
| 11 | 2 | 0 | 4 years ago | [PDP-11](https://github.com/Moodrammer/PDP-11)/976 | :computer: Simulation for the architecture of a processor inspired by the ideas of PDP-11 processor |
| 11 | 4 | 0 | 2 years ago | [HCMUT_DD_Lab](https://github.com/NTP17/HCMUT_DD_Lab)/977 | My attempts at all assignments from HCMUT's Digital Design Laboratory course (EE2420) this year (K20) |
| 11 | 5 | 0 | 2 years ago | [ira](https://github.com/aicodix/ira)/978 | SISO vector decoder for IRA-LDPC codes in VHDL |
| 11 | 1 | 0 | 4 years ago | [RISC-V-Single-Cycle-uP](https://github.com/Charlie5DH/RISC-V-Single-Cycle-uP)/979 | Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture |
| 11 | 2 | 0 | 2 years ago | [VexRiscv_Ultra96](https://github.com/lp6m/VexRiscv_Ultra96)/980 | Implementation VexRiscv on ultra96 |
| 11 | 2 | 0 | 7 years ago | [FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm](https://github.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm)/981 | HW and SW based implementation of Canny Edge Detection Algorithm. |
| 11 | 4 | 0 | 7 years ago | [ADC_LCD_FPGA](https://github.com/jaspreetsingh009/ADC_LCD_FPGA)/982 | ADC & LCD Interfacing using Verilog & VHDL |
| 11 | 4 | 1 | 8 years ago | [ece5775-final](https://github.com/shivarajagopal/ece5775-final)/983 | Voice Recognition using FPGA-Based Neural Networks |
| 11 | 5 | 0 | 8 years ago | [pre-mipsfpga](https://github.com/MIPSfpga/pre-mipsfpga)/984 | Various Verilog examples to gain knowledge and basic skills before working with MIPSfpga |
| 11 | 13 | 1 | 6 years ago | [aws-fpga-miner](https://github.com/fpga-guide/aws-fpga-miner)/985 | None |
| 11 | 5 | 0 | 7 years ago | [SECURE_HASH](https://github.com/ikwzm/SECURE_HASH)/986 | SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera). |
| 11 | 0 | 0 | 4 years ago | [32-bit-Brent-Kung-architecture](https://github.com/sourabh-suri/32-bit-Brent-Kung-architecture)/987 | Brent Kung architecture for adding 32 bit operands. |
| 11 | 6 | 2 | 7 years ago | [Nexys-4-OOB](https://github.com/Digilent/Nexys-4-OOB)/988 | None |
| 11 | 4 | 0 | 12 years ago | [fpgasynth](https://github.com/ksnieck/fpgasynth)/989 | VHDL for an FPGA based MIDI music synthesizer |
| 11 | 1 | 0 | 1 year, 5 months ago | [ncomputing-l130](https://github.com/gzalo/ncomputing-l130)/990 | Ncomputing L130 PCB reverse engineering |
| 11 | 1 | 0 | 2 years ago | [PipelinedRiskProcessor](https://github.com/HalaHamdi/PipelinedRiskProcessor)/991 | This is a 5 staged Pipelined risk microprocessor ,implemented in VHDL language.   |
| 11 | 2 | 0 | 3 years ago | [imagesensor_system](https://github.com/Kopei/imagesensor_system)/992 | This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data readout etc. The code is written in VHDL. |
| 11 | 8 | 1 | 2 years ago | [Silicon_Peasant](https://github.com/NingHeChuan/Silicon_Peasant)/993 | None |
| 11 | 0 | 0 | 1 year, 7 months ago | [Piano-Block-Game](https://github.com/DOODL-GIRL/Piano-Block-Game)/994 | Âü∫‰∫éVerilogÁöÑÈí¢Áê¥ÂùóÂ∞èÊ∏∏ÊàèÔºàÂêåÊµéÂ§ßÂ≠¶20Á∫ßËÆ°ÁßëÊï∞Â≠óÈÄªËæëÁªºÂêàÂ§ß‰Ωú‰∏öÔºâ |
| 11 | 5 | 0 | 7 years ago | [ImageCaptureSystem](https://github.com/Wissance/ImageCaptureSystem)/995 | A Xilinx IP Core and App for line scanner image capture and store |
| 11 | 4 | 0 | 6 years ago | [Cmod-A7-35T-GPIO](https://github.com/Digilent/Cmod-A7-35T-GPIO)/996 | None |
| 11 | 1 | 0 | 1 year, 9 months ago | [EBAZ4205_SDR_HDMI_PS2](https://github.com/guido57/EBAZ4205_SDR_HDMI_PS2)/997 | Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board |
| 11 | 2 | 3 | 2 years ago | [openFPGA-RadarScope](https://github.com/ericlewis/openFPGA-RadarScope)/998 | Nintendo's Radar Scope released in 1980. |
| 11 | 0 | 0 | 11 months ago | [openFPGA-DonkeyKongJunior](https://github.com/obsidian-dot-dev/openFPGA-DonkeyKongJunior)/999 | None |
| 11 | 1 | 0 | 7 years ago | [Team-SDK-545](https://github.com/kkudrolli/Team-SDK-545)/1000 | An FPGA design project by Kais Kudrolli, Sohil Shah, and DongJoon Park for 18-545 at Carnegie Mellon University. |