# Full-Adder-using-half-adders
A Verilog program for design of full adder using  half adder.
