--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
leftButton  |    3.571(R)|      SLOW  |   -1.445(R)|      FAST  |Clk_BUFGP         |   0.000|
rightButton |    4.663(R)|      SLOW  |   -1.058(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Blue<0>     |        25.699(R)|      SLOW  |         5.234(R)|      FAST  |Clk_BUFGP         |   0.000|
Blue<1>     |        23.335(R)|      SLOW  |         5.155(R)|      FAST  |Clk_BUFGP         |   0.000|
Green<0>    |        25.372(R)|      SLOW  |         4.969(R)|      FAST  |Clk_BUFGP         |   0.000|
Green<1>    |        25.750(R)|      SLOW  |         5.131(R)|      FAST  |Clk_BUFGP         |   0.000|
Green<2>    |        27.687(R)|      SLOW  |         5.670(R)|      FAST  |Clk_BUFGP         |   0.000|
Hsync       |         9.345(R)|      SLOW  |         4.866(R)|      FAST  |Clk_BUFGP         |   0.000|
Red<0>      |        26.151(R)|      SLOW  |         4.953(R)|      FAST  |Clk_BUFGP         |   0.000|
Red<1>      |        23.686(R)|      SLOW  |         5.157(R)|      FAST  |Clk_BUFGP         |   0.000|
Red<2>      |        26.531(R)|      SLOW  |         5.129(R)|      FAST  |Clk_BUFGP         |   0.000|
Vsync       |         9.922(R)|      SLOW  |         4.693(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock Rst to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Blue<0>     |        15.078(F)|      SLOW  |         7.259(F)|      FAST  |Rst_IBUF_BUFG     |   0.000|
Blue<1>     |        14.979(F)|      SLOW  |         7.234(F)|      FAST  |Rst_IBUF_BUFG     |   0.000|
Green<0>    |        14.966(F)|      SLOW  |         7.209(F)|      FAST  |Rst_IBUF_BUFG     |   0.000|
Green<1>    |        14.918(F)|      SLOW  |         7.142(F)|      FAST  |Rst_IBUF_BUFG     |   0.000|
Green<2>    |        14.554(F)|      SLOW  |         6.946(F)|      FAST  |Rst_IBUF_BUFG     |   0.000|
Red<0>      |        14.674(F)|      SLOW  |         7.013(F)|      FAST  |Rst_IBUF_BUFG     |   0.000|
Red<1>      |        14.622(F)|      SLOW  |         6.944(F)|      FAST  |Rst_IBUF_BUFG     |   0.000|
Red<2>      |        14.723(F)|      SLOW  |         7.029(F)|      FAST  |Rst_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.385|         |         |         |
Rst            |    5.147|    7.422|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec 07 11:53:41 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4570 MB



