digraph "CFG for '_Z14matrixMultiplyPfS_S_iiiiii' function" {
	label="CFG for '_Z14matrixMultiplyPfS_S_iiiiii' function";

	Node0x4a2ed50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %14 = mul nsw i32 %11, 14\l  %15 = add nsw i32 %14, %13\l  %16 = mul nsw i32 %10, 14\l  %17 = add nsw i32 %16, %12\l  %18 = icmp slt i32 %5, -12\l  br i1 %18, label %55, label %19\l|{<s0>T|<s1>F}}"];
	Node0x4a2ed50:s0 -> Node0x4a31770;
	Node0x4a2ed50:s1 -> Node0x4a31800;
	Node0x4a31800 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%19:\l19:                                               \l  %20 = add nsw i32 %5, -1\l  %21 = sdiv i32 %20, 14\l  %22 = icmp slt i32 %15, %3\l  %23 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 %12\l  %24 = mul nsw i32 %15, %4\l  %25 = icmp slt i32 %17, %6\l  %26 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 %13, i32 %12\l  %27 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 0\l  %28 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 0, i32 %12\l  %29 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 1\l  %30 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 1, i32 %12\l  %31 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 2\l  %32 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 2, i32 %12\l  %33 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 3\l  %34 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 3, i32 %12\l  %35 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 4\l  %36 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 4, i32 %12\l  %37 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 5\l  %38 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 5, i32 %12\l  %39 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 6\l  %40 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 6, i32 %12\l  %41 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 7\l  %42 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 7, i32 %12\l  %43 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 8\l  %44 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 8, i32 %12\l  %45 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 9\l  %46 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 9, i32 %12\l  %47 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 10\l  %48 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 10, i32 %12\l  %49 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 11\l  %50 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 11, i32 %12\l  %51 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 12\l  %52 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 12, i32 %12\l  %53 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_A, i32 0, i32 %13, i32 13\l  %54 = getelementptr inbounds [14 x [14 x float]], [14 x [14 x float]]\l... addrspace(3)* @_ZZ14matrixMultiplyPfS_S_iiiiiiE4ds_B, i32 0, i32 13, i32 %12\l  br label %60\l}"];
	Node0x4a31800 -> Node0x4a31b70;
	Node0x4a31770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%55:\l55:                                               \l  %56 = phi float [ 0.000000e+00, %9 ], [ %140, %83 ]\l  %57 = icmp slt i32 %15, %3\l  %58 = icmp slt i32 %17, %6\l  %59 = select i1 %57, i1 %58, i1 false\l  br i1 %59, label %143, label %148\l|{<s0>T|<s1>F}}"];
	Node0x4a31770:s0 -> Node0x4a348c0;
	Node0x4a31770:s1 -> Node0x4a34950;
	Node0x4a31b70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%60:\l60:                                               \l  %61 = phi i32 [ 0, %19 ], [ %141, %83 ]\l  %62 = phi float [ 0.000000e+00, %19 ], [ %140, %83 ]\l  %63 = mul nuw nsw i32 %61, 14\l  br i1 %22, label %64, label %72\l|{<s0>T|<s1>F}}"];
	Node0x4a31b70:s0 -> Node0x4a34cb0;
	Node0x4a31b70:s1 -> Node0x4a34d40;
	Node0x4a34cb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%64:\l64:                                               \l  %65 = add nuw i32 %63, %12\l  %66 = icmp slt i32 %65, %5\l  br i1 %66, label %67, label %72\l|{<s0>T|<s1>F}}"];
	Node0x4a34cb0:s0 -> Node0x4a32560;
	Node0x4a34cb0:s1 -> Node0x4a34d40;
	Node0x4a32560 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%67:\l67:                                               \l  %68 = add i32 %65, %24\l  %69 = sext i32 %68 to i64\l  %70 = getelementptr inbounds float, float addrspace(1)* %0, i64 %69\l  %71 = load float, float addrspace(1)* %70, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %72\l}"];
	Node0x4a32560 -> Node0x4a34d40;
	Node0x4a34d40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%72:\l72:                                               \l  %73 = phi float [ %71, %67 ], [ 0.000000e+00, %60 ], [ 0.000000e+00, %64 ]\l  store float %73, float addrspace(3)* %23, align 4, !tbaa !5\l  %74 = add nuw nsw i32 %63, %13\l  %75 = icmp slt i32 %74, %5\l  %76 = select i1 %75, i1 %25, i1 false\l  br i1 %76, label %77, label %83\l|{<s0>T|<s1>F}}"];
	Node0x4a34d40:s0 -> Node0x4a36120;
	Node0x4a34d40:s1 -> Node0x4a34580;
	Node0x4a36120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%77:\l77:                                               \l  %78 = mul nsw i32 %74, %6\l  %79 = add nsw i32 %78, %17\l  %80 = sext i32 %79 to i64\l  %81 = getelementptr inbounds float, float addrspace(1)* %1, i64 %80\l  %82 = load float, float addrspace(1)* %81, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %83\l}"];
	Node0x4a36120 -> Node0x4a34580;
	Node0x4a34580 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%83:\l83:                                               \l  %84 = phi float [ %82, %77 ], [ 0.000000e+00, %72 ]\l  store float %84, float addrspace(3)* %26, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %85 = load float, float addrspace(3)* %27, align 8, !tbaa !5\l  %86 = load float, float addrspace(3)* %28, align 4, !tbaa !5\l  %87 = fmul contract float %85, %86\l  %88 = fadd contract float %62, %87\l  %89 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %90 = load float, float addrspace(3)* %30, align 4, !tbaa !5\l  %91 = fmul contract float %89, %90\l  %92 = fadd contract float %88, %91\l  %93 = load float, float addrspace(3)* %31, align 8, !tbaa !5\l  %94 = load float, float addrspace(3)* %32, align 4, !tbaa !5\l  %95 = fmul contract float %93, %94\l  %96 = fadd contract float %92, %95\l  %97 = load float, float addrspace(3)* %33, align 4, !tbaa !5\l  %98 = load float, float addrspace(3)* %34, align 4, !tbaa !5\l  %99 = fmul contract float %97, %98\l  %100 = fadd contract float %96, %99\l  %101 = load float, float addrspace(3)* %35, align 8, !tbaa !5\l  %102 = load float, float addrspace(3)* %36, align 4, !tbaa !5\l  %103 = fmul contract float %101, %102\l  %104 = fadd contract float %100, %103\l  %105 = load float, float addrspace(3)* %37, align 4, !tbaa !5\l  %106 = load float, float addrspace(3)* %38, align 4, !tbaa !5\l  %107 = fmul contract float %105, %106\l  %108 = fadd contract float %104, %107\l  %109 = load float, float addrspace(3)* %39, align 8, !tbaa !5\l  %110 = load float, float addrspace(3)* %40, align 4, !tbaa !5\l  %111 = fmul contract float %109, %110\l  %112 = fadd contract float %108, %111\l  %113 = load float, float addrspace(3)* %41, align 4, !tbaa !5\l  %114 = load float, float addrspace(3)* %42, align 4, !tbaa !5\l  %115 = fmul contract float %113, %114\l  %116 = fadd contract float %112, %115\l  %117 = load float, float addrspace(3)* %43, align 8, !tbaa !5\l  %118 = load float, float addrspace(3)* %44, align 4, !tbaa !5\l  %119 = fmul contract float %117, %118\l  %120 = fadd contract float %116, %119\l  %121 = load float, float addrspace(3)* %45, align 4, !tbaa !5\l  %122 = load float, float addrspace(3)* %46, align 4, !tbaa !5\l  %123 = fmul contract float %121, %122\l  %124 = fadd contract float %120, %123\l  %125 = load float, float addrspace(3)* %47, align 8, !tbaa !5\l  %126 = load float, float addrspace(3)* %48, align 4, !tbaa !5\l  %127 = fmul contract float %125, %126\l  %128 = fadd contract float %124, %127\l  %129 = load float, float addrspace(3)* %49, align 4, !tbaa !5\l  %130 = load float, float addrspace(3)* %50, align 4, !tbaa !5\l  %131 = fmul contract float %129, %130\l  %132 = fadd contract float %128, %131\l  %133 = load float, float addrspace(3)* %51, align 8, !tbaa !5\l  %134 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %135 = fmul contract float %133, %134\l  %136 = fadd contract float %132, %135\l  %137 = load float, float addrspace(3)* %53, align 4, !tbaa !5\l  %138 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %139 = fmul contract float %137, %138\l  %140 = fadd contract float %136, %139\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %141 = add nuw nsw i32 %61, 1\l  %142 = icmp eq i32 %61, %21\l  br i1 %142, label %55, label %60, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x4a34580:s0 -> Node0x4a31770;
	Node0x4a34580:s1 -> Node0x4a31b70;
	Node0x4a348c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%143:\l143:                                              \l  %144 = mul nsw i32 %15, %6\l  %145 = add nsw i32 %144, %17\l  %146 = sext i32 %145 to i64\l  %147 = getelementptr inbounds float, float addrspace(1)* %2, i64 %146\l  store float %56, float addrspace(1)* %147, align 4, !tbaa !5\l  br label %148\l}"];
	Node0x4a348c0 -> Node0x4a34950;
	Node0x4a34950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%148:\l148:                                              \l  ret void\l}"];
}
