+incdir+ISA
+incdir+include
+incdir+configs
+incdir+fpnew/src/common_cells/include
ISA/RISCV_ISA.h
configs/CommonConfig.h
configs/RAM_Params.h
include/structs.sv
fpnew/src/common_cells/src/cf_math_pkg.sv
fpnew/src/fpnew_pkg.sv
fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
chip_top/AnyCore_Piton.sv
core_top/PerfMon.sv
core_top/PowerManager.sv
core_top/RegisterConsolidate.sv
core_top/Core_OOO.sv
core_top/ResetControl.sv
dcache/DCache_controller.sv
decode/Decode.sv
decode/Decode_RISCV.sv
decode/InstBufRename.sv
decode/InstructionBuffer.sv
decode/InstructionBuffer_Lane.sv
decode/PreDecode_RISCV.sv
decode/ppa_decode.sv
dispatch/Dispatch.sv
dispatch/ExePipeScheduler.sv
dispatch/ldViolationPred.sv
execute/AGEN_ALU.sv
execute/AgenLsu.sv
execute/Complex_ALU.sv
execute/Ctrl_ALU.sv
execute/Demux.sv
execute/Execute_Ctrl.sv
execute/Execute_M.sv
execute/Execute_SC.sv
execute/ExecutionPipe_Ctrl.sv
execute/ExecutionPipe_M.sv
execute/ExecutionPipe_SC.sv
execute/FP_ALU.sv
execute/ForwardCheck.sv
execute/Mux.sv
execute/Simple_ALU.sv
fetch/BTB.sv
fetch/BranchPrediction_2-bit.sv
fetch/CtrlQueue.sv
fetch/Fetch1Fetch2.sv
fetch/Fetch2Decode.sv
fetch/FetchStage1.sv
fetch/FetchStage2.sv
fetch/L1ICache.sv
fetch/RAS.sv
fetch/SelectInst.sv
fetch/ppa_fetch2.sv
fpnew/src/common_cells/src/lzc.sv
fpnew/src/common_cells/src/rr_arb_tree.sv
fpnew/src/fpnew_fma.sv
fpnew/src/fpnew_cast_multi.sv
fpnew/src/fpnew_noncomp.sv
fpnew/src/fpnew_rounding.sv
fpnew/src/fpnew_classifier.sv
fpnew/src/fpnew_opgroup_block.sv
fpnew/src/fpnew_top.sv
fpnew/src/fpnew_divsqrt_multi.sv
fpnew/src/fpnew_opgroup_fmt_slice.sv
fpnew/src/fpnew_fma_multi.sv
fpnew/src/fpnew_opgroup_multifmt_slice.sv
fpnew/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
fpnew/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
fpnew/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
fpnew/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
fpnew/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
icache/ICache_controller.sv
issue/AgeOrdering.sv
issue/Encoder.sv
issue/FreeIssueq.sv
issue/IssueLane.sv
issue/IssuePartition.sv
issue/IssueQFreeList.sv
issue/IssueQRegRead.sv
issue/IssueQueue.sv
issue/PriorityEncoder.sv
issue/PriorityEncoderRR.sv
issue/RSR.sv
issue/RSRLane.sv
issue/Select.sv
issue/SelectBetweenBlocks.sv
issue/SelectBlock.sv
issue/SelectFromBlock.sv
lib/PGIsolationCell.sv
lib/PipeLineReg.sv
lib/clk_gater_fg.sv
lib/clk_gater_ul.sv
lsu/CommitLoad.sv
lsu/CommitStore.sv
lsu/DispatchedLoad.sv
lsu/DispatchedStore.sv
lsu/L1DataCache.sv
lsu/LDX_path.sv
lsu/LDX_path_structured.sv
lsu/LSUControl.sv
lsu/LSUDatapath.sv
lsu/LoadStoreUnit.sv
lsu/STX_path.sv
lsu/STX_path_structured.sv
rams/ALCTRL_RAM.sv
rams/ALDATA_RAM.sv
rams/ALNPC_RAM.sv
rams/ALREADY_RAM.sv
rams/ALVIO_RAM.sv
rams/AMT_RAM.sv
rams/BP_RAM.sv
rams/BTB_RAM.sv
rams/CTI_COMMIT_RAM.sv
rams/CTI_COUNTER_RAM.sv
rams/DEBUG_DATA_RAM.sv
rams/DEBUG_INST_RAM.sv
rams/FREELIST_RAM.sv
rams/IBUFF_RAM.sv
rams/IQFREELIST_RAM.sv
rams/IQPAYLOAD_RAM.sv
rams/LDQ_CAM.sv
rams/LDVIO_RAM.sv
rams/PRF_RAM.sv
rams/RAM_1R1W.sv
rams/RAM_1R2W.sv
rams/RAM_4R1W.sv
rams/RAM_8R4W.sv
rams/RAS_RAM.sv
rams/RMT_RAM.sv
rams/STQ_CAM.sv
rams/STQ_FOLLOWINGLD_RAM.sv
rams/STQ_RAM.sv
rams/WAKEUP_CAM.sv
rams/LDQ_RAM.sv
rams/LDVIO_VLD_RAM.sv
rams/BP_RAM_GSHARE.sv
rams/ALEXCPT_RAM.sv
rams_configurable/CAM_PARTITIONED.sv
rams_configurable/CAM_RAM_PARTITIONED.sv
rams_configurable/CAM_RAM_STATIC_CONFIG.sv
rams_configurable/CAM_STATIC_CONFIG.sv
rams_configurable/RAM_CONFIGURABLE.sv
rams_configurable/RAM_PARTITIONED.sv
rams_configurable/RAM_PARTITIONED_NO_DECODE.sv
rams_configurable/RAM_PARTITIONED_SHARED_DECODE.sv
rams_configurable/RAM_PG_1R1W.sv
rams_configurable/RAM_PG_2R1W.sv
rams_configurable/RAM_STATIC_CONFIG.sv
rams_configurable/RAM_STATIC_CONFIG_NO_DECODE.sv
regRead/Bypass_1D.sv
regRead/Bypass_2D.sv
regRead/Bypass_3D.sv
regRead/Bypass_4D.sv
regRead/PhyRegFile.sv
regRead/RegRead.sv
regRead/RegReadExecute.sv
regRead/SupRegFile.sv
regRead/PhyRegFileBytePipelined.sv
rename/Rename.sv
rename/RenameDispatch.sv
rename/RenameLane.sv
rename/RenameMapTable.sv
rename/SpecFreeList.sv
retire/ActiveList.sv
retire/ArchMapTable.sv
writeback/Writeback_Ctrl.sv
writeback/Writeback_M.sv
writeback/Writeback_SC.sv
+incdir+$DESIGNWARE_PATH/sim_ver/
$DESIGNWARE_PATH/sim_ver/DW03_pipe_reg.v
$DESIGNWARE_PATH/sim_ver/DW_mult_pipe.v
$DESIGNWARE_PATH/sim_ver/DW_div_pipe.v
$DESIGNWARE_PATH/sim_ver/DW_fp_add.v
$DESIGNWARE_PATH/sim_ver/DW_fp_sub.v
$DESIGNWARE_PATH/sim_ver/DW02_mult.v
$DESIGNWARE_PATH/sim_ver/DW_div.v
$DESIGNWARE_PATH/sim_ver/DW_fp_addsub.v
$DESIGNWARE_PATH/sim_ver/DW_fp_mult.v
$DESIGNWARE_PATH/sim_ver/DW_fp_div.v
$DESIGNWARE_PATH/sim_ver/DW_fp_sqrt.v
$DESIGNWARE_PATH/sim_ver/DW_fp_flt2i.v
$DESIGNWARE_PATH/sim_ver/DW_fp_cmp.v
$DESIGNWARE_PATH/sim_ver/DW_fp_i2flt.v
