multiline_comment|/* $Id: cache-sh3.c,v 1.6 2001/09/10 08:59:59 dwmw2 Exp $&n; *&n; *  linux/arch/sh/mm/cache-sh3.c&n; *&n; * Copyright (C) 1999, 2000  Niibe Yutaka&n; *&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/mman.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/threads.h&gt;
macro_line|#include &lt;asm/addrspace.h&gt;
macro_line|#include &lt;asm/page.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/processor.h&gt;
macro_line|#include &lt;asm/cache.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/uaccess.h&gt;
macro_line|#include &lt;asm/pgalloc.h&gt;
macro_line|#include &lt;asm/mmu_context.h&gt;
DECL|macro|CCR
mdefine_line|#define CCR&t;&t;0xffffffec&t;/* Address of Cache Control Register */
DECL|macro|CCR_CACHE_CE
mdefine_line|#define CCR_CACHE_CE&t;0x01&t;/* Cache Enable */
DECL|macro|CCR_CACHE_WT
mdefine_line|#define CCR_CACHE_WT&t;0x02&t;/* Write-Through (for P0,U0,P3) (else writeback) */
DECL|macro|CCR_CACHE_CB
mdefine_line|#define CCR_CACHE_CB&t;0x04&t;/* Write-Back (for P1) (else writethrough) */
DECL|macro|CCR_CACHE_CF
mdefine_line|#define CCR_CACHE_CF&t;0x08&t;/* Cache Flush */
DECL|macro|CCR_CACHE_RA
mdefine_line|#define CCR_CACHE_RA&t;0x20&t;/* RAM mode */
DECL|macro|CCR_CACHE_VAL
mdefine_line|#define CCR_CACHE_VAL&t;(CCR_CACHE_CB|CCR_CACHE_CE)&t;/* 8k-byte cache, P1-wb, enable */
DECL|macro|CCR_CACHE_INIT
mdefine_line|#define CCR_CACHE_INIT&t;(CCR_CACHE_CF|CCR_CACHE_VAL)&t;/* 8k-byte cache, CF, P1-wb, enable */
DECL|macro|CACHE_OC_ADDRESS_ARRAY
mdefine_line|#define CACHE_OC_ADDRESS_ARRAY 0xf0000000
DECL|macro|CACHE_VALID
mdefine_line|#define CACHE_VALID&t;  1
DECL|macro|CACHE_UPDATED
mdefine_line|#define CACHE_UPDATED&t;  2
DECL|macro|CACHE_PHYSADDR_MASK
mdefine_line|#define CACHE_PHYSADDR_MASK 0x1ffffc00
multiline_comment|/* 7709A/7729 has 16K cache (256-entry), while 7702 has only 2K(direct)&n;   7702 is not supported (yet) */
DECL|struct|_cache_system_info
r_struct
id|_cache_system_info
(brace
DECL|member|way_shift
r_int
id|way_shift
suffix:semicolon
DECL|member|entry_mask
r_int
id|entry_mask
suffix:semicolon
DECL|member|num_entries
r_int
id|num_entries
suffix:semicolon
)brace
suffix:semicolon
multiline_comment|/* Data at BSS is cleared after setting this variable.&n;   So, we Should not placed this variable at BSS section.&n;   Initialize this, it is placed at data section. */
DECL|variable|cache_system_info
r_static
r_struct
id|_cache_system_info
id|cache_system_info
op_assign
(brace
l_int|0
comma
)brace
suffix:semicolon
DECL|macro|CACHE_OC_WAY_SHIFT
mdefine_line|#define CACHE_OC_WAY_SHIFT&t;(cache_system_info.way_shift)
DECL|macro|CACHE_OC_ENTRY_SHIFT
mdefine_line|#define CACHE_OC_ENTRY_SHIFT    4
DECL|macro|CACHE_OC_ENTRY_MASK
mdefine_line|#define CACHE_OC_ENTRY_MASK&t;(cache_system_info.entry_mask)
DECL|macro|CACHE_OC_NUM_ENTRIES
mdefine_line|#define CACHE_OC_NUM_ENTRIES&t;(cache_system_info.num_entries)
DECL|macro|CACHE_OC_NUM_WAYS
mdefine_line|#define CACHE_OC_NUM_WAYS&t;4
DECL|macro|CACHE_OC_ASSOC_BIT
mdefine_line|#define CACHE_OC_ASSOC_BIT    (1&lt;&lt;3)
multiline_comment|/*&n; * Write back all the cache.&n; *&n; * For SH-4, we only need to flush (write back) Operand Cache,&n; * as Instruction Cache doesn&squot;t have &quot;updated&quot; data.&n; *&n; * Assumes that this is called in interrupt disabled context, and P2.&n; * Shuld be INLINE function.&n; */
DECL|function|cache_wback_all
r_static
r_inline
r_void
id|cache_wback_all
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|addr
comma
id|data
comma
id|i
comma
id|j
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|CACHE_OC_NUM_ENTRIES
suffix:semicolon
id|i
op_increment
)paren
(brace
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|CACHE_OC_NUM_WAYS
suffix:semicolon
id|j
op_increment
)paren
(brace
id|addr
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_or
(paren
id|j
op_lshift
id|CACHE_OC_WAY_SHIFT
)paren
op_or
(paren
id|i
op_lshift
id|CACHE_OC_ENTRY_SHIFT
)paren
suffix:semicolon
id|data
op_assign
id|ctrl_inl
c_func
(paren
id|addr
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|data
op_amp
(paren
id|CACHE_UPDATED
op_or
id|CACHE_VALID
)paren
)paren
op_eq
(paren
id|CACHE_UPDATED
op_or
id|CACHE_VALID
)paren
)paren
id|ctrl_outl
c_func
(paren
id|data
op_amp
op_complement
id|CACHE_UPDATED
comma
id|addr
)paren
suffix:semicolon
)brace
)brace
)brace
r_static
r_void
id|__init
DECL|function|detect_cpu_and_cache_system
id|detect_cpu_and_cache_system
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|addr0
comma
id|addr1
comma
id|data0
comma
id|data1
comma
id|data2
comma
id|data3
suffix:semicolon
id|jump_to_P2
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Check if the entry shadows or not.&n;&t; * When shadowed, it&squot;s 128-entry system.&n;&t; * Otherwise, it&squot;s 256-entry system.&n;&t; */
id|addr0
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_plus
(paren
l_int|3
op_lshift
l_int|12
)paren
suffix:semicolon
id|addr1
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_plus
(paren
l_int|1
op_lshift
l_int|12
)paren
suffix:semicolon
multiline_comment|/* First, write back &amp; invalidate */
id|data0
op_assign
id|ctrl_inl
c_func
(paren
id|addr0
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data0
op_amp
op_complement
(paren
id|CACHE_VALID
op_or
id|CACHE_UPDATED
)paren
comma
id|addr0
)paren
suffix:semicolon
id|data1
op_assign
id|ctrl_inl
c_func
(paren
id|addr1
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data1
op_amp
op_complement
(paren
id|CACHE_VALID
op_or
id|CACHE_UPDATED
)paren
comma
id|addr1
)paren
suffix:semicolon
multiline_comment|/* Next, check if there&squot;s shadow or not */
id|data0
op_assign
id|ctrl_inl
c_func
(paren
id|addr0
)paren
suffix:semicolon
id|data0
op_xor_assign
id|CACHE_VALID
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data0
comma
id|addr0
)paren
suffix:semicolon
id|data1
op_assign
id|ctrl_inl
c_func
(paren
id|addr1
)paren
suffix:semicolon
id|data2
op_assign
id|data1
op_xor
id|CACHE_VALID
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data2
comma
id|addr1
)paren
suffix:semicolon
id|data3
op_assign
id|ctrl_inl
c_func
(paren
id|addr0
)paren
suffix:semicolon
multiline_comment|/* Lastly, invaliate them. */
id|ctrl_outl
c_func
(paren
id|data0
op_amp
op_complement
id|CACHE_VALID
comma
id|addr0
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data2
op_amp
op_complement
id|CACHE_VALID
comma
id|addr1
)paren
suffix:semicolon
id|back_to_P1
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|data0
op_eq
id|data1
op_logical_and
id|data2
op_eq
id|data3
)paren
(brace
multiline_comment|/* Shadow */
id|cache_system_info.way_shift
op_assign
l_int|11
suffix:semicolon
id|cache_system_info.entry_mask
op_assign
l_int|0x7f0
suffix:semicolon
id|cache_system_info.num_entries
op_assign
l_int|128
suffix:semicolon
id|cpu_data-&gt;type
op_assign
id|CPU_SH7708
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* 7709A or 7729  */
id|cache_system_info.way_shift
op_assign
l_int|12
suffix:semicolon
id|cache_system_info.entry_mask
op_assign
l_int|0xff0
suffix:semicolon
id|cache_system_info.num_entries
op_assign
l_int|256
suffix:semicolon
id|cpu_data-&gt;type
op_assign
id|CPU_SH7729
suffix:semicolon
)brace
)brace
DECL|function|cache_init
r_void
id|__init
id|cache_init
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|ccr
suffix:semicolon
id|detect_cpu_and_cache_system
c_func
(paren
)paren
suffix:semicolon
id|jump_to_P2
c_func
(paren
)paren
suffix:semicolon
id|ccr
op_assign
id|ctrl_inl
c_func
(paren
id|CCR
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ccr
op_amp
id|CCR_CACHE_CE
)paren
multiline_comment|/*&n;&t;&t; * XXX: Should check RA here. &n;&t;&t; * If RA was 1, we only need to flush the half of the caches.&n;&t;&t; */
id|cache_wback_all
c_func
(paren
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|CCR_CACHE_INIT
comma
id|CCR
)paren
suffix:semicolon
id|back_to_P1
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Write back the dirty D-caches, but not invalidate them.&n; *&n; * Is this really worth it, or should we just alias this routine&n; * to __flush_purge_region too?&n; *&n; * START: Virtual Address (U0, P1, or P3)&n; * SIZE: Size of the region.&n; */
DECL|function|__flush_wback_region
r_void
id|__flush_wback_region
c_func
(paren
r_void
op_star
id|start
comma
r_int
id|size
)paren
(brace
r_int
r_int
id|v
comma
id|j
suffix:semicolon
r_int
r_int
id|begin
comma
id|end
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|begin
op_assign
(paren
r_int
r_int
)paren
id|start
op_amp
op_complement
(paren
id|L1_CACHE_BYTES
op_minus
l_int|1
)paren
suffix:semicolon
id|end
op_assign
(paren
(paren
r_int
r_int
)paren
id|start
op_plus
id|size
op_plus
id|L1_CACHE_BYTES
op_minus
l_int|1
)paren
op_amp
op_complement
(paren
id|L1_CACHE_BYTES
op_minus
l_int|1
)paren
suffix:semicolon
r_for
c_loop
(paren
id|v
op_assign
id|begin
suffix:semicolon
id|v
OL
id|end
suffix:semicolon
id|v
op_add_assign
id|L1_CACHE_BYTES
)paren
(brace
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|CACHE_OC_NUM_WAYS
suffix:semicolon
id|j
op_increment
)paren
(brace
r_int
r_int
id|data
comma
id|addr
comma
id|p
suffix:semicolon
id|p
op_assign
id|__pa
c_func
(paren
id|v
)paren
suffix:semicolon
id|addr
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_or
(paren
id|j
op_lshift
id|CACHE_OC_WAY_SHIFT
)paren
op_or
(paren
id|v
op_amp
id|CACHE_OC_ENTRY_MASK
)paren
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|data
op_assign
id|ctrl_inl
c_func
(paren
id|addr
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|data
op_amp
id|CACHE_PHYSADDR_MASK
)paren
op_eq
(paren
id|p
op_amp
id|CACHE_PHYSADDR_MASK
)paren
)paren
(brace
id|data
op_and_assign
op_complement
id|CACHE_UPDATED
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data
comma
id|addr
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
)brace
)brace
multiline_comment|/*&n; * Write back the dirty D-caches and invalidate them.&n; *&n; * START: Virtual Address (U0, P1, or P3)&n; * SIZE: Size of the region.&n; */
DECL|function|__flush_purge_region
r_void
id|__flush_purge_region
c_func
(paren
r_void
op_star
id|start
comma
r_int
id|size
)paren
(brace
r_int
r_int
id|v
suffix:semicolon
r_int
r_int
id|begin
comma
id|end
suffix:semicolon
id|begin
op_assign
(paren
r_int
r_int
)paren
id|start
op_amp
op_complement
(paren
id|L1_CACHE_BYTES
op_minus
l_int|1
)paren
suffix:semicolon
id|end
op_assign
(paren
(paren
r_int
r_int
)paren
id|start
op_plus
id|size
op_plus
id|L1_CACHE_BYTES
op_minus
l_int|1
)paren
op_amp
op_complement
(paren
id|L1_CACHE_BYTES
op_minus
l_int|1
)paren
suffix:semicolon
r_for
c_loop
(paren
id|v
op_assign
id|begin
suffix:semicolon
id|v
OL
id|end
suffix:semicolon
id|v
op_add_assign
id|L1_CACHE_BYTES
)paren
(brace
r_int
r_int
id|data
comma
id|addr
suffix:semicolon
id|data
op_assign
(paren
id|v
op_amp
l_int|0xfffffc00
)paren
suffix:semicolon
multiline_comment|/* _Virtual_ address, ~U, ~V */
id|addr
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_or
(paren
id|v
op_amp
id|CACHE_OC_ENTRY_MASK
)paren
op_or
id|CACHE_OC_ASSOC_BIT
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data
comma
id|addr
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * No write back please&n; *&n; * Except I don&squot;t think there&squot;s any way to avoid the writeback. So we&n; * just alias it to __flush_purge_region(). dwmw2.&n; */
r_void
id|__flush_invalidate_region
c_func
(paren
r_void
op_star
id|start
comma
r_int
id|size
)paren
id|__attribute__
c_func
(paren
(paren
id|alias
c_func
(paren
l_string|&quot;__flush_purge_region&quot;
)paren
)paren
)paren
suffix:semicolon
eof
