Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Sep 30 13:56:37 2025
| Host         : correlator4.fnal.gov running 64-bit AlmaLinux release 9.4 (Shamrock Pampas Cat)
| Command      : report_timing_summary -file /data/dhoang/test/KAN-FPGA/benchmarks/anomaly_detection/models/20250930_124253/firmware/KAN_FPGA_PROJECT/post_impl_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (448)
6. checking no_output_delay (512)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (448)
--------------------------------
 There are 448 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (512)
---------------------------------
 There are 512 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.394     -135.499                   1640                15710        0.157        0.000                      0                15710        1.500        0.000                       0                 17643  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.394     -135.499                   1640                15710        0.157        0.000                      0                15710        1.500        0.000                       0                 17643  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         1640  Failing Endpoints,  Worst Slack       -0.394ns,  Total Violation     -135.499ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c13.s1_5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            kan_inst/gen_l0c13.s2_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.310ns (32.101%)  route 2.771ns (67.899%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.924 - 4.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17642, unset)        0.973     0.973    kan_inst/clk
    SLICE_X4Y24          FDRE                                         r  kan_inst/gen_l0c13.s1_5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  kan_inst/gen_l0c13.s1_5_reg[3]/Q
                         net (fo=3, routed)           1.062     2.491    kan_inst/gen_l0c13.s1_5[3]
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124     2.615 r  kan_inst/gen_l0c13.s2_1[7]_i_13/O
                         net (fo=2, routed)           0.816     3.431    kan_inst/gen_l0c13.s2_1[7]_i_13_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I1_O)        0.152     3.583 r  kan_inst/gen_l0c13.s2_1[7]_i_5/O
                         net (fo=2, routed)           0.326     3.908    kan_inst/gen_l0c13.s2_1[7]_i_5_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.326     4.234 r  kan_inst/gen_l0c13.s2_1[7]_i_9/O
                         net (fo=1, routed)           0.000     4.234    kan_inst/gen_l0c13.s2_1[7]_i_9_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.486 r  kan_inst/gen_l0c13.s2_1_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.568     5.054    kan_inst/gen_l0c13.s2_1_reg[7]_i_1_n_7
    SLICE_X11Y29         FDRE                                         r  kan_inst/gen_l0c13.s2_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=17642, unset)        0.924     4.924    kan_inst/clk
    SLICE_X11Y29         FDRE                                         r  kan_inst/gen_l0c13.s2_1_reg[4]/C
                         clock pessimism              0.000     4.924    
                         clock uncertainty           -0.035     4.889    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)       -0.229     4.660    kan_inst/gen_l0c13.s2_1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.660    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                 -0.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c11.i38/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            kan_inst/gen_l0c11.s1_9_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.250ns (79.872%)  route 0.063ns (20.128%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17642, unset)        0.410     0.410    kan_inst/gen_l0c11.i38/rom_i/xpm_memory_base_inst/clka
    SLICE_X43Y35         FDRE                                         r  kan_inst/gen_l0c11.i38/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  kan_inst/gen_l0c11.i38/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/Q
                         net (fo=4, routed)           0.063     0.614    kan_inst/gen_l0c11.i37/rom_i/gen_l0c11.s1_9_reg[3]_1[0]
    SLICE_X42Y35         LUT5 (Prop_lut5_I1_O)        0.045     0.659 r  kan_inst/gen_l0c11.i37/rom_i/gen_l0c11.s1_9[3]_i_4/O
                         net (fo=1, routed)           0.000     0.659    kan_inst/gen_l0c11.i37/rom_i/gen_l0c11.s1_9[3]_i_4_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.723 r  kan_inst/gen_l0c11.i37/rom_i/gen_l0c11.s1_9_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.723    kan_inst/gen_l0c11.s1_90[3]
    SLICE_X42Y35         FDRE                                         r  kan_inst/gen_l0c11.s1_9_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17642, unset)        0.432     0.432    kan_inst/clk
    SLICE_X42Y35         FDRE                                         r  kan_inst/gen_l0c11.s1_9_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.134     0.566    kan_inst/gen_l0c11.s1_9_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X26Y6  kan_inst/gen_l0c0.s1_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X26Y6  kan_inst/gen_l0c0.s1_0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X26Y6  kan_inst/gen_l0c0.s1_0_reg[0]/C



