

================================================================
== Vivado HLS Report for 'fft_top'
================================================================
* Date:           Fri Jan  8 20:55:09 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    32769|    32769| 0.328 ms | 0.328 ms |  32770|  32770| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                    |                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |      Instance      |      Module     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+
        |dummy_proc_fe_1_U0  |dummy_proc_fe_1  |    32769|    32769|  0.328 ms |  0.328 ms |  32769|  32769|   none  |
        |dummy_proc_be_1_U0  |dummy_proc_be_1  |    16385|    16385|  0.164 ms |  0.164 ms |  16385|  16385|   none  |
        |fft_config1_U0      |fft_config1_s    |     3195|     3195| 31.950 us | 31.950 us |   3195|   3195|   none  |
        +--------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |       64|      -|     382|   1736|    -|
|Instance         |        3|     12|    9937|   8044|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       67|     12|   10319|   9784|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|      5|       9|     18|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+------+------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+-----------------+---------+-------+------+------+-----+
    |dummy_proc_be_1_U0  |dummy_proc_be_1  |        0|      0|    19|    98|    0|
    |dummy_proc_fe_1_U0  |dummy_proc_fe_1  |        0|      0|    35|   111|    0|
    |fft_config1_U0      |fft_config1_s    |        3|     12|  9883|  7835|    0|
    +--------------------+-----------------+---------+-------+------+------+-----+
    |Total               |                 |        3|     12|  9937|  8044|    0|
    +--------------------+-----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+-----+----+-----+-------+-----+---------+
    |         Name        | BRAM_18K|  FF | LUT| URAM| Depth | Bits| Size:D*B|
    +---------------------+---------+-----+----+-----+-------+-----+---------+
    |fft_config_data_V_U  |        0|    5|   0|    -|      2|   16|       32|
    |fft_status_data_V_U  |        0|    5|   0|    -|      2|    8|       16|
    |xk_channel_U         |       32|  186|   0|    -|  16384|   32|   524288|
    |xn_channel_U         |       32|  186|   0|    -|  16384|   32|   524288|
    +---------------------+---------+-----+----+-----+-------+-----+---------+
    |Total                |       64|  382|   0|    0|  32772|   88|  1048624|
    +---------------------+---------+-----+----+-----+-------+-----+---------+

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_idle                          |    and   |      0|  0|   2|           1|           1|
    |dummy_proc_fe_1_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   4|           2|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|direction         |  in |    1|    ap_hs   |   direction  |    scalar    |
|direction_ap_vld  |  in |    1|    ap_hs   |   direction  |    scalar    |
|direction_ap_ack  | out |    1|    ap_hs   |   direction  |    scalar    |
|in_r_address0     | out |   14|  ap_memory |     in_r     |     array    |
|in_r_ce0          | out |    1|  ap_memory |     in_r     |     array    |
|in_r_d0           | out |   32|  ap_memory |     in_r     |     array    |
|in_r_q0           |  in |   32|  ap_memory |     in_r     |     array    |
|in_r_we0          | out |    1|  ap_memory |     in_r     |     array    |
|in_r_address1     | out |   14|  ap_memory |     in_r     |     array    |
|in_r_ce1          | out |    1|  ap_memory |     in_r     |     array    |
|in_r_d1           | out |   32|  ap_memory |     in_r     |     array    |
|in_r_q1           |  in |   32|  ap_memory |     in_r     |     array    |
|in_r_we1          | out |    1|  ap_memory |     in_r     |     array    |
|out_r_address0    | out |   14|  ap_memory |     out_r    |     array    |
|out_r_ce0         | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0          | out |   32|  ap_memory |     out_r    |     array    |
|out_r_q0          |  in |   32|  ap_memory |     out_r    |     array    |
|out_r_we0         | out |    1|  ap_memory |     out_r    |     array    |
|out_r_address1    | out |   14|  ap_memory |     out_r    |     array    |
|out_r_ce1         | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d1          | out |   32|  ap_memory |     out_r    |     array    |
|out_r_q1          |  in |   32|  ap_memory |     out_r    |     array    |
|out_r_we1         | out |    1|  ap_memory |     out_r    |     array    |
|ovflo             | out |    1|   ap_vld   |     ovflo    |    pointer   |
|ovflo_ap_vld      | out |    1|   ap_vld   |     ovflo    |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_hs |    fft_top   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    fft_top   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    fft_top   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    fft_top   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    fft_top   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    fft_top   | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |    fft_top   | return value |
+------------------+-----+-----+------------+--------------+--------------+

