// Seed: 271210885
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output logic id_4
);
  assign id_3#(
      .id_0(1 & id_0),
      .id_0(1),
      .id_0(1)
  ) = 1;
endmodule
`define pp_5 0
`define pp_6 0
