#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 19:12:52 2025
# Process ID: 3587550
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 3699.600 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3587630
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.203 ; gain = 241.801 ; free physical = 90097 ; free virtual = 200523
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.558; parent = 2372.405; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.289; parent = 3039.207; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3117.172 ; gain = 319.770 ; free physical = 90189 ; free virtual = 200616
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.558; parent = 2372.405; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.258; parent = 3117.176; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.984 ; gain = 337.582 ; free physical = 90098 ; free virtual = 200526
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.558; parent = 2372.405; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4108.070; parent = 3134.988; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.984 ; gain = 337.582 ; free physical = 90096 ; free virtual = 200523
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.558; parent = 2372.405; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4108.070; parent = 3134.988; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3134.984 ; gain = 0.000 ; free physical = 90015 ; free virtual = 200442
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3304.703 ; gain = 0.000 ; free physical = 90089 ; free virtual = 200516
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3304.703 ; gain = 0.000 ; free physical = 90095 ; free virtual = 200523
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.703 ; gain = 507.301 ; free physical = 90180 ; free virtual = 200608
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.468; parent = 2387.315; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.773; parent = 3272.691; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.703 ; gain = 507.301 ; free physical = 90175 ; free virtual = 200604
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.468; parent = 2387.315; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.773; parent = 3272.691; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.703 ; gain = 507.301 ; free physical = 90166 ; free virtual = 200594
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.468; parent = 2387.315; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.773; parent = 3272.691; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3304.703 ; gain = 507.301 ; free physical = 90118 ; free virtual = 200547
Synthesis current peak Physical Memory [PSS] (MB): peak = 2641.468; parent = 2387.315; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.773; parent = 3272.691; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 99    
+---Registers : 
	               25 Bit    Registers := 102   
	               18 Bit    Registers := 100   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3304.703 ; gain = 507.301 ; free physical = 90674 ; free virtual = 201111
Synthesis current peak Physical Memory [PSS] (MB): peak = 2678.315; parent = 2424.194; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.773; parent = 3272.691; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3712.062 ; gain = 914.660 ; free physical = 90159 ; free virtual = 200596
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.304; parent = 2995.183; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4685.148; parent = 3712.066; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3742.203 ; gain = 944.801 ; free physical = 90130 ; free virtual = 200567
Synthesis current peak Physical Memory [PSS] (MB): peak = 3276.698; parent = 3022.577; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4715.289; parent = 3742.207; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 4250.195 ; gain = 1452.793 ; free physical = 89845 ; free virtual = 200282
Synthesis current peak Physical Memory [PSS] (MB): peak = 3777.155; parent = 3523.034; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5223.281; parent = 4250.199; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 4250.195 ; gain = 1452.793 ; free physical = 89887 ; free virtual = 200324
Synthesis current peak Physical Memory [PSS] (MB): peak = 3777.155; parent = 3523.034; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5223.281; parent = 4250.199; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 4250.195 ; gain = 1452.793 ; free physical = 89887 ; free virtual = 200324
Synthesis current peak Physical Memory [PSS] (MB): peak = 3777.155; parent = 3523.034; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5223.281; parent = 4250.199; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 4250.195 ; gain = 1452.793 ; free physical = 89896 ; free virtual = 200333
Synthesis current peak Physical Memory [PSS] (MB): peak = 3777.155; parent = 3523.034; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5223.281; parent = 4250.199; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 4250.195 ; gain = 1452.793 ; free physical = 89899 ; free virtual = 200336
Synthesis current peak Physical Memory [PSS] (MB): peak = 3777.155; parent = 3523.034; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5223.281; parent = 4250.199; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 4250.195 ; gain = 1452.793 ; free physical = 89898 ; free virtual = 200335
Synthesis current peak Physical Memory [PSS] (MB): peak = 3777.155; parent = 3523.034; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5223.281; parent = 4250.199; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 4250.195 ; gain = 1452.793 ; free physical = 89898 ; free virtual = 200335
Synthesis current peak Physical Memory [PSS] (MB): peak = 3777.155; parent = 3523.034; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5223.281; parent = 4250.199; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[3][19] | 4      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|dotprod     | vld_layer8_reg    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1198|
|3     |LUT2   |  4395|
|4     |LUT4   |  2400|
|5     |LUT5   |  1800|
|6     |LUT6   |  5800|
|7     |SRL16E |    21|
|8     |FDRE   |  3805|
|9     |IBUF   |  3403|
|10    |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 4250.195 ; gain = 1452.793 ; free physical = 89898 ; free virtual = 200335
Synthesis current peak Physical Memory [PSS] (MB): peak = 3777.155; parent = 3523.034; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5223.281; parent = 4250.199; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 4250.195 ; gain = 1283.074 ; free physical = 89912 ; free virtual = 200349
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 4250.203 ; gain = 1452.793 ; free physical = 89916 ; free virtual = 200353
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4250.203 ; gain = 0.000 ; free physical = 90063 ; free virtual = 200500
INFO: [Netlist 29-17] Analyzing 4602 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4250.203 ; gain = 0.000 ; free physical = 90087 ; free virtual = 200524
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3404 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3403 instances

Synth Design complete, checksum: 655c9575
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 4250.203 ; gain = 2545.621 ; free physical = 90308 ; free virtual = 200746
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W13_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4547.910 ; gain = 297.707 ; free physical = 89874 ; free virtual = 200311
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 19:14:24 2025...
