/ {
[  56.836]      compatible = "spacemit,k1-x";
[  56.837]      #address-cells = <0x00000002>;
[  56.841]      #size-cells = <0x00000002>;
[  56.845]      model = "spacemit k1-x deb1 board";
[  56.849]      modules_usrload = "8852bs";
[  56.852]      aliases {
[  56.854]              serial0 = "/soc/serial@d4017000";
[  56.859]              serial1 = "/soc/uart@d4017100";
[  56.862]              serial2 = "/soc/uart@d4017200";
[  56.866]              serial3 = "/soc/uart@d4017300";
[  56.870]              serial4 = "/soc/uart@d4017400";
[  56.874]              serial5 = "/soc/uart@d4017500";
[  56.878]              serial6 = "/soc/uart@d4017600";
[  56.882]              serial7 = "/soc/uart@d4017700";
[  56.886]              serial8 = "/soc/uart@d4017800";
[  56.890]              serial9 = "/soc/r_uart1@c088d000";
[  56.895]              mmc0 = "/soc/sdh@d4280000";
[  56.898]              mmc1 = "/soc/sdh@d4280800";
[  56.902]              mmc2 = "/soc/sdh@d4281000";
[  56.906]              ethernet0 = "/soc/ethernet@cac80000";
[  56.910]              ethernet1 = "/soc/ethernet@cac81000";
[  56.915]      };
[  56.916]      cpus {
[  56.918]              #address-cells = <0x00000001>;
[  56.922]              #size-cells = <0x00000000>;
[  56.925]              timebase-frequency = <0x016e3600>;
[  56.930]              cpu@0 {
[  56.932]                      compatible = "spacemit,x60", "riscv";
[  56.936]                      device_type = "cpu";
[  56.939]                      model = "Spacemit(R) X60";
[  56.943]                      reg = <0x00000000>;
[  56.946]                      status = "okay";
[  56.949]                      riscv,isa = "rv64imafdcv";
[  56.952]                      riscv,isa-base = "rv64i";
[  56.956]                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
[  56.981]                      riscv,cbom-block-size = <0x00000040>;
[  56.986]                      riscv,cboz-block-size = <0x00000040>;
[  56.990]                      i-cache-block-size = <0x00000040>;
[  56.995]                      i-cache-size = <0x00008000>;
[  56.998]                      i-cache-sets = <0x00000080>;
[  57.002]                      d-cache-block-size = <0x00000040>;
[  57.007]                      d-cache-size = <0x00008000>;
[  57.010]                      d-cache-sets = <0x00000080>;
[  57.014]                      next-level-cache = <0x00000001>;
[  57.018]                      mmu-type = "riscv,sv39";
[  57.022]                      #cooling-cells = <0x00000002>;
[  57.026]                      clst-supply = <0x00000002>;
[  57.030]                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
[  57.036]                      clock-names = "cls0", "cls1";
[  57.040]                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
[  57.046]                      cpu-ai = "true";
[  57.049]                      phandle = <0x00000008>;
[  57.052]                      interrupt-controller {
[  57.055]                              #interrupt-cells = <0x00000001>;
[  57.060]                              compatible = "riscv,cpu-intc";
[  57.064]                              interrupt-controller;
[  57.067]                              phandle = <0x00000010>;
[  57.070]                      };
[  57.072]              };
[  57.074]              cpu@1 {
[  57.075]                      device_type = "cpu";
[  57.079]                      reg = <0x00000001>;
[  57.082]                      status = "okay";
[  57.084]                      compatible = "spacemit,x60", "riscv";
[  57.089]                      model = "Spacemit(R) X60";
[  57.093]                      riscv,isa = "rv64imafdcv";
[  57.096]                      riscv,isa-base = "rv64i";
[  57.100]                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
[  57.125]                      riscv,cbom-block-size = <0x00000040>;
[  57.130]                      riscv,cboz-block-size = <0x00000040>;
[  57.134]                      i-cache-block-size = <0x00000040>;
[  57.138]                      i-cache-size = <0x00008000>;
[  57.142]                      i-cache-sets = <0x00000080>;
[  57.146]                      d-cache-block-size = <0x00000040>;
[  57.150]                      d-cache-size = <0x00008000>;
[  57.154]                      d-cache-sets = <0x00000080>;
[  57.158]                      next-level-cache = <0x00000001>;
[  57.162]                      mmu-type = "riscv,sv39";
[  57.166]                      #cooling-cells = <0x00000002>;
[  57.170]                      clst-supply = <0x00000002>;
[  57.173]                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
[  57.180]                      clock-names = "cls0", "cls1";
[  57.184]                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
[  57.190]                      cpu-ai = "true";
[  57.193]                      phandle = <0x00000009>;
[  57.196]                      interrupt-controller {
[  57.199]                              #interrupt-cells = <0x00000001>;
[  57.204]                              compatible = "riscv,cpu-intc";
[  57.208]                              interrupt-controller;
[  57.211]                              phandle = <0x00000011>;
[  57.214]                      };
[  57.216]              };
[  57.217]              cpu@2 {
[  57.219]                      device_type = "cpu";
[  57.222]                      reg = <0x00000002>;
[  57.226]                      status = "okay";
[  57.228]                      compatible = "spacemit,x60", "riscv";
[  57.233]                      model = "Spacemit(R) X60";
[  57.237]                      riscv,isa = "rv64imafdcv";
[  57.240]                      riscv,isa-base = "rv64i";
[  57.244]                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
[  57.269]                      riscv,cbom-block-size = <0x00000040>;
[  57.273]                      riscv,cboz-block-size = <0x00000040>;
[  57.278]                      i-cache-block-size = <0x00000040>;
[  57.282]                      i-cache-size = <0x00008000>;
[  57.286]                      i-cache-sets = <0x00000080>;
[  57.290]                      d-cache-block-size = <0x00000040>;
[  57.294]                      d-cache-size = <0x00008000>;
[  57.298]                      d-cache-sets = <0x00000080>;
[  57.302]                      next-level-cache = <0x00000001>;
[  57.306]                      mmu-type = "riscv,sv39";
[  57.310]                      #cooling-cells = <0x00000002>;
[  57.314]                      clst-supply = <0x00000002>;
[  57.317]                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
[  57.324]                      clock-names = "cls0", "cls1";
[  57.327]                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
[  57.334]                      cpu-ai = "true";
[  57.337]                      phandle = <0x0000000a>;
[  57.340]                      interrupt-controller {
[  57.343]                              #interrupt-cells = <0x00000001>;
[  57.347]                              compatible = "riscv,cpu-intc";
[  57.352]                              interrupt-controller;
[  57.355]                              phandle = <0x00000012>;
[  57.358]                      };
[  57.360]              };
[  57.361]              cpu@3 {
[  57.363]                      device_type = "cpu";
[  57.366]                      reg = <0x00000003>;
[  57.369]                      status = "okay";
[  57.372]                      compatible = "spacemit,x60", "riscv";
[  57.377]                      model = "Spacemit(R) X60";
[  57.380]                      riscv,isa = "rv64imafdcv";
[  57.384]                      riscv,isa-base = "rv64i";
[  57.388]                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
[  57.413]                      riscv,cbom-block-size = <0x00000040>;
[  57.417]                      riscv,cboz-block-size = <0x00000040>;
[  57.422]                      i-cache-block-size = <0x00000040>;
[  57.426]                      i-cache-size = <0x00008000>;
[  57.430]                      i-cache-sets = <0x00000080>;
[  57.434]                      d-cache-block-size = <0x00000040>;
[  57.438]                      d-cache-size = <0x00008000>;
[  57.442]                      d-cache-sets = <0x00000080>;
[  57.446]                      next-level-cache = <0x00000001>;
[  57.450]                      mmu-type = "riscv,sv39";
[  57.454]                      #cooling-cells = <0x00000002>;
[  57.458]                      clst-supply = <0x00000002>;
[  57.461]                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
[  57.467]                      clock-names = "cls0", "cls1";
[  57.471]                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
[  57.478]                      cpu-ai = "true";
[  57.480]                      phandle = <0x0000000b>;
[  57.484]                      interrupt-controller {
[  57.487]                              #interrupt-cells = <0x00000001>;
[  57.491]                              compatible = "riscv,cpu-intc";
[  57.495]                              interrupt-controller;
[  57.499]                              phandle = <0x00000013>;
[  57.502]                      };
[  57.504]              };
[  57.505]              cpu@4 {
[  57.507]                      device_type = "cpu";
[  57.510]                      reg = <0x00000004>;
[  57.513]                      status = "okay";
[  57.516]                      compatible = "spacemit,x60", "riscv";
[  57.521]                      model = "Spacemit(R) X60";
[  57.524]                      riscv,isa = "rv64imafdcv";
[  57.528]                      riscv,isa-base = "rv64i";
[  57.532]                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
[  57.557]                      riscv,cbom-block-size = <0x00000040>;
[  57.561]                      riscv,cboz-block-size = <0x00000040>;
[  57.566]                      i-cache-block-size = <0x00000040>;
[  57.570]                      i-cache-size = <0x00008000>;
[  57.574]                      i-cache-sets = <0x00000080>;
[  57.578]                      d-cache-block-size = <0x00000040>;
[  57.582]                      d-cache-size = <0x00008000>;
[  57.586]                      d-cache-sets = <0x00000080>;
[  57.590]                      next-level-cache = <0x00000007>;
[  57.594]                      mmu-type = "riscv,sv39";
[  57.597]                      #cooling-cells = <0x00000002>;
[  57.601]                      clst-supply = <0x00000002>;
[  57.605]                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
[  57.611]                      clock-names = "cls0", "cls1";
[  57.615]                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
[  57.622]                      phandle = <0x0000000c>;
[  57.625]                      interrupt-controller {
[  57.628]                              #interrupt-cells = <0x00000001>;
[  57.633]                              compatible = "riscv,cpu-intc";
[  57.637]                              interrupt-controller;
[  57.640]                              phandle = <0x00000014>;
[  57.643]                      };
[  57.645]              };
[  57.646]              cpu@5 {
[  57.648]                      device_type = "cpu";
[  57.651]                      reg = <0x00000005>;
[  57.655]                      status = "okay";
[  57.657]                      compatible = "spacemit,x60", "riscv";
[  57.662]                      model = "Spacemit(R) X60";
[  57.666]                      riscv,isa = "rv64imafdcv";
[  57.669]                      riscv,isa-base = "rv64i";
[  57.673]                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
[  57.698]                      riscv,cbom-block-size = <0x00000040>;
[  57.702]                      riscv,cboz-block-size = <0x00000040>;
[  57.707]                      i-cache-block-size = <0x00000040>;
[  57.711]                      i-cache-size = <0x00008000>;
[  57.715]                      i-cache-sets = <0x00000080>;
[  57.719]                      d-cache-block-size = <0x00000040>;
[  57.723]                      d-cache-size = <0x00008000>;
[  57.727]                      d-cache-sets = <0x00000080>;
[  57.731]                      next-level-cache = <0x00000007>;
[  57.735]                      mmu-type = "riscv,sv39";
[  57.739]                      #cooling-cells = <0x00000002>;
[  57.743]                      clst-supply = <0x00000002>;
[  57.746]                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
[  57.753]                      clock-names = "cls0", "cls1";
[  57.756]                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
[  57.763]                      phandle = <0x0000000d>;
[  57.766]                      interrupt-controller {
[  57.769]                              #interrupt-cells = <0x00000001>;
[  57.774]                              compatible = "riscv,cpu-intc";
[  57.778]                              interrupt-controller;
[  57.781]                              phandle = <0x00000015>;
[  57.785]                      };
[  57.786]              };
[  57.788]              cpu@6 {
[  57.789]                      device_type = "cpu";
[  57.793]                      reg = <0x00000006>;
[  57.796]                      status = "okay";
[  57.798]                      compatible = "spacemit,x60", "riscv";
[  57.803]                      model = "Spacemit(R) X60";
[  57.807]                      riscv,isa = "rv64imafdcv";
[  57.810]                      riscv,isa-base = "rv64i";
[  57.814]                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
[  57.843]                      riscv,cbom-block-size = <0x00000040>;
[  57.845]                      riscv,cboz-block-size = <0x00000040>;
[  57.849]                      i-cache-block-size = <0x00000040>;
[  57.854]                      i-cache-size = <0x00008000>;
[  57.858]                      i-cache-sets = <0x00000080>;
[  57.861]                      d-cache-block-size = <0x00000040>;
[  57.866]                      d-cache-size = <0x00008000>;
[  57.870]                      d-cache-sets = <0x00000080>;
[  57.873]                      next-level-cache = <0x00000007>;
[  57.878]                      mmu-type = "riscv,sv39";
[  57.881]                      #cooling-cells = <0x00000002>;
[  57.885]                      clst-supply = <0x00000002>;
[  57.889]                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
[  57.895]                      clock-names = "cls0", "cls1";
[  57.899]                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
[  57.905]                      phandle = <0x0000000e>;
[  57.909]                      interrupt-controller {
[  57.912]                              #interrupt-cells = <0x00000001>;
[  57.916]                              compatible = "riscv,cpu-intc";
[  57.920]                              interrupt-controller;
[  57.924]                              phandle = <0x00000016>;
[  57.927]                      };
[  57.929]              };
[  57.930]              cpu@7 {
[  57.932]                      device_type = "cpu";
[  57.935]                      reg = <0x00000007>;
[  57.938]                      status = "okay";
[  57.941]                      compatible = "spacemit,x60", "riscv";
[  57.945]                      model = "Spacemit(R) X60";
[  57.949]                      riscv,isa = "rv64imafdcv";
[  57.953]                      riscv,isa-base = "rv64i";
[  57.956]                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
[  57.981]                      riscv,cbom-block-size = <0x00000040>;
[  57.986]                      riscv,cboz-block-size = <0x00000040>;
[  57.991]                      i-cache-block-size = <0x00000040>;
[  57.995]                      i-cache-size = <0x00008000>;
[  57.999]                      i-cache-sets = <0x00000080>;
[  58.003]                      d-cache-block-size = <0x00000040>;
[  58.007]                      d-cache-size = <0x00008000>;
[  58.011]                      d-cache-sets = <0x00000080>;
[  58.015]                      next-level-cache = <0x00000007>;
[  58.019]                      mmu-type = "riscv,sv39";
[  58.022]                      #cooling-cells = <0x00000002>;
[  58.026]                      clst-supply = <0x00000002>;
[  58.030]                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
[  58.036]                      clock-names = "cls0", "cls1";
[  58.040]                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
[  58.046]                      phandle = <0x0000000f>;
[  58.050]                      interrupt-controller {
[  58.053]                              #interrupt-cells = <0x00000001>;
[  58.057]                              compatible = "riscv,cpu-intc";
[  58.061]                              interrupt-controller;
[  58.065]                              phandle = <0x00000017>;
[  58.068]                      };
[  58.070]              };
[  58.071]              l2-cache0 {
[  58.073]                      compatible = "cache";
[  58.077]                      cache-block-size = <0x00000040>;
[  58.081]                      cache-level = <0x00000002>;
[  58.085]                      cache-size = <0x00080000>;
[  58.088]                      cache-sets = <0x00000200>;
[  58.092]                      cache-unified;
[  58.094]                      phandle = <0x00000001>;
[  58.098]              };
[  58.099]              l2-cache1 {
[  58.102]                      compatible = "cache";
[  58.105]                      cache-block-size = <0x00000040>;
[  58.109]                      cache-level = <0x00000002>;
[  58.113]                      cache-size = <0x00080000>;
[  58.116]                      cache-sets = <0x00000200>;
[  58.120]                      cache-unified;
[  58.123]                      phandle = <0x00000007>;
[  58.126]              };
[  58.127]              opp_table0 {
[  58.130]                      compatible = "operating-points-v2";
[  58.134]                      opp-shared;
[  58.137]                      clocks = <0x00000003 0x0000009d 0x00000003 0x000000a1 0x00000003 0x0000009e 0x00000003 0x00000099 0x00000003 0x00000001 0x00000003 0x0000009b 0x00000003 0x0000009f>;
[  58.152]                      clock-names = "ace0", "ace1", "tcm", "cci", "pll3", "c0hi", "c1hi";
[  58.159]                      cci-hz = <0x00000000 0x2498e580>;
[  58.164]                      phandle = <0x00000004>;
[  58.167]                      opp1800000000 {
[  58.170]                              opp-hz = <0x00000000 0x6b49d200 0x00000000 0x6b49d200>;
[  58.176]                              tcm-hz = <0x00000000 0x35a4e900>;
[  58.180]                              ace-hz = <0x00000000 0x35a4e900>;
[  58.185]                              opp-microvolt = <0x0011b340>;
[  58.189]                              clock-latency-ns = <0x00030d40>;
[  58.193]                              turbo-mode;
[  58.195]                      };
[  58.197]                      opp1600000000 {
[  58.200]                              opp-hz = <0x00000000 0x5f5e1000 0x00000000 0x5f5e1000>;
[  58.206]                              tcm-hz = <0x00000000 0x2faf0800>;
[  58.210]                              ace-hz = <0x00000000 0x2faf0800>;
[  58.215]                              opp-microvolt = <0x00100590>;
[  58.219]                              clock-latency-ns = <0x00030d40>;
[  58.223]                      };
[  58.224]                      opp1228800000 {
[  58.227]                              opp-hz = <0x00000000 0x493e0000 0x00000000 0x493e0000>;
[  58.233]                              tcm-hz = <0x00000000 0x249f0000>;
[  58.238]                              ace-hz = <0x00000000 0x249f0000>;
[  58.242]                              opp-microvolt = <0x000e7ef0>;
[  58.246]                              clock-latency-ns = <0x00030d40>;
[  58.250]                      };
[  58.252]                      opp1000000000 {
[  58.255]                              opp-hz = <0x00000000 0x3b9aca00 0x00000000 0x3b9aca00>;
[  58.261]                              tcm-hz = <0x00000000 0x1dcd6500>;
[  58.265]                              ace-hz = <0x00000000 0x1dcd6500>;
[  58.269]                              opp-microvolt = <0x000e7ef0>;
[  58.273]                              clock-latency-ns = <0x00030d40>;
[  58.278]                      };
[  58.279]                      opp819000000 {
[  58.282]                              opp-hz = <0x00000000 0x30d0f2c0 0x00000000 0x30d0f2c0>;
[  58.288]                              opp-microvolt = <0x000e7ef0>;
[  58.292]                              tcm-hz = <0x00000000 0x18687960>;
[  58.296]                              ace-hz = <0x00000000 0x18687960>;
[  58.301]                              clock-latency-ns = <0x00030d40>;
[  58.305]                      };
[  58.307]                      opp614400000 {
[  58.309]                              opp-hz = <0x00000000 0x249f0000 0x00000000 0x249f0000>;
[  58.315]                              tcm-hz = <0x00000000 0x124f8000>;
[  58.320]                              ace-hz = <0x00000000 0x124f8000>;
[  58.324]                              opp-microvolt = <0x000e7ef0>;
[  58.328]                              clock-latency-ns = <0x00030d40>;
[  58.332]                      };
[  58.334]              };
[  58.335]              opp_table1 {
[  58.338]                      compatible = "operating-points-v2";
[  58.342]                      opp-shared;
[  58.345]                      clocks = <0x00000003 0x0000009d 0x00000003 0x000000a1 0x00000003 0x0000009e 0x00000003 0x00000099 0x00000003 0x00000001 0x00000003 0x0000009b 0x00000003 0x0000009f>;
[  58.360]                      clock-names = "ace0", "ace1", "tcm", "cci", "pll3", "c0hi", "c1hi";
[  58.367]                      cci-hz = <0x00000000 0x2498e580>;
[  58.372]                      phandle = <0x00000005>;
[  58.375]                      opp1800000000 {
[  58.378]                              opp-hz = <0x00000000 0x6b49d200 0x00000000 0x6b49d200>;
[  58.384]                              tcm-hz = <0x00000000 0x35a4e900>;
[  58.388]                              ace-hz = <0x00000000 0x35a4e900>;
[  58.393]                              opp-microvolt = <0x0010c8e0>;
[  58.397]                              clock-latency-ns = <0x00030d40>;
[  58.401]                              turbo-mode;
[  58.403]                      };
[  58.405]                      opp1600000000 {
[  58.408]                              opp-hz = <0x00000000 0x5f5e1000 0x00000000 0x5f5e1000>;
[  58.414]                              tcm-hz = <0x00000000 0x2faf0800>;
[  58.418]                              ace-hz = <0x00000000 0x2faf0800>;
[  58.423]                              opp-microvolt = <0x00100590>;
[  58.427]                              clock-latency-ns = <0x00030d40>;
[  58.431]                      };
[  58.432]                      opp1228800000 {
[  58.435]                              opp-hz = <0x00000000 0x493e0000 0x00000000 0x493e0000>;
[  58.441]                              tcm-hz = <0x00000000 0x249f0000>;
[  58.446]                              ace-hz = <0x00000000 0x249f0000>;
[  58.450]                              opp-microvolt = <0x000e7ef0>;
[  58.454]                              clock-latency-ns = <0x00030d40>;
[  58.458]                      };
[  58.460]                      opp1000000000 {
[  58.463]                              opp-hz = <0x00000000 0x3b9aca00 0x00000000 0x3b9aca00>;
[  58.469]                              tcm-hz = <0x00000000 0x1dcd6500>;
[  58.473]                              ace-hz = <0x00000000 0x1dcd6500>;
[  58.477]                              opp-microvolt = <0x000e7ef0>;
[  58.481]                              clock-latency-ns = <0x00030d40>;
[  58.486]                      };
[  58.487]                      opp819000000 {
[  58.490]                              opp-hz = <0x00000000 0x30d0f2c0 0x00000000 0x30d0f2c0>;
[  58.496]                              opp-microvolt = <0x000e7ef0>;
[  58.500]                              tcm-hz = <0x00000000 0x18687960>;
[  58.504]                              ace-hz = <0x00000000 0x18687960>;
[  58.509]                              clock-latency-ns = <0x00030d40>;
[  58.513]                      };
[  58.515]                      opp614400000 {
[  58.517]                              opp-hz = <0x00000000 0x249f0000 0x00000000 0x249f0000>;
[  58.523]                              tcm-hz = <0x00000000 0x124f8000>;
[  58.528]                              ace-hz = <0x00000000 0x124f8000>;
[  58.532]                              opp-microvolt = <0x000e7ef0>;
[  58.536]                              clock-latency-ns = <0x00030d40>;
[  58.540]                      };
[  58.542]              };
[  58.543]              opp_table2 {
[  58.546]                      compatible = "operating-points-v2";
[  58.550]                      opp-shared;
[  58.553]                      clocks = <0x00000003 0x0000009d 0x00000003 0x000000a1 0x00000003 0x0000009e 0x00000003 0x00000099 0x00000003 0x00000001 0x00000003 0x0000009b 0x00000003 0x0000009f>;
[  58.568]                      clock-names = "ace0", "ace1", "tcm", "cci", "pll3", "c0hi", "c1hi";
[  58.575]                      cci-hz = <0x00000000 0x2498e580>;
[  58.580]                      phandle = <0x00000006>;
[  58.583]                      opp1800000000 {
[  58.586]                              opp-hz = <0x00000000 0x6b49d200 0x00000000 0x6b49d200>;
[  58.592]                              tcm-hz = <0x00000000 0x35a4e900>;
[  58.596]                              ace-hz = <0x00000000 0x35a4e900>;
[  58.601]                              opp-microvolt = <0x00100590>;
[  58.605]                              clock-latency-ns = <0x00030d40>;
[  58.609]                              turbo-mode;
[  58.611]                      };
[  58.613]                      opp1600000000 {
[  58.616]                              opp-hz = <0x00000000 0x5f5e1000 0x00000000 0x5f5e1000>;
[  58.622]                              tcm-hz = <0x00000000 0x2faf0800>;
[  58.626]                              ace-hz = <0x00000000 0x2faf0800>;
[  58.631]                              opp-microvolt = <0x00100590>;
[  58.635]                              clock-latency-ns = <0x00030d40>;
[  58.639]                      };
[  58.640]                      opp1228800000 {
[  58.643]                              opp-hz = <0x00000000 0x493e0000 0x00000000 0x493e0000>;
[  58.649]                              tcm-hz = <0x00000000 0x249f0000>;
[  58.654]                              ace-hz = <0x00000000 0x249f0000>;
[  58.658]                              opp-microvolt = <0x000e7ef0>;
[  58.662]                              clock-latency-ns = <0x00030d40>;
[  58.666]                      };
[  58.668]                      opp1000000000 {
[  58.670]                              opp-hz = <0x00000000 0x3b9aca00 0x00000000 0x3b9aca00>;
[  58.677]                              tcm-hz = <0x00000000 0x1dcd6500>;
[  58.681]                              ace-hz = <0x00000000 0x1dcd6500>;
[  58.685]                              opp-microvolt = <0x000e7ef0>;
[  58.689]                              clock-latency-ns = <0x00030d40>;
[  58.694]                      };
[  58.695]                      opp819000000 {
[  58.698]                              opp-hz = <0x00000000 0x30d0f2c0 0x00000000 0x30d0f2c0>;
[  58.704]                              opp-microvolt = <0x000e7ef0>;
[  58.708]                              tcm-hz = <0x00000000 0x18687960>;
[  58.712]                              ace-hz = <0x00000000 0x18687960>;
[  58.717]                              clock-latency-ns = <0x00030d40>;
[  58.721]                      };
[  58.723]                      opp614400000 {
[  58.725]                              opp-hz = <0x00000000 0x249f0000 0x00000000 0x249f0000>;
[  58.731]                              tcm-hz = <0x00000000 0x124f8000>;
[  58.736]                              ace-hz = <0x00000000 0x124f8000>;
[  58.740]                              opp-microvolt = <0x000e7ef0>;
[  58.744]                              clock-latency-ns = <0x00030d40>;
[  58.748]                      };
[  58.750]              };
[  58.751]              cpu-map {
[  58.753]                      cluster0 {
[  58.756]                              core0 {
[  58.758]                                      cpu = <0x00000008>;
[  58.761]                              };
[  58.763]                              core1 {
[  58.765]                                      cpu = <0x00000009>;
[  58.768]                              };
[  58.770]                              core2 {
[  58.772]                                      cpu = <0x0000000a>;
[  58.775]                              };
[  58.777]                              core3 {
[  58.779]                                      cpu = <0x0000000b>;
[  58.782]                              };
[  58.784]                      };
[  58.785]                      cluster1 {
[  58.787]                              core0 {
[  58.789]                                      cpu = <0x0000000c>;
[  58.793]                              };
[  58.794]                              core1 {
[  58.796]                                      cpu = <0x0000000d>;
[  58.800]                              };
[  58.801]                              core2 {
[  58.803]                                      cpu = <0x0000000e>;
[  58.807]                              };
[  58.808]                              core3 {
[  58.810]                                      cpu = <0x0000000f>;
[  58.813]                              };
[  58.815]                      };
[  58.817]              };
[  58.818]      };
[  58.820]      clocks {
[  58.821]              #address-cells = <0x00000002>;
[  58.825]              #size-cells = <0x00000002>;
[  58.829]              ranges;
[  58.831]              clock-vctcxo_24 {
[  58.834]                      #clock-cells = <0x00000000>;
[  58.838]                      compatible = "fixed-clock";
[  58.844]                      clock-frequency = <0x016e3600>;
[  58.847]                      clock-output-names = "vctcxo_24";
[  58.851]                      phandle = <0x00000018>;
[  58.854]              };
[  58.856]              clock-vctcxo_3 {
[  58.858]                      #clock-cells = <0x00000000>;
[  58.862]                      compatible = "fixed-clock";
[  58.866]                      clock-frequency = <0x002dc6c0>;
[  58.870]                      clock-output-names = "vctcxo_3";
[  58.874]                      phandle = <0x00000019>;
[  58.878]              };
[  58.879]              clock-vctcxo_1 {
[  58.882]                      #clock-cells = <0x00000000>;
[  58.886]                      compatible = "fixed-clock";
[  58.889]                      clock-frequency = <0x000f4240>;
[  58.893]                      clock-output-names = "vctcxo_1";
[  58.898]                      phandle = <0x0000001a>;
[  58.901]              };
[  58.902]              clock-pll1_2457p6_vco {
[  58.906]                      #clock-cells = <0x00000000>;
[  58.910]                      compatible = "fixed-clock";
[  58.913]                      clock-frequency = <0x927c0000>;
[  58.917]                      clock-output-names = "pll1_2457p6_vco";
[  58.922]                      phandle = <0x0000001b>;
[  58.926]              };
[  58.927]              clock-clk32k {
[  58.930]                      #clock-cells = <0x00000000>;
[  58.933]                      compatible = "fixed-clock";
[  58.937]                      clock-frequency = <0x00007d00>;
[  58.941]                      clock-output-names = "clk_32k";
[  58.945]                      phandle = <0x0000001c>;
[  58.949]              };
[  58.950]              clock-pll_clk_cluster0 {
[  58.953]                      #clock-cells = <0x00000000>;
[  58.957]                      compatible = "fixed-clock";
[  58.961]                      clock-frequency = <0x00989680>;
[  58.965]                      clock-output-names = "pll_clk_cluster0";
[  58.970]              };
[  58.971]              clock-pll_clk_cluster1 {
[  58.975]                      #clock-cells = <0x00000000>;
[  58.979]                      compatible = "fixed-clock";
[  58.982]                      clock-frequency = <0x00989680>;
[  58.986]                      clock-output-names = "pll_clk_cluster1";
[  58.991]              };
[  58.993]      };
[  58.994]      reserved-memory {
[  58.997]              #address-cells = <0x00000002>;
[  59.001]              #size-cells = <0x00000002>;
[  59.004]              ranges;
[  59.006]              area_reserved@80000000 {
[  59.010]                      reg = <0x00000000 0x80000000 0x00000000 0x40800000>;
[  59.016]                      no-map;
[  59.018]              };
[  59.019]              mem@c0800000 {
[  59.022]                      reg = <0x00000000 0xc0800000 0x00000000 0x00040000>;
[  59.028]                      da_base = <0x00000000>;
[  59.031]                      no-map;
[  59.033]                      phandle = <0x00000027>;
[  59.036]              };
[  59.038]              area_reserved@c0840000 {
[  59.041]                      reg = <0x00000000 0xc0840000 0x00000000 0x3f7c0000>;
[  59.047]                      no-map;
[  59.049]              };
[  59.051]              mem@30000000 {
[  59.053]                      reg = <0x00000000 0x30000000 0x00000000 0x00200000>;
[  59.059]                      no-map;
[  59.061]              };
[  59.062]              vdev0vring0@30200000 {
[  59.066]                      reg = <0x00000000 0x30200000 0x00000000 0x00003000>;
[  59.072]                      no-map;
[  59.074]                      phandle = <0x00000028>;
[  59.077]              };
[  59.078]              vdev0vring1@30203000 {
[  59.082]                      reg = <0x00000000 0x30203000 0x00000000 0x00003000>;
[  59.088]                      no-map;
[  59.090]                      phandle = <0x00000029>;
[  59.093]              };
[  59.094]              vdev0buffer@30206000 {
[  59.098]                      compatible = "shared-dma-pool";
[  59.102]                      reg = <0x00000000 0x30206000 0x00000000 0x000f6000>;
[  59.108]                      no-map;
[  59.110]                      phandle = <0x0000002a>;
[  59.113]              };
[  59.114]              rsc_table@302fc000 {
[  59.117]                      reg = <0x00000000 0x302fc000 0x00000000 0x00004000>;
[  59.123]                      no-map;
[  59.125]                      phandle = <0x0000002b>;
[  59.129]              };
[  59.130]              rcpu_mem_snapshots@30300000 {
[  59.134]                      reg = <0x00000000 0x30300000 0x00000000 0x00040000>;
[  59.140]                      no-map;
[  59.142]                      phandle = <0x0000002c>;
[  59.145]              };
[  59.147]              linux,cma {
[  59.149]                      compatible = "shared-dma-pool";
[  59.153]                      alloc-ranges = <0x00000000 0x40000000 0x00000000 0x40000000>;
[  59.160]                      size = <0x00000000 0x18000000>;
[  59.164]                      alignment = <0x00000000 0x00100000>;
[  59.168]                      linux,cma-default;
[  59.171]                      reusable;
[  59.174]              };
[  59.175]              dpu_reserved@2ff40000 {
[  59.178]                      compatible = "shared-dma-pool";
[  59.182]                      reg = <0x00000000 0x2ff40000 0x00000000 0x000c0000>;
[  59.188]                      no-map;
[  59.190]                      phandle = <0x0000006a>;
[  59.194]              };
[  59.195]      };
[  59.197]      soc {
[  59.198]              compatible = "simple-bus";
[  59.202]              #address-cells = <0x00000002>;
[  59.206]              #size-cells = <0x00000002>;
[  59.209]              dma-noncoherent;
[  59.212]              ranges;
[  59.214]              dram_range@0 {
[  59.216]                      compatible = "spacemit-dram-bus";
[  59.221]                      #address-cells = <0x00000002>;
[  59.225]                      #size-cells = <0x00000002>;
[  59.228]                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000>;
[  59.237]                      #interconnect-cells = <0x00000000>;
[  59.241]                      status = "okay";
[  59.244]                      phandle = <0x00000042>;
[  59.247]              };
[  59.249]              dram_range@1 {
[  59.251]                      compatible = "spacemit-dram-bus";
[  59.256]                      #address-cells = <0x00000002>;
[  59.260]                      #size-cells = <0x00000002>;
[  59.263]                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000000 0x80000000 0x00000001 0x00000000 0x00000003 0x80000000>;
[  59.278]                      #interconnect-cells = <0x00000000>;
[  59.282]                      status = "okay";
[  59.285]                      phandle = <0x00000061>;
[  59.288]              };
[  59.290]              dram_range@2 {
[  59.292]                      compatible = "spacemit-dram-bus";
[  59.296]                      #address-cells = <0x00000002>;
[  59.300]                      #size-cells = <0x00000002>;
[  59.304]                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000000 0x90000000 0x00000001 0x10000000 0x00000003 0x70000000>;
[  59.318]                      #interconnect-cells = <0x00000000>;
[  59.323]                      status = "okay";
[  59.325]                      phandle = <0x0000004e>;
[  59.329]              };
[  59.330]              dram_range@3 {
[  59.333]                      compatible = "spacemit-dram-bus";
[  59.337]                      #address-cells = <0x00000002>;
[  59.341]                      #size-cells = <0x00000002>;
[  59.345]                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000000 0x80000000 0x00000001 0x00000000 0x00000001 0x80000000>;
[  59.359]                      #interconnect-cells = <0x00000000>;
[  59.363]                      status = "okay";
[  59.366]                      phandle = <0x00000062>;
[  59.370]              };
[  59.371]              dram_range@4 {
[  59.374]                      compatible = "spacemit-dram-bus";
[  59.378]                      #address-cells = <0x00000002>;
[  59.382]                      #size-cells = <0x00000002>;
[  59.386]                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000001 0x00000000 0x00000001 0x80000000 0x00000003 0x00000000>;
[  59.400]                      #interconnect-cells = <0x00000000>;
[  59.404]                      status = "okay";
[  59.407]                      phandle = <0x00000022>;
[  59.410]              };
[  59.412]              dram_range@5 {
[  59.414]                      compatible = "spacemit-dram-bus";
[  59.419]                      #address-cells = <0x00000002>;
[  59.422]                      #size-cells = <0x00000002>;
[  59.426]                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000000 0x80000000 0x00000001 0x00000000 0x00000000 0x80000000>;
[  59.440]                      #interconnect-cells = <0x00000000>;
[  59.445]                      status = "okay";
[  59.448]                      phandle = <0x0000003a>;
[  59.451]              };
[  59.452]              dram_range@6 {
[  59.455]                      compatible = "spacemit-dram-bus";
[  59.459]                      #address-cells = <0x00000002>;
[  59.463]                      #size-cells = <0x00000002>;
[  59.467]                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000000 0x80000000 0x00000001 0x00000000 0x00000000 0x10000000 0x00000000 0xa0000000 0x00000001 0x20000000 0x00000003 0x60000000>;
[  59.487]                      #interconnect-cells = <0x00000000>;
[  59.491]                      status = "okay";
[  59.494]                      phandle = <0x00000050>;
[  59.497]              };
[  59.499]              dram_range@7 {
[  59.501]                      compatible = "spacemit-dram-bus";
[  59.506]                      #address-cells = <0x00000002>;
[  59.510]                      #size-cells = <0x00000002>;
[  59.513]                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000000 0x80000000 0x00000001 0x00000000 0x00000000 0x20000000 0x00000000 0xb8000000 0x00000001 0x38000000 0x00000003 0x48000000>;
[  59.533]                      #interconnect-cells = <0x00000000>;
[  59.538]                      status = "okay";
[  59.540]                      phandle = <0x00000053>;
[  59.544]              };
[  59.545]              clint@e4000000 {
[  59.548]                      compatible = "riscv,clint0";
[  59.552]                      interrupts-extended = <0x00000010 0x00000003 0x00000010 0x00000007 0x00000011 0x00000003 0x00000011 0x00000007 0x00000012 0x00000003 0x00000012 0x00000007 0x00000013 0x00000003 0x00000013 0x00000007 0x00000014 0x00000003 0x00000014 0x00000007 0x00000015 0x00000003 0x00000015 0x0000000;
[  59.586]                      reg = <0x00000000 0xe4000000 0x00000000 0x00010000>;
[  59.592]              };
[  59.593]              clock-controller@d4050000 {
[  59.597]                      compatible = "spacemit,k1x-clock";
[  59.601]                      reg = <0x00000000 0xd4050000 0x00000000 0x0000209c 0x00000000 0xd4282800 0x00000000 0x00000400 0x00000000 0xd4015000 0x00000000 0x00001000 0x00000000 0xd4090000 0x00000000 0x00001000 0x00000000 0xd4282c00 0x00000000 0x00000400 0x00000000 0xd8440000 0x00000000 0x00000098 0x00000000 0xc;
[  59.642]                      reg-names = "mpmu", "apmu", "apbc", "apbs", "ciu", "dciu", "ddrc", "apbc2", "rcpu", "rcpu2";
[  59.651]                      clocks = <0x00000018 0x00000019 0x0000001a 0x0000001b 0x0000001c>;
[  59.658]                      clock-names = "vctcxo_24", "vctcxo_3", "vctcxo_1", "pll1_2457p6_vco", "clk_32k";
[  59.666]                      #clock-cells = <0x00000001>;
[  59.670]                      status = "okay";
[  59.673]                      phandle = <0x00000003>;
[  59.676]              };
[  59.678]              reset-controller@d4050000 {
[  59.681]                      compatible = "spacemit,k1x-reset";
[  59.686]                      reg = <0x00000000 0xd4050000 0x00000000 0x0000209c 0x00000000 0xd4282800 0x00000000 0x00000400 0x00000000 0xd4015000 0x00000000 0x00001000 0x00000000 0xd4090000 0x00000000 0x00001000 0x00000000 0xd4282c00 0x00000000 0x00000400 0x00000000 0xd8440000 0x00000000 0x00000098 0x00000000 0xc;
[  59.726]                      reg-names = "mpmu", "apmu", "apbc", "apbs", "ciu", "dciu", "ddrc", "apbc2", "rcpu", "rcpu2";
[  59.735]                      #reset-cells = <0x00000001>;
[  59.739]                      status = "okay";
[  59.742]                      phandle = <0x0000001d>;
[  59.745]              };
[  59.747]              interrupt-controller@e0000000 {
[  59.751]                      #interrupt-cells = <0x00000001>;
[  59.755]                      compatible = "riscv,plic0";
[  59.759]                      interrupt-controller;
[  59.762]                      interrupts-extended = <0x00000010 0x0000000b 0x00000010 0x00000009 0x00000011 0x0000000b 0x00000011 0x00000009 0x00000012 0x0000000b 0x00000012 0x00000009 0x00000013 0x0000000b 0x00000013 0x00000009 0x00000014 0x0000000b 0x00000014 0x00000009 0x00000015 0x0000000b 0x00000015 0x0000000;
[  59.796]                      reg = <0x00000000 0xe0000000 0x00000000 0x04000000>;
[  59.802]                      reg-names = "control";
[  59.805]                      riscv,max-priority = <0x00000007>;
[  59.810]                      riscv,ndev = <0x0000009f>;
[  59.813]                      phandle = <0x0000001e>;
[  59.817]              };
[  59.818]              pinctrl@d401e000 {
[  59.821]                      compatible = "pinconf-single-aib";
[  59.825]                      reg = <0x00000000 0xd401e000 0x00000000 0x00000250 0x00000000 0xd4019800 0x00000000 0x00000010>;
[  59.835]                      #address-cells = <0x00000001>;
[  59.839]                      #size-cells = <0x00000001>;
[  59.846]                      #pinctrl-cells = <0x00000002>;
[  59.848]                      #gpio-range-cells = <0x00000003>;
[  59.852]                      pinctrl-single,register-width = <0x00000020>;
[  59.858]                      pinctrl-single,function-mask = <0x0000ff77>;
[  59.863]                      clocks = <0x00000003 0x00000064>;
[  59.867]                      clock-names = "clk_aib";
[  59.871]                      resets = <0x0000001d 0x0000001d>;
[  59.875]                      reset-names = "aib_rst";
[  59.878]                      interrupt-parent = <0x0000001e>;
[  59.882]                      interrupts = <0x0000003c>;
[  59.886]                      interrupt-controller;
[  59.889]                      #interrupt-cells = <0x00000001>;
[  59.893]                      pinctrl-single,gpio-range = <0x0000001f 0x00000032 0x00000002 0x0000c440 0x0000001f 0x0000003b 0x00000001 0x0000d040 0x0000001f 0x00000040 0x00000002 0x0000d040 0x0000001f 0x00000042 0x00000001 0x0000d040 0x0000001f 0x00000044 0x00000001 0x0000c440 0x0000001f 0x00000047 0x00000002 0x0;
[  59.993]                      phandle = <0x00000039>;
[  59.996]                      gpio-range {
[  59.999]                              #pinctrl-single,gpio-range-cells = <0x00000003>;
[  60.004]                              phandle = <0x0000001f>;
[  60.008]                      };
[  60.009]                      uart0_0_grp {
[  60.012]                              pinctrl-single,pins = <0x000001b8 0x00000003 0x0000c440 0x000001bc 0x00000003 0x0000c440>;
[  60.021]                      };
[  60.023]                      uart0_1_grp {
[  60.025]                              pinctrl-single,pins = <0x000001c8 0x00000001 0x0000c440 0x00000144 0x00000003 0x0000c440>;
[  60.035]                      };
[  60.036]                      uart0_2_grp {
[  60.039]                              pinctrl-single,pins = <0x00000114 0x00000002 0x0000d040 0x00000118 0x00000002 0x0000d040>;
[  60.048]                              phandle = <0x00000023>;
[  60.051]                      };
[  60.053]                      uart2_grp {
[  60.055]                              pinctrl-single,pins = <0x00000058 0x00000001 0x0000d040 0x0000005c 0x00000001 0x0000d040 0x00000060 0x00000001 0x0000d040 0x00000064 0x00000001 0x0000d040>;
[  60.070]                              phandle = <0x00000024>;
[  60.074]                      };
[  60.075]                      uart3_0_grp {
[  60.078]                              pinctrl-single,pins = <0x00000148 0x00000002 0x0000d040 0x0000014c 0x00000002 0x0000d040 0x00000150 0x00000002 0x0000d040 0x00000154 0x00000002 0x0000d040>;
[  60.093]                      };
[  60.094]                      uart3_1_grp {
[  60.097]                              pinctrl-single,pins = <0x0000004c 0x00000002 0x0000d040 0x00000050 0x00000002 0x0000d040 0x00000054 0x00000002 0x0000d040 0x00000058 0x00000002 0x0000d040>;
[  60.112]                      };
[  60.114]                      uart3_2_grp {
[  60.116]                              pinctrl-single,pins = <0x000000d8 0x00000004 0x0000d040 0x000000dc 0x00000004 0x0000d040 0x000000e0 0x00000004 0x0000d040 0x000000e4 0x00000004 0x0000d040>;
[  60.131]                      };
[  60.133]                      uart4_0_grp {
[  60.135]                              pinctrl-single,pins = <0x0000016c 0x00000004 0x0000c440 0x00000168 0x00000004 0x0000c440>;
[  60.144]                      };
[  60.146]                      uart4_1_grp {
[  60.149]                              pinctrl-single,pins = <0x00000148 0x00000003 0x0000d040 0x0000014c 0x00000003 0x0000d040 0x00000150 0x00000003 0x0000d040 0x00000154 0x00000003 0x0000d040>;
[  60.164]                      };
[  60.165]                      uart4_2_grp {
[  60.168]                              pinctrl-single,pins = <0x00000060 0x00000002 0x0000d040 0x00000064 0x00000002 0x0000d040>;
[  60.177]                      };
[  60.178]                      uart4_3_grp {
[  60.181]                              pinctrl-single,pins = <0x00000088 0x00000002 0x0000d040 0x0000008c 0x00000002 0x0000d040 0x00000090 0x00000002 0x0000d040 0x00000094 0x00000002 0x0000d040>;
[  60.196]                      };
[  60.198]                      uart4_4_grp {
[  60.200]                              pinctrl-single,pins = <0x0000020c 0x00000004 0x0000d040 0x00000210 0x00000004 0x0000d040 0x00000214 0x00000004 0x0000d040 0x00000218 0x00000004 0x0000d040>;
[  60.215]                      };
[  60.217]                      uart5_0_grp {
[  60.219]                              pinctrl-single,pins = <0x0000017c 0x00000003 0x0000c440 0x00000178 0x00000003 0x0000c440>;
[  60.228]                      };
[  60.230]                      uart5_1_grp {
[  60.233]                              pinctrl-single,pins = <0x00000068 0x00000002 0x0000d040 0x0000006c 0x00000002 0x0000d040 0x00000070 0x00000002 0x0000d040 0x00000074 0x00000002 0x0000d040>;
[  60.248]                      };
[  60.249]                      uart5_2_grp {
[  60.252]                              pinctrl-single,pins = <0x000000ac 0x00000002 0x0000d040 0x000000b0 0x00000002 0x0000d040 0x000000b4 0x00000002 0x0000d040 0x000000b8 0x00000002 0x0000d040>;
[  60.267]                      };
[  60.268]                      uart5_3_grp {
[  60.271]                              pinctrl-single,pins = <0x0000011c 0x00000004 0x0000d040 0x00000120 0x00000004 0x0000d040 0x00000124 0x00000004 0x0000d040 0x00000128 0x00000004 0x0000d040>;
[  60.286]                      };
[  60.287]                      uart6_0_grp {
[  60.290]                              pinctrl-single,pins = <0x00000158 0x00000002 0x0000d040 0x000001ec 0x00000002 0x0000d040 0x000001f0 0x00000002 0x0000d040 0x000001fc 0x00000002 0x0000d040>;
[  60.305]                      };
[  60.306]                      uart6_1_grp {
[  60.309]                              pinctrl-single,pins = <0x00000004 0x00000002 0x0000d040 0x00000008 0x00000002 0x0000d040 0x0000000c 0x00000002 0x0000d040 0x00000010 0x00000002 0x0000d040>;
[  60.324]                      };
[  60.326]                      uart6_2_grp {
[  60.328]                              pinctrl-single,pins = <0x000000e4 0x00000002 0x0000d040 0x000000e8 0x00000002 0x0000d040>;
[  60.337]                      };
[  60.339]                      uart7_0_grp {
[  60.341]                              pinctrl-single,pins = <0x000001f4 0x00000002 0x0000d040 0x000001f8 0x00000002 0x0000d040>;
[  60.351]                      };
[  60.352]                      uart7_1_grp {
[  60.355]                              pinctrl-single,pins = <0x00000014 0x00000002 0x0000d040 0x00000018 0x00000002 0x0000d040 0x0000001c 0x00000002 0x0000d040 0x00000020 0x00000002 0x0000d040>;
[  60.370]                      };
[  60.371]                      uart8_0_grp {
[  60.374]                              pinctrl-single,pins = <0x0000014c 0x00000004 0x0000d040 0x00000150 0x00000004 0x0000d040>;
[  60.383]                      };
[  60.385]                      uart8_1_grp {
[  60.387]                              pinctrl-single,pins = <0x00000024 0x00000002 0x0000d040 0x00000028 0x00000002 0x0000d040 0x0000002c 0x00000002 0x0000d040 0x00000030 0x00000002 0x0000d040>;
[  60.402]                      };
[  60.404]                      uart8_2_grp {
[  60.406]                              pinctrl-single,pins = <0x00000130 0x00000004 0x0000c440 0x00000134 0x00000004 0x0000c440 0x00000138 0x00000004 0x0000c440 0x0000013c 0x00000004 0x0000c440>;
[  60.421]                      };
[  60.423]                      uart9_0_grp {
[  60.425]                              pinctrl-single,pins = <0x00000034 0x00000002 0x0000d040 0x00000038 0x00000002 0x0000d040>;
[  60.435]                      };
[  60.436]                      uart9_1_grp {
[  60.439]                              pinctrl-single,pins = <0x000001d0 0x00000003 0x0000d040 0x0000021c 0x00000003 0x0000d040 0x00000220 0x00000003 0x0000d040 0x00000224 0x00000003 0x0000d040>;
[  60.454]                      };
[  60.455]                      uart9_2_grp {
[  60.458]                              pinctrl-single,pins = <0x00000124 0x00000002 0x0000d040 0x00000128 0x00000002 0x0000d040>;
[  60.467]                      };
[  60.469]                      i2c0_grp {
[  60.471]                              pinctrl-single,pins = <0x000000dc 0x00000001 0x0000c040 0x000000e0 0x00000001 0x0000c040>;
[  60.480]                              phandle = <0x0000002d>;
[  60.484]                      };
[  60.485]                      r_uart1_grp {
[  60.488]                              pinctrl-single,pins = <0x000000c8 0x00000002 0x0000c440 0x000000cc 0x00000002 0x0000c440 0x000000d0 0x00000002 0x0000c440 0x000000d4 0x00000002 0x0000c440>;
[  60.503]                      };
[  60.504]                      i2c1_grp {
[  60.507]                              pinctrl-single,pins = <0x000000e4 0x00000001 0x0000c040 0x000000e8 0x00000001 0x0000c040>;
[  60.516]                      };
[  60.518]                      i2c2_0_grp {
[  60.520]                              pinctrl-single,pins = <0x00000154 0x00000004 0x0000c040 0x00000158 0x00000004 0x0000c040>;
[  60.529]                              phandle = <0x0000002e>;
[  60.533]                      };
[  60.534]                      i2c2_1_grp {
[  60.537]                              pinctrl-single,pins = <0x0000011c 0x00000002 0x0000c040 0x00000120 0x00000002 0x0000c040>;
[  60.546]                      };
[  60.548]                      i2c2_2_grp {
[  60.550]                              pinctrl-single,pins = <0x00000114 0x00000003 0x0000c040 0x00000118 0x00000003 0x0000c040>;
[  60.559]                      };
[  60.561]                      i2c3_0_grp {
[  60.563]                              pinctrl-single,pins = <0x0000009c 0x00000002 0x0000c040 0x000000a0 0x00000002 0x0000c040>;
[  60.573]                      };
[  60.574]                      i2c3_1_grp {
[  60.577]                              pinctrl-single,pins = <0x000000c0 0x00000004 0x0000c040 0x000000c4 0x00000004 0x0000c040>;
[  60.586]                      };
[  60.587]                      i2c3_2_grp {
[  60.590]                              pinctrl-single,pins = <0x00000138 0x00000003 0x0000c040 0x0000013c 0x00000003 0x0000c040>;
[  60.599]                              phandle = <0x00000030>;
[  60.603]                      };
[  60.604]                      i2c4_0_grp {
[  60.607]                              pinctrl-single,pins = <0x000000a4 0x00000002 0x0000c040 0x000000a8 0x00000002 0x0000c040>;
[  60.616]                      };
[  60.617]                      i2c4_1_grp {
[  60.620]                              pinctrl-single,pins = <0x00000130 0x00000005 0x0000c040 0x00000134 0x00000005 0x0000c040>;
[  60.629]                      };
[  60.631]                      i2c4_2_grp {
[  60.633]                              pinctrl-single,pins = <0x000000d0 0x00000004 0x0000c040 0x000000d4 0x00000004 0x0000c040>;
[  60.642]                              phandle = <0x00000031>;
[  60.646]                      };
[  60.648]                      i2c5_0_grp {
[  60.650]                              pinctrl-single,pins = <0x00000148 0x00000005 0x0000c040 0x0000014c 0x00000005 0x0000c040>;
[  60.659]                      };
[  60.661]                      i2c5_1_grp {
[  60.663]                              pinctrl-single,pins = <0x000000dc 0x00000005 0x0000c040 0x000000e0 0x00000005 0x0000c040>;
[  60.673]                      };
[  60.674]                      i2c6_0_grp {
[  60.676]                              pinctrl-single,pins = <0x00000150 0x00000005 0x0000c040 0x000001fc 0x00000005 0x0000c040>;
[  60.686]                      };
[  60.687]                      i2c6_1_grp {
[  60.690]                              pinctrl-single,pins = <0x00000228 0x00000002 0x0000c040 0x0000022c 0x00000002 0x0000c040>;
[  60.699]                      };
[  60.701]                      i2c6_2_grp {
[  60.703]                              pinctrl-single,pins = <0x000000e4 0x00000005 0x0000c040 0x000000e8 0x00000005 0x0000c040>;
[  60.712]                              phandle = <0x00000032>;
[  60.716]                      };
[  60.717]                      i2c7_grp {
[  60.720]                              pinctrl-single,pins = <0x00000228 0x00000001 0x0000c040 0x0000022c 0x00000001 0x0000c040>;
[  60.729]                              phandle = <0x00000033>;
[  60.732]                      };
[  60.734]                      i2c8_grp {
[  60.736]                              pinctrl-single,pins = <0x000001d4 0x00000000 0x0000c040 0x000001d8 0x00000000 0x0000c040>;
[  60.746]                              phandle = <0x00000034>;
[  60.749]                      };
[  60.751]                      one_wire_0_grp {
[  60.753]                              pinctrl-single,pins = <0x000001d0 0x00000005 0x0000d040>;
[  60.760]                      };
[  60.761]                      one_wire_1_grp {
[  60.764]                              pinctrl-single,pins = <0x000000c0 0x00000005 0x0000c440>;
[  60.771]                      };
[  60.772]                      ir_rx_0_grp {
[  60.775]                              pinctrl-single,pins = <0x000001e4 0x00000002 0x0000d040>;
[  60.781]                      };
[  60.783]                      ir_rx_1_grp {
[  60.785]                              pinctrl-single,pins = <0x00000140 0x00000001 0x0000c440>;
[  60.792]                      };
[  60.793]                      ir_rx_2_grp {
[  60.796]                              pinctrl-single,pins = <0x000000ec 0x00000004 0x0000d040>;
[  60.802]                      };
[  60.804]                      r_ir_rx_0_grp {
[  60.806]                              pinctrl-single,pins = <0x000000c4 0x00000003 0x0000c440>;
[  60.813]                      };
[  60.814]                      r_ir_rx_1_grp {
[  60.817]                              pinctrl-single,pins = <0x000000b4 0x00000003 0x0000d040>;
[  60.823]                      };
[  60.825]                      pwm0_0_grp {
[  60.827]                              pinctrl-single,pins = <0x000001b8 0x00000005 0x0000c440>;
[  60.834]                      };
[  60.835]                      pwm0_1_grp {
[  60.838]                              pinctrl-single,pins = <0x0000003c 0x00000003 0x0000d040>;
[  60.846]                      };
[  60.847]                      pwm0_2_grp {
[  60.850]                              pinctrl-single,pins = <0x0000005c 0x00000004 0x0000d040>;
[  60.856]                      };
[  60.857]                      pwm1_0_grp {
[  60.860]                              pinctrl-single,pins = <0x000001bc 0x00000005 0x0000c440>;
[  60.866]                      };
[  60.868]                      pwm1_1_grp {
[  60.870]                              pinctrl-single,pins = <0x00000078 0x00000003 0x0000d040>;
[  60.877]                      };
[  60.878]                      pwm1_2_grp {
[  60.881]                              pinctrl-single,pins = <0x00000060 0x00000004 0x0000d040>;
[  60.887]                      };
[  60.889]                      pwm2_0_grp {
[  60.891]                              pinctrl-single,pins = <0x000001c0 0x00000005 0x0000c440>;
[  60.898]                      };
[  60.899]                      pwm2_1_grp {
[  60.902]                              pinctrl-single,pins = <0x0000005c 0x00000002 0x0000d040>;
[  60.908]                      };
[  60.910]                      pwm2_2_grp {
[  60.912]                              pinctrl-single,pins = <0x0000007c 0x00000003 0x0000d040>;
[  60.918]                      };
[  60.920]                      pwm2_3_grp {
[  60.922]                              pinctrl-single,pins = <0x00000064 0x00000004 0x0000d040>;
[  60.929]                      };
[  60.930]                      pwm3_0_grp {
[  60.933]                              pinctrl-single,pins = <0x000001c4 0x00000005 0x0000c440>;
[  60.939]                      };
[  60.941]                      pwm3_1_grp {
[  60.943]                              pinctrl-single,pins = <0x00000088 0x00000003 0x0000d040>;
[  60.950]                      };
[  60.951]                      pwm3_2_grp {
[  60.954]                              pinctrl-single,pins = <0x00000068 0x00000004 0x0000d040>;
[  60.960]                      };
[  60.962]                      pwm4_0_grp {
[  60.964]                              pinctrl-single,pins = <0x000001c8 0x00000005 0x0000c440>;
[  60.971]                      };
[  60.972]                      pwm4_1_grp {
[  60.975]                              pinctrl-single,pins = <0x0000008c 0x00000003 0x0000d040>;
[  60.981]                      };
[  60.982]                      pwm5_0_grp {
[  60.985]                              pinctrl-single,pins = <0x000001cc 0x00000005 0x0000c440>;
[  60.991]                      };
[  60.993]                      pwm5_1_grp {
[  60.995]                              pinctrl-single,pins = <0x00000090 0x00000003 0x0000d040>;
[  61.002]                      };
[  61.003]                      pwm6_0_grp {
[  61.006]                              pinctrl-single,pins = <0x000001f4 0x00000004 0x0000d040>;
[  61.012]                      };
[  61.014]                      pwm6_1_grp {
[  61.016]                              pinctrl-single,pins = <0x00000094 0x00000003 0x0000d040>;
[  61.023]                      };
[  61.024]                      pwm7_0_grp {
[  61.027]                              pinctrl-single,pins = <0x00000204 0x00000002 0x0000d040>;
[  61.033]                      };
[  61.035]                      pwm7_1_grp {
[  61.037]                              pinctrl-single,pins = <0x00000098 0x00000002 0x0000d040>;
[  61.043]                      };
[  61.045]                      pwm8_0_grp {
[  61.047]                              pinctrl-single,pins = <0x00000004 0x00000003 0x0000d040>;
[  61.054]                      };
[  61.055]                      pwm8_1_grp {
[  61.058]                              pinctrl-single,pins = <0x0000009c 0x00000004 0x0000d040>;
[  61.064]                      };
[  61.066]                      pwm9_0_grp {
[  61.068]                              pinctrl-single,pins = <0x00000008 0x00000003 0x0000d040>;
[  61.075]                      };
[  61.076]                      pwm9_1_grp {
[  61.079]                              pinctrl-single,pins = <0x000000a0 0x00000004 0x0000d040>;
[  61.085]                      };
[  61.087]                      pwm10_0_grp {
[  61.089]                              pinctrl-single,pins = <0x0000000c 0x00000003 0x0000d040>;
[  61.096]                      };
[  61.097]                      pwm10_1_grp {
[  61.100]                              pinctrl-single,pins = <0x000000a4 0x00000004 0x0000d040>;
[  61.106]                      };
[  61.108]                      pwm11_0_grp {
[  61.110]                              pinctrl-single,pins = <0x00000010 0x00000003 0x0000d040>;
[  61.117]                      };
[  61.118]                      pwm11_1_grp {
[  61.121]                              pinctrl-single,pins = <0x000000a8 0x00000004 0x0000d040>;
[  61.127]                      };
[  61.129]                      pwm12_0_grp {
[  61.131]                              pinctrl-single,pins = <0x00000014 0x00000003 0x0000d040>;
[  61.138]                      };
[  61.139]                      pwm12_1_grp {
[  61.142]                              pinctrl-single,pins = <0x000000ac 0x00000004 0x0000d040>;
[  61.148]                      };
[  61.150]                      pwm13_0_grp {
[  61.152]                              pinctrl-single,pins = <0x00000018 0x00000003 0x0000d040>;
[  61.159]                      };
[  61.160]                      pwm13_1_grp {
[  61.163]                              pinctrl-single,pins = <0x000000b0 0x00000004 0x0000d040>;
[  61.169]                      };
[  61.171]                      pwm14_0_grp {
[  61.173]                              pinctrl-single,pins = <0x0000001c 0x00000003 0x0000d040>;
[  61.180]                      };
[  61.181]                      pwm14_1_grp {
[  61.184]                              pinctrl-single,pins = <0x000000b4 0x00000004 0x0000d040>;
[  61.190]                              phandle = <0x00000037>;
[  61.194]                      };
[  61.195]                      pwm15_0_grp {
[  61.198]                              pinctrl-single,pins = <0x00000020 0x00000003 0x0000d040>;
[  61.204]                      };
[  61.206]                      pwm15_1_grp {
[  61.208]                              pinctrl-single,pins = <0x000000b8 0x00000004 0x0000d040>;
[  61.215]                      };
[  61.216]                      pwm16_0_grp {
[  61.219]                              pinctrl-single,pins = <0x00000028 0x00000003 0x0000d040>;
[  61.225]                      };
[  61.227]                      pwm16_1_grp {
[  61.229]                              pinctrl-single,pins = <0x000000bc 0x00000004 0x0000d040>;
[  61.236]                      };
[  61.237]                      pwm17_0_grp {
[  61.240]                              pinctrl-single,pins = <0x0000002c 0x00000003 0x0000d040>;
[  61.246]                      };
[  61.248]                      pwm17_1_grp {
[  61.250]                              pinctrl-single,pins = <0x000000d8 0x00000002 0x0000d040>;
[  61.257]                      };
[  61.258]                      pwm18_0_grp {
[  61.261]                              pinctrl-single,pins = <0x00000030 0x00000003 0x0000d040>;
[  61.267]                      };
[  61.269]                      pwm18_1_grp {
[  61.271]                              pinctrl-single,pins = <0x000000e8 0x00000004 0x0000d040>;
[  61.278]                      };
[  61.279]                      pwm19_0_grp {
[  61.282]                              pinctrl-single,pins = <0x00000038 0x00000003 0x0000d040>;
[  61.288]                      };
[  61.290]                      pwm19_1_grp {
[  61.292]                              pinctrl-single,pins = <0x00000100 0x00000004 0x0000d040>;
[  61.299]                      };
[  61.300]                      rpwm2_0_grp {
[  61.303]                              pinctrl-single,pins = <0x00000140 0x00000002 0x0000c440>;
[  61.309]                              phandle = <0x00000038>;
[  61.313]                      };
[  61.314]                      rpwm9_0_grp {
[  61.317]                              pinctrl-single,pins = <0x0000012c 0x00000002 0x0000d040>;
[  61.323]                      };
[  61.325]                      sspa0_0_grp {
[  61.327]                              pinctrl-single,pins = <0x00000228 0x00000003 0x0000c040 0x0000022c 0x00000003 0x0000c040 0x00000230 0x00000003 0x0000c040 0x00000234 0x00000003 0x0000c040 0x00000238 0x00000003 0x0000c040>;
[  61.345]                              phandle = <0x00000080>;
[  61.349]                      };
[  61.350]                      sspa0_1_grp {
[  61.353]                              pinctrl-single,pins = <0x000000ec 0x00000002 0x0000c040 0x0000020c 0x00000002 0x0000c040 0x00000210 0x00000002 0x0000c040 0x00000214 0x00000002 0x0000c040 0x00000218 0x00000002 0x0000c040>;
[  61.371]                      };
[  61.372]                      sspa1_grp {
[  61.374]                              pinctrl-single,pins = <0x00000064 0x00000003 0x0000c040 0x00000068 0x00000001 0x0000c040 0x0000006c 0x00000001 0x0000c040 0x00000070 0x00000001 0x0000c040 0x00000074 0x00000001 0x0000c040>;
[  61.392]                      };
[  61.394]                      ssp2_0_grp {
[  61.396]                              pinctrl-single,pins = <0x00000130 0x00000001 0x00000440 0x00000134 0x00000001 0x0000c440 0x00000138 0x00000001 0x00000440 0x0000013c 0x00000001 0x00000440>;
[  61.411]                      };
[  61.413]                      ssp2_1_grp {
[  61.415]                              pinctrl-single,pins = <0x00000104 0x00000003 0x00000440 0x00000108 0x00000003 0x0000c440 0x0000010c 0x00000003 0x00000440 0x00000110 0x00000003 0x00000440>;
[  61.430]                      };
[  61.432]                      ssp3_0_grp {
[  61.434]                              pinctrl-single,pins = <0x00000130 0x00000002 0x00000440 0x00000134 0x00000002 0x0000c440 0x00000138 0x00000002 0x00000440 0x0000013c 0x00000002 0x00000440>;
[  61.449]                      };
[  61.451]                      ssp3_1_grp {
[  61.453]                              pinctrl-single,pins = <0x000000f0 0x00000002 0x00001040 0x000000f4 0x00000002 0x0000d040 0x000000f8 0x00000002 0x00001040 0x000000fc 0x00000002 0x00001040>;
[  61.468]                      };
[  61.470]                      qspi_grp {
[  61.472]                              pinctrl-single,pins = <0x00000174 0x00000000 0x00000440 0x00000170 0x00000000 0x00000440 0x0000016c 0x00000000 0x00000440 0x00000168 0x00000000 0x00000440 0x0000017c 0x00000000 0x00000440 0x00000178 0x00000000 0x0000c440>;
[  61.493]                              phandle = <0x00000056>;
[  61.496]                      };
[  61.498]                      mmc1_grp {
[  61.500]                              pinctrl-single,pins = <0x000001b8 0x00000000 0x0000c440 0x000001bc 0x00000000 0x0000c440 0x000001c0 0x00000000 0x0000c440 0x000001c4 0x00000000 0x0000c440 0x000001c8 0x00000000 0x0000c440 0x000001cc 0x00000000 0x0000a440>;
[  61.521]                              phandle = <0x00000048>;
[  61.524]                      };
[  61.526]                      mmc1_fast_grp {
[  61.529]                              pinctrl-single,pins = <0x000001b8 0x00000000 0x0000d840 0x000001bc 0x00000000 0x0000d840 0x000001c0 0x00000000 0x0000d840 0x000001c4 0x00000000 0x0000d840 0x000001c8 0x00000000 0x0000d840 0x000001cc 0x00000000 0x0000b840>;
[  61.549]                              phandle = <0x00000049>;
[  61.553]                      };
[  61.554]                      mmc2_grp {
[  61.557]                              pinctrl-single,pins = <0x00000040 0x00000001 0x0000d040 0x00000044 0x00000001 0x0000d040 0x00000048 0x00000001 0x0000d040 0x0000004c 0x00000001 0x0000d040 0x00000050 0x00000001 0x0000d040 0x00000054 0x00000001 0x0000d040>;
[  61.577]                              phandle = <0x0000004c>;
[  61.581]                      };
[  61.582]                      usb0_0_grp {
[  61.585]                              pinctrl-single,pins = <0x00000244 0x00000001 0x0000b040 0x00000248 0x00000001 0x0000b040 0x0000024c 0x00000001 0x0000b040>;
[  61.597]                      };
[  61.599]                      usb0_1_grp {
[  61.601]                              pinctrl-single,pins = <0x00000104 0x00000001 0x0000b040 0x00000108 0x00000001 0x0000d040 0x00000100 0x00000001 0x0000b040>;
[  61.613]                      };
[  61.615]                      usb1_0_grp {
[  61.617]                              pinctrl-single,pins = <0x00000240 0x00000001 0x0000b040>;
[  61.624]                      };
[  61.625]                      usb1_1_grp {
[  61.628]                              pinctrl-single,pins = <0x0000010c 0x00000001 0x0000b040>;
[  61.634]                      };
[  61.636]                      usb2_0_grp {
[  61.638]                              pinctrl-single,pins = <0x00000234 0x00000002 0x0000b040 0x00000238 0x00000002 0x0000b040 0x0000023c 0x00000001 0x0000b040>;
[  61.650]                      };
[  61.652]                      usb2_1_grp {
[  61.654]                              pinctrl-single,pins = <0x00000114 0x00000001 0x0000b040 0x00000118 0x00000001 0x0000d040 0x00000110 0x00000001 0x0000b040>;
[  61.666]                      };
[  61.668]                      pcie0_0_grp {
[  61.670]                              pinctrl-single,pins = <0x00000040 0x00000002 0x00001040 0x00000044 0x00000002 0x00001040 0x00000048 0x00000002 0x00001040>;
[  61.683]                      };
[  61.684]                      pcie0_1_grp {
[  61.687]                              pinctrl-single,pins = <0x00000078 0x00000004 0x00001040 0x0000007c 0x00000004 0x00001040 0x00000080 0x00000004 0x00001040>;
[  61.699]                      };
[  61.700]                      pcie0_2_grp {
[  61.703]                              pinctrl-single,pins = <0x000001d0 0x00000004 0x00001040 0x0000021c 0x00000004 0x00001040 0x00000220 0x00000004 0x00001040>;
[  61.715]                      };
[  61.717]                      pcie0_3_grp {
[  61.719]                              pinctrl-single,pins = <0x000000d8 0x00000003 0x00001040 0x000000dc 0x00000003 0x00001040 0x000000e0 0x00000003 0x00001040>;
[  61.731]                      };
[  61.733]                      pcie1_0_grp {
[  61.735]                              pinctrl-single,pins = <0x00000040 0x00000004 0x00001040 0x00000044 0x00000004 0x00001040 0x00000048 0x00000004 0x00001040>;
[  61.748]                      };
[  61.749]                      pcie1_1_grp {
[  61.752]                              pinctrl-single,pins = <0x00000084 0x00000004 0x00001040 0x00000088 0x00000004 0x00001040 0x0000008c 0x00000004 0x00001040>;
[  61.764]                      };
[  61.765]                      pcie1_2_grp {
[  61.768]                              pinctrl-single,pins = <0x000000e4 0x00000003 0x00001040 0x000000e8 0x00000003 0x00001040 0x000000ec 0x00000003 0x00001040>;
[  61.780]                      };
[  61.782]                      pcie1_3_grp {
[  61.784]                              pinctrl-single,pins = <0x000000f0 0x00000004 0x00001040 0x000000f4 0x00000004 0x00001040 0x000000f8 0x00000004 0x00001040>;
[  61.796]                              phandle = <0x00000052>;
[  61.800]                      };
[  61.801]                      pcie2_0_grp {
[  61.804]                              pinctrl-single,pins = <0x0000004c 0x00000004 0x00001040 0x00000050 0x00000004 0x00001040 0x00000054 0x00000004 0x00001040>;
[  61.816]                      };
[  61.817]                      pcie2_1_grp {
[  61.820]                              pinctrl-single,pins = <0x00000090 0x00000004 0x00001040 0x00000094 0x00000004 0x00001040 0x00000098 0x00000004 0x00001040>;
[  61.832]                      };
[  61.834]                      pcie2_2_grp {
[  61.836]                              pinctrl-single,pins = <0x000000fc 0x00000004 0x00001040 0x0000012c 0x00000004 0x00001040 0x00000224 0x00000004 0x00001040>;
[  61.853]                      };
[  61.853]                      pcie2_3_grp {
[  61.854]                              pinctrl-single,pins = <0x0000020c 0x00000003 0x00001040 0x00000210 0x00000003 0x00001040 0x00000214 0x00000003 0x00001040>;
[  61.866]                      };
[  61.867]                      pcie2_4_grp {
[  61.870]                              pinctrl-single,pins = <0x000000fc 0x00000004 0x00001040 0x00000210 0x00000003 0x00001040 0x00000224 0x00000004 0x00001040>;
[  61.882]                              phandle = <0x00000055>;
[  61.886]                      };
[  61.887]                      gmac0_grp {
[  61.890]                              pinctrl-single,pins = <0x00000004 0x00000001 0x00001040 0x00000008 0x00000001 0x00001040 0x0000000c 0x00000001 0x00001040 0x00000010 0x00000001 0x00001040 0x00000014 0x00000001 0x00001040 0x00000018 0x00000001 0x00001040 0x0000001c 0x00000001 0x00001040 0x00000020 0x00000001 0;
[  61.939]                              phandle = <0x0000003b>;
[  61.942]                      };
[  61.944]                      gmac1_grp {
[  61.946]                              pinctrl-single,pins = <0x00000078 0x00000001 0x00001040 0x0000007c 0x00000001 0x00001040 0x00000080 0x00000001 0x00001040 0x00000084 0x00000001 0x00001040 0x00000088 0x00000001 0x00001040 0x0000008c 0x00000001 0x00001040 0x00000090 0x00000001 0x00000040 0x00000094 0x00000001 0;
[  61.996]                              phandle = <0x0000003e>;
[  61.999]                      };
[  62.001]                      can_0_grp {
[  62.003]                              pinctrl-single,pins = <0x00000130 0x00000003 0x0000c440 0x00000134 0x00000003 0x0000c440>;
[  62.012]                      };
[  62.014]                      can_1_grp {
[  62.016]                              pinctrl-single,pins = <0x000000dc 0x00000002 0x0000d040 0x000000e0 0x00000002 0x0000d040>;
[  62.026]                      };
[  62.027]                      r_can_0_grp {
[  62.030]                              pinctrl-single,pins = <0x000000c0 0x00000002 0x0000d040 0x000000c4 0x00000002 0x0000d040>;
[  62.039]                      };
[  62.040]                      r_can_1_grp {
[  62.043]                              pinctrl-single,pins = <0x000001d0 0x00000001 0x0000d040 0x0000021c 0x00000001 0x0000d040>;
[  62.052]                      };
[  62.054]                      hdmi_0_grp {
[  62.056]                              pinctrl-single,pins = <0x000001ec 0x00000001 0x0000d040 0x000001f0 0x00000001 0x0000d040 0x000001f4 0x00000001 0x0000b040 0x000001f8 0x00000001 0x0000b040>;
[  62.071]                              phandle = <0x0000006d>;
[  62.075]                      };
[  62.076]                      hdmi_1_grp {
[  62.079]                              pinctrl-single,pins = <0x000000f0 0x00000001 0x0000d040 0x000000f4 0x00000001 0x0000d040 0x000000f8 0x00000001 0x0000b040 0x000000fc 0x00000001 0x0000b040>;
[  62.094]                      };
[  62.095]                      spi_lcd_0_grp {
[  62.098]                              pinctrl-single,pins = <0x000001ec 0x00000003 0x00001040 0x000001f0 0x00000003 0x00001040 0x000001f4 0x00000003 0x00001040 0x000001f8 0x00000003 0x00001040 0x000001fc 0x00000003 0x00001040 0x00000200 0x00000003 0x00001040 0x00000204 0x00000003 0x00001040>;
[  62.122]                      };
[  62.123]                      spi_lcd_1_grp {
[  62.126]                              pinctrl-single,pins = <0x0000011c 0x00000003 0x00001040 0x00000120 0x00000003 0x00001040 0x00000124 0x00000003 0x00001040 0x00000128 0x00000003 0x00001040 0x0000012c 0x00000003 0x00001040 0x00000218 0x00000003 0x00001040 0x00000100 0x00000003 0x00001040>;
[  62.150]                      };
[  62.151]                      camera0_grp {
[  62.154]                              pinctrl-single,pins = <0x000000d8 0x00000001 0x00001040>;
[  62.160]                              phandle = <0x00000077>;
[  62.163]                      };
[  62.165]                      camera1_grp {
[  62.168]                              pinctrl-single,pins = <0x000000ec 0x00000001 0x00001040>;
[  62.174]                              phandle = <0x0000007c>;
[  62.177]                      };
[  62.179]                      camera2_grp {
[  62.182]                              pinctrl-single,pins = <0x00000230 0x00000001 0x00001040>;
[  62.188]                      };
[  62.190]                      pmic_grp {
[  62.192]                              pinctrl-single,pins = <0x000001dc 0x00000000 0x0000d040 0x000001e0 0x00000000 0x0000b040 0x000001e4 0x00000000 0x0000b040>;
[  62.204]                      };
[  62.206]                      mn_clk_0_grp {
[  62.208]                              pinctrl-single,pins = <0x00000204 0x00000001 0x00001040>;
[  62.215]                      };
[  62.216]                      mn_clk_1_grp {
[  62.219]                              pinctrl-single,pins = <0x00000148 0x00000004 0x00001040>;
[  62.225]                      };
[  62.227]                      mn_clk_2_grp {
[  62.229]                              pinctrl-single,pins = <0x000000b4 0x00000001 0x00001040>;
[  62.236]                      };
[  62.237]                      mn_clk_3_grp {
[  62.240]                              pinctrl-single,pins = <0x00000054 0x00000003 0x00001040>;
[  62.246]                      };
[  62.248]                      mn_clk_4_grp {
[  62.250]                              pinctrl-single,pins = <0x00000060 0x00000003 0x00001040>;
[  62.257]                      };
[  62.258]                      mn_clk_5_grp {
[  62.261]                              pinctrl-single,pins = <0x00000084 0x00000003 0x00001040>;
[  62.267]                      };
[  62.269]                      mn_clk2_0_grp {
[  62.272]                              pinctrl-single,pins = <0x00000200 0x00000001 0x00001040>;
[  62.278]                      };
[  62.280]                      mn_clk2_1_grp {
[  62.282]                              pinctrl-single,pins = <0x00000158 0x00000003 0x00001040>;
[  62.289]                      };
[  62.290]                      vcxo_0_grp {
[  62.293]                              pinctrl-single,pins = <0x000001e0 0x00000003 0x00001040 0x000001e4 0x00000003 0x00001040>;
[  62.302]                      };
[  62.304]                      vcxo_1_grp {
[  62.306]                              pinctrl-single,pins = <0x00000044 0x00000003 0x00001040 0x00000048 0x00000003 0x00001040>;
[  62.315]                      };
[  62.317]                      vcxo_2_grp {
[  62.319]                              pinctrl-single,pins = <0x000001f8 0x00000004 0x00001040 0x000001fc 0x00000004 0x00001040>;
[  62.329]                      };
[  62.330]                      vcxo_out_0_grp {
[  62.333]                              pinctrl-single,pins = <0x00000200 0x00000002 0x00001040>;
[  62.339]                      };
[  62.341]                      vcxo_out_1_grp {
[  62.344]                              pinctrl-single,pins = <0x00000034 0x00000003 0x00001040>;
[  62.350]                      };
[  62.352]                      32k_out_0_grp {
[  62.354]                              pinctrl-single,pins = <0x00000058 0x00000003 0x00001040>;
[  62.361]                      };
[  62.362]                      32k_out_1_grp {
[  62.365]                              pinctrl-single,pins = <0x00000080 0x00000003 0x00001040>;
[  62.372]                      };
[  62.373]                      32k_out_2_grp {
[  62.376]                              pinctrl-single,pins = <0x00000074 0x00000004 0x00001040>;
[  62.382]                      };
[  62.384]                      pri_grp {
[  62.386]                              pinctrl-single,pins = <0x0000011c 0x00000000 0x0000d040 0x00000120 0x00000000 0x0000d040 0x00000124 0x00000000 0x0000d040 0x00000128 0x00000000 0x0000d040>;
[  62.401]                      };
[  62.403]                      pinctrl_rcpu_grp {
[  62.406]                              pinctrl-single,pins = <0x000000c0 0x00000001 0x0000c440 0x000000c4 0x00000001 0x0000c440>;
[  62.415]                              phandle = <0x00000025>;
[  62.418]                      };
[  62.420]                      wlan_wakeup_grp {
[  62.423]                              pinctrl-single,pins = <0x0000010c 0x00000000 0x0000b020>;
[  62.429]                              phandle = <0x00000088>;
[  62.433]                      };
[  62.434]              };
[  62.436]              power-management@0 {
[  62.439]                      compatible = "simple-bus";
[  62.442]                      #address-cells = <0x00000002>;
[  62.446]                      #size-cells = <0x00000002>;
[  62.450]                      ranges;
[  62.452]                      mpmu@1 {
[  62.454]                              compatible = "simple-mfd", "spacemit,spacemit-mpmu", "syscon";
[  62.461]                              reg = <0x00000000 0xd4050000 0x00000000 0x00003004>;
[  62.467]                      };
[  62.469]                      apmu@2 {
[  62.471]                              compatible = "simple-mfd", "spacemit,spacemit-apmu", "syscon";
[  62.477]                              reg = <0x00000000 0xd4282800 0x00000000 0x00000400>;
[  62.483]                      };
[  62.485]                      power-controller {
[  62.488]                              compatible = "spacemit,power-controller";
[  62.493]                              #power-domain-cells = <0x00000001>;
[  62.498]                              #address-cells = <0x00000001>;
[  62.502]                              #size-cells = <0x00000000>;
[  62.505]                              domains = <0x00000009>;
[  62.509]                              phandle = <0x00000020>;
[  62.512]                              power-domain@SPT_PD_BUS {
[  62.516]                                      reg = <0x00000000>;
[  62.519]                                      pm_qos = <0x00000007>;
[  62.523]                                      #power-domain-cells = <0x00000000>;
[  62.527]                              };
[  62.529]                              power-domain@SPT_PD_VPU {
[  62.533]                                      reg = <0x00000001>;
[  62.536]                                      pm_qos = <0x0000000c>;
[  62.539]                                      reg_pwr_ctrl = <0x000000a8>;
[  62.543]                                      bit_sleep2 = <0x00000003>;
[  62.547]                                      bit_sleep1 = <0x00000002>;
[  62.551]                                      bit_isolation = <0x00000001>;
[  62.555]                                      bit_pwr_stat = <0x00000001>;
[  62.559]                                      bit_hw_pwr_stat = <0x00000009>;
[  62.563]                                      #power-domain-cells = <0x00000000>;
[  62.568]                              };
[  62.569]                              power-domain@SPT_PD_GPU {
[  62.573]                                      reg = <0x00000002>;
[  62.576]                                      pm_qos = <0x0000000c>;
[  62.580]                                      reg_pwr_ctrl = <0x000000d0>;
[  62.584]                                      bit_sleep2 = <0x00000003>;
[  62.588]                                      bit_sleep1 = <0x00000002>;
[  62.591]                                      bit_isolation = <0x00000001>;
[  62.596]                                      bit_pwr_stat = <0x00000000>;
[  62.600]                                      #power-domain-cells = <0x00000000>;
[  62.604]                              };
[  62.606]                              power-domain@SPT_PD_LCD {
[  62.609]                                      reg = <0x00000003>;
[  62.613]                                      pm_qos = <0x0000000c>;
[  62.616]                                      reg_pwr_ctrl = <0x00000380>;
[  62.620]                                      bit_hw_mode = <0x00000004>;
[  62.624]                                      bit_sleep2 = <0x00000003>;
[  62.628]                                      bit_sleep1 = <0x00000002>;
[  62.632]                                      bit_isolation = <0x00000001>;
[  62.636]                                      bit_auto_pwr_on = <0x00000000>;
[  62.640]                                      bit_pwr_stat = <0x00000004>;
[  62.644]                                      bit_hw_pwr_stat = <0x0000000c>;
[  62.648]                                      use_hw = <0x00000001>;
[  62.652]                                      #power-domain-cells = <0x00000000>;
[  62.656]                              };
[  62.658]                              power-domain@SPT_PD_ISP {
[  62.662]                                      reg = <0x00000004>;
[  62.665]                                      pm_qos = <0x0000000c>;
[  62.668]                                      reg_pwr_ctrl = <0x0000037c>;
[  62.672]                                      bit_hw_mode = <0x00000004>;
[  62.676]                                      bit_sleep2 = <0x00000003>;
[  62.680]                                      bit_sleep1 = <0x00000002>;
[  62.684]                                      bit_isolation = <0x00000001>;
[  62.688]                                      bit_auto_pwr_on = <0x00000000>;
[  62.692]                                      bit_pwr_stat = <0x00000002>;
[  62.696]                                      bit_hw_pwr_stat = <0x0000000a>;
[  62.700]                                      #power-domain-cells = <0x00000000>;
[  62.705]                              };
[  62.707]                              power-domain@SPT_PD_AUDIO {
[  62.710]                                      reg = <0x00000005>;
[  62.714]                                      pm_qos = <0x0000000f>;
[  62.717]                                      reg_pwr_ctrl = <0x00000378>;
[  62.721]                                      bit_hw_mode = <0x00000004>;
[  62.725]                                      bit_sleep2 = <0x00000003>;
[  62.729]                                      bit_sleep1 = <0x00000002>;
[  62.733]                                      bit_isolation = <0x00000001>;
[  62.737]                                      bit_auto_pwr_on = <0x00000000>;
[  62.741]                                      bit_pwr_stat = <0x00000003>;
[  62.745]                                      bit_hw_pwr_stat = <0x0000000b>;
[  62.749]                                      use_hw = <0x00000001>;
[  62.753]                                      #power-domain-cells = <0x00000000>;
[  62.757]                              };
[  62.759]                              power-domain@SPT_PD_GNSS {
[  62.763]                                      reg = <0x00000006>;
[  62.766]                                      pm_qos = <0x0000000f>;
[  62.769]                                      reg_pwr_ctrl = <0x0000013c>;
[  62.773]                                      bit_hw_mode = <0x00000004>;
[  62.777]                                      bit_sleep2 = <0x00000003>;
[  62.781]                                      bit_sleep1 = <0x00000002>;
[  62.785]                                      bit_isolation = <0x00000001>;
[  62.789]                                      bit_auto_pwr_on = <0x00000000>;
[  62.793]                                      bit_pwr_stat = <0x00000006>;
[  62.797]                                      bit_hw_pwr_stat = <0x0000000e>;
[  62.802]                                      #power-domain-cells = <0x00000000>;
[  62.806]                              };
[  62.808]                              power-domain@SPT_PD_HDMI {
[  62.811]                                      reg = <0x00000007>;
[  62.815]                                      pm_qos = <0x0000000c>;
[  62.818]                                      reg_pwr_ctrl = <0x000003f4>;
[  62.822]                                      bit_hw_mode = <0x00000004>;
[  62.826]                                      bit_sleep2 = <0x00000003>;
[  62.830]                                      bit_sleep1 = <0x00000002>;
[  62.834]                                      bit_isolation = <0x00000001>;
[  62.838]                                      bit_auto_pwr_on = <0x00000000>;
[  62.842]                                      bit_pwr_stat = <0x00000007>;
[  62.846]                                      bit_hw_pwr_stat = <0x0000000f>;
[  62.853]                                      use_hw = <0x00000001>;
[  62.855]                                      #power-domain-cells = <0x00000000>;
[  62.860]                              };
[  62.861]                              power-domain@SPT_PD_DUMMY {
[  62.865]                                      reg = <0x00000008>;
[  62.868]                                      pm_qos = <0x0000000f>;
[  62.872]                                      #power-domain-cells = <0x00000000>;
[  62.876]                              };
[  62.878]                      };
[  62.880]              };
[  62.881]              serial@d4017000 {
[  62.884]                      compatible = "spacemit,pxa-uart";
[  62.888]                      reg = <0x00000000 0xd4017000 0x00000000 0x00000100>;
[  62.894]                      interrupt-parent = <0x0000001e>;
[  62.898]                      interrupts = <0x0000002a>;
[  62.902]                      clocks = <0x00000003 0x0000003a 0x00000003 0x000000b4>;
[  62.908]                      clock-names = "func", "gate";
[  62.912]                      clk-fpga = <0x00e11130>;
[  62.915]                      resets = <0x0000001d 0x00000001>;
[  62.920]                      power-domains = <0x00000020 0x00000000>;
[  62.925]                      clk,pm-runtime,no-sleep;
[  62.928]                      cpuidle,pm-runtime,sleep;
[  62.932]                      dmas = <0x00000021 0x00000004 0x00000001 0x00000021 0x00000003 0x00000001>;
[  62.939]                      dma-names = "rx", "tx";
[  62.943]                      interconnects = <0x00000022>;
[  62.947]                      interconnect-names = "dma-mem";
[  62.951]                      reg-shift = <0x00000002>;
[  62.954]                      reg-io-width = <0x00000004>;
[  62.958]                      status = "okay";
[  62.961]                      pinctrl-names = "default";
[  62.965]                      pinctrl-0 = <0x00000023>;
[  62.968]              };
[  62.970]              uart@d4017100 {
[  62.972]                      compatible = "spacemit,pxa-uart";
[  62.977]                      reg = <0x00000000 0xd4017100 0x00000000 0x00000100>;
[  62.982]                      interrupt-parent = <0x0000001e>;
[  62.987]                      interrupts = <0x0000002c>;
[  62.990]                      clocks = <0x00000003 0x0000003b 0x00000003 0x000000b4>;
[  62.996]                      clock-names = "func", "gate";
[  63.000]                      clk-fpga = <0x00e11130>;
[  63.004]                      resets = <0x0000001d 0x00000002>;
[  63.008]                      power-domains = <0x00000020 0x00000000>;
[  63.013]                      clk,pm-runtime,no-sleep;
[  63.016]                      cpuidle,pm-runtime,sleep;
[  63.020]                      interconnects = <0x00000022>;
[  63.024]                      interconnect-names = "dma-mem";
[  63.028]                      status = "okay";
[  63.031]                      pinctrl-names = "default";
[  63.034]                      pinctrl-0 = <0x00000024>;
[  63.038]              };
[  63.039]              uart@d4017200 {
[  63.042]                      compatible = "spacemit,pxa-uart";
[  63.046]                      reg = <0x00000000 0xd4017200 0x00000000 0x00000100>;
[  63.052]                      interrupt-parent = <0x0000001e>;
[  63.056]                      interrupts = <0x0000002d>;
[  63.060]                      clocks = <0x00000003 0x0000003c 0x00000003 0x000000b4>;
[  63.066]                      clock-names = "func", "gate";
[  63.070]                      clk-fpga = <0x00e11130>;
[  63.073]                      resets = <0x0000001d 0x00000019>;
[  63.078]                      power-domains = <0x00000020 0x00000000>;
[  63.083]                      clk,pm-runtime,no-sleep;
[  63.086]                      cpuidle,pm-runtime,sleep;
[  63.090]                      interconnects = <0x00000022>;
[  63.094]                      interconnect-names = "dma-mem";
[  63.098]                      status = "disabled";
[  63.101]              };
[  63.102]              uart@d4017300 {
[  63.105]                      compatible = "spacemit,pxa-uart";
[  63.109]                      interrupt-parent = <0x0000001e>;
[  63.113]                      reg = <0x00000000 0xd4017300 0x00000000 0x00000100>;
[  63.119]                      interrupts = <0x0000002e>;
[  63.123]                      clocks = <0x00000003 0x0000003d 0x00000003 0x000000b4>;
[  63.129]                      clock-names = "func", "gate";
[  63.133]                      clk-fpga = <0x00e11130>;
[  63.136]                      resets = <0x0000001d 0x0000002d>;
[  63.141]                      power-domains = <0x00000020 0x00000000>;
[  63.145]                      clk,pm-runtime,no-sleep;
[  63.149]                      cpuidle,pm-runtime,sleep;
[  63.152]                      interconnects = <0x00000022>;
[  63.156]                      interconnect-names = "dma-mem";
[  63.160]                      status = "disabled";
[  63.164]              };
[  63.165]              uart@d4017400 {
[  63.168]                      compatible = "spacemit,pxa-uart";
[  63.172]                      interrupt-parent = <0x0000001e>;
[  63.176]                      reg = <0x00000000 0xd4017400 0x00000000 0x00000100>;
[  63.182]                      interrupts = <0x0000002f>;
[  63.186]                      clocks = <0x00000003 0x0000003e 0x00000003 0x000000b4>;
[  63.192]                      clock-names = "func", "gate";
[  63.196]                      clk-fpga = <0x00e11130>;
[  63.199]                      resets = <0x0000001d 0x0000002e>;
[  63.203]                      power-domains = <0x00000020 0x00000000>;
[  63.208]                      clk,pm-runtime,no-sleep;
[  63.212]                      cpuidle,pm-runtime,sleep;
[  63.215]                      interconnects = <0x00000022>;
[  63.219]                      interconnect-names = "dma-mem";
[  63.223]                      status = "disabled";
[  63.226]              };
[  63.228]              uart@d4017500 {
[  63.231]                      compatible = "spacemit,pxa-uart";
[  63.235]                      interrupt-parent = <0x0000001e>;
[  63.239]                      reg = <0x00000000 0xd4017500 0x00000000 0x00000100>;
[  63.245]                      interrupts = <0x00000030>;
[  63.248]                      clocks = <0x00000003 0x0000003f 0x00000003 0x000000b4>;
[  63.255]                      clock-names = "func", "gate";
[  63.259]                      clk-fpga = <0x00e11130>;
[  63.262]                      resets = <0x0000001d 0x0000002f>;
[  63.266]                      power-domains = <0x00000020 0x00000000>;
[  63.271]                      clk,pm-runtime,no-sleep;
[  63.275]                      cpuidle,pm-runtime,sleep;
[  63.278]                      interconnects = <0x00000022>;
[  63.282]                      interconnect-names = "dma-mem";
[  63.286]                      status = "disabled";
[  63.289]              };
[  63.291]              uart@d4017600 {
[  63.293]                      compatible = "spacemit,pxa-uart";
[  63.298]                      interrupt-parent = <0x0000001e>;
[  63.302]                      reg = <0x00000000 0xd4017600 0x00000000 0x00000100>;
[  63.308]                      interrupts = <0x00000031>;
[  63.311]                      clocks = <0x00000003 0x00000040 0x00000003 0x000000b4>;
[  63.317]                      clock-names = "func", "gate";
[  63.321]                      clk-fpga = <0x00e11130>;
[  63.325]                      resets = <0x0000001d 0x00000030>;
[  63.329]                      power-domains = <0x00000020 0x00000000>;
[  63.334]                      clk,pm-runtime,no-sleep;
[  63.337]                      cpuidle,pm-runtime,sleep;
[  63.341]                      interconnects = <0x00000022>;
[  63.345]                      interconnect-names = "dma-mem";
[  63.349]                      status = "disabled";
[  63.352]              };
[  63.354]              uart@d4017700 {
[  63.356]                      compatible = "spacemit,pxa-uart";
[  63.360]                      interrupt-parent = <0x0000001e>;
[  63.365]                      reg = <0x00000000 0xd4017700 0x00000000 0x00000100>;
[  63.371]                      interrupts = <0x00000032>;
[  63.374]                      clocks = <0x00000003 0x00000041 0x00000003 0x000000b4>;
[  63.380]                      clock-names = "func", "gate";
[  63.384]                      clk-fpga = <0x00e11130>;
[  63.388]                      resets = <0x0000001d 0x00000031>;
[  63.392]                      power-domains = <0x00000020 0x00000000>;
[  63.397]                      clk,pm-runtime,no-sleep;
[  63.400]                      cpuidle,pm-runtime,sleep;
[  63.404]                      interconnects = <0x00000022>;
[  63.408]                      interconnect-names = "dma-mem";
[  63.412]                      status = "disabled";
[  63.415]              };
[  63.416]              uart@d4017800 {
[  63.419]                      compatible = "spacemit,pxa-uart";
[  63.423]                      interrupt-parent = <0x0000001e>;
[  63.427]                      reg = <0x00000000 0xd4017800 0x00000000 0x00000100>;
[  63.433]                      interrupts = <0x00000033>;
[  63.437]                      clocks = <0x00000003 0x00000042 0x00000003 0x000000b4>;
[  63.443]                      clock-names = "func", "gate";
[  63.447]                      clk-fpga = <0x00e11130>;
[  63.451]                      resets = <0x0000001d 0x00000032>;
[  63.455]                      power-domains = <0x00000020 0x00000000>;
[  63.460]                      clk,pm-runtime,no-sleep;
[  63.463]                      cpuidle,pm-runtime,sleep;
[  63.467]                      interconnects = <0x00000022>;
[  63.471]                      interconnect-names = "dma-mem";
[  63.475]                      status = "disabled";
[  63.478]              };
[  63.479]              r_uart1@c088d000 {
[  63.482]                      compatible = "spacemit,rcpu-pxa-uart";
[  63.487]                      reg = <0x00000000 0xc088d000 0x00000000 0x00000100>;
[  63.493]                      clocks = <0x00000003 0x000000be 0x00000003 0x000000b4>;
[  63.499]                      clock-names = "func", "gate";
[  63.503]                      resets = <0x0000001d 0x0000006b>;
[  63.507]                      power-domains = <0x00000020 0x00000000>;
[  63.512]                      clk,pm-runtime,no-sleep;
[  63.515]                      cpuidle,pm-runtime,sleep;
[  63.519]                      rcpu-uart;
[  63.521]                      interconnects = <0x00000022>;
[  63.525]                      interconnect-names = "dma-mem";
[  63.529]                      reg-shift = <0x00000002>;
[  63.533]                      reg-io-width = <0x00000004>;
[  63.537]                      status = "ok";
[  63.539]              };
[  63.541]              mailbox@d4013400 {
[  63.544]                      compatible = "spacemit,k1-x-mailbox";
[  63.548]                      reg = <0x00000000 0xd4013400 0x00000000 0x00000100>;
[  63.554]                      interrupt-parent = <0x0000001e>;
[  63.558]                      interrupts = <0x00000034>;
[  63.562]                      #mbox-cells = <0x00000001>;
[  63.566]                      clocks = <0x00000003 0x0000006b>;
[  63.570]                      clock-names = "core";
[  63.573]                      resets = <0x0000001d 0x0000002c>;
[  63.577]                      reset-names = "core_reset";
[  63.581]                      power-domains = <0x00000020 0x00000008>;
[  63.586]                      status = "okay";
[  63.589]                      phandle = <0x00000026>;
[  63.592]              };
[  63.594]              rcpu_rproc@0 {
[  63.596]                      compatible = "spacemit,k1-x-rproc";
[  63.600]                      reg = <0x00000000 0xc088c000 0x00000000 0x00001000 0x00000000 0xc0880000 0x00000000 0x00000200>;
[  63.610]                      ddr-remap-base = <0x30000000>;
[  63.614]                      esos-entry-point = <0x00000114>;
[  63.618]                      clocks = <0x00000003 0x00000097>;
[  63.623]                      clock-names = "core";
[  63.626]                      resets = <0x0000001d 0x00000057>;
[  63.630]                      reset-names = "core_reset";
[  63.634]                      firmware-name = "esos.elf";
[  63.638]                      power-domains = <0x00000020 0x00000005>;
[  63.642]                      status = "okay";
[  63.645]                      pinctrl-names = "default";
[  63.649]                      pinctrl-0 = <0x00000025>;
[  63.652]                      mboxes = <0x00000026 0x00000000 0x00000026 0x00000001>;
[  63.659]                      mbox-names = "vq0", "vq1";
[  63.662]                      memory-region = <0x00000027 0x00000028 0x00000029 0x0000002a 0x0000002b 0x0000002c>;
[  63.671]              };
[  63.672]              pdma@d4000000 {
[  63.675]                      compatible = "spacemit,pdma-1.0";
[  63.679]                      reg = <0x00000000 0xd4000000 0x00000000 0x00004000>;
[  63.685]                      interrupts = <0x00000048>;
[  63.689]                      interrupt-parent = <0x0000001e>;
[  63.693]                      clocks = <0x00000003 0x00000091>;
[  63.697]                      resets = <0x0000001d 0x0000004f>;
[  63.701]                      #dma-cells = <0x00000002>;
[  63.705]                      #dma-channels = <0x00000010>;
[  63.709]                      max-burst-size = <0x00000040>;
[  63.713]                      reserved-channels = <0x0000000f 0x0000002d>;
[  63.718]                      power-domains = <0x00000020 0x00000000>;
[  63.723]                      clk,pm-runtime,no-sleep;
[  63.727]                      cpuidle,pm-runtime,sleep;
[  63.730]                      interconnects = <0x00000022>;
[  63.734]                      interconnect-names = "dma-mem";
[  63.738]                      status = "ok";
[  63.741]                      phandle = <0x00000021>;
[  63.744]              };
[  63.746]              adma@C0883800 {
[  63.748]                      compatible = "spacemit,k1x-adma";
[  63.752]                      reg = <0x00000000 0xc0883800 0x00000000 0x00000100 0x00000000 0xc0882050 0x00000000 0x00000004 0x00000000 0xc08d0000 0x00000000 0x00000400>;
[  63.766]                      reg-names = "adma_reg", "ctrl_reg", "buf_addr";
[  63.771]                      #dma-cells = <0x00000000>;
[  63.775]                      hdmi-sample;
[  63.777]                      status = "ok";
[  63.780]                      phandle = <0x0000007f>;
[  63.783]              };
[  63.785]              spi@d4026000 {
[  63.787]                      compatible = "spacemit,k1x-spi";
[  63.792]                      reg = <0x00000000 0xd4026000 0x00000000 0x00000030>;
[  63.798]                      k1x,ssp-id = <0x00000000>;
[  63.801]                      k1x,ssp-clock-rate = <0x018cba80>;
[  63.806]                      dmas = <0x00000021 0x00000013 0x00000001 0x00000021 0x00000012 0x00000001>;
[  63.813]                      dma-names = "rx", "tx";
[  63.817]                      power-domains = <0x00000020 0x00000000>;
[  63.822]                      cpuidle,pm-runtime,sleep;
[  63.825]                      interrupt-parent = <0x0000001e>;
[  63.829]                      interrupts = <0x00000038>;
[  63.833]                      clocks = <0x00000003 0x00000066>;
[  63.837]                      resets = <0x0000001d 0x00000020>;
[  63.842]                      #address-cells = <0x00000001>;
[  63.846]                      #size-cells = <0x00000000>;
[  63.854]                      interconnects = <0x00000022>;
[  63.854]                      interconnect-names = "dma-mem";
[  63.859]                      status = "disabled";
[  63.862]              };
[  63.863]              spi@d4026800 {
[  63.866]                      compatible = "spacemit,k1x-spi";
[  63.870]                      reg = <0x00000000 0xd4026800 0x00000000 0x00000030>;
[  63.876]                      k1x,ssp-id = <0x00000001>;
[  63.879]                      k1x,ssp-clock-rate = <0x018cba80>;
[  63.884]                      dmas = <0x00000021 0x00000015 0x00000001 0x00000021 0x00000014 0x00000001>;
[  63.892]                      dma-names = "rx", "tx";
[  63.895]                      power-domains = <0x00000020 0x00000000>;
[  63.900]                      cpuidle,pm-runtime,sleep;
[  63.903]                      interrupt-parent = <0x0000001e>;
[  63.908]                      interrupts = <0x00000039>;
[  63.911]                      clocks = <0x00000003 0x00000067>;
[  63.916]                      resets = <0x0000001d 0x00000021>;
[  63.920]                      #address-cells = <0x00000001>;
[  63.924]                      #size-cells = <0x00000000>;
[  63.927]                      interconnects = <0x00000022>;
[  63.931]                      interconnect-names = "dma-mem";
[  63.935]                      status = "disabled";
[  63.939]              };
[  63.940]              spi@f0613000 {
[  63.943]                      compatible = "spacemit,k1x-spi";
[  63.947]                      reg = <0x00000000 0xf0613000 0x00000000 0x00000030>;
[  63.953]                      k1x,ssp-id = <0x00000002>;
[  63.956]                      k1x,ssp-clock-rate = <0x018cba80>;
[  63.961]                      k1x,ssp-disable-dma;
[  63.964]                      power-domains = <0x00000020 0x00000000>;
[  63.969]                      cpuidle,pm-runtime,sleep;
[  63.972]                      interrupt-parent = <0x0000001e>;
[  63.976]                      interrupts = <0x00000036>;
[  63.980]                      clocks = <0x00000003 0x000000aa>;
[  63.984]                      resets = <0x0000001d 0x0000005f>;
[  63.989]                      #address-cells = <0x00000001>;
[  63.993]                      #size-cells = <0x00000000>;
[  63.996]                      interconnects = <0x00000022>;
[  64.000]                      interconnect-names = "dma-mem";
[  64.004]                      status = "disabled";
[  64.007]              };
[  64.009]              spi@d401c000 {
[  64.011]                      compatible = "spacemit,k1x-spi";
[  64.016]                      reg = <0x00000000 0xd401c000 0x00000000 0x00000030>;
[  64.021]                      k1x,ssp-id = <0x00000003>;
[  64.025]                      k1x,ssp-clock-rate = <0x018cba80>;
[  64.029]                      k1x,ssp-disable-dma;
[  64.033]                      dmas = <0x00000021 0x00000011 0x00000001 0x00000021 0x00000010 0x00000001>;
[  64.040]                      dma-names = "rx", "tx";
[  64.044]                      power-domains = <0x00000020 0x00000000>;
[  64.049]                      cpuidle,pm-runtime,sleep;
[  64.052]                      interrupt-parent = <0x0000001e>;
[  64.056]                      interrupts = <0x00000037>;
[  64.060]                      clocks = <0x00000003 0x00000058>;
[  64.064]                      resets = <0x0000001d 0x00000018>;
[  64.069]                      #address-cells = <0x00000001>;
[  64.073]                      #size-cells = <0x00000000>;
[  64.076]                      interconnects = <0x00000022>;
[  64.080]                      interconnect-names = "dma-mem";
[  64.084]                      status = "disabled";
[  64.087]              };
[  64.089]              i2c@d4010800 {
[  64.091]                      compatible = "spacemit,k1x-i2c";
[  64.096]                      spacemit,adapter-id = <0x00000000>;
[  64.100]                      reg = <0x00000000 0xd4010800 0x00000000 0x00000038>;
[  64.106]                      #address-cells = <0x00000001>;
[  64.110]                      #size-cells = <0x00000000>;
[  64.114]                      interrupt-parent = <0x0000001e>;
[  64.118]                      interrupts = <0x00000024>;
[  64.121]                      clocks = <0x00000003 0x0000005a>;
[  64.126]                      resets = <0x0000001d 0x0000001b>;
[  64.130]                      spacemit,dma-disable;
[  64.133]                      spacemit,i2c-master-code = [0e];
[  64.137]                      spacemit,i2c-clk-rate = <0x01e84800>;
[  64.142]                      spacemit,i2c-lcr = <0x082c469f>;
[  64.146]                      spacemit,i2c-wcr = <0x0000142a>;
[  64.150]                      spacemit,apb_clock = <0x03197500>;
[  64.155]                      power-domains = <0x00000020 0x00000000>;
[  64.159]                      cpuidle,pm-runtime,sleep;
[  64.163]                      interconnects = <0x00000022>;
[  64.167]                      interconnect-names = "dma-mem";
[  64.171]                      status = "okay";
[  64.174]                      pinctrl-names = "default";
[  64.177]                      pinctrl-0 = <0x0000002d>;
[  64.181]                      spacemit,i2c-fast-mode;
[  64.184]              };
[  64.186]              i2c@d4011000 {
[  64.188]                      compatible = "spacemit,k1x-i2c";
[  64.193]                      spacemit,adapter-id = <0x00000001>;
[  64.197]                      reg = <0x00000000 0xd4011000 0x00000000 0x00000038>;
[  64.203]                      #address-cells = <0x00000001>;
[  64.207]                      #size-cells = <0x00000000>;
[  64.211]                      interrupt-parent = <0x0000001e>;
[  64.215]                      interrupts = <0x00000025>;
[  64.218]                      clocks = <0x00000003 0x0000005b>;
[  64.223]                      resets = <0x0000001d 0x00000024>;
[  64.227]                      spacemit,dma-disable;
[  64.230]                      spacemit,i2c-master-code = [0e];
[  64.234]                      spacemit,i2c-clk-rate = <0x01e84800>;
[  64.239]                      spacemit,i2c-lcr = <0x082c469f>;
[  64.243]                      spacemit,i2c-wcr = <0x0000142a>;
[  64.247]                      spacemit,apb_clock = <0x03197500>;
[  64.252]                      power-domains = <0x00000020 0x00000000>;
[  64.256]                      cpuidle,pm-runtime,sleep;
[  64.260]                      interconnects = <0x00000022>;
[  64.264]                      interconnect-names = "dma-mem";
[  64.268]                      status = "disabled";
[  64.271]              };
[  64.273]              i2c@d4012000 {
[  64.275]                      compatible = "spacemit,k1x-i2c";
[  64.279]                      spacemit,adapter-id = <0x00000002>;
[  64.284]                      reg = <0x00000000 0xd4012000 0x00000000 0x00000038>;
[  64.290]                      #address-cells = <0x00000001>;
[  64.294]                      #size-cells = <0x00000000>;
[  64.297]                      interrupt-parent = <0x0000001e>;
[  64.301]                      interrupts = <0x00000026>;
[  64.305]                      clocks = <0x00000003 0x0000005c>;
[  64.309]                      resets = <0x0000001d 0x00000026>;
[  64.314]                      spacemit,dma-disable;
[  64.317]                      spacemit,i2c-master-code = [0e];
[  64.321]                      spacemit,i2c-clk-rate = <0x01e84800>;
[  64.326]                      spacemit,i2c-lcr = <0x082c469f>;
[  64.330]                      spacemit,i2c-wcr = <0x0000142a>;
[  64.334]                      spacemit,apb_clock = <0x03197500>;
[  64.338]                      power-domains = <0x00000020 0x00000000>;
[  64.343]                      cpuidle,pm-runtime,sleep;
[  64.347]                      interconnects = <0x00000022>;
[  64.351]                      interconnect-names = "dma-mem";
[  64.355]                      status = "okay";
[  64.357]                      pinctrl-names = "default";
[  64.361]                      pinctrl-0 = <0x0000002e>;
[  64.365]                      spacemit,i2c-fast-mode;
[  64.368]                      eeprom@50 {
[  64.370]                              compatible = "atmel,24c02";
[  64.374]                              reg = <0x00000050>;
[  64.377]                              #address-cells = <0x00000001>;
[  64.381]                              #size-cells = <0x00000001>;
[  64.385]                              power-domains = <0x00000020 0x00000008>;
[  64.390]                              status = "disabled";
[  64.393]                              mac_address0@0 {
[  64.396]                                      reg = <0x00000000 0x00000006>;
[  64.400]                                      phandle = <0x0000003c>;
[  64.404]                              };
[  64.406]                              mac_address1@6 {
[  64.408]                                      reg = <0x00000006 0x00000006>;
[  64.413]                                      phandle = <0x0000003f>;
[  64.416]                              };
[  64.418]                      };
[  64.419]                      es8326@19 {
[  64.422]                              compatible = "everest,es8326";
[  64.426]                              reg = <0x00000019>;
[  64.429]                              #sound-dai-cells = <0x00000000>;
[  64.433]                              interrupt-parent = <0x0000002f>;
[  64.437]                              interrupts = <0x0000007e 0x00000001>;
[  64.442]                              spk-ctl-gpio = <0x0000002f 0x0000007f 0x00000000>;
[  64.448]                              everest,mic1-src = [44];
[  64.452]                              everest,mic2-src = [66];
[  64.455]                              status = "okay";
[  64.458]                              phandle = <0x00000086>;
[  64.461]                      };
[  64.463]              };
[  64.464]              i2c@f0614000 {
[  64.467]                      compatible = "spacemit,k1x-i2c";
[  64.471]                      spacemit,adapter-id = <0x00000003>;
[  64.476]                      reg = <0x00000000 0xf0614000 0x00000000 0x00000038>;
[  64.481]                      #address-cells = <0x00000001>;
[  64.485]                      #size-cells = <0x00000000>;
[  64.489]                      interrupt-parent = <0x0000001e>;
[  64.493]                      interrupts = <0x00000027>;
[  64.497]                      clocks = <0x00000003 0x000000ab>;
[  64.501]                      resets = <0x0000001d 0x00000060>;
[  64.506]                      spacemit,dma-disable;
[  64.509]                      spacemit,i2c-master-code = [0e];
[  64.513]                      spacemit,i2c-clk-rate = <0x01e84800>;
[  64.518]                      spacemit,i2c-lcr = <0x082c469f>;
[  64.522]                      spacemit,i2c-wcr = <0x0000142a>;
[  64.526]                      spacemit,apb_clock = <0x03197500>;
[  64.530]                      power-domains = <0x00000020 0x00000000>;
[  64.535]                      cpuidle,pm-runtime,sleep;
[  64.539]                      interconnects = <0x00000022>;
[  64.543]                      interconnect-names = "dma-mem";
[  64.547]                      status = "disabled";
[  64.550]                      pinctrl-names = "default";
[  64.553]                      pinctrl-0 = <0x00000030>;
[  64.557]              };
[  64.558]              i2c@d4012800 {
[  64.561]                      compatible = "spacemit,k1x-i2c";
[  64.565]                      spacemit,adapter-id = <0x00000004>;
[  64.570]                      reg = <0x00000000 0xd4012800 0x00000000 0x00000038>;
[  64.575]                      #address-cells = <0x00000001>;
[  64.579]                      #size-cells = <0x00000000>;
[  64.583]                      interrupt-parent = <0x0000001e>;
[  64.587]                      interrupts = <0x00000028>;
[  64.591]                      clocks = <0x00000003 0x0000005d>;
[  64.595]                      resets = <0x0000001d 0x00000027>;
[  64.599]                      spacemit,dma-disable;
[  64.603]                      spacemit,i2c-master-code = [0e];
[  64.607]                      spacemit,i2c-clk-rate = <0x01e84800>;
[  64.611]                      spacemit,i2c-lcr = <0x082c469f>;
[  64.616]                      spacemit,i2c-wcr = <0x0000142a>;
[  64.620]                      spacemit,apb_clock = <0x03197500>;
[  64.624]                      power-domains = <0x00000020 0x00000000>;
[  64.629]                      cpuidle,pm-runtime,sleep;
[  64.633]                      interconnects = <0x00000022>;
[  64.636]                      interconnect-names = "dma-mem";
[  64.641]                      status = "disabled";
[  64.644]                      pinctrl-names = "default";
[  64.647]                      pinctrl-0 = <0x00000031>;
[  64.651]              };
[  64.652]              i2c@d4013800 {
[  64.655]                      compatible = "spacemit,k1x-i2c";
[  64.659]                      spacemit,adapter-id = <0x00000005>;
[  64.663]                      reg = <0x00000000 0xd4013800 0x00000000 0x00000038>;
[  64.669]                      #address-cells = <0x00000001>;
[  64.673]                      #size-cells = <0x00000000>;
[  64.677]                      interrupt-parent = <0x0000001e>;
[  64.681]                      interrupts = <0x00000029>;
[  64.685]                      clocks = <0x00000003 0x0000005e>;
[  64.689]                      resets = <0x0000001d 0x00000028>;
[  64.693]                      spacemit,dma-disable;
[  64.697]                      spacemit,i2c-master-code = [0e];
[  64.701]                      spacemit,i2c-clk-rate = <0x01e84800>;
[  64.705]                      spacemit,i2c-lcr = <0x082c469f>;
[  64.710]                      spacemit,i2c-wcr = <0x0000142a>;
[  64.714]                      spacemit,apb_clock = <0x03197500>;
[  64.718]                      power-domains = <0x00000020 0x00000000>;
[  64.723]                      cpuidle,pm-runtime,sleep;
[  64.726]                      interconnects = <0x00000022>;
[  64.730]                      interconnect-names = "dma-mem";
[  64.734]                      status = "disabled";
[  64.738]              };
[  64.739]              i2c@d4018800 {
[  64.742]                      compatible = "spacemit,k1x-i2c";
[  64.746]                      spacemit,adapter-id = <0x00000006>;
[  64.750]                      reg = <0x00000000 0xd4018800 0x00000000 0x00000038>;
[  64.756]                      #address-cells = <0x00000001>;
[  64.760]                      #size-cells = <0x00000000>;
[  64.764]                      interrupt-parent = <0x0000001e>;
[  64.768]                      interrupts = <0x00000046>;
[  64.772]                      clocks = <0x00000003 0x0000005f>;
[  64.776]                      resets = <0x0000001d 0x00000029>;
[  64.780]                      spacemit,dma-disable;
[  64.783]                      spacemit,i2c-master-code = [0e];
[  64.787]                      spacemit,i2c-clk-rate = <0x01e84800>;
[  64.792]                      spacemit,i2c-lcr = <0x082c469f>;
[  64.796]                      spacemit,i2c-wcr = <0x0000142a>;
[  64.800]                      spacemit,apb_clock = <0x03197500>;
[  64.805]                      power-domains = <0x00000020 0x00000000>;
[  64.810]                      cpuidle,pm-runtime,sleep;
[  64.813]                      interconnects = <0x00000022>;
[  64.817]                      interconnect-names = "dma-mem";
[  64.821]                      status = "disabled";
[  64.824]                      pinctrl-names = "default";
[  64.828]                      pinctrl-0 = <0x00000032>;
[  64.831]                      gt9xx@5d {
[  64.834]                              compatible = "goodix,gt9xx";
[  64.838]                              reg = <0x0000005d>;
[  64.841]                              reset-gpios = <0x0000002f 0x00000072 0x00000000>;
[  64.846]                              irq-gpios = <0x0000002f 0x0000003a 0x00000000>;
[  64.853]                              irq-flags = <0x00000002>;
[  64.857]                              touchscreen-max-id = <0x0000000b>;
[  64.861]                              touchscreen-size-x = <0x000004b0>;
[  64.866]                              touchscreen-size-y = <0x00000780>;
[  64.870]                              touchscreen-max-w = <0x00000200>;
[  64.875]                              touchscreen-max-p = <0x00000200>;
[  64.879]                              goodix,int-sync = <0x00000001>;
[  64.883]                              status = "disabled";
[  64.886]                      };
[  64.888]              };
[  64.889]              i2c@d401d000 {
[  64.892]                      compatible = "spacemit,k1x-i2c";
[  64.896]                      spacemit,adapter-id = <0x00000007>;
[  64.900]                      reg = <0x00000000 0xd401d000 0x00000000 0x00000038>;
[  64.906]                      #address-cells = <0x00000001>;
[  64.910]                      #size-cells = <0x00000000>;
[  64.914]                      interrupt-parent = <0x0000001e>;
[  64.918]                      interrupts = <0x00000012>;
[  64.922]                      clocks = <0x00000003 0x00000060>;
[  64.926]                      resets = <0x0000001d 0x0000002a>;
[  64.930]                      spacemit,dma-disable;
[  64.934]                      spacemit,i2c-master-code = [0e];
[  64.938]                      spacemit,i2c-clk-rate = <0x01e84800>;
[  64.942]                      spacemit,i2c-lcr = <0x082c469f>;
[  64.947]                      spacemit,i2c-wcr = <0x0000142a>;
[  64.951]                      spacemit,apb_clock = <0x03197500>;
[  64.955]                      power-domains = <0x00000020 0x00000000>;
[  64.960]                      cpuidle,pm-runtime,sleep;
[  64.964]                      interconnects = <0x00000022>;
[  64.967]                      interconnect-names = "dma-mem";
[  64.972]                      status = "disabled";
[  64.975]                      pinctrl-names = "default";
[  64.978]                      pinctrl-0 = <0x00000033>;
[  64.982]              };
[  64.983]              i2c@d401d800 {
[  64.986]                      compatible = "spacemit,k1x-i2c";
[  64.990]                      spacemit,adapter-id = <0x00000008>;
[  64.994]                      reg = <0x00000000 0xd401d800 0x00000000 0x00000038>;
[  65.000]                      #address-cells = <0x00000001>;
[  65.004]                      #size-cells = <0x00000000>;
[  65.008]                      interrupt-parent = <0x0000001e>;
[  65.012]                      interrupts = <0x00000013>;
[  65.016]                      clocks = <0x00000003 0x00000061>;
[  65.020]                      resets = <0x0000001d 0x0000002b>;
[  65.024]                      spacemit,dma-disable;
[  65.028]                      spacemit,i2c-master-code = [0e];
[  65.032]                      spacemit,i2c-clk-rate = <0x01e84800>;
[  65.036]                      spacemit,i2c-lcr = <0x082c469f>;
[  65.041]                      spacemit,i2c-wcr = <0x0000142a>;
[  65.045]                      spacemit,apb_clock = <0x03197500>;
[  65.049]                      power-domains = <0x00000020 0x00000000>;
[  65.054]                      cpuidle,pm-runtime,sleep;
[  65.057]                      interconnects = <0x00000022>;
[  65.061]                      interconnect-names = "dma-mem";
[  65.065]                      status = "okay";
[  65.068]                      pinctrl-names = "default";
[  65.072]                      pinctrl-0 = <0x00000034>;
[  65.075]                      spm8821@41 {
[  65.078]                              compatible = "spacemit,spm8821";
[  65.082]                              reg = <0x00000041>;
[  65.085]                              interrupt-parent = <0x0000001e>;
[  65.089]                              interrupts = <0x00000040>;
[  65.093]                              status = "okay";
[  65.096]                              vcc_sys-supply = <0x00000035>;
[  65.100]                              dcdc5-supply = <0x00000036>;
[  65.104]                              regulators {
[  65.107]                                      compatible = "pmic,regulator,spm8821";
[  65.111]                                      DCDC_REG1 {
[  65.114]                                              regulator-name = "dcdc1";
[  65.118]                                              regulator-min-microvolt = <0x0007a120>;
[  65.123]                                              regulator-max-microvolt = <0x0034a490>;
[  65.128]                                              regulator-ramp-delay = <0x00001388>;
[  65.133]                                              regulator-always-on;
[  65.136]                                              phandle = <0x00000002>;
[  65.140]                                              regulator-state-mem {
[  65.143]                                                      regulator-off-in-suspend;
[  65.147]                                                      regulator-suspend-microvolt = <0x0009eb10>;
[  65.152]                                              };
[  65.154]                                      };
[  65.156]                                      DCDC_REG2 {
[  65.159]                                              regulator-name = "dcdc2";
[  65.162]                                              regulator-min-microvolt = <0x0007a120>;
[  65.167]                                              regulator-max-microvolt = <0x0034a490>;
[  65.172]                                              regulator-ramp-delay = <0x00001388>;
[  65.177]                                              regulator-always-on;
[  65.181]                                      };
[  65.182]                                      DCDC_REG3 {
[  65.185]                                              regulator-name = "dcdc3";
[  65.189]                                              regulator-min-microvolt = <0x0007a120>;
[  65.194]                                              regulator-max-microvolt = <0x001b7740>;
[  65.199]                                              regulator-ramp-delay = <0x00001388>;
[  65.204]                                              regulator-always-on;
[  65.207]                                              phandle = <0x0000004d>;
[  65.211]                                      };
[  65.212]                                      DCDC_REG4 {
[  65.215]                                              regulator-name = "dcdc4";
[  65.219]                                              regulator-min-microvolt = <0x0007a120>;
[  65.224]                                              regulator-max-microvolt = <0x00325aa0>;
[  65.229]                                              regulator-ramp-delay = <0x00001388>;
[  65.233]                                              regulator-always-on;
[  65.237]                                              phandle = <0x0000004a>;
[  65.241]                                              regulator-state-mem {
[  65.244]                                                      regulator-off-in-suspend;
[  65.248]                                                      regulator-suspend-microvolt = <0x00325aa0>;
[  65.253]                                              };
[  65.255]                                      };
[  65.257]                                      DCDC_REG5 {
[  65.259]                                              regulator-name = "dcdc5";
[  65.263]                                              regulator-min-microvolt = <0x0007a120>;
[  65.268]                                              regulator-max-microvolt = <0x0034a490>;
[  65.273]                                              regulator-ramp-delay = <0x00001388>;
[  65.278]                                              regulator-always-on;
[  65.281]                                              phandle = <0x00000036>;
[  65.285]                                      };
[  65.287]                                      DCDC_REG6 {
[  65.289]                                              regulator-name = "dcdc6";
[  65.293]                                              regulator-min-microvolt = <0x0007a120>;
[  65.298]                                              regulator-max-microvolt = <0x0034a490>;
[  65.303]                                              regulator-ramp-delay = <0x00001388>;
[  65.308]                                              regulator-always-on;
[  65.311]                                      };
[  65.313]                                      LDO_REG1 {
[  65.316]                                              regulator-name = "ldo1";
[  65.319]                                              regulator-min-microvolt = <0x0007a120>;
[  65.324]                                              regulator-max-microvolt = <0x0033e140>;
[  65.329]                                              regulator-boot-on;
[  65.333]                                              phandle = <0x0000004b>;
[  65.336]                                              regulator-state-mem {
[  65.340]                                                      regulator-off-in-suspend;
[  65.344]                                                      regulator-suspend-microvolt = <0x0007a120>;
[  65.349]                                              };
[  65.351]                                      };
[  65.353]                                      LDO_REG2 {
[  65.355]                                              regulator-name = "ldo2";
[  65.359]                                              regulator-min-microvolt = <0x0007a120>;
[  65.364]                                              regulator-max-microvolt = <0x0033e140>;
[  65.369]                                              phandle = <0x00000079>;
[  65.373]                                              regulator-state-mem {
[  65.376]                                                      regulator-off-in-suspend;
[  65.380]                                                      regulator-suspend-microvolt = <0x0007a120>;
[  65.385]                                              };
[  65.387]                                      };
[  65.389]                                      LDO_REG3 {
[  65.391]                                              regulator-name = "ldo3";
[  65.395]                                              regulator-min-microvolt = <0x0007a120>;
[  65.400]                                              regulator-max-microvolt = <0x0033e140>;
[  65.405]                                              phandle = <0x00000078>;
[  65.409]                                              regulator-state-mem {
[  65.412]                                                      regulator-off-in-suspend;
[  65.416]                                                      regulator-suspend-microvolt = <0x0007a120>;
[  65.422]                                              };
[  65.424]                                      };
[  65.425]                                      LDO_REG4 {
[  65.428]                                              regulator-name = "ldo4";
[  65.431]                                              regulator-min-microvolt = <0x0007a120>;
[  65.436]                                              regulator-max-microvolt = <0x0033e140>;
[  65.441]                                              regulator-state-mem {
[  65.445]                                                      regulator-off-in-suspend;
[  65.449]                                                      regulator-suspend-microvolt = <0x0007a120>;
[  65.454]                                              };
[  65.456]                                      };
[  65.458]                                      LDO_REG5 {
[  65.460]                                              regulator-name = "ldo5";
[  65.464]                                              regulator-min-microvolt = <0x0007a120>;
[  65.469]                                              regulator-max-microvolt = <0x0033e140>;
[  65.474]                                              regulator-boot-on;
[  65.477]                                              phandle = <0x00000070>;
[  65.481]                                              regulator-state-mem {
[  65.484]                                                      regulator-off-in-suspend;
[  65.488]                                                      regulator-suspend-microvolt = <0x0007a120>;
[  65.494]                                              };
[  65.496]                                      };
[  65.497]                                      LDO_REG6 {
[  65.500]                                              regulator-name = "ldo6";
[  65.504]                                              regulator-min-microvolt = <0x0007a120>;
[  65.509]                                              regulator-max-microvolt = <0x0033e140>;
[  65.514]                                              phandle = <0x0000007b>;
[  65.517]                                              regulator-state-mem {
[  65.521]                                                      regulator-off-in-suspend;
[  65.525]                                                      regulator-suspend-microvolt = <0x0007a120>;
[  65.530]                                              };
[  65.532]                                      };
[  65.534]                                      LDO_REG7 {
[  65.536]                                              regulator-name = "ldo7";
[  65.540]                                              regulator-min-microvolt = <0x0007a120>;
[  65.545]                                              regulator-max-microvolt = <0x0033e140>;
[  65.550]                                              phandle = <0x0000007a>;
[  65.554]                                              regulator-state-mem {
[  65.557]                                                      regulator-off-in-suspend;
[  65.561]                                                      regulator-suspend-microvolt = <0x0007a120>;
[  65.566]                                              };
[  65.568]                                      };
[  65.570]                                      LDO_REG8 {
[  65.572]                                              regulator-name = "ldo8";
[  65.576]                                              regulator-min-microvolt = <0x0007a120>;
[  65.581]                                              regulator-max-microvolt = <0x0033e140>;
[  65.586]                                              regulator-always-on;
[  65.590]                                      };
[  65.591]                                      LDO_REG9 {
[  65.594]                                              regulator-name = "ldo9";
[  65.597]                                              regulator-min-microvolt = <0x0007a120>;
[  65.602]                                              regulator-max-microvolt = <0x0033e140>;
[  65.608]                                      };
[  65.609]                                      LDO_REG10 {
[  65.612]                                              regulator-name = "ldo10";
[  65.616]                                              regulator-min-microvolt = <0x0007a120>;
[  65.621]                                              regulator-max-microvolt = <0x0033e140>;
[  65.626]                                              regulator-always-on;
[  65.629]                                      };
[  65.631]                                      LDO_REG11 {
[  65.633]                                              regulator-name = "ldo11";
[  65.637]                                              regulator-min-microvolt = <0x0007a120>;
[  65.642]                                              regulator-max-microvolt = <0x0033e140>;
[  65.647]                                      };
[  65.649]                                      SWITCH_REG1 {
[  65.652]                                              regulator-name = "switch1";
[  65.656]                                      };
[  65.657]                              };
[  65.659]                              pinctrl {
[  65.661]                                      compatible = "pmic,pinctrl,spm8821";
[  65.666]                                      gpio-controller;
[  65.669]                                      #gpio-cells = <0x00000002>;
[  65.673]                                      spacemit,npins = <0x00000006>;
[  65.677]                              };
[  65.679]                              key {
[  65.681]                                      compatible = "pmic,pwrkey,spm8821";
[  65.685]                              };
[  65.687]                              rtc {
[  65.689]                                      compatible = "pmic,rtc,spm8821";
[  65.693]                              };
[  65.695]                              adc {
[  65.697]                                      compatible = "pmic,adc,spm8821";
[  65.701]                              };
[  65.703]                      };
[  65.704]              };
[  65.706]              ri2c@c0887000 {
[  65.708]                      compatible = "spacemit,k1x-i2c-rcpu";
[  65.713]                      spacemit,adapter-id = <0x00000009>;
[  65.717]                      reg = <0x00000000 0xc0887000 0x00000000 0x00000038>;
[  65.723]                      #address-cells = <0x00000001>;
[  65.727]                      #size-cells = <0x00000000>;
[  65.731]                      clocks = <0x00000003 0x000000ba>;
[  65.735]                      resets = <0x0000001d 0x00000067>;
[  65.739]                      rcpu-i2c;
[  65.742]                      spacemit,dma-disable;
[  65.745]                      spacemit,i2c-master-code = [0e];
[  65.749]                      spacemit,i2c-clk-rate = <0x01e84800>;
[  65.754]                      spacemit,i2c-lcr = <0x082c469f>;
[  65.758]                      spacemit,i2c-wcr = <0x0000142a>;
[  65.762]                      spacemit,apb_clock = <0x03197500>;
[  65.766]                      power-domains = <0x00000020 0x00000000>;
[  65.771]                      cpuidle,pm-runtime,sleep;
[  65.775]                      interconnects = <0x00000022>;
[  65.779]                      interconnect-names = "dma-mem";
[  65.783]                      status = "okay";
[  65.785]              };
[  65.787]              pwm@d401a000 {
[  65.789]                      compatible = "spacemit,k1x-pwm";
[  65.794]                      reg = <0x00000000 0xd401a000 0x00000000 0x00000010>;
[  65.799]                      #pwm-cells = <0x00000001>;
[  65.803]                      clocks = <0x00000003 0x00000044>;
[  65.807]                      resets = <0x0000001d 0x00000004>;
[  65.812]                      k1x,pwm-disable-fd;
[  65.815]                      status = "disabled";
[  65.818]              };
[  65.819]              pwm@d401a400 {
[  65.822]                      compatible = "spacemit,k1x-pwm";
[  65.826]                      reg = <0x00000000 0xd401a400 0x00000000 0x00000010>;
[  65.832]                      #pwm-cells = <0x00000001>;
[  65.835]                      clocks = <0x00000003 0x00000045>;
[  65.840]                      resets = <0x0000001d 0x00000005>;
[  65.844]                      k1x,pwm-disable-fd;
[  65.847]                      status = "disabled";
[  65.853]              };
[  65.853]              pwm@d401a800 {
[  65.855]                      compatible = "spacemit,k1x-pwm";
[  65.860]                      reg = <0x00000000 0xd401a800 0x00000000 0x00000010>;
[  65.866]                      #pwm-cells = <0x00000001>;
[  65.869]                      clocks = <0x00000003 0x00000046>;
[  65.873]                      resets = <0x0000001d 0x00000006>;
[  65.878]                      k1x,pwm-disable-fd;
[  65.881]                      status = "disabled";
[  65.884]              };
[  65.885]              pwm@d401ac00 {
[  65.888]                      compatible = "spacemit,k1x-pwm";
[  65.892]                      reg = <0x00000000 0xd401ac00 0x00000000 0x00000010>;
[  65.898]                      #pwm-cells = <0x00000001>;
[  65.902]                      clocks = <0x00000003 0x00000047>;
[  65.906]                      resets = <0x0000001d 0x00000007>;
[  65.910]                      k1x,pwm-disable-fd;
[  65.913]                      status = "disabled";
[  65.916]              };
[  65.918]              pwm@d401b000 {
[  65.920]                      compatible = "spacemit,k1x-pwm";
[  65.924]                      reg = <0x00000000 0xd401b000 0x00000000 0x00000010>;
[  65.930]                      #pwm-cells = <0x00000001>;
[  65.934]                      clocks = <0x00000003 0x00000048>;
[  65.938]                      resets = <0x0000001d 0x00000008>;
[  65.942]                      k1x,pwm-disable-fd;
[  65.945]                      status = "disabled";
[  65.949]              };
[  65.950]              pwm@d401b400 {
[  65.953]                      compatible = "spacemit,k1x-pwm";
[  65.957]                      reg = <0x00000000 0xd401b400 0x00000000 0x00000010>;
[  65.963]                      #pwm-cells = <0x00000001>;
[  65.966]                      clocks = <0x00000003 0x00000049>;
[  65.971]                      resets = <0x0000001d 0x00000009>;
[  65.975]                      k1x,pwm-disable-fd;
[  65.978]                      status = "disabled";
[  65.981]              };
[  65.982]              pwm@d401b800 {
[  65.985]                      compatible = "spacemit,k1x-pwm";
[  65.989]                      reg = <0x00000000 0xd401b800 0x00000000 0x00000010>;
[  65.995]                      #pwm-cells = <0x00000001>;
[  65.999]                      clocks = <0x00000003 0x0000004a>;
[  66.003]                      resets = <0x0000001d 0x0000000a>;
[  66.007]                      k1x,pwm-disable-fd;
[  66.010]                      status = "disabled";
[  66.013]              };
[  66.015]              pwm@d401bc00 {
[  66.017]                      compatible = "spacemit,k1x-pwm";
[  66.022]                      reg = <0x00000000 0xd401bc00 0x00000000 0x00000010>;
[  66.027]                      #pwm-cells = <0x00000001>;
[  66.031]                      clocks = <0x00000003 0x0000004b>;
[  66.035]                      resets = <0x0000001d 0x0000000b>;
[  66.040]                      k1x,pwm-disable-fd;
[  66.043]                      status = "disabled";
[  66.046]              };
[  66.047]              pwm@d4020000 {
[  66.050]                      compatible = "spacemit,k1x-pwm";
[  66.054]                      reg = <0x00000000 0xd4020000 0x00000000 0x00000010>;
[  66.060]                      #pwm-cells = <0x00000001>;
[  66.063]                      clocks = <0x00000003 0x0000004c>;
[  66.068]                      resets = <0x0000001d 0x0000000c>;
[  66.072]                      k1x,pwm-disable-fd;
[  66.075]                      status = "disabled";
[  66.078]              };
[  66.080]              pwm@d4020400 {
[  66.082]                      compatible = "spacemit,k1x-pwm";
[  66.086]                      reg = <0x00000000 0xd4020400 0x00000000 0x00000010>;
[  66.092]                      #pwm-cells = <0x00000001>;
[  66.096]                      clocks = <0x00000003 0x0000004d>;
[  66.100]                      resets = <0x0000001d 0x0000000d>;
[  66.104]                      k1x,pwm-disable-fd;
[  66.107]                      status = "disabled";
[  66.110]              };
[  66.112]              pwm@d4020800 {
[  66.114]                      compatible = "spacemit,k1x-pwm";
[  66.119]                      reg = <0x00000000 0xd4020800 0x00000000 0x00000010>;
[  66.125]                      #pwm-cells = <0x00000001>;
[  66.128]                      clocks = <0x00000003 0x0000004e>;
[  66.132]                      resets = <0x0000001d 0x0000000e>;
[  66.137]                      k1x,pwm-disable-fd;
[  66.140]                      status = "disabled";
[  66.143]              };
[  66.144]              pwm@d4020c00 {
[  66.147]                      compatible = "spacemit,k1x-pwm";
[  66.151]                      reg = <0x00000000 0xd4020c00 0x00000000 0x00000010>;
[  66.157]                      #pwm-cells = <0x00000001>;
[  66.161]                      clocks = <0x00000003 0x0000004f>;
[  66.165]                      resets = <0x0000001d 0x0000000f>;
[  66.169]                      k1x,pwm-disable-fd;
[  66.172]                      status = "disabled";
[  66.175]              };
[  66.177]              pwm@d4021000 {
[  66.179]                      compatible = "spacemit,k1x-pwm";
[  66.183]                      reg = <0x00000000 0xd4021000 0x00000000 0x00000010>;
[  66.189]                      #pwm-cells = <0x00000001>;
[  66.193]                      clocks = <0x00000003 0x00000050>;
[  66.197]                      resets = <0x0000001d 0x00000010>;
[  66.201]                      k1x,pwm-disable-fd;
[  66.205]                      status = "disabled";
[  66.208]              };
[  66.209]              pwm@d4021400 {
[  66.212]                      compatible = "spacemit,k1x-pwm";
[  66.216]                      reg = <0x00000000 0xd4021400 0x00000000 0x00000010>;
[  66.222]                      #pwm-cells = <0x00000001>;
[  66.225]                      clocks = <0x00000003 0x00000051>;
[  66.230]                      resets = <0x0000001d 0x00000011>;
[  66.234]                      k1x,pwm-disable-fd;
[  66.237]                      status = "disabled";
[  66.240]              };
[  66.241]              pwm@d4021800 {
[  66.244]                      compatible = "spacemit,k1x-pwm";
[  66.248]                      reg = <0x00000000 0xd4021800 0x00000000 0x00000010>;
[  66.254]                      #pwm-cells = <0x00000001>;
[  66.258]                      clocks = <0x00000003 0x00000052>;
[  66.262]                      resets = <0x0000001d 0x00000012>;
[  66.266]                      k1x,pwm-disable-fd;
[  66.269]                      status = "okay";
[  66.272]                      pinctrl-names = "default";
[  66.276]                      pinctrl-0 = <0x00000037>;
[  66.279]                      phandle = <0x00000063>;
[  66.283]              };
[  66.284]              pwm@d4021c00 {
[  66.287]                      compatible = "spacemit,k1x-pwm";
[  66.291]                      reg = <0x00000000 0xd4021c00 0x00000000 0x00000010>;
[  66.297]                      #pwm-cells = <0x00000001>;
[  66.300]                      clocks = <0x00000003 0x00000053>;
[  66.305]                      resets = <0x0000001d 0x00000013>;
[  66.309]                      k1x,pwm-disable-fd;
[  66.312]                      status = "disabled";
[  66.315]              };
[  66.316]              pwm@d4022000 {
[  66.319]                      compatible = "spacemit,k1x-pwm";
[  66.323]                      reg = <0x00000000 0xd4022000 0x00000000 0x00000010>;
[  66.329]                      #pwm-cells = <0x00000001>;
[  66.333]                      clocks = <0x00000003 0x00000054>;
[  66.337]                      resets = <0x0000001d 0x00000014>;
[  66.341]                      k1x,pwm-disable-fd;
[  66.344]                      status = "disabled";
[  66.347]              };
[  66.349]              pwm@d4022400 {
[  66.351]                      compatible = "spacemit,k1x-pwm";
[  66.356]                      reg = <0x00000000 0xd4022400 0x00000000 0x00000010>;
[  66.361]                      #pwm-cells = <0x00000001>;
[  66.365]                      clocks = <0x00000003 0x00000055>;
[  66.369]                      resets = <0x0000001d 0x00000015>;
[  66.374]                      k1x,pwm-disable-fd;
[  66.377]                      status = "disabled";
[  66.380]              };
[  66.381]              pwm@d4022800 {
[  66.384]                      compatible = "spacemit,k1x-pwm";
[  66.388]                      reg = <0x00000000 0xd4022800 0x00000000 0x00000010>;
[  66.394]                      #pwm-cells = <0x00000001>;
[  66.397]                      clocks = <0x00000003 0x00000056>;
[  66.402]                      resets = <0x0000001d 0x00000016>;
[  66.406]                      k1x,pwm-disable-fd;
[  66.409]                      status = "disabled";
[  66.412]              };
[  66.414]              pwm@d4022c00 {
[  66.416]                      compatible = "spacemit,k1x-pwm";
[  66.420]                      reg = <0x00000000 0xd4022c00 0x00000000 0x00000010>;
[  66.426]                      #pwm-cells = <0x00000001>;
[  66.430]                      clocks = <0x00000003 0x00000057>;
[  66.434]                      resets = <0x0000001d 0x00000017>;
[  66.438]                      k1x,pwm-disable-fd;
[  66.441]                      status = "disabled";
[  66.445]              };
[  66.446]              pwm@c0888100 {
[  66.449]                      compatible = "spacemit,k1x-pwm";
[  66.453]                      reg = <0x00000000 0xc0888100 0x00000000 0x00000010>;
[  66.459]                      #pwm-cells = <0x00000001>;
[  66.462]                      clocks = <0x00000003 0x000000ca>;
[  66.466]                      resets = <0x0000001d 0x0000006c>;
[  66.471]                      k1x,pwm-disable-fd;
[  66.474]                      rcpu-pwm;
[  66.476]                      status = "disabled";
[  66.479]              };
[  66.481]              pwm@c0888200 {
[  66.483]                      compatible = "spacemit,k1x-pwm";
[  66.487]                      reg = <0x00000000 0xc0888200 0x00000000 0x00000010>;
[  66.493]                      #pwm-cells = <0x00000001>;
[  66.497]                      clocks = <0x00000003 0x000000cb>;
[  66.501]                      resets = <0x0000001d 0x0000006d>;
[  66.505]                      k1x,pwm-disable-fd;
[  66.508]                      rcpu-pwm;
[  66.510]                      status = "disabled";
[  66.514]              };
[  66.515]              pwm@c0888300 {
[  66.518]                      compatible = "spacemit,k1x-pwm";
[  66.522]                      reg = <0x00000000 0xc0888300 0x00000000 0x00000010>;
[  66.528]                      #pwm-cells = <0x00000001>;
[  66.531]                      clocks = <0x00000003 0x000000cc>;
[  66.536]                      resets = <0x0000001d 0x0000006e>;
[  66.540]                      k1x,pwm-disable-fd;
[  66.543]                      rcpu-pwm;
[  66.545]                      status = "okay";
[  66.548]                      pinctrl-names = "default";
[  66.551]                      pinctrl-0 = <0x00000038>;
[  66.555]                      phandle = <0x00000089>;
[  66.558]              };
[  66.560]              pwm@c0888400 {
[  66.562]                      compatible = "spacemit,k1x-pwm";
[  66.567]                      reg = <0x00000000 0xc0888400 0x00000000 0x00000010>;
[  66.572]                      #pwm-cells = <0x00000001>;
[  66.576]                      clocks = <0x00000003 0x000000cd>;
[  66.580]                      resets = <0x0000001d 0x0000006f>;
[  66.585]                      k1x,pwm-disable-fd;
[  66.588]                      rcpu-pwm;
[  66.590]                      status = "disabled";
[  66.593]              };
[  66.594]              pwm@c0888500 {
[  66.597]                      compatible = "spacemit,k1x-pwm";
[  66.601]                      reg = <0x00000000 0xc0888500 0x00000000 0x00000010>;
[  66.607]                      #pwm-cells = <0x00000001>;
[  66.611]                      clocks = <0x00000003 0x000000ce>;
[  66.615]                      resets = <0x0000001d 0x00000070>;
[  66.619]                      k1x,pwm-disable-fd;
[  66.622]                      rcpu-pwm;
[  66.624]                      status = "disabled";
[  66.628]              };
[  66.629]              pwm@c0888600 {
[  66.631]                      compatible = "spacemit,k1x-pwm";
[  66.636]                      reg = <0x00000000 0xc0888600 0x00000000 0x00000010>;
[  66.642]                      #pwm-cells = <0x00000001>;
[  66.645]                      clocks = <0x00000003 0x000000cf>;
[  66.649]                      resets = <0x0000001d 0x00000071>;
[  66.654]                      k1x,pwm-disable-fd;
[  66.657]                      rcpu-pwm;
[  66.659]                      status = "disabled";
[  66.662]              };
[  66.664]              pwm@c0888700 {
[  66.666]                      compatible = "spacemit,k1x-pwm";
[  66.670]                      reg = <0x00000000 0xc0888700 0x00000000 0x00000010>;
[  66.676]                      #pwm-cells = <0x00000001>;
[  66.680]                      clocks = <0x00000003 0x000000d0>;
[  66.684]                      resets = <0x0000001d 0x00000072>;
[  66.688]                      k1x,pwm-disable-fd;
[  66.691]                      rcpu-pwm;
[  66.693]                      status = "disabled";
[  66.697]              };
[  66.698]              pwm@c0888800 {
[  66.701]                      compatible = "spacemit,k1x-pwm";
[  66.705]                      reg = <0x00000000 0xc0888800 0x00000000 0x00000010>;
[  66.711]                      #pwm-cells = <0x00000001>;
[  66.714]                      clocks = <0x00000003 0x000000d1>;
[  66.719]                      resets = <0x0000001d 0x00000073>;
[  66.723]                      k1x,pwm-disable-fd;
[  66.726]                      rcpu-pwm;
[  66.728]                      status = "disabled";
[  66.731]              };
[  66.733]              pwm@c0888900 {
[  66.735]                      compatible = "spacemit,k1x-pwm";
[  66.739]                      reg = <0x00000000 0xc0888900 0x00000000 0x00000010>;
[  66.745]                      #pwm-cells = <0x00000001>;
[  66.749]                      clocks = <0x00000003 0x000000d2>;
[  66.753]                      resets = <0x0000001d 0x00000074>;
[  66.757]                      k1x,pwm-disable-fd;
[  66.760]                      rcpu-pwm;
[  66.763]                      status = "disabled";
[  66.766]              };
[  66.767]              pwm@c0888a00 {
[  66.770]                      compatible = "spacemit,k1x-pwm";
[  66.774]                      reg = <0x00000000 0xc0888a00 0x00000000 0x00000010>;
[  66.780]                      #pwm-cells = <0x00000001>;
[  66.783]                      clocks = <0x00000003 0x000000d3>;
[  66.788]                      resets = <0x0000001d 0x00000075>;
[  66.792]                      k1x,pwm-disable-fd;
[  66.795]                      rcpu-pwm;
[  66.797]                      status = "disabled";
[  66.800]              };
[  66.802]              irc-rx@d4017f00 {
[  66.805]                      compatible = "spacemit,k1x-irc";
[  66.809]                      reg = <0x00000000 0xd4017f00 0x00000000 0x00000100>;
[  66.815]                      interrupts = <0x00000045>;
[  66.818]                      interrupt-parent = <0x0000001e>;
[  66.822]                      clocks = <0x00000003 0x00000069>;
[  66.827]                      resets = <0x0000001d 0x00000023>;
[  66.831]                      clock-frequency = <0x061a8000>;
[  66.835]                      status = "disabled";
[  66.838]              };
[  66.840]              irc-rx@c088e000 {
[  66.842]                      compatible = "spacemit,k1x-rirc";
[  66.847]                      reg = <0x00000000 0xc088e000 0x00000000 0x00000100>;
[  66.857]                      clocks = <0x00000003 0x000000bc>;
[  66.858]                      resets = <0x0000001d 0x00000069>;
[  66.862]                      clock-frequency = <0x01d4c000>;
[  66.866]                      rcpu-ir;
[  66.868]                      status = "disabled";
[  66.872]              };
[  66.873]              ddraxi_mon@c0058500 {
[  66.876]                      compatible = "spacemit,ddraxi-mon";
[  66.881]                      reg = <0x00000000 0xc0058500 0x00000000 0x00000080>;
[  66.887]                      status = "ok";
[  66.889]              };
[  66.891]              timer@d4014000 {
[  66.893]                      compatible = "spacemit,soc-timer";
[  66.898]                      reg = <0x00000000 0xd4014000 0x00000000 0x000000c8>;
[  66.904]                      spacemit,timer-id = <0x00000000>;
[  66.908]                      spacemit,timer-fastclk-frequency = "", "�P";
[  66.913]                      spacemit,timer-apb-frequency = <0x03197500>;
[  66.918]                      spacemit,timer-frequency = "", "�P";
[  66.923]                      clocks = <0x00000003 0x00000062>;
[  66.927]                      resets = <0x0000001d 0x0000001c>;
[  66.931]                      status = "ok";
[  66.934]                      counter0 {
[  66.936]                              compatible = "spacemit,timer-match";
[  66.941]                              interrupts = <0x00000017>;
[  66.944]                              interrupt-parent = <0x0000001e>;
[  66.949]                              spacemit,timer-broadcast;
[  66.952]                              spacemit,timer-counter-id = <0x00000000>;
[  66.957]                              status = "ok";
[  66.960]                      };
[  66.962]              };
[  66.963]              timer@d4016000 {
[  66.966]                      compatible = "spacemit,soc-timer";
[  66.970]                      reg = <0x00000000 0xd4016000 0x00000000 0x000000c8>;
[  66.976]                      spacemit,timer-id = <0x00000001>;
[  66.980]                      spacemit,timer-fastclk-frequency = "", "�P";
[  66.985]                      spacemit,timer-apb-frequency = <0x03197500>;
[  66.991]                      spacemit,timer-frequency = "", "�P";
[  66.995]                      clocks = <0x00000003 0x00000063>;
[  66.999]                      resets = <0x0000001d 0x0000001e>;
[  67.004]                      status = "disabled";
[  67.007]                      counter0 {
[  67.009]                              compatible = "spacemit,timer-match";
[  67.014]                              interrupts = <0x0000001a>;
[  67.017]                              interrupt-parent = <0x0000001e>;
[  67.022]                              spacemit,timer-counter-id = <0x00000000>;
[  67.027]                              status = "disabled";
[  67.030]                      };
[  67.032]              };
[  67.033]              watchdog@d4080000 {
[  67.036]                      compatible = "spacemit,soc-wdt";
[  67.040]                      clocks = <0x00000003 0x0000006e>;
[  67.044]                      resets = <0x0000001d 0x00000034>;
[  67.049]                      reg = <0x00000000 0xd4080000 0x00000000 0x000000ff 0x00000000 0xd4050000 0x00000000 0x00001024>;
[  67.058]                      interrupts = <0x00000023>;
[  67.062]                      interrupt-parent = <0x0000001e>;
[  67.066]                      spa,wdt-disabled;
[  67.069]                      status = "disabled";
[  67.072]              };
[  67.074]              handler@d4282f90 {
[  67.076]                      compatible = "spacemit,k1x-reboot";
[  67.081]                      reg = <0x00000000 0xd4282f90 0x00000000 0x00000004>;
[  67.087]                      status = "ok";
[  67.089]              };
[  67.091]              rtc@d4010000 {
[  67.093]                      compatible = "mrvl,mmp-rtc";
[  67.097]                      reg = <0x00000000 0xd4010000 0x00000000 0x00000100>;
[  67.103]                      interrupt-parent = <0x0000001e>;
[  67.107]                      interrupts = <0x00000015 0x00000016>;
[  67.112]                      interrupt-names = "rtc 1Hz", "rtc alarm";
[  67.117]                      clocks = <0x00000003 0x00000059>;
[  67.121]                      resets = <0x0000001d 0x0000001a>;
[  67.125]                      status = "disabled";
[  67.128]              };
[  67.130]              fdcan@d4028000 {
[  67.133]                      compatible = "spacemit,k1x-flexcan";
[  67.137]                      reg = <0x00000000 0xd4028000 0x00000000 0x00004000>;
[  67.143]                      interrupts = <0x00000010>;
[  67.147]                      interrupt-parent = <0x0000001e>;
[  67.151]                      clocks = <0x00000003 0x0000006c 0x00000003 0x0000006d>;
[  67.157]                      clock-names = "per", "ipg";
[  67.161]                      resets = <0x0000001d 0x00000033>;
[  67.165]                      fsl,clk-source = <0x00000000>;
[  67.169]                      status = "disabled";
[  67.172]              };
[  67.174]              fdcan@c0870000 {
[  67.176]                      compatible = "spacemit,k1x-r-flexcan";
[  67.181]                      reg = <0x00000000 0xc0870000 0x00000000 0x00004000>;
[  67.187]                      interrupt-parent = <0x0000001e>;
[  67.191]                      fsl,clk-source = <0x00000000>;
[  67.195]                      clocks = <0x00000003 0x000000b8 0x00000003 0x000000b9>;
[  67.201]                      clock-names = "per", "ipg";
[  67.205]                      resets = <0x0000001d 0x00000066>;
[  67.209]                      rcpu-can;
[  67.211]                      status = "disabled";
[  67.214]              };
[  67.216]              gpio@d4019000 {
[  67.219]                      compatible = "spacemit,k1x-gpio";
[  67.223]                      reg = <0x00000000 0xd4019000 0x00000000 0x00000800>;
[  67.229]                      gpio-controller;
[  67.232]                      #gpio-cells = <0x00000002>;
[  67.235]                      interrupts = <0x0000003a>;
[  67.239]                      clocks = <0x00000003 0x00000043>;
[  67.243]                      interrupt-names = "gpio_mux";
[  67.247]                      interrupt-parent = <0x0000001e>;
[  67.251]                      interrupt-controller;
[  67.254]                      #interrupt-cells = <0x00000002>;
[  67.259]                      gpio-ranges = <0x00000039 0x00000031 0x00000032 0x00000002 0x00000039 0x0000003a 0x0000003b 0x00000001 0x00000039 0x0000003f 0x00000040 0x00000003 0x00000039 0x00000043 0x00000044 0x00000001 0x00000039 0x00000046 0x00000047 0x00000004 0x00000039 0x0000004a 0x0000004b 0x00000001 0x0000;
[  67.319]                      phandle = <0x0000002f>;
[  67.322]                      gpio0 {
[  67.324]                              reg-offset = <0x00000000>;
[  67.328]                      };
[  67.329]                      gpio1 {
[  67.331]                              reg-offset = <0x00000004>;
[  67.335]                      };
[  67.337]                      gpio2 {
[  67.339]                              reg-offset = <0x00000008>;
[  67.342]                      };
[  67.344]                      gpio3 {
[  67.346]                              reg-offset = <0x00000100>;
[  67.350]                      };
[  67.351]              };
[  67.353]              ethernet@cac80000 {
[  67.356]                      compatible = "spacemit,k1x-emac";
[  67.360]                      reg = <0x00000000 0xcac80000 0x00000000 0x00000420>;
[  67.366]                      k1x,apmu-base-reg = "�((";
[  67.369]                      ctrl-reg = <0x000003e4>;
[  67.373]                      dline-reg = <0x000003e8>;
[  67.376]                      clocks = <0x00000003 0x000000a5 0x00000003 0x000000a6>;
[  67.383]                      clock-names = "emac-clk", "ptp-clk";
[  67.387]                      resets = <0x0000001d 0x0000005c>;
[  67.391]                      reset-names = "emac-reset";
[  67.395]                      interrupts = <0x00000083>;
[  67.399]                      interrupt-parent = <0x0000001e>;
[  67.403]                      mac-address = [00 00 00 00 00 00];
[  67.407]                      ptp-support;
[  67.410]                      ptp-clk-rate = <0x00989680>;
[  67.414]                      power-domains = <0x00000020 0x00000000>;
[  67.418]                      clk,pm-runtime,no-sleep;
[  67.422]                      cpuidle,pm-runtime,sleep;
[  67.425]                      interconnects = <0x0000003a>;
[  67.429]                      interconnect-names = "dma-mem";
[  67.433]                      status = "okay";
[  67.436]                      pinctrl-names = "default";
[  67.440]                      pinctrl-0 = <0x0000003b>;
[  67.443]                      emac,reset-gpio = <0x0000002f 0x0000006e 0x00000000>;
[  67.449]                      emac,reset-active-low;
[  67.453]                      emac,reset-delays-us = <0x00000000 0x00002710 0x000186a0>;
[  67.459]                      tx-threshold = <0x000005ee>;
[  67.463]                      rx-threshold = <0x0000000c>;
[  67.467]                      tx-ring-num = <0x00000400>;
[  67.470]                      rx-ring-num = <0x00000400>;
[  67.474]                      dma-burst-len = <0x00000005>;
[  67.478]                      ref-clock-from-phy;
[  67.481]                      clk-tuning-enable;
[  67.484]                      clk-tuning-by-delayline;
[  67.488]                      tx-phase = <0x0000003c>;
[  67.491]                      rx-phase = <0x00000049>;
[  67.495]                      nvmem-cells = <0x0000003c>;
[  67.498]                      nvmem-cell-names = "mac-address";
[  67.503]                      phy-handle = <0x0000003d>;
[  67.506]                      mdio-bus {
[  67.508]                              #address-cells = <0x00000001>;
[  67.512]                              #size-cells = <0x00000000>;
[  67.516]                              phy@0 {
[  67.518]                                      compatible = "ethernet-phy-id001c.c916";
[  67.523]                                      device_type = "ethernet-phy";
[  67.528]                                      reg = <0x00000001>;
[  67.531]                                      phy-mode = "rgmii";
[  67.534]                                      phandle = <0x0000003d>;
[  67.537]                              };
[  67.539]                      };
[  67.541]              };
[  67.542]              ethernet@cac81000 {
[  67.545]                      compatible = "spacemit,k1x-emac";
[  67.549]                      reg = <0x00000000 0xcac81000 0x00000000 0x00000420>;
[  67.555]                      k1x,apmu-base-reg = "�((";
[  67.559]                      ctrl-reg = <0x000003ec>;
[  67.562]                      dline-reg = <0x000003f0>;
[  67.566]                      clocks = <0x00000003 0x000000a7 0x00000003 0x000000a8>;
[  67.572]                      clock-names = "emac-clk", "ptp-clk";
[  67.577]                      resets = <0x0000001d 0x0000005d>;
[  67.581]                      reset-names = "emac-reset";
[  67.585]                      interrupts = <0x00000085>;
[  67.588]                      interrupt-parent = <0x0000001e>;
[  67.592]                      mac-address = [00 00 00 00 00 00];
[  67.597]                      ptp-support;
[  67.599]                      ptp-clk-rate = <0x00989680>;
[  67.603]                      power-domains = <0x00000020 0x00000000>;
[  67.608]                      clk,pm-runtime,no-sleep;
[  67.611]                      cpuidle,pm-runtime,sleep;
[  67.615]                      interconnects = <0x0000003a>;
[  67.619]                      interconnect-names = "dma-mem";
[  67.623]                      status = "okay";
[  67.626]                      pinctrl-names = "default";
[  67.629]                      pinctrl-0 = <0x0000003e>;
[  67.633]                      emac,reset-gpio = <0x0000002f 0x00000073 0x00000000>;
[  67.639]                      emac,reset-active-low;
[  67.642]                      emac,reset-delays-us = <0x00000000 0x00002710 0x000186a0>;
[  67.649]                      tx-threshold = <0x000005ee>;
[  67.652]                      rx-threshold = <0x0000000c>;
[  67.656]                      tx-ring-num = <0x00000400>;
[  67.660]                      rx-ring-num = <0x00000400>;
[  67.664]                      dma-burst-len = <0x00000005>;
[  67.668]                      ref-clock-from-phy;
[  67.671]                      clk-tuning-enable;
[  67.674]                      clk-tuning-by-delayline;
[  67.677]                      tx-phase = <0x0000005a>;
[  67.681]                      rx-phase = <0x00000049>;
[  67.684]                      nvmem-cells = <0x0000003f>;
[  67.688]                      nvmem-cell-names = "mac-address";
[  67.692]                      phy-handle = <0x00000040>;
[  67.696]                      mdio-bus {
[  67.698]                              #address-cells = <0x00000001>;
[  67.702]                              #size-cells = <0x00000000>;
[  67.706]                              phy@1 {
[  67.708]                                      compatible = "ethernet-phy-id001c.c916";
[  67.713]                                      device_type = "ethernet-phy";
[  67.717]                                      reg = <0x00000001>;
[  67.720]                                      phy-mode = "rgmii";
[  67.723]                                      phandle = <0x00000040>;
[  67.727]                              };
[  67.729]                      };
[  67.730]              };
[  67.732]              extcon@d428287c {
[  67.734]                      compatible = "spacemit,vbus-id";
[  67.739]                      reg = <0x00000000 0xd428287c 0x00000000 0x00000004 0x00000000 0xd4282918 0x00000000 0x00000004>;
[  67.748]                      reg-names = "reg_pmuap", "pin_state";
[  67.753]                      interrupts = <0x0000006a>;
[  67.757]                      interrupt-parent = <0x0000001e>;
[  67.761]                      clocks = <0x00000003 0x0000008d>;
[  67.765]                      status = "disabled";
[  67.768]              };
[  67.770]              usbphy@c0940000 {
[  67.772]                      compatible = "spacemit,usb2-phy";
[  67.777]                      reg = <0x00000000 0xc0940000 0x00000000 0x00000200>;
[  67.783]                      clocks = <0x00000003 0x0000008d>;
[  67.787]                      status = "okay";
[  67.790]                      phandle = <0x00000041>;
[  67.793]              };
[  67.794]              otg@c0900100 {
[  67.797]                      compatible = "spacemit,mv-otg";
[  67.801]                      reg = <0x00000000 0xc0900100 0x00000000 0x00004000 0x00000000 0xd428287c 0x00000000 0x00000004>;
[  67.811]                      interrupts = <0x00000069>;
[  67.814]                      interrupt-parent = <0x0000001e>;
[  67.819]                      spacemit,otg-name = "mv-otg";
[  67.822]                      spacemit,otg-force-a-bus-req;
[  67.826]                      clocks = <0x00000003 0x0000008d>;
[  67.831]                      resets = <0x0000001d 0x0000004a>;
[  67.835]                      power-domains = <0x00000020 0x00000000>;
[  67.840]                      clk,pm-runtime,no-sleep;
[  67.843]                      cpuidle,pm-runtime,sleep;
[  67.847]                      usb-phy = <0x00000041>;
[  67.850]                      status = "disabled";
[  67.858]                      usb-role-switch;
[  67.858]                      role-switch-user-control;
[  67.861]                      spacemit,reset-on-resume;
[  67.865]                      role-switch-default-mode = "peripheral";
[  67.869]                      vbus-gpios = <0x0000002f 0x0000007b 0x00000000>;
[  67.875]                      phandle = <0x00000043>;
[  67.878]              };
[  67.880]              udc@c0900100 {
[  67.882]                      compatible = "spacemit,mv-udc";
[  67.886]                      reg = <0x00000000 0xc0900100 0x00000000 0x00004000>;
[  67.892]                      interrupts = <0x00000069>;
[  67.896]                      interrupt-parent = <0x0000001e>;
[  67.900]                      spacemit,udc-name = "mv-udc";
[  67.904]                      spacemit,otg-force-a-bus-req;
[  67.908]                      resets = <0x0000001d 0x0000004a>;
[  67.912]                      clocks = <0x00000003 0x0000008d>;
[  67.916]                      usb-phy = <0x00000041>;
[  67.920]                      interconnects = <0x00000042>;
[  67.924]                      interconnect-names = "dma-mem";
[  67.928]                      usb-otg = <0x00000043>;
[  67.931]                      status = "okay";
[  67.934]                      spacemit,udc-mode = <0x00000000>;
[  67.938]              };
[  67.940]              ehci@c0900100 {
[  67.942]                      compatible = "spacemit,mv-ehci";
[  67.946]                      reg = <0x00000000 0xc0900100 0x00000000 0x00004000 0x00000000 0xd428287c 0x00000000 0x00000004>;
[  67.956]                      interrupts = <0x00000069 0x0000006a>;
[  67.961]                      interrupt-parent = <0x0000001e>;
[  67.965]                      spacemit,ehci-name = "mv-ehci";
[  67.969]                      spacemit,otg-force-a-bus-req;
[  67.973]                      resets = <0x0000001d 0x0000004a>;
[  67.977]                      clocks = <0x00000003 0x0000008d>;
[  67.981]                      power-domains = <0x00000020 0x00000000>;
[  67.986]                      clk,pm-runtime,no-sleep;
[  67.990]                      cpuidle,pm-runtime,sleep;
[  67.993]                      usb-phy = <0x00000041>;
[  67.997]                      usb-otg = <0x00000043>;
[  68.000]                      interconnects = <0x00000042>;
[  68.004]                      interconnect-names = "dma-mem";
[  68.008]                      status = "disabled";
[  68.011]                      spacemit,reset-on-resume;
[  68.015]                      spacemit,udc-mode = <0x00000001>;
[  68.019]              };
[  68.020]              usbphy1@c09c0000 {
[  68.023]                      compatible = "spacemit,usb2-phy";
[  68.028]                      reg = <0x00000000 0xc09c0000 0x00000000 0x00000200>;
[  68.034]                      clocks = <0x00000003 0x0000008c>;
[  68.038]                      status = "okay";
[  68.041]                      phandle = <0x00000044>;
[  68.044]              };
[  68.045]              otg1@c0980100 {
[  68.048]                      compatible = "spacemit,mv-otg";
[  68.052]                      reg = <0x00000000 0xc0980100 0x00000000 0x00004000 0x00000000 0xd4282bc4 0x00000000 0x00000004>;
[  68.062]                      interrupts = <0x00000076>;
[  68.065]                      interrupt-parent = <0x0000001e>;
[  68.070]                      spacemit,otg-name = "mv-otg1";
[  68.074]                      spacemit,otg-force-a-bus-req;
[  68.078]                      clocks = <0x00000003 0x0000008c>;
[  68.082]                      resets = <0x0000001d 0x0000004b>;
[  68.086]                      power-domains = <0x00000020 0x00000000>;
[  68.091]                      clk,pm-runtime,no-sleep;
[  68.094]                      cpuidle,pm-runtime,sleep;
[  68.098]                      usb-phy = <0x00000044>;
[  68.101]                      status = "disabled";
[  68.104]                      usb-role-switch;
[  68.107]                      role-switch-user-control;
[  68.111]                      spacemit,reset-on-resume;
[  68.114]                      role-switch-default-mode = "host";
[  68.119]                      vbus-gpios = <0x0000002f 0x0000007b 0x00000000>;
[  68.124]                      phandle = <0x00000045>;
[  68.128]              };
[  68.129]              udc1@c0980100 {
[  68.132]                      compatible = "spacemit,mv-udc";
[  68.136]                      reg = <0x00000000 0xc0980100 0x00000000 0x00004000>;
[  68.142]                      interrupts = <0x00000076>;
[  68.145]                      interrupt-parent = <0x0000001e>;
[  68.149]                      spacemit,udc-name = "mv-udc1";
[  68.153]                      spacemit,otg-force-a-bus-req;
[  68.157]                      resets = <0x0000001d 0x0000004b>;
[  68.162]                      clocks = <0x00000003 0x0000008c>;
[  68.166]                      usb-phy = <0x00000044>;
[  68.169]                      usb-otg = <0x00000045>;
[  68.173]                      interconnects = <0x00000042>;
[  68.177]                      interconnect-names = "dma-mem";
[  68.181]                      status = "disabled";
[  68.184]                      spacemit,udc-mode = <0x00000001>;
[  68.188]              };
[  68.190]              ehci1@c0980100 {
[  68.192]                      compatible = "spacemit,mv-ehci";
[  68.196]                      reg = <0x00000000 0xc0980100 0x00000000 0x00004000 0x00000000 0xd4282bc4 0x00000000 0x00000004>;
[  68.206]                      interrupts = <0x00000076 0x00000094>;
[  68.211]                      interrupt-parent = <0x0000001e>;
[  68.215]                      spacemit,ehci-name = "mv-ehci1";
[  68.219]                      spacemit,otg-force-a-bus-req;
[  68.223]                      resets = <0x0000001d 0x0000004b>;
[  68.227]                      clocks = <0x00000003 0x0000008c>;
[  68.231]                      power-domains = <0x00000020 0x00000000>;
[  68.236]                      clk,pm-runtime,no-sleep;
[  68.240]                      cpuidle,pm-runtime,sleep;
[  68.243]                      usb-phy = <0x00000044>;
[  68.247]                      usb-otg = <0x00000045>;
[  68.250]                      interconnects = <0x00000042>;
[  68.254]                      interconnect-names = "dma-mem";
[  68.258]                      status = "okay";
[  68.261]                      spacemit,reset-on-resume;
[  68.264]              };
[  68.266]              phy@c0b10000 {
[  68.268]                      compatible = "spacemit,k1x-combphy";
[  68.273]                      reg = <0x00000000 0xc0b10000 0x00000000 0x00000800 0x00000000 0xd4282910 0x00000000 0x00000400>;
[  68.283]                      reg-names = "puphy", "phy_sel";
[  68.287]                      resets = <0x0000001d 0x00000059>;
[  68.291]                      reset-names = "phy_rst";
[  68.294]                      #phy-cells = <0x00000001>;
[  68.298]                      status = "okay";
[  68.301]                      phandle = <0x00000046>;
[  68.304]              };
[  68.306]              usb2phy@0xc0a30000 {
[  68.309]                      compatible = "spacemit,usb2-phy";
[  68.313]                      reg = <0x00000000 0xc0a30000 0x00000000 0x00000200>;
[  68.319]                      spacemit,handle_connect_change;
[  68.323]                      clocks = <0x00000003 0x0000008e>;
[  68.327]                      status = "okay";
[  68.330]                      phandle = <0x00000047>;
[  68.333]              };
[  68.335]              usb3hub@0 {
[  68.337]                      compatible = "spacemit,usb3-hub";
[  68.341]                      power-domains = <0x00000020 0x00000008>;
[  68.346]                      clk,pm-runtime,no-sleep;
[  68.350]                      cpuidle,pm-runtime,sleep;
[  68.353]                      status = "okay";
[  68.356]                      hub-gpios = <0x0000002f 0x0000007b 0x00000000 0x0000002f 0x0000007c 0x00000000>;
[  68.364]                      vbus-gpios = <0x0000002f 0x00000061 0x00000000>;
[  68.370]              };
[  68.371]              usb3@0 {
[  68.373]                      compatible = "spacemit,k1-x-dwc3";
[  68.378]                      #address-cells = <0x00000002>;
[  68.382]                      #size-cells = <0x00000002>;
[  68.386]                      reg = <0x00000000 0xd4282bc8 0x00000000 0x00000004>;
[  68.391]                      resets = <0x0000001d 0x0000004c>;
[  68.396]                      reset-names = "ctl_rst";
[  68.399]                      clocks = <0x00000003 0x0000008e>;
[  68.403]                      clock-names = "usbdrd30";
[  68.407]                      power-domains = <0x00000020 0x00000000>;
[  68.412]                      clk,pm-runtime,no-sleep;
[  68.415]                      cpuidle,pm-runtime,sleep;
[  68.419]                      phys = <0x00000046 0x00000004>;
[  68.423]                      phy-names = "usb3-phy";
[  68.426]                      usb-phy = <0x00000047>;
[  68.430]                      interrupt-parent = <0x0000001e>;
[  68.434]                      interrupts = <0x00000095>;
[  68.438]                      ranges;
[  68.440]                      interconnects = <0x00000042>;
[  68.443]                      interconnect-names = "dma-mem";
[  68.447]                      status = "okay";
[  68.450]                      reset-on-resume;
[  68.453]                      dwc3@c0a00000 {
[  68.456]                              compatible = "snps,dwc3";
[  68.459]                              reg = <0x00000000 0xc0a00000 0x00000000 0x00010000>;
[  68.465]                              interrupt-parent = <0x0000001e>;
[  68.470]                              interrupts = <0x0000007d>;
[  68.473]                              dr_mode = "host";
[  68.476]                              phy_type = "utmi";
[  68.479]                              snps,hsphy_interface = "utmi";
[  68.483]                              snps,dis_enblslpm_quirk;
[  68.487]                              snps,dis_u2_susphy_quirk;
[  68.491]                              snps,dis_u3_susphy_quirk;
[  68.494]                              snps,dis-del-phy-power-chg-quirk;
[  68.499]                              snps,dis-tx-ipgap-linecheck-quirk;
[  68.503]                              snps,parkmode-disable-ss-quirk;
[  68.507]                      };
[  68.509]              };
[  68.510]              sdh@d4280000 {
[  68.513]                      compatible = "spacemit,k1-x-sdhci";
[  68.517]                      reg = <0x00000000 0xd4280000 0x00000000 0x00000200>;
[  68.523]                      interrupts = <0x00000063>;
[  68.527]                      interrupt-parent = <0x0000001e>;
[  68.531]                      resets = <0x0000001d 0x00000047 0x0000001d 0x00000048>;
[  68.537]                      reset-names = "sdh_axi", "sdh0";
[  68.541]                      clocks = <0x00000003 0x00000089 0x00000003 0x00000088 0x00000003 0x00000064>;
[  68.549]                      clock-names = "sdh-io", "sdh-core", "aib-clk";
[  68.555]                      interconnects = <0x00000042>;
[  68.559]                      interconnect-names = "dma-mem";
[  68.563]                      power-domains = <0x00000020 0x00000000>;
[  68.568]                      clk,pm-runtime,no-sleep;
[  68.571]                      regulator,pm-runtime,no-sleep;
[  68.575]                      cpuidle,pm-runtime,sleep;
[  68.579]                      status = "okay";
[  68.581]                      pinctrl-names = "default", "fast";
[  68.586]                      pinctrl-0 = <0x00000048>;
[  68.589]                      pinctrl-1 = <0x00000049>;
[  68.593]                      bus-width = <0x00000004>;
[  68.596]                      cd-gpios = <0x0000002f 0x00000050 0x00000000>;
[  68.602]                      cd-inverted;
[  68.604]                      vmmc-supply = <0x0000004a>;
[  68.608]                      vqmmc-supply = <0x0000004b>;
[  68.612]                      no-mmc;
[  68.614]                      no-sdio;
[  68.616]                      spacemit,sdh-host-caps-disable = <0x00030000>;
[  68.621]                      spacemit,sdh-quirks = <0x00019000>;
[  68.626]                      spacemit,sdh-quirks2 = <0x18000008>;
[  68.630]                      spacemit,aib_mmc1_io_reg = <0xd401e81c>;
[  68.635]                      spacemit,apbc_asfar_reg = <0xd4015050>;
[  68.640]                      spacemit,apbc_assar_reg = <0xd4015054>;
[  68.645]                      spacemit,rx_dline_reg = <0x00000000>;
[  68.649]                      spacemit,tx_dline_reg = <0x00000000>;
[  68.654]                      spacemit,tx_delaycode = <0x0000005f>;
[  68.658]                      spacemit,rx_tuning_limit = <0x00000032>;
[  68.663]                      spacemit,sdh-freq = <0x0c350000>;
[  68.667]              };
[  68.669]              sdh@d4280800 {
[  68.671]                      compatible = "spacemit,k1-x-sdhci";
[  68.676]                      reg = <0x00000000 0xd4280800 0x00000000 0x00000200>;
[  68.682]                      interrupts = <0x00000064>;
[  68.685]                      interrupt-parent = <0x0000001e>;
[  68.690]                      resets = <0x0000001d 0x00000047 0x0000001d 0x00000049>;
[  68.696]                      reset-names = "sdh_axi", "sdh1";
[  68.700]                      clocks = <0x00000003 0x0000008a 0x00000003 0x00000088>;
[  68.706]                      clock-names = "sdh-io", "sdh-core";
[  68.711]                      interconnects = <0x00000042>;
[  68.714]                      interconnect-names = "dma-mem";
[  68.718]                      power-domains = <0x00000020 0x00000000>;
[  68.723]                      clk,pm-runtime,no-sleep;
[  68.727]                      regulator,pm-runtime,no-sleep;
[  68.731]                      cpuidle,pm-runtime,sleep;
[  68.734]                      status = "okay";
[  68.737]                      pinctrl-names = "default";
[  68.741]                      pinctrl-0 = <0x0000004c>;
[  68.744]                      bus-width = <0x00000004>;
[  68.748]                      non-removable;
[  68.751]                      vqmmc-supply = <0x0000004d>;
[  68.754]                      no-mmc;
[  68.756]                      no-sd;
[  68.758]                      keep-power-in-suspend;
[  68.762]                      spacemit,sdh-host-caps-disable = <0x00100020>;
[  68.767]                      spacemit,sdh-quirks = <0x00009000>;
[  68.771]                      spacemit,sdh-quirks2 = <0x10000008>;
[  68.776]                      spacemit,rx_dline_reg = <0x00000000>;
[  68.780]                      spacemit,tx_delaycode = <0x0000008f>;
[  68.785]                      spacemit,rx_tuning_limit = <0x00000032>;
[  68.790]                      spacemit,sdh-freq = <0x165a0bc0>;
[  68.794]              };
[  68.796]              sdh@d4281000 {
[  68.798]                      compatible = "spacemit,k1-x-sdhci";
[  68.803]                      reg = <0x00000000 0xd4281000 0x00000000 0x00000200>;
[  68.809]                      interrupts = <0x00000065>;
[  68.812]                      interrupt-parent = <0x0000001e>;
[  68.816]                      resets = <0x0000001d 0x00000047 0x0000001d 0x00000053>;
[  68.822]                      reset-names = "sdh_axi", "sdh2";
[  68.827]                      clocks = <0x00000003 0x0000008b 0x00000003 0x00000088>;
[  68.833]                      clock-names = "sdh-io", "sdh-core";
[  68.837]                      interconnects = <0x00000042>;
[  68.841]                      interconnect-names = "dma-mem";
[  68.845]                      power-domains = <0x00000020 0x00000000>;
[  68.850]                      clk,pm-runtime,no-sleep;
[  68.858]                      regulator,pm-runtime,no-sleep;
[  68.859]                      cpuidle,pm-runtime,sleep;
[  68.862]                      status = "okay";
[  68.865]                      bus-width = <0x00000008>;
[  68.869]                      non-removable;
[  68.871]                      mmc-hs400-1_8v;
[  68.874]                      mmc-hs400-enhanced-strobe;
[  68.878]                      no-sd;
[  68.880]                      no-sdio;
[  68.882]                      spacemit,sdh-quirks = <0x00009000>;
[  68.886]                      spacemit,sdh-quirks2 = <0x00000008>;
[  68.891]                      spacemit,sdh-freq = <0x165a0bc0>;
[  68.895]              };
[  68.896]              pcie@ca000000 {
[  68.899]                      compatible = "k1x,dwc-pcie";
[  68.903]                      reg = <0x00000000 0xca000000 0x00000000 0x00001000 0x00000000 0xca300000 0x00000000 0x0001ff24 0x00000000 0x8f000000 0x00000000 0x00002000 0x00000000 0xd4282bcc 0x00000000 0x00000008 0x00000000 0xc0b20000 0x00000000 0x00001000 0x00000000 0xc0b10000 0x00000000 0x00001000 0x00000000 0xd;
[  68.935]                      reg-names = "dbi", "atu", "config", "k1x_conf", "phy_ahb", "phy_addr", "conf0_addr", "phy0_addr";
[  68.945]                      k1x,pcie-port = <0x00000000>;
[  68.949]                      clocks = <0x00000003 0x000000a2>;
[  68.953]                      clock-names = "pcie-clk";
[  68.957]                      resets = <0x0000001d 0x00000059>;
[  68.961]                      reset-names = "pcie-reset";
[  68.965]                      power-domains = <0x00000020 0x00000000>;
[  68.970]                      bus-range = <0x00000000 0x000000ff>;
[  68.974]                      max-link-speed = <0x00000002>;
[  68.978]                      num-lanes = <0x00000001>;
[  68.982]                      num-viewport = <0x00000008>;
[  68.986]                      device_type = "pci";
[  68.989]                      #address-cells = <0x00000003>;
[  68.993]                      #size-cells = <0x00000002>;
[  68.997]                      ranges = <0x01000000 0x00000000 0x8f002000 0x00000000 0x8f002000 0x00000000 0x00100000 0x02000000 0x00000000 0x80000000 0x00000000 0x80000000 0x00000000 0x0f000000>;
[  69.012]                      interconnects = <0x0000004e>;
[  69.016]                      interconnect-names = "dma-mem";
[  69.020]                      interrupts = <0x0000008d 0x00000091>;
[  69.025]                      interrupt-parent = <0x0000001e>;
[  69.029]                      #interrupt-cells = <0x00000001>;
[  69.033]                      interrupt-map-mask = <0x00000000 0x00000000 0x00000000 0x00000007>;
[  69.040]                      interrupt-map = <0x00000000 0x00000000 0x00000000 0x00000001 0x0000004f 0x00000001 0x00000000 0x00000000 0x00000000 0x00000002 0x0000004f 0x00000002 0x00000000 0x00000000 0x00000000 0x00000003 0x0000004f 0x00000003 0x00000000 0x00000000 0x00000000 0x00000004 0x0000004f 0x00000004>;
[  69.066]                      linux,pci-domain = <0x00000000>;
[  69.070]                      status = "disabled";
[  69.074]                      interrupt-controller@0 {
[  69.077]                              interrupt-controller;
[  69.080]                              reg = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
[  69.087]                              #address-cells = <0x00000000>;
[  69.091]                              #interrupt-cells = <0x00000001>;
[  69.096]                              phandle = <0x0000004f>;
[  69.099]                      };
[  69.101]              };
[  69.102]              pcie@ca400000 {
[  69.105]                      compatible = "k1x,dwc-pcie";
[  69.109]                      reg = <0x00000000 0xca400000 0x00000000 0x00001000 0x00000000 0xca700000 0x00000000 0x0001ff24 0x00000000 0x9f000000 0x00000000 0x00002000 0x00000000 0xd4282bd4 0x00000000 0x00000008 0x00000000 0xc0c20000 0x00000000 0x00001000 0x00000000 0xc0c10000 0x00000000 0x00001000 0x00000000 0xd;
[  69.141]                      reg-names = "dbi", "atu", "config", "k1x_conf", "phy_ahb", "phy_addr", "conf0_addr", "phy0_addr";
[  69.151]                      k1x,pcie-port = <0x00000001>;
[  69.155]                      clocks = <0x00000003 0x000000a3>;
[  69.159]                      clock-names = "pcie-clk";
[  69.163]                      resets = <0x0000001d 0x0000005a>;
[  69.167]                      reset-names = "pcie-reset";
[  69.171]                      power-domains = <0x00000020 0x00000000>;
[  69.176]                      bus-range = <0x00000000 0x000000ff>;
[  69.180]                      max-link-speed = <0x00000002>;
[  69.184]                      num-lanes = <0x00000002>;
[  69.188]                      num-viewport = <0x00000008>;
[  69.191]                      device_type = "pci";
[  69.195]                      #address-cells = <0x00000003>;
[  69.199]                      #size-cells = <0x00000002>;
[  69.202]                      ranges = <0x01000000 0x00000000 0x9f002000 0x00000000 0x9f002000 0x00000000 0x00100000 0x02000000 0x00000000 0x90000000 0x00000000 0x90000000 0x00000000 0x0f000000>;
[  69.218]                      interconnects = <0x00000050>;
[  69.222]                      interconnect-names = "dma-mem";
[  69.226]                      interrupts = <0x0000008e 0x00000092>;
[  69.231]                      interrupt-parent = <0x0000001e>;
[  69.235]                      #interrupt-cells = <0x00000001>;
[  69.239]                      interrupt-map-mask = <0x00000000 0x00000000 0x00000000 0x00000007>;
[  69.246]                      interrupt-map = <0x00000000 0x00000000 0x00000000 0x00000001 0x00000051 0x00000001 0x00000000 0x00000000 0x00000000 0x00000002 0x00000051 0x00000002 0x00000000 0x00000000 0x00000000 0x00000003 0x00000051 0x00000003 0x00000000 0x00000000 0x00000000 0x00000004 0x00000051 0x00000004>;
[  69.272]                      linux,pci-domain = <0x00000001>;
[  69.276]                      status = "okay";
[  69.279]                      pinctrl-names = "default";
[  69.283]                      pinctrl-0 = <0x00000052>;
[  69.286]                      interrupt-controller@0 {
[  69.290]                              interrupt-controller;
[  69.293]                              reg = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
[  69.300]                              #address-cells = <0x00000000>;
[  69.304]                              #interrupt-cells = <0x00000001>;
[  69.308]                              phandle = <0x00000051>;
[  69.312]                      };
[  69.313]              };
[  69.315]              pcie@ca800000 {
[  69.317]                      compatible = "k1x,dwc-pcie";
[  69.321]                      reg = <0x00000000 0xca800000 0x00000000 0x00001000 0x00000000 0xcab00000 0x00000000 0x0001ff24 0x00000000 0xb7000000 0x00000000 0x00002000 0x00000000 0xd4282bdc 0x00000000 0x00000008 0x00000000 0xc0d20000 0x00000000 0x00001000 0x00000000 0xc0d10000 0x00000000 0x00001000 0x00000000 0xd;
[  69.354]                      reg-names = "dbi", "atu", "config", "k1x_conf", "phy_ahb", "phy_addr", "conf0_addr", "phy0_addr";
[  69.364]                      k1x,pcie-port = <0x00000002>;
[  69.367]                      clocks = <0x00000003 0x000000a4>;
[  69.372]                      clock-names = "pcie-clk";
[  69.375]                      resets = <0x0000001d 0x0000005b>;
[  69.380]                      reset-names = "pcie-reset";
[  69.383]                      power-domains = <0x00000020 0x00000000>;
[  69.388]                      bus-range = <0x00000000 0x000000ff>;
[  69.393]                      max-link-speed = <0x00000002>;
[  69.397]                      num-lanes = <0x00000001>;
[  69.400]                      num-viewport = <0x00000008>;
[  69.404]                      device_type = "pci";
[  69.407]                      #address-cells = <0x00000003>;
[  69.411]                      #size-cells = <0x00000002>;
[  69.415]                      ranges = <0x01000000 0x00000000 0xb7002000 0x00000000 0xb7002000 0x00000000 0x00100000 0x42000000 0x00000000 0xa0000000 0x00000000 0xa0000000 0x00000000 0x10000000 0x02000000 0x00000000 0xb0000000 0x00000000 0xb0000000 0x00000000 0x07000000>;
[  69.437]                      interconnects = <0x00000053>;
[  69.441]                      interconnect-names = "dma-mem";
[  69.445]                      interrupts = <0x0000008f 0x00000093>;
[  69.450]                      interrupt-parent = <0x0000001e>;
[  69.454]                      #interrupt-cells = <0x00000001>;
[  69.458]                      interrupt-map-mask = <0x00000000 0x00000000 0x00000000 0x00000007>;
[  69.465]                      interrupt-map = <0x00000000 0x00000000 0x00000000 0x00000001 0x00000054 0x00000001 0x00000000 0x00000000 0x00000000 0x00000002 0x00000054 0x00000002 0x00000000 0x00000000 0x00000000 0x00000003 0x00000054 0x00000003 0x00000000 0x00000000 0x00000000 0x00000004 0x00000054 0x00000004>;
[  69.491]                      linux,pci-domain = <0x00000002>;
[  69.495]                      status = "okay";
[  69.498]                      pinctrl-names = "default";
[  69.502]                      pinctrl-0 = <0x00000055>;
[  69.505]                      interrupt-controller@0 {
[  69.509]                              interrupt-controller;
[  69.512]                              reg = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
[  69.519]                              #address-cells = <0x00000000>;
[  69.523]                              #interrupt-cells = <0x00000001>;
[  69.527]                              phandle = <0x00000054>;
[  69.531]                      };
[  69.532]              };
[  69.534]              spi@d420c000 {
[  69.536]                      compatible = "spacemit,k1x-qspi";
[  69.541]                      #address-cells = <0x00000001>;
[  69.545]                      #size-cells = <0x00000000>;
[  69.548]                      reg = <0x00000000 0xd420c000 0x00000000 0x00001000 0x00000000 0xb8000000 0x00000000 0x00c00000>;
[  69.558]                      reg-names = "qspi-base", "qspi-mmap";
[  69.563]                      k1x,qspi-sfa1ad = <0x04000000>;
[  69.567]                      k1x,qspi-sfa2ad = <0x00100000>;
[  69.571]                      k1x,qspi-sfb1ad = <0x00100000>;
[  69.575]                      k1x,qspi-sfb2ad = <0x00100000>;
[  69.579]                      clocks = <0x00000003 0x0000008f 0x00000003 0x00000090>;
[  69.585]                      clock-names = "qspi_clk", "qspi_bus_clk";
[  69.590]                      resets = <0x0000001d 0x0000004d 0x0000001d 0x0000004e>;
[  69.596]                      reset-names = "qspi_reset", "qspi_bus_reset";
[  69.602]                      k1x,qspi-pmuap-reg = <0xd4282860>;
[  69.606]                      k1x,qspi-mpmu-acgr-reg = <0xd4051024>;
[  69.611]                      k1x,qspi-freq = <0x01945ba0>;
[  69.615]                      k1x,qspi-id = <0x00000004>;
[  69.618]                      power-domains = <0x00000020 0x00000000>;
[  69.623]                      cpuidle,pm-runtime,sleep;
[  69.627]                      interrupts = <0x00000075>;
[  69.630]                      interrupt-parent = <0x0000001e>;
[  69.635]                      k1x,qspi-tx-dma = <0x00000001>;
[  69.639]                      k1x,qspi-rx-dma = <0x00000001>;
[  69.643]                      dmas = <0x00000021 0x0000002d 0x00000001>;
[  69.648]                      dma-names = "tx-dma";
[  69.651]                      interconnects = <0x00000022>;
[  69.655]                      interconnect-names = "dma-mem";
[  69.659]                      status = "okay";
[  69.662]                      pinctrl-names = "default";
[  69.665]                      pinctrl-0 = <0x00000056>;
[  69.669]                      flash@0 {
[  69.671]                              compatible = "jedec,spi-nor";
[  69.675]                              reg = <0x00000000>;
[  69.678]                              spi-max-frequency = <0x01945ba0>;
[  69.683]                              m25p,fast-read;
[  69.685]                              broken-flash-reset;
[  69.688]                              status = "okay";
[  69.691]                      };
[  69.693]              };
[  69.694]              thermal@d4018000 {
[  69.697]                      compatible = "spacemit,k1x-tsensor";
[  69.702]                      reg = <0x00000000 0xd4018000 0x00000000 0x00000100>;
[  69.708]                      interrupt-parent = <0x0000001e>;
[  69.712]                      interrupts = <0x0000003d>;
[  69.715]                      clocks = <0x00000003 0x0000006a>;
[  69.720]                      clock-names = "thermal_core";
[  69.724]                      resets = <0x0000001d 0x00000025>;
[  69.728]                      reset-names = "tsen_reset";
[  69.732]                      sensor_range = <0x00000001 0x00000004>;
[  69.736]                      #thermal-sensor-cells = <0x00000001>;
[  69.741]                      status = "okay";
[  69.744]                      phandle = <0x00000057>;
[  69.747]              };
[  69.749]              thermal-zones {
[  69.751]                      cluster0_thermal {
[  69.754]                              polling-delay = <0x00000000>;
[  69.758]                              polling-delay-passive = <0x00000000>;
[  69.763]                              thermal-sensors = <0x00000057 0x00000003>;
[  69.768]                              trips {
[  69.770]                                      cls0-trip-point0 {
[  69.773]                                              temperature = <0x000124f8>;
[  69.777]                                              hysteresis = <0x00001388>;
[  69.781]                                              type = "passive";
[  69.784]                                              phandle = <0x00000058>;
[  69.788]                                      };
[  69.790]                                      cls0-trip-point1 {
[  69.793]                                              temperature = <0x00014c08>;
[  69.797]                                              hysteresis = <0x00001388>;
[  69.801]                                              type = "passive";
[  69.804]                                              phandle = <0x00000059>;
[  69.807]                                      };
[  69.809]                                      cls0-trip-point2 {
[  69.812]                                              temperature = <0x00017318>;
[  69.816]                                              hysteresis = <0x00001388>;
[  69.820]                                              type = "passive";
[  69.823]                                              phandle = <0x0000005a>;
[  69.827]                                      };
[  69.829]                                      cls0-trip-point3 {
[  69.832]                                              temperature = <0x00019a28>;
[  69.836]                                              hysteresis = <0x00001388>;
[  69.840]                                              type = "passive";
[  69.843]                                              phandle = <0x0000005b>;
[  69.846]                                      };
[  69.848]                                      cls0-trip-point4 {
[  69.851]                                              temperature = <0x0001c138>;
[  69.858]                                              hysteresis = <0x00001388>;
[  69.861]                                              type = "critical";
[  69.864]                                      };
[  69.865]                              };
[  69.867]                              cooling-maps {
[  69.870]                                      map0 {
[  69.872]                                              trip = <0x00000058>;
[  69.875]                                              cooling-device = <0x00000008 0x00000000 0x00000000 0x00000009 0x00000000 0x00000000 0x0000000a 0x00000000 0x00000000 0x0000000b 0x00000000 0x00000000 0x0000000c 0x00000000 0x00000000 0x0000000d 0x00000000 0x00000000 0x0000000e 0x00000000 0x00000000 0x0000000f 0;
[  69.901]                                      };
[  69.903]                                      map1 {
[  69.905]                                              trip = <0x00000059>;
[  69.909]                                              cooling-device = <0x00000008 0x00000001 0x00000001 0x00000009 0x00000001 0x00000001 0x0000000a 0x00000001 0x00000001 0x0000000b 0x00000001 0x00000001 0x0000000c 0x00000001 0x00000001 0x0000000d 0x00000001 0x00000001 0x0000000e 0x00000001 0x00000001 0x0000000f 0;
[  69.935]                                      };
[  69.937]                                      map2 {
[  69.939]                                              trip = <0x0000005a>;
[  69.942]                                              cooling-device = <0x00000008 0x00000002 0x00000003 0x00000009 0x00000002 0x00000003 0x0000000a 0x00000002 0x00000003 0x0000000b 0x00000002 0x00000003 0x0000000c 0x00000002 0x00000003 0x0000000d 0x00000002 0x00000003 0x0000000e 0x00000002 0x00000003 0x0000000f 0;
[  69.968]                                      };
[  69.970]                                      map3 {
[  69.972]                                              trip = <0x0000005b>;
[  69.976]                                              cooling-device = <0x00000008 0x00000004 0x00000005 0x00000009 0x00000004 0x00000005 0x0000000a 0x00000004 0x00000005 0x0000000b 0x00000004 0x00000005 0x0000000c 0x00000004 0x00000005 0x0000000d 0x00000004 0x00000005 0x0000000e 0x00000004 0x00000005 0x0000000f 0;
[  70.002]                                      };
[  70.003]                              };
[  70.005]                      };
[  70.007]                      cluster1_thermal {
[  70.010]                              polling-delay = <0x00000000>;
[  70.014]                              polling-delay-passive = <0x00000000>;
[  70.018]                              thermal-sensors = <0x00000057 0x00000004>;
[  70.023]                              trips {
[  70.026]                                      cls1-trip-point0 {
[  70.029]                                              temperature = <0x000124f8>;
[  70.033]                                              hysteresis = <0x00001388>;
[  70.037]                                              type = "passive";
[  70.040]                                      };
[  70.041]                                      cls1-trip-point1 {
[  70.045]                                              temperature = <0x00014c08>;
[  70.049]                                              hysteresis = <0x00001388>;
[  70.052]                                              type = "passive";
[  70.056]                                      };
[  70.057]                                      cls1-trip-point2 {
[  70.060]                                              temperature = <0x00017318>;
[  70.064]                                              hysteresis = <0x00001388>;
[  70.068]                                              type = "passive";
[  70.071]                                      };
[  70.073]                                      cls1-trip-point3 {
[  70.076]                                              temperature = <0x00019a28>;
[  70.080]                                              hysteresis = <0x00001388>;
[  70.084]                                              type = "passive";
[  70.087]                                      };
[  70.089]                                      cls1-trip-point4 {
[  70.092]                                              temperature = <0x0001c138>;
[  70.096]                                              hysteresis = <0x00001388>;
[  70.100]                                              type = "critical";
[  70.103]                                      };
[  70.105]                              };
[  70.107]                      };
[  70.108]                      top_thermal {
[  70.111]                              polling-delay = <0x00000000>;
[  70.115]                              polling-delay-passive = <0x00000000>;
[  70.119]                              thermal-sensors = <0x00000057 0x00000001>;
[  70.125]                              trips {
[  70.127]                                      top-trip0 {
[  70.129]                                              temperature = <0x00009c40>;
[  70.133]                                              hysteresis = <0x00001388>;
[  70.137]                                              type = "passive";
[  70.140]                                              phandle = <0x0000005c>;
[  70.144]                                      };
[  70.146]                                      top-trip1 {
[  70.148]                                              temperature = <0x0000d6d8>;
[  70.152]                                              hysteresis = <0x00001388>;
[  70.156]                                              type = "passive";
[  70.159]                                              phandle = <0x0000005e>;
[  70.163]                                      };
[  70.165]                                      top-trip2 {
[  70.167]                                              temperature = <0x00011170>;
[  70.171]                                              hysteresis = <0x00001388>;
[  70.175]                                              type = "passive";
[  70.178]                                              phandle = <0x0000005f>;
[  70.182]                                      };
[  70.183]                                      top-trip3 {
[  70.186]                                              temperature = <0x00014c08>;
[  70.190]                                              hysteresis = <0x00001388>;
[  70.194]                                              type = "passive";
[  70.197]                                              phandle = <0x00000060>;
[  70.201]                                      };
[  70.202]                              };
[  70.204]                              cooling-maps {
[  70.207]                                      map0 {
[  70.209]                                              trip = <0x0000005c>;
[  70.212]                                              cooling-device = <0x0000005d 0x00000000 0x00000001>;
[  70.218]                                      };
[  70.220]                                      map1 {
[  70.222]                                              trip = <0x0000005e>;
[  70.226]                                              cooling-device = <0x0000005d 0x00000001 0x00000002>;
[  70.232]                                      };
[  70.233]                                      map2 {
[  70.236]                                              trip = <0x0000005f>;
[  70.239]                                              cooling-device = <0x0000005d 0x00000002 0x00000003>;
[  70.245]                                      };
[  70.247]                                      map3 {
[  70.249]                                              trip = <0x00000060>;
[  70.252]                                              cooling-device = <0x0000005d 0x00000003 0x00000004>;
[  70.258]                                      };
[  70.260]                              };
[  70.262]                      };
[  70.263]                      gpu_thermal {
[  70.266]                              polling-delay = <0x00000000>;
[  70.270]                              polling-delay-passive = <0x00000000>;
[  70.275]                              thermal-sensors = <0x00000057 0x00000002>;
[  70.280]                              trips {
[  70.282]                                      gpu-trip0 {
[  70.284]                                              temperature = <0x00009c40>;
[  70.288]                                              hysteresis = <0x00001388>;
[  70.292]                                              type = "passive";
[  70.295]                                      };
[  70.297]                              };
[  70.299]                      };
[  70.300]              };
[  70.302]              tcm@0xd8000000 {
[  70.304]                      compatible = "spacemit,k1-x-tcm";
[  70.309]                      reg = <0x00000000 0xd8000000 0x00000000 0x00080000>;
[  70.315]                      #address-cells = <0x00000001>;
[  70.319]                      #size-cells = <0x00000001>;
[  70.322]                      ranges = <0x00000000 0x00000000 0xd8000000 0x00080000>;
[  70.328]                      no-memory-wc;
[  70.331]                      core0_tcm@0 {
[  70.334]                              reg = <0x00000000 0x00020000>;
[  70.338]                              pool;
[  70.340]                      };
[  70.341]                      core1_tcm@20000 {
[  70.344]                              reg = <0x00020000 0x00020000>;
[  70.348]                              pool;
[  70.350]                      };
[  70.351]                      core2_tcm@40000 {
[  70.354]                              reg = <0x00040000 0x00020000>;
[  70.358]                              pool;
[  70.360]                      };
[  70.362]                      core3_tcm@60000 {
[  70.365]                              reg = <0x00060000 0x00020000>;
[  70.369]                              pool;
[  70.371]                      };
[  70.372]              };
[  70.374]              linlon-v5@c0500000 {
[  70.377]                      compatible = "arm china,linlon-v5";
[  70.381]                      reg = <0x00000000 0xc0500000 0x00000000 0x00010000>;
[  70.387]                      interrupt-parent = <0x0000001e>;
[  70.391]                      interrupts = <0x0000004a>;
[  70.395]                      clocks = <0x00000003 0x00000093>;
[  70.399]                      clock-names = "vpu_clk";
[  70.403]                      power-domains = <0x00000020 0x00000001>;
[  70.408]                      resets = <0x0000001d 0x00000051>;
[  70.412]                      interconnects = <0x00000061>;
[  70.416]                      interconnect-names = "dma-mem";
[  70.420]                      clk,pm-runtime,no-sleep;
[  70.423]                      status = "okay";
[  70.426]              };
[  70.428]              v2d@c0100000 {
[  70.430]                      compatible = "spacemit,v2d";
[  70.434]                      reg = <0x00000000 0xc0100000 0x00000000 0x00001000>;
[  70.440]                      reg-names = "v2dreg";
[  70.443]                      clocks = <0x00000003 0x0000007c 0x00000003 0x00000085>;
[  70.449]                      clock-names = "v2d-io", "v2d-core";
[  70.454]                      resets = <0x0000001d 0x0000003f>;
[  70.458]                      reset-names = "v2d_reset";
[  70.461]                      interrupt-parent = <0x0000001e>;
[  70.466]                      interrupts = <0x00000056>;
[  70.469]                      interconnects = <0x00000062>;
[  70.473]                      interconnect-names = "dma-mem";
[  70.477]                      status = "ok";
[  70.480]              };
[  70.481]              jpu@c02f8000 {
[  70.484]                      compatible = "chip-media, jpu";
[  70.488]                      reg = <0x00000000 0xc02f8000 0x00000000 0x00000700>;
[  70.494]                      interrupt-parent = <0x0000001e>;
[  70.498]                      interrupts = <0x00000057>;
[  70.502]                      jpu,chip-id = <0x00000000>;
[  70.505]                      clocks = <0x00000003 0x00000070 0x00000003 0x0000007c 0x00000003 0x0000007a>;
[  70.513]                      clock-names = "cclk", "aclk", "iclk";
[  70.518]                      power-domains = <0x00000020 0x00000004>;
[  70.523]                      resets = <0x0000001d 0x00000035 0x0000001d 0x00000044 0x0000001d 0x0000003b 0x0000001d 0x00000039 0x0000001d 0x0000003a>;
[  70.535]                      reset-names = "jpg_reset", "lcd_mclk_reset", "isp_ci_reset", "freset", "sreset";
[  70.543]                      jpu,cclk-max-frequency = <0x00000000 0x3b9aca00>;
[  70.549]                      jpu,cclk-min-frequency = <0x1860d840>;
[  70.553]                      jpu,cclk-default-frequency = <0x2498e580>;
[  70.559]                      page-size = <0x00000004>;
[  70.562]                      interconnects = <0x0000003a>;
[  70.566]                      interconnect-names = "dma-mem";
[  70.570]                      clk,pm-runtime,no-sleep;
[  70.574]                      status = "okay";
[  70.576]              };
[  70.578]              lcd_backlight {
[  70.580]                      compatible = "pwm-backlight";
[  70.584]                      status = "okay";
[  70.587]                      pwms = <0x00000063 0x000007d0>;
[  70.591]                      brightness-levels = <0x00000000 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 ;
[  70.839]                      default-brightness-level = <0x00000064>;
[  70.844]              };
[  70.845]              imggpu@cac00000 {
[  70.848]                      compatible = "img,rgx";
[  70.851]                      interrupt-names = "rgxirq";
[  70.858]                      interrupt-parent = <0x0000001e>;
[  70.861]                      interrupts = <0x0000004b>;
[  70.864]                      reg = <0x00000000 0xcac00000 0x00000000 0x00100000>;
[  70.870]                      reg-names = "rgxregs";
[  70.873]                      clocks = <0x00000003 0x00000094>;
[  70.878]                      clock-names = "gpu_clk";
[  70.881]                      resets = <0x0000001d 0x00000052>;
[  70.885]                      power-domains = <0x00000020 0x00000002>;
[  70.890]                      interconnects = <0x00000061>;
[  70.894]                      interconnect-names = "dma-mem";
[  70.898]                      status = "okay";
[  70.901]              };
[  70.903]              spacemit_crypto_engine@d8600000 {
[  70.907]                      compatible = "spacemit,crypto_engine";
[  70.911]                      spacemit-crypto-engine-0 = <0xd8600000 0x00100000>;
[  70.917]                      interrupt-parent = <0x0000001e>;
[  70.921]                      interrupts = <0x00000071>;
[  70.925]                      num-engines = <0x00000001>;
[  70.929]                      clocks = <0x00000003 0x00000092>;
[  70.933]                      resets = <0x0000001d 0x00000050>;
[  70.937]                      interconnects = <0x0000003a>;
[  70.941]                      interconnect-names = "dma-mem";
[  70.945]                      status = "okay";
[  70.948]              };
[  70.950]              fuse@f0702800 {
[  70.952]                      compatible = "simple-mfd";
[  70.956]                      #address-cells = <0x00000001>;
[  70.960]                      #size-cells = <0x00000001>;
[  70.963]                      ranges = <0x00000000 0x00000000 0xf0702800 0x00000400>;
[  70.970]                      status = "okay";
[  70.972]                      efuse_bank@7 {
[  70.975]                              compatible = "spacemit,k1-efuse";
[  70.979]                              #address-cells = <0x00000001>;
[  70.983]                              #size-cells = <0x00000001>;
[  70.987]                              reg = <0x00000190 0x00000020>;
[  70.991]                              resets = <0x0000001d 0x00000050>;
[  70.996]                              reset-names = "aes_reset";
[  70.999]                              clocks = <0x00000003 0x00000092>;
[  71.004]                              clock-names = "aes_core";
[  71.007]                              status = "okay";
[  71.010]                              bank7@11,3 {
[  71.013]                                      reg = <0x00000011 0x00000003>;
[  71.017]                                      bits = <0x00000003 0x00000010>;
[  71.021]                                      phandle = <0x00000064>;
[  71.025]                              };
[  71.026]                              bank7@1f,6 {
[  71.029]                                      reg = <0x0000001f 0x00000001>;
[  71.033]                                      bits = <0x00000006 0x00000002>;
[  71.037]                                      phandle = <0x00000065>;
[  71.041]                              };
[  71.043]                              bank7@16,6 {
[  71.045]                                      reg = <0x00000016 0x00000002>;
[  71.049]                                      bits = <0x00000006 0x00000009>;
[  71.054]                                      phandle = <0x00000066>;
[  71.057]                              };
[  71.059]                              bank7@15,5 {
[  71.061]                                      reg = <0x00000015 0x00000002>;
[  71.065]                                      bits = <0x00000005 0x00000009>;
[  71.070]                                      phandle = <0x00000067>;
[  71.073]                              };
[  71.075]                              bank7@17,7 {
[  71.077]                                      reg = <0x00000017 0x00000008>;
[  71.082]                                      bits = <0x00000007 0x00000037>;
[  71.086]                                      phandle = <0x00000068>;
[  71.089]                              };
[  71.091]                      };
[  71.093]              };
[  71.094]              socinfo@0 {
[  71.096]                      compatible = "spacemit,socinfo-k1x";
[  71.101]                      status = "okay";
[  71.104]                      nvmem-cells = <0x00000064 0x00000065 0x00000066 0x00000067 0x00000068>;
[  71.111]                      nvmem-cell-names = "soc_die_id", "soc_ver_id", "soc_pack_id", "soc_svt_dro", "soc_chip_id";
[  71.120]              };
[  71.122]              ciu@d4282c00 {
[  71.124]                      compatible = "spacemit,aquila-ciu", "spacemit,ciu", "syscon";
[  71.131]                      reg = <0x00000000 0xd4282c00 0x00000000 0x000002d0>;
[  71.137]              };
[  71.138]              display-subsystem-hdmi {
[  71.142]                      compatible = "spacemit,saturn-hdmi";
[  71.146]                      reg = <0x00000000 0xc0440000 0x00000000 0x0002a000>;
[  71.152]                      ports = <0x00000069>;
[  71.155]                      interconnects = <0x00000061>;
[  71.159]                      interconnect-names = "dma-mem";
[  71.163]              };
[  71.165]              port@c0440000 {
[  71.168]                      compatible = "spacemit,dpu-online2";
[  71.172]                      interrupt-parent = <0x0000001e>;
[  71.176]                      interrupts = <0x0000008b 0x0000008a>;
[  71.181]                      interrupt-names = "ONLINE_IRQ", "OFFLINE_IRQ";
[  71.186]                      interconnects = <0x00000061>;
[  71.190]                      interconnect-names = "dma-mem";
[  71.194]                      clocks = <0x00000003 0x00000098>;
[  71.198]                      clock-names = "hmclk";
[  71.202]                      resets = <0x0000001d 0x00000058>;
[  71.206]                      reset-names = "hdmi_reset";
[  71.210]                      power-domains = <0x00000020 0x00000007>;
[  71.215]                      pipeline-id = <0x00000002>;
[  71.218]                      ip = "spacemit-saturn";
[  71.222]                      type = <0x00000000>;
[  71.225]                      clk,pm-runtime,no-sleep;
[  71.228]                      status = "okay";
[  71.231]                      memory-region = <0x0000006a>;
[  71.235]                      phandle = <0x00000069>;
[  71.238]                      endpoint@0 {
[  71.241]                              remote-endpoint = <0x0000006b>;
[  71.245]                              phandle = <0x0000006e>;
[  71.248]                      };
[  71.250]                      endpoint@1 {
[  71.252]                      };
[  71.254]              };
[  71.256]              spacemit_snd_sspa@C0883900 {
[  71.259]                      compatible = "spacemit,spacemit-snd-sspa";
[  71.264]                      reg = <0x00000000 0xc0883900 0x00000000 0x00000300 0x00000000 0xc0882000 0x00000000 0x00000050>;
[  71.274]                      clocks = <0x00000003 0x000000b7 0x00000003 0x00000098>;
[  71.280]                      resets = <0x0000001d 0x00000065>;
[  71.284]                      assigned-clocks = <0x00000003 0x000000b7>;
[  71.289]                      assigned-clock-rates = <0x0000bb80>;
[  71.294]                      power-domains = <0x00000020 0x00000008>;
[  71.299]                      function-supply = <0x0000006c>;
[  71.303]                      #sound-dai-cells = <0x00000000>;
[  71.307]                      status = "okay";
[  71.310]                      phandle = <0x00000083>;
[  71.313]              };
[  71.315]              hdmi@C0400500 {
[  71.317]                      compatible = "spacemit,hdmi";
[  71.321]                      reg = <0x00000000 0xc0400500 0x00000000 0x00000200>;
[  71.327]                      interrupt-parent = <0x0000001e>;
[  71.331]                      interrupts = <0x00000088>;
[  71.335]                      clocks = <0x00000003 0x00000098>;
[  71.339]                      clock-names = "hmclk";
[  71.342]                      resets = <0x0000001d 0x00000058>;
[  71.347]                      reset-names = "hdmi_reset";
[  71.350]                      power-domains = <0x00000020 0x00000007>;
[  71.355]                      clk,pm-runtime,no-sleep;
[  71.359]                      status = "okay";
[  71.362]                      pinctrl-names = "default";
[  71.365]                      pinctrl-0 = <0x0000006d>;
[  71.369]                      phandle = <0x0000006c>;
[  71.372]                      port {
[  71.374]                              #address-cells = <0x00000001>;
[  71.378]                              #size-cells = <0x00000000>;
[  71.382]                              endpoint@0 {
[  71.384]                                      reg = <0x00000000>;
[  71.388]                                      remote-endpoint = <0x0000006e>;
[  71.392]                                      phandle = <0x0000006b>;
[  71.396]                              };
[  71.397]                      };
[  71.399]              };
[  71.400]              display-subsystem-dsi {
[  71.404]                      compatible = "spacemit,saturn-le";
[  71.408]                      reg = <0x00000000 0xc0340000 0x00000000 0x0002a000>;
[  71.414]                      ports = <0x0000006f>;
[  71.417]                      interconnects = <0x00000061>;
[  71.421]                      interconnect-names = "dma-mem";
[  71.425]              };
[  71.426]              port@c0340000 {
[  71.429]                      compatible = "spacemit,dpu-online2";
[  71.434]                      interrupt-parent = <0x0000001e>;
[  71.438]                      interrupts = <0x0000005a 0x00000059>;
[  71.442]                      interrupt-names = "ONLINE_IRQ", "OFFLINE_IRQ";
[  71.448]                      clocks = <0x00000003 0x0000007f 0x00000003 0x0000007c 0x00000003 0x00000080 0x00000003 0x0000007d 0x00000003 0x0000007e>;
[  71.460]                      clock-names = "pxclk", "mclk", "hclk", "escclk", "bitclk";
[  71.466]                      resets = <0x0000001d 0x00000040 0x0000001d 0x00000044 0x0000001d 0x0000003d 0x0000001d 0x0000003e>;
[  71.476]                      reset-names = "dsi_reset", "mclk_reset", "lcd_reset", "esc_reset";
[  71.483]                      power-domains = <0x00000020 0x00000003>;
[  71.488]                      pipeline-id = <0x00000002>;
[  71.492]                      ip = "spacemit-saturn";
[  71.495]                      spacemit-dpu-min-mclk = <0x02710000>;
[  71.500]                      type = <0x00000001>;
[  71.503]                      clk,pm-runtime,no-sleep;
[  71.506]                      status = "disabled";
[  71.509]                      memory-region = <0x0000006a>;
[  71.513]                      spacemit-dpu-bitclk = <0x3b9aca00>;
[  71.518]                      spacemit-dpu-escclk = <0x0493e000>;
[  71.522]                      dsi_1v2-supply = <0x00000070>;
[  71.526]                      vin-supply-names = "dsi_1v2";
[  71.530]                      phandle = <0x0000006f>;
[  71.533]                      endpoint@0 {
[  71.536]                              remote-endpoint = <0x00000071>;
[  71.540]                              phandle = <0x00000074>;
[  71.544]                      };
[  71.545]                      endpoint@1 {
[  71.548]                              remote-endpoint = <0x00000072>;
[  71.552]                              phandle = <0x00000076>;
[  71.555]                      };
[  71.557]              };
[  71.558]              dsi2@d421a800 {
[  71.561]                      compatible = "spacemit,dsi2-host";
[  71.565]                      #address-cells = <0x00000001>;
[  71.569]                      #size-cells = <0x00000000>;
[  71.573]                      reg = <0x00000000 0xd421a800 0x00000000 0x00000200>;
[  71.579]                      interrupt-parent = <0x0000001e>;
[  71.583]                      interrupts = <0x0000005f>;
[  71.587]                      ip = "synopsys-dhost";
[  71.590]                      dev-id = <0x00000002>;
[  71.593]                      status = "disabled";
[  71.596]                      ports {
[  71.598]                              #address-cells = <0x00000001>;
[  71.602]                              #size-cells = <0x00000000>;
[  71.606]                              port@0 {
[  71.608]                                      reg = <0x00000000>;
[  71.612]                                      #address-cells = <0x00000001>;
[  71.616]                                      #size-cells = <0x00000000>;
[  71.620]                                      endpoint@0 {
[  71.622]                                              reg = <0x00000000>;
[  71.626]                                              remote-endpoint = <0x00000073>;
[  71.630]                                              phandle = <0x00000075>;
[  71.634]                                      };
[  71.635]                              };
[  71.637]                              port@1 {
[  71.639]                                      reg = <0x00000001>;
[  71.642]                                      endpoint {
[  71.645]                                              remote-endpoint = <0x00000074>;
[  71.649]                                              phandle = <0x00000071>;
[  71.653]                                      };
[  71.654]                              };
[  71.656]                      };
[  71.658]                      panel2@0 {
[  71.660]                              status = "ok";
[  71.663]                              compatible = "spacemit,mipi-panel2";
[  71.667]                              reg = <0x00000000>;
[  71.670]                              gpios-reset = <0x00000051>;
[  71.674]                              gpios-dc = <0x00000052 0x00000053>;
[  71.679]                              id = <0x00000002>;
[  71.682]                              delay-after-reset = <0x0000000a>;
[  71.686]                              force-attached = "lcd_gx09inx101_mipi";
[  71.691]                      };
[  71.692]              };
[  71.694]              dphy2@d421a800 {
[  71.697]                      compatible = "spacemit,dsi2-phy";
[  71.701]                      #address-cells = <0x00000001>;
[  71.705]                      #size-cells = <0x00000000>;
[  71.709]                      reg = <0x00000000 0xd421a800 0x00000000 0x00000200>;
[  71.715]                      ip = "spacemit-dphy";
[  71.718]                      dev-id = <0x00000002>;
[  71.721]                      status = "okay";
[  71.724]                      port@1 {
[  71.726]                              reg = <0x00000001>;
[  71.729]                              endpoint {
[  71.731]                                      remote-endpoint = <0x00000075>;
[  71.736]                                      phandle = <0x00000073>;
[  71.739]                              };
[  71.741]                      };
[  71.742]              };
[  71.744]              wb0 {
[  71.746]                      compatible = "spacemit,wb0";
[  71.749]                      dev-id = <0x00000002>;
[  71.753]                      status = "okay";
[  71.756]                      ports {
[  71.757]                              #address-cells = <0x00000001>;
[  71.762]                              #size-cells = <0x00000000>;
[  71.765]                              port@0 {
[  71.768]                                      reg = <0x00000000>;
[  71.771]                                      endpoint {
[  71.773]                                              remote-endpoint = <0x00000076>;
[  71.778]                                              phandle = <0x00000072>;
[  71.781]                                      };
[  71.783]                              };
[  71.785]                      };
[  71.786]              };
[  71.788]              cam_sensor@0 {
[  71.790]                      cell-index = <0x00000000>;
[  71.794]                      twsi-index = <0x00000000>;
[  71.797]                      dphy-index = <0x00000000>;
[  71.801]                      compatible = "spacemit,cam-sensor";
[  71.805]                      clocks = <0x00000003 0x00000076>;
[  71.810]                      clock-names = "cam_mclk0";
[  71.813]                      pinctrl-names = "default";
[  71.817]                      pinctrl-0 = <0x00000077>;
[  71.821]                      interconnects = <0x00000061>;
[  71.825]                      interconnect-names = "dma-mem";
[  71.829]                      status = "okay";
[  71.831]                      af_2v8-supply = <0x00000078>;
[  71.835]                      avdd_2v8-supply = <0x00000079>;
[  71.839]                      dovdd_1v8-supply = <0x0000007a>;
[  71.844]                      dvdd_1v2-supply = <0x0000007b>;
[  71.848]                      pwdn-gpios = <0x0000002f 0x00000071 0x00000000>;
[  71.853]                      reset-gpios = <0x0000002f 0x0000006f 0x00000000>;
[  71.860]              };
[  71.862]              cam_sensor@1 {
[  71.864]                      cell-index = <0x00000001>;
[  71.868]                      twsi-index = <0x00000001>;
[  71.871]                      dphy-index = <0x00000002>;
[  71.875]                      compatible = "spacemit,cam-sensor";
[  71.879]                      clocks = <0x00000003 0x00000077>;
[  71.884]                      clock-names = "cam_mclk1";
[  71.887]                      pinctrl-names = "default";
[  71.891]                      pinctrl-0 = <0x0000007c>;
[  71.895]                      interconnects = <0x00000061>;
[  71.898]                      interconnect-names = "dma-mem";
[  71.903]                      status = "disabled";
[  71.906]                      avdd_2v8-supply = <0x00000079>;
[  71.910]                      dovdd_1v8-supply = <0x0000007a>;
[  71.914]              };
[  71.915]              cam_sensor@2 {
[  71.918]                      cell-index = <0x00000002>;
[  71.922]                      twsi-index = <0x00000001>;
[  71.925]                      dphy-index = <0x00000002>;
[  71.929]                      compatible = "spacemit,cam-sensor";
[  71.933]                      clocks = <0x00000003 0x00000077>;
[  71.938]                      clock-names = "cam_mclk1";
[  71.941]                      pinctrl-names = "default";
[  71.945]                      pinctrl-0 = <0x0000007c>;
[  71.948]                      interconnects = <0x00000061>;
[  71.952]                      interconnect-names = "dma-mem";
[  71.956]                      status = "disabled";
[  71.960]                      af_2v8-supply = <0x00000078>;
[  71.963]                      avdd_2v8-supply = <0x00000079>;
[  71.967]                      dovdd_1v8-supply = <0x0000007a>;
[  71.972]                      dvdd_1v2-supply = <0x0000007b>;
[  71.976]                      pwdn-gpios = <0x0000002f 0x00000072 0x00000000>;
[  71.981]                      reset-gpios = <0x0000002f 0x00000070 0x00000000>;
[  71.987]              };
[  71.988]              plat-cam {
[  71.991]                      compatible = "spacemit,plat-cam", "simple-bus";
[  71.996]                      #address-cells = <0x00000002>;
[  72.000]                      #size-cells = <0x00000002>;
[  72.004]                      interconnects = <0x00000062>;
[  72.008]                      interconnect-names = "dma-mem";
[  72.012]                      status = "okay";
[  72.015]              };
[  72.016]              csiphy@d420a000 {
[  72.019]                      compatible = "spacemit,csi-dphy";
[  72.023]                      cell-index = <0x00000000>;
[  72.027]                      reg = <0x00000000 0xd420a000 0x00000000 0x0000013f>;
[  72.033]                      reg-names = "csiphy-regs";
[  72.036]                      clocks = <0x00000003 0x00000087>;
[  72.040]                      clock-names = "csi_dphy";
[  72.044]                      resets = <0x0000001d 0x00000046>;
[  72.048]                      reset-names = "cphy_reset";
[  72.052]                      interconnects = <0x00000062>;
[  72.056]                      interconnect-names = "dma-mem";
[  72.060]                      status = "okay";
[  72.063]                      phandle = <0x0000007d>;
[  72.066]              };
[  72.068]              csiphy@d420a800 {
[  72.070]                      compatible = "spacemit,csi-dphy";
[  72.075]                      cell-index = <0x00000001>;
[  72.078]                      reg = <0x00000000 0xd420a800 0x00000000 0x0000013f>;
[  72.084]                      reg-names = "csiphy-regs";
[  72.088]                      clocks = <0x00000003 0x00000073>;
[  72.092]                      clock-names = "csi_dphy";
[  72.096]                      resets = <0x0000001d 0x00000037>;
[  72.100]                      reset-names = "cphy_reset";
[  72.104]                      interconnects = <0x00000062>;
[  72.108]                      interconnect-names = "dma-mem";
[  72.112]                      status = "disabled";
[  72.115]              };
[  72.116]              csiphy@d4206000 {
[  72.119]                      compatible = "spacemit,csi-dphy";
[  72.123]                      cell-index = <0x00000002>;
[  72.127]                      reg = <0x00000000 0xd4206000 0x00000000 0x0000013f>;
[  72.133]                      reg-names = "csiphy-regs";
[  72.136]                      clocks = <0x00000003 0x00000074>;
[  72.141]                      clock-names = "csi_dphy";
[  72.144]                      resets = <0x0000001d 0x00000038>;
[  72.149]                      reset-names = "cphy_reset";
[  72.152]                      interconnects = <0x00000062>;
[  72.156]                      interconnect-names = "dma-mem";
[  72.160]                      status = "okay";
[  72.163]                      spacemit,bifmode-enable;
[  72.167]                      phandle = <0x0000007e>;
[  72.170]              };
[  72.171]              ccic@d420a000 {
[  72.174]                      compatible = "spacemit,k1xccic";
[  72.178]                      cell-index = <0x00000000>;
[  72.182]                      spacemit,csiphy = <0x0000007d>;
[  72.186]                      reg = <0x00000000 0xd420a000 0x00000000 0x000003ff>;
[  72.192]                      reg-names = "ccic-regs";
[  72.195]                      interrupt-parent = <0x0000001e>;
[  72.199]                      interrupts = <0x00000051>;
[  72.203]                      interrupt-names = "ipe-irq";
[  72.207]                      clocks = <0x00000003 0x00000075 0x00000003 0x00000086 0x00000003 0x0000007a 0x00000003 0x0000007c>;
[  72.217]                      clock-names = "csi_func", "ccic_func", "isp_axi", "dpu_mclk";
[  72.224]                      resets = <0x0000001d 0x0000003a 0x0000001d 0x00000036 0x0000001d 0x00000045 0x0000001d 0x0000003b 0x0000001d 0x00000044>;
[  72.235]                      reset-names = "isp_ahb_reset", "csi_reset", "ccic_4x_reset", "isp_ci_reset", "mclk_reset";
[  72.245]                      interconnects = <0x00000062>;
[  72.249]                      interconnect-names = "dma-mem";
[  72.253]                      status = "okay";
[  72.255]                      power-domains = <0x00000020 0x00000004>;
[  72.260]              };
[  72.262]              ccic@d420a800 {
[  72.264]                      compatible = "spacemit,k1xccic";
[  72.269]                      cell-index = <0x00000001>;
[  72.272]                      spacemit,csiphy = <0x0000007e>;
[  72.276]                      reg = <0x00000000 0xd420a800 0x00000000 0x000003ff>;
[  72.282]                      reg-names = "ccic-regs";
[  72.286]                      interrupt-parent = <0x0000001e>;
[  72.290]                      interrupts = <0x00000052>;
[  72.293]                      interrupt-names = "ipe-irq";
[  72.297]                      clocks = <0x00000003 0x00000075 0x00000003 0x00000086 0x00000003 0x0000007a 0x00000003 0x0000007c>;
[  72.307]                      clock-names = "csi_func", "ccic_func", "isp_axi", "dpu_mclk";
[  72.314]                      resets = <0x0000001d 0x0000003a 0x0000001d 0x00000036 0x0000001d 0x00000045 0x0000001d 0x0000003b 0x0000001d 0x00000044>;
[  72.326]                      reset-names = "isp_ahb_reset", "csi_reset", "ccic_4x_reset", "isp_ci_reset", "mclk_reset";
[  72.335]                      interconnects = <0x00000062>;
[  72.339]                      interconnect-names = "dma-mem";
[  72.343]                      status = "okay";
[  72.346]                      power-domains = <0x00000020 0x00000004>;
[  72.351]              };
[  72.352]              ccic@d4206000 {
[  72.355]                      compatible = "spacemit,k1xccic";
[  72.359]                      cell-index = <0x00000002>;
[  72.363]                      spacemit,csiphy = <0x0000007e>;
[  72.367]                      reg = <0x00000000 0xd4206000 0x00000000 0x000003ff>;
[  72.373]                      reg-names = "ccic-regs";
[  72.376]                      interrupt-parent = <0x0000001e>;
[  72.380]                      interrupts = <0x00000053>;
[  72.384]                      interrupt-names = "ipe-irq";
[  72.388]                      clocks = <0x00000003 0x00000075 0x00000003 0x00000086 0x00000003 0x0000007a 0x00000003 0x0000007c>;
[  72.398]                      clock-names = "csi_func", "ccic_func", "isp_axi", "dpu_mclk";
[  72.404]                      resets = <0x0000001d 0x0000003a 0x0000001d 0x00000036 0x0000001d 0x00000045 0x0000001d 0x0000003b 0x0000001d 0x00000044>;
[  72.416]                      reset-names = "isp_ahb_reset", "csi_reset", "ccic_4x_reset", "isp_ci_reset", "mclk_reset";
[  72.425]                      interconnects = <0x00000062>;
[  72.429]                      interconnect-names = "dma-mem";
[  72.433]                      status = "okay";
[  72.436]                      power-domains = <0x00000020 0x00000004>;
[  72.441]              };
[  72.442]              isp@C0230000 {
[  72.445]                      compatible = "spacemit,k1xisp";
[  72.449]                      reg = <0x00000000 0xc0230000 0x00000000 0x00012700>;
[  72.455]                      reg-names = "isp";
[  72.458]                      interrupt-parent = <0x0000001e>;
[  72.462]                      interrupts = <0x0000004f 0x00000055>;
[  72.467]                      interrupt-names = "feisp-irq", "feisp-dma-irq";
[  72.472]                      clocks = <0x00000003 0x0000007b 0x00000003 0x0000007a 0x00000003 0x0000007c>;
[  72.480]                      clock-names = "isp_func", "isp_axi", "dpu_mclk";
[  72.486]                      resets = <0x0000001d 0x0000003a 0x0000001d 0x00000039 0x0000001d 0x0000003b 0x0000001d 0x00000044>;
[  72.496]                      reset-names = "isp_ahb_reset", "isp_reset", "isp_ci_reset", "lcd_mclk_reset";
[  72.504]                      interconnects = <0x00000062>;
[  72.508]                      interconnect-names = "dma-mem";
[  72.512]                      status = "okay";
[  72.515]                      power-domains = <0x00000020 0x00000004>;
[  72.519]              };
[  72.521]              vi@C0230000 {
[  72.523]                      compatible = "spacemit,k1xvi";
[  72.527]                      reg = <0x00000000 0xc0230000 0x00000000 0x00014000>;
[  72.533]                      reg-names = "vi";
[  72.536]                      interrupt-parent = <0x0000001e>;
[  72.540]                      interrupts = <0x0000004f 0x00000055>;
[  72.545]                      interrupt-names = "feisp-irq", "feisp-dma-irq";
[  72.550]                      clocks = <0x00000003 0x0000007b 0x00000003 0x0000007a 0x00000003 0x0000007c>;
[  72.558]                      clock-names = "isp_func", "isp_axi", "dpu_mclk";
[  72.564]                      resets = <0x0000001d 0x0000003a 0x0000001d 0x00000039 0x0000001d 0x0000003b 0x0000001d 0x00000044>;
[  72.574]                      reset-names = "isp_ahb_reset", "isp_reset", "isp_ci_reset", "lcd_mclk_reset";
[  72.582]                      interconnects = <0x00000062>;
[  72.586]                      interconnect-names = "dma-mem";
[  72.590]                      status = "okay";
[  72.593]                      power-domains = <0x00000020 0x00000004>;
[  72.598]              };
[  72.599]              cpp@C02f0000 {
[  72.602]                      compatible = "spacemit,k1xcpp";
[  72.606]                      reg = <0x00000000 0xc02f0000 0x00000000 0x00007fff>;
[  72.612]                      reg-names = "cpp";
[  72.615]                      interrupt-parent = <0x0000001e>;
[  72.619]                      interrupts = <0x00000054>;
[  72.622]                      interrupt-names = "cpp";
[  72.626]                      clocks = <0x00000003 0x00000079 0x00000003 0x0000007a 0x00000003 0x0000007c>;
[  72.634]                      clock-names = "cpp_func", "isp_axi", "dpu_mclk";
[  72.640]                      resets = <0x0000001d 0x0000003a 0x0000001d 0x0000003c 0x0000001d 0x0000003b 0x0000001d 0x00000044>;
[  72.650]                      reset-names = "isp_ahb_reset", "isp_cpp_reset", "isp_ci_reset", "lcd_mclk_reset";
[  72.658]                      interconnects = <0x00000062>;
[  72.662]                      interconnect-names = "dma-mem";
[  72.666]                      status = "okay";
[  72.669]                      power-domains = <0x00000020 0x00000004>;
[  72.674]              };
[  72.675]      };
[  72.676]      pmu {
[  72.678]              compatible = "riscv,pmu";
[  72.682]              riscv,event-to-mhpmevent = <0x00000005 0x00000000 0x00000001 0x00000006 0x00000000 0x00000002 0x00000008 0x00000000 0x00000003 0x00000009 0x00000000 0x00000004 0x00010000 0x00000000 0x00000006 0x00010001 0x00000000 0x00000005 0x00010002 0x00000000 0x0000000a 0x00010003 0x00000000 0x00000009 0;
[  72.728]              riscv,event-to-mhpmcounters = <0x00000005 0x00000006 0x0007fff8 0x00000008 0x00000009 0x0007fff8 0x00010000 0x00010003 0x0007fff8 0x00010008 0x00010009 0x0007fff8 0x0001000c 0x0001000d 0x0007fff8 0x00010019 0x00010019 0x0007fff8 0x0001001b 0x0001001b 0x0007fff8 0x00010021 0x00010021 0x0007fff;
[  72.755]              riscv,raw-event-to-mhpmcounters = <0x00000000 0x00000000 0xffffffff 0xffffff00 0x0007fff8>;
[  72.765]      };
[  72.766]      spacemit_snd_dma_hdmi {
[  72.769]              compatible = "spacemit,spacemit-snd-dma-hdmi";
[  72.774]              reg = <0x00000000 0xc08d0400 0x00000000 0x00003c00>;
[  72.780]              dmas = <0x0000007f>;
[  72.783]              dma-names = "tx";
[  72.786]              #sound-dai-cells = <0x00000000>;
[  72.790]              status = "okay";
[  72.793]              phandle = <0x00000081>;
[  72.796]      };
[  72.798]      dummy_codec {
[  72.800]              compatible = "spacemit,dummy-codec";
[  72.804]              #sound-dai-cells = <0x00000000>;
[  72.808]              status = "okay";
[  72.811]              phandle = <0x00000082>;
[  72.814]      };
[  72.816]      i2s0@d4026000 {
[  72.818]              compatible = "spacemit,spacemit-i2s0";
[  72.823]              reg = <0x00000000 0xd4026000 0x00000000 0x00000030>;
[  72.829]              reg-names = "i2s0";
[  72.832]              #sound-dai-cells = <0x00000000>;
[  72.836]              clocks = <0x00000003 0x00000066>;
[  72.840]              clock-names = "sspa-clk";
[  72.843]              resets = <0x0000001d 0x00000020>;
[  72.848]              reset-names = "sspa-rst";
[  72.851]              assigned-clocks = <0x00000003 0x00000066>;
[  72.860]              assigned-clock-rates = <0x00177000>;
[  72.862]              power-domains = <0x00000020 0x00000008>;
[  72.866]              status = "okay";
[  72.869]              pinctrl-names = "default";
[  72.873]              pinctrl-0 = <0x00000080>;
[  72.876]              phandle = <0x00000084>;
[  72.879]      };
[  72.881]      i2s1@d4026800 {
[  72.883]              compatible = "spacemit,spacemit-i2s1";
[  72.888]              reg = <0x00000000 0xd4026800 0x00000000 0x00000030>;
[  72.894]              reg-names = "i2s1";
[  72.897]              #sound-dai-cells = <0x00000000>;
[  72.901]              clocks = <0x00000003 0x00000067>;
[  72.905]              clock-names = "sspa-clk";
[  72.908]              resets = <0x0000001d 0x00000021>;
[  72.913]              reset-names = "sspa-rst";
[  72.916]              assigned-clocks = <0x00000003 0x00000067>;
[  72.921]              assigned-clock-rates = <0x00177000>;
[  72.925]              power-domains = <0x00000020 0x00000008>;
[  72.930]              status = "disabled";
[  72.933]      };
[  72.935]      spacemit-snd-dma0 {
[  72.938]              compatible = "spacemit,spacemit-snd-dma0";
[  72.942]              dmas = <0x00000021 0x00000016 0x00000001 0x00000021 0x00000015 0x00000001>;
[  72.950]              dma-names = "rx", "tx";
[  72.954]              #sound-dai-cells = <0x00000000>;
[  72.958]              status = "okay";
[  72.960]              phandle = <0x00000085>;
[  72.964]      };
[  72.965]      spacemit-snd-dma1 {
[  72.968]              compatible = "spacemit,spacemit-snd-dma1";
[  72.973]              dmas = <0x00000021 0x00000018 0x00000001 0x00000021 0x00000017 0x00000001>;
[  72.981]              dma-names = "rx", "tx";
[  72.984]              #sound-dai-cells = <0x00000000>;
[  72.988]              status = "okay";
[  72.991]      };
[  72.992]      snd-card@0 {
[  72.994]              compatible = "spacemit,simple-audio-card";
[  72.999]              simple-audio-card,name = "snd-hdmi";
[  73.004]              status = "okay";
[  73.006]              interconnects = <0x00000022>;
[  73.010]              interconnect-names = "dma-mem";
[  73.014]              simple-audio-card,plat {
[  73.018]                      sound-dai = <0x00000081>;
[  73.021]              };
[  73.023]              simple-audio-card,codec {
[  73.026]                      sound-dai = <0x00000082>;
[  73.030]              };
[  73.031]              simple-audio-card,cpu {
[  73.035]                      sound-dai = <0x00000083>;
[  73.038]              };
[  73.040]      };
[  73.041]      snd-card@1 {
[  73.043]              compatible = "spacemit,simple-audio-card";
[  73.048]              simple-audio-card,format = "i2s";
[  73.052]              status = "okay";
[  73.055]              interconnects = <0x00000022>;
[  73.059]              interconnect-names = "dma-mem";
[  73.063]              spacemit,init-jack;
[  73.066]              simple-audio-card,name = "snd-es8326";
[  73.070]              spacemit,mclk-fs = <0x00000040>;
[  73.074]              simple-audio-card,cpu {
[  73.078]                      sound-dai = <0x00000084>;
[  73.081]              };
[  73.083]              simple-audio-card,plat {
[  73.086]                      sound-dai = <0x00000085>;
[  73.090]              };
[  73.091]              simple-audio-card,codec {
[  73.095]                      sound-dai = <0x00000086>;
[  73.098]              };
[  73.100]      };
[  73.101]      lcds {
[  73.103]              status = "disabled";
[  73.106]              lcd_gx09inx101_mipi {
[  73.109]                      dsi-work-mode = <0x00000001>;
[  73.113]                      dsi-lane-number = <0x00000004>;
[  73.117]                      dsi-color-format = "rgb888";
[  73.121]                      width-mm = <0x0000008e>;
[  73.124]                      height-mm = <0x000000e4>;
[  73.128]                      use-dcs-write;
[  73.130]                      height = <0x00000780>;
[  73.134]                      width = <0x000004b0>;
[  73.137]                      hfp = <0x00000050>;
[  73.140]                      hbp = <0x00000028>;
[  73.143]                      hsync = <0x0000000a>;
[  73.146]                      vfp = <0x00000014>;
[  73.149]                      vbp = <0x00000010>;
[  73.152]                      vsync = <0x00000004>;
[  73.156]                      fps = <0x0000003c>;
[  73.159]                      work-mode = <0x00000000>;
[  73.162]                      rgb-mode = <0x00000003>;
[  73.166]                      lane-number = <0x00000004>;
[  73.169]                      phy-bit-clock = <0x3b9aca00>;
[  73.173]                      phy-esc-clock = <0x0493e000>;
[  73.177]                      split-enable = <0x00000000>;
[  73.181]                      eotp-enable = <0x00000000>;
[  73.185]                      burst-mode = <0x00000002>;
[  73.188]                      esd-check-enable = <0x00000000>;
[  73.192]                      initial-command = [39 01 00 02 b0 01 39 01 00 02 c3 4f 39 01 00 02 c4 40 39 01 00 02 c5 40 39 01 00 02 c6 40 39 01 00 02 c7 40 39 01 00 02 c8 4d 39 01 00 02 c9 52 39 01 00 02 ca 51 39 01 00 02 cd 5d 39 01 00 02 ce 5b 39 01 00 02 cf 4b 39 01 00 02 d0 49 39 01 00 02 d1 47 39 01 00 02 d2;
[  73.339]                      sleep-in-command = [39 01 78 01 28 39 01 78 01 10];
[  73.345]                      sleep-out-command = [39 01 96 01 11 39 01 32 01 29];
[  73.351]                      read-id-command = [37 01 00 01 05 14 01 00 05 fb fc fd fe ff];
[  73.357]                      display-timings {
[  73.360]                              timing0 {
[  73.362]                                      clock-frequency = <0x088601c0>;
[  73.367]                                      hactive = <0x000004b0>;
[  73.370]                                      hfront-porch = <0x00000050>;
[  73.374]                                      hback-porch = <0x00000028>;
[  73.378]                                      hsync-len = <0x0000000a>;
[  73.382]                                      vactive = <0x00000780>;
[  73.385]                                      vfront-porch = <0x00000014>;
[  73.389]                                      vback-porch = <0x00000010>;
[  73.393]                                      vsync-len = <0x00000004>;
[  73.397]                                      vsync-active = <0x00000001>;
[  73.401]                                      hsync-active = <0x00000001>;
[  73.405]                              };
[  73.407]                      };
[  73.408]              };
[  73.410]      };
[  73.411]      memory@0 {
[  73.413]              device_type = "memory";
[  73.417]              reg = <0x00000000 0x00000000 0x00000000 0x80000000>;
[  73.422]      };
[  73.424]      memory@100000000 {
[  73.427]              device_type = "memory";
[  73.430]              reg = <0x00000001 0x00000000 0x00000000 0x80000000>;
[  73.436]      };
[  73.437]      chosen {
[  73.439]              bootargs = "earlycon=sbi console=ttyS0,115200n8 loglevel=8 swiotlb=65536 rdinit=/init";
[  73.448]              stdout-path = "serial0:115200n8";
[  73.452]      };
[  73.453]      dc-12v {
[  73.455]              compatible = "regulator-fixed";
[  73.459]              regulator-name = "dc_12v";
[  73.463]              regulator-always-on;
[  73.466]              regulator-boot-on;
[  73.469]              regulator-min-microvolt = <0x00b71b00>;
[  73.473]              regulator-max-microvolt = <0x00b71b00>;
[  73.478]              phandle = <0x00000087>;
[  73.481]      };
[  73.483]      vcc4v0-baseboard {
[  73.486]              compatible = "regulator-fixed";
[  73.490]              regulator-name = "vcc4v0_baseboard";
[  73.494]              regulator-always-on;
[  73.497]              regulator-boot-on;
[  73.500]              regulator-min-microvolt = "", "=        ";
[  73.504]              regulator-max-microvolt = "", "=        ";
[  73.509]              vin-supply = <0x00000087>;
[  73.512]              phandle = <0x00000035>;
[  73.515]      };
[  73.517]      rf-pwrseq {
[  73.519]              compatible = "spacemit,rf-pwrseq";
[  73.523]              io-supply = <0x0000004d>;
[  73.527]              io_voltage = <0x001b7740>;
[  73.530]              pwr-gpios = <0x0000002f 0x00000043 0x00000000>;
[  73.536]              status = "okay";
[  73.538]              wlan-pwrseq {
[  73.541]                      compatible = "spacemit,wlan-pwrseq";
[  73.545]                      regon-gpios = <0x0000002f 0x00000074 0x00000000>;
[  73.551]                      interrupt-parent = <0x00000039>;
[  73.555]                      interrupts = <0x0000010c>;
[  73.559]                      pinctrl-names = "default";
[  73.562]                      pinctrl-0 = <0x00000088>;
[  73.566]              };
[  73.567]              bt-pwrseq {
[  73.570]                      compatible = "spacemit,bt-pwrseq";
[  73.574]                      reset-gpios = <0x0000002f 0x0000003f 0x00000000>;
[  73.580]              };
[  73.581]      };
[  73.583]      leds {
[  73.584]              compatible = "gpio-leds";
[  73.588]              led1 {
[  73.590]                      label = "sys-led";
[  73.592]                      gpios = <0x0000002f 0x00000060 0x00000000>;
[  73.598]                      linux,default-trigger = "heartbeat";
[  73.602]                      default-state = "on";
[  73.605]                      status = "okay";
[  73.608]              };
[  73.610]      };
[  73.611]      pwm-fan {
[  73.613]              compatible = "pwm-fan";
[  73.616]              pwms = <0x00000089 0x00002710>;
[  73.620]              #cooling-cells = <0x00000002>;
[  73.624]              cooling-levels = <0x00000000 0x00000040 0x00000080 0x000000c0 0x000000ff>;
[  73.632]              status = "okay";
[  73.635]              phandle = <0x0000005d>;
[  73.638]      };
[  73.639] };
