// Seed: 2472758336
module module_0 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    input supply0 id_3,
    output uwire id_4,
    input supply0 id_5,
    output wand id_6
);
  assign id_4 = 1 * id_0 - 1;
endmodule
module module_1 #(
    parameter id_19 = 32'd11
) (
    output supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wand id_6,
    output tri0 id_7,
    input wor id_8,
    input wire id_9,
    input tri1 id_10,
    input tri id_11,
    input supply1 id_12,
    input wire id_13,
    output uwire id_14,
    input wire id_15,
    input tri0 id_16,
    input tri0 id_17,
    output wand id_18,
    input wand _id_19
);
  logic [id_19 : -1] id_21;
  wire id_22;
  module_0 modCall_1 (
      id_2,
      id_15,
      id_7,
      id_8,
      id_3,
      id_8,
      id_14
  );
  assign modCall_1.id_0 = 0;
endmodule
