Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 28 20:12:15 2022
| Host         : LAPTOP-00NBP5KM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            8 |
| No           | No                    | Yes                    |             481 |          170 |
| No           | Yes                   | No                     |               3 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1167 |          578 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |                                        Enable Signal                                       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+--------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG             | test/ready_r0_out                                                                          | rst_IBUF         |                1 |              1 |         1.00 |
|  test/ALUc/ALUcode_reg_n_0 |                                                                                            | rst_IBUF         |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG             | test/E[0]                                                                                  | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG             | pdu/cnt_m_rf[4]_i_1_n_0                                                                    | rst_IBUF         |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG             |                                                                                            |                  |                8 |             12 |         1.50 |
|  clk_IBUF_BUFG             |                                                                                            | rst_IBUF         |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG             | test/wb_reg_reg[3]_0[0]                                                                    | rst_IBUF         |               17 |             32 |         1.88 |
|  clk_cpu_BUFG              | test/regf/regfile[5][31]_i_1_n_0                                                           | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_cpu_BUFG              | test/regf/regfile[10][31]_i_1_n_0                                                          | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_cpu_BUFG              | test/regf/regfile[8][31]_i_1_n_0                                                           | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_cpu_BUFG              | test/regf/regfile[23][31]_i_1_n_0                                                          | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_cpu_BUFG              | test/regf/regfile[30][31]_i_1_n_0                                                          | rst_IBUF         |               22 |             32 |         1.45 |
|  clk_cpu_BUFG              | test/regf/regfile[21][31]_i_1_n_0                                                          | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_cpu_BUFG              | test/regf/regfile[22][31]_i_1_n_0                                                          | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_cpu_BUFG              | test/regf/regfile[14][31]_i_1_n_0                                                          | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_cpu_BUFG              | test/regf/regfile[7][31]_i_1_n_0                                                           | rst_IBUF         |               26 |             32 |         1.23 |
|  clk_cpu_BUFG              | test/regf/regfile[17][31]_i_1_n_0                                                          | rst_IBUF         |               15 |             32 |         2.13 |
|  clk_cpu_BUFG              | test/regf/regfile[26][31]_i_1_n_0                                                          | rst_IBUF         |               19 |             32 |         1.68 |
|  clk_cpu_BUFG              | test/regf/regfile[31][31]_i_1_n_0                                                          | rst_IBUF         |               25 |             32 |         1.28 |
|  clk_cpu_BUFG              | test/regf/regfile[13][31]_i_1_n_0                                                          | rst_IBUF         |               11 |             32 |         2.91 |
|  clk_cpu_BUFG              | test/regf/regfile[6][31]_i_1_n_0                                                           | rst_IBUF         |               22 |             32 |         1.45 |
|  clk_cpu_BUFG              | test/regf/regfile[25][31]_i_1_n_0                                                          | rst_IBUF         |               11 |             32 |         2.91 |
|  clk_cpu_BUFG              | test/regf/regfile[18][31]_i_1_n_0                                                          | rst_IBUF         |               22 |             32 |         1.45 |
|  clk_cpu_BUFG              | test/regf/regfile[27][31]_i_1_n_0                                                          | rst_IBUF         |               24 |             32 |         1.33 |
|  clk_cpu_BUFG              | test/regf/regfile[19][31]_i_1_n_0                                                          | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_cpu_BUFG              | test/regf/regfile[24][31]_i_1_n_0                                                          | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_cpu_BUFG              | test/regf/regfile[9][31]_i_1_n_0                                                           | rst_IBUF         |               21 |             32 |         1.52 |
|  clk_cpu_BUFG              | test/regf/regfile[16][31]_i_1_n_0                                                          | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_cpu_BUFG              | test/regf/regfile[20][31]_i_1_n_0                                                          | rst_IBUF         |               15 |             32 |         2.13 |
|  clk_cpu_BUFG              | test/regf/regfile[28][31]_i_1_n_0                                                          | rst_IBUF         |                9 |             32 |         3.56 |
|  clk_cpu_BUFG              | test/regf/regfile[3][31]_i_1_n_0                                                           | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_cpu_BUFG              | test/regf/regfile[29][31]_i_1_n_0                                                          | rst_IBUF         |               18 |             32 |         1.78 |
|  clk_cpu_BUFG              | test/regf/regfile[12][31]_i_1_n_0                                                          | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_cpu_BUFG              | test/regf/regfile[2][31]_i_1_n_0                                                           | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_cpu_BUFG              | test/regf/regfile[11][31]_i_1_n_0                                                          | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_cpu_BUFG              | test/regf/regfile[15][31]_i_1_n_0                                                          | rst_IBUF         |               21 |             32 |         1.52 |
|  clk_cpu_BUFG              | test/regf/regfile[1][31]_i_1_n_0                                                           | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_cpu_BUFG              | test/regf/regfile[4][31]_i_1_n_0                                                           | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_cpu_BUFG              | test/pc_reg                                                                                | rst_IBUF         |               48 |            126 |         2.62 |
|  clk_cpu_BUFG              | test/data/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                  |               32 |            128 |         4.00 |
|  clk_cpu_BUFG              | test/data/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                  |               32 |            128 |         4.00 |
|  clk_cpu_BUFG              |                                                                                            | rst_IBUF         |              161 |            453 |         2.81 |
+----------------------------+--------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


