#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Icarus\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\va_math.vpi";
S_0000027352daadd0 .scope module, "datapath_tb" "datapath_tb" 2 2;
 .timescale 0 0;
v0000027352e22360_0 .var "CLK", 0 0;
v0000027352e22180_0 .var "RST", 0 0;
v0000027352e21dc0_0 .var "X", 7 0;
v0000027352e21f00_0 .net "fi_out", 7 0, v0000027352e22ae0_0;  1 drivers
v0000027352e22f40_0 .net "i_lt_x", 0 0, v0000027352db0720_0;  1 drivers
v0000027352e210a0_0 .var "ld_fi", 0 0;
v0000027352e22860_0 .var "ld_i", 0 0;
v0000027352e22900_0 .var "ld_o", 0 0;
v0000027352e21820_0 .var "st", 0 0;
S_0000027352db1500 .scope module, "dp" "datapath" 2 8, 3 7 0, S_0000027352daadd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /INPUT 1 "ld_i";
    .port_info 4 /INPUT 1 "ld_fi";
    .port_info 5 /INPUT 1 "ld_o";
    .port_info 6 /INPUT 1 "st";
    .port_info 7 /OUTPUT 1 "i_lt_x";
    .port_info 8 /OUTPUT 8 "fi_out";
v0000027352e22d60_0 .net "CLK", 0 0, v0000027352e22360_0;  1 drivers
v0000027352e216e0_0 .net "RST", 0 0, v0000027352e22180_0;  1 drivers
v0000027352e22c20_0 .net "X", 7 0, v0000027352e21dc0_0;  1 drivers
v0000027352e21be0_0 .net "X_src", 7 0, L_0000027352e22220;  1 drivers
v0000027352e21aa0_0 .net "fi", 7 0, v0000027352e21960_0;  1 drivers
v0000027352e22e00_0 .net "fi_mul", 7 0, v0000027352db0900_0;  1 drivers
v0000027352e21320_0 .net "fi_out", 7 0, v0000027352e22ae0_0;  alias, 1 drivers
v0000027352e21c80_0 .var "fi_reg", 7 0;
v0000027352e21b40_0 .net "fi_src", 7 0, L_0000027352e22400;  1 drivers
v0000027352e22ea0_0 .net "i_add", 7 0, v0000027352db0d60_0;  1 drivers
v0000027352e21780_0 .var "i_add_reg", 7 0;
v0000027352e22040_0 .net "i_lt_x", 0 0, v0000027352db0720_0;  alias, 1 drivers
v0000027352e22680_0 .net "i_out", 7 0, v0000027352db1120_0;  1 drivers
v0000027352e22b80_0 .net "ld_fi", 0 0, v0000027352e210a0_0;  1 drivers
v0000027352e21a00_0 .net "ld_i", 0 0, v0000027352e22860_0;  1 drivers
v0000027352e21460_0 .net "ld_o", 0 0, v0000027352e22900_0;  1 drivers
v0000027352e227c0_0 .net "st", 0 0, v0000027352e21820_0;  1 drivers
S_0000027352f0ea10 .scope module, "add_inst" "add" 3 72, 4 1 0, S_0000027352db1500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "Y";
v0000027352db1300_0 .net "A", 7 0, v0000027352db1120_0;  alias, 1 drivers
L_0000027352e24108 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000027352db07c0_0 .net "B", 7 0, L_0000027352e24108;  1 drivers
v0000027352db0d60_0 .var "Y", 7 0;
E_0000027352daebc0 .event anyedge, v0000027352db1300_0, v0000027352db07c0_0;
S_0000027352f0eba0 .scope module, "comp_inst" "comp" 3 86, 5 1 0, S_0000027352db1500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 1 "Y";
v0000027352db1080_0 .net "A", 7 0, v0000027352db1120_0;  alias, 1 drivers
v0000027352db1260_0 .net "B", 7 0, v0000027352e21dc0_0;  alias, 1 drivers
v0000027352db0720_0 .var "Y", 0 0;
E_0000027352daf000 .event anyedge, v0000027352db1300_0, v0000027352db1260_0;
S_0000027352f0cfc0 .scope module, "mul_inst" "mul" 3 79, 6 1 0, S_0000027352db1500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "Y";
v0000027352db0860_0 .net "A", 7 0, v0000027352e21780_0;  1 drivers
v0000027352db05e0_0 .net "B", 7 0, v0000027352e21c80_0;  1 drivers
v0000027352db0900_0 .var "Y", 7 0;
E_0000027352daf3c0 .event anyedge, v0000027352db0860_0, v0000027352db05e0_0;
S_0000027352f0d150 .scope module, "muxX" "mux" 3 56, 7 1 0, S_0000027352db1500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "Y";
L_0000027352e24078 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000027352db09a0_0 .net "A", 7 0, L_0000027352e24078;  1 drivers
v0000027352db0a40_0 .net "B", 7 0, v0000027352db0d60_0;  alias, 1 drivers
v0000027352db1440_0 .net "Y", 7 0, L_0000027352e22220;  alias, 1 drivers
v0000027352db0b80_0 .net "sel", 0 0, v0000027352e21820_0;  alias, 1 drivers
L_0000027352e22220 .functor MUXZ 8, v0000027352db0d60_0, L_0000027352e24078, v0000027352e21820_0, C4<>;
S_0000027352db5f60 .scope module, "muxfi" "mux" 3 64, 7 1 0, S_0000027352db1500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "Y";
L_0000027352e240c0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000027352db0cc0_0 .net "A", 7 0, L_0000027352e240c0;  1 drivers
v0000027352db0ae0_0 .net "B", 7 0, v0000027352db0900_0;  alias, 1 drivers
v0000027352db0e00_0 .net "Y", 7 0, L_0000027352e22400;  alias, 1 drivers
v0000027352db0c20_0 .net "sel", 0 0, v0000027352e21820_0;  alias, 1 drivers
L_0000027352e22400 .functor MUXZ 8, v0000027352db0900_0, L_0000027352e240c0, v0000027352e21820_0, C4<>;
S_0000027352db60f0 .scope module, "regI" "register" 3 29, 8 1 0, S_0000027352db1500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
    .port_info 4 /INPUT 1 "ld";
v0000027352db0ea0_0 .net "CLK", 0 0, v0000027352e22360_0;  alias, 1 drivers
v0000027352db0f40_0 .net "D", 7 0, L_0000027352e22220;  alias, 1 drivers
v0000027352db1120_0 .var "Q", 7 0;
v0000027352db11c0_0 .net "RST", 0 0, v0000027352e22180_0;  alias, 1 drivers
v0000027352db13a0_0 .net "ld", 0 0, v0000027352e22860_0;  alias, 1 drivers
E_0000027352dae4c0 .event posedge, v0000027352db11c0_0, v0000027352db0ea0_0;
S_0000027352db8560 .scope module, "regfi" "register" 3 38, 8 1 0, S_0000027352db1500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
    .port_info 4 /INPUT 1 "ld";
v0000027352db0540_0 .net "CLK", 0 0, v0000027352e22360_0;  alias, 1 drivers
v0000027352e22cc0_0 .net "D", 7 0, L_0000027352e22400;  alias, 1 drivers
v0000027352e21960_0 .var "Q", 7 0;
v0000027352e22720_0 .net "RST", 0 0, v0000027352e22180_0;  alias, 1 drivers
v0000027352e215a0_0 .net "ld", 0 0, v0000027352e210a0_0;  alias, 1 drivers
S_0000027352db86f0 .scope module, "regout" "register" 3 47, 8 1 0, S_0000027352db1500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
    .port_info 4 /INPUT 1 "ld";
v0000027352e21640_0 .net "CLK", 0 0, v0000027352e22360_0;  alias, 1 drivers
v0000027352e21e60_0 .net "D", 7 0, v0000027352e21c80_0;  alias, 1 drivers
v0000027352e22ae0_0 .var "Q", 7 0;
v0000027352e21d20_0 .net "RST", 0 0, v0000027352e22180_0;  alias, 1 drivers
v0000027352e220e0_0 .net "ld", 0 0, v0000027352e22900_0;  alias, 1 drivers
    .scope S_0000027352db60f0;
T_0 ;
    %wait E_0000027352dae4c0;
    %load/vec4 v0000027352db11c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027352db1120_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027352db13a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000027352db0f40_0;
    %assign/vec4 v0000027352db1120_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027352db8560;
T_1 ;
    %wait E_0000027352dae4c0;
    %load/vec4 v0000027352e22720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027352e21960_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027352e215a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000027352e22cc0_0;
    %assign/vec4 v0000027352e21960_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027352db86f0;
T_2 ;
    %wait E_0000027352dae4c0;
    %load/vec4 v0000027352e21d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027352e22ae0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027352e220e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000027352e21e60_0;
    %assign/vec4 v0000027352e22ae0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027352f0ea10;
T_3 ;
    %wait E_0000027352daebc0;
    %load/vec4 v0000027352db1300_0;
    %load/vec4 v0000027352db07c0_0;
    %add;
    %store/vec4 v0000027352db0d60_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027352f0cfc0;
T_4 ;
    %wait E_0000027352daf3c0;
    %load/vec4 v0000027352db0860_0;
    %load/vec4 v0000027352db05e0_0;
    %mul;
    %store/vec4 v0000027352db0900_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027352f0eba0;
T_5 ;
    %wait E_0000027352daf000;
    %load/vec4 v0000027352db1080_0;
    %load/vec4 v0000027352db1260_0;
    %cmp/u;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027352db0720_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352db0720_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027352db1500;
T_6 ;
    %wait E_0000027352dae4c0;
    %load/vec4 v0000027352e216e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027352e21780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027352e21c80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027352e22ea0_0;
    %assign/vec4 v0000027352e21780_0, 0;
    %load/vec4 v0000027352e21aa0_0;
    %assign/vec4 v0000027352e21c80_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027352daadd0;
T_7 ;
    %vpi_call 2 21 "$dumpfile", "datapath_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027352daadd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352e22360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027352e22180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352e22860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352e210a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352e22900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027352e21820_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000027352e21dc0_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352e22180_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027352e22860_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352e22860_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027352e210a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352e210a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027352e22900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352e22900_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352e21820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027352e22860_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352e22860_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027352e210a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027352e210a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %delay 50, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000027352daadd0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0000027352e22360_0;
    %inv;
    %store/vec4 v0000027352e22360_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "./datapath.v";
    "./add.v";
    "./comp.v";
    "./mul.v";
    "./mux.v";
    "./register.v";
