INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Comprehensive_Experiment/Comprehensive_Experiment.srcs/sources_1/ip/DPRAM/sim/DPRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DPRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Comprehensive_Experiment/Comprehensive_Experiment.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/BRANCH_PREDICTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_PREDICTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Branch_Default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Branch_Predict_Analyze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Predict_Analyze
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Branch_Predict_Update.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Predict_Update
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/COMPETITION_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPETITION_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Check_Data_SEG_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Check_Data_SEG_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Check_Data_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Check_Data_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Check_Data_SEL_HZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Check_Data_SEL_HZD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/GLOBAL_PREDICTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GLOBAL_PREDICTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Immediate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/LOCAL_PREDICTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOCAL_PREDICTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/PC_SEL_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SEL_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/PC_SEL_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SEL_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/PREDICT_COMPETITION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PREDICT_COMPETITION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/SEG_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/TWO_BITS_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TWO_BITS_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
