--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml RAM.twx RAM.ncd -o RAM.twr RAM.pcf

Design file:              RAM.ncd
Physical constraint file: RAM.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Addr<0>     |    3.212(R)|    0.371(R)|CLK_BUFGP         |   0.000|
Addr<1>     |    3.068(R)|    0.453(R)|CLK_BUFGP         |   0.000|
Addr<2>     |    3.825(R)|    0.550(R)|CLK_BUFGP         |   0.000|
Addr<3>     |    3.851(R)|    0.443(R)|CLK_BUFGP         |   0.000|
Data<0>     |    1.311(R)|    1.004(R)|CLK_BUFGP         |   0.000|
Data<1>     |    0.958(R)|    1.055(R)|CLK_BUFGP         |   0.000|
Data<2>     |    0.691(R)|    1.019(R)|CLK_BUFGP         |   0.000|
Data<3>     |    1.199(R)|    1.041(R)|CLK_BUFGP         |   0.000|
RD          |    4.024(R)|    0.052(R)|CLK_BUFGP         |   0.000|
Reset       |    3.548(R)|   -0.674(R)|CLK_BUFGP         |   0.000|
WR          |    4.637(R)|   -0.422(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Data<0>     |    7.311(R)|CLK_BUFGP         |   0.000|
Data<1>     |    7.905(R)|CLK_BUFGP         |   0.000|
Data<2>     |    7.613(R)|CLK_BUFGP         |   0.000|
Data<3>     |    7.311(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.871|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RD             |Data<0>        |    7.160|
RD             |Data<1>        |    7.415|
RD             |Data<2>        |    7.430|
RD             |Data<3>        |    7.429|
Reset          |Data<0>        |    7.999|
Reset          |Data<1>        |    8.254|
Reset          |Data<2>        |    8.269|
Reset          |Data<3>        |    8.268|
WR             |Data<0>        |    7.789|
WR             |Data<1>        |    8.044|
WR             |Data<2>        |    8.059|
WR             |Data<3>        |    8.058|
---------------+---------------+---------+


Analysis completed Sun Nov 15 12:35:56 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4481 MB



