#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Dec 17 16:38:36 2020
# Process ID: 26964
# Current directory: D:/verilog/qos2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20740 D:\verilog\qos2\qos.xpr
# Log file: D:/verilog/qos2/vivado.log
# Journal file: D:/verilog/qos2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog/qos2/qos.xpr
update_compile_order -fileset sources_1
open_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:coproct:1.0 coproct_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins coproct_1/S00_AXI]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins coproct_1/out_test]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins coproct_1/int_axi]
endgroup
save_bd_design
make_wrapper -files [get_files D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
