$date
	Sat Sep 05 18:24:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! Q1 [3:0] $end
$var reg 4 " D1 [3:0] $end
$var reg 1 # RST $end
$var reg 1 $ ST $end
$var reg 1 % clock $end
$scope module U1 $end
$var wire 4 & D [3:0] $end
$var wire 1 % clock $end
$var wire 1 # reset $end
$var wire 1 $ set $end
$var reg 4 ' Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1100 &
0%
1$
1#
b1100 "
b0 !
$end
#1
1%
#2
0%
#3
1%
#4
0%
#5
b110 !
b110 '
1%
b110 "
b110 &
0$
0#
#6
0%
#7
1%
#8
0%
#9
1%
#10
0%
b1111 "
b1111 &
1$
#11
b1111 !
b1111 '
1%
#12
0%
#13
1%
#14
0%
#15
b11 !
b11 '
1%
b11 "
b11 &
0$
#16
0%
#17
1%
#18
0%
#19
1%
#20
0%
b1101 "
b1101 &
#21
b1101 !
b1101 '
1%
