


ARM Macro Assembler    Page 1 


    1 00000000         ;=========================================
    2 00000000         ; NAME: 2440INIT.S
    3 00000000         ; DESC: C start up codes
    4 00000000         ;       Configure memory, ISR ,stacks
    5 00000000         ; Initialize C-variables
    6 00000000         ; HISTORY:
    7 00000000         ; 2002.02.25:kwtark: ver 0.0
    8 00000000         ; 2002.03.20:purnnamu: Add some functions for testing ST
                       OP,Sleep mode
    9 00000000         ; 2003.03.14:DonGo: Modified for 2440.
   10 00000000         ;=========================================
   11 00000000         
   12 00000000                 GET              option.inc
    1 00000000         ;===========================================
    2 00000000         ; NAME: OPTION.A
    3 00000000         ; DESC: Configuration options for .S files
    4 00000000         ; HISTORY:
    5 00000000         ; 02.28.2002: ver 0.0
    6 00000000         ; 03.11.2003: ver 0.0 attached for 2440.
    7 00000000         ; jan E, 2004: ver0.03  modified for 2440A01.
    8 00000000         ;===========================================
    9 00000000         
   10 00000000         ;Start address of each stacks,
   11 00000000 33FF8000 
                       _STACK_BASEADDRESS
                               EQU              0x33ff8000
   12 00000000 33FF8000 
                       _MMUTT_STARTADDRESS
                               EQU              0x33ff8000
   13 00000000 33FFFF00 
                       _ISR_STARTADDRESS
                               EQU              0x33ffff00
   14 00000000         
   15 00000000                 GBLL             PLL_ON_START
   16 00000000 TRUE     
                       PLL_ON_START
                               SETL             {TRUE}
   17 00000000         
   18 00000000         
   19 00000000                 GBLL             ENDIAN_CHANGE
   20 00000000 FALSE    
                       ENDIAN_CHANGE
                               SETL             {FALSE}
   21 00000000         
   22 00000000                 GBLA             ENTRY_BUS_WIDTH
   23 00000000 00000010 
                       ENTRY_BUS_WIDTH
                               SETA             16
   24 00000000         
   25 00000000         
   26 00000000         ;BUSWIDTH = 16,32
   27 00000000                 GBLA             BUSWIDTH    ;max. bus width for
                                                             the GPIO configura
                                                            tion
   28 00000000 00000020 
                       BUSWIDTH
                               SETA             32
   29 00000000         
   30 00000000                 GBLA             UCLK



ARM Macro Assembler    Page 2 


   31 00000000 05B8D800 
                       UCLK    SETA             96000000    ;48000000
   32 00000000         
   33 00000000                 GBLA             XTAL_SEL
   34 00000000                 GBLA             FCLK
   35 00000000                 GBLA             CPU_SEL
   36 00000000         
   37 00000000         ;(1) Select CPU  
   38 00000000         ;CPU_SEL SETA 32440000 ; 32440000:2440X.
   39 00000000 01EEFEC1 
                       CPU_SEL SETA             32440001    ; 32440001:2440A
   40 00000000         
   41 00000000         ;(2) Select XTaL
   42 00000000 00B71B00 
                       XTAL_SEL
                               SETA             12000000
   43 00000000         ;XTAL_SEL SETA 16934400
   44 00000000         
   45 00000000         ;(3) Select FCLK
   46 00000000         ;FCLK  SETA 296352000
   47 00000000         ;FCLK  SETA 271500000
   48 00000000         ;FCLK  SETA 100000000 
   49 00000000         ;FCLK  SETA 240000000 
   50 00000000         ;FCLK  SETA 280000000 
   51 00000000         ;FCLK  SETA 320000000 
   52 00000000         ;FCLK  SETA 360000000 
   53 00000000 17D78400 
                       FCLK    SETA             400000000
   54 00000000         
   55 00000000         ;(4) Select Clock Division (Fclk:Hclk:Pclk)
   56 00000000         ;CLKDIV_VAL EQU 5 ; 0=1:1:1, 1=1:1:2, 2=1:2:2, 3=1:2:4, 
                       4=1:4:4, 5=1:4:8, 6=1:3:3, 7=1:3:6.
   57 00000000         
   58 00000000                 [                XTAL_SEL = 12000000
   59 00000000         
   60 00000000                 [                FCLK = 271500000
   69                          ]
   70 00000000         
   71 00000000                 [                FCLK = 100000000
   80                          ]
   81 00000000         
   82 00000000                 [                FCLK = 240000000
   91                          ]
   92 00000000         
   93 00000000                 [                FCLK = 280000000
  102                          ]
  103 00000000         
  104 00000000                 [                FCLK = 320000000
  113                          ]
  114 00000000         
  115 00000000                 [                FCLK = 360000000
  124                          ]
  125 00000000         
  126 00000000                 [                FCLK = 400000000
  127 00000000 00000005 
                       CLKDIV_VAL
                               EQU              5           ;1:4:8
  128 00000000 0000007F 
                       M_MDIV  EQU              127         ;127



ARM Macro Assembler    Page 3 


  129 00000000 00000002 
                       M_PDIV  EQU              2           ;2
  130 00000000                 [                CPU_SEL = 32440001
  131 00000000 00000001 
                       M_SDIV  EQU              1           ; 2440A
  132 00000000                 |
  134                          ]
  135 00000000                 ]
  136 00000000         
  137 00000000                 [                UCLK = 48000000
  145                          ]
  146 00000000                 [                UCLK = 96000000
  147 00000000 00000038 
                       U_MDIV  EQU              56          ;Fin=12.0MHz Fout=9
                                                            6MHz
  148 00000000 00000002 
                       U_PDIV  EQU              2
  149 00000000                 [                CPU_SEL = 32440001
  150 00000000 00000001 
                       U_SDIV  EQU              1           ; 2440A
  151 00000000                 |
  153                          ]
  154 00000000         
  155 00000000                 ]
  156 00000000         
  157 00000000                 |                            ; else if XTAL_SEL 
                                                            = 16.9344Mhz
  207                          ]                            ; end of if XTAL_SE
                                                            L = 12000000.
  208 00000000         
  209 00000000         
  210 00000000         
  211 00000000         
  212 00000000                 END
   13 00000000                 GET              memcfg.inc
    1 00000000         ;************************************************
    2 00000000         ; NAME    : MEMCFG.A
    3 00000000         ; DESC   : Memory bank configuration file
    4 00000000         ; Revision: 02.28.2002 ver 0.0
    5 00000000         ; Revision: 03.11.2003 ver 0.0 Attatched for 2440
    6 00000000         ;************************************************
    7 00000000         
    8 00000000         ;Memory Area
    9 00000000         ;GCS6 32bit(64MB) SDRAM(0x3000_0000-0x33ff_ffff)
   10 00000000         
   11 00000000         
   12 00000000         ;BWSCON
   13 00000000 00000000 
                       DW8     EQU              (0x0)
   14 00000000 00000001 
                       DW16    EQU              (0x1)
   15 00000000 00000002 
                       DW32    EQU              (0x2)
   16 00000000 00000004 
                       WAIT    EQU              (0x1<<2)
   17 00000000 00000008 
                       UBLB    EQU              (0x1<<3)
   18 00000000         
   19 00000000                 ASSERT           :DEF:BUSWIDTH



ARM Macro Assembler    Page 4 


   20 00000000                 [                BUSWIDTH=16
   29 00000000 00000001 
                       B1_BWSCON
                               EQU              (DW16)      ; AMD flash(AM29LV8
                                                            00B), 16-bit,  for 
                                                            nCS1
   30 00000000 00000001 
                       B2_BWSCON
                               EQU              (DW16)      ; PCMCIA(PD6710), 1
                                                            6-bit
   31 00000000 0000000D 
                       B3_BWSCON
                               EQU              (DW16 + WAIT + UBLB) ; Ethernet
                                                            (CS8900), 16-bit
   32 00000000 00000002 
                       B4_BWSCON
                               EQU              (DW32)      ; Intel Strata(28F1
                                                            28), 32-bit, for nC
                                                            S4
   33 00000000 00000001 
                       B5_BWSCON
                               EQU              (DW16)      ; A400/A410 Ext, 16
                                                            -bit
   34 00000000 00000002 
                       B6_BWSCON
                               EQU              (DW32)      ; SDRAM(K4S561632C)
                                                             32MBx2, 32-bit
   35 00000000 00000002 
                       B7_BWSCON
                               EQU              (DW32)      ; N.C.
   36 00000000                 ]
   37 00000000         
   38 00000000         ;BANK0CON
   39 00000000         
   40 00000000 00000000 
                       B0_Tacs EQU              0x0         ;0clk
   41 00000000 00000001 
                       B0_Tcos EQU              0x1         ;0clk
   42 00000000 00000007 
                       B0_Tacc EQU              0x7         ;14clk
   43 00000000 00000001 
                       B0_Tcoh EQU              0x1         ;0clk
   44 00000000 00000000 
                       B0_Tah  EQU              0x0         ;0clk
   45 00000000 00000000 
                       B0_Tacp EQU              0x0
   46 00000000 00000000 
                       B0_PMC  EQU              0x0         ;normal
   47 00000000         
   48 00000000         ;BANK1CON
   49 00000000 00000001 
                       B1_Tacs EQU              1           ;0x0 ;0clk
   50 00000000 00000001 
                       B1_Tcos EQU              1           ;0x0 ;0clk
   51 00000000 00000006 
                       B1_Tacc EQU              6           ;0x7 ;14clk
   52 00000000 00000001 
                       B1_Tcoh EQU              1           ;0x0 ;0clk
   53 00000000 00000001 



ARM Macro Assembler    Page 5 


                       B1_Tah  EQU              1           ;0x0 ;0clk
   54 00000000 00000000 
                       B1_Tacp EQU              0x0
   55 00000000 00000000 
                       B1_PMC  EQU              0x0         ;normal
   56 00000000         
   57 00000000         ;Bank 2 parameter
   58 00000000 00000001 
                       B2_Tacs EQU              1           ;0x0 ;0clk
   59 00000000 00000001 
                       B2_Tcos EQU              1           ;0x0 ;0clk
   60 00000000 00000006 
                       B2_Tacc EQU              6           ;0x7 ;14clk
   61 00000000 00000001 
                       B2_Tcoh EQU              1           ;0x0 ;0clk
   62 00000000 00000001 
                       B2_Tah  EQU              1           ;0x0 ;0clk
   63 00000000 00000000 
                       B2_Tacp EQU              0x0
   64 00000000 00000000 
                       B2_PMC  EQU              0x0         ;normal
   65 00000000         
   66 00000000         ;Bank 3 parameter
   67 00000000 00000001 
                       B3_Tacs EQU              0x1         ;0 ;0clk
   68 00000000 00000001 
                       B3_Tcos EQU              0x1         ;0 ;0clk
   69 00000000 00000006 
                       B3_Tacc EQU              0x6         ;7 ;14clk
   70 00000000 00000001 
                       B3_Tcoh EQU              0x1         ;0 ;0clk
   71 00000000 00000001 
                       B3_Tah  EQU              0x1         ;0 ;0clk
   72 00000000 00000000 
                       B3_Tacp EQU              0x0
   73 00000000 00000000 
                       B3_PMC  EQU              0x0         ;normal
   74 00000000         
   75 00000000         ;Bank 4 parameter
   76 00000000 00000000 
                       B4_Tacs EQU              0x0         ;0 ;0clk
   77 00000000 00000001 
                       B4_Tcos EQU              0x1         ;0 ;0clk
   78 00000000 00000007 
                       B4_Tacc EQU              0x7         ;7 ;14clk
   79 00000000 00000001 
                       B4_Tcoh EQU              0x1         ;0 ;0clk
   80 00000000 00000000 
                       B4_Tah  EQU              0x0         ;0 ;0clk
   81 00000000 00000000 
                       B4_Tacp EQU              0x0
   82 00000000 00000000 
                       B4_PMC  EQU              0x0         ;normal
   83 00000000         
   84 00000000         ;Bank 5 parameter
   85 00000000 00000001 
                       B5_Tacs EQU              0x1         ;0 ;0clk
   86 00000000 00000001 
                       B5_Tcos EQU              0x1         ;0 ;0clk



ARM Macro Assembler    Page 6 


   87 00000000 00000006 
                       B5_Tacc EQU              0x6         ;7 ;14clk
   88 00000000 00000001 
                       B5_Tcoh EQU              0x1         ;0 ;0clk
   89 00000000 00000001 
                       B5_Tah  EQU              0x1         ;0 ;0clk
   90 00000000 00000000 
                       B5_Tacp EQU              0x0
   91 00000000 00000000 
                       B5_PMC  EQU              0x0         ;normal
   92 00000000         
   93 00000000                 [                {TRUE}      ; When 100MHz HCLK 
                                                            is used.
   94 00000000         ;Bank 6 parameter
   95 00000000 00000003 
                       B6_MT   EQU              0x3         ;SDRAM
   96 00000000 00000000 
                       B6_Trcd EQU              0x0         ;2clk
   97 00000000 00000001 
                       B6_SCAN EQU              0x1         ;9bit
   98 00000000         
   99 00000000         ;Bank 7 parameter
  100 00000000 00000003 
                       B7_MT   EQU              0x3         ;SDRAM
  101 00000000 00000000 
                       B7_Trcd EQU              0x0         ;2clk
  102 00000000 00000001 
                       B7_SCAN EQU              0x1         ;9bit
  103 00000000         
  104 00000000         ;REFRESH parameter
  105 00000000 00000001 
                       REFEN   EQU              0x1         ;Refresh enable
  106 00000000 00000000 
                       TREFMD  EQU              0x0         ;CBR(CAS before RAS
                                                            )/Auto refresh
  107 00000000 00000001 
                       Trp     EQU              0x1         ;3clk
  108 00000000 00000001 
                       Tsrc    EQU              0x1         ;5clk Trc= Trp(3)+T
                                                            src(5) = 8clock
  109 00000000 00000002 
                       Tchr    EQU              0x2         ;3clk
  110 00000000         ;REFCNT  EQU 1580 ;HCLK=60Mhz, (2048+1-7.81*60) 
  111 00000000         ;REFCNT  EQU 1502 ;HCLK=70Mhz, (2048+1-7.81*70) 
  112 00000000         ;REFCNT  EQU 1424 ;HCLK=80Mhz, (2048+1-7.81*80) 
  113 00000000         ;REFCNT  EQU 1346 ;HCLK=90Mhz, (2048+1-7.81*90) 
  114 00000000         ;REFCNT  EQU 1268 ;HCLK=100Mhz, (2048+1-7.81*100) 
  115 00000000 000001E9 
                       REFCNT  EQU              489         ;HCLK=100Mhz, (2048
                                                            +1-15.6*100) 
  116 00000000         
  117 00000000                 |
  136                          ]
  137 00000000         
  138 00000000                 END
   14 00000000                 GET              2440addr.inc
    1 00000000         ;=======================================================
                       =============
    2 00000000         ; File Name : 2440addr.a



ARM Macro Assembler    Page 7 


    3 00000000         ; Function  : S3C2440 Define Address Register (Assembly)
                       
    4 00000000         ; Date      : March 27, 2002
    5 00000000         ; Revision : Programming start (February 18,2002) -> SOP
                       
    6 00000000         ; Revision : 03.11.2003 ver 0.0 Attatched for 2440
    7 00000000         ;=======================================================
                       =============
    8 00000000         
    9 00000000                 GBLL             BIG_ENDIAN__
   10 00000000 FALSE    
                       BIG_ENDIAN__
                               SETL             {FALSE}
   11 00000000         
   12 00000000         ;=================
   13 00000000         ; Memory control
   14 00000000         ;=================
   15 00000000 48000000 
                       BWSCON  EQU              0x48000000  ;Bus width & wait s
                                                            tatus
   16 00000000 48000004 
                       BANKCON0
                               EQU              0x48000004  ;Boot ROM control
   17 00000000 48000008 
                       BANKCON1
                               EQU              0x48000008  ;BANK1 control
   18 00000000 4800000C 
                       BANKCON2
                               EQU              0x4800000c  ;BANK2 control
   19 00000000 48000010 
                       BANKCON3
                               EQU              0x48000010  ;BANK3 control
   20 00000000 48000014 
                       BANKCON4
                               EQU              0x48000014  ;BANK4 control
   21 00000000 48000018 
                       BANKCON5
                               EQU              0x48000018  ;BANK5 control
   22 00000000 4800001C 
                       BANKCON6
                               EQU              0x4800001c  ;BANK6 control
   23 00000000 48000020 
                       BANKCON7
                               EQU              0x48000020  ;BANK7 control
   24 00000000 48000024 
                       REFRESH EQU              0x48000024  ;DRAM/SDRAM refresh
                                                            
   25 00000000 48000028 
                       BANKSIZE
                               EQU              0x48000028  ;Flexible Bank Size
                                                            
   26 00000000 4800002C 
                       MRSRB6  EQU              0x4800002c  ;Mode register set 
                                                            for SDRAM Bank6
   27 00000000 48000030 
                       MRSRB7  EQU              0x48000030  ;Mode register set 
                                                            for SDRAM Bank7
   28 00000000         
   29 00000000         



ARM Macro Assembler    Page 8 


   30 00000000         ;==========================
   31 00000000         ; CLOCK & POWER MANAGEMENT
   32 00000000         ;==========================
   33 00000000 4C000000 
                       LOCKTIME
                               EQU              0x4c000000  ;PLL lock time coun
                                                            ter
   34 00000000 4C000004 
                       MPLLCON EQU              0x4c000004  ;MPLL Control
   35 00000000 4C000008 
                       UPLLCON EQU              0x4c000008  ;UPLL Control
   36 00000000 4C00000C 
                       CLKCON  EQU              0x4c00000c  ;Clock generator co
                                                            ntrol
   37 00000000 4C000010 
                       CLKSLOW EQU              0x4c000010  ;Slow clock control
                                                            
   38 00000000 4C000014 
                       CLKDIVN EQU              0x4c000014  ;Clock divider cont
                                                            rol
   39 00000000         
   40 00000000         
   41 00000000         ;=================
   42 00000000         ; INTERRUPT
   43 00000000         ;=================
   44 00000000 4A000000 
                       SRCPND  EQU              0x4a000000  ;Interrupt request 
                                                            status
   45 00000000 4A000004 
                       INTMOD  EQU              0x4a000004  ;Interrupt mode con
                                                            trol
   46 00000000 4A000008 
                       INTMSK  EQU              0x4a000008  ;Interrupt mask con
                                                            trol
   47 00000000 4A00000C 
                       PRIORITY
                               EQU              0x4a00000c  ;IRQ priority contr
                                                            ol           <-- Ma
                                                            y 06, 2002 SOP
   48 00000000 4A000010 
                       INTPND  EQU              0x4a000010  ;Interrupt request 
                                                            status
   49 00000000 4A000014 
                       INTOFFSET
                               EQU              0x4a000014  ;Interruot request 
                                                            source offset
   50 00000000 4A000018 
                       SUSSRCPND
                               EQU              0x4a000018  ;Sub source pending
                                                            
   51 00000000 4A00001C 
                       INTSUBMSK
                               EQU              0x4a00001c  ;Interrupt sub mask
                                                            
   52 00000000         
   53 00000000         
   54 00000000         ;=================
   55 00000000         ; I/O PORT for LED
   56 00000000         ;=================



ARM Macro Assembler    Page 9 


   57 00000000 56000050 
                       GPFCON  EQU              0x56000050  ;Port F control
   58 00000000 56000054 
                       GPFDAT  EQU              0x56000054  ;Port F data
   59 00000000 56000058 
                       GPFUP   EQU              0x56000058  ;Pull-up control F
   60 00000000         
   61 00000000         ;Miscellaneous register
   62 00000000 56000080 
                       MISCCR  EQU              0x56000080  ;Miscellaneous cont
                                                            rol
   63 00000000 56000084 
                       DCKCON  EQU              0x56000084  ;DCLK0/1 control
   64 00000000 56000088 
                       EXTINT0 EQU              0x56000088  ;External interrupt
                                                             control register 0
                                                            
   65 00000000 5600008C 
                       EXTINT1 EQU              0x5600008c  ;External interrupt
                                                             control register 1
                                                            
   66 00000000 56000090 
                       EXTINT2 EQU              0x56000090  ;External interrupt
                                                             control register 2
                                                            
   67 00000000 56000094 
                       EINTFLT0
                               EQU              0x56000094  ;Reserved
   68 00000000 56000098 
                       EINTFLT1
                               EQU              0x56000098  ;Reserved
   69 00000000 5600009C 
                       EINTFLT2
                               EQU              0x5600009c  ;External interrupt
                                                             filter control reg
                                                            ister 2
   70 00000000 560000A0 
                       EINTFLT3
                               EQU              0x560000a0  ;External interrupt
                                                             filter control reg
                                                            ister 3
   71 00000000 560000A4 
                       EINTMASK
                               EQU              0x560000a4  ;External interrupt
                                                             mask
   72 00000000 560000A8 
                       EINTPEND
                               EQU              0x560000a8  ;External interrupt
                                                             pending
   73 00000000 560000AC 
                       GSTATUS0
                               EQU              0x560000ac  ;External pin statu
                                                            s
   74 00000000 560000B0 
                       GSTATUS1
                               EQU              0x560000b0  ;Chip ID(0x32440000
                                                            )
   75 00000000 560000B4 
                       GSTATUS2



ARM Macro Assembler    Page 10 


                               EQU              0x560000b4  ;Reset type
   76 00000000 560000B8 
                       GSTATUS3
                               EQU              0x560000b8  ;Saved data0(32-bit
                                                            ) before entering P
                                                            OWER_OFF mode
   77 00000000 560000BC 
                       GSTATUS4
                               EQU              0x560000bc  ;Saved data1(32-bit
                                                            ) before entering P
                                                            OWER_OFF mode
   78 00000000         
   79 00000000         ;Added for 2440     ; DonGo
   80 00000000 560000CC 
                       MSLCON  EQU              0x560000cc  ;Memory sleep contr
                                                            ol register
   81 00000000         
   82 00000000         ;=================
   83 00000000         ; WATCH DOG TIMER
   84 00000000         ;=================
   85 00000000 53000000 
                       WTCON   EQU              0x53000000  ;Watch-dog timer mo
                                                            de
   86 00000000 53000004 
                       WTDAT   EQU              0x53000004  ;Watch-dog timer da
                                                            ta
   87 00000000 53000008 
                       WTCNT   EQU              0x53000008  ;Eatch-dog timer co
                                                            unt
   88 00000000         
   89 00000000         ;=================
   90 00000000         ; Nand Flash
   91 00000000         ;=================
   92 00000000 4E000000 
                       NFCONF  EQU              0x4E000000  ;NAND Flash configu
                                                            ration
   93 00000000 4E000004 
                       NFCONT  EQU              0x4E000004  ;NAND Flash control
                                                            
   94 00000000 4E000008 
                       NFCMD   EQU              0x4E000008  ;NAND Flash command
                                                            
   95 00000000 4E00000C 
                       NFADDR  EQU              0x4E00000C  ;NAND Flash address
                                                            
   96 00000000 4E000010 
                       NFDATA  EQU              0x4E000010  ;NAND Flash data
   97 00000000 4E000010 
                       NFDATA8 EQU              0x4E000010  ;NAND Flash data
   98 00000000 4E000014 
                       NFMECCD0
                               EQU              0x4E000014  ;NAND Flash ECC for
                                                             Main Area
   99 00000000 4E000018 
                       NFMECCD1
                               EQU              0x4E000018
  100 00000000 4E00001C 
                       NFSECCD EQU              0x4E00001C  ;NAND Flash ECC for
                                                             Spare Area



ARM Macro Assembler    Page 11 


  101 00000000 4E000020 
                       NFSTAT  EQU              0x4E000020  ;NAND Flash operati
                                                            on status
  102 00000000 4E000024 
                       NFESTAT0
                               EQU              0x4E000024
  103 00000000 4E000028 
                       NFESTAT1
                               EQU              0x4E000028
  104 00000000 4E00002C 
                       NFMECC0 EQU              0x4E00002C
  105 00000000 4E000030 
                       NFMECC1 EQU              0x4E000030
  106 00000000 4E000034 
                       NFSECC  EQU              0x4E000034
  107 00000000 4E000038 
                       NFSBLK  EQU              0x4E000038  ;NAND Flash Start b
                                                            lock address
  108 00000000 4E00003C 
                       NFEBLK  EQU              0x4E00003C  ;NAND Flash End blo
                                                            ck address
  109 00000000         
  110 00000000                 END
   15 00000000         
   16 00000000 00400000 
                       BIT_SELFREFRESH
                               EQU              (1<<22)
   17 00000000         
   18 00000000         
   19 00000000         
   20 00000000         ;Check if tasm.exe(armasm -16 ...@ADS 1.0) is used.
   21 00000000                 GBLL             THUMBCODE
   22 00000000                 [                {CONFIG} = 16
   26 00000000 FALSE    
                       THUMBCODE
                               SETL             {FALSE}
   27 00000000                 ]
   28 00000000         
   29 00000000         
   30 00000000         
   31 00000000         
   32 00000000         
   33 00000000                 IMPORT           |Image$$ER_ROM1$$RO$$Base| 
                                                            ; Base of ROM code
   34 00000000                 IMPORT           |Image$$ER_ROM1$$RO$$Limit| ; E
                                                            nd of ROM code (=st
                                                            art of ROM data)
   35 00000000                 IMPORT           |Image$$RW_RAM1$$RW$$Base| ; Ba
                                                            se of RAM to initia
                                                            lise
   36 00000000                 IMPORT           |Image$$RW_RAM1$$ZI$$Base| ; Ba
                                                            se and limit of are
                                                            a
   37 00000000                 IMPORT           |Image$$RW_RAM1$$ZI$$Limit| ; t
                                                            o zero initialise
   38 00000000         
   39 00000000         
   40 00000000         
   41 00000000                 IMPORT           Main        ; The main entry of



ARM Macro Assembler    Page 12 


                                                             mon program
   42 00000000         
   43 00000000         
   44 00000000                 AREA             RESET,CODE,READONLY
   45 00000000         
   46 00000000                 ENTRY
   47 00000000         
   48 00000000                 EXPORT           __ENTRY
   49 00000000         
   50 00000000                 PRESERVE8
   51 00000000         
   52 00000000         __ENTRY
   53 00000000         ;========
   54 00000000         ;¸´Î»
   55 00000000         ;========
   56 00000000         ResetEntry
   57 00000000         ;1)The code, which converts to Big-endian, should be in 
                       little endian code.
   58 00000000         ;2)The following little endian code will be compiled in 
                       Big-Endian mode.
   59 00000000         ;  The code byte order should be changed as the memory b
                       us width.
   60 00000000         ;3)The pseudo instruction,DCD can t be used here because
                        the linker generates error.
   61 00000000         
   62 00000000 EA000006        b                ResetHandler
   63 00000004 EAFFFFFE        b                .           ;handler for Undefi
                                                            ned mode
   64 00000008 EAFFFFFE        b                .           ;handler for SWI in
                                                            terrupt
   65 0000000C EAFFFFFE        b                .           ;handler for PAbort
                                                            
   66 00000010 EAFFFFFE        b                .           ;handler for DAbort
                                                            
   67 00000014 EAFFFFFE        b                .           ;reserved
   68 00000018 EAFFFFFE        b                .           ;handler for IRQ in
                                                            terrupt
   69 0000001C EAFFFFFE        b                .           ;handler for FIQ in
                                                            terrupt
   70 00000020         
   71 00000020         
   72 00000020         
   73 00000020         
   74 00000020         
   75 00000020                 LTORG
   76 00000020         
   77 00000020         ;=======
   78 00000020         ; ENTRY
   79 00000020         ;=======
   80 00000020         ResetHandler
   81 00000020 E3A00453        ldr              r0,=WTCON   ;watch dog disable
   82 00000024 E3A01000        ldr              r1,=0x0
   83 00000028 E5801000        str              r1,[r0]
   84 0000002C         
   85 0000002C E59F00FC        ldr              r0,=INTMSK
   86 00000030 E59F10FC        ldr              r1,=0xffffffff ;all interrupt d
                                                            isable
   87 00000034 E5801000        str              r1,[r0]
   88 00000038         



ARM Macro Assembler    Page 13 


   89 00000038 E59F00F8        ldr              r0,=INTSUBMSK
   90 0000003C E59F10F8        ldr              r1,=0x7fff  ;all sub interrupt 
                                                            disable
   91 00000040 E5801000        str              r1,[r0]
   92 00000044         
   93 00000044         ;ledÏÔÊ¾
   94 00000044         
   95 00000044         ; rGPFDAT = (rGPFDAT & ~(0xf<<4)) | ((~data & 0xf)<<4);
   96 00000044         ; Led_Display
   97 00000044 E59F00F4        ldr              r0,=GPFCON
   98 00000048 E3A01C55        ldr              r1,=0x5500
   99 0000004C E5801000        str              r1,[r0]
  100 00000050 E59F00EC        ldr              r0,=GPFDAT
  101 00000054 E3A01010        ldr              r1,=0x10
  102 00000058 E5801000        str              r1,[r0]
  103 0000005C         
  104 0000005C         
  105 0000005C         ;To reduce PLL lock time, adjust the LOCKTIME register.
  106 0000005C E3A00313        ldr              r0,=LOCKTIME
  107 00000060 E59F10E0        ldr              r1,=0xffffff
  108 00000064 E5801000        str              r1,[r0]
  109 00000068         
  110 00000068                 [                PLL_ON_START
  111 00000068         ; Added for confirm clock divide. for 2440.
  112 00000068         ; Setting value Fclk:Hclk:Pclk
  113 00000068 E59F00DC        ldr              r0,=CLKDIVN
  114 0000006C E3A01005        ldr              r1,=CLKDIV_VAL ; 0=1:1:1, 1=1:1
                                                            :2, 2=1:2:2, 3=1:2:
                                                            4, 4=1:4:4, 5=1:4:8
                                                            , 6=1:3:3, 7=1:3:6.
                                                            
  115 00000070 E5801000        str              r1,[r0]
  116 00000074         
  117 00000074                 [                CLKDIV_VAL>1 ; means Fclk:Hclk 
                                                            is not 1:1.
  118 00000074 EE110F10        mrc              p15,0,r0,c1,c0,0
  119 00000078 E3800103        orr              r0,r0,#0xc0000000 
                                                            ;R1_nF:OR:R1_iA
  120 0000007C EE010F10        mcr              p15,0,r0,c1,c0,0
  121 00000080                 |
  125                          ]
  126 00000080         
  127 00000080         ;Configure UPLL
  128 00000080 E59F00C8        ldr              r0,=UPLLCON
  129 00000084 E59F10C8        ldr              r1,=((U_MDIV<<12)+(U_PDIV<<4)+U
_SDIV)
  130 00000088 E5801000        str              r1,[r0]
  131 0000008C E1A00000        nop                          ; Caution: After UP
                                                            LL setting, at leas
                                                            t 7-clocks delay mu
                                                            st be inserted for 
                                                            setting hardware be
                                                             completed.
  132 00000090 E1A00000        nop
  133 00000094 E1A00000        nop
  134 00000098 E1A00000        nop
  135 0000009C E1A00000        nop
  136 000000A0 E1A00000        nop
  137 000000A4 E1A00000        nop



ARM Macro Assembler    Page 14 


  138 000000A8         ;Configure MPLL
  139 000000A8 E59F00A8        ldr              r0,=MPLLCON
  140 000000AC E59F10A8        ldr              r1,=((M_MDIV<<12)+(M_PDIV<<4)+M
_SDIV) 
                                                            ;Fin=16.9344MHz
  141 000000B0 E5801000        str              r1,[r0]
  142 000000B4                 ]
  143 000000B4         
  144 000000B4         
  145 000000B4         
  146 000000B4         
  147 000000B4         
  148 000000B4         ;Set memory control registers
  149 000000B4         ;ldr r0,=SMRDATA
  150 000000B4 E28F0080 
              E2800028         adrl             r0, SMRDATA
  151 000000BC E3A01312        ldr              r1,=BWSCON  ;BWSCON Address
  152 000000C0 E2802034        add              r2, r0, #52 ;End address of SMR
                                                            DATA
  153 000000C4         
  154 000000C4         0
  155 000000C4 E4903004        ldr              r3, [r0], #4
  156 000000C8 E4813004        str              r3, [r1], #4
  157 000000CC E1520000        cmp              r2, r0
  158 000000D0 1AFFFFFB        bne              %B0
  159 000000D4         
  160 000000D4         
  161 000000D4         
  162 000000D4         
  163 000000D4         
  164 000000D4         
  165 000000D4         ;=======================================================
                       ====
  166 000000D4         ;// ÅÐ¶ÏÊÇ´ÓnorÆô¶¯»¹ÊÇ´ÓnandÆô¶¯
  167 000000D4         ;=======================================================
                       ====
  168 000000D4         ;bl Led_Test
  169 000000D4         
  170 000000D4 E3A00312        ldr              r0, =BWSCON
  171 000000D8 E5900000        ldr              r0, [r0]
  172 000000DC E2100006        ands             r0, r0, #6  ;OM[1:0] != 0, NOR 
                                                            FLash boot
  173 000000E0 1A000008        bne              NORRwCopy   ;don t read nand fl
                                                            ash
  174 000000E4         
  175 000000E4         
  176 000000E4         
  177 000000E4         
  178 000000E4         
  179 000000E4         ;=======================================================
                       ======================================
  180 000000E4         ;ÈôÊÇ´ÓNANDÆô¶¯£¬Ôò¿½±´¹¤×÷ÒÑ¾­ÔÚnand_boot_begÖÐÍê³É£¬Ëù
                       ÒÔÖ±½ÓÌø×ªµ½main
  181 000000E4         ;ÈôÊÇ´ÓNORÆô¶¯£¬Ôò½«ROºÍRW²¿·Ö¶¼¿½±´µ½ÄÚ´æ£¬È»ºóÌø×ªµ½ÄÚ
                       ´æÔËÐÐ£¨Ò²¿ÉÔÚNORÖÐÔËÐÐ£¬Ö»ÊÇËÙ¶ÈÉÔÂý£©
  182 000000E4         ;
  183 000000E4         ;×¢£ºÈôÔÚNORÖÐÖ±½ÓÔËÐÐ£¬Ðè°ÑRO/BASE¸ÄÎª0²¢¶¨ÒåRW/BASE »á
                       Ìø¹ýRO¿½±´
  184 000000E4         ;=======================================================



ARM Macro Assembler    Page 15 


                       ======================================
  185 000000E4         
  186 000000E4         
  187 000000E4         
  188 000000E4         
  189 000000E4         InitRamZero
  190 000000E4 E3A00000        mov              r0, #0
  191 000000E8 E59F20B4        ldr              r2, BaseOfZero
  192 000000EC E59F30B4        ldr              r3, EndOfBSS
  193 000000F0         1
  194 000000F0 E1520003        cmp              r2, r3      ;³õÊ¼»¯Zero²¿·Ö ²»¹
                                                            Ü´ÓÄÄÀïÆô¶¯£¬Õâ²¿·Ö
                                                            ¶¼ÐèÒªÖ´ÐÐ
  195 000000F4 34820004        strcc            r0, [r2], #4
  196 000000F8 3AFFFFFC        bcc              %B1
  197 000000FC         
  198 000000FC E59FF05C        ldr              pc, =CEntry ;goto compiler addr
                                                            ess
  199 00000100         
  200 00000100         
  201 00000100         
  202 00000100         CEntry
  203 00000100 EBFFFFFE        bl               Main        ;Don t use main() b
                                                            ecause ......
  204 00000104 EAFFFFFE        b                .
  205 00000108         
  206 00000108         
  207 00000108         ;=======================================================
                       ==
  208 00000108         
  209 00000108         
  210 00000108         
  211 00000108         ;=======================================================
                       ====
  212 00000108         NORRwCopy
  213 00000108 E59F008C        ldr              r0, TopOfROM
  214 0000010C E59F1084        ldr              r1, BaseOfROM
  215 00000110 E0400001        sub              r0, r0, r1  ;TopOfROM-BaseOfROM
                                                            µÃµ½´Ó0¿ªÊ¼RWµÄÆ«ÒÆ
                                                            µØÖ·
  216 00000114 E59F2084        ldr              r2, BaseOfBSS ;½«RW²¿·ÖµÄÊý¾Ý´Ó
                                                            ROM¿½±´µ½RAM
  217 00000118 E59F3084        ldr              r3, BaseOfZero
  218 0000011C         0
  219 0000011C E1520003        cmp              r2, r3
  220 00000120 34901004        ldrcc            r1, [r0], #4
  221 00000124 34821004        strcc            r1, [r2], #4
  222 00000128 3AFFFFFB        bcc              %B0
  223 0000012C E1A0F00E        mov              pc,lr
  224 00000130         
  225 00000130         
  226 00000130         ;=======================================================
                       ====
  227 00000130         
  228 00000130 4A000008 
              FFFFFFFF 
              4A00001C 
              00007FFF 
              56000050 



ARM Macro Assembler    Page 16 


              56000054 
              00FFFFFF 
              4C000014 
              4C000008 
              00038021 
              4C000004 
              0007F021 
              00000000         LTORG
  229 00000164         
  230 00000164         ;GCS0->SST39VF1601
  231 00000164         ;GCS1->16c550
  232 00000164         ;GCS2->IDE
  233 00000164         ;GCS3->CS8900
  234 00000164         ;GCS4->DM9000
  235 00000164         ;GCS5->CF Card
  236 00000164         ;GCS6->SDRAM
  237 00000164         ;GCS7->unused
  238 00000164         
  239 00000164         SMRDATA DATA
  240 00000164         ; Memory configuration should be optimized for best perf
                       ormance
  241 00000164         ; The following parameter is not optimized.
  242 00000164         ; Memory access cycle parameter strategy
  243 00000164         ; 1) The memory settings is  safe parameters even at HCL
                       K=75Mhz.
  244 00000164         ; 2) SDRAM refresh period is for HCLK<=75Mhz.
  245 00000164         
  246 00000164 2212D110        DCD              (0+(B1_BWSCON<<4)+(B2_BWSCON<<8
)+(B3_BWSCON<<12)+(B4_BWSCON<<16)+(B5_BWSCON<<20)+(B6_BWSCON<<24)+(B7_BWSCON<<2
8))
  247 00000168 00000F40        DCD              ((B0_Tacs<<13)+(B0_Tcos<<11)+(B
0_Tacc<<8)+(B0_Tcoh<<6)+(B0_Tah<<4)+(B0_Tacp<<2)+(B0_PMC)) 
                                                            ;GCS0
  248 0000016C 00002E50        DCD              ((B1_Tacs<<13)+(B1_Tcos<<11)+(B
1_Tacc<<8)+(B1_Tcoh<<6)+(B1_Tah<<4)+(B1_Tacp<<2)+(B1_PMC)) 
                                                            ;GCS1
  249 00000170 00002E50        DCD              ((B2_Tacs<<13)+(B2_Tcos<<11)+(B
2_Tacc<<8)+(B2_Tcoh<<6)+(B2_Tah<<4)+(B2_Tacp<<2)+(B2_PMC)) 
                                                            ;GCS2
  250 00000174 00002E50        DCD              ((B3_Tacs<<13)+(B3_Tcos<<11)+(B
3_Tacc<<8)+(B3_Tcoh<<6)+(B3_Tah<<4)+(B3_Tacp<<2)+(B3_PMC)) 
                                                            ;GCS3
  251 00000178 00000F40        DCD              ((B4_Tacs<<13)+(B4_Tcos<<11)+(B
4_Tacc<<8)+(B4_Tcoh<<6)+(B4_Tah<<4)+(B4_Tacp<<2)+(B4_PMC)) 
                                                            ;GCS4
  252 0000017C 00002E50        DCD              ((B5_Tacs<<13)+(B5_Tcos<<11)+(B
5_Tacc<<8)+(B5_Tcoh<<6)+(B5_Tah<<4)+(B5_Tacp<<2)+(B5_PMC)) 
                                                            ;GCS5
  253 00000180 00018001        DCD              ((B6_MT<<15)+(B6_Trcd<<2)+(B6_S
CAN)) 
                                                            ;GCS6
  254 00000184 00018001        DCD              ((B7_MT<<15)+(B7_Trcd<<2)+(B7_S
CAN)) 
                                                            ;GCS7
  255 00000188 009601E9        DCD              ((REFEN<<23)+(TREFMD<<22)+(Trp<
<20)+(Tsrc<<18)+(Tchr<<16)+REFCNT)
  256 0000018C         
  257 0000018C 00000032        DCD              0x32        ;SCLK power saving 
                                                            mode, BANKSIZE 128M



ARM Macro Assembler    Page 17 


                                                            /128M
  258 00000190         ;DCD 0x02     ;SCLK power saving disable, BANKSIZE 128M/
                       128M
  259 00000190         
  260 00000190 00000020        DCD              0x20        ;MRSR6 CL=2clk
  261 00000194 00000020        DCD              0x20        ;MRSR7 CL=2clk
  262 00000198         
  263 00000198 00000000 
                       BaseOfROM
                               DCD              |Image$$ER_ROM1$$RO$$Base|
  264 0000019C 00000000 
                       TopOfROM
                               DCD              |Image$$ER_ROM1$$RO$$Limit|
  265 000001A0 00000000 
                       BaseOfBSS
                               DCD              |Image$$RW_RAM1$$RW$$Base|
  266 000001A4 00000000 
                       BaseOfZero
                               DCD              |Image$$RW_RAM1$$ZI$$Base|
  267 000001A8 00000000 
                       EndOfBSS
                               DCD              |Image$$RW_RAM1$$ZI$$Limit|
  268 000001AC         
  269 000001AC                 ALIGN
  270 000001AC         
  271 000001AC         
  272 000001AC         
  273 000001AC         
  274 000001AC         
  275 000001AC                 END
Command Line: --debug --xref --cpu=ARM920T --apcs=interwork --depend=2440init.d
 -o2440init.o -I.\inc -I.\inc -I.\inc -IE:\Keil\ARM\RV31\Inc -IE:\Keil\ARM\CMSI
S\Include -IE:\Keil\ARM\Inc\Samsung --predefine="__MICROLIB SETA 1" --list=.\24
40init.lst src\2440init.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

 000000C4

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 0000011C

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 000000F0

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
BaseOfBSS 000001A0

Symbol: BaseOfBSS
   Definitions
      At line 265 in file src\2440init.s
   Uses
      At line 216 in file src\2440init.s
Comment: BaseOfBSS used once
BaseOfROM 00000198

Symbol: BaseOfROM
   Definitions
      At line 263 in file src\2440init.s
   Uses
      At line 214 in file src\2440init.s
Comment: BaseOfROM used once
BaseOfZero 000001A4

Symbol: BaseOfZero
   Definitions
      At line 266 in file src\2440init.s
   Uses
      At line 191 in file src\2440init.s
      At line 217 in file src\2440init.s

CEntry 00000100

Symbol: CEntry
   Definitions
      At line 202 in file src\2440init.s
   Uses
      At line 198 in file src\2440init.s
Comment: CEntry used once
EndOfBSS 000001A8




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

Symbol: EndOfBSS
   Definitions
      At line 267 in file src\2440init.s
   Uses
      At line 192 in file src\2440init.s
Comment: EndOfBSS used once
InitRamZero 000000E4

Symbol: InitRamZero
   Definitions
      At line 189 in file src\2440init.s
   Uses
      None
Comment: InitRamZero unused
NORRwCopy 00000108

Symbol: NORRwCopy
   Definitions
      At line 212 in file src\2440init.s
   Uses
      At line 173 in file src\2440init.s
Comment: NORRwCopy used once
RESET 00000000

Symbol: RESET
   Definitions
      At line 44 in file src\2440init.s
   Uses
      None
Comment: RESET unused
ResetEntry 00000000

Symbol: ResetEntry
   Definitions
      At line 56 in file src\2440init.s
   Uses
      None
Comment: ResetEntry unused
ResetHandler 00000020

Symbol: ResetHandler
   Definitions
      At line 80 in file src\2440init.s
   Uses
      At line 62 in file src\2440init.s
Comment: ResetHandler used once
SMRDATA 00000164

Symbol: SMRDATA
   Definitions
      At line 239 in file src\2440init.s
   Uses
      At line 150 in file src\2440init.s
Comment: SMRDATA used once
TopOfROM 0000019C

Symbol: TopOfROM
   Definitions
      At line 264 in file src\2440init.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

   Uses
      At line 213 in file src\2440init.s
Comment: TopOfROM used once
__ENTRY 00000000

Symbol: __ENTRY
   Definitions
      At line 52 in file src\2440init.s
   Uses
      At line 48 in file src\2440init.s
Comment: __ENTRY used once
16 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

B0_PMC 00000000

Symbol: B0_PMC
   Definitions
      At line 46 in file .\inc\memcfg.inc
   Uses
      At line 247 in file src\2440init.s
Comment: B0_PMC used once
B0_Tacc 00000007

Symbol: B0_Tacc
   Definitions
      At line 42 in file .\inc\memcfg.inc
   Uses
      At line 247 in file src\2440init.s
Comment: B0_Tacc used once
B0_Tacp 00000000

Symbol: B0_Tacp
   Definitions
      At line 45 in file .\inc\memcfg.inc
   Uses
      At line 247 in file src\2440init.s
Comment: B0_Tacp used once
B0_Tacs 00000000

Symbol: B0_Tacs
   Definitions
      At line 40 in file .\inc\memcfg.inc
   Uses
      At line 247 in file src\2440init.s
Comment: B0_Tacs used once
B0_Tah 00000000

Symbol: B0_Tah
   Definitions
      At line 44 in file .\inc\memcfg.inc
   Uses
      At line 247 in file src\2440init.s
Comment: B0_Tah used once
B0_Tcoh 00000001

Symbol: B0_Tcoh
   Definitions
      At line 43 in file .\inc\memcfg.inc
   Uses
      At line 247 in file src\2440init.s
Comment: B0_Tcoh used once
B0_Tcos 00000001

Symbol: B0_Tcos
   Definitions
      At line 41 in file .\inc\memcfg.inc
   Uses
      At line 247 in file src\2440init.s
Comment: B0_Tcos used once
B1_BWSCON 00000001

Symbol: B1_BWSCON



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 29 in file .\inc\memcfg.inc
   Uses
      At line 246 in file src\2440init.s
Comment: B1_BWSCON used once
B1_PMC 00000000

Symbol: B1_PMC
   Definitions
      At line 55 in file .\inc\memcfg.inc
   Uses
      At line 248 in file src\2440init.s
Comment: B1_PMC used once
B1_Tacc 00000006

Symbol: B1_Tacc
   Definitions
      At line 51 in file .\inc\memcfg.inc
   Uses
      At line 248 in file src\2440init.s
Comment: B1_Tacc used once
B1_Tacp 00000000

Symbol: B1_Tacp
   Definitions
      At line 54 in file .\inc\memcfg.inc
   Uses
      At line 248 in file src\2440init.s
Comment: B1_Tacp used once
B1_Tacs 00000001

Symbol: B1_Tacs
   Definitions
      At line 49 in file .\inc\memcfg.inc
   Uses
      At line 248 in file src\2440init.s
Comment: B1_Tacs used once
B1_Tah 00000001

Symbol: B1_Tah
   Definitions
      At line 53 in file .\inc\memcfg.inc
   Uses
      At line 248 in file src\2440init.s
Comment: B1_Tah used once
B1_Tcoh 00000001

Symbol: B1_Tcoh
   Definitions
      At line 52 in file .\inc\memcfg.inc
   Uses
      At line 248 in file src\2440init.s
Comment: B1_Tcoh used once
B1_Tcos 00000001

Symbol: B1_Tcos
   Definitions
      At line 50 in file .\inc\memcfg.inc
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 248 in file src\2440init.s
Comment: B1_Tcos used once
B2_BWSCON 00000001

Symbol: B2_BWSCON
   Definitions
      At line 30 in file .\inc\memcfg.inc
   Uses
      At line 246 in file src\2440init.s
Comment: B2_BWSCON used once
B2_PMC 00000000

Symbol: B2_PMC
   Definitions
      At line 64 in file .\inc\memcfg.inc
   Uses
      At line 249 in file src\2440init.s
Comment: B2_PMC used once
B2_Tacc 00000006

Symbol: B2_Tacc
   Definitions
      At line 60 in file .\inc\memcfg.inc
   Uses
      At line 249 in file src\2440init.s
Comment: B2_Tacc used once
B2_Tacp 00000000

Symbol: B2_Tacp
   Definitions
      At line 63 in file .\inc\memcfg.inc
   Uses
      At line 249 in file src\2440init.s
Comment: B2_Tacp used once
B2_Tacs 00000001

Symbol: B2_Tacs
   Definitions
      At line 58 in file .\inc\memcfg.inc
   Uses
      At line 249 in file src\2440init.s
Comment: B2_Tacs used once
B2_Tah 00000001

Symbol: B2_Tah
   Definitions
      At line 62 in file .\inc\memcfg.inc
   Uses
      At line 249 in file src\2440init.s
Comment: B2_Tah used once
B2_Tcoh 00000001

Symbol: B2_Tcoh
   Definitions
      At line 61 in file .\inc\memcfg.inc
   Uses
      At line 249 in file src\2440init.s
Comment: B2_Tcoh used once
B2_Tcos 00000001



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: B2_Tcos
   Definitions
      At line 59 in file .\inc\memcfg.inc
   Uses
      At line 249 in file src\2440init.s
Comment: B2_Tcos used once
B3_BWSCON 0000000D

Symbol: B3_BWSCON
   Definitions
      At line 31 in file .\inc\memcfg.inc
   Uses
      At line 246 in file src\2440init.s
Comment: B3_BWSCON used once
B3_PMC 00000000

Symbol: B3_PMC
   Definitions
      At line 73 in file .\inc\memcfg.inc
   Uses
      At line 250 in file src\2440init.s
Comment: B3_PMC used once
B3_Tacc 00000006

Symbol: B3_Tacc
   Definitions
      At line 69 in file .\inc\memcfg.inc
   Uses
      At line 250 in file src\2440init.s
Comment: B3_Tacc used once
B3_Tacp 00000000

Symbol: B3_Tacp
   Definitions
      At line 72 in file .\inc\memcfg.inc
   Uses
      At line 250 in file src\2440init.s
Comment: B3_Tacp used once
B3_Tacs 00000001

Symbol: B3_Tacs
   Definitions
      At line 67 in file .\inc\memcfg.inc
   Uses
      At line 250 in file src\2440init.s
Comment: B3_Tacs used once
B3_Tah 00000001

Symbol: B3_Tah
   Definitions
      At line 71 in file .\inc\memcfg.inc
   Uses
      At line 250 in file src\2440init.s
Comment: B3_Tah used once
B3_Tcoh 00000001

Symbol: B3_Tcoh
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 70 in file .\inc\memcfg.inc
   Uses
      At line 250 in file src\2440init.s
Comment: B3_Tcoh used once
B3_Tcos 00000001

Symbol: B3_Tcos
   Definitions
      At line 68 in file .\inc\memcfg.inc
   Uses
      At line 250 in file src\2440init.s
Comment: B3_Tcos used once
B4_BWSCON 00000002

Symbol: B4_BWSCON
   Definitions
      At line 32 in file .\inc\memcfg.inc
   Uses
      At line 246 in file src\2440init.s
Comment: B4_BWSCON used once
B4_PMC 00000000

Symbol: B4_PMC
   Definitions
      At line 82 in file .\inc\memcfg.inc
   Uses
      At line 251 in file src\2440init.s
Comment: B4_PMC used once
B4_Tacc 00000007

Symbol: B4_Tacc
   Definitions
      At line 78 in file .\inc\memcfg.inc
   Uses
      At line 251 in file src\2440init.s
Comment: B4_Tacc used once
B4_Tacp 00000000

Symbol: B4_Tacp
   Definitions
      At line 81 in file .\inc\memcfg.inc
   Uses
      At line 251 in file src\2440init.s
Comment: B4_Tacp used once
B4_Tacs 00000000

Symbol: B4_Tacs
   Definitions
      At line 76 in file .\inc\memcfg.inc
   Uses
      At line 251 in file src\2440init.s
Comment: B4_Tacs used once
B4_Tah 00000000

Symbol: B4_Tah
   Definitions
      At line 80 in file .\inc\memcfg.inc
   Uses
      At line 251 in file src\2440init.s



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: B4_Tah used once
B4_Tcoh 00000001

Symbol: B4_Tcoh
   Definitions
      At line 79 in file .\inc\memcfg.inc
   Uses
      At line 251 in file src\2440init.s
Comment: B4_Tcoh used once
B4_Tcos 00000001

Symbol: B4_Tcos
   Definitions
      At line 77 in file .\inc\memcfg.inc
   Uses
      At line 251 in file src\2440init.s
Comment: B4_Tcos used once
B5_BWSCON 00000001

Symbol: B5_BWSCON
   Definitions
      At line 33 in file .\inc\memcfg.inc
   Uses
      At line 246 in file src\2440init.s
Comment: B5_BWSCON used once
B5_PMC 00000000

Symbol: B5_PMC
   Definitions
      At line 91 in file .\inc\memcfg.inc
   Uses
      At line 252 in file src\2440init.s
Comment: B5_PMC used once
B5_Tacc 00000006

Symbol: B5_Tacc
   Definitions
      At line 87 in file .\inc\memcfg.inc
   Uses
      At line 252 in file src\2440init.s
Comment: B5_Tacc used once
B5_Tacp 00000000

Symbol: B5_Tacp
   Definitions
      At line 90 in file .\inc\memcfg.inc
   Uses
      At line 252 in file src\2440init.s
Comment: B5_Tacp used once
B5_Tacs 00000001

Symbol: B5_Tacs
   Definitions
      At line 85 in file .\inc\memcfg.inc
   Uses
      At line 252 in file src\2440init.s
Comment: B5_Tacs used once
B5_Tah 00000001




ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Symbol: B5_Tah
   Definitions
      At line 89 in file .\inc\memcfg.inc
   Uses
      At line 252 in file src\2440init.s
Comment: B5_Tah used once
B5_Tcoh 00000001

Symbol: B5_Tcoh
   Definitions
      At line 88 in file .\inc\memcfg.inc
   Uses
      At line 252 in file src\2440init.s
Comment: B5_Tcoh used once
B5_Tcos 00000001

Symbol: B5_Tcos
   Definitions
      At line 86 in file .\inc\memcfg.inc
   Uses
      At line 252 in file src\2440init.s
Comment: B5_Tcos used once
B6_BWSCON 00000002

Symbol: B6_BWSCON
   Definitions
      At line 34 in file .\inc\memcfg.inc
   Uses
      At line 246 in file src\2440init.s
Comment: B6_BWSCON used once
B6_MT 00000003

Symbol: B6_MT
   Definitions
      At line 95 in file .\inc\memcfg.inc
   Uses
      At line 253 in file src\2440init.s
Comment: B6_MT used once
B6_SCAN 00000001

Symbol: B6_SCAN
   Definitions
      At line 97 in file .\inc\memcfg.inc
   Uses
      At line 253 in file src\2440init.s
Comment: B6_SCAN used once
B6_Trcd 00000000

Symbol: B6_Trcd
   Definitions
      At line 96 in file .\inc\memcfg.inc
   Uses
      At line 253 in file src\2440init.s
Comment: B6_Trcd used once
B7_BWSCON 00000002

Symbol: B7_BWSCON
   Definitions
      At line 35 in file .\inc\memcfg.inc



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 246 in file src\2440init.s
Comment: B7_BWSCON used once
B7_MT 00000003

Symbol: B7_MT
   Definitions
      At line 100 in file .\inc\memcfg.inc
   Uses
      At line 254 in file src\2440init.s
Comment: B7_MT used once
B7_SCAN 00000001

Symbol: B7_SCAN
   Definitions
      At line 102 in file .\inc\memcfg.inc
   Uses
      At line 254 in file src\2440init.s
Comment: B7_SCAN used once
B7_Trcd 00000000

Symbol: B7_Trcd
   Definitions
      At line 101 in file .\inc\memcfg.inc
   Uses
      At line 254 in file src\2440init.s
Comment: B7_Trcd used once
BANKCON0 48000004

Symbol: BANKCON0
   Definitions
      At line 16 in file .\inc\2440addr.inc
   Uses
      None
Comment: BANKCON0 unused
BANKCON1 48000008

Symbol: BANKCON1
   Definitions
      At line 17 in file .\inc\2440addr.inc
   Uses
      None
Comment: BANKCON1 unused
BANKCON2 4800000C

Symbol: BANKCON2
   Definitions
      At line 18 in file .\inc\2440addr.inc
   Uses
      None
Comment: BANKCON2 unused
BANKCON3 48000010

Symbol: BANKCON3
   Definitions
      At line 19 in file .\inc\2440addr.inc
   Uses
      None
Comment: BANKCON3 unused



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

BANKCON4 48000014

Symbol: BANKCON4
   Definitions
      At line 20 in file .\inc\2440addr.inc
   Uses
      None
Comment: BANKCON4 unused
BANKCON5 48000018

Symbol: BANKCON5
   Definitions
      At line 21 in file .\inc\2440addr.inc
   Uses
      None
Comment: BANKCON5 unused
BANKCON6 4800001C

Symbol: BANKCON6
   Definitions
      At line 22 in file .\inc\2440addr.inc
   Uses
      None
Comment: BANKCON6 unused
BANKCON7 48000020

Symbol: BANKCON7
   Definitions
      At line 23 in file .\inc\2440addr.inc
   Uses
      None
Comment: BANKCON7 unused
BANKSIZE 48000028

Symbol: BANKSIZE
   Definitions
      At line 25 in file .\inc\2440addr.inc
   Uses
      None
Comment: BANKSIZE unused
BIT_SELFREFRESH 00400000

Symbol: BIT_SELFREFRESH
   Definitions
      At line 16 in file src\2440init.s
   Uses
      None
Comment: BIT_SELFREFRESH unused
BWSCON 48000000

Symbol: BWSCON
   Definitions
      At line 15 in file .\inc\2440addr.inc
   Uses
      At line 151 in file src\2440init.s
      At line 170 in file src\2440init.s

CLKCON 4C00000C




ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

Symbol: CLKCON
   Definitions
      At line 36 in file .\inc\2440addr.inc
   Uses
      None
Comment: CLKCON unused
CLKDIVN 4C000014

Symbol: CLKDIVN
   Definitions
      At line 38 in file .\inc\2440addr.inc
   Uses
      At line 113 in file src\2440init.s
Comment: CLKDIVN used once
CLKDIV_VAL 00000005

Symbol: CLKDIV_VAL
   Definitions
      At line 127 in file .\inc\option.inc
   Uses
      At line 114 in file src\2440init.s
      At line 117 in file src\2440init.s

CLKSLOW 4C000010

Symbol: CLKSLOW
   Definitions
      At line 37 in file .\inc\2440addr.inc
   Uses
      None
Comment: CLKSLOW unused
DCKCON 56000084

Symbol: DCKCON
   Definitions
      At line 63 in file .\inc\2440addr.inc
   Uses
      None
Comment: DCKCON unused
DW16 00000001

Symbol: DW16
   Definitions
      At line 14 in file .\inc\memcfg.inc
   Uses
      At line 29 in file .\inc\memcfg.inc
      At line 30 in file .\inc\memcfg.inc
      At line 31 in file .\inc\memcfg.inc
      At line 33 in file .\inc\memcfg.inc

DW32 00000002

Symbol: DW32
   Definitions
      At line 15 in file .\inc\memcfg.inc
   Uses
      At line 32 in file .\inc\memcfg.inc
      At line 34 in file .\inc\memcfg.inc
      At line 35 in file .\inc\memcfg.inc



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols


DW8 00000000

Symbol: DW8
   Definitions
      At line 13 in file .\inc\memcfg.inc
   Uses
      None
Comment: DW8 unused
EINTFLT0 56000094

Symbol: EINTFLT0
   Definitions
      At line 67 in file .\inc\2440addr.inc
   Uses
      None
Comment: EINTFLT0 unused
EINTFLT1 56000098

Symbol: EINTFLT1
   Definitions
      At line 68 in file .\inc\2440addr.inc
   Uses
      None
Comment: EINTFLT1 unused
EINTFLT2 5600009C

Symbol: EINTFLT2
   Definitions
      At line 69 in file .\inc\2440addr.inc
   Uses
      None
Comment: EINTFLT2 unused
EINTFLT3 560000A0

Symbol: EINTFLT3
   Definitions
      At line 70 in file .\inc\2440addr.inc
   Uses
      None
Comment: EINTFLT3 unused
EINTMASK 560000A4

Symbol: EINTMASK
   Definitions
      At line 71 in file .\inc\2440addr.inc
   Uses
      None
Comment: EINTMASK unused
EINTPEND 560000A8

Symbol: EINTPEND
   Definitions
      At line 72 in file .\inc\2440addr.inc
   Uses
      None
Comment: EINTPEND unused
EXTINT0 56000088




ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols

Symbol: EXTINT0
   Definitions
      At line 64 in file .\inc\2440addr.inc
   Uses
      None
Comment: EXTINT0 unused
EXTINT1 5600008C

Symbol: EXTINT1
   Definitions
      At line 65 in file .\inc\2440addr.inc
   Uses
      None
Comment: EXTINT1 unused
EXTINT2 56000090

Symbol: EXTINT2
   Definitions
      At line 66 in file .\inc\2440addr.inc
   Uses
      None
Comment: EXTINT2 unused
GPFCON 56000050

Symbol: GPFCON
   Definitions
      At line 57 in file .\inc\2440addr.inc
   Uses
      At line 97 in file src\2440init.s
Comment: GPFCON used once
GPFDAT 56000054

Symbol: GPFDAT
   Definitions
      At line 58 in file .\inc\2440addr.inc
   Uses
      At line 100 in file src\2440init.s
Comment: GPFDAT used once
GPFUP 56000058

Symbol: GPFUP
   Definitions
      At line 59 in file .\inc\2440addr.inc
   Uses
      None
Comment: GPFUP unused
GSTATUS0 560000AC

Symbol: GSTATUS0
   Definitions
      At line 73 in file .\inc\2440addr.inc
   Uses
      None
Comment: GSTATUS0 unused
GSTATUS1 560000B0

Symbol: GSTATUS1
   Definitions
      At line 74 in file .\inc\2440addr.inc



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: GSTATUS1 unused
GSTATUS2 560000B4

Symbol: GSTATUS2
   Definitions
      At line 75 in file .\inc\2440addr.inc
   Uses
      None
Comment: GSTATUS2 unused
GSTATUS3 560000B8

Symbol: GSTATUS3
   Definitions
      At line 76 in file .\inc\2440addr.inc
   Uses
      None
Comment: GSTATUS3 unused
GSTATUS4 560000BC

Symbol: GSTATUS4
   Definitions
      At line 77 in file .\inc\2440addr.inc
   Uses
      None
Comment: GSTATUS4 unused
INTMOD 4A000004

Symbol: INTMOD
   Definitions
      At line 45 in file .\inc\2440addr.inc
   Uses
      None
Comment: INTMOD unused
INTMSK 4A000008

Symbol: INTMSK
   Definitions
      At line 46 in file .\inc\2440addr.inc
   Uses
      At line 85 in file src\2440init.s
Comment: INTMSK used once
INTOFFSET 4A000014

Symbol: INTOFFSET
   Definitions
      At line 49 in file .\inc\2440addr.inc
   Uses
      None
Comment: INTOFFSET unused
INTPND 4A000010

Symbol: INTPND
   Definitions
      At line 48 in file .\inc\2440addr.inc
   Uses
      None
Comment: INTPND unused



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

INTSUBMSK 4A00001C

Symbol: INTSUBMSK
   Definitions
      At line 51 in file .\inc\2440addr.inc
   Uses
      At line 89 in file src\2440init.s
Comment: INTSUBMSK used once
LOCKTIME 4C000000

Symbol: LOCKTIME
   Definitions
      At line 33 in file .\inc\2440addr.inc
   Uses
      At line 106 in file src\2440init.s
Comment: LOCKTIME used once
MISCCR 56000080

Symbol: MISCCR
   Definitions
      At line 62 in file .\inc\2440addr.inc
   Uses
      None
Comment: MISCCR unused
MPLLCON 4C000004

Symbol: MPLLCON
   Definitions
      At line 34 in file .\inc\2440addr.inc
   Uses
      At line 139 in file src\2440init.s
Comment: MPLLCON used once
MRSRB6 4800002C

Symbol: MRSRB6
   Definitions
      At line 26 in file .\inc\2440addr.inc
   Uses
      None
Comment: MRSRB6 unused
MRSRB7 48000030

Symbol: MRSRB7
   Definitions
      At line 27 in file .\inc\2440addr.inc
   Uses
      None
Comment: MRSRB7 unused
MSLCON 560000CC

Symbol: MSLCON
   Definitions
      At line 80 in file .\inc\2440addr.inc
   Uses
      None
Comment: MSLCON unused
M_MDIV 0000007F

Symbol: M_MDIV



ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 128 in file .\inc\option.inc
   Uses
      At line 140 in file src\2440init.s
Comment: M_MDIV used once
M_PDIV 00000002

Symbol: M_PDIV
   Definitions
      At line 129 in file .\inc\option.inc
   Uses
      At line 140 in file src\2440init.s
Comment: M_PDIV used once
M_SDIV 00000001

Symbol: M_SDIV
   Definitions
      At line 131 in file .\inc\option.inc
   Uses
      At line 140 in file src\2440init.s
Comment: M_SDIV used once
NFADDR 4E00000C

Symbol: NFADDR
   Definitions
      At line 95 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFADDR unused
NFCMD 4E000008

Symbol: NFCMD
   Definitions
      At line 94 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFCMD unused
NFCONF 4E000000

Symbol: NFCONF
   Definitions
      At line 92 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFCONF unused
NFCONT 4E000004

Symbol: NFCONT
   Definitions
      At line 93 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFCONT unused
NFDATA 4E000010

Symbol: NFDATA
   Definitions
      At line 96 in file .\inc\2440addr.inc
   Uses



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

      None
Comment: NFDATA unused
NFDATA8 4E000010

Symbol: NFDATA8
   Definitions
      At line 97 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFDATA8 unused
NFEBLK 4E00003C

Symbol: NFEBLK
   Definitions
      At line 108 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFEBLK unused
NFESTAT0 4E000024

Symbol: NFESTAT0
   Definitions
      At line 102 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFESTAT0 unused
NFESTAT1 4E000028

Symbol: NFESTAT1
   Definitions
      At line 103 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFESTAT1 unused
NFMECC0 4E00002C

Symbol: NFMECC0
   Definitions
      At line 104 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFMECC0 unused
NFMECC1 4E000030

Symbol: NFMECC1
   Definitions
      At line 105 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFMECC1 unused
NFMECCD0 4E000014

Symbol: NFMECCD0
   Definitions
      At line 98 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFMECCD0 unused
NFMECCD1 4E000018



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols


Symbol: NFMECCD1
   Definitions
      At line 99 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFMECCD1 unused
NFSBLK 4E000038

Symbol: NFSBLK
   Definitions
      At line 107 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFSBLK unused
NFSECC 4E000034

Symbol: NFSECC
   Definitions
      At line 106 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFSECC unused
NFSECCD 4E00001C

Symbol: NFSECCD
   Definitions
      At line 100 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFSECCD unused
NFSTAT 4E000020

Symbol: NFSTAT
   Definitions
      At line 101 in file .\inc\2440addr.inc
   Uses
      None
Comment: NFSTAT unused
PRIORITY 4A00000C

Symbol: PRIORITY
   Definitions
      At line 47 in file .\inc\2440addr.inc
   Uses
      None
Comment: PRIORITY unused
REFCNT 000001E9

Symbol: REFCNT
   Definitions
      At line 115 in file .\inc\memcfg.inc
   Uses
      At line 255 in file src\2440init.s
Comment: REFCNT used once
REFEN 00000001

Symbol: REFEN
   Definitions



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

      At line 105 in file .\inc\memcfg.inc
   Uses
      At line 255 in file src\2440init.s
Comment: REFEN used once
REFRESH 48000024

Symbol: REFRESH
   Definitions
      At line 24 in file .\inc\2440addr.inc
   Uses
      None
Comment: REFRESH unused
SRCPND 4A000000

Symbol: SRCPND
   Definitions
      At line 44 in file .\inc\2440addr.inc
   Uses
      None
Comment: SRCPND unused
SUSSRCPND 4A000018

Symbol: SUSSRCPND
   Definitions
      At line 50 in file .\inc\2440addr.inc
   Uses
      None
Comment: SUSSRCPND unused
TREFMD 00000000

Symbol: TREFMD
   Definitions
      At line 106 in file .\inc\memcfg.inc
   Uses
      At line 255 in file src\2440init.s
Comment: TREFMD used once
Tchr 00000002

Symbol: Tchr
   Definitions
      At line 109 in file .\inc\memcfg.inc
   Uses
      At line 255 in file src\2440init.s
Comment: Tchr used once
Trp 00000001

Symbol: Trp
   Definitions
      At line 107 in file .\inc\memcfg.inc
   Uses
      At line 255 in file src\2440init.s
Comment: Trp used once
Tsrc 00000001

Symbol: Tsrc
   Definitions
      At line 108 in file .\inc\memcfg.inc
   Uses
      At line 255 in file src\2440init.s



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

Comment: Tsrc used once
UBLB 00000008

Symbol: UBLB
   Definitions
      At line 17 in file .\inc\memcfg.inc
   Uses
      At line 31 in file .\inc\memcfg.inc
Comment: UBLB used once
UPLLCON 4C000008

Symbol: UPLLCON
   Definitions
      At line 35 in file .\inc\2440addr.inc
   Uses
      At line 128 in file src\2440init.s
Comment: UPLLCON used once
U_MDIV 00000038

Symbol: U_MDIV
   Definitions
      At line 147 in file .\inc\option.inc
   Uses
      At line 129 in file src\2440init.s
Comment: U_MDIV used once
U_PDIV 00000002

Symbol: U_PDIV
   Definitions
      At line 148 in file .\inc\option.inc
   Uses
      At line 129 in file src\2440init.s
Comment: U_PDIV used once
U_SDIV 00000001

Symbol: U_SDIV
   Definitions
      At line 150 in file .\inc\option.inc
   Uses
      At line 129 in file src\2440init.s
Comment: U_SDIV used once
WAIT 00000004

Symbol: WAIT
   Definitions
      At line 16 in file .\inc\memcfg.inc
   Uses
      At line 31 in file .\inc\memcfg.inc
Comment: WAIT used once
WTCNT 53000008

Symbol: WTCNT
   Definitions
      At line 87 in file .\inc\2440addr.inc
   Uses
      None
Comment: WTCNT unused
WTCON 53000000




ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols

Symbol: WTCON
   Definitions
      At line 85 in file .\inc\2440addr.inc
   Uses
      At line 81 in file src\2440init.s
Comment: WTCON used once
WTDAT 53000004

Symbol: WTDAT
   Definitions
      At line 86 in file .\inc\2440addr.inc
   Uses
      None
Comment: WTDAT unused
_ISR_STARTADDRESS 33FFFF00

Symbol: _ISR_STARTADDRESS
   Definitions
      At line 13 in file .\inc\option.inc
   Uses
      None
Comment: _ISR_STARTADDRESS unused
_MMUTT_STARTADDRESS 33FF8000

Symbol: _MMUTT_STARTADDRESS
   Definitions
      At line 12 in file .\inc\option.inc
   Uses
      None
Comment: _MMUTT_STARTADDRESS unused
_STACK_BASEADDRESS 33FF8000

Symbol: _STACK_BASEADDRESS
   Definitions
      At line 11 in file .\inc\option.inc
   Uses
      None
Comment: _STACK_BASEADDRESS unused
144 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

Image$$ER_ROM1$$RO$$Base 00000000

Symbol: Image$$ER_ROM1$$RO$$Base
   Definitions
      At line 33 in file src\2440init.s
   Uses
      At line 263 in file src\2440init.s
Comment: Image$$ER_ROM1$$RO$$Base used once
Image$$ER_ROM1$$RO$$Limit 00000000

Symbol: Image$$ER_ROM1$$RO$$Limit
   Definitions
      At line 34 in file src\2440init.s
   Uses
      At line 264 in file src\2440init.s
Comment: Image$$ER_ROM1$$RO$$Limit used once
Image$$RW_RAM1$$RW$$Base 00000000

Symbol: Image$$RW_RAM1$$RW$$Base
   Definitions
      At line 35 in file src\2440init.s
   Uses
      At line 265 in file src\2440init.s
Comment: Image$$RW_RAM1$$RW$$Base used once
Image$$RW_RAM1$$ZI$$Base 00000000

Symbol: Image$$RW_RAM1$$ZI$$Base
   Definitions
      At line 36 in file src\2440init.s
   Uses
      At line 266 in file src\2440init.s
Comment: Image$$RW_RAM1$$ZI$$Base used once
Image$$RW_RAM1$$ZI$$Limit 00000000

Symbol: Image$$RW_RAM1$$ZI$$Limit
   Definitions
      At line 37 in file src\2440init.s
   Uses
      At line 267 in file src\2440init.s
Comment: Image$$RW_RAM1$$ZI$$Limit used once
Main 00000000

Symbol: Main
   Definitions
      At line 41 in file src\2440init.s
   Uses
      At line 203 in file src\2440init.s
Comment: Main used once
6 symbols
509 symbols in table
