<inh f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='96' c='_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv'/>
<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='216' ll='218' type='const llvm::SITargetLowering * llvm::GCNSubtarget::getTargetLowering() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='313' u='c' c='_ZL20isLoadStoreSizeLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='393' u='c' c='_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1059' u='c' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2281' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo19legalizeGlobalValueERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2320' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo19legalizeGlobalValueERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3463' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='307' u='c' c='_ZN4llvm12GCNSubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='308' u='c' c='_ZN4llvm12GCNSubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='283' u='c' c='_ZN4llvm10GCNTTIImplC1EPKNS_19AMDGPUTargetMachineERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1854' u='c' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_E1717430'/>
