

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Mar  1 22:17:21 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.350|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+--------+---------+----------+
    |      Latency      |     Interval     | Pipeline |
    |   min   |   max   |   min  |   max   |   Type   |
    +---------+---------+--------+---------+----------+
    |  1984267|  6809739|  949549|  2788325| dataflow |
    +---------+---------+--------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+--------+---------+--------+---------+---------+
        |                         |                      |      Latency     |     Interval     | Pipeline|
        |         Instance        |        Module        |   min  |   max   |   min  |   max   |   Type  |
        +-------------------------+----------------------+--------+---------+--------+---------+---------+
        |dense_large_2_U0         |dense_large_2         |  101860|  2788324|  101860|  2788324|   none  |
        |softmax_U0               |softmax               |     194|      194|     194|      194|   none  |
        |dense_large_1_U0         |dense_large_1         |   91060|   393460|   91060|   393460|   none  |
        |conv_2d_large_cl_U0      |conv_2d_large_cl      |  731628|  1526604|  731628|  1526604|   none  |
        |conv_2d_large_cl_1_U0    |conv_2d_large_cl_1    |  949548|  1945292|  949548|  1945292|   none  |
        |dense_large_U0           |dense_large           |   13064|    33224|   13064|    33224|   none  |
        |pooling2d_cl_U0          |pooling2d_cl          |   42577|    61393|   42577|    61393|   none  |
        |pooling2d_cl_1_U0        |pooling2d_cl_1        |   15777|    22689|   15777|    22689|   none  |
        |relu_1_U0                |relu_1                |   26913|    26913|   26913|    26913|   none  |
        |relu_U0                  |relu                  |   10817|    10817|   10817|    10817|   none  |
        |relu_3_U0                |relu_3                |     481|      481|     481|      481|   none  |
        |relu_2_U0                |relu_2                |     337|      337|     337|      337|   none  |
        |Block_arrayctor_loop_U0  |Block_arrayctor_loop  |       0|        0|       0|        0|   none  |
        +-------------------------+----------------------+--------+---------+--------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     34|
|FIFO             |        -|      -|      -|      -|
|Instance         |      115|      9|   8245|  10807|
|Memory           |       29|      -|     28|      3|
|Multiplexer      |        -|      -|      -|     36|
|Register         |        -|      -|      6|      -|
+-----------------+---------+-------+-------+-------+
|Total            |      144|      9|   8279|  10880|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |      144|     13|     28|     75|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |Block_arrayctor_loop_U0  |Block_arrayctor_loop  |        0|      0|     2|    11|
    |conv_2d_large_cl_U0      |conv_2d_large_cl      |        1|      1|   622|  1388|
    |conv_2d_large_cl_1_U0    |conv_2d_large_cl_1    |        1|      1|   569|  1253|
    |dense_large_U0           |dense_large           |        2|      2|   511|   897|
    |dense_large_1_U0         |dense_large_1         |       15|      2|   801|  1063|
    |dense_large_2_U0         |dense_large_2         |       94|      2|  4127|  3552|
    |pooling2d_cl_U0          |pooling2d_cl          |        0|      0|   210|   503|
    |pooling2d_cl_1_U0        |pooling2d_cl_1        |        0|      0|   207|   486|
    |relu_U0                  |relu                  |        0|      0|    82|   104|
    |relu_1_U0                |relu_1                |        0|      0|    85|   109|
    |relu_2_U0                |relu_2                |        0|      0|    67|   105|
    |relu_3_U0                |relu_3                |        0|      0|    67|   105|
    |softmax_U0               |softmax               |        2|      1|   895|  1231|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |      115|      9|  8245| 10807|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |          Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |layer10_out_V_U  |myproject_layer10_out_V  |        1|   0|   0|   576|   14|     2|        16128|
    |layer11_out_V_U  |myproject_layer11_out_V  |        1|   0|   0|   120|   14|     2|         3360|
    |layer13_out_V_U  |myproject_layer13_out_V  |        1|   0|   0|   120|   13|     2|         3120|
    |layer14_out_V_U  |myproject_layer14_out_V  |        1|   0|   0|    84|   14|     2|         2352|
    |layer16_out_V_U  |myproject_layer16_out_V  |        1|   0|   0|    84|   13|     2|         2184|
    |layer17_out_V_U  |myproject_layer17_out_V  |        0|  28|   3|    10|   14|     2|          280|
    |layer3_out_V_U   |myproject_layer3_out_V   |        7|   0|   0|  6728|   14|     2|       188384|
    |layer5_out_V_U   |myproject_layer5_out_V   |        7|   0|   0|  6728|   13|     2|       174928|
    |layer6_out_V_U   |myproject_layer6_out_V   |        2|   0|   0|  1568|   14|     2|        43904|
    |layer7_out_V_U   |myproject_layer7_out_V   |        4|   0|   0|  2704|   14|     2|        75712|
    |layer9_out_V_U   |myproject_layer9_out_V   |        4|   0|   0|  2704|   13|     2|        70304|
    +-----------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                         |       29|  28|   3| 21426|  150|    22|       580656|
    +-----------------+-------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_arrayctor_loop_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |conv_2d_large_cl_1_U0_ap_ready_count      |     +    |      0|  0|  10|           2|           1|
    |Block_arrayctor_loop_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                              |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |conv_2d_large_cl_1_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_arrayctor_loop_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_large_cl_1_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  34|          11|           9|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Block_arrayctor_loop_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_Block_arrayctor_loop_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_large_cl_1_U0_ap_ready    |   9|          2|    1|          2|
    |conv_2d_large_cl_1_U0_ap_ready_count          |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |Block_arrayctor_loop_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_Block_arrayctor_loop_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_large_cl_1_U0_ap_ready    |  1|   0|    1|          0|
    |conv_2d_large_cl_1_U0_ap_ready_count          |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|input1_V_address0        | out |   10|  ap_memory |     input1_V     |     array    |
|input1_V_ce0             | out |    1|  ap_memory |     input1_V     |     array    |
|input1_V_d0              | out |   14|  ap_memory |     input1_V     |     array    |
|input1_V_q0              |  in |   14|  ap_memory |     input1_V     |     array    |
|input1_V_we0             | out |    1|  ap_memory |     input1_V     |     array    |
|input1_V_address1        | out |   10|  ap_memory |     input1_V     |     array    |
|input1_V_ce1             | out |    1|  ap_memory |     input1_V     |     array    |
|input1_V_d1              | out |   14|  ap_memory |     input1_V     |     array    |
|input1_V_q1              |  in |   14|  ap_memory |     input1_V     |     array    |
|input1_V_we1             | out |    1|  ap_memory |     input1_V     |     array    |
|layer19_out_V_address0   | out |    4|  ap_memory |   layer19_out_V  |     array    |
|layer19_out_V_ce0        | out |    1|  ap_memory |   layer19_out_V  |     array    |
|layer19_out_V_d0         | out |   14|  ap_memory |   layer19_out_V  |     array    |
|layer19_out_V_q0         |  in |   14|  ap_memory |   layer19_out_V  |     array    |
|layer19_out_V_we0        | out |    1|  ap_memory |   layer19_out_V  |     array    |
|layer19_out_V_address1   | out |    4|  ap_memory |   layer19_out_V  |     array    |
|layer19_out_V_ce1        | out |    1|  ap_memory |   layer19_out_V  |     array    |
|layer19_out_V_d1         | out |   14|  ap_memory |   layer19_out_V  |     array    |
|layer19_out_V_q1         |  in |   14|  ap_memory |   layer19_out_V  |     array    |
|layer19_out_V_we1        | out |    1|  ap_memory |   layer19_out_V  |     array    |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%layer3_out_V = alloca [6728 x i14], align 2" [firmware/myproject.cpp:64]   --->   Operation 25 'alloca' 'layer3_out_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%layer5_out_V = alloca [6728 x i13], align 2" [firmware/myproject.cpp:68]   --->   Operation 26 'alloca' 'layer5_out_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%layer6_out_V = alloca [1568 x i14], align 2" [firmware/myproject.cpp:72]   --->   Operation 27 'alloca' 'layer6_out_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%layer7_out_V = alloca [2704 x i14], align 2" [firmware/myproject.cpp:76]   --->   Operation 28 'alloca' 'layer7_out_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%layer9_out_V = alloca [2704 x i13], align 2" [firmware/myproject.cpp:80]   --->   Operation 29 'alloca' 'layer9_out_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%layer10_out_V = alloca [576 x i14], align 2" [firmware/myproject.cpp:84]   --->   Operation 30 'alloca' 'layer10_out_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%layer11_out_V = alloca [120 x i14], align 2" [firmware/myproject.cpp:88]   --->   Operation 31 'alloca' 'layer11_out_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%layer13_out_V = alloca [120 x i13], align 2" [firmware/myproject.cpp:92]   --->   Operation 32 'alloca' 'layer13_out_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%layer14_out_V = alloca [84 x i14], align 2" [firmware/myproject.cpp:96]   --->   Operation 33 'alloca' 'layer14_out_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%layer16_out_V = alloca [84 x i13], align 2" [firmware/myproject.cpp:100]   --->   Operation 34 'alloca' 'layer16_out_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%layer17_out_V = alloca [10 x i14], align 2" [firmware/myproject.cpp:104]   --->   Operation 35 'alloca' 'layer17_out_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @conv_2d_large_cl.1([1024 x i14]* %input1_V, [6728 x i14]* %layer3_out_V)" [firmware/myproject.cpp:66]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @conv_2d_large_cl.1([1024 x i14]* %input1_V, [6728 x i14]* %layer3_out_V)" [firmware/myproject.cpp:66]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @relu.1([6728 x i14]* %layer3_out_V, [6728 x i13]* %layer5_out_V)" [firmware/myproject.cpp:70]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @relu.1([6728 x i14]* %layer3_out_V, [6728 x i13]* %layer5_out_V)" [firmware/myproject.cpp:70]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @pooling2d_cl([6728 x i13]* %layer5_out_V, [1568 x i14]* %layer6_out_V)" [firmware/myproject.cpp:74]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @pooling2d_cl([6728 x i13]* %layer5_out_V, [1568 x i14]* %layer6_out_V)" [firmware/myproject.cpp:74]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 42 [2/2] (0.00ns)   --->   "call fastcc void @conv_2d_large_cl([1568 x i14]* %layer6_out_V, [2704 x i14]* %layer7_out_V)" [firmware/myproject.cpp:78]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @conv_2d_large_cl([1568 x i14]* %layer6_out_V, [2704 x i14]* %layer7_out_V)" [firmware/myproject.cpp:78]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 44 [2/2] (0.00ns)   --->   "call fastcc void @relu([2704 x i14]* %layer7_out_V, [2704 x i13]* %layer9_out_V)" [firmware/myproject.cpp:82]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @relu([2704 x i14]* %layer7_out_V, [2704 x i13]* %layer9_out_V)" [firmware/myproject.cpp:82]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 46 [2/2] (0.00ns)   --->   "call fastcc void @pooling2d_cl.1([2704 x i13]* %layer9_out_V, [576 x i14]* %layer10_out_V)" [firmware/myproject.cpp:86]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @pooling2d_cl.1([2704 x i13]* %layer9_out_V, [576 x i14]* %layer10_out_V)" [firmware/myproject.cpp:86]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 48 [2/2] (0.00ns)   --->   "call fastcc void @dense_large.2([576 x i14]* %layer10_out_V, [120 x i14]* %layer11_out_V)" [firmware/myproject.cpp:90]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @dense_large.2([576 x i14]* %layer10_out_V, [120 x i14]* %layer11_out_V)" [firmware/myproject.cpp:90]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @relu.3([120 x i14]* %layer11_out_V, [120 x i13]* %layer13_out_V)" [firmware/myproject.cpp:94]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @relu.3([120 x i14]* %layer11_out_V, [120 x i13]* %layer13_out_V)" [firmware/myproject.cpp:94]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 52 [2/2] (0.00ns)   --->   "call fastcc void @dense_large.1([120 x i13]* %layer13_out_V, [84 x i14]* %layer14_out_V)" [firmware/myproject.cpp:98]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @dense_large.1([120 x i13]* %layer13_out_V, [84 x i14]* %layer14_out_V)" [firmware/myproject.cpp:98]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 54 [2/2] (0.00ns)   --->   "call fastcc void @relu.2([84 x i14]* %layer14_out_V, [84 x i13]* %layer16_out_V)" [firmware/myproject.cpp:102]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @relu.2([84 x i14]* %layer14_out_V, [84 x i13]* %layer16_out_V)" [firmware/myproject.cpp:102]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 56 [2/2] (0.00ns)   --->   "call fastcc void @dense_large([84 x i13]* %layer16_out_V, [10 x i14]* %layer17_out_V)" [firmware/myproject.cpp:106]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @dense_large([84 x i13]* %layer16_out_V, [10 x i14]* %layer17_out_V)" [firmware/myproject.cpp:106]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 58 [2/2] (0.00ns)   --->   "call fastcc void @softmax([10 x i14]* %layer17_out_V, [10 x i14]* %layer19_out_V)" [firmware/myproject.cpp:108]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/myproject.cpp:33]   --->   Operation 59 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i14]* %input1_V), !map !213"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i14]* %layer19_out_V), !map !219"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !225"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !229"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 64 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x i14]* %input1_V, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11) nounwind" [firmware/myproject.cpp:32]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x i14]* %layer19_out_V, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11) nounwind" [firmware/myproject.cpp:32]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 67 [1/1] (0.00ns)   --->   "call fastcc void @Block_arrayctor.loop(i16* %const_size_in_1, i16* %const_size_out_1)"   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @softmax([10 x i14]* %layer17_out_V, [10 x i14]* %layer19_out_V)" [firmware/myproject.cpp:108]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:110]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer19_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ const_size_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outidx7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outidx6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w7_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outidx5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w11_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outidx4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w14_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w17_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ invert_table3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer3_out_V  (alloca              ) [ 0011100000000000000000000]
layer5_out_V  (alloca              ) [ 0011111000000000000000000]
layer6_out_V  (alloca              ) [ 0011111110000000000000000]
layer7_out_V  (alloca              ) [ 0011111111100000000000000]
layer9_out_V  (alloca              ) [ 0011111111111000000000000]
layer10_out_V (alloca              ) [ 0011111111111110000000000]
layer11_out_V (alloca              ) [ 0011111111111111100000000]
layer13_out_V (alloca              ) [ 0011111111111111111000000]
layer14_out_V (alloca              ) [ 0011111111111111111110000]
layer16_out_V (alloca              ) [ 0011111111111111111111100]
layer17_out_V (alloca              ) [ 0011111111111111111111111]
StgValue_37   (call                ) [ 0000000000000000000000000]
StgValue_39   (call                ) [ 0000000000000000000000000]
StgValue_41   (call                ) [ 0000000000000000000000000]
StgValue_43   (call                ) [ 0000000000000000000000000]
StgValue_45   (call                ) [ 0000000000000000000000000]
StgValue_47   (call                ) [ 0000000000000000000000000]
StgValue_49   (call                ) [ 0000000000000000000000000]
StgValue_51   (call                ) [ 0000000000000000000000000]
StgValue_53   (call                ) [ 0000000000000000000000000]
StgValue_55   (call                ) [ 0000000000000000000000000]
StgValue_57   (call                ) [ 0000000000000000000000000]
StgValue_59   (specdataflowpipeline) [ 0000000000000000000000000]
StgValue_60   (specbitsmap         ) [ 0000000000000000000000000]
StgValue_61   (specbitsmap         ) [ 0000000000000000000000000]
StgValue_62   (specbitsmap         ) [ 0000000000000000000000000]
StgValue_63   (specbitsmap         ) [ 0000000000000000000000000]
StgValue_64   (spectopmodule       ) [ 0000000000000000000000000]
StgValue_65   (specinterface       ) [ 0000000000000000000000000]
StgValue_66   (specinterface       ) [ 0000000000000000000000000]
StgValue_67   (call                ) [ 0000000000000000000000000]
StgValue_68   (call                ) [ 0000000000000000000000000]
StgValue_69   (ret                 ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer19_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer19_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="const_size_in_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_in_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="const_size_out_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_out_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outidx7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outidx6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w7_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outidx5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w11_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w11_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outidx4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w14_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w14_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outidx">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="w17_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w17_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="exp_table2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="invert_table3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_large_cl.1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu.1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling2d_cl"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_large_cl"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling2d_cl.1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_large.2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu.3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_large.1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu.2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_large"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_arrayctor.loop"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="layer3_out_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer3_out_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="layer5_out_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="layer6_out_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer6_out_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="layer7_out_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer7_out_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="layer9_out_V_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer9_out_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="layer10_out_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer10_out_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="layer11_out_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="layer13_out_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer13_out_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="layer14_out_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer14_out_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="layer16_out_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer16_out_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="layer17_out_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer17_out_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_dense_large_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="126" dir="0" index="3" bw="2" slack="0"/>
<pin id="127" dir="0" index="4" bw="409" slack="0"/>
<pin id="128" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_48/13 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_softmax_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="14" slack="0"/>
<pin id="136" dir="0" index="3" bw="18" slack="0"/>
<pin id="137" dir="0" index="4" bw="14" slack="0"/>
<pin id="138" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_58/23 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_dense_large_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="147" dir="0" index="3" bw="5" slack="0"/>
<pin id="148" dir="0" index="4" bw="46" slack="0"/>
<pin id="149" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_52/17 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_conv_2d_large_cl_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="157" dir="0" index="3" bw="3" slack="0"/>
<pin id="158" dir="0" index="4" bw="19" slack="0"/>
<pin id="159" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_42/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_conv_2d_large_cl_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="14" slack="0"/>
<pin id="166" dir="0" index="2" bw="14" slack="0"/>
<pin id="167" dir="0" index="3" bw="2" slack="0"/>
<pin id="168" dir="0" index="4" bw="18" slack="0"/>
<pin id="169" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_dense_large_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="179" dir="0" index="3" bw="3" slack="0"/>
<pin id="180" dir="0" index="4" bw="18" slack="0"/>
<pin id="181" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_56/21 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_pooling2d_cl_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_pooling2d_cl_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_46/11 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_relu_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_relu_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_44/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_relu_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_50/15 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_relu_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_54/19 "/>
</bind>
</comp>

<comp id="221" class="1004" name="StgValue_67_Block_arrayctor_loop_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="0" index="2" bw="16" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_67/24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="143" pin=4"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="78" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="163" pin=4"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="175" pin=4"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="76" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="221" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer19_out_V | {23 24 }
	Port: const_size_in_1 | {24 }
	Port: const_size_out_1 | {24 }
 - Input state : 
	Port: myproject : input1_V | {1 2 }
	Port: myproject : outidx7 | {1 2 }
	Port: myproject : w3_V | {1 2 }
	Port: myproject : outidx6 | {7 8 }
	Port: myproject : w7_V | {7 8 }
	Port: myproject : outidx5 | {13 14 }
	Port: myproject : w11_V | {13 14 }
	Port: myproject : outidx4 | {17 18 }
	Port: myproject : w14_V | {17 18 }
	Port: myproject : outidx | {21 22 }
	Port: myproject : w17_V | {21 22 }
	Port: myproject : exp_table2 | {23 24 }
	Port: myproject : invert_table3 | {23 24 }
  - Chain level:
	State 1
		StgValue_36 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          |         grp_dense_large_2_fu_122        |    1    |    2    | 19.6877 |   5162  |   3293  |
|          |            grp_softmax_fu_132           |    0    |    1    | 56.7452 |   1802  |   1100  |
|          |         grp_dense_large_1_fu_143        |    1    |    2    | 19.6877 |   1119  |   836   |
|          |       grp_conv_2d_large_cl_fu_153       |    0    |    1    | 28.5785 |   870   |   949   |
|          |      grp_conv_2d_large_cl_1_fu_163      |    0    |    1    | 28.5785 |   804   |   853   |
|          |          grp_dense_large_fu_175         |    0    |    2    | 16.1498 |   698   |   632   |
|   call   |         grp_pooling2d_cl_fu_185         |    0    |    0    | 12.5203 |   287   |   410   |
|          |        grp_pooling2d_cl_1_fu_191        |    0    |    0    | 12.5203 |   280   |   395   |
|          |            grp_relu_1_fu_197            |    0    |    0    |  1.769  |   143   |    65   |
|          |             grp_relu_fu_203             |    0    |    0    |  1.769  |   140   |    60   |
|          |            grp_relu_3_fu_209            |    0    |    0    |  1.769  |   125   |    61   |
|          |            grp_relu_2_fu_215            |    0    |    0    |  1.769  |   125   |    61   |
|          | StgValue_67_Block_arrayctor_loop_fu_221 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                         |    2    |    9    | 201.544 |  11555  |   8715  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|  exp_table2 |    1   |    0   |    0   |
|invert_table3|    1   |    0   |    0   |
|layer10_out_V|    1   |    0   |    0   |
|layer11_out_V|    1   |    0   |    0   |
|layer13_out_V|    1   |    0   |    0   |
|layer14_out_V|    1   |    0   |    0   |
|layer16_out_V|    1   |    0   |    0   |
|layer17_out_V|    0   |   28   |    3   |
| layer3_out_V|    7   |    0   |    0   |
| layer5_out_V|    7   |    0   |    0   |
| layer6_out_V|    2   |    0   |    0   |
| layer7_out_V|    4   |    0   |    0   |
| layer9_out_V|    4   |    0   |    0   |
|    outidx   |    1   |    0   |    0   |
|   outidx4   |    2   |    0   |    0   |
|   outidx5   |    1   |    0   |    0   |
|   outidx6   |    0   |    3   |   12   |
|   outidx7   |    0   |    2   |    2   |
|    w11_V    |   92   |    0   |    0   |
|    w14_V    |   12   |    0   |    0   |
|    w17_V    |    1   |    0   |    0   |
|     w3_V    |    1   |    0   |    0   |
|     w7_V    |    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |   142  |   33   |   17   |
+-------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    9   |   201  |  11555 |  8715  |
|   Memory  |   142  |    -   |    -   |   33   |   17   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   144  |    9   |   201  |  11588 |  8732  |
+-----------+--------+--------+--------+--------+--------+
