[{"DBLP title": "GPU Acceleration of Advanced k-mer Counting for Computational Genomics.", "DBLP authors": ["Huiren Li", "Anand Ramachandran", "Deming Chen"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445084", "OA papers": [{"PaperId": "https://openalex.org/W2889313110", "PaperTitle": "GPU Acceleration of Advanced k-mer Counting for Computational Genomics", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "University of Illinois System": 1.0}, "Authors": ["Huiren Li", "Anand Ramachandran", "Deming Chen"]}]}, {"DBLP title": "Simple Instruction-Set Computer for Area and Energy-Sensitive IoT Edge Devices.", "DBLP authors": ["Kaoru Saso", "Yuko Hara-Azumi"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445085", "OA papers": [{"PaperId": "https://openalex.org/W2889365641", "PaperTitle": "Simple Instruction-Set Computer for Area and Energy-Sensitive IoT Edge Devices", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tokyo Institute of Technology": 2.0}, "Authors": ["Kaoru Saso", "Yuko Hara-Azumi"]}]}, {"DBLP title": "A Configurable Framework for Hough-Transform-Based Embedded Object Recognition Systems.", "DBLP authors": ["Julian Sarcher", "Christian Scheglmann", "Alexander Zoellner", "Tim Dolereit", "Michael Schaeferling", "Matthias Vahl", "Gundolf Kiefer"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445086", "OA papers": [{"PaperId": "https://openalex.org/W2888797031", "PaperTitle": "A Configurable Framework for Hough-Transform-Based Embedded Object Recognition Systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Augsburg University of Applied Sciences": 5.0, "Fraunhofer Institute for Computer Graphics Research": 2.0}, "Authors": ["Julian Sarche", "Christian Scheglmann", "Alexander Zoellner", "Tim Dolereit", "Michael Schaeferling", "Matthias Vahl", "Gundolf Kiefer"]}]}, {"DBLP title": "Reconfigurable Co-Processor Architecture with Limited Numerical Precision to Accelerate Deep Convolutiosnal Neural Networks.", "DBLP authors": ["Sasindu Wijeratne", "Sandaruwan Jayaweera", "Mahesh Dananjaya", "Ajith Pasqual"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445087", "OA papers": [{"PaperId": "https://openalex.org/W3196486358", "PaperTitle": "Reconfigurable co-processor architecture with limited numerical precision to accelerate deep convolutional neural networks", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Sasindu Wijeratne", "Sandaruwan Jayaweera", "Mahesh Dananjaya", "Ajith Pasqual"]}]}, {"DBLP title": "Hardware Compilation of Deep Neural Networks: An Overview.", "DBLP authors": ["Ruizhe Zhao", "Shuanglong Liu", "Ho-Cheung Ng", "Erwei Wang", "James J. Davis", "Xinyu Niu", "Xiwei Wang", "Huifeng Shi", "George A. Constantinides", "Peter Y. K. Cheung", "Wayne Luk"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445088", "OA papers": [{"PaperId": "https://openalex.org/W2889499839", "PaperTitle": "Hardware Compilation of Deep Neural Networks: An Overview", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Imperial College London": 8.0, "Corerain Technologies Ltd., Shenzhen, China": 1.0, "China Academy of Space Technology": 1.0, "State Key Laboratory of Space-Ground Integrated Information Technology (SGIIT), Beijing, China": 1.0}, "Authors": ["Ruizhe Zhao", "Shuanglong Liu", "Ho-Cheung Ng", "Erwei Wang", "James Davis", "Xinyu Niu", "Xiwei Wang", "Huifeng Shi", "George A. Constantinides", "Peter Y. K. Cheung", "Wayne Luk"]}]}, {"DBLP title": "Fast Energy Estimation Through Partial Execution of HPC Applications.", "DBLP authors": ["Juan Carlos Salinas-Hilburg", "Marina Zapater", "Jos\u00e9 Manuel Moya", "Jos\u00e9 Luis Ayala"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445089", "OA papers": [{"PaperId": "https://openalex.org/W2888963013", "PaperTitle": "Fast Energy Estimation Through Partial Execution of HPC Applications", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universidad Complutense de Madrid": 3.0, "Technical University of Madrid": 1.0}, "Authors": ["Juan Carlos Salinas-Hilburg", "Marina Zapater", "Jos\u00e9 Manuel Huidobro Moya", "Jos\u00e9 L. Ayala"]}]}, {"DBLP title": "BiSME: A Hardware Coprocessor to Perform Signature Matching at Multi-Gigabit Rates.", "DBLP authors": ["Subramanian Shiva Shankar", "Pinxing Lin", "Andreas Herkersdorf", "Thomas Wild"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445090", "OA papers": [{"PaperId": "https://openalex.org/W2889541050", "PaperTitle": "BiSME: A Hardware Coprocessor to Perform Signature Matching at Multi-Gigabit Rates", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"[Intel Technology Asia Pte. Ltd., Singapore]": 2.0, "Institute for Integrated Systems, Technische Universit\u00e4t, Munchcn, Germany": 2.0}, "Authors": ["Subramanian Shiva Shankar", "Lin PinXing", "Andreas Herkersdorf", "Thomas Wild"]}]}, {"DBLP title": "Resource-efficient Reconfigurable Computer-on-Module for Embedded Vision Applications.", "DBLP authors": ["Daniel Klimeck", "Hanno Gerd Meyer", "Jens Hagemeyer", "Mario Porrmann", "Ulrich R\u00fcckert"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445091", "OA papers": [{"PaperId": "https://openalex.org/W2883503255", "PaperTitle": "Resource-efficient Reconfigurable Computer-on-Module for Embedded Vision Applications", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"CITEC, Bielefeld University, Germany Biomechatronics and Embedded Systems Group, University of Applied Sciences, Cognitronics and Sensor Systems Group, Bielefeld, Germany": 5.0}, "Authors": ["Daniel Klimeck", "Hanno Meyer", "Jens Hagemeyer", "Mario Porrmann", "Ulrich R\u00fcckert"]}]}, {"DBLP title": "Clarifications and Optimizations on Rounding for IEEE-compliant Floating-Point Multiplication.", "DBLP authors": ["Tuan D. Nguyen", "Son Bui", "James E. Stine"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445092", "OA papers": [{"PaperId": "https://openalex.org/W2889151743", "PaperTitle": "Clarifications and Optimizations on Rounding for IEEE-compliant Floating-Point Multiplication", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Oklahoma State University": 3.0}, "Authors": ["Tuan V. Nguyen", "Son Ngoc Bui", "James E. Stine"]}]}, {"DBLP title": "From Tensor Algebra to Hardware Accelerators: Generating Streaming Architectures for Solving Partial Differential Equations.", "DBLP authors": ["Francis P. Russell", "James Stanley Targett", "Wayne Luk"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445093", "OA papers": [{"PaperId": "https://openalex.org/W2889224709", "PaperTitle": "From Tensor Algebra to Hardware Accelerators: Generating Streaming Architectures for Solving Partial Differential Equations", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Francis Russell", "James Stanley Targett", "Wayne Luk"]}]}, {"DBLP title": "Synthetic Data Approach for Classification and Regression.", "DBLP authors": ["Yang Yue", "Ying Li", "Kexin Yi", "Zhonghai Wu"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445094", "OA papers": [{"PaperId": "https://openalex.org/W2889366067", "PaperTitle": "Synthetic Data Approach for Classification and Regression", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"School of Software and Microelectronics": 1.0, "National Research Center of Software Engineering": 2.0, "Peking University": 1.0}, "Authors": ["Yang Yue", "Ying Li", "Kexin Yi", "Zhonghai Wu"]}]}, {"DBLP title": "REMAP: Remote mEmory Manager for disAggregated Platforms.", "DBLP authors": ["Dimitris Theodoropoulos", "Andrea Reale", "Dimitris Syrivelis", "Maciej Bielski", "Nikolaos Alachiotis", "Dionisios N. Pnevmatikatos"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445095", "OA papers": [{"PaperId": "https://openalex.org/W2889275730", "PaperTitle": "REMAP: Remote mEmory Manager for disAggregated Platforms", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"FORTH Institute of Computer Science": 2.0, "IBM Research - Ireland": 2.0, "Virtual Open Systems (France)": 2.0}, "Authors": ["Dimitris Theodoropoulos", "Andrea Reale", "Dimitris Syrivelis", "Maciej Bielski", "Nikolaos Alachiotis", "Dionisios Pnevmatikatos"]}]}, {"DBLP title": "Design Space Exploration for Orlando Ultra Low-Power Convolutional Neural Network SoC.", "DBLP authors": ["Ahmet Erdem", "Cristina Silvano", "Thomas Boesch", "Andrea C. Ornstein", "Surinder Pal Singh", "Giuseppe Desoli"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445096", "OA papers": [{"PaperId": "https://openalex.org/W2888782256", "PaperTitle": "Design Space Exploration for Orlando Ultra Low-Power Convolutional Neural Network SoC", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Politecnico di Milano": 1.0, "STMicroelectronics (Switzerland)": 1.0, "STMicroelectronics (Italy)": 3.0, "STMicroelectronics (India)": 1.0}, "Authors": ["Ahmet Erdem", "Cristina Silvano", "Thomas Boesch", "Andrea C. Ornstein", "Surinder P. Singh", "Giuseppe Desoli"]}]}, {"DBLP title": "Five-point algorithm: An efficient cloud-based FPGA implementation.", "DBLP authors": ["Marco Rabozzi", "Emanuele Del Sozzo", "Lorenzo Di Tucci", "Marco D. Santambrogio"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445097", "OA papers": [{"PaperId": "https://openalex.org/W2889457356", "PaperTitle": "Five-point algorithm: An efficient cloud-based FPGA implementation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Marco Rabozzi", "Emanuele Del Sozzo", "Lorenzo Di Tucci", "Marco D. Santambrogio"]}]}, {"DBLP title": "A Highly Accurate Energy Model for Task Execution on Heterogeneous Compute Nodes.", "DBLP authors": ["Achim L\u00f6sch", "Marco Platzner"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445098", "OA papers": [{"PaperId": "https://openalex.org/W2889249012", "PaperTitle": "A Highly Accurate Energy Model for Task Execution on Heterogeneous Compute Nodes", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Paderborn University": 2.0}, "Authors": ["Achim Losch", "Marco Platzner"]}]}, {"DBLP title": "Towards Hardware Accelerated Reinforcement Learning for Application-Specific Robotic Control.", "DBLP authors": ["Shengjia Shao", "Jason Tsai", "Michal Mysior", "Wayne Luk", "Thomas Chau", "Alexander Warren", "Ben Jeppesen"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445099", "OA papers": [{"PaperId": "https://openalex.org/W2889068523", "PaperTitle": "Towards Hardware Accelerated Reinforcement Learning for Application-Specific Robotic Control", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Imperial College London": 5.0, "Intel (United Kingdom)": 2.0}, "Authors": ["Shengjia Shao", "Jason Tsai", "Michal Mysior", "Wayne Luk", "Thomas C. P. Chau", "Alexander Warren", "B. Jeppesen"]}]}, {"DBLP title": "Performance Estimation of Deeply Pipelined Fluid Simulation on Multiple FPGAs with High-speed Communication Subsystem.", "DBLP authors": ["Antoniette Mondigo", "Kentaro Sano", "Hiroyuki Takizawa"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445100", "OA papers": [{"PaperId": "https://openalex.org/W2889426436", "PaperTitle": "Performance Estimation of Deeply Pipelined Fluid Simulation on Multiple FPGAs with High-speed Communication Subsystem", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tohoku University": 2.0, "RIKEN Center for Computational Science": 1.0}, "Authors": ["Antoniette Mondigo", "Kentaro Sano", "Hirovuki Takizawa"]}]}, {"DBLP title": "GAP-8: A RISC-V SoC for AI at the Edge of the IoT.", "DBLP authors": ["Eric Flamand", "Davide Rossi", "Francesco Conti", "Igor Loi", "Antonio Pullini", "Florent Rotenberg", "Luca Benini"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445101", "OA papers": [{"PaperId": "https://openalex.org/W2889339831", "PaperTitle": "GAP-8: A RISC-V SoC for AI at the Edge of the IoT", "Year": 2018, "CitationCount": 107, "EstimatedCitation": 107, "Affiliations": {"GreenWaves Technologies, Villard-Bonnot, France": 3.0, "University of Bologna": 1.0, "ETH Zurich": 3.0}, "Authors": ["Eric Flamand", "Davide Rossi", "Francesco Conti", "Igor Loi", "Antonio Pullini", "Florent Rotenberg", "Luca Benini"]}]}, {"DBLP title": "Meta-implementation of vectorized logarithm function in binary floating-point arithmetic.", "DBLP authors": ["Hugues de Lassus Saint-Genies", "Nicolas Brunie", "Guillaume Revy"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445102", "OA papers": [{"PaperId": "https://openalex.org/W2884156693", "PaperTitle": "Meta-implementation of vectorized logarithm function in binary floating-point arithmetic", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Perpignan": 2.0, "ProbaYes (France)": 1.0}, "Authors": ["Hugues de Lassus Saint-Genies", "Nicolas Brunie", "Guillaume Revy"]}]}, {"DBLP title": "Adaptively Banded Smith-Waterman Algorithm for Long Reads and Its Hardware Accelerator.", "DBLP authors": ["Yi-Lun Liao", "Yu-Cheng Li", "Nae-Chyun Chen", "Yi-Chang Lu"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445105", "OA papers": [{"PaperId": "https://openalex.org/W2889019034", "PaperTitle": "Adaptively Banded Smith-Waterman Algorithm for Long Reads and Its Hardware Accelerator", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Yi-Lun Liao", "Yucheng Li", "Nae-Chyun Chen", "Yi-Chang Lu"]}]}, {"DBLP title": "A Scalable FPGA Design for Cloud N-Body Simulation.", "DBLP authors": ["Emanuele Del Sozzo", "Marco Rabozzi", "Lorenzo Di Tucci", "Donatella Sciuto", "Marco D. Santambrogio"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445106", "OA papers": [{"PaperId": "https://openalex.org/W2889517658", "PaperTitle": "A Scalable FPGA Design for Cloud N-Body Simulation", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Politecnico di Milano": 5.0}, "Authors": ["Emanuele Del Sozzo", "Marco Rabozzi", "Lorenzo Di Tucci", "Donatella Sciuto", "Marco D. Santambrogio"]}]}, {"DBLP title": "Dynamic Coherent Cluster: A Scalable Sharing Set Management Approach.", "DBLP authors": ["Julie Dumas", "Eric Guthmuller", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445107", "OA papers": [{"PaperId": "https://openalex.org/W2889180830", "PaperTitle": "Dynamic Coherent Cluster: A Scalable Sharing Set Management Approach", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Julie Dumas", "Eric Guthmullcr", "Frederic Petrotl"]}]}, {"DBLP title": "A Unified Backend for Targeting FPGAs from DSLs.", "DBLP authors": ["Emanuele Del Sozzo", "Riyadh Baghdadi", "Saman P. Amarasinghe", "Marco D. Santambrogio"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445108", "OA papers": [{"PaperId": "https://openalex.org/W2889424113", "PaperTitle": "A Unified Backend for Targeting FPGAs from DSLs", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Politecnico di Milano": 2.0, "Massachusetts Institute of Technology": 2.0}, "Authors": ["Emanuele Del Sozzo", "Riyadh Baghdadi", "Saman Amarasinghe", "Marco D. Santambrogio"]}]}, {"DBLP title": "Invasive Computing for Predictability of Multiple Non-functional Properties: A Cyber-Physical System Case Study.", "DBLP authors": ["\u00c9ricles Sousa", "Michael Witterauf", "Marcel Brand", "Alexandru Tanase", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445109", "OA papers": [{"PaperId": "https://openalex.org/W2889296753", "PaperTitle": "Invasive Computing for Predictability of Multiple Non-functional Properties: A Cyber-Physical System Case Study", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Erlangen-Nuremberg": 6.0}, "Authors": ["Ericles Sousa", "Michael Witterauf", "Marcel Brand", "Alexandru Tanase", "Frank Hannig", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Implementing and Parallelizing Real-time Lane Detection on Heterogeneous Platforms.", "DBLP authors": ["Xiebing Wang", "Christopher Kiwus", "Canhao Wu", "Biao Hu", "Kai Huang", "Alois C. Knoll"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445110", "OA papers": [{"PaperId": "https://openalex.org/W2887291767", "PaperTitle": "Implementing and Parallelizing Real-time Lane Detection on Heterogeneous Platforms", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technical University of Munich": 3.0, "Beijing University of Chemical Technology": 2.0, "Sun Yat-sen University": 1.0}, "Authors": ["Xiebing Wang", "Christopher Kiwus", "Canhao Wu", "Biao Hu", "Kai Huang", "Alois Knoll"]}]}, {"DBLP title": "Real-Time High-Quality Stereo Matching System on a GPU.", "DBLP authors": ["Qiong Chang", "Tsutomu Maruyama"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445111", "OA papers": [{"PaperId": "https://openalex.org/W2888924077", "PaperTitle": "Real-Time High-Quality Stereo Matching System on a GPU", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tsukuba": 2.0}, "Authors": ["Qiong Chang", "Tsutomu Maruyama"]}]}, {"DBLP title": "A Soft Dual-Processor System with a Partially Run-Time Reconfigurable Shared 128-Bit SIMD Engine.", "DBLP authors": ["Jose Raul Garcia Ordaz", "Dirk Koch"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445115", "OA papers": [{"PaperId": "https://openalex.org/W2889301053", "PaperTitle": "A Soft Dual-Processor System with a Partially Run-Time Reconfigurable Shared 128-Bit SIMD Engine", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Manchester": 2.0}, "Authors": ["Jose Raul Garcia Ordaz", "Dirk Koch"]}]}, {"DBLP title": "A Reading Comprehension Style Question Answering Model Based On Attention Mechanism.", "DBLP authors": ["Linlong Xiao", "Nanzhi Wang", "Guocai Yang"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445117", "OA papers": [{"PaperId": "https://openalex.org/W2889279183", "PaperTitle": "A Reading Comprehension Style Question Answering Model Based On Attention Mechanism", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Southwest University": 3.0}, "Authors": ["Linlong Xiao", "Nanzhi Wang", "Guocai Yang"]}]}, {"DBLP title": "Edge Intelligence: Challenges and Opportunities of Near-Sensor Machine Learning Applications.", "DBLP authors": ["George Plastiras", "Maria Terzi", "Christos Kyrkou", "Theocharis Theocharides"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445118", "OA papers": [{"PaperId": "https://openalex.org/W2889292885", "PaperTitle": "Edge Intelligence: Challenges and Opportunities of Near-Sensor Machine Learning Applications", "Year": 2018, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"KIOS Research and Innovation Center of Excellence": 4.0}, "Authors": ["George Plastiras", "Maria Terzi", "Christos Kyrkou", "Theocharis Theocharidcs"]}]}, {"DBLP title": "FPGA-based PairHMM Forward Algorithm for DNA Variant Calling.", "DBLP authors": ["Davide Sampietro", "Chiara Crippa", "Lorenzo Di Tucci", "Emanuele Del Sozzo", "Marco D. Santambrogio"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445119", "OA papers": [{"PaperId": "https://openalex.org/W2889448554", "PaperTitle": "FPGA-based PairHMM Forward Algorithm for DNA Variant Calling", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Politecnico di Milano": 5.0}, "Authors": ["Davide Sampietro", "Chiara Crippa", "Lorenzo Di Tucci", "Emanuele Del Sozzo", "Marco D. Santambrogio"]}]}, {"DBLP title": "Linux synchronization barrier on MPSoC: Hardware/software accurate study and optimization.", "DBLP authors": ["Maxime France-Pillois", "J\u00e9r\u00f4me Martin", "Fr\u00e9d\u00e9ric Rousseau"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445120", "OA papers": [{"PaperId": "https://openalex.org/W2889015537", "PaperTitle": "Linux synchronization barrier on MPSoC: Hardware/software accurate study and optimization", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Grenoble Alpes University": 2.0, "CNRS, Grenoble INP, TIMA, Univ. Grenoble Alpes, Grenoble, F-38000, France": 1.0}, "Authors": ["Maxime France-Pillois", "J\u00e9r\u00f4me Martin", "Frederic Rousseau"]}]}, {"DBLP title": "A Real-Time Learning-Based Super-Resolution System Using Direct Simple Functions.", "DBLP authors": ["Daolu Zha", "Xi Jin", "Rui Shang", "Pengfei Yang"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445121", "OA papers": [{"PaperId": "https://openalex.org/W2889093943", "PaperTitle": "A Real-Time Learning-Based Super-Resolution System Using Direct Simple Functions", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Science and Technology of China": 3.0, "Suzhou Graphichina Microelectronics Technology Co., Ltd., Suzhou, China": 1.0}, "Authors": ["Daolu Zha", "Xi Jin", "Rui Shang", "Pengfei Yang"]}]}, {"DBLP title": "An Explicitly Parallel Architecture for Packet Parsing in Software Defined Networks.", "DBLP authors": ["Hesam Zolfaghari", "Davide Rossi", "Jari Nurmi"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445123", "OA papers": [{"PaperId": "https://openalex.org/W2888818173", "PaperTitle": "An Explicitly Parallel Architecture for Packet Parsing in Software Defined Networks", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tampere University of Applied Sciences": 2.0, "University of Bologna": 1.0}, "Authors": ["Hesam Zolfaghari", "Davide Rossi", "Jari Nurmi"]}]}, {"DBLP title": "A Customized Processing-in-Memory Architecture for Biological Sequence Alignment.", "DBLP authors": ["Nasrin Akbari", "Mehdi Modarressi", "Masoud Daneshtalab", "Mohammad Loni"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445124", "OA papers": [{"PaperId": "https://openalex.org/W2888910671", "PaperTitle": "A Customized Processing-in-Memory Architecture for Biological Sequence Alignment", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 2.0, "[Malardalen University (MDH) and Royal institute of Technology (KTH), Sweden]": 2.0}, "Authors": ["Nasrin Akbari", "Mehdi Modarressi", "Masoud Daneshtalab", "Mohammad Loni"]}]}, {"DBLP title": "Touch-based Smartphone Authentication Using Import Vector Domain Description.", "DBLP authors": ["Bin Zou", "Yantao Li"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445125", "OA papers": [{"PaperId": "https://openalex.org/W2889201898", "PaperTitle": "Touch-based Smartphone Authentication Using Import Vector Domain Description", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Southwest University": 2.0}, "Authors": ["Bin Zou", "Yantao Li"]}]}, {"DBLP title": "Data-flow Aware CNN Accelerator with Hybrid Wireless Interconnection.", "DBLP authors": ["Mitali Sinha", "Sri Harsha Gade", "Wazir Singh", "Sujay Deb"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445126", "OA papers": [{"PaperId": "https://openalex.org/W2889050294", "PaperTitle": "Data-flow Aware CNN Accelerator with Hybrid Wireless Interconnection", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indraprastha Institute of Information Technology Delhi": 2.0, "Indian Institute of Technology Delhi": 2.0}, "Authors": ["Mitali Sinha", "Sri Harsha Gade", "Wazir Singh", "Sujay Deb"]}]}, {"DBLP title": "Solving Maxwell's Equations with Modern C++ and SYCL: A Case Study.", "DBLP authors": ["Ayesha Afzal", "Christian Schmitt", "Samer Alhaddad", "Yevgen Grynko", "J\u00fcrgen Teich", "Jens F\u00f6rstner", "Frank Hannig"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445127", "OA papers": [{"PaperId": "https://openalex.org/W2888785925", "PaperTitle": "Solving Maxwell's Equations with Modern C++ and SYCL: A Case Study", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Erlangen-Nuremberg": 2.0, "Software (Spain)": 2.0, "Paderborn University": 3.0}, "Authors": ["Ayesha Afzal", "Christian Schmitt", "Samer Alhaddad", "Yevgen Grynko", "J\u00fcrgen Teich", "Jens F\u00f6rstner", "Frank Hannig"]}]}, {"DBLP title": "Enhanced Visual Loop Closing for Laser-Based SLAM.", "DBLP authors": ["Zulun Zhu", "Shaowu Yang", "Huadong Dai"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445128", "OA papers": [{"PaperId": "https://openalex.org/W2889386965", "PaperTitle": "Enhanced Visual Loop Closing for Laser-Based SLAM", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Defense Technology": 2.0, "Artificial Intelligence Research Center, National Innovation Institute of Defense Technology, Beijing, China": 1.0}, "Authors": ["Zulun Zhu", "Shaowu Yang", "Huadong Dai"]}]}, {"DBLP title": "Low-power Design of a Gravity Rotation Module for HAR Systems Based on Inertial Sensors.", "DBLP authors": ["Antonio De Vita", "Gian Domenico Licciardo", "Luigi Di Benedetto", "Danilo Pau", "Emanuele Plebani", "Angelo Bosco"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445130", "OA papers": [{"PaperId": "https://openalex.org/W2889077845", "PaperTitle": "Low-power Design of a Gravity Rotation Module for HAR Systems Based on Inertial Sensors", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Salerno": 3.0, "STMicroelectronics (Italy)": 3.0}, "Authors": ["Antonio De Vita", "Gian Domenico Licciardo", "Luigi Di Benedetto", "Danilo Pau", "Emanuele Plebani", "Angelo Bosco"]}]}, {"DBLP title": "Compressive Sensing on Storage Data: An Effective Solution to Alleviate I/0 Bottleneck in Data- Intensive Workloads.", "DBLP authors": ["Hosein Mohammadi Makrani", "Hossein Sayadi", "Sai Manoj P. D.", "Setareh Rafatirad", "Houman Homayoun"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445131", "OA papers": [{"PaperId": "https://openalex.org/W2889123460", "PaperTitle": "Compressive Sensing on Storage Data: An Effective Solution to Alleviate I/0 Bottleneck in Data- Intensive Workloads", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"George Mason University": 5.0}, "Authors": ["Hosein Mohammadi Makrani", "Hossein Sayadi", "Sai Manoj", "Setareh Raftirad", "Houman Homayoun"]}]}, {"DBLP title": "Clean the Scratch Registers: A Way to Mitigate Return-Oriented Programming Attacks.", "DBLP authors": ["Zelin Rong", "Peidai Xie", "Jingyuan Wang", "Shenglin Xu", "Yongjun Wang"], "year": 2018, "doi": "https://doi.org/10.1109/ASAP.2018.8445132", "OA papers": [{"PaperId": "https://openalex.org/W2889046186", "PaperTitle": "Clean the Scratch Registers: A Way to Mitigate Return-Oriented Programming Attacks", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Zelin Rong", "Peidai Xie", "Jing-Yuan Wang", "Shenglin Xu", "Yongjun Wang"]}]}]