$comment
	File created using the following command:
		vcd file question62.msim.vcd -direction
$end
$date
	Thu Sep 26 20:31:52 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module question62_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 1 " ResetLow $end
$var wire 1 # L2 $end
$var wire 1 $ L3 $end
$var wire 1 % L4 $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * Clock~dataout $end
$var wire 1 + ResetLow~dataout $end
$var wire 1 , inst1~dataout $end
$var wire 1 - inst2~dataout $end
$var wire 1 . inst~dataout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
0*
0+
0,
0-
0.
$end
#20000
1"
1+
0&
#25000
1!
1*
1&
1.
1%
#50000
0!
0*
0&
#75000
1!
1*
1&
0.
1,
0%
1$
#100000
0!
0*
0&
#125000
1!
1*
1&
1.
1%
#150000
0!
0*
0&
#175000
1!
1*
1&
0.
1-
0,
0%
1#
0$
#200000
0!
0*
0&
#225000
1!
1*
1&
1.
0.
0-
1%
0%
0#
#250000
0!
0*
0&
#275000
1!
1*
1&
1.
1%
#300000
0!
0*
0&
#325000
1!
1*
1&
0.
1,
0%
1$
#350000
0!
0*
0&
#375000
1!
1*
1&
1.
1%
#400000
0!
0*
0&
#425000
1!
1*
1&
0.
1-
0,
0%
1#
0$
#450000
0!
0*
0&
#475000
1!
1*
1&
1.
0.
0-
1%
0%
0#
#500000
0!
0*
0&
#525000
1!
1*
1&
1.
1%
#550000
0!
0*
0&
#575000
1!
1*
1&
0.
1,
0%
1$
#600000
0!
0*
0&
#625000
1!
1*
1&
1.
1%
#650000
0!
0*
0&
#675000
1!
1*
1&
0.
1-
0,
0%
1#
0$
#700000
0!
0*
0&
#725000
1!
1*
1&
1.
0.
0-
1%
0%
0#
#750000
0!
0*
0&
#775000
1!
1*
1&
1.
1%
#800000
0!
0*
0&
#825000
1!
1*
1&
0.
1,
0%
1$
#850000
0!
0*
0&
#875000
1!
1*
1&
1.
1%
#900000
0!
0*
0&
#925000
1!
1*
1&
0.
1-
0,
0%
1#
0$
#950000
0!
0*
0&
#975000
1!
1*
1&
1.
0.
0-
1%
0%
0#
#1000000
