<stg><name>ddr_hls_test</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="2">
<condition id="49">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="51">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="53">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="5">
<condition id="54">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="13">
<condition id="66">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="5" to="6">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="7">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="10">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="10" to="11">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="11" to="12">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="12" to="4">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="13" to="14">
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="13" to="3">
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="14" to="15">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="15" to="16">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="16" to="17">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="17" to="18">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="18" to="19">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="19" to="20">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="20" to="21">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="21" to="22">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="22" to="23">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="23" to="13">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %saMaster_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %saMaster)

]]></Node>
<StgValue><ssdm name="saMaster_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %saMaster_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="29">
<![CDATA[
:2  %tmp_10_cast = zext i29 %tmp_5 to i30

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem), !map !9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %start_signal) nounwind, !map !15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %hls_check) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %num) nounwind, !map !23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ddr_hls_test_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %num, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %start_signal, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32* %hls_check, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i64* %gmem, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 1, i32 1, i32 4, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %saMaster, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 1, i32 1, i32 4, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %hls_check, i32 1234)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %start_signal_read = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %start_signal)

]]></Node>
<StgValue><ssdm name="start_signal_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp = icmp eq i32 %start_signal_read, 1994

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %hls_check, i32 4321)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32">
<![CDATA[
:0  %res_check = alloca i1

]]></Node>
<StgValue><ssdm name="res_check"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %run_cnt = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %num)

]]></Node>
<StgValue><ssdm name="run_cnt"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store i1 true, i1* %res_check

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.loopexit:0  %j = phi i31 [ 0, %3 ], [ %j_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="31">
<![CDATA[
.loopexit:1  %j_cast = zext i31 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:2  %tmp_1 = icmp slt i32 %j_cast, %run_cnt

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.loopexit:3  %j_1 = add i31 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %tmp_1, label %.preheader2.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1">
<![CDATA[
:0  %res_check_load = load i1* %res_check

]]></Node>
<StgValue><ssdm name="res_check_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %res_check_load, label %7, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="res_check_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %start_signal, i32 815)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="res_check_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="res_check_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %start_signal, i32 518)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="res_check_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader2:0  %i_1 = phi i14 [ %i, %4 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="14">
<![CDATA[
.preheader2:1  %i_1_cast2 = zext i14 %i_1 to i32

]]></Node>
<StgValue><ssdm name="i_1_cast2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader2:2  %exitcond1 = icmp eq i14 %i_1, -6144

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader2:4  %i = add i14 %i_1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %exitcond1, label %.preheader.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_4 = zext i14 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %addr_bram_addr = getelementptr [10240 x i24]* @addr_bram, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="addr_bram_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="14">
<![CDATA[
:4  %addr_bram_load = load i24* %addr_bram_addr, align 4

]]></Node>
<StgValue><ssdm name="addr_bram_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2 = add nsw i32 %i_1_cast2, %j_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="14">
<![CDATA[
:4  %addr_bram_load = load i24* %addr_bram_addr, align 4

]]></Node>
<StgValue><ssdm name="addr_bram_load"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="30" op_0_bw="24">
<![CDATA[
:5  %tmp_5_cast = zext i24 %addr_bram_load to i30

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:6  %saMaster2_sum = add i30 %tmp_5_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="saMaster2_sum"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="30">
<![CDATA[
:7  %saMaster2_sum_cast = zext i30 %saMaster2_sum to i64

]]></Node>
<StgValue><ssdm name="saMaster2_sum_cast"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %gmem_addr = getelementptr inbounds i64* %gmem, i64 %saMaster2_sum_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:9  %gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_3 = sext i32 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8">
<![CDATA[
:10  call void @_ssdm_op_Write.m_axi.i64P(i64* %gmem_addr, i64 %tmp_3, i8 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="82" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="83" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="84" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="85" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i14 [ %i_3, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="14">
<![CDATA[
.preheader:1  %i_2_cast1 = zext i14 %i_2 to i32

]]></Node>
<StgValue><ssdm name="i_2_cast1"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:2  %exitcond = icmp eq i14 %i_2, -6144

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:4  %i_3 = add i14 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_8 = zext i14 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %addr_bram_addr_1 = getelementptr [10240 x i24]* @addr_bram, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="addr_bram_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="14">
<![CDATA[
:3  %addr_bram_load_1 = load i24* %addr_bram_addr_1, align 4

]]></Node>
<StgValue><ssdm name="addr_bram_load_1"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_s = add nsw i32 %i_2_cast1, %j_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="98" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="14">
<![CDATA[
:3  %addr_bram_load_1 = load i24* %addr_bram_addr_1, align 4

]]></Node>
<StgValue><ssdm name="addr_bram_load_1"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="24">
<![CDATA[
:4  %tmp_9_cast = zext i24 %addr_bram_load_1 to i30

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:5  %saMaster2_sum3 = add i30 %tmp_9_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="saMaster2_sum3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="30">
<![CDATA[
:6  %saMaster2_sum3_cast = zext i30 %saMaster2_sum3 to i64

]]></Node>
<StgValue><ssdm name="saMaster2_sum3_cast"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %gmem_addr_1 = getelementptr inbounds i64* %gmem, i64 %saMaster2_sum3_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="104" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="105" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="106" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="107" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="108" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="109" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="110" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %gmem_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="111" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1">
<![CDATA[
:0  %res_check_load_1 = load i1* %res_check

]]></Node>
<StgValue><ssdm name="res_check_load_1"/></StgValue>
</operation>

<operation id="112" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_6 = sext i32 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="113" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_7 = icmp eq i64 %gmem_addr_1_read, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="114" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %res_check_1 = or i1 %tmp_7, %res_check_load_1

]]></Node>
<StgValue><ssdm name="res_check_1"/></StgValue>
</operation>

<operation id="115" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  store i1 %res_check_1, i1* %res_check

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="145" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="146" name="start_signal" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="start_signal"/></StgValue>
</port>
<port id="147" name="hls_check" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="hls_check"/></StgValue>
</port>
<port id="148" name="num" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num"/></StgValue>
</port>
<port id="149" name="saMaster" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="saMaster"/></StgValue>
</port>
<port id="150" name="addr_bram" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="addr_bram"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="152" from="_ssdm_op_Read.s_axilite.i32" to="saMaster_read" fromId="151" toId="24">
</dataflow>
<dataflow id="153" from="saMaster" to="saMaster_read" fromId="149" toId="24">
</dataflow>
<dataflow id="155" from="_ssdm_op_PartSelect.i29.i32.i32.i32" to="tmp_5" fromId="154" toId="25">
</dataflow>
<dataflow id="156" from="saMaster_read" to="tmp_5" fromId="24" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_157" to="tmp_5" fromId="157" toId="25">
</dataflow>
<dataflow id="160" from="StgValue_159" to="tmp_5" fromId="159" toId="25">
</dataflow>
<dataflow id="161" from="tmp_5" to="tmp_10_cast" fromId="25" toId="26">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecBitsMap" to="StgValue_27" fromId="162" toId="27">
</dataflow>
<dataflow id="164" from="gmem" to="StgValue_27" fromId="145" toId="27">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecBitsMap" to="StgValue_28" fromId="162" toId="28">
</dataflow>
<dataflow id="166" from="start_signal" to="StgValue_28" fromId="146" toId="28">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecBitsMap" to="StgValue_29" fromId="162" toId="29">
</dataflow>
<dataflow id="168" from="hls_check" to="StgValue_29" fromId="147" toId="29">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecBitsMap" to="StgValue_30" fromId="162" toId="30">
</dataflow>
<dataflow id="170" from="num" to="StgValue_30" fromId="148" toId="30">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecTopModule" to="StgValue_31" fromId="171" toId="31">
</dataflow>
<dataflow id="174" from="ddr_hls_test_str" to="StgValue_31" fromId="173" toId="31">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecInterface" to="StgValue_32" fromId="175" toId="32">
</dataflow>
<dataflow id="178" from="StgValue_177" to="StgValue_32" fromId="177" toId="32">
</dataflow>
<dataflow id="180" from="p_str" to="StgValue_32" fromId="179" toId="32">
</dataflow>
<dataflow id="181" from="StgValue_177" to="StgValue_32" fromId="177" toId="32">
</dataflow>
<dataflow id="182" from="StgValue_177" to="StgValue_32" fromId="177" toId="32">
</dataflow>
<dataflow id="184" from="p_str1" to="StgValue_32" fromId="183" toId="32">
</dataflow>
<dataflow id="185" from="StgValue_177" to="StgValue_32" fromId="177" toId="32">
</dataflow>
<dataflow id="186" from="StgValue_177" to="StgValue_32" fromId="177" toId="32">
</dataflow>
<dataflow id="188" from="p_str2" to="StgValue_32" fromId="187" toId="32">
</dataflow>
<dataflow id="189" from="p_str1" to="StgValue_32" fromId="183" toId="32">
</dataflow>
<dataflow id="190" from="p_str1" to="StgValue_32" fromId="183" toId="32">
</dataflow>
<dataflow id="191" from="StgValue_177" to="StgValue_32" fromId="177" toId="32">
</dataflow>
<dataflow id="192" from="StgValue_177" to="StgValue_32" fromId="177" toId="32">
</dataflow>
<dataflow id="193" from="StgValue_177" to="StgValue_32" fromId="177" toId="32">
</dataflow>
<dataflow id="194" from="StgValue_177" to="StgValue_32" fromId="177" toId="32">
</dataflow>
<dataflow id="195" from="p_str1" to="StgValue_32" fromId="183" toId="32">
</dataflow>
<dataflow id="196" from="p_str1" to="StgValue_32" fromId="183" toId="32">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecInterface" to="StgValue_33" fromId="175" toId="33">
</dataflow>
<dataflow id="198" from="num" to="StgValue_33" fromId="148" toId="33">
</dataflow>
<dataflow id="199" from="p_str" to="StgValue_33" fromId="179" toId="33">
</dataflow>
<dataflow id="200" from="StgValue_177" to="StgValue_33" fromId="177" toId="33">
</dataflow>
<dataflow id="201" from="StgValue_177" to="StgValue_33" fromId="177" toId="33">
</dataflow>
<dataflow id="202" from="p_str1" to="StgValue_33" fromId="183" toId="33">
</dataflow>
<dataflow id="203" from="StgValue_177" to="StgValue_33" fromId="177" toId="33">
</dataflow>
<dataflow id="204" from="StgValue_177" to="StgValue_33" fromId="177" toId="33">
</dataflow>
<dataflow id="205" from="p_str2" to="StgValue_33" fromId="187" toId="33">
</dataflow>
<dataflow id="206" from="p_str1" to="StgValue_33" fromId="183" toId="33">
</dataflow>
<dataflow id="207" from="p_str1" to="StgValue_33" fromId="183" toId="33">
</dataflow>
<dataflow id="208" from="StgValue_177" to="StgValue_33" fromId="177" toId="33">
</dataflow>
<dataflow id="209" from="StgValue_177" to="StgValue_33" fromId="177" toId="33">
</dataflow>
<dataflow id="210" from="StgValue_177" to="StgValue_33" fromId="177" toId="33">
</dataflow>
<dataflow id="211" from="StgValue_177" to="StgValue_33" fromId="177" toId="33">
</dataflow>
<dataflow id="212" from="p_str1" to="StgValue_33" fromId="183" toId="33">
</dataflow>
<dataflow id="213" from="p_str1" to="StgValue_33" fromId="183" toId="33">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecInterface" to="StgValue_34" fromId="175" toId="34">
</dataflow>
<dataflow id="215" from="start_signal" to="StgValue_34" fromId="146" toId="34">
</dataflow>
<dataflow id="216" from="p_str" to="StgValue_34" fromId="179" toId="34">
</dataflow>
<dataflow id="217" from="StgValue_177" to="StgValue_34" fromId="177" toId="34">
</dataflow>
<dataflow id="218" from="StgValue_177" to="StgValue_34" fromId="177" toId="34">
</dataflow>
<dataflow id="219" from="p_str1" to="StgValue_34" fromId="183" toId="34">
</dataflow>
<dataflow id="220" from="StgValue_177" to="StgValue_34" fromId="177" toId="34">
</dataflow>
<dataflow id="221" from="StgValue_177" to="StgValue_34" fromId="177" toId="34">
</dataflow>
<dataflow id="222" from="p_str2" to="StgValue_34" fromId="187" toId="34">
</dataflow>
<dataflow id="223" from="p_str1" to="StgValue_34" fromId="183" toId="34">
</dataflow>
<dataflow id="224" from="p_str1" to="StgValue_34" fromId="183" toId="34">
</dataflow>
<dataflow id="225" from="StgValue_177" to="StgValue_34" fromId="177" toId="34">
</dataflow>
<dataflow id="226" from="StgValue_177" to="StgValue_34" fromId="177" toId="34">
</dataflow>
<dataflow id="227" from="StgValue_177" to="StgValue_34" fromId="177" toId="34">
</dataflow>
<dataflow id="228" from="StgValue_177" to="StgValue_34" fromId="177" toId="34">
</dataflow>
<dataflow id="229" from="p_str1" to="StgValue_34" fromId="183" toId="34">
</dataflow>
<dataflow id="230" from="p_str1" to="StgValue_34" fromId="183" toId="34">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecInterface" to="StgValue_35" fromId="175" toId="35">
</dataflow>
<dataflow id="232" from="hls_check" to="StgValue_35" fromId="147" toId="35">
</dataflow>
<dataflow id="233" from="p_str" to="StgValue_35" fromId="179" toId="35">
</dataflow>
<dataflow id="234" from="StgValue_177" to="StgValue_35" fromId="177" toId="35">
</dataflow>
<dataflow id="235" from="StgValue_177" to="StgValue_35" fromId="177" toId="35">
</dataflow>
<dataflow id="236" from="p_str1" to="StgValue_35" fromId="183" toId="35">
</dataflow>
<dataflow id="237" from="StgValue_177" to="StgValue_35" fromId="177" toId="35">
</dataflow>
<dataflow id="238" from="StgValue_177" to="StgValue_35" fromId="177" toId="35">
</dataflow>
<dataflow id="239" from="p_str2" to="StgValue_35" fromId="187" toId="35">
</dataflow>
<dataflow id="240" from="p_str1" to="StgValue_35" fromId="183" toId="35">
</dataflow>
<dataflow id="241" from="p_str1" to="StgValue_35" fromId="183" toId="35">
</dataflow>
<dataflow id="242" from="StgValue_177" to="StgValue_35" fromId="177" toId="35">
</dataflow>
<dataflow id="243" from="StgValue_177" to="StgValue_35" fromId="177" toId="35">
</dataflow>
<dataflow id="244" from="StgValue_177" to="StgValue_35" fromId="177" toId="35">
</dataflow>
<dataflow id="245" from="StgValue_177" to="StgValue_35" fromId="177" toId="35">
</dataflow>
<dataflow id="246" from="p_str1" to="StgValue_35" fromId="183" toId="35">
</dataflow>
<dataflow id="247" from="p_str1" to="StgValue_35" fromId="183" toId="35">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecInterface" to="StgValue_36" fromId="175" toId="36">
</dataflow>
<dataflow id="249" from="gmem" to="StgValue_36" fromId="145" toId="36">
</dataflow>
<dataflow id="251" from="p_str3" to="StgValue_36" fromId="250" toId="36">
</dataflow>
<dataflow id="252" from="StgValue_177" to="StgValue_36" fromId="177" toId="36">
</dataflow>
<dataflow id="253" from="StgValue_177" to="StgValue_36" fromId="177" toId="36">
</dataflow>
<dataflow id="254" from="p_str1" to="StgValue_36" fromId="183" toId="36">
</dataflow>
<dataflow id="255" from="StgValue_177" to="StgValue_36" fromId="177" toId="36">
</dataflow>
<dataflow id="257" from="StgValue_256" to="StgValue_36" fromId="256" toId="36">
</dataflow>
<dataflow id="259" from="p_str4" to="StgValue_36" fromId="258" toId="36">
</dataflow>
<dataflow id="261" from="p_str5" to="StgValue_36" fromId="260" toId="36">
</dataflow>
<dataflow id="262" from="p_str1" to="StgValue_36" fromId="183" toId="36">
</dataflow>
<dataflow id="263" from="StgValue_256" to="StgValue_36" fromId="256" toId="36">
</dataflow>
<dataflow id="264" from="StgValue_256" to="StgValue_36" fromId="256" toId="36">
</dataflow>
<dataflow id="266" from="StgValue_265" to="StgValue_36" fromId="265" toId="36">
</dataflow>
<dataflow id="267" from="StgValue_265" to="StgValue_36" fromId="265" toId="36">
</dataflow>
<dataflow id="268" from="p_str1" to="StgValue_36" fromId="183" toId="36">
</dataflow>
<dataflow id="269" from="p_str1" to="StgValue_36" fromId="183" toId="36">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecInterface" to="StgValue_37" fromId="175" toId="37">
</dataflow>
<dataflow id="271" from="saMaster" to="StgValue_37" fromId="149" toId="37">
</dataflow>
<dataflow id="273" from="mode" to="StgValue_37" fromId="272" toId="37">
</dataflow>
<dataflow id="274" from="StgValue_177" to="StgValue_37" fromId="177" toId="37">
</dataflow>
<dataflow id="275" from="StgValue_177" to="StgValue_37" fromId="177" toId="37">
</dataflow>
<dataflow id="276" from="p_str1" to="StgValue_37" fromId="183" toId="37">
</dataflow>
<dataflow id="277" from="StgValue_177" to="StgValue_37" fromId="177" toId="37">
</dataflow>
<dataflow id="278" from="StgValue_256" to="StgValue_37" fromId="256" toId="37">
</dataflow>
<dataflow id="280" from="bundle" to="StgValue_37" fromId="279" toId="37">
</dataflow>
<dataflow id="281" from="p_str5" to="StgValue_37" fromId="260" toId="37">
</dataflow>
<dataflow id="282" from="p_str1" to="StgValue_37" fromId="183" toId="37">
</dataflow>
<dataflow id="283" from="StgValue_256" to="StgValue_37" fromId="256" toId="37">
</dataflow>
<dataflow id="284" from="StgValue_256" to="StgValue_37" fromId="256" toId="37">
</dataflow>
<dataflow id="285" from="StgValue_265" to="StgValue_37" fromId="265" toId="37">
</dataflow>
<dataflow id="286" from="StgValue_265" to="StgValue_37" fromId="265" toId="37">
</dataflow>
<dataflow id="287" from="p_str1" to="StgValue_37" fromId="183" toId="37">
</dataflow>
<dataflow id="288" from="p_str1" to="StgValue_37" fromId="183" toId="37">
</dataflow>
<dataflow id="290" from="_ssdm_op_Write.s_axilite.volatile.i32P" to="StgValue_38" fromId="289" toId="38">
</dataflow>
<dataflow id="291" from="hls_check" to="StgValue_38" fromId="147" toId="38">
</dataflow>
<dataflow id="293" from="StgValue_292" to="StgValue_38" fromId="292" toId="38">
</dataflow>
<dataflow id="295" from="_ssdm_op_Read.s_axilite.volatile.i32P" to="start_signal_read" fromId="294" toId="40">
</dataflow>
<dataflow id="296" from="start_signal" to="start_signal_read" fromId="146" toId="40">
</dataflow>
<dataflow id="297" from="start_signal_read" to="tmp" fromId="40" toId="41">
</dataflow>
<dataflow id="299" from="StgValue_298" to="tmp" fromId="298" toId="41">
</dataflow>
<dataflow id="300" from="tmp" to="StgValue_42" fromId="41" toId="42">
</dataflow>
<dataflow id="301" from="_ssdm_op_Write.s_axilite.volatile.i32P" to="StgValue_43" fromId="289" toId="43">
</dataflow>
<dataflow id="302" from="hls_check" to="StgValue_43" fromId="147" toId="43">
</dataflow>
<dataflow id="304" from="StgValue_303" to="StgValue_43" fromId="303" toId="43">
</dataflow>
<dataflow id="305" from="StgValue_256" to="res_check" fromId="256" toId="45">
</dataflow>
<dataflow id="306" from="_ssdm_op_Read.s_axilite.volatile.i32P" to="run_cnt" fromId="294" toId="46">
</dataflow>
<dataflow id="307" from="num" to="run_cnt" fromId="148" toId="46">
</dataflow>
<dataflow id="309" from="StgValue_308" to="StgValue_47" fromId="308" toId="47">
</dataflow>
<dataflow id="310" from="res_check" to="StgValue_47" fromId="45" toId="47">
</dataflow>
<dataflow id="312" from="StgValue_311" to="j" fromId="311" toId="49">
<condition id="105">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="313" from="StgValue_48" to="j" fromId="48" toId="49">
</dataflow>
<dataflow id="314" from="j_1" to="j" fromId="52" toId="49">
<BackEdge/>
<condition id="106">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="315" from="StgValue_97" to="j" fromId="97" toId="49">
<BackEdge/>
</dataflow>
<dataflow id="316" from="j" to="j_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="317" from="j_cast" to="tmp_1" fromId="50" toId="51">
</dataflow>
<dataflow id="318" from="run_cnt" to="tmp_1" fromId="46" toId="51">
</dataflow>
<dataflow id="319" from="j" to="j_1" fromId="49" toId="52">
</dataflow>
<dataflow id="321" from="StgValue_320" to="j_1" fromId="320" toId="52">
</dataflow>
<dataflow id="322" from="tmp_1" to="StgValue_53" fromId="51" toId="53">
</dataflow>
<dataflow id="323" from="res_check" to="res_check_load" fromId="45" toId="55">
</dataflow>
<dataflow id="324" from="res_check_load" to="StgValue_56" fromId="55" toId="56">
</dataflow>
<dataflow id="325" from="_ssdm_op_Write.s_axilite.volatile.i32P" to="StgValue_57" fromId="289" toId="57">
</dataflow>
<dataflow id="326" from="start_signal" to="StgValue_57" fromId="146" toId="57">
</dataflow>
<dataflow id="328" from="StgValue_327" to="StgValue_57" fromId="327" toId="57">
</dataflow>
<dataflow id="329" from="_ssdm_op_Write.s_axilite.volatile.i32P" to="StgValue_59" fromId="289" toId="59">
</dataflow>
<dataflow id="330" from="start_signal" to="StgValue_59" fromId="146" toId="59">
</dataflow>
<dataflow id="332" from="StgValue_331" to="StgValue_59" fromId="331" toId="59">
</dataflow>
<dataflow id="333" from="i" to="i_1" fromId="66" toId="62">
<BackEdge/>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="334" from="StgValue_86" to="i_1" fromId="86" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="336" from="StgValue_335" to="i_1" fromId="335" toId="62">
<condition id="108">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="337" from="StgValue_54" to="i_1" fromId="54" toId="62">
</dataflow>
<dataflow id="338" from="i_1" to="i_1_cast2" fromId="62" toId="63">
</dataflow>
<dataflow id="339" from="i_1" to="exitcond1" fromId="62" toId="64">
</dataflow>
<dataflow id="341" from="StgValue_340" to="exitcond1" fromId="340" toId="64">
</dataflow>
<dataflow id="343" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="342" toId="65">
</dataflow>
<dataflow id="345" from="StgValue_344" to="empty" fromId="344" toId="65">
</dataflow>
<dataflow id="346" from="StgValue_344" to="empty" fromId="344" toId="65">
</dataflow>
<dataflow id="347" from="StgValue_344" to="empty" fromId="344" toId="65">
</dataflow>
<dataflow id="348" from="i_1" to="i" fromId="62" toId="66">
</dataflow>
<dataflow id="350" from="StgValue_349" to="i" fromId="349" toId="66">
</dataflow>
<dataflow id="351" from="exitcond1" to="StgValue_67" fromId="64" toId="67">
</dataflow>
<dataflow id="352" from="i_1" to="tmp_4" fromId="62" toId="68">
</dataflow>
<dataflow id="353" from="addr_bram" to="addr_bram_addr" fromId="150" toId="69">
</dataflow>
<dataflow id="355" from="StgValue_354" to="addr_bram_addr" fromId="354" toId="69">
</dataflow>
<dataflow id="356" from="tmp_4" to="addr_bram_addr" fromId="68" toId="69">
</dataflow>
<dataflow id="357" from="addr_bram_addr" to="addr_bram_load" fromId="69" toId="70">
</dataflow>
<dataflow id="358" from="i_1_cast2" to="tmp_2" fromId="63" toId="72">
</dataflow>
<dataflow id="359" from="j_cast" to="tmp_2" fromId="50" toId="72">
</dataflow>
<dataflow id="360" from="addr_bram_addr" to="addr_bram_load" fromId="69" toId="73">
</dataflow>
<dataflow id="361" from="addr_bram_load" to="tmp_5_cast" fromId="73" toId="74">
</dataflow>
<dataflow id="362" from="tmp_5_cast" to="saMaster2_sum" fromId="74" toId="75">
</dataflow>
<dataflow id="363" from="tmp_10_cast" to="saMaster2_sum" fromId="26" toId="75">
</dataflow>
<dataflow id="364" from="saMaster2_sum" to="saMaster2_sum_cast" fromId="75" toId="76">
</dataflow>
<dataflow id="365" from="gmem" to="gmem_addr" fromId="145" toId="77">
</dataflow>
<dataflow id="366" from="saMaster2_sum_cast" to="gmem_addr" fromId="76" toId="77">
</dataflow>
<dataflow id="368" from="_ssdm_op_WriteReq.m_axi.i64P" to="gmem_addr_req" fromId="367" toId="78">
</dataflow>
<dataflow id="369" from="gmem_addr" to="gmem_addr_req" fromId="77" toId="78">
</dataflow>
<dataflow id="370" from="StgValue_256" to="gmem_addr_req" fromId="256" toId="78">
</dataflow>
<dataflow id="371" from="tmp_2" to="tmp_3" fromId="72" toId="79">
</dataflow>
<dataflow id="373" from="_ssdm_op_Write.m_axi.i64P" to="StgValue_80" fromId="372" toId="80">
</dataflow>
<dataflow id="374" from="gmem_addr" to="StgValue_80" fromId="77" toId="80">
</dataflow>
<dataflow id="375" from="tmp_3" to="StgValue_80" fromId="79" toId="80">
</dataflow>
<dataflow id="377" from="StgValue_376" to="StgValue_80" fromId="376" toId="80">
</dataflow>
<dataflow id="379" from="_ssdm_op_WriteResp.m_axi.i64P" to="gmem_addr_resp" fromId="378" toId="81">
</dataflow>
<dataflow id="380" from="gmem_addr" to="gmem_addr_resp" fromId="77" toId="81">
</dataflow>
<dataflow id="381" from="_ssdm_op_WriteResp.m_axi.i64P" to="gmem_addr_resp" fromId="378" toId="82">
</dataflow>
<dataflow id="382" from="gmem_addr" to="gmem_addr_resp" fromId="77" toId="82">
</dataflow>
<dataflow id="383" from="_ssdm_op_WriteResp.m_axi.i64P" to="gmem_addr_resp" fromId="378" toId="83">
</dataflow>
<dataflow id="384" from="gmem_addr" to="gmem_addr_resp" fromId="77" toId="83">
</dataflow>
<dataflow id="385" from="_ssdm_op_WriteResp.m_axi.i64P" to="gmem_addr_resp" fromId="378" toId="84">
</dataflow>
<dataflow id="386" from="gmem_addr" to="gmem_addr_resp" fromId="77" toId="84">
</dataflow>
<dataflow id="387" from="_ssdm_op_WriteResp.m_axi.i64P" to="gmem_addr_resp" fromId="378" toId="85">
</dataflow>
<dataflow id="388" from="gmem_addr" to="gmem_addr_resp" fromId="77" toId="85">
</dataflow>
<dataflow id="389" from="i_3" to="i_2" fromId="91" toId="87">
<BackEdge/>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="390" from="StgValue_116" to="i_2" fromId="116" toId="87">
<BackEdge/>
</dataflow>
<dataflow id="391" from="StgValue_335" to="i_2" fromId="335" toId="87">
<condition id="110">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="392" from="StgValue_71" to="i_2" fromId="71" toId="87">
</dataflow>
<dataflow id="393" from="i_2" to="i_2_cast1" fromId="87" toId="88">
</dataflow>
<dataflow id="394" from="i_2" to="exitcond" fromId="87" toId="89">
</dataflow>
<dataflow id="395" from="StgValue_340" to="exitcond" fromId="340" toId="89">
</dataflow>
<dataflow id="396" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="342" toId="90">
</dataflow>
<dataflow id="397" from="StgValue_344" to="empty_5" fromId="344" toId="90">
</dataflow>
<dataflow id="398" from="StgValue_344" to="empty_5" fromId="344" toId="90">
</dataflow>
<dataflow id="399" from="StgValue_344" to="empty_5" fromId="344" toId="90">
</dataflow>
<dataflow id="400" from="i_2" to="i_3" fromId="87" toId="91">
</dataflow>
<dataflow id="401" from="StgValue_349" to="i_3" fromId="349" toId="91">
</dataflow>
<dataflow id="402" from="exitcond" to="StgValue_92" fromId="89" toId="92">
</dataflow>
<dataflow id="403" from="i_2" to="tmp_8" fromId="87" toId="93">
</dataflow>
<dataflow id="404" from="addr_bram" to="addr_bram_addr_1" fromId="150" toId="94">
</dataflow>
<dataflow id="405" from="StgValue_354" to="addr_bram_addr_1" fromId="354" toId="94">
</dataflow>
<dataflow id="406" from="tmp_8" to="addr_bram_addr_1" fromId="93" toId="94">
</dataflow>
<dataflow id="407" from="addr_bram_addr_1" to="addr_bram_load_1" fromId="94" toId="95">
</dataflow>
<dataflow id="408" from="i_2_cast1" to="tmp_s" fromId="88" toId="96">
</dataflow>
<dataflow id="409" from="j_cast" to="tmp_s" fromId="50" toId="96">
</dataflow>
<dataflow id="410" from="addr_bram_addr_1" to="addr_bram_load_1" fromId="94" toId="98">
</dataflow>
<dataflow id="411" from="addr_bram_load_1" to="tmp_9_cast" fromId="98" toId="99">
</dataflow>
<dataflow id="412" from="tmp_9_cast" to="saMaster2_sum3" fromId="99" toId="100">
</dataflow>
<dataflow id="413" from="tmp_10_cast" to="saMaster2_sum3" fromId="26" toId="100">
</dataflow>
<dataflow id="414" from="saMaster2_sum3" to="saMaster2_sum3_cast" fromId="100" toId="101">
</dataflow>
<dataflow id="415" from="gmem" to="gmem_addr_1" fromId="145" toId="102">
</dataflow>
<dataflow id="416" from="saMaster2_sum3_cast" to="gmem_addr_1" fromId="101" toId="102">
</dataflow>
<dataflow id="418" from="_ssdm_op_ReadReq.m_axi.i64P" to="gmem_load_req" fromId="417" toId="103">
</dataflow>
<dataflow id="419" from="gmem_addr_1" to="gmem_load_req" fromId="102" toId="103">
</dataflow>
<dataflow id="420" from="StgValue_256" to="gmem_load_req" fromId="256" toId="103">
</dataflow>
<dataflow id="421" from="_ssdm_op_ReadReq.m_axi.i64P" to="gmem_load_req" fromId="417" toId="104">
</dataflow>
<dataflow id="422" from="gmem_addr_1" to="gmem_load_req" fromId="102" toId="104">
</dataflow>
<dataflow id="423" from="StgValue_256" to="gmem_load_req" fromId="256" toId="104">
</dataflow>
<dataflow id="424" from="_ssdm_op_ReadReq.m_axi.i64P" to="gmem_load_req" fromId="417" toId="105">
</dataflow>
<dataflow id="425" from="gmem_addr_1" to="gmem_load_req" fromId="102" toId="105">
</dataflow>
<dataflow id="426" from="StgValue_256" to="gmem_load_req" fromId="256" toId="105">
</dataflow>
<dataflow id="427" from="_ssdm_op_ReadReq.m_axi.i64P" to="gmem_load_req" fromId="417" toId="106">
</dataflow>
<dataflow id="428" from="gmem_addr_1" to="gmem_load_req" fromId="102" toId="106">
</dataflow>
<dataflow id="429" from="StgValue_256" to="gmem_load_req" fromId="256" toId="106">
</dataflow>
<dataflow id="430" from="_ssdm_op_ReadReq.m_axi.i64P" to="gmem_load_req" fromId="417" toId="107">
</dataflow>
<dataflow id="431" from="gmem_addr_1" to="gmem_load_req" fromId="102" toId="107">
</dataflow>
<dataflow id="432" from="StgValue_256" to="gmem_load_req" fromId="256" toId="107">
</dataflow>
<dataflow id="433" from="_ssdm_op_ReadReq.m_axi.i64P" to="gmem_load_req" fromId="417" toId="108">
</dataflow>
<dataflow id="434" from="gmem_addr_1" to="gmem_load_req" fromId="102" toId="108">
</dataflow>
<dataflow id="435" from="StgValue_256" to="gmem_load_req" fromId="256" toId="108">
</dataflow>
<dataflow id="436" from="_ssdm_op_ReadReq.m_axi.i64P" to="gmem_load_req" fromId="417" toId="109">
</dataflow>
<dataflow id="437" from="gmem_addr_1" to="gmem_load_req" fromId="102" toId="109">
</dataflow>
<dataflow id="438" from="StgValue_256" to="gmem_load_req" fromId="256" toId="109">
</dataflow>
<dataflow id="440" from="_ssdm_op_Read.m_axi.i64P" to="gmem_addr_1_read" fromId="439" toId="110">
</dataflow>
<dataflow id="441" from="gmem_addr_1" to="gmem_addr_1_read" fromId="102" toId="110">
</dataflow>
<dataflow id="442" from="res_check" to="res_check_load_1" fromId="45" toId="111">
</dataflow>
<dataflow id="443" from="tmp_s" to="tmp_6" fromId="96" toId="112">
</dataflow>
<dataflow id="444" from="gmem_addr_1_read" to="tmp_7" fromId="110" toId="113">
</dataflow>
<dataflow id="445" from="tmp_6" to="tmp_7" fromId="112" toId="113">
</dataflow>
<dataflow id="446" from="tmp_7" to="res_check_1" fromId="113" toId="114">
</dataflow>
<dataflow id="447" from="res_check_load_1" to="res_check_1" fromId="111" toId="114">
</dataflow>
<dataflow id="448" from="res_check_1" to="StgValue_115" fromId="114" toId="115">
</dataflow>
<dataflow id="449" from="res_check" to="StgValue_115" fromId="45" toId="115">
</dataflow>
<dataflow id="450" from="tmp" to="StgValue_2" fromId="41" toId="2">
</dataflow>
<dataflow id="451" from="tmp_1" to="StgValue_3" fromId="51" toId="3">
</dataflow>
<dataflow id="452" from="res_check_load" to="StgValue_3" fromId="55" toId="3">
</dataflow>
<dataflow id="453" from="exitcond1" to="StgValue_4" fromId="64" toId="4">
</dataflow>
<dataflow id="454" from="exitcond" to="StgValue_13" fromId="89" toId="13">
</dataflow>
</dataflows>


</stg>
