

================================================================
== Vitis HLS Report for 'uppol2'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.917 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%plt2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %plt2" [data/benchmarks/adpcm/adpcm.c:569]   --->   Operation 3 'read' 'plt2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%plt1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %plt1" [data/benchmarks/adpcm/adpcm.c:569]   --->   Operation 4 'read' 'plt1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%plt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %plt" [data/benchmarks/adpcm/adpcm.c:569]   --->   Operation 5 'read' 'plt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i32 %plt_read" [data/benchmarks/adpcm/adpcm.c:570]   --->   Operation 6 'sext' 'sext_ln570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln570_1 = sext i32 %plt1_read" [data/benchmarks/adpcm/adpcm.c:570]   --->   Operation 7 'sext' 'sext_ln570_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.17ns)   --->   "%mul_ln570 = mul i64 %sext_ln570_1, i64 %sext_ln570" [data/benchmarks/adpcm/adpcm.c:570]   --->   Operation 8 'mul' 'mul_ln570' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570, i32 63" [data/benchmarks/adpcm/adpcm.c:570]   --->   Operation 9 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln574 = sext i32 %plt2_read" [data/benchmarks/adpcm/adpcm.c:574]   --->   Operation 10 'sext' 'sext_ln574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.17ns)   --->   "%mul_ln574 = mul i64 %sext_ln574, i64 %sext_ln570" [data/benchmarks/adpcm/adpcm.c:574]   --->   Operation 11 'mul' 'mul_ln574' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574, i32 63" [data/benchmarks/adpcm/adpcm.c:574]   --->   Operation 12 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:19]   --->   Operation 13 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%al2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %al2" [data/benchmarks/adpcm/adpcm.c:569]   --->   Operation 14 'read' 'al2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%al1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %al1" [data/benchmarks/adpcm/adpcm.c:569]   --->   Operation 15 'read' 'al1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %al1_read, i2 0" [data/benchmarks/adpcm/adpcm.c:569]   --->   Operation 16 'bitconcatenate' 'wd2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln566 = sext i18 %wd2" [data/benchmarks/adpcm/adpcm.c:566]   --->   Operation 17 'sext' 'sext_ln566' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.79ns)   --->   "%sub_ln571 = sub i19 0, i19 %sext_ln566" [data/benchmarks/adpcm/adpcm.c:571]   --->   Operation 18 'sub' 'sub_ln571' <Predicate = (!tmp_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %al1_read, i32 5, i32 15" [data/benchmarks/adpcm/adpcm.c:572]   --->   Operation 19 'partselect' 'tmp' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln572 = sext i11 %tmp" [data/benchmarks/adpcm/adpcm.c:572]   --->   Operation 20 'sext' 'sext_ln572' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571, i32 7, i32 18" [data/benchmarks/adpcm/adpcm.c:572]   --->   Operation 21 'partselect' 'tmp_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.29ns)   --->   "%select_ln570 = select i1 %tmp_2, i12 %sext_ln572, i12 %tmp_1" [data/benchmarks/adpcm/adpcm.c:570]   --->   Operation 22 'select' 'select_ln570' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln574_1 = sext i12 %select_ln570" [data/benchmarks/adpcm/adpcm.c:574]   --->   Operation 23 'sext' 'sext_ln574_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln580 = sext i15 %al2_read" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 24 'sext' 'sext_ln580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %al2_read, i7 0" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln580_1 = sext i22 %shl_ln" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 26 'sext' 'sext_ln580_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.82ns)   --->   "%sub_ln580 = sub i23 %sext_ln580_1, i23 %sext_ln580" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 27 'sub' 'sub_ln580' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 28 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln580_2 = sext i16 %trunc_ln1" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 29 'sext' 'sext_ln580_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.30ns)   --->   "%select_ln580 = select i1 %tmp_3, i17 130944, i17 128" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 30 'select' 'select_ln580' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln580 = add i17 %sext_ln580_2, i17 %select_ln580" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 31 'add' 'add_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%apl2 = add i17 %add_ln580, i17 %sext_ln574_1" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 32 'add' 'apl2' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln583 = icmp_sgt  i17 %apl2, i17 12288" [data/benchmarks/adpcm/adpcm.c:583]   --->   Operation 33 'icmp' 'icmp_ln583' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.26ns)   --->   "%apl2_1 = select i1 %icmp_ln583, i17 12288, i17 %apl2" [data/benchmarks/adpcm/adpcm.c:583]   --->   Operation 34 'select' 'apl2_1' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln567 = trunc i17 %apl2_1" [data/benchmarks/adpcm/adpcm.c:567]   --->   Operation 35 'trunc' 'trunc_ln567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln585 = icmp_slt  i17 %apl2_1, i17 118784" [data/benchmarks/adpcm/adpcm.c:585]   --->   Operation 36 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.29ns)   --->   "%apl2_2 = select i1 %icmp_ln585, i15 20480, i15 %trunc_ln567" [data/benchmarks/adpcm/adpcm.c:585]   --->   Operation 37 'select' 'apl2_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln588 = ret i15 %apl2_2" [data/benchmarks/adpcm/adpcm.c:588]   --->   Operation 38 'ret' 'ret_ln588' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.170ns
The critical path consists of the following:
	wire read operation ('plt1_read', data/benchmarks/adpcm/adpcm.c:569) on port 'plt1' (data/benchmarks/adpcm/adpcm.c:569) [8]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln570', data/benchmarks/adpcm/adpcm.c:570) [16]  (3.170 ns)

 <State 2>: 3.917ns
The critical path consists of the following:
	wire read operation ('al1_read', data/benchmarks/adpcm/adpcm.c:569) on port 'al1' (data/benchmarks/adpcm/adpcm.c:569) [11]  (0.000 ns)
	'sub' operation 19 bit ('sub_ln571', data/benchmarks/adpcm/adpcm.c:571) [18]  (0.797 ns)
	'select' operation 12 bit ('select_ln570', data/benchmarks/adpcm/adpcm.c:570) [22]  (0.299 ns)
	'add' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:580) [35]  (0.678 ns)
	'icmp' operation 1 bit ('icmp_ln583', data/benchmarks/adpcm/adpcm.c:583) [36]  (0.791 ns)
	'select' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:583) [37]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln585', data/benchmarks/adpcm/adpcm.c:585) [39]  (0.791 ns)
	'select' operation 15 bit ('apl2', data/benchmarks/adpcm/adpcm.c:585) [40]  (0.292 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
