{
  "module_name": "amdgpu_amdkfd_gfx_v9.h",
  "hash_id": "33bdb9c6048552e095708720b7971f3858df5a8a098ef73e11f12e48fadf5da6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v9.h",
  "human_readable_source": " \n\nvoid kgd_gfx_v9_program_sh_mem_settings(struct amdgpu_device *adev, uint32_t vmid,\n\t\tuint32_t sh_mem_config,\n\t\tuint32_t sh_mem_ape1_base, uint32_t sh_mem_ape1_limit,\n\t\tuint32_t sh_mem_bases, uint32_t inst);\nint kgd_gfx_v9_set_pasid_vmid_mapping(struct amdgpu_device *adev, u32 pasid,\n\t\tunsigned int vmid, uint32_t inst);\nint kgd_gfx_v9_init_interrupts(struct amdgpu_device *adev, uint32_t pipe_id,\n\t\t\t\tuint32_t inst);\nint kgd_gfx_v9_hqd_load(struct amdgpu_device *adev, void *mqd, uint32_t pipe_id,\n\t\t\tuint32_t queue_id, uint32_t __user *wptr,\n\t\t\tuint32_t wptr_shift, uint32_t wptr_mask,\n\t\t\tstruct mm_struct *mm, uint32_t inst);\nint kgd_gfx_v9_hiq_mqd_load(struct amdgpu_device *adev, void *mqd,\n\t\t\t    uint32_t pipe_id, uint32_t queue_id,\n\t\t\t    uint32_t doorbell_off, uint32_t inst);\nint kgd_gfx_v9_hqd_dump(struct amdgpu_device *adev,\n\t\t\tuint32_t pipe_id, uint32_t queue_id,\n\t\t\tuint32_t (**dump)[2], uint32_t *n_regs, uint32_t inst);\nbool kgd_gfx_v9_hqd_is_occupied(struct amdgpu_device *adev,\n\t\t\tuint64_t queue_address, uint32_t pipe_id,\n\t\t\tuint32_t queue_id, uint32_t inst);\nint kgd_gfx_v9_hqd_destroy(struct amdgpu_device *adev, void *mqd,\n\t\t\t\tenum kfd_preempt_type reset_type,\n\t\t\t\tunsigned int utimeout, uint32_t pipe_id,\n\t\t\t\tuint32_t queue_id, uint32_t inst);\nint kgd_gfx_v9_wave_control_execute(struct amdgpu_device *adev,\n\t\t\t\t\tuint32_t gfx_index_val,\n\t\t\t\t\tuint32_t sq_cmd, uint32_t inst);\nbool kgd_gfx_v9_get_atc_vmid_pasid_mapping_info(struct amdgpu_device *adev,\n\t\t\t\t\tuint8_t vmid, uint16_t *p_pasid);\nvoid kgd_gfx_v9_set_vm_context_page_table_base(struct amdgpu_device *adev,\n\t\t\tuint32_t vmid, uint64_t page_table_base);\nvoid kgd_gfx_v9_get_cu_occupancy(struct amdgpu_device *adev, int pasid,\n\t\tint *pasid_wave_cnt, int *max_waves_per_cu, uint32_t inst);\nvoid kgd_gfx_v9_program_trap_handler_settings(struct amdgpu_device *adev,\n\t\tuint32_t vmid, uint64_t tba_addr, uint64_t tma_addr,\n\t\tuint32_t inst);\nvoid kgd_gfx_v9_acquire_queue(struct amdgpu_device *adev, uint32_t pipe_id,\n\t\t\t\tuint32_t queue_id, uint32_t inst);\nuint64_t kgd_gfx_v9_get_queue_mask(struct amdgpu_device *adev,\n\t\t\t\tuint32_t pipe_id, uint32_t queue_id);\nvoid kgd_gfx_v9_release_queue(struct amdgpu_device *adev, uint32_t inst);\nvoid kgd_gfx_v9_set_wave_launch_stall(struct amdgpu_device *adev,\n\t\t\t\t\tuint32_t vmid,\n\t\t\t\t\tbool stall);\nuint32_t kgd_gfx_v9_enable_debug_trap(struct amdgpu_device *adev,\n\t\t\t\t      bool restore_dbg_registers,\n\t\t\t\t      uint32_t vmid);\nuint32_t kgd_gfx_v9_disable_debug_trap(struct amdgpu_device *adev,\n\t\t\t\t\tbool keep_trap_enabled,\n\t\t\t\t\tuint32_t vmid);\nint kgd_gfx_v9_validate_trap_override_request(struct amdgpu_device *adev,\n\t\t\t\t\t     uint32_t trap_override,\n\t\t\t\t\t     uint32_t *trap_mask_supported);\nuint32_t kgd_gfx_v9_set_wave_launch_mode(struct amdgpu_device *adev,\n\t\t\t\t\tuint8_t wave_launch_mode,\n\t\t\t\t\tuint32_t vmid);\nuint32_t kgd_gfx_v9_set_wave_launch_trap_override(struct amdgpu_device *adev,\n\t\t\t\t\t     uint32_t vmid,\n\t\t\t\t\t     uint32_t trap_override,\n\t\t\t\t\t     uint32_t trap_mask_bits,\n\t\t\t\t\t     uint32_t trap_mask_request,\n\t\t\t\t\t     uint32_t *trap_mask_prev,\n\t\t\t\t\t     uint32_t kfd_dbg_trap_cntl_prev);\nuint32_t kgd_gfx_v9_set_address_watch(struct amdgpu_device *adev,\n\t\t\t\t\tuint64_t watch_address,\n\t\t\t\t\tuint32_t watch_address_mask,\n\t\t\t\t\tuint32_t watch_id,\n\t\t\t\t\tuint32_t watch_mode,\n\t\t\t\t\tuint32_t debug_vmid,\n\t\t\t\t\tuint32_t inst);\nuint32_t kgd_gfx_v9_clear_address_watch(struct amdgpu_device *adev,\n\t\t\t\t\tuint32_t watch_id);\nvoid kgd_gfx_v9_get_iq_wait_times(struct amdgpu_device *adev,\n\t\t\t\tuint32_t *wait_times,\n\t\t\t\tuint32_t inst);\nvoid kgd_gfx_v9_build_grace_period_packet_info(struct amdgpu_device *adev,\n\t\t\t\t\t       uint32_t wait_times,\n\t\t\t\t\t       uint32_t grace_period,\n\t\t\t\t\t       uint32_t *reg_offset,\n\t\t\t\t\t       uint32_t *reg_data);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}