

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Sun Sep 14 14:42:56 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F1519
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,merge=1,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 07/09/2023 GMT
    11                           ; 
    12                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F1519 Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0008                     bsr             equ	8
    45     0005                     fsr0h           equ	5
    46     0004                     fsr0l           equ	4
    47     0007                     fsr1h           equ	7
    48     0006                     fsr1l           equ	6
    49     0000                     indf            equ	0
    50     0000                     indf0           equ	0
    51     0001                     indf1           equ	1
    52     000B                     intcon          equ	11
    53     0002                     pc              equ	2
    54     0002                     pcl             equ	2
    55     000A                     pclath          equ	10
    56     0003                     status          equ	3
    57     0009                     wreg            equ	9
    58     0000                     INDF0           equ	0	;# 
    59     0001                     INDF1           equ	1	;# 
    60     0002                     PCL             equ	2	;# 
    61     0003                     STATUS          equ	3	;# 
    62     0004                     FSR0L           equ	4	;# 
    63     0005                     FSR0H           equ	5	;# 
    64     0006                     FSR1L           equ	6	;# 
    65     0007                     FSR1H           equ	7	;# 
    66     0008                     BSR             equ	8	;# 
    67     0009                     WREG            equ	9	;# 
    68     000A                     PCLATH          equ	10	;# 
    69     000B                     INTCON          equ	11	;# 
    70     000C                     PORTA           equ	12	;# 
    71     000D                     PORTB           equ	13	;# 
    72     000E                     PORTC           equ	14	;# 
    73     000F                     PORTD           equ	15	;# 
    74     0010                     PORTE           equ	16	;# 
    75     0011                     PIR1            equ	17	;# 
    76     0012                     PIR2            equ	18	;# 
    77     0015                     TMR0            equ	21	;# 
    78     0016                     TMR1            equ	22	;# 
    79     0016                     TMR1L           equ	22	;# 
    80     0017                     TMR1H           equ	23	;# 
    81     0018                     T1CON           equ	24	;# 
    82     0019                     T1GCON          equ	25	;# 
    83     001A                     TMR2            equ	26	;# 
    84     001B                     PR2             equ	27	;# 
    85     001C                     T2CON           equ	28	;# 
    86     008C                     TRISA           equ	140	;# 
    87     008D                     TRISB           equ	141	;# 
    88     008E                     TRISC           equ	142	;# 
    89     008F                     TRISD           equ	143	;# 
    90     0090                     TRISE           equ	144	;# 
    91     0091                     PIE1            equ	145	;# 
    92     0092                     PIE2            equ	146	;# 
    93     0095                     OPTION_REG      equ	149	;# 
    94     0096                     PCON            equ	150	;# 
    95     0097                     WDTCON          equ	151	;# 
    96     0099                     OSCCON          equ	153	;# 
    97     009A                     OSCSTAT         equ	154	;# 
    98     009B                     ADRES           equ	155	;# 
    99     009B                     ADRESL          equ	155	;# 
   100     009C                     ADRESH          equ	156	;# 
   101     009D                     ADCON0          equ	157	;# 
   102     009E                     ADCON1          equ	158	;# 
   103     010C                     LATA            equ	268	;# 
   104     010D                     LATB            equ	269	;# 
   105     010E                     LATC            equ	270	;# 
   106     010F                     LATD            equ	271	;# 
   107     0110                     LATE            equ	272	;# 
   108     0116                     BORCON          equ	278	;# 
   109     0117                     FVRCON          equ	279	;# 
   110     011D                     APFCON          equ	285	;# 
   111     018C                     ANSELA          equ	396	;# 
   112     018D                     ANSELB          equ	397	;# 
   113     018E                     ANSELC          equ	398	;# 
   114     018F                     ANSELD          equ	399	;# 
   115     0190                     ANSELE          equ	400	;# 
   116     0191                     PMADR           equ	401	;# 
   117     0191                     PMADRL          equ	401	;# 
   118     0192                     PMADRH          equ	402	;# 
   119     0193                     PMDAT           equ	403	;# 
   120     0193                     PMDATL          equ	403	;# 
   121     0194                     PMDATH          equ	404	;# 
   122     0195                     PMCON1          equ	405	;# 
   123     0196                     PMCON2          equ	406	;# 
   124     0197                     VREGCON         equ	407	;# 
   125     0199                     RCREG           equ	409	;# 
   126     019A                     TXREG           equ	410	;# 
   127     019B                     SP1BRG          equ	411	;# 
   128     019B                     SP1BRGL         equ	411	;# 
   129     019B                     SPBRG           equ	411	;# 
   130     019B                     SPBRGL          equ	411	;# 
   131     019C                     SP1BRGH         equ	412	;# 
   132     019C                     SPBRGH          equ	412	;# 
   133     019D                     RCSTA           equ	413	;# 
   134     019E                     TXSTA           equ	414	;# 
   135     019F                     BAUDCON         equ	415	;# 
   136     020D                     WPUB            equ	525	;# 
   137     0210                     WPUE            equ	528	;# 
   138     0211                     SSPBUF          equ	529	;# 
   139     0211                     SSP1BUF         equ	529	;# 
   140     0212                     SSPADD          equ	530	;# 
   141     0212                     SSP1ADD         equ	530	;# 
   142     0213                     SSPMSK          equ	531	;# 
   143     0213                     SSP1MSK         equ	531	;# 
   144     0214                     SSPSTAT         equ	532	;# 
   145     0214                     SSP1STAT        equ	532	;# 
   146     0215                     SSPCON1         equ	533	;# 
   147     0215                     SSPCON          equ	533	;# 
   148     0215                     SSP1CON1        equ	533	;# 
   149     0216                     SSPCON2         equ	534	;# 
   150     0216                     SSP1CON2        equ	534	;# 
   151     0217                     SSPCON3         equ	535	;# 
   152     0217                     SSP1CON3        equ	535	;# 
   153     0291                     CCPR1           equ	657	;# 
   154     0291                     CCPR1L          equ	657	;# 
   155     0292                     CCPR1H          equ	658	;# 
   156     0293                     CCP1CON         equ	659	;# 
   157     0298                     CCPR2           equ	664	;# 
   158     0298                     CCPR2L          equ	664	;# 
   159     0299                     CCPR2H          equ	665	;# 
   160     029A                     CCP2CON         equ	666	;# 
   161     0394                     IOCBP           equ	916	;# 
   162     0395                     IOCBN           equ	917	;# 
   163     0396                     IOCBF           equ	918	;# 
   164     0FE4                     STATUS_SHAD     equ	4068	;# 
   165     0FE5                     WREG_SHAD       equ	4069	;# 
   166     0FE6                     BSR_SHAD        equ	4070	;# 
   167     0FE7                     PCLATH_SHAD     equ	4071	;# 
   168     0FE8                     FSR0L_SHAD      equ	4072	;# 
   169     0FE9                     FSR0H_SHAD      equ	4073	;# 
   170     0FEA                     FSR1L_SHAD      equ	4074	;# 
   171     0FEB                     FSR1H_SHAD      equ	4075	;# 
   172     0FED                     STKPTR          equ	4077	;# 
   173     0FEE                     TOSL            equ	4078	;# 
   174     0FEF                     TOSH            equ	4079	;# 
   175     008C                     _TRISAbits      set	140
   176     010C                     _LATAbits       set	268
   177     018C                     _ANSELAbits     set	396
   178                           
   179                           	psect	cinit
   180     07FD                     start_initialization:	
   181                           ; #config settings
   182                           
   183     07FD                     __initialization:
   184     07FD                     end_of_initialization:	
   185                           ;End of C runtime variable initialization code
   186                           
   187     07FD                     __end_of__initialization:
   188     07FD  0020               	movlb	0
   189     07FE  3187  2FE5         	ljmp	_main	;jump to C main() function
   190                           
   191                           	psect	cstackCOMMON
   192     0070                     __pcstackCOMMON:
   193     0070                     ?_main:
   194     0070                     ??_main:	
   195                           ; 1 bytes @ 0x0
   196                           
   197                           
   198                           ; 1 bytes @ 0x0
   199     0070                     	ds	1
   200                           
   201                           	psect	maintext
   202     07E5                     __pmaintext:	
   203 ;;
   204 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   205 ;;
   206 ;; *************** function _main *****************
   207 ;; Defined at:
   208 ;;		line 30 in file "newmain.c"
   209 ;; Parameters:    Size  Location     Type
   210 ;;		None
   211 ;; Auto vars:     Size  Location     Type
   212 ;;		None
   213 ;; Return value:  Size  Location     Type
   214 ;;                  1    wreg      void 
   215 ;; Registers used:
   216 ;;		wreg
   217 ;; Tracked objects:
   218 ;;		On entry : B1F/0
   219 ;;		On exit  : 0/0
   220 ;;		Unchanged: 0/0
   221 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
   222 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   223 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   224 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   225 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   226 ;;Total ram usage:        1 bytes
   227 ;; This function calls:
   228 ;;		Nothing
   229 ;; This function is called by:
   230 ;;		Startup code after reset
   231 ;; This function uses a non-reentrant model
   232 ;;
   233                           
   234     07E5                     _main:	
   235                           ;psect for function _main
   236                           
   237     07E5                     l539:	
   238                           ;incstack = 0
   239                           ; Regs used in _main: [wreg]
   240                           
   241                           
   242                           ;newmain.c: 31:     ANSELAbits.ANSA0=0;
   243     07E5  0023               	movlb	3	; select bank3
   244     07E6  100C               	bcf	12,0	;volatile
   245                           
   246                           ;newmain.c: 32:     TRISAbits.TRISA0=0;
   247     07E7  0021               	movlb	1	; select bank1
   248     07E8  100C               	bcf	12,0	;volatile
   249                           
   250                           ;newmain.c: 34:     {;newmain.c: 35:         LATAbits.LATA0=1;
   251     07E9  0022               	movlb	2	; select bank2
   252     07EA  140C               	bsf	12,0	;volatile
   253     07EB                     l541:
   254                           
   255                           ;newmain.c: 36:         _delay((unsigned long)((100)*(4000000/4000.0)));
   256     07EB  3082               	movlw	130
   257     07EC  00F0               	movwf	??_main
   258     07ED  30DE               	movlw	222
   259     07EE                     u17:
   260     07EE  0B89               	decfsz	9,f
   261     07EF  2FEE               	goto	u17
   262     07F0  0BF0               	decfsz	??_main,f
   263     07F1  2FEE               	goto	u17
   264     07F2                     l543:
   265                           
   266                           ;newmain.c: 37:         LATAbits.LATA0=0;
   267     07F2  0022               	movlb	2	; select bank2
   268     07F3  100C               	bcf	12,0	;volatile
   269                           
   270                           ;newmain.c: 38:         _delay((unsigned long)((100)*(4000000/4000.0)));
   271     07F4  3082               	movlw	130
   272     07F5  00F0               	movwf	??_main
   273     07F6  30DE               	movlw	222
   274     07F7                     u27:
   275     07F7  0B89               	decfsz	9,f
   276     07F8  2FF7               	goto	u27
   277     07F9  0BF0               	decfsz	??_main,f
   278     07FA  2FF7               	goto	u27
   279     07FB                     l13:
   280     07FB  3180  2802         	ljmp	start
   281     07FD                     __end_of_main:
   282     0003                     ___latbits      equ	3
   283     007E                     btemp           set	126	;btemp
   284     007E                     wtemp0          set	126
   285                           
   286                           	psect	config
   287                           
   288                           ;Config register CONFIG1 @ 0x8007
   289                           ;	Oscillator Selection
   290                           ;	FOSC = INTOSC, INTOSC oscillator: I/O function on CLKIN pin
   291                           ;	Watchdog Timer Enable
   292                           ;	WDTE = OFF, WDT disabled
   293                           ;	Power-up Timer Enable
   294                           ;	PWRTE = OFF, PWRT disabled
   295                           ;	MCLR Pin Function Select
   296                           ;	MCLRE = ON, MCLR/VPP pin function is MCLR
   297                           ;	Flash Program Memory Code Protection
   298                           ;	CP = OFF, Program memory code protection is disabled
   299                           ;	Brown-out Reset Enable
   300                           ;	BOREN = OFF, Brown-out Reset disabled
   301                           ;	Clock Out Enable
   302                           ;	CLKOUTEN = OFF, CLKOUT function is disabled. I/O or oscillator function on the CLKOUT 
      +                          pin
   303                           ;	Internal/External Switchover
   304                           ;	IESO = OFF, Internal/External Switchover mode is disabled
   305                           ;	Fail-Safe Clock Monitor Enable
   306                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   307     8007                     	org	32775
   308     8007  09E4               	dw	2532
   309                           
   310                           ;Config register CONFIG2 @ 0x8008
   311                           ;	Flash Memory Self-Write Protection
   312                           ;	WRT = OFF, Write protection off
   313                           ;	Voltage Regulator Capacitor Enable bit
   314                           ;	VCAPEN = OFF, VCAP pin function disabled
   315                           ;	Stack Overflow/Underflow Reset Enable
   316                           ;	STVREN = ON, Stack Overflow or Underflow will cause a Reset
   317                           ;	Brown-out Reset Voltage Selection
   318                           ;	BORV = LO, Brown-out Reset Voltage (Vbor), low trip point selected.
   319                           ;	Low-Power Brown Out Reset
   320                           ;	LPBOR = OFF, Low-Power BOR is disabled
   321                           ;	Low-Voltage Programming Enable
   322                           ;	LVP = ON, Low-voltage programming enabled
   323     8008                     	org	32776
   324     8008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  32
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      1       1
    BANK0            80      0       0
    BANK1            80      0       0
    BANK2            80      0       0
    BANK3            80      0       0
    BANK4            80      0       0
    BANK5            80      0       0
    BANK6            80      0       0
    BANK7            80      0       0
    BANK8            80      0       0
    BANK9            80      0       0
    BANK10           80      0       0
    BANK11           80      0       0
    BANK12           48      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMMON     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK2            80      0       0      0.0%
BITBANK3            80      0       0      0.0%
BITBANK4            80      0       0      0.0%
BITBANK5            80      0       0      0.0%
BITBANK6            80      0       0      0.0%
BITBANK7            80      0       0      0.0%
BITBANK8            80      0       0      0.0%
BITBANK9            80      0       0      0.0%
BITBANK10           80      0       0      0.0%
BITBANK11           80      0       0      0.0%
BITBANK12           48      0       0      0.0%
BIGRAM            1008      0       0      0.0%
COMMON              14      1       1      7.1%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK2               80      0       0      0.0%
BANK3               80      0       0      0.0%
BANK4               80      0       0      0.0%
BANK5               80      0       0      0.0%
BANK6               80      0       0      0.0%
BANK7               80      0       0      0.0%
BANK8               80      0       0      0.0%
BANK9               80      0       0      0.0%
BANK10              80      0       0      0.0%
BANK11              80      0       0      0.0%
BANK12              48      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       1      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Sun Sep 14 14:42:56 2025

                     l13 07FB                       u17 07EE                       u27 07F7  
                    l541 07EB                      l543 07F2                      l539 07E5  
                    wreg 0009                     _main 07E5                     btemp 007E  
                   start 0002                    ?_main 0070                    wtemp0 007E  
        __initialization 07FD             __end_of_main 07FD                   ??_main 0070  
__end_of__initialization 07FD           __pcstackCOMMON 0070               __pmaintext 07E5  
   end_of_initialization 07FD                _TRISAbits 008C      start_initialization 07FD  
              ___latbits 0003                 _LATAbits 010C               _ANSELAbits 018C  
