Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/V/Vivado-2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3045efebb63945fcb340d00b565651ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot T01_HelloWorldTb_behav xil_defaultlib.T01_HelloWorldTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling architecture sim of entity xil_defaultlib.t01_helloworldtb
Built simulation snapshot T01_HelloWorldTb_behav
