// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _quantize_activation_HH_
#define _quantize_activation_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_udiv_40ns_40neOg.h"

namespace ap_rtl {

struct quantize_activation : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > input_0_V_address0;
    sc_out< sc_logic > input_0_V_ce0;
    sc_in< sc_lv<40> > input_0_V_q0;
    sc_out< sc_lv<5> > input_0_V_address1;
    sc_out< sc_logic > input_0_V_ce1;
    sc_in< sc_lv<40> > input_0_V_q1;
    sc_out< sc_lv<3> > output_states_0_0_V_address0;
    sc_out< sc_logic > output_states_0_0_V_ce0;
    sc_out< sc_logic > output_states_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_1_0_V_address0;
    sc_out< sc_logic > output_states_1_0_V_ce0;
    sc_out< sc_logic > output_states_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_2_0_V_address0;
    sc_out< sc_logic > output_states_2_0_V_ce0;
    sc_out< sc_logic > output_states_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_3_0_V_address0;
    sc_out< sc_logic > output_states_3_0_V_ce0;
    sc_out< sc_logic > output_states_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_3_0_V_d0;
    sc_out< sc_lv<40> > ap_return;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<40> > ap_var_for_const0;


    // Module declarations
    quantize_activation(sc_module_name name);
    SC_HAS_PROCESS(quantize_activation);

    ~quantize_activation();

    sc_trace_file* mVcdFile;

    dut_udiv_40ns_40neOg<1,44,40,40,40>* dut_udiv_40ns_40neOg_U10;
    sc_signal< sc_lv<54> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<40> > reg_251;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<40> > reg_256;
    sc_signal< sc_lv<40> > grp_fu_243_p3;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln87_fu_261_p2;
    sc_signal< sc_lv<5> > add_ln87_fu_272_p2;
    sc_signal< sc_lv<5> > add_ln87_reg_912;
    sc_signal< sc_lv<40> > p_Val2_15_reg_917;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<40> > p_Val2_16_fu_289_p3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<40> > grp_fu_278_p2;
    sc_signal< sc_lv<40> > udiv_ln1148_reg_928;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<56> > zext_ln94_fu_296_p1;
    sc_signal< sc_lv<56> > zext_ln94_reg_932;
    sc_signal< sc_lv<3> > add_ln94_fu_306_p2;
    sc_signal< sc_lv<3> > add_ln94_reg_943;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<5> > shl_ln_fu_312_p3;
    sc_signal< sc_lv<5> > shl_ln_reg_948;
    sc_signal< sc_lv<1> > icmp_ln94_fu_300_p2;
    sc_signal< sc_lv<40> > p_Val2_9_reg_974;
    sc_signal< sc_lv<40> > p_Val2_17_reg_980;
    sc_signal< sc_lv<24> > select_ln850_fu_454_p3;
    sc_signal< sc_lv<24> > select_ln850_reg_986;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<17> > tmp_76_reg_992;
    sc_signal< sc_lv<24> > select_ln850_1_fu_532_p3;
    sc_signal< sc_lv<24> > select_ln850_1_reg_997;
    sc_signal< sc_lv<17> > tmp_78_reg_1003;
    sc_signal< sc_lv<40> > p_Val2_18_reg_1008;
    sc_signal< sc_lv<40> > p_Val2_19_reg_1014;
    sc_signal< sc_lv<8> > select_ln887_1_fu_615_p3;
    sc_signal< sc_lv<8> > select_ln887_1_reg_1020;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<8> > select_ln887_3_fu_650_p3;
    sc_signal< sc_lv<8> > select_ln887_3_reg_1025;
    sc_signal< sc_lv<24> > select_ln850_2_fu_718_p3;
    sc_signal< sc_lv<24> > select_ln850_2_reg_1030;
    sc_signal< sc_lv<17> > tmp_80_reg_1036;
    sc_signal< sc_lv<24> > select_ln850_3_fu_796_p3;
    sc_signal< sc_lv<24> > select_ln850_3_reg_1041;
    sc_signal< sc_lv<17> > tmp_82_reg_1047;
    sc_signal< sc_lv<40> > max_val_V_0_0_reg_196;
    sc_signal< sc_lv<5> > j_0_0_reg_206;
    sc_signal< sc_lv<3> > jo_0_0_reg_217;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<64> > zext_ln88_fu_267_p1;
    sc_signal< sc_lv<64> > zext_ln98_fu_320_p1;
    sc_signal< sc_lv<64> > zext_ln98_1_fu_331_p1;
    sc_signal< sc_lv<64> > zext_ln98_2_fu_341_p1;
    sc_signal< sc_lv<64> > zext_ln98_3_fu_351_p1;
    sc_signal< sc_lv<64> > zext_ln100_fu_814_p1;
    sc_signal< sc_lv<1> > grp_fu_229_p3;
    sc_signal< sc_lv<40> > grp_fu_237_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_284_p2;
    sc_signal< sc_lv<5> > or_ln98_fu_325_p2;
    sc_signal< sc_lv<5> > or_ln98_1_fu_336_p2;
    sc_signal< sc_lv<5> > or_ln98_2_fu_346_p2;
    sc_signal< sc_lv<40> > mul_ln1118_fu_360_p0;
    sc_signal< sc_lv<40> > mul_ln1118_fu_360_p1;
    sc_signal< sc_lv<56> > mul_ln1118_fu_360_p2;
    sc_signal< sc_lv<40> > mul_ln1118_1_fu_379_p0;
    sc_signal< sc_lv<40> > mul_ln1118_1_fu_379_p1;
    sc_signal< sc_lv<56> > mul_ln1118_1_fu_379_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_26_fu_394_p2;
    sc_signal< sc_lv<40> > select_ln67_fu_399_p3;
    sc_signal< sc_lv<40> > add_ln67_fu_407_p2;
    sc_signal< sc_lv<16> > trunc_ln851_fu_430_p1;
    sc_signal< sc_lv<24> > p_Result_s_fu_412_p4;
    sc_signal< sc_lv<1> > icmp_ln851_fu_434_p2;
    sc_signal< sc_lv<24> > add_ln700_fu_440_p2;
    sc_signal< sc_lv<1> > tmp_75_fu_422_p3;
    sc_signal< sc_lv<24> > select_ln851_fu_446_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_27_fu_472_p2;
    sc_signal< sc_lv<40> > select_ln67_1_fu_477_p3;
    sc_signal< sc_lv<40> > add_ln67_1_fu_485_p2;
    sc_signal< sc_lv<16> > trunc_ln851_1_fu_508_p1;
    sc_signal< sc_lv<24> > p_Result_0_0_1_fu_490_p4;
    sc_signal< sc_lv<1> > icmp_ln851_1_fu_512_p2;
    sc_signal< sc_lv<24> > add_ln700_1_fu_518_p2;
    sc_signal< sc_lv<1> > tmp_77_fu_500_p3;
    sc_signal< sc_lv<24> > select_ln851_1_fu_524_p3;
    sc_signal< sc_lv<40> > mul_ln1118_2_fu_554_p0;
    sc_signal< sc_lv<40> > mul_ln1118_2_fu_554_p1;
    sc_signal< sc_lv<56> > mul_ln1118_2_fu_554_p2;
    sc_signal< sc_lv<40> > mul_ln1118_3_fu_573_p0;
    sc_signal< sc_lv<40> > mul_ln1118_3_fu_573_p1;
    sc_signal< sc_lv<56> > mul_ln1118_3_fu_573_p2;
    sc_signal< sc_lv<1> > icmp_ln887_fu_588_p2;
    sc_signal< sc_lv<1> > icmp_ln895_fu_593_p2;
    sc_signal< sc_lv<1> > or_ln887_fu_609_p2;
    sc_signal< sc_lv<8> > select_ln887_fu_601_p3;
    sc_signal< sc_lv<8> > trunc_ln99_fu_598_p1;
    sc_signal< sc_lv<1> > icmp_ln887_1_fu_623_p2;
    sc_signal< sc_lv<1> > icmp_ln895_1_fu_628_p2;
    sc_signal< sc_lv<1> > or_ln887_1_fu_644_p2;
    sc_signal< sc_lv<8> > select_ln887_2_fu_636_p3;
    sc_signal< sc_lv<8> > trunc_ln99_1_fu_633_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_28_fu_658_p2;
    sc_signal< sc_lv<40> > select_ln67_2_fu_663_p3;
    sc_signal< sc_lv<40> > add_ln67_2_fu_671_p2;
    sc_signal< sc_lv<16> > trunc_ln851_2_fu_694_p1;
    sc_signal< sc_lv<24> > p_Result_0_0_2_fu_676_p4;
    sc_signal< sc_lv<1> > icmp_ln851_2_fu_698_p2;
    sc_signal< sc_lv<24> > add_ln700_2_fu_704_p2;
    sc_signal< sc_lv<1> > tmp_79_fu_686_p3;
    sc_signal< sc_lv<24> > select_ln851_2_fu_710_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_29_fu_736_p2;
    sc_signal< sc_lv<40> > select_ln67_3_fu_741_p3;
    sc_signal< sc_lv<40> > add_ln67_3_fu_749_p2;
    sc_signal< sc_lv<16> > trunc_ln851_3_fu_772_p1;
    sc_signal< sc_lv<24> > p_Result_0_0_3_fu_754_p4;
    sc_signal< sc_lv<1> > icmp_ln851_3_fu_776_p2;
    sc_signal< sc_lv<24> > add_ln700_3_fu_782_p2;
    sc_signal< sc_lv<1> > tmp_81_fu_764_p3;
    sc_signal< sc_lv<24> > select_ln851_3_fu_788_p3;
    sc_signal< sc_lv<1> > icmp_ln887_2_fu_822_p2;
    sc_signal< sc_lv<1> > icmp_ln895_2_fu_827_p2;
    sc_signal< sc_lv<1> > or_ln887_2_fu_843_p2;
    sc_signal< sc_lv<8> > select_ln887_4_fu_835_p3;
    sc_signal< sc_lv<8> > trunc_ln99_2_fu_832_p1;
    sc_signal< sc_lv<1> > icmp_ln887_3_fu_858_p2;
    sc_signal< sc_lv<1> > icmp_ln895_3_fu_863_p2;
    sc_signal< sc_lv<1> > or_ln887_3_fu_879_p2;
    sc_signal< sc_lv<8> > select_ln887_6_fu_871_p3;
    sc_signal< sc_lv<8> > trunc_ln99_3_fu_868_p1;
    sc_signal< sc_logic > grp_fu_278_ap_start;
    sc_signal< sc_logic > grp_fu_278_ap_done;
    sc_signal< sc_lv<54> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<54> ap_ST_fsm_state1;
    static const sc_lv<54> ap_ST_fsm_state2;
    static const sc_lv<54> ap_ST_fsm_state3;
    static const sc_lv<54> ap_ST_fsm_state4;
    static const sc_lv<54> ap_ST_fsm_state5;
    static const sc_lv<54> ap_ST_fsm_state6;
    static const sc_lv<54> ap_ST_fsm_state7;
    static const sc_lv<54> ap_ST_fsm_state8;
    static const sc_lv<54> ap_ST_fsm_state9;
    static const sc_lv<54> ap_ST_fsm_state10;
    static const sc_lv<54> ap_ST_fsm_state11;
    static const sc_lv<54> ap_ST_fsm_state12;
    static const sc_lv<54> ap_ST_fsm_state13;
    static const sc_lv<54> ap_ST_fsm_state14;
    static const sc_lv<54> ap_ST_fsm_state15;
    static const sc_lv<54> ap_ST_fsm_state16;
    static const sc_lv<54> ap_ST_fsm_state17;
    static const sc_lv<54> ap_ST_fsm_state18;
    static const sc_lv<54> ap_ST_fsm_state19;
    static const sc_lv<54> ap_ST_fsm_state20;
    static const sc_lv<54> ap_ST_fsm_state21;
    static const sc_lv<54> ap_ST_fsm_state22;
    static const sc_lv<54> ap_ST_fsm_state23;
    static const sc_lv<54> ap_ST_fsm_state24;
    static const sc_lv<54> ap_ST_fsm_state25;
    static const sc_lv<54> ap_ST_fsm_state26;
    static const sc_lv<54> ap_ST_fsm_state27;
    static const sc_lv<54> ap_ST_fsm_state28;
    static const sc_lv<54> ap_ST_fsm_state29;
    static const sc_lv<54> ap_ST_fsm_state30;
    static const sc_lv<54> ap_ST_fsm_state31;
    static const sc_lv<54> ap_ST_fsm_state32;
    static const sc_lv<54> ap_ST_fsm_state33;
    static const sc_lv<54> ap_ST_fsm_state34;
    static const sc_lv<54> ap_ST_fsm_state35;
    static const sc_lv<54> ap_ST_fsm_state36;
    static const sc_lv<54> ap_ST_fsm_state37;
    static const sc_lv<54> ap_ST_fsm_state38;
    static const sc_lv<54> ap_ST_fsm_state39;
    static const sc_lv<54> ap_ST_fsm_state40;
    static const sc_lv<54> ap_ST_fsm_state41;
    static const sc_lv<54> ap_ST_fsm_state42;
    static const sc_lv<54> ap_ST_fsm_state43;
    static const sc_lv<54> ap_ST_fsm_state44;
    static const sc_lv<54> ap_ST_fsm_state45;
    static const sc_lv<54> ap_ST_fsm_state46;
    static const sc_lv<54> ap_ST_fsm_state47;
    static const sc_lv<54> ap_ST_fsm_state48;
    static const sc_lv<54> ap_ST_fsm_state49;
    static const sc_lv<54> ap_ST_fsm_state50;
    static const sc_lv<54> ap_ST_fsm_state51;
    static const sc_lv<54> ap_ST_fsm_state52;
    static const sc_lv<54> ap_ST_fsm_state53;
    static const sc_lv<54> ap_ST_fsm_state54;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<40> ap_const_lv40_7F00000000;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<40> ap_const_lv40_8000;
    static const sc_lv<40> ap_const_lv40_FFFFFF8000;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<24> ap_const_lv24_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<24> ap_const_lv24_FFFF80;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln67_1_fu_485_p2();
    void thread_add_ln67_2_fu_671_p2();
    void thread_add_ln67_3_fu_749_p2();
    void thread_add_ln67_fu_407_p2();
    void thread_add_ln700_1_fu_518_p2();
    void thread_add_ln700_2_fu_704_p2();
    void thread_add_ln700_3_fu_782_p2();
    void thread_add_ln700_fu_440_p2();
    void thread_add_ln87_fu_272_p2();
    void thread_add_ln94_fu_306_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_grp_fu_229_p3();
    void thread_grp_fu_237_p2();
    void thread_grp_fu_243_p3();
    void thread_grp_fu_278_ap_start();
    void thread_icmp_ln1494_26_fu_394_p2();
    void thread_icmp_ln1494_27_fu_472_p2();
    void thread_icmp_ln1494_28_fu_658_p2();
    void thread_icmp_ln1494_29_fu_736_p2();
    void thread_icmp_ln1494_fu_284_p2();
    void thread_icmp_ln851_1_fu_512_p2();
    void thread_icmp_ln851_2_fu_698_p2();
    void thread_icmp_ln851_3_fu_776_p2();
    void thread_icmp_ln851_fu_434_p2();
    void thread_icmp_ln87_fu_261_p2();
    void thread_icmp_ln887_1_fu_623_p2();
    void thread_icmp_ln887_2_fu_822_p2();
    void thread_icmp_ln887_3_fu_858_p2();
    void thread_icmp_ln887_fu_588_p2();
    void thread_icmp_ln895_1_fu_628_p2();
    void thread_icmp_ln895_2_fu_827_p2();
    void thread_icmp_ln895_3_fu_863_p2();
    void thread_icmp_ln895_fu_593_p2();
    void thread_icmp_ln94_fu_300_p2();
    void thread_input_0_V_address0();
    void thread_input_0_V_address1();
    void thread_input_0_V_ce0();
    void thread_input_0_V_ce1();
    void thread_mul_ln1118_1_fu_379_p0();
    void thread_mul_ln1118_1_fu_379_p1();
    void thread_mul_ln1118_1_fu_379_p2();
    void thread_mul_ln1118_2_fu_554_p0();
    void thread_mul_ln1118_2_fu_554_p1();
    void thread_mul_ln1118_2_fu_554_p2();
    void thread_mul_ln1118_3_fu_573_p0();
    void thread_mul_ln1118_3_fu_573_p1();
    void thread_mul_ln1118_3_fu_573_p2();
    void thread_mul_ln1118_fu_360_p0();
    void thread_mul_ln1118_fu_360_p1();
    void thread_mul_ln1118_fu_360_p2();
    void thread_or_ln887_1_fu_644_p2();
    void thread_or_ln887_2_fu_843_p2();
    void thread_or_ln887_3_fu_879_p2();
    void thread_or_ln887_fu_609_p2();
    void thread_or_ln98_1_fu_336_p2();
    void thread_or_ln98_2_fu_346_p2();
    void thread_or_ln98_fu_325_p2();
    void thread_output_states_0_0_V_address0();
    void thread_output_states_0_0_V_ce0();
    void thread_output_states_0_0_V_d0();
    void thread_output_states_0_0_V_we0();
    void thread_output_states_1_0_V_address0();
    void thread_output_states_1_0_V_ce0();
    void thread_output_states_1_0_V_d0();
    void thread_output_states_1_0_V_we0();
    void thread_output_states_2_0_V_address0();
    void thread_output_states_2_0_V_ce0();
    void thread_output_states_2_0_V_d0();
    void thread_output_states_2_0_V_we0();
    void thread_output_states_3_0_V_address0();
    void thread_output_states_3_0_V_ce0();
    void thread_output_states_3_0_V_d0();
    void thread_output_states_3_0_V_we0();
    void thread_p_Result_0_0_1_fu_490_p4();
    void thread_p_Result_0_0_2_fu_676_p4();
    void thread_p_Result_0_0_3_fu_754_p4();
    void thread_p_Result_s_fu_412_p4();
    void thread_p_Val2_16_fu_289_p3();
    void thread_select_ln67_1_fu_477_p3();
    void thread_select_ln67_2_fu_663_p3();
    void thread_select_ln67_3_fu_741_p3();
    void thread_select_ln67_fu_399_p3();
    void thread_select_ln850_1_fu_532_p3();
    void thread_select_ln850_2_fu_718_p3();
    void thread_select_ln850_3_fu_796_p3();
    void thread_select_ln850_fu_454_p3();
    void thread_select_ln851_1_fu_524_p3();
    void thread_select_ln851_2_fu_710_p3();
    void thread_select_ln851_3_fu_788_p3();
    void thread_select_ln851_fu_446_p3();
    void thread_select_ln887_1_fu_615_p3();
    void thread_select_ln887_2_fu_636_p3();
    void thread_select_ln887_3_fu_650_p3();
    void thread_select_ln887_4_fu_835_p3();
    void thread_select_ln887_6_fu_871_p3();
    void thread_select_ln887_fu_601_p3();
    void thread_shl_ln_fu_312_p3();
    void thread_tmp_75_fu_422_p3();
    void thread_tmp_77_fu_500_p3();
    void thread_tmp_79_fu_686_p3();
    void thread_tmp_81_fu_764_p3();
    void thread_trunc_ln851_1_fu_508_p1();
    void thread_trunc_ln851_2_fu_694_p1();
    void thread_trunc_ln851_3_fu_772_p1();
    void thread_trunc_ln851_fu_430_p1();
    void thread_trunc_ln99_1_fu_633_p1();
    void thread_trunc_ln99_2_fu_832_p1();
    void thread_trunc_ln99_3_fu_868_p1();
    void thread_trunc_ln99_fu_598_p1();
    void thread_zext_ln100_fu_814_p1();
    void thread_zext_ln88_fu_267_p1();
    void thread_zext_ln94_fu_296_p1();
    void thread_zext_ln98_1_fu_331_p1();
    void thread_zext_ln98_2_fu_341_p1();
    void thread_zext_ln98_3_fu_351_p1();
    void thread_zext_ln98_fu_320_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
