  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/alwayslatch_misc_inst.sv,43): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 1 input port was not connected:
xmelab: (./testcases/alwayslatch_misc_inst.sv,44): i_en

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
  assign o_a = u_I.z;
                   |
xmelab: *E,CUVUNF (./testcases/alwayslatch_misc_inst.sv,54|19): Hierarchical name component lookup failed for 'z' at 'tb.u_DUT'.
      u_I.z <= u_I.y;
          |
xmelab: *E,CUVUNF (./testcases/alwayslatch_misc_inst.sv,37|10): Hierarchical name component lookup failed for 'z' at 'tb.u_DUT.u_M2'.
      u_I.z <= u_I.y;
                   |
xmelab: *E,CUVUNF (./testcases/alwayslatch_misc_inst.sv,37|19): Hierarchical name component lookup failed for 'y' at 'tb.u_DUT.u_M2'.
      u_I.y <= u_I.x;
          |
xmelab: *E,CUVUNF (./testcases/alwayslatch_misc_inst.sv,20|10): Hierarchical name component lookup failed for 'y' at 'tb.u_DUT.u_M2.u_M1'.
FAILURE
