FIRRTL version 1.2.0
circuit DMATopAXI_AXIL_AXI :
  module AXI4LiteCSRAXI_AXIL_AXI : @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 10:7]
    input clock : Clock @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 10:7]
    input reset : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 10:7]
    input io_ctl_aw_awaddr : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    input io_ctl_aw_awprot : UInt<3> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    input io_ctl_aw_awvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    output io_ctl_aw_awready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    input io_ctl_w_wdata : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    input io_ctl_w_wstrb : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    input io_ctl_w_wvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    output io_ctl_w_wready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    output io_ctl_b_bresp : UInt<2> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    output io_ctl_b_bvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    input io_ctl_b_bready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    input io_ctl_ar_araddr : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    input io_ctl_ar_arprot : UInt<3> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    input io_ctl_ar_arvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    output io_ctl_ar_arready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    output io_ctl_r_rdata : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    output io_ctl_r_rresp : UInt<2> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    output io_ctl_r_rvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    input io_ctl_r_rready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    output io_bus_addr : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    output io_bus_dataOut : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    input io_bus_dataIn : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    output io_bus_write : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]
    output io_bus_read : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 12:14]

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 18:22]
    reg awready : UInt<1>, clock with :
      reset => (UInt<1>("h0"), awready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 20:24]
    reg wready : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 21:23]
    reg bvalid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), bvalid) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 22:23]
    reg arready : UInt<1>, clock with :
      reset => (UInt<1>("h0"), arready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 25:24]
    reg rvalid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rvalid) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 26:23]
    reg addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), addr) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 29:21]
    node _io_bus_read_T = and(io_ctl_r_rready, rvalid) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 43:34]
    node _io_bus_write_T = and(io_ctl_w_wvalid, wready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 44:35]
    node _T = eq(UInt<3>("h0"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _addr_T = bits(io_ctl_aw_awaddr, 5, 2) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 51:33]
    node _addr_T_1 = bits(io_ctl_ar_araddr, 5, 2) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 56:33]
    node _GEN_0 = mux(io_ctl_ar_arvalid, UInt<3>("h1"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 54:37 55:15 18:22]
    node _GEN_1 = mux(io_ctl_ar_arvalid, _addr_T_1, addr) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 54:37 56:14 29:21]
    node _GEN_2 = mux(io_ctl_ar_arvalid, UInt<1>("h1"), arready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 54:37 57:17 25:24]
    node _GEN_3 = mux(io_ctl_aw_awvalid, UInt<3>("h3"), _GEN_0) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 49:31 50:15]
    node _GEN_4 = mux(io_ctl_aw_awvalid, _addr_T, _GEN_1) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 49:31 51:14]
    node _GEN_5 = mux(io_ctl_aw_awvalid, UInt<1>("h1"), awready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 49:31 52:17 20:24]
    node _GEN_6 = mux(io_ctl_aw_awvalid, arready, _GEN_2) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 25:24 49:31]
    node _T_1 = eq(UInt<3>("h1"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _T_2 = and(io_ctl_ar_arvalid, arready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 61:30]
    node _GEN_7 = mux(_T_2, UInt<3>("h2"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 61:42 62:15 18:22]
    node _GEN_8 = mux(_T_2, UInt<1>("h0"), arready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 61:42 63:17 25:24]
    node _GEN_9 = mux(_T_2, UInt<1>("h1"), rvalid) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 61:42 64:16 26:23]
    node _T_3 = eq(UInt<3>("h2"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _T_4 = and(io_ctl_r_rready, rvalid) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 68:28]
    node _GEN_10 = mux(_T_4, UInt<3>("h0"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 68:39 69:15 18:22]
    node _GEN_11 = mux(_T_4, UInt<1>("h0"), rvalid) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 68:39 70:16 26:23]
    node _T_5 = eq(UInt<3>("h3"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _T_6 = and(io_ctl_aw_awvalid, awready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 74:30]
    node _GEN_12 = mux(_T_6, UInt<3>("h4"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 74:42 75:15 18:22]
    node _GEN_13 = mux(_T_6, UInt<1>("h0"), awready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 74:42 76:17 20:24]
    node _GEN_14 = mux(_T_6, UInt<1>("h1"), wready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 74:42 77:16 21:23]
    node _T_7 = eq(UInt<3>("h4"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _T_8 = and(io_ctl_w_wvalid, wready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 81:28]
    node _GEN_15 = mux(_T_8, UInt<3>("h5"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 81:39 82:15 18:22]
    node _GEN_16 = mux(_T_8, UInt<1>("h0"), wready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 81:39 83:16 21:23]
    node _GEN_17 = mux(_T_8, UInt<1>("h1"), bvalid) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 81:39 84:16 22:23]
    node _T_9 = eq(UInt<3>("h5"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _T_10 = and(io_ctl_b_bready, bvalid) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 88:28]
    node _GEN_18 = mux(_T_10, UInt<3>("h0"), state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 88:39 89:15 18:22]
    node _GEN_19 = mux(_T_10, UInt<1>("h0"), bvalid) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 88:39 90:16 22:23]
    node _GEN_20 = mux(_T_9, _GEN_18, state) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 18:22]
    node _GEN_21 = mux(_T_9, _GEN_19, bvalid) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 22:23]
    node _GEN_22 = mux(_T_7, _GEN_15, _GEN_20) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _GEN_23 = mux(_T_7, _GEN_16, wready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 21:23]
    node _GEN_24 = mux(_T_7, _GEN_17, _GEN_21) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _GEN_25 = mux(_T_5, _GEN_12, _GEN_22) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _GEN_26 = mux(_T_5, _GEN_13, awready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 20:24]
    node _GEN_27 = mux(_T_5, _GEN_14, _GEN_23) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _GEN_28 = mux(_T_5, bvalid, _GEN_24) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 22:23]
    node _GEN_29 = mux(_T_3, _GEN_10, _GEN_25) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _GEN_30 = mux(_T_3, _GEN_11, rvalid) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 26:23]
    node _GEN_31 = mux(_T_3, awready, _GEN_26) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 20:24]
    node _GEN_32 = mux(_T_3, wready, _GEN_27) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 21:23]
    node _GEN_33 = mux(_T_3, bvalid, _GEN_28) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 22:23]
    node _GEN_34 = mux(_T_1, _GEN_7, _GEN_29) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _GEN_35 = mux(_T_1, _GEN_8, arready) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 25:24]
    node _GEN_36 = mux(_T_1, _GEN_9, _GEN_30) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _GEN_37 = mux(_T_1, awready, _GEN_31) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 20:24]
    node _GEN_38 = mux(_T_1, wready, _GEN_32) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 21:23]
    node _GEN_39 = mux(_T_1, bvalid, _GEN_33) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 22:23]
    node _GEN_40 = mux(_T, _GEN_3, _GEN_34) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _GEN_41 = mux(_T, _GEN_4, addr) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 29:21]
    node _GEN_42 = mux(_T, _GEN_5, _GEN_37) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _GEN_43 = mux(_T, _GEN_6, _GEN_35) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17]
    node _GEN_44 = mux(_T, rvalid, _GEN_36) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 26:23]
    node _GEN_45 = mux(_T, wready, _GEN_38) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 21:23]
    node _GEN_46 = mux(_T, bvalid, _GEN_39) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 47:17 22:23]
    node bresp = UInt<2>("h0") @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 23:{23,23}]
    node rresp = UInt<2>("h0") @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 27:{23,23}]
    io_ctl_aw_awready <= awready @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 34:21]
    io_ctl_w_wready <= wready @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 35:19]
    io_ctl_b_bresp <= bresp @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 37:18]
    io_ctl_b_bvalid <= bvalid @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 36:19]
    io_ctl_ar_arready <= arready @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 39:21]
    io_ctl_r_rdata <= io_bus_dataIn @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 31:18]
    io_ctl_r_rresp <= rresp @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 41:18]
    io_ctl_r_rvalid <= rvalid @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 40:19]
    io_bus_addr <= bits(addr, 3, 0) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 45:15]
    io_bus_dataOut <= io_ctl_w_wdata @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 32:18]
    io_bus_write <= _io_bus_write_T @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 44:16]
    io_bus_read <= _io_bus_read_T @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 43:15]
    state <= mux(reset, UInt<3>("h0"), _GEN_40) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 18:{22,22}]
    awready <= mux(reset, UInt<1>("h0"), _GEN_42) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 20:{24,24}]
    wready <= mux(reset, UInt<1>("h0"), _GEN_45) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 21:{23,23}]
    bvalid <= mux(reset, UInt<1>("h0"), _GEN_46) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 22:{23,23}]
    arready <= mux(reset, UInt<1>("h0"), _GEN_43) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 25:{24,24}]
    rvalid <= mux(reset, UInt<1>("h0"), _GEN_44) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 26:{23,23}]
    addr <= mux(reset, UInt<32>("h0"), _GEN_41) @[src/main/scala/DMAController/Frontend/AXI4LiteCSR.scala 29:{21,21}]

  module AXI4ReaderAXI_AXIL_AXI : @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 10:7]
    input clock : Clock @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 10:7]
    input reset : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 10:7]
    output io_bus_aw_awid : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_aw_awaddr : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_aw_awlen : UInt<8> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_aw_awsize : UInt<3> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_aw_awburst : UInt<2> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_aw_awlock : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_aw_awcache : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_aw_awprot : UInt<3> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_aw_awqos : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_aw_awvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_bus_aw_awready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_w_wdata : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_w_wstrb : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_w_wlast : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_w_wvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_bus_w_wready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_bus_b_bid : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_bus_b_bresp : UInt<2> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_bus_b_bvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_b_bready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_ar_arid : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_ar_araddr : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_ar_arlen : UInt<8> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_ar_arsize : UInt<3> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_ar_arburst : UInt<2> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_ar_arlock : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_ar_arcache : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_ar_arprot : UInt<3> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_ar_arqos : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_ar_arvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_bus_ar_arready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_bus_r_rid : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_bus_r_rdata : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_bus_r_rresp : UInt<2> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_bus_r_rlast : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_bus_r_rvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_bus_r_rready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_dataIO_ready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_dataIO_valid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_dataIO_bits : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    output io_xfer_done : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_xfer_address : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_xfer_length : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_xfer_valid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]
    input io_xfer_first : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 12:14]

    reg state : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 22:22]
    reg done : UInt<1>, clock with :
      reset => (UInt<1>("h0"), done) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 24:21]
    reg enable : UInt<1>, clock with :
      reset => (UInt<1>("h0"), enable) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 25:23]
    reg last : UInt<1>, clock with :
      reset => (UInt<1>("h0"), last) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 26:21]
    reg araddr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), araddr) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 27:23]
    reg arlen : UInt<8>, clock with :
      reset => (UInt<1>("h0"), arlen) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 28:22]
    reg arvalid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), arvalid) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 29:24]
    node _ready_T = and(io_dataIO_ready, enable) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 32:40]
    node _valid_T = and(io_bus_r_rvalid, enable) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 33:40]
    node _T = eq(UInt<2>("h0"), state) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17]
    node _arlen_T = sub(io_xfer_length, UInt<1>("h1")) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 52:33]
    node _arlen_T_1 = tail(_arlen_T, 1) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 52:33]
    node _GEN_0 = mux(io_xfer_valid, UInt<2>("h1"), state) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 48:27 49:15 22:22]
    node _GEN_1 = mux(io_xfer_valid, UInt<1>("h1"), arvalid) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 48:27 50:17 29:24]
    node _GEN_2 = mux(io_xfer_valid, io_xfer_address, araddr) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 48:27 51:16 27:23]
    node _GEN_3 = mux(io_xfer_valid, _arlen_T_1, arlen) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 48:27 52:15 28:22]
    node _T_1 = eq(UInt<2>("h1"), state) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17]
    node _T_2 = and(arvalid, io_bus_ar_arready) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 56:20]
    node _GEN_4 = mux(_T_2, UInt<2>("h2"), state) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 56:42 57:15 22:22]
    node _GEN_5 = mux(_T_2, UInt<1>("h0"), arvalid) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 56:42 58:17 29:24]
    node _GEN_6 = mux(_T_2, UInt<1>("h1"), enable) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 56:42 59:16 25:23]
    node _T_3 = eq(UInt<2>("h2"), state) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17]
    node ready = _ready_T @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 32:{23,23}]
    node valid = _valid_T @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 33:{23,23}]
    node _T_4 = and(ready, valid) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 63:18]
    node _GEN_7 = mux(io_bus_r_rlast, UInt<2>("h3"), state) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 64:30 65:17 22:22]
    node _GEN_8 = mux(io_bus_r_rlast, UInt<1>("h0"), enable) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 64:30 66:18 25:23]
    node _GEN_9 = mux(_T_4, _GEN_7, state) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 22:22 63:28]
    node _GEN_10 = mux(_T_4, _GEN_8, enable) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 25:23 63:28]
    node _T_5 = eq(UInt<2>("h3"), state) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17]
    node _GEN_11 = mux(_T_5, UInt<1>("h1"), done) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17 71:12 24:21]
    node _GEN_12 = mux(_T_5, UInt<2>("h0"), state) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17 72:13 22:22]
    node _GEN_13 = mux(_T_3, _GEN_9, _GEN_12) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17]
    node _GEN_14 = mux(_T_3, _GEN_10, enable) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17 25:23]
    node _GEN_15 = mux(_T_3, done, _GEN_11) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17 24:21]
    node _GEN_16 = mux(_T_1, _GEN_4, _GEN_13) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17]
    node _GEN_17 = mux(_T_1, _GEN_5, arvalid) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17 29:24]
    node _GEN_18 = mux(_T_1, _GEN_6, _GEN_14) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17]
    node _GEN_19 = mux(_T_1, done, _GEN_15) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17 24:21]
    node _GEN_20 = mux(_T, UInt<1>("h0"), _GEN_19) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17 47:12]
    node _GEN_21 = mux(_T, _GEN_0, _GEN_16) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17]
    node _GEN_22 = mux(_T, _GEN_1, _GEN_17) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17]
    node _GEN_23 = mux(_T, _GEN_2, araddr) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17 27:23]
    node _GEN_24 = mux(_T, _GEN_3, arlen) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17 28:22]
    node _GEN_25 = mux(_T, enable, _GEN_18) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 45:17 25:23]
    node arsize = UInt<2>("h2") @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 30:{24,24}]
    node io_bus_aw_aw_awid = UInt<4>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 35:18 36:13]
    node io_bus_aw_aw_awaddr = UInt<32>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 35:18 37:15]
    node io_bus_aw_aw_awlen = UInt<8>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 35:18 38:14]
    node io_bus_aw_aw_awsize = UInt<3>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 35:18 39:15]
    node io_bus_aw_aw_awburst = UInt<2>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 35:18 40:16]
    node io_bus_aw_aw_awlock = UInt<1>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 35:18 41:15]
    node io_bus_aw_aw_awcache = UInt<4>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 35:18 42:16]
    node io_bus_aw_aw_awprot = UInt<3>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 35:18 43:15]
    node io_bus_aw_aw_awqos = UInt<4>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 35:18 44:14]
    node io_bus_aw_aw_awvalid = UInt<1>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 35:18 45:16]
    node io_bus_aw_aw_awready = io_bus_aw_awready @[src/main/scala/DMAController/Bus/AXI4.scala 35:18 src/main/scala/DMAController/Frontend/AXI4Reader.scala 35:13]
    node io_bus_w_w_wdata = UInt<32>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 68:17 69:13]
    node io_bus_w_w_wstrb = UInt<4>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 68:17 70:13]
    node io_bus_w_w_wlast = UInt<1>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 68:17 71:13]
    node io_bus_w_w_wvalid = UInt<1>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 68:17 72:14]
    node io_bus_w_w_wready = io_bus_w_wready @[src/main/scala/DMAController/Bus/AXI4.scala 68:17 src/main/scala/DMAController/Frontend/AXI4Reader.scala 36:12]
    node io_bus_b_b_bid = io_bus_b_bid @[src/main/scala/DMAController/Bus/AXI4.scala 91:17 src/main/scala/DMAController/Frontend/AXI4Reader.scala 37:12]
    node io_bus_b_b_bresp = io_bus_b_bresp @[src/main/scala/DMAController/Bus/AXI4.scala 91:17 src/main/scala/DMAController/Frontend/AXI4Reader.scala 37:12]
    node io_bus_b_b_bvalid = io_bus_b_bvalid @[src/main/scala/DMAController/Bus/AXI4.scala 91:17 src/main/scala/DMAController/Frontend/AXI4Reader.scala 37:12]
    node io_bus_b_b_bready = UInt<1>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 91:17 92:14]
    node io_bus_ar_ar_arid = UInt<4>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 113:18 114:13]
    node io_bus_ar_ar_araddr = araddr @[src/main/scala/DMAController/Bus/AXI4.scala 113:18 120:15]
    node io_bus_ar_ar_arlen = arlen @[src/main/scala/DMAController/Bus/AXI4.scala 113:18 121:14]
    node io_bus_ar_ar_arsize = pad(arsize, 3) @[src/main/scala/DMAController/Bus/AXI4.scala 113:18 122:15]
    node io_bus_ar_ar_arburst = UInt<2>("h1") @[src/main/scala/DMAController/Bus/AXI4.scala 113:18 115:16]
    node io_bus_ar_ar_arlock = UInt<1>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 113:18 116:15]
    node io_bus_ar_ar_arcache = UInt<4>("h2") @[src/main/scala/DMAController/Bus/AXI4.scala 113:18 117:16]
    node io_bus_ar_ar_arprot = UInt<3>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 113:18 118:15]
    node io_bus_ar_ar_arqos = UInt<4>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 113:18 119:14]
    node io_bus_ar_ar_arvalid = arvalid @[src/main/scala/DMAController/Bus/AXI4.scala 113:18 123:16]
    node io_bus_ar_ar_arready = io_bus_ar_arready @[src/main/scala/DMAController/Bus/AXI4.scala 113:18 src/main/scala/DMAController/Frontend/AXI4Reader.scala 38:13]
    node io_bus_r_r_rid = io_bus_r_rid @[src/main/scala/DMAController/Bus/AXI4.scala 153:17 src/main/scala/DMAController/Frontend/AXI4Reader.scala 39:12]
    node io_bus_r_r_rdata = io_bus_r_rdata @[src/main/scala/DMAController/Bus/AXI4.scala 153:17 src/main/scala/DMAController/Frontend/AXI4Reader.scala 39:12]
    node io_bus_r_r_rresp = io_bus_r_rresp @[src/main/scala/DMAController/Bus/AXI4.scala 153:17 src/main/scala/DMAController/Frontend/AXI4Reader.scala 39:12]
    node io_bus_r_r_rlast = io_bus_r_rlast @[src/main/scala/DMAController/Bus/AXI4.scala 153:17 src/main/scala/DMAController/Frontend/AXI4Reader.scala 39:12]
    node io_bus_r_r_rvalid = io_bus_r_rvalid @[src/main/scala/DMAController/Bus/AXI4.scala 153:17 src/main/scala/DMAController/Frontend/AXI4Reader.scala 39:12]
    node io_bus_r_r_rready = ready @[src/main/scala/DMAController/Bus/AXI4.scala 153:17 154:14]
    io_bus_aw_awid <= io_bus_aw_aw_awid @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 35:13]
    io_bus_aw_awaddr <= io_bus_aw_aw_awaddr @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 35:13]
    io_bus_aw_awlen <= io_bus_aw_aw_awlen @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 35:13]
    io_bus_aw_awsize <= io_bus_aw_aw_awsize @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 35:13]
    io_bus_aw_awburst <= io_bus_aw_aw_awburst @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 35:13]
    io_bus_aw_awlock <= io_bus_aw_aw_awlock @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 35:13]
    io_bus_aw_awcache <= io_bus_aw_aw_awcache @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 35:13]
    io_bus_aw_awprot <= io_bus_aw_aw_awprot @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 35:13]
    io_bus_aw_awqos <= io_bus_aw_aw_awqos @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 35:13]
    io_bus_aw_awvalid <= io_bus_aw_aw_awvalid @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 35:13]
    io_bus_w_wdata <= io_bus_w_w_wdata @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 36:12]
    io_bus_w_wstrb <= io_bus_w_w_wstrb @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 36:12]
    io_bus_w_wlast <= io_bus_w_w_wlast @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 36:12]
    io_bus_w_wvalid <= io_bus_w_w_wvalid @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 36:12]
    io_bus_b_bready <= io_bus_b_b_bready @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 37:12]
    io_bus_ar_arid <= io_bus_ar_ar_arid @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 38:13]
    io_bus_ar_araddr <= io_bus_ar_ar_araddr @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 38:13]
    io_bus_ar_arlen <= io_bus_ar_ar_arlen @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 38:13]
    io_bus_ar_arsize <= io_bus_ar_ar_arsize @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 38:13]
    io_bus_ar_arburst <= io_bus_ar_ar_arburst @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 38:13]
    io_bus_ar_arlock <= io_bus_ar_ar_arlock @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 38:13]
    io_bus_ar_arcache <= io_bus_ar_ar_arcache @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 38:13]
    io_bus_ar_arprot <= io_bus_ar_ar_arprot @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 38:13]
    io_bus_ar_arqos <= io_bus_ar_ar_arqos @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 38:13]
    io_bus_ar_arvalid <= io_bus_ar_ar_arvalid @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 38:13]
    io_bus_r_rready <= io_bus_r_r_rready @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 39:12]
    io_dataIO_valid <= valid @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 41:19]
    io_dataIO_bits <= io_bus_r_rdata @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 42:18]
    io_xfer_done <= done @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 43:16]
    state <= mux(reset, UInt<2>("h0"), _GEN_21) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 22:{22,22}]
    done <= mux(reset, UInt<1>("h0"), _GEN_20) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 24:{21,21}]
    enable <= mux(reset, UInt<1>("h0"), _GEN_25) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 25:{23,23}]
    last <= mux(reset, UInt<1>("h0"), last) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 26:{21,21,21}]
    araddr <= mux(reset, UInt<32>("h0"), _GEN_23) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 27:{23,23}]
    arlen <= bits(mux(reset, UInt<8>("h0"), _GEN_24), 7, 0) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 28:{22,22}]
    arvalid <= mux(reset, UInt<1>("h0"), _GEN_22) @[src/main/scala/DMAController/Frontend/AXI4Reader.scala 29:{24,24}]

  module AXI4WriterAXI_AXIL_AXI : @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 10:7]
    input clock : Clock @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 10:7]
    input reset : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 10:7]
    output io_bus_aw_awid : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_aw_awaddr : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_aw_awlen : UInt<8> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_aw_awsize : UInt<3> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_aw_awburst : UInt<2> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_aw_awlock : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_aw_awcache : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_aw_awprot : UInt<3> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_aw_awqos : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_aw_awvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_bus_aw_awready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_w_wdata : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_w_wstrb : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_w_wlast : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_w_wvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_bus_w_wready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_bus_b_bid : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_bus_b_bresp : UInt<2> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_bus_b_bvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_b_bready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_ar_arid : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_ar_araddr : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_ar_arlen : UInt<8> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_ar_arsize : UInt<3> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_ar_arburst : UInt<2> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_ar_arlock : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_ar_arcache : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_ar_arprot : UInt<3> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_ar_arqos : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_ar_arvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_bus_ar_arready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_bus_r_rid : UInt<4> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_bus_r_rdata : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_bus_r_rresp : UInt<2> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_bus_r_rlast : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_bus_r_rvalid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_bus_r_rready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_dataIO_ready : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_dataIO_valid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_dataIO_bits : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    output io_xfer_done : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_xfer_address : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_xfer_length : UInt<32> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_xfer_valid : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]
    input io_xfer_first : UInt<1> @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 12:14]

    reg dataState : UInt<2>, clock with :
      reset => (UInt<1>("h0"), dataState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 23:26]
    reg addrState : UInt<2>, clock with :
      reset => (UInt<1>("h0"), addrState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 24:26]
    reg done : UInt<1>, clock with :
      reset => (UInt<1>("h0"), done) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 26:21]
    reg enable : UInt<1>, clock with :
      reset => (UInt<1>("h0"), enable) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 27:23]
    reg length : UInt<32>, clock with :
      reset => (UInt<1>("h0"), length) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 29:23]
    reg awlen : UInt<32>, clock with :
      reset => (UInt<1>("h0"), awlen) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 30:22]
    reg awaddr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), awaddr) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 31:23]
    node _wstrb_T = not(UInt<4>("h0")) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 33:24]
    reg awvalid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), awvalid) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 35:24]
    reg bready : UInt<1>, clock with :
      reset => (UInt<1>("h0"), bready) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 36:23]
    node _ready_T = and(io_bus_w_wready, enable) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 38:40]
    node _valid_T = and(io_dataIO_valid, enable) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 39:40]
    node _last_T = eq(length, UInt<1>("h1")) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 51:18]
    node _T = eq(UInt<2>("h0"), dataState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21]
    node _GEN_0 = mux(io_xfer_valid, io_xfer_length, length) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 56:27 57:16 29:23]
    node _GEN_1 = mux(io_xfer_valid, UInt<2>("h1"), dataState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 56:27 58:19 23:26]
    node _GEN_2 = mux(io_xfer_valid, UInt<1>("h1"), enable) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 56:27 59:16 27:23]
    node _T_1 = eq(UInt<2>("h1"), dataState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21]
    node ready = _ready_T @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 38:{23,23}]
    node valid = _valid_T @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 39:{23,23}]
    node _T_2 = and(ready, valid) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 63:18]
    node _T_3 = gt(length, UInt<1>("h1")) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 64:21]
    node _length_T = sub(length, UInt<1>("h1")) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 65:28]
    node _length_T_1 = tail(_length_T, 1) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 65:28]
    node _GEN_3 = mux(_T_3, _length_T_1, length) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 64:28 65:18 29:23]
    node _GEN_4 = mux(_T_3, dataState, UInt<2>("h2")) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 23:26 64:28 67:21]
    node _GEN_5 = mux(_T_3, enable, UInt<1>("h0")) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 27:23 64:28 68:18]
    node _GEN_6 = mux(_T_3, bready, UInt<1>("h1")) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 36:23 64:28 69:18]
    node _GEN_7 = mux(_T_2, _GEN_3, length) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 29:23 63:28]
    node _GEN_8 = mux(_T_2, _GEN_4, dataState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 23:26 63:28]
    node _GEN_9 = mux(_T_2, _GEN_5, enable) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 27:23 63:28]
    node _GEN_10 = mux(_T_2, _GEN_6, bready) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 36:23 63:28]
    node _T_4 = eq(UInt<2>("h2"), dataState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21]
    node _T_5 = and(bready, io_bus_b_bvalid) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 74:19]
    node _GEN_11 = mux(_T_5, UInt<1>("h0"), bready) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 74:39 75:16 36:23]
    node _GEN_12 = mux(_T_5, UInt<2>("h3"), dataState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 74:39 76:19 23:26]
    node _T_6 = eq(UInt<2>("h3"), dataState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21]
    node _GEN_13 = mux(_T_6, UInt<1>("h1"), done) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21 80:12 26:21]
    node _GEN_14 = mux(_T_6, UInt<2>("h0"), dataState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21 81:17 23:26]
    node _GEN_15 = mux(_T_4, _GEN_11, bready) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21 36:23]
    node _GEN_16 = mux(_T_4, _GEN_12, _GEN_14) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21]
    node _GEN_17 = mux(_T_4, done, _GEN_13) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 26:21 53:21]
    node _GEN_18 = mux(_T_1, _GEN_7, length) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21 29:23]
    node _GEN_19 = mux(_T_1, _GEN_8, _GEN_16) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21]
    node _GEN_20 = mux(_T_1, _GEN_9, enable) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21 27:23]
    node _GEN_21 = mux(_T_1, _GEN_10, _GEN_15) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21]
    node _GEN_22 = mux(_T_1, done, _GEN_17) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 26:21 53:21]
    node _GEN_23 = mux(_T, UInt<1>("h0"), _GEN_22) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21 55:12]
    node _GEN_24 = mux(_T, _GEN_0, _GEN_18) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21]
    node _GEN_25 = mux(_T, _GEN_1, _GEN_19) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21]
    node _GEN_26 = mux(_T, _GEN_2, _GEN_20) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21]
    node _GEN_27 = mux(_T, bready, _GEN_21) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 53:21 36:23]
    node _T_7 = eq(UInt<2>("h0"), addrState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 85:21]
    node _awlen_T = sub(io_xfer_length, UInt<1>("h1")) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 89:33]
    node _awlen_T_1 = tail(_awlen_T, 1) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 89:33]
    node _GEN_28 = mux(io_xfer_valid, io_xfer_address, awaddr) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 87:27 88:16 31:23]
    node _GEN_29 = mux(io_xfer_valid, _awlen_T_1, awlen) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 87:27 89:15 30:22]
    node _GEN_30 = mux(io_xfer_valid, UInt<1>("h1"), awvalid) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 87:27 90:17 35:24]
    node _GEN_31 = mux(io_xfer_valid, UInt<2>("h1"), addrState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 87:27 91:19 24:26]
    node _T_8 = eq(UInt<2>("h1"), addrState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 85:21]
    node _T_9 = and(awvalid, io_bus_aw_awready) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 95:20]
    node _GEN_32 = mux(_T_9, UInt<2>("h2"), addrState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 95:42 96:19 24:26]
    node _GEN_33 = mux(_T_9, UInt<1>("h0"), awvalid) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 95:42 97:17 35:24]
    node _T_10 = eq(UInt<2>("h2"), addrState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 85:21]
    node _GEN_34 = mux(done, UInt<2>("h0"), addrState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 101:18 102:19 24:26]
    node _GEN_35 = mux(_T_10, _GEN_34, addrState) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 85:21 24:26]
    node _GEN_36 = mux(_T_8, _GEN_32, _GEN_35) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 85:21]
    node _GEN_37 = mux(_T_8, _GEN_33, awvalid) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 85:21 35:24]
    node _GEN_38 = mux(_T_7, _GEN_28, awaddr) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 85:21 31:23]
    node _GEN_39 = mux(_T_7, _GEN_29, awlen) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 85:21 30:22]
    node _GEN_40 = mux(_T_7, _GEN_30, _GEN_37) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 85:21]
    node _GEN_41 = mux(_T_7, _GEN_31, _GEN_36) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 85:21]
    node last = _last_T @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 28:22 51:8]
    node awsize = UInt<2>("h2") @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 32:{24,24}]
    node wstrb = _wstrb_T @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 33:{23,23}]
    node io_bus_aw_aw_awid = UInt<4>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 21:18 22:13]
    node io_bus_aw_aw_awaddr = awaddr @[src/main/scala/DMAController/Bus/AXI4.scala 21:18 28:15]
    node io_bus_aw_aw_awlen = bits(awlen, 7, 0) @[src/main/scala/DMAController/Bus/AXI4.scala 21:18 29:14]
    node io_bus_aw_aw_awsize = pad(awsize, 3) @[src/main/scala/DMAController/Bus/AXI4.scala 21:18 30:15]
    node io_bus_aw_aw_awburst = UInt<2>("h1") @[src/main/scala/DMAController/Bus/AXI4.scala 21:18 23:16]
    node io_bus_aw_aw_awlock = UInt<1>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 21:18 24:15]
    node io_bus_aw_aw_awcache = UInt<4>("h2") @[src/main/scala/DMAController/Bus/AXI4.scala 21:18 25:16]
    node io_bus_aw_aw_awprot = UInt<3>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 21:18 26:15]
    node io_bus_aw_aw_awqos = UInt<4>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 21:18 27:14]
    node io_bus_aw_aw_awvalid = awvalid @[src/main/scala/DMAController/Bus/AXI4.scala 21:18 31:16]
    node io_bus_aw_aw_awready = io_bus_aw_awready @[src/main/scala/DMAController/Bus/AXI4.scala 21:18 src/main/scala/DMAController/Frontend/AXI4Writer.scala 41:13]
    node io_bus_w_w_wdata = io_dataIO_bits @[src/main/scala/DMAController/Bus/AXI4.scala 60:17 61:13]
    node io_bus_w_w_wstrb = wstrb @[src/main/scala/DMAController/Bus/AXI4.scala 60:17 62:13]
    node io_bus_w_w_wlast = last @[src/main/scala/DMAController/Bus/AXI4.scala 60:17 63:13]
    node io_bus_w_w_wvalid = valid @[src/main/scala/DMAController/Bus/AXI4.scala 60:17 64:14]
    node io_bus_w_w_wready = io_bus_w_wready @[src/main/scala/DMAController/Bus/AXI4.scala 60:17 src/main/scala/DMAController/Frontend/AXI4Writer.scala 42:12]
    node io_bus_b_b_bid = io_bus_b_bid @[src/main/scala/DMAController/Bus/AXI4.scala 86:17 src/main/scala/DMAController/Frontend/AXI4Writer.scala 43:12]
    node io_bus_b_b_bresp = io_bus_b_bresp @[src/main/scala/DMAController/Bus/AXI4.scala 86:17 src/main/scala/DMAController/Frontend/AXI4Writer.scala 43:12]
    node io_bus_b_b_bvalid = io_bus_b_bvalid @[src/main/scala/DMAController/Bus/AXI4.scala 86:17 src/main/scala/DMAController/Frontend/AXI4Writer.scala 43:12]
    node io_bus_b_b_bready = bready @[src/main/scala/DMAController/Bus/AXI4.scala 86:17 87:14]
    node io_bus_ar_ar_arid = UInt<4>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 127:18 128:13]
    node io_bus_ar_ar_araddr = UInt<32>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 127:18 129:15]
    node io_bus_ar_ar_arlen = UInt<8>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 127:18 130:14]
    node io_bus_ar_ar_arsize = UInt<3>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 127:18 131:15]
    node io_bus_ar_ar_arburst = UInt<2>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 127:18 132:16]
    node io_bus_ar_ar_arlock = UInt<1>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 127:18 133:15]
    node io_bus_ar_ar_arcache = UInt<4>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 127:18 134:16]
    node io_bus_ar_ar_arprot = UInt<3>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 127:18 135:15]
    node io_bus_ar_ar_arqos = UInt<4>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 127:18 136:14]
    node io_bus_ar_ar_arvalid = UInt<1>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 127:18 137:16]
    node io_bus_ar_ar_arready = io_bus_ar_arready @[src/main/scala/DMAController/Bus/AXI4.scala 127:18 src/main/scala/DMAController/Frontend/AXI4Writer.scala 44:13]
    node io_bus_r_r_rid = io_bus_r_rid @[src/main/scala/DMAController/Bus/AXI4.scala 158:17 src/main/scala/DMAController/Frontend/AXI4Writer.scala 45:12]
    node io_bus_r_r_rdata = io_bus_r_rdata @[src/main/scala/DMAController/Bus/AXI4.scala 158:17 src/main/scala/DMAController/Frontend/AXI4Writer.scala 45:12]
    node io_bus_r_r_rresp = io_bus_r_rresp @[src/main/scala/DMAController/Bus/AXI4.scala 158:17 src/main/scala/DMAController/Frontend/AXI4Writer.scala 45:12]
    node io_bus_r_r_rlast = io_bus_r_rlast @[src/main/scala/DMAController/Bus/AXI4.scala 158:17 src/main/scala/DMAController/Frontend/AXI4Writer.scala 45:12]
    node io_bus_r_r_rvalid = io_bus_r_rvalid @[src/main/scala/DMAController/Bus/AXI4.scala 158:17 src/main/scala/DMAController/Frontend/AXI4Writer.scala 45:12]
    node io_bus_r_r_rready = UInt<1>("h0") @[src/main/scala/DMAController/Bus/AXI4.scala 158:17 159:14]
    io_bus_aw_awid <= io_bus_aw_aw_awid @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 41:13]
    io_bus_aw_awaddr <= io_bus_aw_aw_awaddr @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 41:13]
    io_bus_aw_awlen <= io_bus_aw_aw_awlen @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 41:13]
    io_bus_aw_awsize <= io_bus_aw_aw_awsize @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 41:13]
    io_bus_aw_awburst <= io_bus_aw_aw_awburst @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 41:13]
    io_bus_aw_awlock <= io_bus_aw_aw_awlock @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 41:13]
    io_bus_aw_awcache <= io_bus_aw_aw_awcache @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 41:13]
    io_bus_aw_awprot <= io_bus_aw_aw_awprot @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 41:13]
    io_bus_aw_awqos <= io_bus_aw_aw_awqos @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 41:13]
    io_bus_aw_awvalid <= io_bus_aw_aw_awvalid @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 41:13]
    io_bus_w_wdata <= io_bus_w_w_wdata @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 42:12]
    io_bus_w_wstrb <= io_bus_w_w_wstrb @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 42:12]
    io_bus_w_wlast <= io_bus_w_w_wlast @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 42:12]
    io_bus_w_wvalid <= io_bus_w_w_wvalid @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 42:12]
    io_bus_b_bready <= io_bus_b_b_bready @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 43:12]
    io_bus_ar_arid <= io_bus_ar_ar_arid @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 44:13]
    io_bus_ar_araddr <= io_bus_ar_ar_araddr @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 44:13]
    io_bus_ar_arlen <= io_bus_ar_ar_arlen @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 44:13]
    io_bus_ar_arsize <= io_bus_ar_ar_arsize @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 44:13]
    io_bus_ar_arburst <= io_bus_ar_ar_arburst @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 44:13]
    io_bus_ar_arlock <= io_bus_ar_ar_arlock @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 44:13]
    io_bus_ar_arcache <= io_bus_ar_ar_arcache @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 44:13]
    io_bus_ar_arprot <= io_bus_ar_ar_arprot @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 44:13]
    io_bus_ar_arqos <= io_bus_ar_ar_arqos @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 44:13]
    io_bus_ar_arvalid <= io_bus_ar_ar_arvalid @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 44:13]
    io_bus_r_rready <= io_bus_r_r_rready @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 45:12]
    io_dataIO_ready <= ready @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 47:19]
    io_xfer_done <= done @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 49:16]
    dataState <= mux(reset, UInt<2>("h0"), _GEN_25) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 23:{26,26}]
    addrState <= mux(reset, UInt<2>("h0"), _GEN_41) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 24:{26,26}]
    done <= mux(reset, UInt<1>("h0"), _GEN_23) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 26:{21,21}]
    enable <= mux(reset, UInt<1>("h0"), _GEN_26) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 27:{23,23}]
    length <= mux(reset, UInt<32>("h0"), _GEN_24) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 29:{23,23}]
    awlen <= mux(reset, UInt<32>("h0"), _GEN_39) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 30:{22,22}]
    awaddr <= mux(reset, UInt<32>("h0"), _GEN_38) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 31:{23,23}]
    awvalid <= mux(reset, UInt<1>("h0"), _GEN_40) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 35:{24,24}]
    bready <= mux(reset, UInt<1>("h0"), _GEN_27) @[src/main/scala/DMAController/Frontend/AXI4Writer.scala 36:{23,23}]

  module CSRAXI_AXIL_AXI : @[src/main/scala/DMAController/CSR/CSR.scala 7:7]
    input clock : Clock @[src/main/scala/DMAController/CSR/CSR.scala 7:7]
    input reset : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 7:7]
    output io_csr_0_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_0_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_0_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_0_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_1_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_1_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_1_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_1_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_2_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_2_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_2_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_2_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_3_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_3_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_3_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_3_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_4_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_4_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_4_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_4_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_5_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_5_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_5_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_5_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_6_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_6_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_6_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_6_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_7_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_7_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_7_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_7_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_8_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_8_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_8_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_8_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_9_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_9_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_9_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_9_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_10_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_10_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_10_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_10_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_11_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_11_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_11_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_11_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_12_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_12_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_12_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_12_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_13_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_13_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_13_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_13_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_14_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_14_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_14_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_14_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_15_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_15_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_csr_15_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_csr_15_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_bus_addr : UInt<4> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_bus_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    output io_bus_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_bus_write : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]
    input io_bus_read : UInt<1> @[src/main/scala/DMAController/CSR/CSR.scala 8:14]

    node _T = eq(io_bus_addr, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_1 = and(_T, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_0 = mux(_T_1, io_csr_0_dataIn, UInt<32>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12 13:22]
    node _GEN_1 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_2 = eq(io_bus_addr, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_3 = and(_T_2, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_2 = mux(_T_3, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_3 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_4 = eq(io_bus_addr, UInt<1>("h1")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_5 = and(_T_4, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_4 = mux(_T_5, io_csr_1_dataIn, _GEN_0) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_5 = mux(_T_5, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_6 = eq(io_bus_addr, UInt<1>("h1")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_7 = and(_T_6, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_6 = mux(_T_7, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_7 = mux(_T_7, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_8 = eq(io_bus_addr, UInt<2>("h2")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_9 = and(_T_8, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_8 = mux(_T_9, io_csr_2_dataIn, _GEN_4) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_9 = mux(_T_9, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_10 = eq(io_bus_addr, UInt<2>("h2")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_11 = and(_T_10, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_10 = mux(_T_11, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_11 = mux(_T_11, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_12 = eq(io_bus_addr, UInt<2>("h3")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_13 = and(_T_12, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_12 = mux(_T_13, io_csr_3_dataIn, _GEN_8) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_13 = mux(_T_13, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_14 = eq(io_bus_addr, UInt<2>("h3")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_15 = and(_T_14, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_14 = mux(_T_15, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_15 = mux(_T_15, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_16 = eq(io_bus_addr, UInt<3>("h4")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_17 = and(_T_16, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_16 = mux(_T_17, io_csr_4_dataIn, _GEN_12) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_17 = mux(_T_17, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_18 = eq(io_bus_addr, UInt<3>("h4")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_19 = and(_T_18, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_18 = mux(_T_19, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_19 = mux(_T_19, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_20 = eq(io_bus_addr, UInt<3>("h5")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_21 = and(_T_20, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_20 = mux(_T_21, io_csr_5_dataIn, _GEN_16) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_21 = mux(_T_21, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_22 = eq(io_bus_addr, UInt<3>("h5")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_23 = and(_T_22, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_22 = mux(_T_23, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_23 = mux(_T_23, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_24 = eq(io_bus_addr, UInt<3>("h6")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_25 = and(_T_24, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_24 = mux(_T_25, io_csr_6_dataIn, _GEN_20) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_25 = mux(_T_25, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_26 = eq(io_bus_addr, UInt<3>("h6")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_27 = and(_T_26, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_26 = mux(_T_27, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_27 = mux(_T_27, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_28 = eq(io_bus_addr, UInt<3>("h7")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_29 = and(_T_28, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_28 = mux(_T_29, io_csr_7_dataIn, _GEN_24) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_29 = mux(_T_29, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_30 = eq(io_bus_addr, UInt<3>("h7")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_31 = and(_T_30, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_30 = mux(_T_31, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_31 = mux(_T_31, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_32 = eq(io_bus_addr, UInt<4>("h8")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_33 = and(_T_32, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_32 = mux(_T_33, io_csr_8_dataIn, _GEN_28) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_33 = mux(_T_33, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_34 = eq(io_bus_addr, UInt<4>("h8")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_35 = and(_T_34, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_34 = mux(_T_35, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_35 = mux(_T_35, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_36 = eq(io_bus_addr, UInt<4>("h9")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_37 = and(_T_36, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_36 = mux(_T_37, io_csr_9_dataIn, _GEN_32) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_37 = mux(_T_37, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_38 = eq(io_bus_addr, UInt<4>("h9")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_39 = and(_T_38, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_38 = mux(_T_39, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_39 = mux(_T_39, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_40 = eq(io_bus_addr, UInt<4>("ha")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_41 = and(_T_40, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_40 = mux(_T_41, io_csr_10_dataIn, _GEN_36) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_41 = mux(_T_41, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_42 = eq(io_bus_addr, UInt<4>("ha")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_43 = and(_T_42, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_42 = mux(_T_43, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_43 = mux(_T_43, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_44 = eq(io_bus_addr, UInt<4>("hb")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_45 = and(_T_44, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_44 = mux(_T_45, io_csr_11_dataIn, _GEN_40) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_45 = mux(_T_45, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_46 = eq(io_bus_addr, UInt<4>("hb")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_47 = and(_T_46, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_46 = mux(_T_47, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_47 = mux(_T_47, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_48 = eq(io_bus_addr, UInt<4>("hc")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_49 = and(_T_48, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_48 = mux(_T_49, io_csr_12_dataIn, _GEN_44) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_49 = mux(_T_49, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_50 = eq(io_bus_addr, UInt<4>("hc")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_51 = and(_T_50, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_50 = mux(_T_51, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_51 = mux(_T_51, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_52 = eq(io_bus_addr, UInt<4>("hd")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_53 = and(_T_52, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_52 = mux(_T_53, io_csr_13_dataIn, _GEN_48) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_53 = mux(_T_53, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_54 = eq(io_bus_addr, UInt<4>("hd")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_55 = and(_T_54, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_54 = mux(_T_55, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_55 = mux(_T_55, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_56 = eq(io_bus_addr, UInt<4>("he")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_57 = and(_T_56, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_56 = mux(_T_57, io_csr_14_dataIn, _GEN_52) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_57 = mux(_T_57, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_58 = eq(io_bus_addr, UInt<4>("he")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_59 = and(_T_58, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_58 = mux(_T_59, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_59 = mux(_T_59, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node _T_60 = eq(io_bus_addr, UInt<4>("hf")) @[src/main/scala/DMAController/CSR/CSR.scala 18:22]
    node _T_61 = and(_T_60, io_bus_read) @[src/main/scala/DMAController/CSR/CSR.scala 18:30]
    node _GEN_60 = mux(_T_61, io_csr_15_dataIn, _GEN_56) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 19:12]
    node _GEN_61 = mux(_T_61, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 18:45 20:26 22:26]
    node _T_62 = eq(io_bus_addr, UInt<4>("hf")) @[src/main/scala/DMAController/CSR/CSR.scala 25:22]
    node _T_63 = and(_T_62, io_bus_write) @[src/main/scala/DMAController/CSR/CSR.scala 25:30]
    node _GEN_62 = mux(_T_63, io_bus_dataOut, UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 26:25 30:25]
    node _GEN_63 = mux(_T_63, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/DMAController/CSR/CSR.scala 25:47 27:27 29:27]
    node data = _GEN_60 @[src/main/scala/DMAController/CSR/CSR.scala 13:22]
    io_csr_0_dataRead <= _GEN_1
    io_csr_0_dataOut <= _GEN_2
    io_csr_0_dataWrite <= _GEN_3
    io_csr_1_dataRead <= _GEN_5
    io_csr_1_dataOut <= _GEN_6
    io_csr_1_dataWrite <= _GEN_7
    io_csr_2_dataRead <= _GEN_9
    io_csr_2_dataOut <= _GEN_10
    io_csr_2_dataWrite <= _GEN_11
    io_csr_3_dataRead <= _GEN_13
    io_csr_3_dataOut <= _GEN_14
    io_csr_3_dataWrite <= _GEN_15
    io_csr_4_dataRead <= _GEN_17
    io_csr_4_dataOut <= _GEN_18
    io_csr_4_dataWrite <= _GEN_19
    io_csr_5_dataRead <= _GEN_21
    io_csr_5_dataOut <= _GEN_22
    io_csr_5_dataWrite <= _GEN_23
    io_csr_6_dataRead <= _GEN_25
    io_csr_6_dataOut <= _GEN_26
    io_csr_6_dataWrite <= _GEN_27
    io_csr_7_dataRead <= _GEN_29
    io_csr_7_dataOut <= _GEN_30
    io_csr_7_dataWrite <= _GEN_31
    io_csr_8_dataRead <= _GEN_33
    io_csr_8_dataOut <= _GEN_34
    io_csr_8_dataWrite <= _GEN_35
    io_csr_9_dataRead <= _GEN_37
    io_csr_9_dataOut <= _GEN_38
    io_csr_9_dataWrite <= _GEN_39
    io_csr_10_dataRead <= _GEN_41
    io_csr_10_dataOut <= _GEN_42
    io_csr_10_dataWrite <= _GEN_43
    io_csr_11_dataRead <= _GEN_45
    io_csr_11_dataOut <= _GEN_46
    io_csr_11_dataWrite <= _GEN_47
    io_csr_12_dataRead <= _GEN_49
    io_csr_12_dataOut <= _GEN_50
    io_csr_12_dataWrite <= _GEN_51
    io_csr_13_dataRead <= _GEN_53
    io_csr_13_dataOut <= _GEN_54
    io_csr_13_dataWrite <= _GEN_55
    io_csr_14_dataRead <= _GEN_57
    io_csr_14_dataOut <= _GEN_58
    io_csr_14_dataWrite <= _GEN_59
    io_csr_15_dataRead <= _GEN_61
    io_csr_15_dataOut <= _GEN_62
    io_csr_15_dataWrite <= _GEN_63
    io_bus_dataIn <= data @[src/main/scala/DMAController/CSR/CSR.scala 15:17]

  module AddressGeneratorAXI_AXIL_AXI : @[src/main/scala/DMAController/Worker/AddressGenerator.scala 9:7]
    input clock : Clock @[src/main/scala/DMAController/Worker/AddressGenerator.scala 9:7]
    input reset : UInt<1> @[src/main/scala/DMAController/Worker/AddressGenerator.scala 9:7]
    input io_ctl_start : UInt<1> @[src/main/scala/DMAController/Worker/AddressGenerator.scala 11:14]
    output io_ctl_busy : UInt<1> @[src/main/scala/DMAController/Worker/AddressGenerator.scala 11:14]
    input io_ctl_startAddress : UInt<32> @[src/main/scala/DMAController/Worker/AddressGenerator.scala 11:14]
    input io_ctl_lineLength : UInt<32> @[src/main/scala/DMAController/Worker/AddressGenerator.scala 11:14]
    input io_ctl_lineCount : UInt<32> @[src/main/scala/DMAController/Worker/AddressGenerator.scala 11:14]
    input io_ctl_lineGap : UInt<32> @[src/main/scala/DMAController/Worker/AddressGenerator.scala 11:14]
    input io_xfer_done : UInt<1> @[src/main/scala/DMAController/Worker/AddressGenerator.scala 11:14]
    output io_xfer_address : UInt<32> @[src/main/scala/DMAController/Worker/AddressGenerator.scala 11:14]
    output io_xfer_length : UInt<32> @[src/main/scala/DMAController/Worker/AddressGenerator.scala 11:14]
    output io_xfer_valid : UInt<1> @[src/main/scala/DMAController/Worker/AddressGenerator.scala 11:14]
    output io_xfer_first : UInt<1> @[src/main/scala/DMAController/Worker/AddressGenerator.scala 11:14]

    reg state : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 18:22]
    reg lineCount : UInt<32>, clock with :
      reset => (UInt<1>("h0"), lineCount) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 20:26]
    reg lineGap : UInt<32>, clock with :
      reset => (UInt<1>("h0"), lineGap) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 21:24]
    reg address_o : UInt<32>, clock with :
      reset => (UInt<1>("h0"), address_o) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 23:26]
    reg address_i : UInt<32>, clock with :
      reset => (UInt<1>("h0"), address_i) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 24:26]
    reg length_o : UInt<32>, clock with :
      reset => (UInt<1>("h0"), length_o) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 25:25]
    reg length_i : UInt<32>, clock with :
      reset => (UInt<1>("h0"), length_i) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 26:25]
    reg valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 27:22]
    reg first : UInt<1>, clock with :
      reset => (UInt<1>("h0"), first) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 28:22]
    reg busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), busy) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 29:21]
    node _T = eq(state, UInt<2>("h0")) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 37:14]
    node _GEN_0 = mux(_T, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 37:25 38:10 40:10]
    node _T_1 = eq(UInt<2>("h0"), state) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17]
    node _GEN_1 = mux(io_ctl_start, UInt<2>("h1"), state) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 45:26 46:15 18:22]
    node _GEN_2 = mux(io_ctl_start, io_ctl_startAddress, address_i) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 45:26 48:19 24:26]
    node _GEN_3 = mux(io_ctl_start, io_ctl_lineLength, length_i) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 45:26 49:18 26:25]
    node _GEN_4 = mux(io_ctl_start, io_ctl_lineCount, lineCount) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 45:26 50:19 20:26]
    node _GEN_5 = mux(io_ctl_start, io_ctl_lineGap, lineGap) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 45:26 51:17 21:24]
    node _GEN_6 = mux(io_ctl_start, UInt<1>("h1"), first) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 45:26 52:15 28:22]
    node _T_2 = eq(UInt<2>("h1"), state) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17]
    node _address_i_T = mul(length_i, UInt<3>("h4")) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 60:42]
    node _address_i_T_1 = add(address_i, _address_i_T) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 60:30]
    node _address_i_T_2 = tail(_address_i_T_1, 1) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 60:30]
    node _address_i_T_3 = mul(lineGap, UInt<3>("h4")) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 60:74]
    node _address_i_T_4 = add(_address_i_T_2, _address_i_T_3) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 60:63]
    node _address_i_T_5 = tail(_address_i_T_4, 1) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 60:63]
    node _lineCount_T = sub(lineCount, UInt<1>("h1")) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 62:30]
    node _lineCount_T_1 = tail(_lineCount_T, 1) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 62:30]
    node _T_3 = eq(UInt<2>("h2"), state) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17]
    node _T_4 = gt(lineCount, UInt<1>("h0")) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 69:24]
    node _GEN_7 = mux(_T_4, UInt<2>("h1"), UInt<2>("h0")) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 69:31 70:17 72:17]
    node _GEN_8 = mux(io_xfer_done, _GEN_7, state) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 18:22 68:26]
    node _GEN_9 = mux(_T_3, UInt<1>("h0"), valid) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 66:13 27:22]
    node _GEN_10 = mux(_T_3, UInt<1>("h0"), first) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 67:13 28:22]
    node _GEN_11 = mux(_T_3, _GEN_8, state) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 18:22]
    node _GEN_12 = mux(_T_2, UInt<1>("h1"), _GEN_9) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 57:13]
    node _GEN_13 = mux(_T_2, address_i, address_o) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 58:17 23:26]
    node _GEN_14 = mux(_T_2, length_i, length_o) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 59:16 25:25]
    node _GEN_15 = mux(_T_2, _address_i_T_5, address_i) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 60:17 24:26]
    node _GEN_16 = mux(_T_2, _lineCount_T_1, lineCount) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 62:17 20:26]
    node _GEN_17 = mux(_T_2, UInt<2>("h2"), _GEN_11) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 63:13]
    node _GEN_18 = mux(_T_2, first, _GEN_10) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 28:22]
    node _GEN_19 = mux(_T_1, _GEN_1, _GEN_17) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17]
    node _GEN_20 = mux(_T_1, _GEN_2, _GEN_15) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17]
    node _GEN_21 = mux(_T_1, _GEN_3, length_i) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 26:25]
    node _GEN_22 = mux(_T_1, _GEN_4, _GEN_16) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17]
    node _GEN_23 = mux(_T_1, _GEN_5, lineGap) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 21:24]
    node _GEN_24 = mux(_T_1, _GEN_6, _GEN_18) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17]
    node _GEN_25 = mux(_T_1, valid, _GEN_12) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 27:22]
    node _GEN_26 = mux(_T_1, address_o, _GEN_13) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 23:26]
    node _GEN_27 = mux(_T_1, length_o, _GEN_14) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 43:17 25:25]
    io_ctl_busy <= busy @[src/main/scala/DMAController/Worker/AddressGenerator.scala 35:15]
    io_xfer_address <= address_o @[src/main/scala/DMAController/Worker/AddressGenerator.scala 31:19]
    io_xfer_length <= length_o @[src/main/scala/DMAController/Worker/AddressGenerator.scala 32:18]
    io_xfer_valid <= valid @[src/main/scala/DMAController/Worker/AddressGenerator.scala 33:17]
    io_xfer_first <= first @[src/main/scala/DMAController/Worker/AddressGenerator.scala 34:17]
    state <= mux(reset, UInt<2>("h0"), _GEN_19) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 18:{22,22}]
    lineCount <= mux(reset, UInt<32>("h0"), _GEN_22) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 20:{26,26}]
    lineGap <= mux(reset, UInt<32>("h0"), _GEN_23) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 21:{24,24}]
    address_o <= mux(reset, UInt<32>("h0"), _GEN_26) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 23:{26,26}]
    address_i <= bits(mux(reset, UInt<32>("h0"), _GEN_20), 31, 0) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 24:{26,26}]
    length_o <= mux(reset, UInt<32>("h0"), _GEN_27) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 25:{25,25}]
    length_i <= mux(reset, UInt<32>("h0"), _GEN_21) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 26:{25,25}]
    valid <= mux(reset, UInt<1>("h0"), _GEN_25) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 27:{22,22}]
    first <= mux(reset, UInt<1>("h0"), _GEN_24) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 28:{22,22}]
    busy <= mux(reset, UInt<1>("h0"), _GEN_0) @[src/main/scala/DMAController/Worker/AddressGenerator.scala 29:{21,21}]

  module TransferSplitterAXI_AXIL_AXI : @[src/main/scala/DMAController/Worker/TransferSplitter.scala 9:7]
    input clock : Clock @[src/main/scala/DMAController/Worker/TransferSplitter.scala 9:7]
    input reset : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 9:7]
    output io_xferIn_done : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    input io_xferIn_address : UInt<32> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    input io_xferIn_length : UInt<32> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    input io_xferIn_valid : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    input io_xferIn_first : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    input io_xferOut_done : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    output io_xferOut_address : UInt<32> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    output io_xferOut_length : UInt<32> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    output io_xferOut_valid : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    output io_xferOut_first : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]

    io_xferIn_done <= io_xferOut_done @[src/main/scala/DMAController/Worker/TransferSplitter.scala 113:16]
    io_xferOut_address <= io_xferIn_address @[src/main/scala/DMAController/Worker/TransferSplitter.scala 113:16]
    io_xferOut_length <= io_xferIn_length @[src/main/scala/DMAController/Worker/TransferSplitter.scala 113:16]
    io_xferOut_valid <= io_xferIn_valid @[src/main/scala/DMAController/Worker/TransferSplitter.scala 113:16]
    io_xferOut_first <= io_xferIn_first @[src/main/scala/DMAController/Worker/TransferSplitter.scala 113:16]

  module TransferSplitterAXI_AXIL_AXI_1 : @[src/main/scala/DMAController/Worker/TransferSplitter.scala 9:7]
    input clock : Clock @[src/main/scala/DMAController/Worker/TransferSplitter.scala 9:7]
    input reset : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 9:7]
    output io_xferIn_done : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    input io_xferIn_address : UInt<32> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    input io_xferIn_length : UInt<32> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    input io_xferIn_valid : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    input io_xferIn_first : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    input io_xferOut_done : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    output io_xferOut_address : UInt<32> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    output io_xferOut_length : UInt<32> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    output io_xferOut_valid : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]
    output io_xferOut_first : UInt<1> @[src/main/scala/DMAController/Worker/TransferSplitter.scala 12:14]

    reg address_i : UInt<32>, clock with :
      reset => (UInt<1>("h0"), address_i) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 24:28]
    reg length_i : UInt<32>, clock with :
      reset => (UInt<1>("h0"), length_i) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 25:27]
    reg address_o : UInt<32>, clock with :
      reset => (UInt<1>("h0"), address_o) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 27:28]
    reg length_o : UInt<32>, clock with :
      reset => (UInt<1>("h0"), length_o) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 28:27]
    reg first_i : UInt<1>, clock with :
      reset => (UInt<1>("h0"), first_i) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 30:26]
    reg first_o : UInt<1>, clock with :
      reset => (UInt<1>("h0"), first_o) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 31:26]
    reg done : UInt<1>, clock with :
      reset => (UInt<1>("h0"), done) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 33:23]
    reg valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 34:24]
    reg state : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 36:24]
    node _T = eq(UInt<2>("h0"), state) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19]
    node _GEN_0 = mux(io_xferIn_valid, io_xferIn_address, address_i) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 49:31 50:21 24:28]
    node _GEN_1 = mux(io_xferIn_valid, io_xferIn_length, length_i) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 49:31 51:20 25:27]
    node _GEN_2 = mux(io_xferIn_valid, io_xferIn_first, first_i) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 49:31 52:19 30:26]
    node _GEN_3 = mux(io_xferIn_valid, UInt<2>("h1"), state) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 49:31 53:17 36:24]
    node _T_1 = eq(UInt<2>("h1"), state) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19]
    node _T_2 = gt(length_i, UInt<5>("h10")) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 62:23]
    node _length_i_T = sub(length_i, UInt<5>("h10")) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 65:34]
    node _length_i_T_1 = tail(_length_i_T, 1) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 65:34]
    node _address_i_T = mul(UInt<5>("h10"), UInt<3>("h4")) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 66:50]
    node _address_i_T_1 = add(address_i, _address_i_T) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 66:36]
    node _address_i_T_2 = tail(_address_i_T_1, 1) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 66:36]
    node _address_i_T_3 = mul(length_i, UInt<3>("h4")) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 84:47]
    node _address_i_T_4 = add(address_i, _address_i_T_3) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 84:36]
    node _address_i_T_5 = tail(_address_i_T_4, 1) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 84:36]
    node _GEN_4 = mux(_T_2, UInt<5>("h10"), length_i) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 62:38 64:22 82:22]
    node _GEN_5 = mux(_T_2, _length_i_T_1, UInt<1>("h0")) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 62:38 65:22 83:22]
    node _GEN_6 = mux(_T_2, _address_i_T_2, _address_i_T_5) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 62:38 66:23 84:23]
    node _T_3 = eq(UInt<2>("h2"), state) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19]
    node _T_4 = gt(length_i, UInt<1>("h0")) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 103:25]
    node _GEN_7 = mux(_T_4, UInt<2>("h1"), UInt<2>("h0")) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 103:32 104:19 106:19]
    node _GEN_8 = mux(_T_4, done, UInt<1>("h1")) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 103:32 107:18 33:23]
    node _GEN_9 = mux(io_xferOut_done, _GEN_7, state) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 102:31 36:24]
    node _GEN_10 = mux(io_xferOut_done, _GEN_8, done) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 102:31 33:23]
    node _GEN_11 = mux(_T_3, UInt<1>("h0"), valid) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 100:15 45:19 34:24]
    node _GEN_12 = mux(_T_3, UInt<1>("h0"), first_i) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 101:17 45:19 30:26]
    node _GEN_13 = mux(_T_3, _GEN_9, state) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 36:24]
    node _GEN_14 = mux(_T_3, _GEN_10, done) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 33:23]
    node _GEN_15 = mux(_T_1, address_i, address_o) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 57:19 27:28]
    node _GEN_16 = mux(_T_1, first_i, first_o) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 58:17 31:26]
    node _GEN_17 = mux(_T_1, UInt<1>("h1"), _GEN_11) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 59:15]
    node _GEN_18 = mux(_T_1, UInt<2>("h2"), _GEN_13) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 60:15]
    node _GEN_19 = mux(_T_1, _GEN_4, length_o) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 28:27]
    node _GEN_20 = mux(_T_1, _GEN_5, length_i) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 25:27]
    node _GEN_21 = mux(_T_1, _GEN_6, address_i) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 24:28]
    node _GEN_22 = mux(_T_1, first_i, _GEN_12) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 30:26]
    node _GEN_23 = mux(_T_1, done, _GEN_14) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 33:23]
    node _GEN_24 = mux(_T, UInt<1>("h0"), _GEN_23) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 47:14]
    node _GEN_25 = mux(_T, _GEN_0, _GEN_21) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19]
    node _GEN_26 = mux(_T, _GEN_1, _GEN_20) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19]
    node _GEN_27 = mux(_T, _GEN_2, _GEN_22) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19]
    node _GEN_28 = mux(_T, _GEN_3, _GEN_18) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19]
    node _GEN_29 = mux(_T, address_o, _GEN_15) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 27:28]
    node _GEN_30 = mux(_T, first_o, _GEN_16) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 31:26]
    node _GEN_31 = mux(_T, valid, _GEN_17) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 34:24]
    node _GEN_32 = mux(_T, length_o, _GEN_19) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 45:19 28:27]
    io_xferIn_done <= done @[src/main/scala/DMAController/Worker/TransferSplitter.scala 38:20]
    io_xferOut_address <= address_o @[src/main/scala/DMAController/Worker/TransferSplitter.scala 42:24]
    io_xferOut_length <= length_o @[src/main/scala/DMAController/Worker/TransferSplitter.scala 43:23]
    io_xferOut_valid <= valid @[src/main/scala/DMAController/Worker/TransferSplitter.scala 39:22]
    io_xferOut_first <= first_o @[src/main/scala/DMAController/Worker/TransferSplitter.scala 41:22]
    address_i <= bits(mux(reset, UInt<32>("h0"), _GEN_25), 31, 0) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 24:{28,28}]
    length_i <= mux(reset, UInt<32>("h0"), _GEN_26) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 25:{27,27}]
    address_o <= mux(reset, UInt<32>("h0"), _GEN_29) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 27:{28,28}]
    length_o <= mux(reset, UInt<32>("h0"), _GEN_32) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 28:{27,27}]
    first_i <= mux(reset, UInt<1>("h0"), _GEN_27) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 30:{26,26}]
    first_o <= mux(reset, UInt<1>("h0"), _GEN_30) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 31:{26,26}]
    done <= mux(reset, UInt<1>("h0"), _GEN_24) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 33:{23,23}]
    valid <= mux(reset, UInt<1>("h0"), _GEN_31) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 34:{24,24}]
    state <= mux(reset, UInt<2>("h0"), _GEN_28) @[src/main/scala/DMAController/Worker/TransferSplitter.scala 36:{24,24}]

  module ClearCSRAXI_AXIL_AXI : @[src/main/scala/DMAController/CSR/ClearCSR.scala 7:7]
    input clock : Clock @[src/main/scala/DMAController/CSR/ClearCSR.scala 7:7]
    input reset : UInt<1> @[src/main/scala/DMAController/CSR/ClearCSR.scala 7:7]
    input io_csr_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/ClearCSR.scala 8:14]
    input io_csr_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/ClearCSR.scala 8:14]
    input io_csr_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/ClearCSR.scala 8:14]
    output io_csr_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/ClearCSR.scala 8:14]
    output io_value : UInt<32> @[src/main/scala/DMAController/CSR/ClearCSR.scala 8:14]
    input io_clear : UInt<32> @[src/main/scala/DMAController/CSR/ClearCSR.scala 8:14]

    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[src/main/scala/DMAController/CSR/ClearCSR.scala 14:20]
    node _reg_T = not(io_clear) @[src/main/scala/DMAController/CSR/ClearCSR.scala 22:19]
    node _reg_T_1 = and(reg, _reg_T) @[src/main/scala/DMAController/CSR/ClearCSR.scala 22:16]
    node _GEN_0 = mux(io_csr_dataWrite, io_csr_dataOut, _reg_T_1) @[src/main/scala/DMAController/CSR/ClearCSR.scala 19:26 20:9 22:9]
    io_csr_dataIn <= reg @[src/main/scala/DMAController/CSR/ClearCSR.scala 16:17]
    io_value <= reg @[src/main/scala/DMAController/CSR/ClearCSR.scala 17:12]
    reg <= mux(reset, UInt<32>("h0"), _GEN_0) @[src/main/scala/DMAController/CSR/ClearCSR.scala 14:{20,20}]

  module StatusCSRAXI_AXIL_AXI : @[src/main/scala/DMAController/CSR/StatusCSR.scala 8:7]
    input clock : Clock @[src/main/scala/DMAController/CSR/StatusCSR.scala 8:7]
    input reset : UInt<1> @[src/main/scala/DMAController/CSR/StatusCSR.scala 8:7]
    input io_csr_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/StatusCSR.scala 9:14]
    input io_csr_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/StatusCSR.scala 9:14]
    input io_csr_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/StatusCSR.scala 9:14]
    output io_csr_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/StatusCSR.scala 9:14]
    input io_value : UInt<32> @[src/main/scala/DMAController/CSR/StatusCSR.scala 9:14]

    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[src/main/scala/DMAController/CSR/StatusCSR.scala 14:20]
    io_csr_dataIn <= reg @[src/main/scala/DMAController/CSR/StatusCSR.scala 16:17]
    reg <= io_value @[src/main/scala/DMAController/CSR/StatusCSR.scala 14:20]

  module SimpleCSRAXI_AXIL_AXI : @[src/main/scala/DMAController/CSR/SimpleCSR.scala 8:7]
    input clock : Clock @[src/main/scala/DMAController/CSR/SimpleCSR.scala 8:7]
    input reset : UInt<1> @[src/main/scala/DMAController/CSR/SimpleCSR.scala 8:7]
    input io_csr_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/SimpleCSR.scala 9:14]
    input io_csr_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/SimpleCSR.scala 9:14]
    input io_csr_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/SimpleCSR.scala 9:14]
    output io_csr_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/SimpleCSR.scala 9:14]
    output io_value : UInt<32> @[src/main/scala/DMAController/CSR/SimpleCSR.scala 9:14]

    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[src/main/scala/DMAController/CSR/SimpleCSR.scala 14:20]
    node _GEN_0 = mux(io_csr_dataWrite, io_csr_dataOut, reg) @[src/main/scala/DMAController/CSR/SimpleCSR.scala 14:20 19:26 20:9]
    io_csr_dataIn <= reg @[src/main/scala/DMAController/CSR/SimpleCSR.scala 16:17]
    io_value <= reg @[src/main/scala/DMAController/CSR/SimpleCSR.scala 17:12]
    reg <= mux(reset, UInt<32>("h0"), _GEN_0) @[src/main/scala/DMAController/CSR/SimpleCSR.scala 14:{20,20}]

  module SetCSRAXI_AXIL_AXI : @[src/main/scala/DMAController/CSR/SetCSR.scala 8:7]
    input clock : Clock @[src/main/scala/DMAController/CSR/SetCSR.scala 8:7]
    input reset : UInt<1> @[src/main/scala/DMAController/CSR/SetCSR.scala 8:7]
    input io_csr_dataRead : UInt<1> @[src/main/scala/DMAController/CSR/SetCSR.scala 9:14]
    input io_csr_dataOut : UInt<32> @[src/main/scala/DMAController/CSR/SetCSR.scala 9:14]
    input io_csr_dataWrite : UInt<1> @[src/main/scala/DMAController/CSR/SetCSR.scala 9:14]
    output io_csr_dataIn : UInt<32> @[src/main/scala/DMAController/CSR/SetCSR.scala 9:14]
    output io_value : UInt<32> @[src/main/scala/DMAController/CSR/SetCSR.scala 9:14]
    input io_set : UInt<32> @[src/main/scala/DMAController/CSR/SetCSR.scala 9:14]

    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[src/main/scala/DMAController/CSR/SetCSR.scala 15:20]
    node _reg_T = not(io_csr_dataOut) @[src/main/scala/DMAController/CSR/SetCSR.scala 21:20]
    node _reg_T_1 = and(reg, _reg_T) @[src/main/scala/DMAController/CSR/SetCSR.scala 21:17]
    node _reg_T_2 = or(_reg_T_1, io_set) @[src/main/scala/DMAController/CSR/SetCSR.scala 21:45]
    node _reg_T_3 = or(reg, io_set) @[src/main/scala/DMAController/CSR/SetCSR.scala 23:16]
    node _GEN_0 = mux(io_csr_dataWrite, _reg_T_2, _reg_T_3) @[src/main/scala/DMAController/CSR/SetCSR.scala 20:26 21:9 23:9]
    io_csr_dataIn <= reg @[src/main/scala/DMAController/CSR/SetCSR.scala 17:17]
    io_value <= reg @[src/main/scala/DMAController/CSR/SetCSR.scala 18:12]
    reg <= mux(reset, UInt<32>("h0"), _GEN_0) @[src/main/scala/DMAController/CSR/SetCSR.scala 15:{20,20}]

  module InterruptControllerAXI_AXIL_AXI : @[src/main/scala/DMAController/Worker/InterruptController.scala 10:7]
    input clock : Clock @[src/main/scala/DMAController/Worker/InterruptController.scala 10:7]
    input reset : UInt<1> @[src/main/scala/DMAController/Worker/InterruptController.scala 10:7]
    output io_irq_readerDone : UInt<1> @[src/main/scala/DMAController/Worker/InterruptController.scala 11:14]
    output io_irq_writerDone : UInt<1> @[src/main/scala/DMAController/Worker/InterruptController.scala 11:14]
    input io_readBusy : UInt<1> @[src/main/scala/DMAController/Worker/InterruptController.scala 11:14]
    input io_writeBusy : UInt<1> @[src/main/scala/DMAController/Worker/InterruptController.scala 11:14]
    input io_imr_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/InterruptController.scala 11:14]
    input io_imr_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/InterruptController.scala 11:14]
    input io_imr_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/InterruptController.scala 11:14]
    output io_imr_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/InterruptController.scala 11:14]
    input io_isr_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/InterruptController.scala 11:14]
    input io_isr_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/InterruptController.scala 11:14]
    input io_isr_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/InterruptController.scala 11:14]
    output io_isr_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/InterruptController.scala 11:14]

    inst mask_csr of SimpleCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/SimpleCSR.scala 27:21]
    inst isr_csr of SetCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/SetCSR.scala 30:21]
    reg readBusy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), readBusy) @[src/main/scala/DMAController/Worker/InterruptController.scala 21:25]
    reg readBusyOld : UInt<1>, clock with :
      reset => (UInt<1>("h0"), readBusyOld) @[src/main/scala/DMAController/Worker/InterruptController.scala 22:28]
    reg writeBusy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), writeBusy) @[src/main/scala/DMAController/Worker/InterruptController.scala 24:26]
    reg writeBusyOld : UInt<1>, clock with :
      reset => (UInt<1>("h0"), writeBusyOld) @[src/main/scala/DMAController/Worker/InterruptController.scala 25:29]
    reg writeBusyIrq : UInt<1>, clock with :
      reset => (UInt<1>("h0"), writeBusyIrq) @[src/main/scala/DMAController/Worker/InterruptController.scala 27:29]
    reg readBusyIrq : UInt<1>, clock with :
      reset => (UInt<1>("h0"), readBusyIrq) @[src/main/scala/DMAController/Worker/InterruptController.scala 28:28]
    node _writeBusyIrq_T = eq(writeBusy, UInt<1>("h0")) @[src/main/scala/DMAController/Worker/InterruptController.scala 30:35]
    node _writeBusyIrq_T_1 = and(writeBusyOld, _writeBusyIrq_T) @[src/main/scala/DMAController/Worker/InterruptController.scala 30:32]
    node mask = mask_csr.io_value @[src/main/scala/DMAController/Worker/InterruptController.scala 19:{22,22}]
    node _writeBusyIrq_T_2 = bits(mask, 0, 0) @[src/main/scala/DMAController/Worker/InterruptController.scala 30:53]
    node _writeBusyIrq_T_3 = and(_writeBusyIrq_T_1, _writeBusyIrq_T_2) @[src/main/scala/DMAController/Worker/InterruptController.scala 30:46]
    node _readBusyIrq_T = eq(readBusy, UInt<1>("h0")) @[src/main/scala/DMAController/Worker/InterruptController.scala 31:33]
    node _readBusyIrq_T_1 = and(readBusyOld, _readBusyIrq_T) @[src/main/scala/DMAController/Worker/InterruptController.scala 31:30]
    node _readBusyIrq_T_2 = bits(mask, 1, 1) @[src/main/scala/DMAController/Worker/InterruptController.scala 31:50]
    node _readBusyIrq_T_3 = and(_readBusyIrq_T_1, _readBusyIrq_T_2) @[src/main/scala/DMAController/Worker/InterruptController.scala 31:43]
    node _irq_T = cat(readBusyIrq, writeBusyIrq) @[src/main/scala/DMAController/Worker/InterruptController.scala 33:25]
    node isr = isr_csr.io_value @[src/main/scala/DMAController/Worker/InterruptController.scala 35:{21,21}]
    node _io_irq_writerDone_T = bits(isr, 0, 0) @[src/main/scala/DMAController/Worker/InterruptController.scala 37:27]
    node _io_irq_readerDone_T = bits(isr, 1, 1) @[src/main/scala/DMAController/Worker/InterruptController.scala 38:27]
    node irq = _irq_T @[src/main/scala/DMAController/Worker/InterruptController.scala 33:{21,21}]
    io_irq_readerDone <= _io_irq_readerDone_T @[src/main/scala/DMAController/Worker/InterruptController.scala 38:21]
    io_irq_writerDone <= _io_irq_writerDone_T @[src/main/scala/DMAController/Worker/InterruptController.scala 37:21]
    io_imr_dataIn <= mask_csr.io_csr_dataIn @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    io_isr_dataIn <= isr_csr.io_csr_dataIn @[src/main/scala/DMAController/CSR/SetCSR.scala 34:16]
    mask_csr.clock <= clock
    mask_csr.reset <= reset
    mask_csr.io_csr_dataRead <= io_imr_dataRead @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    mask_csr.io_csr_dataOut <= io_imr_dataOut @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    mask_csr.io_csr_dataWrite <= io_imr_dataWrite @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    readBusy <= io_readBusy @[src/main/scala/DMAController/Worker/InterruptController.scala 21:25]
    readBusyOld <= readBusy @[src/main/scala/DMAController/Worker/InterruptController.scala 22:28]
    writeBusy <= io_writeBusy @[src/main/scala/DMAController/Worker/InterruptController.scala 24:26]
    writeBusyOld <= writeBusy @[src/main/scala/DMAController/Worker/InterruptController.scala 25:29]
    writeBusyIrq <= mux(reset, UInt<1>("h0"), _writeBusyIrq_T_3) @[src/main/scala/DMAController/Worker/InterruptController.scala 27:{29,29} 30:16]
    readBusyIrq <= mux(reset, UInt<1>("h0"), _readBusyIrq_T_3) @[src/main/scala/DMAController/Worker/InterruptController.scala 28:{28,28} 31:15]
    isr_csr.clock <= clock
    isr_csr.reset <= reset
    isr_csr.io_csr_dataRead <= io_isr_dataRead @[src/main/scala/DMAController/CSR/SetCSR.scala 34:16]
    isr_csr.io_csr_dataOut <= io_isr_dataOut @[src/main/scala/DMAController/CSR/SetCSR.scala 34:16]
    isr_csr.io_csr_dataWrite <= io_isr_dataWrite @[src/main/scala/DMAController/CSR/SetCSR.scala 34:16]
    isr_csr.io_set <= pad(irq, 32) @[src/main/scala/DMAController/CSR/SetCSR.scala 32:16]

  module WorkerCSRWrapperAXI_AXIL_AXI : @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 9:7]
    input clock : Clock @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 9:7]
    input reset : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 9:7]
    input io_csr_0_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_0_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_0_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_0_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_1_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_1_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_1_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_1_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_2_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_2_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_2_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_2_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_3_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_3_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_3_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_3_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_4_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_4_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_4_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_4_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_5_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_5_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_5_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_5_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_6_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_6_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_6_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_6_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_7_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_7_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_7_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_7_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_8_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_8_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_8_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_8_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_9_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_9_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_9_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_9_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_10_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_10_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_10_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_10_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_11_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_11_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_11_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_11_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_12_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_12_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_12_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_12_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_13_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_13_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_13_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_13_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_14_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_14_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_14_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_14_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_15_dataRead : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_15_dataOut : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_csr_15_dataWrite : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_csr_15_dataIn : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_irq_readerDone : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_irq_writerDone : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_sync_readerSync : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_sync_writerSync : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_xferRead_done : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_xferRead_address : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_xferRead_length : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_xferRead_valid : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_xferRead_first : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    input io_xferWrite_done : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_xferWrite_address : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_xferWrite_length : UInt<32> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_xferWrite_valid : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]
    output io_xferWrite_first : UInt<1> @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 10:14]

    inst addressGeneratorRead of AddressGeneratorAXI_AXIL_AXI @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 18:36]
    inst transferSplitterRead of TransferSplitterAXI_AXIL_AXI @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 19:36]
    inst addressGeneratorWrite of AddressGeneratorAXI_AXIL_AXI @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 21:37]
    inst transferSplitterWrite of TransferSplitterAXI_AXIL_AXI_1 @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 22:37]
    inst control_csr of ClearCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/ClearCSR.scala 28:21]
    inst csr of StatusCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/StatusCSR.scala 21:21]
    inst io_irq_irqc of InterruptControllerAXI_AXIL_AXI @[src/main/scala/DMAController/Worker/InterruptController.scala 44:22]
    inst addressGeneratorRead_io_ctl_startAddress_csr of SimpleCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/SimpleCSR.scala 27:21]
    inst addressGeneratorRead_io_ctl_lineLength_csr of SimpleCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/SimpleCSR.scala 27:21]
    inst addressGeneratorRead_io_ctl_lineCount_csr of SimpleCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/SimpleCSR.scala 27:21]
    inst addressGeneratorRead_io_ctl_lineGap_csr of SimpleCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/SimpleCSR.scala 27:21]
    inst addressGeneratorWrite_io_ctl_startAddress_csr of SimpleCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/SimpleCSR.scala 27:21]
    inst addressGeneratorWrite_io_ctl_lineLength_csr of SimpleCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/SimpleCSR.scala 27:21]
    inst addressGeneratorWrite_io_ctl_lineCount_csr of SimpleCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/SimpleCSR.scala 27:21]
    inst addressGeneratorWrite_io_ctl_lineGap_csr of SimpleCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/SimpleCSR.scala 27:21]
    inst csr_1 of StatusCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/StatusCSR.scala 21:21]
    inst csr_2 of StatusCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/StatusCSR.scala 21:21]
    inst csr_3 of SimpleCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/SimpleCSR.scala 27:21]
    inst csr_4 of SimpleCSRAXI_AXIL_AXI @[src/main/scala/DMAController/CSR/SimpleCSR.scala 27:21]
    node _status_T = cat(addressGeneratorRead.io_ctl_busy, addressGeneratorWrite.io_ctl_busy) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 25:27]
    reg status : UInt<2>, clock with :
      reset => (UInt<1>("h0"), status) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 25:23]
    reg readerSync : UInt<1>, clock with :
      reset => (UInt<1>("h0"), readerSync) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 27:27]
    reg readerSyncOld : UInt<1>, clock with :
      reset => (UInt<1>("h0"), readerSyncOld) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 28:30]
    reg writerSync : UInt<1>, clock with :
      reset => (UInt<1>("h0"), writerSync) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 30:27]
    reg writerSyncOld : UInt<1>, clock with :
      reset => (UInt<1>("h0"), writerSyncOld) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 31:30]
    reg readerStart : UInt<1>, clock with :
      reset => (UInt<1>("h0"), readerStart) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 33:28]
    reg writerStart : UInt<1>, clock with :
      reset => (UInt<1>("h0"), writerStart) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 34:28]
    reg version : UInt<1>, clock with :
      reset => (UInt<1>("h0"), version) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 41:24]
    reg encConfig : UInt<32>, clock with :
      reset => (UInt<1>("h0"), encConfig) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 43:26]
    node _clear_T = cat(readerStart, writerStart) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 52:15]
    node control = control_csr.io_value @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 36:21 45:11]
    node _clear_T_1 = bits(control, 5, 5) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 52:56]
    node _clear_T_2 = bits(control, 4, 4) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 52:68]
    node _clear_T_3 = cat(_clear_T_1, _clear_T_2) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 52:48]
    node _clear_T_4 = not(_clear_T_3) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 52:44]
    node _clear_T_5 = and(_clear_T, _clear_T_4) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 52:42]
    node _readerStart_T = eq(readerSyncOld, UInt<1>("h0")) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 54:20]
    node _readerStart_T_1 = and(_readerStart_T, readerSync) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 54:35]
    node _readerStart_T_2 = bits(control, 3, 3) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 54:60]
    node _readerStart_T_3 = or(_readerStart_T_1, _readerStart_T_2) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 54:50]
    node _readerStart_T_4 = bits(control, 1, 1) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 54:75]
    node _readerStart_T_5 = and(_readerStart_T_3, _readerStart_T_4) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 54:65]
    node _writerStart_T = eq(writerSyncOld, UInt<1>("h0")) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 55:20]
    node _writerStart_T_1 = and(_writerStart_T, writerSync) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 55:35]
    node _writerStart_T_2 = bits(control, 2, 2) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 55:60]
    node _writerStart_T_3 = or(_writerStart_T_1, _writerStart_T_2) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 55:50]
    node _writerStart_T_4 = bits(control, 0, 0) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 55:75]
    node _writerStart_T_5 = and(_writerStart_T_3, _writerStart_T_4) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 55:65]
    node clear = _clear_T_5 @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 37:19 52:9]
    io_csr_0_dataIn <= control_csr.io_csr_dataIn @[src/main/scala/DMAController/CSR/ClearCSR.scala 32:16]
    io_csr_1_dataIn <= csr.io_csr_dataIn @[src/main/scala/DMAController/CSR/StatusCSR.scala 23:16]
    io_csr_2_dataIn <= io_irq_irqc.io_imr_dataIn @[src/main/scala/DMAController/Worker/InterruptController.scala 49:17]
    io_csr_3_dataIn <= io_irq_irqc.io_isr_dataIn @[src/main/scala/DMAController/Worker/InterruptController.scala 50:17]
    io_csr_4_dataIn <= addressGeneratorRead_io_ctl_startAddress_csr.io_csr_dataIn @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    io_csr_5_dataIn <= addressGeneratorRead_io_ctl_lineLength_csr.io_csr_dataIn @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    io_csr_6_dataIn <= addressGeneratorRead_io_ctl_lineCount_csr.io_csr_dataIn @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    io_csr_7_dataIn <= addressGeneratorRead_io_ctl_lineGap_csr.io_csr_dataIn @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    io_csr_8_dataIn <= addressGeneratorWrite_io_ctl_startAddress_csr.io_csr_dataIn @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    io_csr_9_dataIn <= addressGeneratorWrite_io_ctl_lineLength_csr.io_csr_dataIn @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    io_csr_10_dataIn <= addressGeneratorWrite_io_ctl_lineCount_csr.io_csr_dataIn @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    io_csr_11_dataIn <= addressGeneratorWrite_io_ctl_lineGap_csr.io_csr_dataIn @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    io_csr_12_dataIn <= csr_1.io_csr_dataIn @[src/main/scala/DMAController/CSR/StatusCSR.scala 23:16]
    io_csr_13_dataIn <= csr_2.io_csr_dataIn @[src/main/scala/DMAController/CSR/StatusCSR.scala 23:16]
    io_csr_14_dataIn <= csr_3.io_csr_dataIn @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    io_csr_15_dataIn <= csr_4.io_csr_dataIn @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    io_irq_readerDone <= io_irq_irqc.io_irq_readerDone @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 49:10]
    io_irq_writerDone <= io_irq_irqc.io_irq_writerDone @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 49:10]
    io_xferRead_address <= transferSplitterRead.io_xferOut_address @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 77:15]
    io_xferRead_length <= transferSplitterRead.io_xferOut_length @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 77:15]
    io_xferRead_valid <= transferSplitterRead.io_xferOut_valid @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 77:15]
    io_xferRead_first <= transferSplitterRead.io_xferOut_first @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 77:15]
    io_xferWrite_address <= transferSplitterWrite.io_xferOut_address @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 80:16]
    io_xferWrite_length <= transferSplitterWrite.io_xferOut_length @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 80:16]
    io_xferWrite_valid <= transferSplitterWrite.io_xferOut_valid @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 80:16]
    io_xferWrite_first <= transferSplitterWrite.io_xferOut_first @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 80:16]
    addressGeneratorRead.clock <= clock
    addressGeneratorRead.reset <= reset
    addressGeneratorRead.io_ctl_start <= readerStart @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 57:37]
    addressGeneratorRead.io_ctl_startAddress <= addressGeneratorRead_io_ctl_startAddress_csr.io_value @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 58:44]
    addressGeneratorRead.io_ctl_lineLength <= addressGeneratorRead_io_ctl_lineLength_csr.io_value @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 59:42]
    addressGeneratorRead.io_ctl_lineCount <= addressGeneratorRead_io_ctl_lineCount_csr.io_value @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 60:41]
    addressGeneratorRead.io_ctl_lineGap <= addressGeneratorRead_io_ctl_lineGap_csr.io_value @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 61:39]
    addressGeneratorRead.io_xfer_done <= transferSplitterRead.io_xferIn_done @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 76:34]
    transferSplitterRead.clock <= clock
    transferSplitterRead.reset <= reset
    transferSplitterRead.io_xferIn_address <= addressGeneratorRead.io_xfer_address @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 76:34]
    transferSplitterRead.io_xferIn_length <= addressGeneratorRead.io_xfer_length @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 76:34]
    transferSplitterRead.io_xferIn_valid <= addressGeneratorRead.io_xfer_valid @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 76:34]
    transferSplitterRead.io_xferIn_first <= addressGeneratorRead.io_xfer_first @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 76:34]
    transferSplitterRead.io_xferOut_done <= io_xferRead_done @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 77:15]
    addressGeneratorWrite.clock <= clock
    addressGeneratorWrite.reset <= reset
    addressGeneratorWrite.io_ctl_start <= writerStart @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 63:38]
    addressGeneratorWrite.io_ctl_startAddress <= addressGeneratorWrite_io_ctl_startAddress_csr.io_value @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 64:45]
    addressGeneratorWrite.io_ctl_lineLength <= addressGeneratorWrite_io_ctl_lineLength_csr.io_value @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 65:43]
    addressGeneratorWrite.io_ctl_lineCount <= addressGeneratorWrite_io_ctl_lineCount_csr.io_value @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 66:42]
    addressGeneratorWrite.io_ctl_lineGap <= addressGeneratorWrite_io_ctl_lineGap_csr.io_value @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 67:40]
    addressGeneratorWrite.io_xfer_done <= transferSplitterWrite.io_xferIn_done @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 79:35]
    transferSplitterWrite.clock <= clock
    transferSplitterWrite.reset <= reset
    transferSplitterWrite.io_xferIn_address <= addressGeneratorWrite.io_xfer_address @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 79:35]
    transferSplitterWrite.io_xferIn_length <= addressGeneratorWrite.io_xfer_length @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 79:35]
    transferSplitterWrite.io_xferIn_valid <= addressGeneratorWrite.io_xfer_valid @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 79:35]
    transferSplitterWrite.io_xferIn_first <= addressGeneratorWrite.io_xfer_first @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 79:35]
    transferSplitterWrite.io_xferOut_done <= io_xferWrite_done @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 80:16]
    status <= _status_T @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 25:23]
    readerSync <= io_sync_readerSync @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 27:27]
    readerSyncOld <= readerSync @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 28:30]
    writerSync <= io_sync_writerSync @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 30:27]
    writerSyncOld <= writerSync @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 31:30]
    readerStart <= mux(reset, UInt<1>("h0"), _readerStart_T_5) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 33:{28,28} 54:15]
    writerStart <= mux(reset, UInt<1>("h0"), _writerStart_T_5) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 34:{28,28} 55:15]
    version <= mux(reset, UInt<1>("h0"), version) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 41:{24,24,24}]
    encConfig <= mux(reset, UInt<32>("h10"), encConfig) @[src/main/scala/DMAController/Worker/WorkerCSRWrapper.scala 43:{26,26,26}]
    control_csr.clock <= clock
    control_csr.reset <= reset
    control_csr.io_csr_dataRead <= io_csr_0_dataRead @[src/main/scala/DMAController/CSR/ClearCSR.scala 32:16]
    control_csr.io_csr_dataOut <= io_csr_0_dataOut @[src/main/scala/DMAController/CSR/ClearCSR.scala 32:16]
    control_csr.io_csr_dataWrite <= io_csr_0_dataWrite @[src/main/scala/DMAController/CSR/ClearCSR.scala 32:16]
    control_csr.io_clear <= pad(clear, 32) @[src/main/scala/DMAController/CSR/ClearCSR.scala 30:18]
    csr.clock <= clock
    csr.reset <= reset
    csr.io_csr_dataRead <= io_csr_1_dataRead @[src/main/scala/DMAController/CSR/StatusCSR.scala 23:16]
    csr.io_csr_dataOut <= io_csr_1_dataOut @[src/main/scala/DMAController/CSR/StatusCSR.scala 23:16]
    csr.io_csr_dataWrite <= io_csr_1_dataWrite @[src/main/scala/DMAController/CSR/StatusCSR.scala 23:16]
    csr.io_value <= pad(status, 32) @[src/main/scala/DMAController/CSR/StatusCSR.scala 25:18]
    io_irq_irqc.clock <= clock
    io_irq_irqc.reset <= reset
    io_irq_irqc.io_readBusy <= addressGeneratorRead.io_ctl_busy @[src/main/scala/DMAController/Worker/InterruptController.scala 46:22]
    io_irq_irqc.io_writeBusy <= addressGeneratorWrite.io_ctl_busy @[src/main/scala/DMAController/Worker/InterruptController.scala 47:23]
    io_irq_irqc.io_imr_dataRead <= io_csr_2_dataRead @[src/main/scala/DMAController/Worker/InterruptController.scala 49:17]
    io_irq_irqc.io_imr_dataOut <= io_csr_2_dataOut @[src/main/scala/DMAController/Worker/InterruptController.scala 49:17]
    io_irq_irqc.io_imr_dataWrite <= io_csr_2_dataWrite @[src/main/scala/DMAController/Worker/InterruptController.scala 49:17]
    io_irq_irqc.io_isr_dataRead <= io_csr_3_dataRead @[src/main/scala/DMAController/Worker/InterruptController.scala 50:17]
    io_irq_irqc.io_isr_dataOut <= io_csr_3_dataOut @[src/main/scala/DMAController/Worker/InterruptController.scala 50:17]
    io_irq_irqc.io_isr_dataWrite <= io_csr_3_dataWrite @[src/main/scala/DMAController/Worker/InterruptController.scala 50:17]
    addressGeneratorRead_io_ctl_startAddress_csr.clock <= clock
    addressGeneratorRead_io_ctl_startAddress_csr.reset <= reset
    addressGeneratorRead_io_ctl_startAddress_csr.io_csr_dataRead <= io_csr_4_dataRead @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorRead_io_ctl_startAddress_csr.io_csr_dataOut <= io_csr_4_dataOut @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorRead_io_ctl_startAddress_csr.io_csr_dataWrite <= io_csr_4_dataWrite @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorRead_io_ctl_lineLength_csr.clock <= clock
    addressGeneratorRead_io_ctl_lineLength_csr.reset <= reset
    addressGeneratorRead_io_ctl_lineLength_csr.io_csr_dataRead <= io_csr_5_dataRead @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorRead_io_ctl_lineLength_csr.io_csr_dataOut <= io_csr_5_dataOut @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorRead_io_ctl_lineLength_csr.io_csr_dataWrite <= io_csr_5_dataWrite @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorRead_io_ctl_lineCount_csr.clock <= clock
    addressGeneratorRead_io_ctl_lineCount_csr.reset <= reset
    addressGeneratorRead_io_ctl_lineCount_csr.io_csr_dataRead <= io_csr_6_dataRead @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorRead_io_ctl_lineCount_csr.io_csr_dataOut <= io_csr_6_dataOut @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorRead_io_ctl_lineCount_csr.io_csr_dataWrite <= io_csr_6_dataWrite @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorRead_io_ctl_lineGap_csr.clock <= clock
    addressGeneratorRead_io_ctl_lineGap_csr.reset <= reset
    addressGeneratorRead_io_ctl_lineGap_csr.io_csr_dataRead <= io_csr_7_dataRead @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorRead_io_ctl_lineGap_csr.io_csr_dataOut <= io_csr_7_dataOut @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorRead_io_ctl_lineGap_csr.io_csr_dataWrite <= io_csr_7_dataWrite @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorWrite_io_ctl_startAddress_csr.clock <= clock
    addressGeneratorWrite_io_ctl_startAddress_csr.reset <= reset
    addressGeneratorWrite_io_ctl_startAddress_csr.io_csr_dataRead <= io_csr_8_dataRead @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorWrite_io_ctl_startAddress_csr.io_csr_dataOut <= io_csr_8_dataOut @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorWrite_io_ctl_startAddress_csr.io_csr_dataWrite <= io_csr_8_dataWrite @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorWrite_io_ctl_lineLength_csr.clock <= clock
    addressGeneratorWrite_io_ctl_lineLength_csr.reset <= reset
    addressGeneratorWrite_io_ctl_lineLength_csr.io_csr_dataRead <= io_csr_9_dataRead @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorWrite_io_ctl_lineLength_csr.io_csr_dataOut <= io_csr_9_dataOut @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorWrite_io_ctl_lineLength_csr.io_csr_dataWrite <= io_csr_9_dataWrite @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorWrite_io_ctl_lineCount_csr.clock <= clock
    addressGeneratorWrite_io_ctl_lineCount_csr.reset <= reset
    addressGeneratorWrite_io_ctl_lineCount_csr.io_csr_dataRead <= io_csr_10_dataRead @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorWrite_io_ctl_lineCount_csr.io_csr_dataOut <= io_csr_10_dataOut @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorWrite_io_ctl_lineCount_csr.io_csr_dataWrite <= io_csr_10_dataWrite @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorWrite_io_ctl_lineGap_csr.clock <= clock
    addressGeneratorWrite_io_ctl_lineGap_csr.reset <= reset
    addressGeneratorWrite_io_ctl_lineGap_csr.io_csr_dataRead <= io_csr_11_dataRead @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorWrite_io_ctl_lineGap_csr.io_csr_dataOut <= io_csr_11_dataOut @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    addressGeneratorWrite_io_ctl_lineGap_csr.io_csr_dataWrite <= io_csr_11_dataWrite @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    csr_1.clock <= clock
    csr_1.reset <= reset
    csr_1.io_csr_dataRead <= io_csr_12_dataRead @[src/main/scala/DMAController/CSR/StatusCSR.scala 23:16]
    csr_1.io_csr_dataOut <= io_csr_12_dataOut @[src/main/scala/DMAController/CSR/StatusCSR.scala 23:16]
    csr_1.io_csr_dataWrite <= io_csr_12_dataWrite @[src/main/scala/DMAController/CSR/StatusCSR.scala 23:16]
    csr_1.io_value <= pad(version, 32) @[src/main/scala/DMAController/CSR/StatusCSR.scala 25:18]
    csr_2.clock <= clock
    csr_2.reset <= reset
    csr_2.io_csr_dataRead <= io_csr_13_dataRead @[src/main/scala/DMAController/CSR/StatusCSR.scala 23:16]
    csr_2.io_csr_dataOut <= io_csr_13_dataOut @[src/main/scala/DMAController/CSR/StatusCSR.scala 23:16]
    csr_2.io_csr_dataWrite <= io_csr_13_dataWrite @[src/main/scala/DMAController/CSR/StatusCSR.scala 23:16]
    csr_2.io_value <= encConfig @[src/main/scala/DMAController/CSR/StatusCSR.scala 25:18]
    csr_3.clock <= clock
    csr_3.reset <= reset
    csr_3.io_csr_dataRead <= io_csr_14_dataRead @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    csr_3.io_csr_dataOut <= io_csr_14_dataOut @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    csr_3.io_csr_dataWrite <= io_csr_14_dataWrite @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    csr_4.clock <= clock
    csr_4.reset <= reset
    csr_4.io_csr_dataRead <= io_csr_15_dataRead @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    csr_4.io_csr_dataOut <= io_csr_15_dataOut @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]
    csr_4.io_csr_dataWrite <= io_csr_15_dataWrite @[src/main/scala/DMAController/CSR/SimpleCSR.scala 29:16]

  module DMAQueueAXI_AXIL_AXI : @[src/main/scala/DMAUtils/DMAUtils.scala 97:7]
    input clock : Clock @[src/main/scala/DMAUtils/DMAUtils.scala 97:7]
    input reset : UInt<1> @[src/main/scala/DMAUtils/DMAUtils.scala 97:7]
    output io_enq_ready : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    input io_enq_valid : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    input io_enq_bits : UInt<32> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    input io_deq_ready : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    output io_deq_valid : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    output io_deq_bits : UInt<32> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    output io_count : UInt<10> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    mem ram : @[src/main/scala/chisel3/util/Decoupled.scala 256:91]
      data-type => UInt<32>
      depth => 512
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    reg enq_ptr_value : UInt<9>, clock with :
      reset => (UInt<1>("h0"), enq_ptr_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<9>, clock with :
      reset => (UInt<1>("h0"), deq_ptr_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (UInt<1>("h0"), maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io_enq_ready, io_enq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _do_deq_T = and(io_deq_ready, io_deq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node wrap = eq(enq_ptr_value, UInt<9>("h1ff")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node do_enq = _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:{27,27}]
    node _GEN_0 = validif(do_enq, enq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:8]
    node _GEN_1 = validif(do_enq, clock) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:8]
    node _GEN_2 = mux(do_enq, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:8 256:91]
    node _GEN_3 = validif(do_enq, UInt<1>("h1")) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:24]
    node _GEN_4 = validif(do_enq, io_enq_bits) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:24]
    node _GEN_5 = mux(do_enq, _value_T_1, enq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node wrap_1 = eq(deq_ptr_value, UInt<9>("h1ff")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node do_deq = _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:{27,27}]
    node _GEN_6 = mux(do_deq, _value_T_3, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 273:16 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    node _GEN_7 = mux(_T, do_enq, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 276:27 277:16 259:27]
    node _GEN_8 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_5) @[src/main/scala/chisel3/util/Decoupled.scala 279:15 src/main/scala/chisel3/util/Counter.scala 98:11]
    node _GEN_9 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_6) @[src/main/scala/chisel3/util/Decoupled.scala 279:15 src/main/scala/chisel3/util/Counter.scala 98:11]
    node _GEN_10 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_7) @[src/main/scala/chisel3/util/Decoupled.scala 279:15 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<10>("h200"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    io_enq_ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    io_deq_valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    io_deq_bits <= ram.io_deq_bits_MPORT.data @[src/main/scala/chisel3/util/Decoupled.scala 293:17]
    io_count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]
    ram.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    ram.io_deq_bits_MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    ram.MPORT.addr <= _GEN_0
    ram.MPORT.en <= _GEN_2
    ram.MPORT.clk <= _GEN_1
    ram.MPORT.data <= _GEN_4
    ram.MPORT.mask <= _GEN_3
    enq_ptr_value <= mux(reset, UInt<9>("h0"), _GEN_8) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    deq_ptr_value <= mux(reset, UInt<9>("h0"), _GEN_9) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    maybe_full <= mux(reset, UInt<1>("h0"), _GEN_10) @[src/main/scala/chisel3/util/Decoupled.scala 259:{27,27}]

  module DMATopAXI_AXIL_AXI : @[src/main/scala/DMAController/DMATop.scala 12:7]
    input clock : Clock @[src/main/scala/DMAController/DMATop.scala 12:7]
    input reset : UInt<1> @[src/main/scala/DMAController/DMATop.scala 12:7]
    input io_control_aw_awaddr : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_control_aw_awprot : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_control_aw_awvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_control_aw_awready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_control_w_wdata : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_control_w_wstrb : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_control_w_wvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_control_w_wready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_control_b_bresp : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_control_b_bvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_control_b_bready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_control_ar_araddr : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_control_ar_arprot : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_control_ar_arvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_control_ar_arready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_control_r_rdata : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_control_r_rresp : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_control_r_rvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_control_r_rready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_aw_awid : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_aw_awaddr : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_aw_awlen : UInt<8> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_aw_awsize : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_aw_awburst : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_aw_awlock : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_aw_awcache : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_aw_awprot : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_aw_awqos : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_aw_awvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_readMem_aw_awready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_w_wdata : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_w_wstrb : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_w_wlast : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_w_wvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_readMem_w_wready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_readMem_b_bid : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_readMem_b_bresp : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_readMem_b_bvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_b_bready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_ar_arid : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_ar_araddr : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_ar_arlen : UInt<8> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_ar_arsize : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_ar_arburst : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_ar_arlock : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_ar_arcache : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_ar_arprot : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_ar_arqos : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_ar_arvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_readMem_ar_arready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_readMem_r_rid : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_readMem_r_rdata : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_readMem_r_rresp : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_readMem_r_rlast : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_readMem_r_rvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_readMem_r_rready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_aw_awid : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_aw_awaddr : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_aw_awlen : UInt<8> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_aw_awsize : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_aw_awburst : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_aw_awlock : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_aw_awcache : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_aw_awprot : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_aw_awqos : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_aw_awvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave1_aw_awready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_w_wdata : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_w_wstrb : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_w_wlast : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_w_wvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave1_w_wready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave1_b_bid : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave1_b_bresp : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave1_b_bvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_b_bready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_ar_arid : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_ar_araddr : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_ar_arlen : UInt<8> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_ar_arsize : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_ar_arburst : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_ar_arlock : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_ar_arcache : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_ar_arprot : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_ar_arqos : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_ar_arvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave1_ar_arready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave1_r_rid : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave1_r_rdata : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave1_r_rresp : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave1_r_rlast : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave1_r_rvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave1_r_rready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_aw_awid : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_aw_awaddr : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_aw_awlen : UInt<8> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_aw_awsize : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_aw_awburst : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_aw_awlock : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_aw_awcache : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_aw_awprot : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_aw_awqos : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_aw_awvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave2_aw_awready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_w_wdata : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_w_wstrb : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_w_wlast : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_w_wvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave2_w_wready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave2_b_bid : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave2_b_bresp : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave2_b_bvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_b_bready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_ar_arid : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_ar_araddr : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_ar_arlen : UInt<8> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_ar_arsize : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_ar_arburst : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_ar_arlock : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_ar_arcache : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_ar_arprot : UInt<3> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_ar_arqos : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_ar_arvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave2_ar_arready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave2_r_rid : UInt<4> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave2_r_rdata : UInt<32> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave2_r_rresp : UInt<2> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave2_r_rlast : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_writeSlave2_r_rvalid : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_writeSlave2_r_rready : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_irq_readerDone : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    output io_irq_writerDone : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_sync_readerSync : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]
    input io_sync_writerSync : UInt<1> @[src/main/scala/DMAController/DMATop.scala 16:14]

    inst csrFrontend of AXI4LiteCSRAXI_AXIL_AXI @[src/main/scala/DMAController/DMATop.scala 25:27]
    inst readerFrontend of AXI4ReaderAXI_AXIL_AXI @[src/main/scala/DMAController/DMATop.scala 27:30]
    inst writerFrontend of AXI4WriterAXI_AXIL_AXI @[src/main/scala/DMAController/DMATop.scala 29:30]
    inst csr of CSRAXI_AXIL_AXI @[src/main/scala/DMAController/DMATop.scala 31:19]
    inst ctl of WorkerCSRWrapperAXI_AXIL_AXI @[src/main/scala/DMAController/DMATop.scala 33:19]
    inst queue_q of DMAQueueAXI_AXIL_AXI @[src/main/scala/DMAUtils/DMAUtils.scala 115:23]
    io_control_aw_awready <= csrFrontend.io_ctl_aw_awready @[src/main/scala/DMAController/DMATop.scala 38:22]
    io_control_w_wready <= csrFrontend.io_ctl_w_wready @[src/main/scala/DMAController/DMATop.scala 38:22]
    io_control_b_bresp <= csrFrontend.io_ctl_b_bresp @[src/main/scala/DMAController/DMATop.scala 38:22]
    io_control_b_bvalid <= csrFrontend.io_ctl_b_bvalid @[src/main/scala/DMAController/DMATop.scala 38:22]
    io_control_ar_arready <= csrFrontend.io_ctl_ar_arready @[src/main/scala/DMAController/DMATop.scala 38:22]
    io_control_r_rdata <= csrFrontend.io_ctl_r_rdata @[src/main/scala/DMAController/DMATop.scala 38:22]
    io_control_r_rresp <= csrFrontend.io_ctl_r_rresp @[src/main/scala/DMAController/DMATop.scala 38:22]
    io_control_r_rvalid <= csrFrontend.io_ctl_r_rvalid @[src/main/scala/DMAController/DMATop.scala 38:22]
    io_readMem_aw_awid <= readerFrontend.io_bus_aw_awid @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_aw_awaddr <= readerFrontend.io_bus_aw_awaddr @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_aw_awlen <= readerFrontend.io_bus_aw_awlen @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_aw_awsize <= readerFrontend.io_bus_aw_awsize @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_aw_awburst <= readerFrontend.io_bus_aw_awburst @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_aw_awlock <= readerFrontend.io_bus_aw_awlock @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_aw_awcache <= readerFrontend.io_bus_aw_awcache @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_aw_awprot <= readerFrontend.io_bus_aw_awprot @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_aw_awqos <= readerFrontend.io_bus_aw_awqos @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_aw_awvalid <= readerFrontend.io_bus_aw_awvalid @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_w_wdata <= readerFrontend.io_bus_w_wdata @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_w_wstrb <= readerFrontend.io_bus_w_wstrb @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_w_wlast <= readerFrontend.io_bus_w_wlast @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_w_wvalid <= readerFrontend.io_bus_w_wvalid @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_b_bready <= readerFrontend.io_bus_b_bready @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_ar_arid <= readerFrontend.io_bus_ar_arid @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_ar_araddr <= readerFrontend.io_bus_ar_araddr @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_ar_arlen <= readerFrontend.io_bus_ar_arlen @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_ar_arsize <= readerFrontend.io_bus_ar_arsize @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_ar_arburst <= readerFrontend.io_bus_ar_arburst @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_ar_arlock <= readerFrontend.io_bus_ar_arlock @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_ar_arcache <= readerFrontend.io_bus_ar_arcache @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_ar_arprot <= readerFrontend.io_bus_ar_arprot @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_ar_arqos <= readerFrontend.io_bus_ar_arqos @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_ar_arvalid <= readerFrontend.io_bus_ar_arvalid @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_readMem_r_rready <= readerFrontend.io_bus_r_rready @[src/main/scala/DMAController/DMATop.scala 44:14]
    io_writeSlave1_aw_awid <= writerFrontend.io_bus_aw_awid @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_aw_awaddr <= writerFrontend.io_bus_aw_awaddr @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_aw_awlen <= writerFrontend.io_bus_aw_awlen @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_aw_awsize <= writerFrontend.io_bus_aw_awsize @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_aw_awburst <= writerFrontend.io_bus_aw_awburst @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_aw_awlock <= writerFrontend.io_bus_aw_awlock @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_aw_awcache <= writerFrontend.io_bus_aw_awcache @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_aw_awprot <= writerFrontend.io_bus_aw_awprot @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_aw_awqos <= writerFrontend.io_bus_aw_awqos @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_aw_awvalid <= writerFrontend.io_bus_aw_awvalid @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_w_wdata <= writerFrontend.io_bus_w_wdata @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_w_wstrb <= writerFrontend.io_bus_w_wstrb @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_w_wlast <= writerFrontend.io_bus_w_wlast @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_w_wvalid <= writerFrontend.io_bus_w_wvalid @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_b_bready <= writerFrontend.io_bus_b_bready @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_ar_arid <= writerFrontend.io_bus_ar_arid @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_ar_araddr <= writerFrontend.io_bus_ar_araddr @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_ar_arlen <= writerFrontend.io_bus_ar_arlen @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_ar_arsize <= writerFrontend.io_bus_ar_arsize @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_ar_arburst <= writerFrontend.io_bus_ar_arburst @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_ar_arlock <= writerFrontend.io_bus_ar_arlock @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_ar_arcache <= writerFrontend.io_bus_ar_arcache @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_ar_arprot <= writerFrontend.io_bus_ar_arprot @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_ar_arqos <= writerFrontend.io_bus_ar_arqos @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_ar_arvalid <= writerFrontend.io_bus_ar_arvalid @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave1_r_rready <= writerFrontend.io_bus_r_rready @[src/main/scala/DMAController/DMATop.scala 46:18]
    io_writeSlave2_aw_awid <= writerFrontend.io_bus_aw_awid @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_aw_awaddr <= writerFrontend.io_bus_aw_awaddr @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_aw_awlen <= writerFrontend.io_bus_aw_awlen @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_aw_awsize <= writerFrontend.io_bus_aw_awsize @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_aw_awburst <= writerFrontend.io_bus_aw_awburst @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_aw_awlock <= writerFrontend.io_bus_aw_awlock @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_aw_awcache <= writerFrontend.io_bus_aw_awcache @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_aw_awprot <= writerFrontend.io_bus_aw_awprot @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_aw_awqos <= writerFrontend.io_bus_aw_awqos @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_aw_awvalid <= writerFrontend.io_bus_aw_awvalid @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_w_wdata <= writerFrontend.io_bus_w_wdata @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_w_wstrb <= writerFrontend.io_bus_w_wstrb @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_w_wlast <= writerFrontend.io_bus_w_wlast @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_w_wvalid <= writerFrontend.io_bus_w_wvalid @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_b_bready <= writerFrontend.io_bus_b_bready @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_ar_arid <= writerFrontend.io_bus_ar_arid @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_ar_araddr <= writerFrontend.io_bus_ar_araddr @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_ar_arlen <= writerFrontend.io_bus_ar_arlen @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_ar_arsize <= writerFrontend.io_bus_ar_arsize @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_ar_arburst <= writerFrontend.io_bus_ar_arburst @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_ar_arlock <= writerFrontend.io_bus_ar_arlock @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_ar_arcache <= writerFrontend.io_bus_ar_arcache @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_ar_arprot <= writerFrontend.io_bus_ar_arprot @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_ar_arqos <= writerFrontend.io_bus_ar_arqos @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_ar_arvalid <= writerFrontend.io_bus_ar_arvalid @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_writeSlave2_r_rready <= writerFrontend.io_bus_r_rready @[src/main/scala/DMAController/DMATop.scala 47:18]
    io_irq_readerDone <= ctl.io_irq_readerDone @[src/main/scala/DMAController/DMATop.scala 49:10]
    io_irq_writerDone <= ctl.io_irq_writerDone @[src/main/scala/DMAController/DMATop.scala 49:10]
    csrFrontend.clock <= clock
    csrFrontend.reset <= reset
    csrFrontend.io_ctl_aw_awaddr <= io_control_aw_awaddr @[src/main/scala/DMAController/DMATop.scala 38:22]
    csrFrontend.io_ctl_aw_awprot <= io_control_aw_awprot @[src/main/scala/DMAController/DMATop.scala 38:22]
    csrFrontend.io_ctl_aw_awvalid <= io_control_aw_awvalid @[src/main/scala/DMAController/DMATop.scala 38:22]
    csrFrontend.io_ctl_w_wdata <= io_control_w_wdata @[src/main/scala/DMAController/DMATop.scala 38:22]
    csrFrontend.io_ctl_w_wstrb <= io_control_w_wstrb @[src/main/scala/DMAController/DMATop.scala 38:22]
    csrFrontend.io_ctl_w_wvalid <= io_control_w_wvalid @[src/main/scala/DMAController/DMATop.scala 38:22]
    csrFrontend.io_ctl_b_bready <= io_control_b_bready @[src/main/scala/DMAController/DMATop.scala 38:22]
    csrFrontend.io_ctl_ar_araddr <= io_control_ar_araddr @[src/main/scala/DMAController/DMATop.scala 38:22]
    csrFrontend.io_ctl_ar_arprot <= io_control_ar_arprot @[src/main/scala/DMAController/DMATop.scala 38:22]
    csrFrontend.io_ctl_ar_arvalid <= io_control_ar_arvalid @[src/main/scala/DMAController/DMATop.scala 38:22]
    csrFrontend.io_ctl_r_rready <= io_control_r_rready @[src/main/scala/DMAController/DMATop.scala 38:22]
    csrFrontend.io_bus_dataIn <= csr.io_bus_dataIn @[src/main/scala/DMAController/DMATop.scala 39:14]
    readerFrontend.clock <= clock
    readerFrontend.reset <= reset
    readerFrontend.io_bus_aw_awready <= io_readMem_aw_awready @[src/main/scala/DMAController/DMATop.scala 44:14]
    readerFrontend.io_bus_w_wready <= io_readMem_w_wready @[src/main/scala/DMAController/DMATop.scala 44:14]
    readerFrontend.io_bus_b_bid <= io_readMem_b_bid @[src/main/scala/DMAController/DMATop.scala 44:14]
    readerFrontend.io_bus_b_bresp <= io_readMem_b_bresp @[src/main/scala/DMAController/DMATop.scala 44:14]
    readerFrontend.io_bus_b_bvalid <= io_readMem_b_bvalid @[src/main/scala/DMAController/DMATop.scala 44:14]
    readerFrontend.io_bus_ar_arready <= io_readMem_ar_arready @[src/main/scala/DMAController/DMATop.scala 44:14]
    readerFrontend.io_bus_r_rid <= io_readMem_r_rid @[src/main/scala/DMAController/DMATop.scala 44:14]
    readerFrontend.io_bus_r_rdata <= io_readMem_r_rdata @[src/main/scala/DMAController/DMATop.scala 44:14]
    readerFrontend.io_bus_r_rresp <= io_readMem_r_rresp @[src/main/scala/DMAController/DMATop.scala 44:14]
    readerFrontend.io_bus_r_rlast <= io_readMem_r_rlast @[src/main/scala/DMAController/DMATop.scala 44:14]
    readerFrontend.io_bus_r_rvalid <= io_readMem_r_rvalid @[src/main/scala/DMAController/DMATop.scala 44:14]
    readerFrontend.io_dataIO_ready <= queue_q.io_enq_ready @[src/main/scala/DMAUtils/DMAUtils.scala 119:19]
    readerFrontend.io_xfer_address <= ctl.io_xferRead_address @[src/main/scala/DMAController/DMATop.scala 41:26]
    readerFrontend.io_xfer_length <= ctl.io_xferRead_length @[src/main/scala/DMAController/DMATop.scala 41:26]
    readerFrontend.io_xfer_valid <= ctl.io_xferRead_valid @[src/main/scala/DMAController/DMATop.scala 41:26]
    readerFrontend.io_xfer_first <= ctl.io_xferRead_first @[src/main/scala/DMAController/DMATop.scala 41:26]
    writerFrontend.clock <= clock
    writerFrontend.reset <= reset
    writerFrontend.io_bus_aw_awready <= io_writeSlave2_aw_awready @[src/main/scala/DMAController/DMATop.scala 47:18]
    writerFrontend.io_bus_w_wready <= io_writeSlave2_w_wready @[src/main/scala/DMAController/DMATop.scala 47:18]
    writerFrontend.io_bus_b_bid <= io_writeSlave2_b_bid @[src/main/scala/DMAController/DMATop.scala 47:18]
    writerFrontend.io_bus_b_bresp <= io_writeSlave2_b_bresp @[src/main/scala/DMAController/DMATop.scala 47:18]
    writerFrontend.io_bus_b_bvalid <= io_writeSlave2_b_bvalid @[src/main/scala/DMAController/DMATop.scala 47:18]
    writerFrontend.io_bus_ar_arready <= io_writeSlave2_ar_arready @[src/main/scala/DMAController/DMATop.scala 47:18]
    writerFrontend.io_bus_r_rid <= io_writeSlave2_r_rid @[src/main/scala/DMAController/DMATop.scala 47:18]
    writerFrontend.io_bus_r_rdata <= io_writeSlave2_r_rdata @[src/main/scala/DMAController/DMATop.scala 47:18]
    writerFrontend.io_bus_r_rresp <= io_writeSlave2_r_rresp @[src/main/scala/DMAController/DMATop.scala 47:18]
    writerFrontend.io_bus_r_rlast <= io_writeSlave2_r_rlast @[src/main/scala/DMAController/DMATop.scala 47:18]
    writerFrontend.io_bus_r_rvalid <= io_writeSlave2_r_rvalid @[src/main/scala/DMAController/DMATop.scala 47:18]
    writerFrontend.io_dataIO_valid <= queue_q.io_deq_valid @[src/main/scala/DMAController/DMATop.scala 36:9]
    writerFrontend.io_dataIO_bits <= queue_q.io_deq_bits @[src/main/scala/DMAController/DMATop.scala 36:9]
    writerFrontend.io_xfer_address <= ctl.io_xferWrite_address @[src/main/scala/DMAController/DMATop.scala 42:26]
    writerFrontend.io_xfer_length <= ctl.io_xferWrite_length @[src/main/scala/DMAController/DMATop.scala 42:26]
    writerFrontend.io_xfer_valid <= ctl.io_xferWrite_valid @[src/main/scala/DMAController/DMATop.scala 42:26]
    writerFrontend.io_xfer_first <= ctl.io_xferWrite_first @[src/main/scala/DMAController/DMATop.scala 42:26]
    csr.clock <= clock
    csr.reset <= reset
    csr.io_csr_0_dataIn <= ctl.io_csr_0_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_1_dataIn <= ctl.io_csr_1_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_2_dataIn <= ctl.io_csr_2_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_3_dataIn <= ctl.io_csr_3_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_4_dataIn <= ctl.io_csr_4_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_5_dataIn <= ctl.io_csr_5_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_6_dataIn <= ctl.io_csr_6_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_7_dataIn <= ctl.io_csr_7_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_8_dataIn <= ctl.io_csr_8_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_9_dataIn <= ctl.io_csr_9_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_10_dataIn <= ctl.io_csr_10_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_11_dataIn <= ctl.io_csr_11_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_12_dataIn <= ctl.io_csr_12_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_13_dataIn <= ctl.io_csr_13_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_14_dataIn <= ctl.io_csr_14_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_csr_15_dataIn <= ctl.io_csr_15_dataIn @[src/main/scala/DMAController/DMATop.scala 40:14]
    csr.io_bus_addr <= csrFrontend.io_bus_addr @[src/main/scala/DMAController/DMATop.scala 39:14]
    csr.io_bus_dataOut <= csrFrontend.io_bus_dataOut @[src/main/scala/DMAController/DMATop.scala 39:14]
    csr.io_bus_write <= csrFrontend.io_bus_write @[src/main/scala/DMAController/DMATop.scala 39:14]
    csr.io_bus_read <= csrFrontend.io_bus_read @[src/main/scala/DMAController/DMATop.scala 39:14]
    ctl.clock <= clock
    ctl.reset <= reset
    ctl.io_csr_0_dataRead <= csr.io_csr_0_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_0_dataOut <= csr.io_csr_0_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_0_dataWrite <= csr.io_csr_0_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_1_dataRead <= csr.io_csr_1_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_1_dataOut <= csr.io_csr_1_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_1_dataWrite <= csr.io_csr_1_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_2_dataRead <= csr.io_csr_2_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_2_dataOut <= csr.io_csr_2_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_2_dataWrite <= csr.io_csr_2_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_3_dataRead <= csr.io_csr_3_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_3_dataOut <= csr.io_csr_3_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_3_dataWrite <= csr.io_csr_3_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_4_dataRead <= csr.io_csr_4_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_4_dataOut <= csr.io_csr_4_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_4_dataWrite <= csr.io_csr_4_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_5_dataRead <= csr.io_csr_5_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_5_dataOut <= csr.io_csr_5_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_5_dataWrite <= csr.io_csr_5_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_6_dataRead <= csr.io_csr_6_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_6_dataOut <= csr.io_csr_6_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_6_dataWrite <= csr.io_csr_6_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_7_dataRead <= csr.io_csr_7_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_7_dataOut <= csr.io_csr_7_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_7_dataWrite <= csr.io_csr_7_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_8_dataRead <= csr.io_csr_8_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_8_dataOut <= csr.io_csr_8_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_8_dataWrite <= csr.io_csr_8_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_9_dataRead <= csr.io_csr_9_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_9_dataOut <= csr.io_csr_9_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_9_dataWrite <= csr.io_csr_9_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_10_dataRead <= csr.io_csr_10_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_10_dataOut <= csr.io_csr_10_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_10_dataWrite <= csr.io_csr_10_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_11_dataRead <= csr.io_csr_11_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_11_dataOut <= csr.io_csr_11_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_11_dataWrite <= csr.io_csr_11_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_12_dataRead <= csr.io_csr_12_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_12_dataOut <= csr.io_csr_12_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_12_dataWrite <= csr.io_csr_12_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_13_dataRead <= csr.io_csr_13_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_13_dataOut <= csr.io_csr_13_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_13_dataWrite <= csr.io_csr_13_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_14_dataRead <= csr.io_csr_14_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_14_dataOut <= csr.io_csr_14_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_14_dataWrite <= csr.io_csr_14_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_15_dataRead <= csr.io_csr_15_dataRead @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_15_dataOut <= csr.io_csr_15_dataOut @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_csr_15_dataWrite <= csr.io_csr_15_dataWrite @[src/main/scala/DMAController/DMATop.scala 40:14]
    ctl.io_sync_readerSync <= io_sync_readerSync @[src/main/scala/DMAController/DMATop.scala 50:11]
    ctl.io_sync_writerSync <= io_sync_writerSync @[src/main/scala/DMAController/DMATop.scala 50:11]
    ctl.io_xferRead_done <= readerFrontend.io_xfer_done @[src/main/scala/DMAController/DMATop.scala 41:26]
    ctl.io_xferWrite_done <= writerFrontend.io_xfer_done @[src/main/scala/DMAController/DMATop.scala 42:26]
    queue_q.clock <= clock
    queue_q.reset <= reset
    queue_q.io_enq_valid <= readerFrontend.io_dataIO_valid @[src/main/scala/DMAUtils/DMAUtils.scala 117:24]
    queue_q.io_enq_bits <= readerFrontend.io_dataIO_bits @[src/main/scala/DMAUtils/DMAUtils.scala 118:23]
    queue_q.io_deq_ready <= writerFrontend.io_dataIO_ready @[src/main/scala/DMAController/DMATop.scala 36:9]
