

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Aug 24 04:17:09 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.092 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   460303|   460303| 1.841 ms | 1.841 ms |  151705|  151705| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+
        |                                                                      |                                                                    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline |
        |                               Instance                               |                               Module                               |   min   |   max   |    min    |    max    |   min  |   max  |   Type   |
        +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_s    |     6451|    41751| 25.804 us |  0.167 ms |    6451|   41751|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s    |    29581|    81781|  0.118 ms |  0.327 ms |   29581|   81781|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_s    |     9361|    39601| 37.444 us |  0.158 ms |    9361|   39601|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0      |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s     |    24781|   116821| 99.124 us |  0.467 ms |   24781|  116821|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_s    |    15841|    55201| 63.364 us |  0.221 ms |   15841|   55201|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_s    |     3251|    38551| 13.004 us |  0.154 ms |    3251|   38551|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_s    |     4753|    34993| 19.012 us |  0.140 ms |    4753|   34993|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0      |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s     |    15661|    67861| 62.644 us |  0.271 ms |   15661|   67861|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s    |     8161|    47521| 32.644 us |  0.190 ms |    8161|   47521|   none   |
        |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0          |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_s         |     2565|     2565| 10.260 us | 10.260 us |    2565|    2565|   none   |
        |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0          |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_s         |      517|      517|  2.068 us |  2.068 us |     517|     517|   none   |
        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config35_U0        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config35_s       |   151704|   151704|  0.607 ms |  0.607 ms |  151704|  151704|   none   |
        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config26_U0        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config26_s       |    11719|    11719| 46.876 us | 46.876 us |   11719|   11719|   none   |
        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_s       |    24333|    24333| 97.332 us | 97.332 us |   24333|   24333|   none   |
        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0         |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s        |    49561|    49561|  0.198 ms |  0.198 ms |   49561|   49561|   none   |
        |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0                      |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_s                     |    12322|    12322| 49.288 us | 49.288 us |   12322|   12322|   none   |
        |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config53_U0          |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config53_s         |      262|      262|  1.048 us |  1.048 us |     262|     262|   none   |
        |normalize_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_U0       |normalize_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s      |    12326|    12326| 49.304 us | 49.304 us |   12326|   12326|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config56_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config56_s  |    14395|    14395| 57.580 us | 57.580 us |   14395|   14395|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_436_U0   |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_436    |    49285|    49285|  0.197 ms |  0.197 ms |   49285|   49285|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config12_437_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config12_437   |    24197|    24197| 96.788 us | 96.788 us |   24197|   24197|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config16_438_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config16_438   |    24197|    24197| 96.788 us | 96.788 us |   24197|   24197|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config21_439_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config21_439   |    11653|    11653| 46.612 us | 46.612 us |   11653|   11653|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config25_440_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config25_440   |    11653|    11653| 46.612 us | 46.612 us |   11653|   11653|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config30_441_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config30_441   |     5381|     5381| 21.524 us | 21.524 us |    5381|    5381|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config34_442_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config34_442   |     5381|     5381| 21.524 us | 21.524 us |    5381|    5381|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config39_443_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config39_443   |     2309|     2309|  9.236 us |  9.236 us |    2309|    2309|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config43_444_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config43_444   |     2309|     2309|  9.236 us |  9.236 us |    2309|    2309|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config48_445_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config48_445   |      261|      261|  1.044 us |  1.044 us |     261|     261|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config52_446_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config52_446   |      261|      261|  1.044 us |  1.044 us |     261|     261|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config57_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config57_s  |    13923|    13923| 55.692 us | 55.692 us |   13923|   13923|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config58_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config58_s  |    27843|    27843|  0.111 ms |  0.111 ms |   27843|   27843|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config59_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config59_s  |     7683|     7683| 30.732 us | 30.732 us |    7683|    7683|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config60_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config60_s  |    15363|    15363| 61.452 us | 61.452 us |   15363|   15363|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config61_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config61_s  |     4611|     4611| 18.444 us | 18.444 us |    4611|    4611|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config62_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config62_s  |     9219|     9219| 36.876 us | 36.876 us |    9219|    9219|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config63_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config63_s  |     3203|     3203| 12.812 us | 12.812 us |    3203|    3203|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config64_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config64_s  |     6403|     6403| 25.612 us | 25.612 us |    6403|    6403|   none   |
        |relu_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config55_U0      |relu_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config55_s     |        1|        1|  4.000 ns |  4.000 ns |       1|       1| function |
        +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       2|    -|
|FIFO                 |       41|      -|     1512|    2516|    -|
|Instance             |     2716|   3533|   641475|  801981|    0|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|        -|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |     2757|   3533|   642987|  804499|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |      205|    118|       73|     184|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |      102|     59|       36|      92|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+--------+--------+-----+
    |                               Instance                               |                               Module                               | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+--------+--------+-----+
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s    |      171|    384|   38447|  164666|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s    |       86|    192|   29374|   46655|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_s    |      171|    384|   57342|   91624|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_s    |      114|    256|   52052|   38951|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_s    |      228|    512|  101592|   75117|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_s    |      342|    256|   91128|   32991|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_s    |      683|    512|  177566|   60758|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0      |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s     |      143|    320|   23107|  166456|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0      |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s     |       86|    192|   19654|   61347|    0|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0          |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_s         |      568|    256|   16983|   11190|    0|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0          |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_s         |      114|    256|   16980|   11187|    0|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config53_U0          |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config53_s         |        1|      1|     150|     182|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config12_437_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config12_437   |        0|      1|     170|     217|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config16_438_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config16_438   |        0|      1|     170|     217|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config21_439_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config21_439   |        0|      1|     169|     216|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config25_440_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config25_440   |        0|      1|     169|     216|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config30_441_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config30_441   |        0|      1|     168|     215|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config34_442_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config34_442   |        0|      1|     168|     215|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config39_443_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config39_443   |        0|      1|     167|     214|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config43_444_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config43_444   |        0|      1|     167|     214|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config48_445_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config48_445   |        0|      1|     164|     211|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config52_446_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config52_446   |        0|      1|     164|     211|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_436_U0   |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_436    |        0|      1|     171|     218|    0|
    |normalize_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_U0       |normalize_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s      |        0|      1|     205|     246|    0|
    |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_s       |        2|      0|    1693|    3363|    0|
    |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config26_U0        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config26_s       |        2|      0|    3289|    6194|    0|
    |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config35_U0        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config35_s       |        3|      0|    4390|   12642|    0|
    |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0         |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s        |        2|      0|     897|    1921|    0|
    |relu_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config55_U0      |relu_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config55_s     |        0|      0|      18|      61|    0|
    |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0                      |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_s                     |        0|      0|     815|    1220|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config56_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config56_s  |        0|      0|      90|     370|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config57_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config57_s  |        0|      0|     122|     524|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config58_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config58_s  |        0|      0|     202|     876|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config59_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config59_s  |        0|      0|     194|     868|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config60_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config60_s  |        0|      0|     354|    1588|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config61_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config61_s  |        0|      0|     350|    1588|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config62_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config62_s  |        0|      0|     670|    2352|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config63_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config63_s  |        0|      0|     662|    2340|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config64_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config64_s  |        0|      0|    1302|    2340|    0|
    +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+--------+--------+-----+
    |Total                                                                 |                                                                    |     2716|   3533|  641475|  801981|    0|
    +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |layer12_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer13_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer16_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer17_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer18_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer21_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer22_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer25_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer26_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer27_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer2_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer30_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer31_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer34_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer35_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer36_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer39_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer3_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer40_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer43_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer45_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer48_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer49_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer4_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer52_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer53_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer56_out_V_V_U  |        4|   84|   0|    -|  3540|   16|    56640|
    |layer57_out_V_V_U  |        1|   49|   0|    -|   870|   16|    13920|
    |layer58_out_V_V_U  |        1|   49|   0|    -|   870|   16|    13920|
    |layer59_out_V_V_U  |        1|   41|   0|    -|   240|   16|     3840|
    |layer60_out_V_V_U  |        1|   41|   0|    -|   240|   16|     3840|
    |layer61_out_V_V_U  |        1|   35|   0|    -|    72|   16|     1152|
    |layer62_out_V_V_U  |        1|   35|   0|    -|    72|   16|     1152|
    |layer63_out_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer64_out_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer7_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer8_out_V_V_U   |        1|   48|   0|    -|   756|   16|    12096|
    |layer9_out_V_V_U   |        1|   48|   0|    -|   756|   16|    12096|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |       41| 1512|   0|    0| 23224|  608|   371584|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|input_1_V_V_dout        |  in |   16|   ap_fifo  |   input_1_V_V   |    pointer   |
|input_1_V_V_empty_n     |  in |    1|   ap_fifo  |   input_1_V_V   |    pointer   |
|input_1_V_V_read        | out |    1|   ap_fifo  |   input_1_V_V   |    pointer   |
|layer55_out_V_V_din     | out |   16|   ap_fifo  | layer55_out_V_V |    pointer   |
|layer55_out_V_V_full_n  |  in |    1|   ap_fifo  | layer55_out_V_V |    pointer   |
|layer55_out_V_V_write   | out |    1|   ap_fifo  | layer55_out_V_V |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |    myproject    | return value |
+------------------------+-----+-----+------------+-----------------+--------------+

