// Seed: 1986505759
module module_0 #(
    parameter id_1  = 32'd43,
    parameter id_14 = 32'd91,
    parameter id_2  = 32'd27,
    parameter id_4  = 32'd65,
    parameter id_9  = 32'd59
) (
    _id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire _id_14;
  inout wand id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire _id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire _id_1;
  assign id_13 = id_16;
  logic [id_1 : id_4] id_20 = id_6;
  assign id_13 = 1;
  logic [1 : id_2] id_21[id_14 : id_9];
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_7 = 32'd46
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_3 = id_1;
  wire _id_7;
  assign id_1 = id_7;
  wire [id_1 : id_7] id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_8,
      id_1,
      id_12,
      id_13,
      id_6,
      id_13,
      id_1,
      id_8,
      id_10,
      id_11,
      id_14,
      id_1,
      id_8,
      id_13,
      id_10,
      id_8,
      id_6
  );
  parameter id_15 = -1;
endmodule
