// Seed: 997900901
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply1 id_4
);
  logic [-1 'b0 : 1] id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd64,
    parameter id_6 = 32'd50
) (
    input wor _id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wire _id_6
);
  assign id_3 = 1;
  function reg id_8;
    input id_9;
    logic [id_6 : id_0  ==  -1] id_10;
    for (id_8 = 1; 1; id_8 = -1 == 1) #1;
  endfunction
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
