{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712124230129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712124230129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 02:03:50 2024 " "Processing started: Wed Apr 03 02:03:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712124230129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1712124230129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase3 -c Phase3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase3 -c Phase3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1712124230129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1712124230581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1712124230581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/phase3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/phase3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase3_tb " "Found entity 1: phase3_tb" {  } { { "TESTBENCH/phase3_tb.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/TESTBENCH/phase3_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124234986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124234986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/register_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file reg/register_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_gen " "Found entity 1: register_gen" {  } { { "REG/register_gen.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/REG/register_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124234990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124234990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/memory_custom.v 2 2 " "Found 2 design units, including 2 entities, in source file ram/memory_custom.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_custom " "Found entity 1: memory_custom" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235000 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_test " "Found entity 2: memory_test" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_src/minisrc.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_src/minisrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniSRC " "Found entity 1: miniSRC" {  } { { "MINI_SRC/miniSRC.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/miniSRC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "MINI_SRC/Datapath.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdi/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mdi/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "MDI/mux_2_to_1.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MDI/mux_2_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file control/select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "CONTROL/select_encode.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/decoder_4_to_16.v 1 1 " "Found 1 design units, including 1 entities, in source file control/decoder_4_to_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_to_16 " "Found entity 1: decoder_4_to_16" {  } { { "CONTROL/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/decoder_4_to_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff/flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff/flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "CON_FF/flip_flop.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CON_FF/flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff/con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff/con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "CON_FF/con_ff.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CON_FF/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus/mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file bus/mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1 " "Found entity 1: mux_32_to_1" {  } { { "BUS/mux_32_to_1.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/BUS/mux_32_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus/encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file bus/encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "BUS/encoder_32_to_5.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/BUS/encoder_32_to_5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op " "Found entity 1: sub_op" {  } { { "ALU/sub_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/sub_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shra_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shra_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_op " "Found entity 1: shra_op" {  } { { "ALU/shra_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/shra_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shr_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shr_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_op " "Found entity 1: shr_op" {  } { { "ALU/shr_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/shr_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shl_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shl_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_op " "Found entity 1: shl_op" {  } { { "ALU/shl_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/shl_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/ror_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/ror_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_op " "Found entity 1: ror_op" {  } { { "ALU/ror_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/ror_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/rol_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/rol_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_op " "Found entity 1: rol_op" {  } { { "ALU/rol_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/rol_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_op " "Found entity 1: or_op" {  } { { "ALU/or_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/or_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/not_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/not_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_op " "Found entity 1: not_op" {  } { { "ALU/not_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/not_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/neg_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/neg_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_op " "Found entity 1: neg_op" {  } { { "ALU/neg_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/neg_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mul_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/mul_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op " "Found entity 1: mul_op" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/mul_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/incpc.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/incpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 IncPC " "Found entity 1: IncPC" {  } { { "ALU/IncPC.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/IncPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_op.v(13) " "Verilog HDL warning at div_op.v(13): extended using \"x\" or \"z\"" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1712124235097 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_op.v(14) " "Verilog HDL warning at div_op.v(14): extended using \"x\" or \"z\"" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1712124235098 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_op.v(12) " "Verilog HDL information at div_op.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712124235098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/div_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/div_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_op " "Found entity 1: div_op" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/cla_4.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/cla_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4 " "Found entity 1: cla_4" {  } { { "ALU/cla_4.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/cla_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/b_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/b_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 b_cell " "Found entity 1: b_cell" {  } { { "ALU/b_cell.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/b_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "ALU/and_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/and_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/add_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/add_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_op " "Found entity 1: add_op" {  } { { "ALU/add_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/add_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712124235124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712124235124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_custom " "Elaborating entity \"memory_custom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1712124235147 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out memory_custom.v(33) " "Verilog HDL Always Construct warning at memory_custom.v(33): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712124235152 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] memory_custom.v(33) " "Inferred latch for \"data_out\[0\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] memory_custom.v(33) " "Inferred latch for \"data_out\[1\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] memory_custom.v(33) " "Inferred latch for \"data_out\[2\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] memory_custom.v(33) " "Inferred latch for \"data_out\[3\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] memory_custom.v(33) " "Inferred latch for \"data_out\[4\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] memory_custom.v(33) " "Inferred latch for \"data_out\[5\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] memory_custom.v(33) " "Inferred latch for \"data_out\[6\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] memory_custom.v(33) " "Inferred latch for \"data_out\[7\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] memory_custom.v(33) " "Inferred latch for \"data_out\[8\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] memory_custom.v(33) " "Inferred latch for \"data_out\[9\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] memory_custom.v(33) " "Inferred latch for \"data_out\[10\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] memory_custom.v(33) " "Inferred latch for \"data_out\[11\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] memory_custom.v(33) " "Inferred latch for \"data_out\[12\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] memory_custom.v(33) " "Inferred latch for \"data_out\[13\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] memory_custom.v(33) " "Inferred latch for \"data_out\[14\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] memory_custom.v(33) " "Inferred latch for \"data_out\[15\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] memory_custom.v(33) " "Inferred latch for \"data_out\[16\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] memory_custom.v(33) " "Inferred latch for \"data_out\[17\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] memory_custom.v(33) " "Inferred latch for \"data_out\[18\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] memory_custom.v(33) " "Inferred latch for \"data_out\[19\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] memory_custom.v(33) " "Inferred latch for \"data_out\[20\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] memory_custom.v(33) " "Inferred latch for \"data_out\[21\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235155 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] memory_custom.v(33) " "Inferred latch for \"data_out\[22\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235156 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] memory_custom.v(33) " "Inferred latch for \"data_out\[23\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235156 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] memory_custom.v(33) " "Inferred latch for \"data_out\[24\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235156 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] memory_custom.v(33) " "Inferred latch for \"data_out\[25\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235156 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] memory_custom.v(33) " "Inferred latch for \"data_out\[26\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235156 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] memory_custom.v(33) " "Inferred latch for \"data_out\[27\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235156 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] memory_custom.v(33) " "Inferred latch for \"data_out\[28\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235156 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] memory_custom.v(33) " "Inferred latch for \"data_out\[29\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235156 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] memory_custom.v(33) " "Inferred latch for \"data_out\[30\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235156 "|memory_custom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] memory_custom.v(33) " "Inferred latch for \"data_out\[31\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712124235156 "|memory_custom"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/output_files/Phase3.map.smsg " "Generated suppressed messages file C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/output_files/Phase3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1712124235222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712124235227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 02:03:55 2024 " "Processing ended: Wed Apr 03 02:03:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712124235227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712124235227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712124235227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712124235227 ""}
