ISim log file
Running: C:\Users\Kirti\Documents\verilog\Students\Sukhman Kirti\Verilog Code\primitive_andgate\andtestbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Kirti/Documents/verilog/Students/Sukhman Kirti/Verilog Code/primitive_andgate/andtestbench_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
                   0out=x,a=x,b=x
                   5out=0,a=0,b=0
                  10out=0,a=0,b=1
                  15out=0,a=1,b=0
                  20out=1,a=1,b=1
Stopped at time : 40 ns :  in File "C:/.Xilinx/primitive_andgate/and_file.v" Line 38 
