// Seed: 401143744
module module_0;
  logic id_1;
  ;
  wire id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    output logic id_5,
    input tri0 id_6,
    output uwire id_7
    , id_12,
    output supply0 id_8,
    input supply1 id_9,
    input wor id_10
);
  always id_5 <= #id_12 id_1.id_1;
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input tri id_1
);
  supply0 id_3 = id_1;
  module_0 modCall_1 ();
  id_4 :
  assert property (@(negedge 1) -1)
  else $clog2(48);
  ;
  assign id_3 = 1'b0;
endmodule
