# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../12_pattern_detect.srcs/sources_1/new/patterndetect.vhd" \
"../../../../12_pattern_detect.srcs/sim_1/new/tb_patterndetect.vhd" \

# Do not sort compile order
nosort
