#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat May 25 00:04:12 2024
# Process ID: 17220
# Current directory: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/Electronics/Electronics/Electronics/FPGA/FPGA-Programming-for-Beginners/Projects/test_vivado/test_vivado.runs/synth_1
# Command line: vivado.exe -log half_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source half_adder.tcl
# Log file: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/Electronics/Electronics/Electronics/FPGA/FPGA-Programming-for-Beginners/Projects/test_vivado/test_vivado.runs/synth_1/half_adder.vds
# Journal file: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/Electronics/Electronics/Electronics/FPGA/FPGA-Programming-for-Beginners/Projects/test_vivado/test_vivado.runs/synth_1\vivado.jou
# Running On: Choaibs-PC, OS: Windows, CPU Frequency: 2000 MHz, CPU Physical cores: 2, Host memory: 8501 MB
#-----------------------------------------------------------
source half_adder.tcl -notrace
