//! Automatically rewritten from C Header to Rust Module
//! Source: drivers/accel/habanalabs/include/goya/asic_reg/dma_qm_1_regs.h
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0
//
// Copyright 2016-2018 HabanaLabs, Ltd.
// All Rights Reserved.
//
// This is an auto-generated file
// DO NOT EDIT BELOW
//
// DMA_QM_1 (Prototype: QMAN)
//
pub const mmDMA_QM_1_GLBL_CFG0: c_uint = 0x408000;
pub const mmDMA_QM_1_GLBL_CFG1: c_uint = 0x408004;
pub const mmDMA_QM_1_GLBL_PROT: c_uint = 0x408008;
pub const mmDMA_QM_1_GLBL_ERR_CFG: c_uint = 0x40800C;
pub const mmDMA_QM_1_GLBL_ERR_ADDR_LO: c_uint = 0x408010;
pub const mmDMA_QM_1_GLBL_ERR_ADDR_HI: c_uint = 0x408014;
pub const mmDMA_QM_1_GLBL_ERR_WDATA: c_uint = 0x408018;
pub const mmDMA_QM_1_GLBL_SECURE_PROPS: c_uint = 0x40801C;
pub const mmDMA_QM_1_GLBL_NON_SECURE_PROPS: c_uint = 0x408020;
pub const mmDMA_QM_1_GLBL_STS0: c_uint = 0x408024;
pub const mmDMA_QM_1_GLBL_STS1: c_uint = 0x408028;
pub const mmDMA_QM_1_PQ_BASE_LO: c_uint = 0x408060;
pub const mmDMA_QM_1_PQ_BASE_HI: c_uint = 0x408064;
pub const mmDMA_QM_1_PQ_SIZE: c_uint = 0x408068;
pub const mmDMA_QM_1_PQ_PI: c_uint = 0x40806C;
pub const mmDMA_QM_1_PQ_CI: c_uint = 0x408070;
pub const mmDMA_QM_1_PQ_CFG0: c_uint = 0x408074;
pub const mmDMA_QM_1_PQ_CFG1: c_uint = 0x408078;
pub const mmDMA_QM_1_PQ_ARUSER: c_uint = 0x40807C;
pub const mmDMA_QM_1_PQ_PUSH0: c_uint = 0x408080;
pub const mmDMA_QM_1_PQ_PUSH1: c_uint = 0x408084;
pub const mmDMA_QM_1_PQ_PUSH2: c_uint = 0x408088;
pub const mmDMA_QM_1_PQ_PUSH3: c_uint = 0x40808C;
pub const mmDMA_QM_1_PQ_STS0: c_uint = 0x408090;
pub const mmDMA_QM_1_PQ_STS1: c_uint = 0x408094;
pub const mmDMA_QM_1_PQ_RD_RATE_LIM_EN: c_uint = 0x4080A0;
pub const mmDMA_QM_1_PQ_RD_RATE_LIM_RST_TOKEN: c_uint = 0x4080A4;
pub const mmDMA_QM_1_PQ_RD_RATE_LIM_SAT: c_uint = 0x4080A8;
pub const mmDMA_QM_1_PQ_RD_RATE_LIM_TOUT: c_uint = 0x4080AC;
pub const mmDMA_QM_1_CQ_CFG0: c_uint = 0x4080B0;
pub const mmDMA_QM_1_CQ_CFG1: c_uint = 0x4080B4;
pub const mmDMA_QM_1_CQ_ARUSER: c_uint = 0x4080B8;
pub const mmDMA_QM_1_CQ_PTR_LO: c_uint = 0x4080C0;
pub const mmDMA_QM_1_CQ_PTR_HI: c_uint = 0x4080C4;
pub const mmDMA_QM_1_CQ_TSIZE: c_uint = 0x4080C8;
pub const mmDMA_QM_1_CQ_CTL: c_uint = 0x4080CC;
pub const mmDMA_QM_1_CQ_PTR_LO_STS: c_uint = 0x4080D4;
pub const mmDMA_QM_1_CQ_PTR_HI_STS: c_uint = 0x4080D8;
pub const mmDMA_QM_1_CQ_TSIZE_STS: c_uint = 0x4080DC;
pub const mmDMA_QM_1_CQ_CTL_STS: c_uint = 0x4080E0;
pub const mmDMA_QM_1_CQ_STS0: c_uint = 0x4080E4;
pub const mmDMA_QM_1_CQ_STS1: c_uint = 0x4080E8;
pub const mmDMA_QM_1_CQ_RD_RATE_LIM_EN: c_uint = 0x4080F0;
pub const mmDMA_QM_1_CQ_RD_RATE_LIM_RST_TOKEN: c_uint = 0x4080F4;
pub const mmDMA_QM_1_CQ_RD_RATE_LIM_SAT: c_uint = 0x4080F8;
pub const mmDMA_QM_1_CQ_RD_RATE_LIM_TOUT: c_uint = 0x4080FC;
pub const mmDMA_QM_1_CQ_IFIFO_CNT: c_uint = 0x408108;
pub const mmDMA_QM_1_CP_MSG_BASE0_ADDR_LO: c_uint = 0x408120;
pub const mmDMA_QM_1_CP_MSG_BASE0_ADDR_HI: c_uint = 0x408124;
pub const mmDMA_QM_1_CP_MSG_BASE1_ADDR_LO: c_uint = 0x408128;
pub const mmDMA_QM_1_CP_MSG_BASE1_ADDR_HI: c_uint = 0x40812C;
pub const mmDMA_QM_1_CP_MSG_BASE2_ADDR_LO: c_uint = 0x408130;
pub const mmDMA_QM_1_CP_MSG_BASE2_ADDR_HI: c_uint = 0x408134;
pub const mmDMA_QM_1_CP_MSG_BASE3_ADDR_LO: c_uint = 0x408138;
pub const mmDMA_QM_1_CP_MSG_BASE3_ADDR_HI: c_uint = 0x40813C;
pub const mmDMA_QM_1_CP_LDMA_TSIZE_OFFSET: c_uint = 0x408140;
pub const mmDMA_QM_1_CP_LDMA_SRC_BASE_LO_OFFSET: c_uint = 0x408144;
pub const mmDMA_QM_1_CP_LDMA_SRC_BASE_HI_OFFSET: c_uint = 0x408148;
pub const mmDMA_QM_1_CP_LDMA_DST_BASE_LO_OFFSET: c_uint = 0x40814C;
pub const mmDMA_QM_1_CP_LDMA_DST_BASE_HI_OFFSET: c_uint = 0x408150;
pub const mmDMA_QM_1_CP_LDMA_COMMIT_OFFSET: c_uint = 0x408154;
pub const mmDMA_QM_1_CP_FENCE0_RDATA: c_uint = 0x408158;
pub const mmDMA_QM_1_CP_FENCE1_RDATA: c_uint = 0x40815C;
pub const mmDMA_QM_1_CP_FENCE2_RDATA: c_uint = 0x408160;
pub const mmDMA_QM_1_CP_FENCE3_RDATA: c_uint = 0x408164;
pub const mmDMA_QM_1_CP_FENCE0_CNT: c_uint = 0x408168;
pub const mmDMA_QM_1_CP_FENCE1_CNT: c_uint = 0x40816C;
pub const mmDMA_QM_1_CP_FENCE2_CNT: c_uint = 0x408170;
pub const mmDMA_QM_1_CP_FENCE3_CNT: c_uint = 0x408174;
pub const mmDMA_QM_1_CP_STS: c_uint = 0x408178;
pub const mmDMA_QM_1_CP_CURRENT_INST_LO: c_uint = 0x40817C;
pub const mmDMA_QM_1_CP_CURRENT_INST_HI: c_uint = 0x408180;
pub const mmDMA_QM_1_CP_BARRIER_CFG: c_uint = 0x408184;
pub const mmDMA_QM_1_CP_DBG_0: c_uint = 0x408188;
pub const mmDMA_QM_1_PQ_BUF_ADDR: c_uint = 0x408300;
pub const mmDMA_QM_1_PQ_BUF_RDATA: c_uint = 0x408304;
pub const mmDMA_QM_1_CQ_BUF_ADDR: c_uint = 0x408308;
pub const mmDMA_QM_1_CQ_BUF_RDATA: c_uint = 0x40830C;
