EESchema-LIBRARY Version 2.3  29/04/2008-12:24:01
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 20
#
# Dev Name: C8051F300
# Package Name: MLP11
# Dev Tech: 0
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F300 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: C8051F300
F0 "IC" -600 450 50 H V L B
F1 "C8051F300" -600 -600 50 H V L B
F2 "silabs-2-MLP11" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 400 -600 -500
P 2 1 0 0 -600 -500 600 -500
P 2 1 0 0 600 -500 600 400
P 2 1 0 0 600 400 -600 400
T 0 -410 -100 60 0 1 0 GND
T 0 -410 -200 60 0 1 0 GND
T 0 -410 -300 60 0 1 0 GND
T 0 -410 -400 60 0 1 0 GND
X C2D/P0.7 10 700 -400 100 L 40 40 1 1 B 
X CNVSTR/P0.6 9 700 -300 100 L 40 40 1 1 B 
X GND G -700 0 100 R 40 40 1 1 W 
X GND@1 G1 -700 -100 100 R 40 40 1 1 W 
X GND@2 G2 -700 -200 100 R 40 40 1 1 W 
X GND@3 G3 -700 -300 100 R 40 40 1 1 W 
X GND@4 G4 -700 -400 100 R 40 40 1 1 W 
X P0.1 2 700 200 100 L 40 40 1 1 B 
X RX/P0.5 7 700 -200 100 L 40 40 1 1 B 
X TX/P0.4 6 700 -100 100 L 40 40 1 1 B 
X VCC 3 -700 300 100 R 40 40 1 1 W 
X VREF/P0.0 1 700 300 100 L 40 40 1 1 B 
X XTAL1/P0.2 4 700 100 100 L 40 40 1 1 B 
X XTAL2/P0.3 5 700 0 100 L 40 40 1 1 B 
X \RST\C2CK 8 -700 200 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F301
# Package Name: MLP11
# Dev Tech: 1
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F301 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: C8051F300
F0 "IC" -600 450 50 H V L B
F1 "C8051F301" -600 -600 50 H V L B
F2 "silabs-2-MLP11" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 400 -600 -500
P 2 1 0 0 -600 -500 600 -500
P 2 1 0 0 600 -500 600 400
P 2 1 0 0 600 400 -600 400
T 0 -410 -100 60 0 1 0 GND
T 0 -410 -200 60 0 1 0 GND
T 0 -410 -300 60 0 1 0 GND
T 0 -410 -400 60 0 1 0 GND
X C2D/P0.7 10 700 -400 100 L 40 40 1 1 B 
X CNVSTR/P0.6 9 700 -300 100 L 40 40 1 1 B 
X GND G -700 0 100 R 40 40 1 1 W 
X GND@1 G1 -700 -100 100 R 40 40 1 1 W 
X GND@2 G2 -700 -200 100 R 40 40 1 1 W 
X GND@3 G3 -700 -300 100 R 40 40 1 1 W 
X GND@4 G4 -700 -400 100 R 40 40 1 1 W 
X P0.1 2 700 200 100 L 40 40 1 1 B 
X RX/P0.5 7 700 -200 100 L 40 40 1 1 B 
X TX/P0.4 6 700 -100 100 L 40 40 1 1 B 
X VCC 3 -700 300 100 R 40 40 1 1 W 
X VREF/P0.0 1 700 300 100 L 40 40 1 1 B 
X XTAL1/P0.2 4 700 100 100 L 40 40 1 1 B 
X XTAL2/P0.3 5 700 0 100 L 40 40 1 1 B 
X \RST\C2CK 8 -700 200 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F302
# Package Name: MLP11
# Dev Tech: 2
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F302 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: C8051F300
F0 "IC" -600 450 50 H V L B
F1 "C8051F302" -600 -600 50 H V L B
F2 "silabs-2-MLP11" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 400 -600 -500
P 2 1 0 0 -600 -500 600 -500
P 2 1 0 0 600 -500 600 400
P 2 1 0 0 600 400 -600 400
T 0 -410 -100 60 0 1 0 GND
T 0 -410 -200 60 0 1 0 GND
T 0 -410 -300 60 0 1 0 GND
T 0 -410 -400 60 0 1 0 GND
X C2D/P0.7 10 700 -400 100 L 40 40 1 1 B 
X CNVSTR/P0.6 9 700 -300 100 L 40 40 1 1 B 
X GND G -700 0 100 R 40 40 1 1 W 
X GND@1 G1 -700 -100 100 R 40 40 1 1 W 
X GND@2 G2 -700 -200 100 R 40 40 1 1 W 
X GND@3 G3 -700 -300 100 R 40 40 1 1 W 
X GND@4 G4 -700 -400 100 R 40 40 1 1 W 
X P0.1 2 700 200 100 L 40 40 1 1 B 
X RX/P0.5 7 700 -200 100 L 40 40 1 1 B 
X TX/P0.4 6 700 -100 100 L 40 40 1 1 B 
X VCC 3 -700 300 100 R 40 40 1 1 W 
X VREF/P0.0 1 700 300 100 L 40 40 1 1 B 
X XTAL1/P0.2 4 700 100 100 L 40 40 1 1 B 
X XTAL2/P0.3 5 700 0 100 L 40 40 1 1 B 
X \RST\C2CK 8 -700 200 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F303
# Package Name: MLP11
# Dev Tech: 3
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F303 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: C8051F300
F0 "IC" -600 450 50 H V L B
F1 "C8051F303" -600 -600 50 H V L B
F2 "silabs-2-MLP11" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 400 -600 -500
P 2 1 0 0 -600 -500 600 -500
P 2 1 0 0 600 -500 600 400
P 2 1 0 0 600 400 -600 400
T 0 -410 -100 60 0 1 0 GND
T 0 -410 -200 60 0 1 0 GND
T 0 -410 -300 60 0 1 0 GND
T 0 -410 -400 60 0 1 0 GND
X C2D/P0.7 10 700 -400 100 L 40 40 1 1 B 
X CNVSTR/P0.6 9 700 -300 100 L 40 40 1 1 B 
X GND G -700 0 100 R 40 40 1 1 W 
X GND@1 G1 -700 -100 100 R 40 40 1 1 W 
X GND@2 G2 -700 -200 100 R 40 40 1 1 W 
X GND@3 G3 -700 -300 100 R 40 40 1 1 W 
X GND@4 G4 -700 -400 100 R 40 40 1 1 W 
X P0.1 2 700 200 100 L 40 40 1 1 B 
X RX/P0.5 7 700 -200 100 L 40 40 1 1 B 
X TX/P0.4 6 700 -100 100 L 40 40 1 1 B 
X VCC 3 -700 300 100 R 40 40 1 1 W 
X VREF/P0.0 1 700 300 100 L 40 40 1 1 B 
X XTAL1/P0.2 4 700 100 100 L 40 40 1 1 B 
X XTAL2/P0.3 5 700 0 100 L 40 40 1 1 B 
X \RST\C2CK 8 -700 200 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F304
# Package Name: MLP11
# Dev Tech: 4
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F304 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: C8051F300
F0 "IC" -600 450 50 H V L B
F1 "C8051F304" -600 -600 50 H V L B
F2 "silabs-2-MLP11" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 400 -600 -500
P 2 1 0 0 -600 -500 600 -500
P 2 1 0 0 600 -500 600 400
P 2 1 0 0 600 400 -600 400
T 0 -410 -100 60 0 1 0 GND
T 0 -410 -200 60 0 1 0 GND
T 0 -410 -300 60 0 1 0 GND
T 0 -410 -400 60 0 1 0 GND
X C2D/P0.7 10 700 -400 100 L 40 40 1 1 B 
X CNVSTR/P0.6 9 700 -300 100 L 40 40 1 1 B 
X GND G -700 0 100 R 40 40 1 1 W 
X GND@1 G1 -700 -100 100 R 40 40 1 1 W 
X GND@2 G2 -700 -200 100 R 40 40 1 1 W 
X GND@3 G3 -700 -300 100 R 40 40 1 1 W 
X GND@4 G4 -700 -400 100 R 40 40 1 1 W 
X P0.1 2 700 200 100 L 40 40 1 1 B 
X RX/P0.5 7 700 -200 100 L 40 40 1 1 B 
X TX/P0.4 6 700 -100 100 L 40 40 1 1 B 
X VCC 3 -700 300 100 R 40 40 1 1 W 
X VREF/P0.0 1 700 300 100 L 40 40 1 1 B 
X XTAL1/P0.2 4 700 100 100 L 40 40 1 1 B 
X XTAL2/P0.3 5 700 0 100 L 40 40 1 1 B 
X \RST\C2CK 8 -700 200 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F305
# Package Name: MLP11
# Dev Tech: 5
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F305 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: C8051F300
F0 "IC" -600 450 50 H V L B
F1 "C8051F305" -600 -600 50 H V L B
F2 "silabs-2-MLP11" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 400 -600 -500
P 2 1 0 0 -600 -500 600 -500
P 2 1 0 0 600 -500 600 400
P 2 1 0 0 600 400 -600 400
T 0 -410 -100 60 0 1 0 GND
T 0 -410 -200 60 0 1 0 GND
T 0 -410 -300 60 0 1 0 GND
T 0 -410 -400 60 0 1 0 GND
X C2D/P0.7 10 700 -400 100 L 40 40 1 1 B 
X CNVSTR/P0.6 9 700 -300 100 L 40 40 1 1 B 
X GND G -700 0 100 R 40 40 1 1 W 
X GND@1 G1 -700 -100 100 R 40 40 1 1 W 
X GND@2 G2 -700 -200 100 R 40 40 1 1 W 
X GND@3 G3 -700 -300 100 R 40 40 1 1 W 
X GND@4 G4 -700 -400 100 R 40 40 1 1 W 
X P0.1 2 700 200 100 L 40 40 1 1 B 
X RX/P0.5 7 700 -200 100 L 40 40 1 1 B 
X TX/P0.4 6 700 -100 100 L 40 40 1 1 B 
X VCC 3 -700 300 100 R 40 40 1 1 W 
X VREF/P0.0 1 700 300 100 L 40 40 1 1 B 
X XTAL1/P0.2 4 700 100 100 L 40 40 1 1 B 
X XTAL2/P0.3 5 700 0 100 L 40 40 1 1 B 
X \RST\C2CK 8 -700 200 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F320
# Package Name: TQFP32-08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F320 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: F320
F0 "IC" -600 1350 50 H V L B
F1 "C8051F320" -600 -1500 50 H V L B
F2 "silabs-2-TQFP32-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1300 600 1300
P 2 1 0 0 600 1300 600 -1400
P 2 1 0 0 600 -1400 -600 -1400
P 2 1 0 0 -600 -1400 -600 1300
X /RST(C2CK) 9 800 -600 200 L 40 40 1 1 B 
X D+ 4 800 -400 200 L 40 40 1 1 B 
X D- 5 800 -300 200 L 40 40 1 1 B 
X GND 3 800 100 200 L 40 40 1 1 W 
X P0.0 2 -800 1200 200 R 40 40 1 1 B 
X P0.1 1 -800 1100 200 R 40 40 1 1 B 
X P0.2(XTAL1) 32 -800 1000 200 R 40 40 1 1 B 
X P0.3(XTAL2) 31 -800 900 200 R 40 40 1 1 B 
X P0.4 30 -800 800 200 R 40 40 1 1 B 
X P0.5 29 -800 700 200 R 40 40 1 1 B 
X P0.6(CNVSTR) 28 -800 600 200 R 40 40 1 1 B 
X P0.7(VREF) 27 -800 500 200 R 40 40 1 1 B 
X P1.0 26 -800 300 200 R 40 40 1 1 B 
X P1.1 25 -800 200 200 R 40 40 1 1 B 
X P1.2 24 -800 100 200 R 40 40 1 1 B 
X P1.3 23 -800 0 200 R 40 40 1 1 B 
X P1.4 22 -800 -100 200 R 40 40 1 1 B 
X P1.5 21 -800 -200 200 R 40 40 1 1 B 
X P1.6 20 -800 -300 200 R 40 40 1 1 B 
X P1.7 19 -800 -400 200 R 40 40 1 1 B 
X P2.0 18 -800 -600 200 R 40 40 1 1 B 
X P2.1 17 -800 -700 200 R 40 40 1 1 B 
X P2.2 16 -800 -800 200 R 40 40 1 1 B 
X P2.3 15 -800 -900 200 R 40 40 1 1 B 
X P2.4 14 -800 -1000 200 R 40 40 1 1 B 
X P2.5 13 -800 -1100 200 R 40 40 1 1 B 
X P2.6 12 -800 -1200 200 R 40 40 1 1 B 
X P2.7 11 -800 -1300 200 R 40 40 1 1 B 
X P3.0(C2D) 10 800 -700 200 L 40 40 1 1 B 
X REGIN 7 800 200 200 L 40 40 1 1 W 
X VBUS 8 800 -200 200 L 40 40 1 1 W 
X VDD 6 800 300 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F330/1
# Package Name: MLP20
# Dev Tech: /1
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F330/1 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: C8051F330/1
F0 "IC" -500 950 50 H V L B
F1 "C8051F330/1" -500 -1000 50 H V L B
F2 "silabs-2-MLP20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 900 -500 -900
P 2 1 0 0 -500 -900 400 -900
P 2 1 0 0 400 -900 400 900
P 2 1 0 0 400 900 -500 900
T 0 -310 -700 60 0 1 0 GND
T 0 -310 -800 60 0 1 0 GND
X GND 2 -600 -600 100 R 40 40 1 1 W 
X GND@1 M -600 -700 100 R 40 40 1 1 W 
X GND@2 EXP -600 -800 100 R 40 40 1 1 W 
X P0.0 1 500 800 100 L 40 40 1 1 B 
X P0.1 20 500 700 100 L 40 40 1 1 B 
X P0.2 19 500 600 100 L 40 40 1 1 B 
X P0.3 18 500 500 100 L 40 40 1 1 B 
X P0.4 17 500 400 100 L 40 40 1 1 B 
X P0.5 16 500 300 100 L 40 40 1 1 B 
X P0.6 15 500 200 100 L 40 40 1 1 B 
X P0.7 14 500 100 100 L 40 40 1 1 B 
X P1.0 13 500 -100 100 L 40 40 1 1 B 
X P1.1 12 500 -200 100 L 40 40 1 1 B 
X P1.2 11 500 -300 100 L 40 40 1 1 B 
X P1.3 10 500 -400 100 L 40 40 1 1 B 
X P1.4 9 500 -500 100 L 40 40 1 1 B 
X P1.5 8 500 -600 100 L 40 40 1 1 B 
X P1.6 7 500 -700 100 L 40 40 1 1 B 
X P1.7 6 500 -800 100 L 40 40 1 1 B 
X P2.0/C2D 5 -600 400 100 R 40 40 1 1 B 
X VDD 3 -600 800 100 R 40 40 1 1 W 
X \RST\C2CK 4 -600 600 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F330D
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F330D IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: C8051F330D
F0 "IC" -500 950 50 H V L B
F1 "C8051F330D" -500 -1000 50 H V L B
F2 "silabs-2-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 900 -500 -900
P 2 1 0 0 -500 -900 400 -900
P 2 1 0 0 400 -900 400 900
P 2 1 0 0 400 900 -500 900
X GND 5 -600 -800 100 R 40 40 1 1 W 
X P0.0 4 500 800 100 L 40 40 1 1 B 
X P0.1 3 500 700 100 L 40 40 1 1 B 
X P0.2 2 500 600 100 L 40 40 1 1 B 
X P0.3 1 500 500 100 L 40 40 1 1 B 
X P0.4 20 500 400 100 L 40 40 1 1 B 
X P0.5 19 500 300 100 L 40 40 1 1 B 
X P0.6 18 500 200 100 L 40 40 1 1 B 
X P0.7 17 500 100 100 L 40 40 1 1 B 
X P1.0 16 500 -100 100 L 40 40 1 1 B 
X P1.1 15 500 -200 100 L 40 40 1 1 B 
X P1.2 14 500 -300 100 L 40 40 1 1 B 
X P1.3 13 500 -400 100 L 40 40 1 1 B 
X P1.4 12 500 -500 100 L 40 40 1 1 B 
X P1.5 11 500 -600 100 L 40 40 1 1 B 
X P1.6 10 500 -700 100 L 40 40 1 1 B 
X P1.7 9 500 -800 100 L 40 40 1 1 B 
X P2.0/C2D 8 -600 400 100 R 40 40 1 1 B 
X VDD 6 -600 800 100 R 40 40 1 1 W 
X \RST\C2CK 7 -600 600 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F340
# Package Name: TQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F340 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: F340
F0 "IC" -600 1450 50 H V L B
F1 "C8051F340" -600 -1600 50 H V L B
F2 "silabs-2-TQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -1500
P 2 1 0 0 600 -1500 -600 -1500
P 2 1 0 0 -600 -1500 -600 1400
X C2CK/RST 13 800 500 200 L 40 40 1 1 B 
X C2D 14 800 400 200 L 40 40 1 1 B 
X D+ 8 800 700 200 L 40 40 1 1 B 
X D- 9 800 800 200 L 40 40 1 1 B 
X GND 7 800 1100 200 L 40 40 1 1 W 
X P0.0 6 -800 1200 200 R 40 40 1 1 B 
X P0.1 5 -800 1100 200 R 40 40 1 1 B 
X P0.2 4 -800 1000 200 R 40 40 1 1 B 
X P0.3 3 -800 900 200 R 40 40 1 1 B 
X P0.4 2 -800 800 200 R 40 40 1 1 B 
X P0.5 1 -800 700 200 R 40 40 1 1 B 
X P0.6(XTAL1) 48 -800 600 200 R 40 40 1 1 B 
X P0.7(XTAL2) 47 -800 500 200 R 40 40 1 1 B 
X P1.0 46 -800 300 200 R 40 40 1 1 B 
X P1.1 45 -800 200 200 R 40 40 1 1 B 
X P1.2 44 -800 100 200 R 40 40 1 1 B 
X P1.3(ALE) 43 -800 0 200 R 40 40 1 1 B 
X P1.4(CNVSTR) 42 -800 -100 200 R 40 40 1 1 B 
X P1.5(VREF) 41 -800 -200 200 R 40 40 1 1 B 
X P1.6(/RD) 40 -800 -300 200 R 40 40 1 1 B 
X P1.7(/WR) 39 -800 -400 200 R 40 40 1 1 B 
X P2.0 38 -800 -600 200 R 40 40 1 1 B 
X P2.1 37 -800 -700 200 R 40 40 1 1 B 
X P2.2 36 -800 -800 200 R 40 40 1 1 B 
X P2.3 35 -800 -900 200 R 40 40 1 1 B 
X P2.4 34 -800 -1000 200 R 40 40 1 1 B 
X P2.5 33 -800 -1100 200 R 40 40 1 1 B 
X P2.6 32 -800 -1200 200 R 40 40 1 1 B 
X P2.7 31 -800 -1300 200 R 40 40 1 1 B 
X P3.0 30 800 200 200 L 40 40 1 1 B 
X P3.1 29 800 100 200 L 40 40 1 1 B 
X P3.2 28 800 0 200 L 40 40 1 1 B 
X P3.3 27 800 -100 200 L 40 40 1 1 B 
X P3.4 26 800 -200 200 L 40 40 1 1 B 
X P3.5 25 800 -300 200 L 40 40 1 1 B 
X P3.6 24 800 -400 200 L 40 40 1 1 B 
X P3.7 23 800 -500 200 L 40 40 1 1 B 
X P4.0 22 800 -700 200 L 40 40 1 1 B 
X P4.1 21 800 -800 200 L 40 40 1 1 B 
X P4.2 20 800 -900 200 L 40 40 1 1 B 
X P4.3 19 800 -1000 200 L 40 40 1 1 B 
X P4.4 18 800 -1100 200 L 40 40 1 1 B 
X P4.5 17 800 -1200 200 L 40 40 1 1 B 
X P4.6 16 800 -1300 200 L 40 40 1 1 B 
X P4.7 15 800 -1400 200 L 40 40 1 1 B 
X REGIN 11 800 1200 200 L 40 40 1 1 W 
X VBUS 12 800 900 200 L 40 40 1 1 W 
X VDD 10 800 1300 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F341
# Package Name: TQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F341 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: F340
F0 "IC" -600 1450 50 H V L B
F1 "C8051F341" -600 -1600 50 H V L B
F2 "silabs-2-TQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -1500
P 2 1 0 0 600 -1500 -600 -1500
P 2 1 0 0 -600 -1500 -600 1400
X C2CK/RST 13 800 500 200 L 40 40 1 1 B 
X C2D 14 800 400 200 L 40 40 1 1 B 
X D+ 8 800 700 200 L 40 40 1 1 B 
X D- 9 800 800 200 L 40 40 1 1 B 
X GND 7 800 1100 200 L 40 40 1 1 W 
X P0.0 6 -800 1200 200 R 40 40 1 1 B 
X P0.1 5 -800 1100 200 R 40 40 1 1 B 
X P0.2 4 -800 1000 200 R 40 40 1 1 B 
X P0.3 3 -800 900 200 R 40 40 1 1 B 
X P0.4 2 -800 800 200 R 40 40 1 1 B 
X P0.5 1 -800 700 200 R 40 40 1 1 B 
X P0.6(XTAL1) 48 -800 600 200 R 40 40 1 1 B 
X P0.7(XTAL2) 47 -800 500 200 R 40 40 1 1 B 
X P1.0 46 -800 300 200 R 40 40 1 1 B 
X P1.1 45 -800 200 200 R 40 40 1 1 B 
X P1.2 44 -800 100 200 R 40 40 1 1 B 
X P1.3(ALE) 43 -800 0 200 R 40 40 1 1 B 
X P1.4(CNVSTR) 42 -800 -100 200 R 40 40 1 1 B 
X P1.5(VREF) 41 -800 -200 200 R 40 40 1 1 B 
X P1.6(/RD) 40 -800 -300 200 R 40 40 1 1 B 
X P1.7(/WR) 39 -800 -400 200 R 40 40 1 1 B 
X P2.0 38 -800 -600 200 R 40 40 1 1 B 
X P2.1 37 -800 -700 200 R 40 40 1 1 B 
X P2.2 36 -800 -800 200 R 40 40 1 1 B 
X P2.3 35 -800 -900 200 R 40 40 1 1 B 
X P2.4 34 -800 -1000 200 R 40 40 1 1 B 
X P2.5 33 -800 -1100 200 R 40 40 1 1 B 
X P2.6 32 -800 -1200 200 R 40 40 1 1 B 
X P2.7 31 -800 -1300 200 R 40 40 1 1 B 
X P3.0 30 800 200 200 L 40 40 1 1 B 
X P3.1 29 800 100 200 L 40 40 1 1 B 
X P3.2 28 800 0 200 L 40 40 1 1 B 
X P3.3 27 800 -100 200 L 40 40 1 1 B 
X P3.4 26 800 -200 200 L 40 40 1 1 B 
X P3.5 25 800 -300 200 L 40 40 1 1 B 
X P3.6 24 800 -400 200 L 40 40 1 1 B 
X P3.7 23 800 -500 200 L 40 40 1 1 B 
X P4.0 22 800 -700 200 L 40 40 1 1 B 
X P4.1 21 800 -800 200 L 40 40 1 1 B 
X P4.2 20 800 -900 200 L 40 40 1 1 B 
X P4.3 19 800 -1000 200 L 40 40 1 1 B 
X P4.4 18 800 -1100 200 L 40 40 1 1 B 
X P4.5 17 800 -1200 200 L 40 40 1 1 B 
X P4.6 16 800 -1300 200 L 40 40 1 1 B 
X P4.7 15 800 -1400 200 L 40 40 1 1 B 
X REGIN 11 800 1200 200 L 40 40 1 1 W 
X VBUS 12 800 900 200 L 40 40 1 1 W 
X VDD 10 800 1300 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F342
# Package Name: TQFP32-08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F342 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: F320
F0 "IC" -600 1350 50 H V L B
F1 "C8051F342" -600 -1500 50 H V L B
F2 "silabs-2-TQFP32-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1300 600 1300
P 2 1 0 0 600 1300 600 -1400
P 2 1 0 0 600 -1400 -600 -1400
P 2 1 0 0 -600 -1400 -600 1300
X /RST(C2CK) 9 800 -600 200 L 40 40 1 1 B 
X D+ 4 800 -400 200 L 40 40 1 1 B 
X D- 5 800 -300 200 L 40 40 1 1 B 
X GND 3 800 100 200 L 40 40 1 1 W 
X P0.0 2 -800 1200 200 R 40 40 1 1 B 
X P0.1 1 -800 1100 200 R 40 40 1 1 B 
X P0.2(XTAL1) 32 -800 1000 200 R 40 40 1 1 B 
X P0.3(XTAL2) 31 -800 900 200 R 40 40 1 1 B 
X P0.4 30 -800 800 200 R 40 40 1 1 B 
X P0.5 29 -800 700 200 R 40 40 1 1 B 
X P0.6(CNVSTR) 28 -800 600 200 R 40 40 1 1 B 
X P0.7(VREF) 27 -800 500 200 R 40 40 1 1 B 
X P1.0 26 -800 300 200 R 40 40 1 1 B 
X P1.1 25 -800 200 200 R 40 40 1 1 B 
X P1.2 24 -800 100 200 R 40 40 1 1 B 
X P1.3 23 -800 0 200 R 40 40 1 1 B 
X P1.4 22 -800 -100 200 R 40 40 1 1 B 
X P1.5 21 -800 -200 200 R 40 40 1 1 B 
X P1.6 20 -800 -300 200 R 40 40 1 1 B 
X P1.7 19 -800 -400 200 R 40 40 1 1 B 
X P2.0 18 -800 -600 200 R 40 40 1 1 B 
X P2.1 17 -800 -700 200 R 40 40 1 1 B 
X P2.2 16 -800 -800 200 R 40 40 1 1 B 
X P2.3 15 -800 -900 200 R 40 40 1 1 B 
X P2.4 14 -800 -1000 200 R 40 40 1 1 B 
X P2.5 13 -800 -1100 200 R 40 40 1 1 B 
X P2.6 12 -800 -1200 200 R 40 40 1 1 B 
X P2.7 11 -800 -1300 200 R 40 40 1 1 B 
X P3.0(C2D) 10 800 -700 200 L 40 40 1 1 B 
X REGIN 7 800 200 200 L 40 40 1 1 W 
X VBUS 8 800 -200 200 L 40 40 1 1 W 
X VDD 6 800 300 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F343
# Package Name: TQFP32-08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F343 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: F320
F0 "IC" -600 1350 50 H V L B
F1 "C8051F343" -600 -1500 50 H V L B
F2 "silabs-2-TQFP32-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1300 600 1300
P 2 1 0 0 600 1300 600 -1400
P 2 1 0 0 600 -1400 -600 -1400
P 2 1 0 0 -600 -1400 -600 1300
X /RST(C2CK) 9 800 -600 200 L 40 40 1 1 B 
X D+ 4 800 -400 200 L 40 40 1 1 B 
X D- 5 800 -300 200 L 40 40 1 1 B 
X GND 3 800 100 200 L 40 40 1 1 W 
X P0.0 2 -800 1200 200 R 40 40 1 1 B 
X P0.1 1 -800 1100 200 R 40 40 1 1 B 
X P0.2(XTAL1) 32 -800 1000 200 R 40 40 1 1 B 
X P0.3(XTAL2) 31 -800 900 200 R 40 40 1 1 B 
X P0.4 30 -800 800 200 R 40 40 1 1 B 
X P0.5 29 -800 700 200 R 40 40 1 1 B 
X P0.6(CNVSTR) 28 -800 600 200 R 40 40 1 1 B 
X P0.7(VREF) 27 -800 500 200 R 40 40 1 1 B 
X P1.0 26 -800 300 200 R 40 40 1 1 B 
X P1.1 25 -800 200 200 R 40 40 1 1 B 
X P1.2 24 -800 100 200 R 40 40 1 1 B 
X P1.3 23 -800 0 200 R 40 40 1 1 B 
X P1.4 22 -800 -100 200 R 40 40 1 1 B 
X P1.5 21 -800 -200 200 R 40 40 1 1 B 
X P1.6 20 -800 -300 200 R 40 40 1 1 B 
X P1.7 19 -800 -400 200 R 40 40 1 1 B 
X P2.0 18 -800 -600 200 R 40 40 1 1 B 
X P2.1 17 -800 -700 200 R 40 40 1 1 B 
X P2.2 16 -800 -800 200 R 40 40 1 1 B 
X P2.3 15 -800 -900 200 R 40 40 1 1 B 
X P2.4 14 -800 -1000 200 R 40 40 1 1 B 
X P2.5 13 -800 -1100 200 R 40 40 1 1 B 
X P2.6 12 -800 -1200 200 R 40 40 1 1 B 
X P2.7 11 -800 -1300 200 R 40 40 1 1 B 
X P3.0(C2D) 10 800 -700 200 L 40 40 1 1 B 
X REGIN 7 800 200 200 L 40 40 1 1 W 
X VBUS 8 800 -200 200 L 40 40 1 1 W 
X VDD 6 800 300 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F344
# Package Name: TQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F344 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: F340
F0 "IC" -600 1450 50 H V L B
F1 "C8051F344" -600 -1600 50 H V L B
F2 "silabs-2-TQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -1500
P 2 1 0 0 600 -1500 -600 -1500
P 2 1 0 0 -600 -1500 -600 1400
X C2CK/RST 13 800 500 200 L 40 40 1 1 B 
X C2D 14 800 400 200 L 40 40 1 1 B 
X D+ 8 800 700 200 L 40 40 1 1 B 
X D- 9 800 800 200 L 40 40 1 1 B 
X GND 7 800 1100 200 L 40 40 1 1 W 
X P0.0 6 -800 1200 200 R 40 40 1 1 B 
X P0.1 5 -800 1100 200 R 40 40 1 1 B 
X P0.2 4 -800 1000 200 R 40 40 1 1 B 
X P0.3 3 -800 900 200 R 40 40 1 1 B 
X P0.4 2 -800 800 200 R 40 40 1 1 B 
X P0.5 1 -800 700 200 R 40 40 1 1 B 
X P0.6(XTAL1) 48 -800 600 200 R 40 40 1 1 B 
X P0.7(XTAL2) 47 -800 500 200 R 40 40 1 1 B 
X P1.0 46 -800 300 200 R 40 40 1 1 B 
X P1.1 45 -800 200 200 R 40 40 1 1 B 
X P1.2 44 -800 100 200 R 40 40 1 1 B 
X P1.3(ALE) 43 -800 0 200 R 40 40 1 1 B 
X P1.4(CNVSTR) 42 -800 -100 200 R 40 40 1 1 B 
X P1.5(VREF) 41 -800 -200 200 R 40 40 1 1 B 
X P1.6(/RD) 40 -800 -300 200 R 40 40 1 1 B 
X P1.7(/WR) 39 -800 -400 200 R 40 40 1 1 B 
X P2.0 38 -800 -600 200 R 40 40 1 1 B 
X P2.1 37 -800 -700 200 R 40 40 1 1 B 
X P2.2 36 -800 -800 200 R 40 40 1 1 B 
X P2.3 35 -800 -900 200 R 40 40 1 1 B 
X P2.4 34 -800 -1000 200 R 40 40 1 1 B 
X P2.5 33 -800 -1100 200 R 40 40 1 1 B 
X P2.6 32 -800 -1200 200 R 40 40 1 1 B 
X P2.7 31 -800 -1300 200 R 40 40 1 1 B 
X P3.0 30 800 200 200 L 40 40 1 1 B 
X P3.1 29 800 100 200 L 40 40 1 1 B 
X P3.2 28 800 0 200 L 40 40 1 1 B 
X P3.3 27 800 -100 200 L 40 40 1 1 B 
X P3.4 26 800 -200 200 L 40 40 1 1 B 
X P3.5 25 800 -300 200 L 40 40 1 1 B 
X P3.6 24 800 -400 200 L 40 40 1 1 B 
X P3.7 23 800 -500 200 L 40 40 1 1 B 
X P4.0 22 800 -700 200 L 40 40 1 1 B 
X P4.1 21 800 -800 200 L 40 40 1 1 B 
X P4.2 20 800 -900 200 L 40 40 1 1 B 
X P4.3 19 800 -1000 200 L 40 40 1 1 B 
X P4.4 18 800 -1100 200 L 40 40 1 1 B 
X P4.5 17 800 -1200 200 L 40 40 1 1 B 
X P4.6 16 800 -1300 200 L 40 40 1 1 B 
X P4.7 15 800 -1400 200 L 40 40 1 1 B 
X REGIN 11 800 1200 200 L 40 40 1 1 W 
X VBUS 12 800 900 200 L 40 40 1 1 W 
X VDD 10 800 1300 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F345
# Package Name: TQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F345 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: F340
F0 "IC" -600 1450 50 H V L B
F1 "C8051F345" -600 -1600 50 H V L B
F2 "silabs-2-TQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -1500
P 2 1 0 0 600 -1500 -600 -1500
P 2 1 0 0 -600 -1500 -600 1400
X C2CK/RST 13 800 500 200 L 40 40 1 1 B 
X C2D 14 800 400 200 L 40 40 1 1 B 
X D+ 8 800 700 200 L 40 40 1 1 B 
X D- 9 800 800 200 L 40 40 1 1 B 
X GND 7 800 1100 200 L 40 40 1 1 W 
X P0.0 6 -800 1200 200 R 40 40 1 1 B 
X P0.1 5 -800 1100 200 R 40 40 1 1 B 
X P0.2 4 -800 1000 200 R 40 40 1 1 B 
X P0.3 3 -800 900 200 R 40 40 1 1 B 
X P0.4 2 -800 800 200 R 40 40 1 1 B 
X P0.5 1 -800 700 200 R 40 40 1 1 B 
X P0.6(XTAL1) 48 -800 600 200 R 40 40 1 1 B 
X P0.7(XTAL2) 47 -800 500 200 R 40 40 1 1 B 
X P1.0 46 -800 300 200 R 40 40 1 1 B 
X P1.1 45 -800 200 200 R 40 40 1 1 B 
X P1.2 44 -800 100 200 R 40 40 1 1 B 
X P1.3(ALE) 43 -800 0 200 R 40 40 1 1 B 
X P1.4(CNVSTR) 42 -800 -100 200 R 40 40 1 1 B 
X P1.5(VREF) 41 -800 -200 200 R 40 40 1 1 B 
X P1.6(/RD) 40 -800 -300 200 R 40 40 1 1 B 
X P1.7(/WR) 39 -800 -400 200 R 40 40 1 1 B 
X P2.0 38 -800 -600 200 R 40 40 1 1 B 
X P2.1 37 -800 -700 200 R 40 40 1 1 B 
X P2.2 36 -800 -800 200 R 40 40 1 1 B 
X P2.3 35 -800 -900 200 R 40 40 1 1 B 
X P2.4 34 -800 -1000 200 R 40 40 1 1 B 
X P2.5 33 -800 -1100 200 R 40 40 1 1 B 
X P2.6 32 -800 -1200 200 R 40 40 1 1 B 
X P2.7 31 -800 -1300 200 R 40 40 1 1 B 
X P3.0 30 800 200 200 L 40 40 1 1 B 
X P3.1 29 800 100 200 L 40 40 1 1 B 
X P3.2 28 800 0 200 L 40 40 1 1 B 
X P3.3 27 800 -100 200 L 40 40 1 1 B 
X P3.4 26 800 -200 200 L 40 40 1 1 B 
X P3.5 25 800 -300 200 L 40 40 1 1 B 
X P3.6 24 800 -400 200 L 40 40 1 1 B 
X P3.7 23 800 -500 200 L 40 40 1 1 B 
X P4.0 22 800 -700 200 L 40 40 1 1 B 
X P4.1 21 800 -800 200 L 40 40 1 1 B 
X P4.2 20 800 -900 200 L 40 40 1 1 B 
X P4.3 19 800 -1000 200 L 40 40 1 1 B 
X P4.4 18 800 -1100 200 L 40 40 1 1 B 
X P4.5 17 800 -1200 200 L 40 40 1 1 B 
X P4.6 16 800 -1300 200 L 40 40 1 1 B 
X P4.7 15 800 -1400 200 L 40 40 1 1 B 
X REGIN 11 800 1200 200 L 40 40 1 1 W 
X VBUS 12 800 900 200 L 40 40 1 1 W 
X VDD 10 800 1300 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F346
# Package Name: TQFP32-08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F346 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: F320
F0 "IC" -600 1350 50 H V L B
F1 "C8051F346" -600 -1500 50 H V L B
F2 "silabs-2-TQFP32-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1300 600 1300
P 2 1 0 0 600 1300 600 -1400
P 2 1 0 0 600 -1400 -600 -1400
P 2 1 0 0 -600 -1400 -600 1300
X /RST(C2CK) 9 800 -600 200 L 40 40 1 1 B 
X D+ 4 800 -400 200 L 40 40 1 1 B 
X D- 5 800 -300 200 L 40 40 1 1 B 
X GND 3 800 100 200 L 40 40 1 1 W 
X P0.0 2 -800 1200 200 R 40 40 1 1 B 
X P0.1 1 -800 1100 200 R 40 40 1 1 B 
X P0.2(XTAL1) 32 -800 1000 200 R 40 40 1 1 B 
X P0.3(XTAL2) 31 -800 900 200 R 40 40 1 1 B 
X P0.4 30 -800 800 200 R 40 40 1 1 B 
X P0.5 29 -800 700 200 R 40 40 1 1 B 
X P0.6(CNVSTR) 28 -800 600 200 R 40 40 1 1 B 
X P0.7(VREF) 27 -800 500 200 R 40 40 1 1 B 
X P1.0 26 -800 300 200 R 40 40 1 1 B 
X P1.1 25 -800 200 200 R 40 40 1 1 B 
X P1.2 24 -800 100 200 R 40 40 1 1 B 
X P1.3 23 -800 0 200 R 40 40 1 1 B 
X P1.4 22 -800 -100 200 R 40 40 1 1 B 
X P1.5 21 -800 -200 200 R 40 40 1 1 B 
X P1.6 20 -800 -300 200 R 40 40 1 1 B 
X P1.7 19 -800 -400 200 R 40 40 1 1 B 
X P2.0 18 -800 -600 200 R 40 40 1 1 B 
X P2.1 17 -800 -700 200 R 40 40 1 1 B 
X P2.2 16 -800 -800 200 R 40 40 1 1 B 
X P2.3 15 -800 -900 200 R 40 40 1 1 B 
X P2.4 14 -800 -1000 200 R 40 40 1 1 B 
X P2.5 13 -800 -1100 200 R 40 40 1 1 B 
X P2.6 12 -800 -1200 200 R 40 40 1 1 B 
X P2.7 11 -800 -1300 200 R 40 40 1 1 B 
X P3.0(C2D) 10 800 -700 200 L 40 40 1 1 B 
X REGIN 7 800 200 200 L 40 40 1 1 W 
X VBUS 8 800 -200 200 L 40 40 1 1 W 
X VDD 6 800 300 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: C8051F347
# Package Name: TQFP32-08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF C8051F347 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: F320
F0 "IC" -600 1350 50 H V L B
F1 "C8051F347" -600 -1500 50 H V L B
F2 "silabs-2-TQFP32-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1300 600 1300
P 2 1 0 0 600 1300 600 -1400
P 2 1 0 0 600 -1400 -600 -1400
P 2 1 0 0 -600 -1400 -600 1300
X /RST(C2CK) 9 800 -600 200 L 40 40 1 1 B 
X D+ 4 800 -400 200 L 40 40 1 1 B 
X D- 5 800 -300 200 L 40 40 1 1 B 
X GND 3 800 100 200 L 40 40 1 1 W 
X P0.0 2 -800 1200 200 R 40 40 1 1 B 
X P0.1 1 -800 1100 200 R 40 40 1 1 B 
X P0.2(XTAL1) 32 -800 1000 200 R 40 40 1 1 B 
X P0.3(XTAL2) 31 -800 900 200 R 40 40 1 1 B 
X P0.4 30 -800 800 200 R 40 40 1 1 B 
X P0.5 29 -800 700 200 R 40 40 1 1 B 
X P0.6(CNVSTR) 28 -800 600 200 R 40 40 1 1 B 
X P0.7(VREF) 27 -800 500 200 R 40 40 1 1 B 
X P1.0 26 -800 300 200 R 40 40 1 1 B 
X P1.1 25 -800 200 200 R 40 40 1 1 B 
X P1.2 24 -800 100 200 R 40 40 1 1 B 
X P1.3 23 -800 0 200 R 40 40 1 1 B 
X P1.4 22 -800 -100 200 R 40 40 1 1 B 
X P1.5 21 -800 -200 200 R 40 40 1 1 B 
X P1.6 20 -800 -300 200 R 40 40 1 1 B 
X P1.7 19 -800 -400 200 R 40 40 1 1 B 
X P2.0 18 -800 -600 200 R 40 40 1 1 B 
X P2.1 17 -800 -700 200 R 40 40 1 1 B 
X P2.2 16 -800 -800 200 R 40 40 1 1 B 
X P2.3 15 -800 -900 200 R 40 40 1 1 B 
X P2.4 14 -800 -1000 200 R 40 40 1 1 B 
X P2.5 13 -800 -1100 200 R 40 40 1 1 B 
X P2.6 12 -800 -1200 200 R 40 40 1 1 B 
X P2.7 11 -800 -1300 200 R 40 40 1 1 B 
X P3.0(C2D) 10 800 -700 200 L 40 40 1 1 B 
X REGIN 7 800 200 200 L 40 40 1 1 W 
X VBUS 8 800 -200 200 L 40 40 1 1 W 
X VDD 6 800 300 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: CP2101
# Package Name: MLP28
# Dev Tech: 1
# Dev Prefix: IC
# Gate count = 1
#
DEF CP2101 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: CP2101
F0 "IC" -500 750 50 H V L B
F1 "CP2101" -500 -800 50 H V L B
F2 "silabs-2-MLP28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 700 600 700
P 2 1 0 0 600 700 600 -700
P 2 1 0 0 600 -700 -500 -700
P 2 1 0 0 -500 -700 -500 700
X CTS 23 800 -600 200 L 40 40 1 1 I 
X D+ 4 -700 100 200 R 40 40 1 1 B 
X D- 5 -700 -100 200 R 40 40 1 1 B 
X DCD 1 800 0 200 L 40 40 1 1 I 
X DSR 27 800 -200 200 L 40 40 1 1 I 
X DTR 28 800 -100 200 L 40 40 1 1 O 
X GND 3 -700 -600 200 R 40 40 1 1 W 
X GND@EXP EXP -700 -500 200 R 40 40 1 1 W 
X GND@M M -700 -400 200 R 40 40 1 1 W 
X REGIN 7 -700 600 200 R 40 40 1 1 P 
X RI 2 800 100 200 L 40 40 1 1 I 
X RTS 24 800 -500 200 L 40 40 1 1 O 
X RXD 25 800 -400 200 L 40 40 1 1 I 
X SUSPEND 12 800 400 200 L 40 40 1 1 O 
X TXD 26 800 -300 200 L 40 40 1 1 O 
X VBUS 8 -700 500 200 R 40 40 1 1 I 
X VDD 6 -700 300 200 R 40 40 1 1 W 
X \RST 9 800 600 200 L 40 40 1 1 B 
X \SUSPEND 11 800 300 200 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: CP2102
# Package Name: MLP28
# Dev Tech: 2
# Dev Prefix: IC
# Gate count = 1
#
DEF CP2102 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: CP2101
F0 "IC" -500 750 50 H V L B
F1 "CP2102" -500 -800 50 H V L B
F2 "silabs-2-MLP28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 700 600 700
P 2 1 0 0 600 700 600 -700
P 2 1 0 0 600 -700 -500 -700
P 2 1 0 0 -500 -700 -500 700
X CTS 23 800 -600 200 L 40 40 1 1 I 
X D+ 4 -700 100 200 R 40 40 1 1 B 
X D- 5 -700 -100 200 R 40 40 1 1 B 
X DCD 1 800 0 200 L 40 40 1 1 I 
X DSR 27 800 -200 200 L 40 40 1 1 I 
X DTR 28 800 -100 200 L 40 40 1 1 O 
X GND 3 -700 -600 200 R 40 40 1 1 W 
X GND@EXP EXP -700 -500 200 R 40 40 1 1 W 
X GND@M M -700 -400 200 R 40 40 1 1 W 
X REGIN 7 -700 600 200 R 40 40 1 1 P 
X RI 2 800 100 200 L 40 40 1 1 I 
X RTS 24 800 -500 200 L 40 40 1 1 O 
X RXD 25 800 -400 200 L 40 40 1 1 I 
X SUSPEND 12 800 400 200 L 40 40 1 1 O 
X TXD 26 800 -300 200 L 40 40 1 1 O 
X VBUS 8 -700 500 200 R 40 40 1 1 I 
X VDD 6 -700 300 200 R 40 40 1 1 W 
X \RST 9 800 600 200 L 40 40 1 1 B 
X \SUSPEND 11 800 300 200 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: CP2103
# Package Name: MLP28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF CP2103 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: CP2103
F0 "IC" -300 950 50 H V L B
F1 "CP2103" -300 -1000 50 H V L B
F2 "silabs-2-MLP28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 900 800 900
P 2 1 0 0 800 900 800 -900
P 2 1 0 0 800 -900 -300 -900
P 2 1 0 0 -300 -900 -300 900
X CTS 22 1000 -800 200 L 40 40 1 1 I 
X D+ 3 -500 0 200 R 40 40 1 1 B 
X D- 4 -500 -200 200 R 40 40 1 1 B 
X DCD 28 1000 -200 200 L 40 40 1 1 I 
X DSR 26 1000 -400 200 L 40 40 1 1 I 
X DTR 27 1000 -300 200 L 40 40 1 1 O 
X GND 2 -500 -800 200 R 40 40 1 1 W 
X GND@EXP EXP -500 -700 200 R 40 40 1 1 W 
X GND@M M -500 -600 200 R 40 40 1 1 W 
X GPIO_0 19 1000 400 200 L 40 40 1 1 B 
X GPIO_1 18 1000 300 200 L 40 40 1 1 B 
X GPIO_2 17 1000 200 200 L 40 40 1 1 B 
X GPIO_3 16 1000 100 200 L 40 40 1 1 B 
X REGIN 7 -500 600 200 R 40 40 1 1 P 
X RI 1 1000 -100 200 L 40 40 1 1 I 
X RTS 23 1000 -700 200 L 40 40 1 1 O 
X RXD 24 1000 -600 200 L 40 40 1 1 I 
X SUSPEND 12 1000 700 200 L 40 40 1 1 O 
X TXD 25 1000 -500 200 L 40 40 1 1 O 
X VBUS 8 -500 500 200 R 40 40 1 1 I 
X VDD 6 -500 300 200 R 40 40 1 1 W 
X VIO 5 -500 800 200 R 40 40 1 1 W 
X \RST 9 1000 800 200 L 40 40 1 1 B 
X \SUSPEND 11 1000 600 200 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#End Library
