

================================================================
== Vitis HLS Report for 'C_PE_dummy_in_6_x0'
================================================================
* Date:           Fri Jul 15 00:28:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.854 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |       57|  28723257|  0.190 us|  95.735 ms|   57|  28723257|     none|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |                                        |  Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |                Loop Name               |   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +----------------------------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |- C_PE_dummy_in_6_x0_loop_1             |       56|  28723256|  14 ~ 7180814|          -|          -|     4|        no|
        | + C_PE_dummy_in_6_x0_loop_2            |       12|   7180812|   2 ~ 1196802|          -|          -|     6|        no|
        |  ++ C_PE_dummy_in_6_x0_loop_3          |  1196800|   1196800|          9350|          -|          -|   128|        no|
        |   +++ C_PE_dummy_in_6_x0_loop_4        |     9348|      9348|          4674|          -|          -|     2|        no|
        |    ++++ C_PE_dummy_in_6_x0_loop_5      |     4672|      4672|           146|          -|          -|    32|        no|
        |     +++++ C_PE_dummy_in_6_x0_loop_6    |      144|       144|            18|          -|          -|     8|        no|
        |      ++++++ C_PE_dummy_in_6_x0_loop_7  |       16|        16|             1|          -|          -|    16|        no|
        +----------------------------------------+---------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 8 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_6_x0135, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_6_x0135, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln9125 = br void" [./dut.cpp:9125]   --->   Operation 11 'br' 'br_ln9125' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 12 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 13 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 14 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln9125 = br i1 %icmp_ln890, void %.split13, void" [./dut.cpp:9125]   --->   Operation 16 'br' 'br_ln9125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln9125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1249" [./dut.cpp:9125]   --->   Operation 17 'specloopname' 'specloopname_ln9125' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln9126 = br void" [./dut.cpp:9126]   --->   Operation 18 'br' 'br_ln9126' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln9147 = ret" [./dut.cpp:9147]   --->   Operation 19 'ret' 'ret_ln9147' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split13, i3 %add_ln691_1365, void %.loopexit"   --->   Operation 20 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.57ns)   --->   "%add_ln691_1365 = add i3 %c1_V, i3 1"   --->   Operation 21 'add' 'add_ln691_1365' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.49ns)   --->   "%icmp_ln890_1205 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 22 'icmp' 'icmp_ln890_1205' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln9126 = br i1 %icmp_ln890_1205, void %.split11, void" [./dut.cpp:9126]   --->   Operation 24 'br' 'br_ln9126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_985"   --->   Operation 25 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_1205)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_1206)   --->   "%ret_200 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 26 'bitconcatenate' 'ret_200' <Predicate = (!icmp_ln890_1205)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_1206)   --->   "%ret = or i6 %ret_200, i6 6"   --->   Operation 27 'or' 'ret' <Predicate = (!icmp_ln890_1205)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_1206 = icmp_ult  i6 %ret, i6 42"   --->   Operation 28 'icmp' 'icmp_ln890_1206' <Predicate = (!icmp_ln890_1205)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln9129 = br i1 %icmp_ln890_1206, void %.loopexit, void %.preheader.preheader" [./dut.cpp:9129]   --->   Operation 29 'br' 'br_ln9129' <Predicate = (!icmp_ln890_1205)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln9130 = br void %.preheader" [./dut.cpp:9130]   --->   Operation 30 'br' 'br_ln9130' <Predicate = (!icmp_ln890_1205 & icmp_ln890_1206)> <Delay = 0.38>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 31 'br' 'br_ln0' <Predicate = (icmp_ln890_1205)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%c2_V = phi i8 %c2_V_68, void, i8 0, void %.preheader.preheader"   --->   Operation 32 'phi' 'c2_V' <Predicate = (icmp_ln890_1206)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.70ns)   --->   "%c2_V_68 = add i8 %c2_V, i8 1"   --->   Operation 33 'add' 'c2_V_68' <Predicate = (icmp_ln890_1206)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.58ns)   --->   "%icmp_ln9130 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:9130]   --->   Operation 34 'icmp' 'icmp_ln9130' <Predicate = (icmp_ln890_1206)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_1206)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln9130 = br i1 %icmp_ln9130, void %.split8, void %.loopexit.loopexit" [./dut.cpp:9130]   --->   Operation 36 'br' 'br_ln9130' <Predicate = (icmp_ln890_1206)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln9130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1473" [./dut.cpp:9130]   --->   Operation 37 'specloopname' 'specloopname_ln9130' <Predicate = (icmp_ln890_1206 & !icmp_ln9130)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln9133 = br void" [./dut.cpp:9133]   --->   Operation 38 'br' 'br_ln9133' <Predicate = (icmp_ln890_1206 & !icmp_ln9130)> <Delay = 0.38>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 39 'br' 'br_ln0' <Predicate = (icmp_ln890_1206 & icmp_ln9130)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln9130) | (!icmp_ln890_1206)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.43>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_1367, void, i2 0, void %.split8"   --->   Operation 41 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.43ns)   --->   "%add_ln691_1367 = add i2 %c5_V, i2 1"   --->   Operation 42 'add' 'add_ln691_1367' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.34ns)   --->   "%icmp_ln890_1207 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 43 'icmp' 'icmp_ln890_1207' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln9133 = br i1 %icmp_ln890_1207, void %.split6, void" [./dut.cpp:9133]   --->   Operation 45 'br' 'br_ln9133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln9133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1216" [./dut.cpp:9133]   --->   Operation 46 'specloopname' 'specloopname_ln9133' <Predicate = (!icmp_ln890_1207)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln9134 = br void" [./dut.cpp:9134]   --->   Operation 47 'br' 'br_ln9134' <Predicate = (!icmp_ln890_1207)> <Delay = 0.38>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 48 'br' 'br_ln0' <Predicate = (icmp_ln890_1207)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %add_ln691_1368, void, i6 0, void %.split6"   --->   Operation 49 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln691_1368 = add i6 %c6_V, i6 1"   --->   Operation 50 'add' 'add_ln691_1368' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.61ns)   --->   "%icmp_ln890_1208 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 51 'icmp' 'icmp_ln890_1208' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln9134 = br i1 %icmp_ln890_1208, void %.split4, void" [./dut.cpp:9134]   --->   Operation 53 'br' 'br_ln9134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln9134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_762" [./dut.cpp:9134]   --->   Operation 54 'specloopname' 'specloopname_ln9134' <Predicate = (!icmp_ln890_1208)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln9136 = br void" [./dut.cpp:9136]   --->   Operation 55 'br' 'br_ln9136' <Predicate = (!icmp_ln890_1208)> <Delay = 0.38>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = (icmp_ln890_1208)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1369, void, i4 0, void %.split4"   --->   Operation 57 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.70ns)   --->   "%add_ln691_1369 = add i4 %c7_V, i4 1"   --->   Operation 58 'add' 'add_ln691_1369' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.65ns)   --->   "%icmp_ln890_1209 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 59 'icmp' 'icmp_ln890_1209' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln9136 = br i1 %icmp_ln890_1209, void %.split2, void" [./dut.cpp:9136]   --->   Operation 61 'br' 'br_ln9136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln9136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_987" [./dut.cpp:9136]   --->   Operation 62 'specloopname' 'specloopname_ln9136' <Predicate = (!icmp_ln890_1209)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln9138 = br void" [./dut.cpp:9138]   --->   Operation 63 'br' 'br_ln9138' <Predicate = (!icmp_ln890_1209)> <Delay = 0.38>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = (icmp_ln890_1209)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.85>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1370, void %.split, i5 0, void %.split2"   --->   Operation 65 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.70ns)   --->   "%add_ln691_1370 = add i5 %c8_V, i5 1"   --->   Operation 66 'add' 'add_ln691_1370' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.63ns)   --->   "%icmp_ln890_1210 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 67 'icmp' 'icmp_ln890_1210' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln9138 = br i1 %icmp_ln890_1210, void %.split, void" [./dut.cpp:9138]   --->   Operation 69 'br' 'br_ln9138' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln9138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1465" [./dut.cpp:9138]   --->   Operation 70 'specloopname' 'specloopname_ln9138' <Predicate = (!icmp_ln890_1210)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.21ns)   --->   "%p_0 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_4_6_x0135" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'read' 'p_0' <Predicate = (!icmp_ln890_1210)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln890_1210)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 73 'br' 'br_ln0' <Predicate = (icmp_ln890_1210)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_PE_4_6_x0135]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
br_ln9125             (br               ) [ 011111111]
c0_V                  (phi              ) [ 001000000]
add_ln691             (add              ) [ 011111111]
icmp_ln890            (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9125             (br               ) [ 000000000]
specloopname_ln9125   (specloopname     ) [ 000000000]
br_ln9126             (br               ) [ 001111111]
ret_ln9147            (ret              ) [ 000000000]
c1_V                  (phi              ) [ 000100000]
add_ln691_1365        (add              ) [ 001111111]
icmp_ln890_1205       (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9126             (br               ) [ 000000000]
specloopname_ln1461   (specloopname     ) [ 000000000]
ret_200               (bitconcatenate   ) [ 000000000]
ret                   (or               ) [ 000000000]
icmp_ln890_1206       (icmp             ) [ 001111111]
br_ln9129             (br               ) [ 000000000]
br_ln9130             (br               ) [ 001111111]
br_ln0                (br               ) [ 011111111]
c2_V                  (phi              ) [ 000010000]
c2_V_68               (add              ) [ 001111111]
icmp_ln9130           (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9130             (br               ) [ 000000000]
specloopname_ln9130   (specloopname     ) [ 000000000]
br_ln9133             (br               ) [ 001111111]
br_ln0                (br               ) [ 000000000]
br_ln0                (br               ) [ 001111111]
c5_V                  (phi              ) [ 000001000]
add_ln691_1367        (add              ) [ 001111111]
icmp_ln890_1207       (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9133             (br               ) [ 000000000]
specloopname_ln9133   (specloopname     ) [ 000000000]
br_ln9134             (br               ) [ 001111111]
br_ln0                (br               ) [ 001111111]
c6_V                  (phi              ) [ 000000100]
add_ln691_1368        (add              ) [ 001111111]
icmp_ln890_1208       (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9134             (br               ) [ 000000000]
specloopname_ln9134   (specloopname     ) [ 000000000]
br_ln9136             (br               ) [ 001111111]
br_ln0                (br               ) [ 001111111]
c7_V                  (phi              ) [ 000000010]
add_ln691_1369        (add              ) [ 001111111]
icmp_ln890_1209       (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9136             (br               ) [ 000000000]
specloopname_ln9136   (specloopname     ) [ 000000000]
br_ln9138             (br               ) [ 001111111]
br_ln0                (br               ) [ 001111111]
c8_V                  (phi              ) [ 000000001]
add_ln691_1370        (add              ) [ 001111111]
icmp_ln890_1210       (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln9138             (br               ) [ 000000000]
specloopname_ln9138   (specloopname     ) [ 000000000]
p_0                   (read             ) [ 000000000]
br_ln0                (br               ) [ 001111111]
br_ln0                (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_PE_4_6_x0135">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_PE_4_6_x0135"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_808"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_728"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1249"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_985"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1473"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1216"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_762"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_987"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1465"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="p_0_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="256" slack="0"/>
<pin id="98" dir="0" index="1" bw="256" slack="0"/>
<pin id="99" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/8 "/>
</bind>
</comp>

<comp id="102" class="1005" name="c0_V_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="1"/>
<pin id="104" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="c0_V_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="c1_V_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="1"/>
<pin id="115" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="c1_V_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="c2_V_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="1"/>
<pin id="126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="c2_V_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="c5_V_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="1"/>
<pin id="137" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="c5_V_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/5 "/>
</bind>
</comp>

<comp id="146" class="1005" name="c6_V_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="1"/>
<pin id="148" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="c6_V_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/6 "/>
</bind>
</comp>

<comp id="157" class="1005" name="c7_V_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="1"/>
<pin id="159" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="c7_V_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/7 "/>
</bind>
</comp>

<comp id="168" class="1005" name="c8_V_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="1"/>
<pin id="170" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="c8_V_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln691_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln890_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="3" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln691_1365_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1365/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln890_1205_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="2" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1205/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="ret_200_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_200/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="ret_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln890_1206_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1206/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="c2_V_68_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V_68/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln9130_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9130/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln691_1367_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1367/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln890_1207_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1207/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln691_1368_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1368/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln890_1208_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1208/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln691_1369_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1369/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln890_1209_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1209/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln691_1370_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1370/8 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln890_1210_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1210/8 "/>
</bind>
</comp>

<comp id="283" class="1005" name="add_ln691_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="291" class="1005" name="add_ln691_1365_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1365 "/>
</bind>
</comp>

<comp id="299" class="1005" name="icmp_ln890_1206_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1206 "/>
</bind>
</comp>

<comp id="303" class="1005" name="c2_V_68_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c2_V_68 "/>
</bind>
</comp>

<comp id="311" class="1005" name="add_ln691_1367_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1367 "/>
</bind>
</comp>

<comp id="319" class="1005" name="add_ln691_1368_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1368 "/>
</bind>
</comp>

<comp id="327" class="1005" name="add_ln691_1369_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1369 "/>
</bind>
</comp>

<comp id="335" class="1005" name="add_ln691_1370_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1370 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="94" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="64" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="74" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="171"><net_src comp="84" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="106" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="106" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="117" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="117" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="117" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="128" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="128" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="139" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="139" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="150" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="150" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="161" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="76" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="161" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="78" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="172" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="86" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="172" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="88" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="179" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="294"><net_src comp="191" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="302"><net_src comp="217" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="223" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="314"><net_src comp="235" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="322"><net_src comp="247" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="330"><net_src comp="259" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="338"><net_src comp="271" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="172" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: C_PE_dummy_in_6_x0 : fifo_C_PE_4_6_x0135 | {8 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln9125 : 2
	State 3
		add_ln691_1365 : 1
		icmp_ln890_1205 : 1
		br_ln9126 : 2
		ret_200 : 1
		ret : 2
		icmp_ln890_1206 : 2
		br_ln9129 : 3
	State 4
		c2_V_68 : 1
		icmp_ln9130 : 1
		br_ln9130 : 2
	State 5
		add_ln691_1367 : 1
		icmp_ln890_1207 : 1
		br_ln9133 : 2
	State 6
		add_ln691_1368 : 1
		icmp_ln890_1208 : 1
		br_ln9134 : 2
	State 7
		add_ln691_1369 : 1
		icmp_ln890_1209 : 1
		br_ln9136 : 2
	State 8
		add_ln691_1370 : 1
		icmp_ln890_1210 : 1
		br_ln9138 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln691_fu_179    |    0    |    10   |
|          |  add_ln691_1365_fu_191 |    0    |    10   |
|          |     c2_V_68_fu_223     |    0    |    15   |
|    add   |  add_ln691_1367_fu_235 |    0    |    9    |
|          |  add_ln691_1368_fu_247 |    0    |    13   |
|          |  add_ln691_1369_fu_259 |    0    |    12   |
|          |  add_ln691_1370_fu_271 |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_185   |    0    |    8    |
|          | icmp_ln890_1205_fu_197 |    0    |    8    |
|          | icmp_ln890_1206_fu_217 |    0    |    10   |
|   icmp   |   icmp_ln9130_fu_229   |    0    |    11   |
|          | icmp_ln890_1207_fu_241 |    0    |    8    |
|          | icmp_ln890_1208_fu_253 |    0    |    10   |
|          | icmp_ln890_1209_fu_265 |    0    |    9    |
|          | icmp_ln890_1210_fu_277 |    0    |    9    |
|----------|------------------------|---------|---------|
|   read   |     p_0_read_fu_96     |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|     ret_200_fu_203     |    0    |    0    |
|----------|------------------------|---------|---------|
|    or    |       ret_fu_211       |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   154   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln691_1365_reg_291|    3   |
| add_ln691_1367_reg_311|    2   |
| add_ln691_1368_reg_319|    6   |
| add_ln691_1369_reg_327|    4   |
| add_ln691_1370_reg_335|    5   |
|   add_ln691_reg_283   |    3   |
|      c0_V_reg_102     |    3   |
|      c1_V_reg_113     |    3   |
|    c2_V_68_reg_303    |    8   |
|      c2_V_reg_124     |    8   |
|      c5_V_reg_135     |    2   |
|      c6_V_reg_146     |    6   |
|      c7_V_reg_157     |    4   |
|      c8_V_reg_168     |    5   |
|icmp_ln890_1206_reg_299|    1   |
+-----------------------+--------+
|         Total         |   63   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   154  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   63   |    -   |
+-----------+--------+--------+
|   Total   |   63   |   154  |
+-----------+--------+--------+
