LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE IEEE.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
ENTITY Tarea7b IS
 PORT( CLOCK_50 : IN std_logic;
 contador : in integer;
 clk : out std_logic);
END Tarea7b;

ARCHITECTURE Structure OF Tarea7b IS



BEGIN

END Structure; 