# Problem Statement

Write a program in verilog to define the FSM below, with the testbench testing all states and combinations.

![FSM diagram](fsm.png)
