{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 19:59:13 2019 " "Info: Processing started: Mon Oct 21 19:59:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Memory -c Memory " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Memory -c Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Memory EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Memory" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 509 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "Critical Warning: No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { output[7] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 584 1392 1568 600 "output\[7..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { output[6] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 584 1392 1568 600 "output\[7..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { output[5] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 584 1392 1568 600 "output\[7..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { output[4] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 584 1392 1568 600 "output\[7..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { output[3] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 584 1392 1568 600 "output\[7..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { output[2] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 584 1392 1568 600 "output\[7..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { output[1] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 584 1392 1568 600 "output\[7..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { output[0] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 584 1392 1568 600 "output\[7..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { clock } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 144 152 320 160 "clock" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Info: Pin start not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { start } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 192 152 320 208 "start" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[0\] " "Info: Pin adress\[0\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { adress[0] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 160 152 320 176 "adress\[6..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[1\] " "Info: Pin adress\[1\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { adress[1] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 160 152 320 176 "adress\[6..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[2\] " "Info: Pin adress\[2\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { adress[2] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 160 152 320 176 "adress\[6..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[3\] " "Info: Pin adress\[3\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { adress[3] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 160 152 320 176 "adress\[6..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[4\] " "Info: Pin adress\[4\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { adress[4] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 160 152 320 176 "adress\[6..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[5\] " "Info: Pin adress\[5\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { adress[5] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 160 152 320 176 "adress\[6..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[6\] " "Info: Pin adress\[6\] not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { adress[6] } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 160 152 320 176 "adress\[6..0\]" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom/ram " "Info: Pin rom/ram not assigned to an exact location on the device" {  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { rom/ram } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 176 152 320 192 "rom/ram" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom/ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_6uj.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_6uj.tdf" 60 19 0 } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_6uj.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_6uj.tdf" 60 19 0 } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 139 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_6uj.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_6uj.tdf" 60 19 0 } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node new_OI_controller:inst3\|lpm_counter0:inst21\|lpm_counter:lpm_counter_component\|cntr_6uj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_6uj.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_6uj.tdf" 60 19 0 } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|lpm_counter0:inst21|lpm_counter:lpm_counter_component|cntr_6uj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 143 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_OI_controller:inst3\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node new_OI_controller:inst3\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 132 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_OI_controller:inst3\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node new_OI_controller:inst3\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 133 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_OI_controller:inst3\|lpm_counter_for_lab3:inst\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node new_OI_controller:inst3\|lpm_counter_for_lab3:inst\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_q3i.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_q3i.tdf" 47 19 0 } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|lpm_counter_for_lab3:inst|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 120 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_OI_controller:inst3\|lpm_counter_for_lab3:inst\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node new_OI_controller:inst3\|lpm_counter_for_lab3:inst\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_q3i.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/cntr_q3i.tdf" 47 19 0 } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|lpm_counter_for_lab3:inst|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 122 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_OI_controller:inst3\|inst30 " "Info: Destination node new_OI_controller:inst3\|inst30" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 616 680 744 664 "inst30" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|inst30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_OI_controller:inst3\|inst17 " "Info: Destination node new_OI_controller:inst3\|inst17" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 576 136 200 656 "inst17" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { clock } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 144 152 320 160 "clock" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "new_OI_controller:inst3\|inst36  " "Info: Automatically promoted node new_OI_controller:inst3\|inst36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 584 1184 1248 664 "inst36" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|inst36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]  " "Info: Automatically promoted node bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 33 12 0 } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 59 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]  " "Info: Automatically promoted node bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 34 11 0 } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 60 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]  " "Info: Automatically promoted node bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 35 12 0 } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 61 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]  " "Info: Automatically promoted node bufer:inst1\|lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 36 12 0 } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { bufer:inst1|lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 62 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "new_OI_controller:inst3\|inst38  " "Info: Automatically promoted node new_OI_controller:inst3\|inst38 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 640 984 1048 688 "inst38" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|inst38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node start (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_OI_controller:inst3\|inst14~0 " "Info: Destination node new_OI_controller:inst3\|inst14~0" {  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 368 1064 1128 448 "inst14" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|inst14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 298 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/forprogramming/quartus/bin/pin_planner.ppl" { start } } } { "Memory.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/Memory.bdf" { { 192 152 320 208 "start" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "new_OI_controller:inst3\|inst30  " "Info: Automatically promoted node new_OI_controller:inst3\|inst30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "new_OI_controller.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/new_OI_controller.bdf" { { 616 680 744 664 "inst30" "" } } } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_OI_controller:inst3|inst30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 8 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.556 ns memory register " "Info: Estimated most critical path is memory to register delay of 3.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_for_lab3:inst2\|altsyncram:altsyncram_component\|altsyncram_ecd1:auto_generated\|ram_block1a0~porta_address_reg6 1 MEM M4K_X20_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y11; Fanout = 1; MEM Node = 'lpm_ram_for_lab3:inst2\|altsyncram:altsyncram_component\|altsyncram_ecd1:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_for_lab3:inst2|altsyncram:altsyncram_component|altsyncram_ecd1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_ecd1.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_ecd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns lpm_ram_for_lab3:inst2\|altsyncram:altsyncram_component\|altsyncram_ecd1:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y11 2 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M4K_X20_Y11; Fanout = 2; MEM Node = 'lpm_ram_for_lab3:inst2\|altsyncram:altsyncram_component\|altsyncram_ecd1:auto_generated\|q_a\[0\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { lpm_ram_for_lab3:inst2|altsyncram:altsyncram_component|altsyncram_ecd1:auto_generated|ram_block1a0~porta_address_reg6 lpm_ram_for_lab3:inst2|altsyncram:altsyncram_component|altsyncram_ecd1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_ecd1.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/altsyncram_ecd1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.053 ns) 2.535 ns lpm_bustri4:inst10\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16 3 COMB LAB_X19_Y10 5 " "Info: 3: + IC(0.689 ns) + CELL(0.053 ns) = 2.535 ns; Loc. = LAB_X19_Y10; Fanout = 5; COMB Node = 'lpm_bustri4:inst10\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { lpm_ram_for_lab3:inst2|altsyncram:altsyncram_component|altsyncram_ecd1:auto_generated|q_a[0] lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[0]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.155 ns) 3.556 ns bufer:inst1\|lpm_dff_for_buffer:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LAB_X17_Y12 1 " "Info: 4: + IC(0.866 ns) + CELL(0.155 ns) = 3.556 ns; Loc. = LAB_X17_Y12; Fanout = 1; REG Node = 'bufer:inst1\|lpm_dff_for_buffer:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[0]~16 bufer:inst1|lpm_dff_for_buffer:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.001 ns ( 56.27 % ) " "Info: Total cell delay = 2.001 ns ( 56.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.555 ns ( 43.73 % ) " "Info: Total interconnect delay = 1.555 ns ( 43.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "3.556 ns" { lpm_ram_for_lab3:inst2|altsyncram:altsyncram_component|altsyncram_ecd1:auto_generated|ram_block1a0~porta_address_reg6 lpm_ram_for_lab3:inst2|altsyncram:altsyncram_component|altsyncram_ecd1:auto_generated|q_a[0] lpm_bustri4:inst10|lpm_bustri:lpm_bustri_component|dout[0]~16 bufer:inst1|lpm_dff_for_buffer:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Info: Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 19:59:26 2019 " "Info: Processing ended: Mon Oct 21 19:59:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
