/*
 * Copyright (C) 2015 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/sched.h>
#include <linux/kthread.h>
#include <linux/delay.h>
#include <linux/proc_fs.h>
#include <linux/uaccess.h>
#include <linux/io.h>
#include <linux/platform_device.h>
#include <linux/miscdevice.h>
#include <linux/sched_clock.h>
#include <linux/vmalloc.h>
#include <linux/dma-mapping.h>

#define MET_USER_EVENT_SUPPORT
/* Pending on MET to check in
 * #include <linux/met_drv.h>
 */

#include "mach/mtk_freqhopping.h"
#include "mach/mtk_fhreg.h"
/*#include "mach/mt_clkmgr.h"*/
/*#include "mach/mt_typedefs.h"*/
/*#include "mach/mt_gpio.h"*/
/*#include "mach/mt_gpufreq.h"*/
/*#include "mach/mt_cpufreq.h"*/
/*#include "mach/emi_bwl.h"*/
#include "sync_write.h"
/*#include "mach/mt_sleep.h"*/
#include "mtk_freqhopping_drv.h"
/*#include <mach/mt_clkmgr.h>*/
#include <linux/seq_file.h>
#include "mtk_cpufreq_hybrid.h"

#ifdef CONFIG_OF
#include <linux/of_address.h>
static void __iomem *g_fhctl_base;
static void __iomem *g_apmixed_base;
#endif

/* masks */
#define MASK_FRDDSX_DYS         (0xFU<<20)
#define MASK_FRDDSX_DTS         (0xFU<<16)
#define FH_FHCTLX_SRHMODE       (0x1U<<5)
#define FH_SFSTRX_BP            (0x1U<<4)
#define FH_SFSTRX_EN            (0x1U<<2)
#define FH_FRDDSX_EN            (0x1U<<1)
#define FH_FHCTLX_EN            (0x1U<<0)
#define FH_FHCTLX_CFG_PAUSE     (0x1U<<4)
#define FH_FRDDSX_DNLMT         (0xFFU<<16)
#define FH_FRDDSX_UPLMT         (0xFFU)
#define FH_FHCTLX_PLL_TGL_ORG   (0x1U<<31)
#define FH_FHCTLX_PLL_ORG       (0xFFFFFU)
#define FH_FHCTLX_PAUSE         (0x1U<<31)
#define FH_FHCTLX_PRD           (0x1U<<30)
#define FH_SFSTRX_PRD           (0x1U<<29)
#define FH_FRDDSX_PRD           (0x1U<<28)
#define FH_FHCTLX_STATE         (0xFU<<24)
#define FH_FHCTLX_PLL_CHG       (0x1U<<21)
#define FH_FHCTLX_PLL_DDS       (0xFFFFFU)

#define USER_DEFINE_SETTING_ID	(1)

#define MASK22b (0x3FFFFF)
#define BIT32   (1U<<31)

static DEFINE_SPINLOCK(g_fh_lock);

#define PERCENT_TO_DDSLMT(dDS, pERCENT_M10) (((dDS * pERCENT_M10) >> 5) / 100)

static unsigned int	g_initialize;

#ifndef PER_PROJECT_FH_SETTING

/*
 * default VCO freq.
 * TODO: fix these ==> Unnecessary to fix, not in use
 */
#define ARMPLL1_DEF_FREQ	1976000
#define ARMPLL2_DEF_FREQ	1599000
#define ARMPLL3_DEF_FREQ	0
#define CCIPLL_DEF_FREQ		0
#define GPUPLL_DEF_FREQ		0
#define MPLL_DEF_FREQ		208000
#define MEMPLL_DEF_FREQ		160000
#define MAINPLL_DEF_FREQ	1092000
#define MSDCPLL_DEF_FREQ	1600000
#define MMPLL_DEF_FREQ		1092000
#define VENCPLL_DEF_FREQ	1518002
#define TVDPLL_DEF_FREQ		1782000

/* keep track the status of each PLL */
static struct fh_pll_t g_fh_pll[FH_PLL_NUM] = {
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	ARMPLL1_DEF_FREQ,		0},
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	ARMPLL2_DEF_FREQ,		0},
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	ARMPLL3_DEF_FREQ,		0},
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	CCIPLL_DEF_FREQ,		0},
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	GPUPLL_DEF_FREQ,		0},
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	MPLL_DEF_FREQ,			0},
#if defined(CONFIG_MTK_PMIC_CHIP_MT6353)
	/* Defauilt disable on Olympus */
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	MEMPLL_DEF_FREQ,		0},
#else
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	MEMPLL_DEF_FREQ,		0},
#endif
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	MAINPLL_DEF_FREQ,		0},
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	MSDCPLL_DEF_FREQ,		0},
	/* MMPLL SSC > GPU perf fail */
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	MMPLL_DEF_FREQ,			0},
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	VENCPLL_DEF_FREQ,		0},
	/* TVDPLL SSC > MHL fail */
	{FH_FH_DISABLE,		FH_PLL_ENABLE,		0,	TVDPLL_DEF_FREQ,		0}
};

/* The initial values of freqhopping_ssc.freq and freqhopping_ssc.dds have no meanings */
static const struct freqhopping_ssc ssc_armpll1_setting[] = {
	{0, 0, 0, 0, 0, 0},/* Means disable */
	{0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF},/* Means User-Define */
	{ARMPLL1_DEF_FREQ, 0, 9, 0, 1, 0xF6000}, /* 0 ~ -1% */
	{0, 0, 0, 0, 0, 0} /* EOF */
};

static const struct freqhopping_ssc ssc_armpll2_setting[] = {
	{0, 0, 0, 0, 0, 0},/* Means disable */
	{0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF},/* Means User-Define */
	{ARMPLL2_DEF_FREQ, 0, 9, 0, 1, 0x130000}, /* 0 ~ -1% */
	{0, 0, 0, 0, 0, 0} /* EOF */
};

static const struct freqhopping_ssc ssc_armpll3_setting[] = {
	{0, 0, 0, 0, 0, 0} /* EOF */
};

static const struct freqhopping_ssc ssc_ccipll_setting[] = {
	{0, 0, 0, 0, 0, 0} /* EOF */
};

static const struct freqhopping_ssc ssc_gpupll_setting[] = {
	{0, 0, 0, 0, 0, 0} /* EOF */
};

static const struct freqhopping_ssc ssc_mpll_setting[] = {
	{0, 0, 0, 0, 0, 0},/* Means disable */
	{0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF},/* Means User-Define */
	{MPLL_DEF_FREQ, 0, 9, 0, 8, 0x1C000}, /* 0 ~ -8% */
	{0, 0, 0, 0, 0, 0} /* EOF */
};

static const struct freqhopping_ssc ssc_mempll_setting[] = {
	{0, 0, 0, 0, 0, 0},/* Means disable */
	{0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF},/* Means User-Define */
	{MEMPLL_DEF_FREQ, 0, 6, 0, 4, 0x1C000}, /* 0 ~ -4% *//* Df changed to 6 */
	{0, 0, 0, 0, 0, 0} /* EOF */
};

static const struct freqhopping_ssc ssc_mainpll_setting[] = {
	{0, 0, 0, 0, 0, 0},/* Means disable */
	{0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF},/* Means User-Define */
	{MAINPLL_DEF_FREQ, 0, 9, 0, 8, 0xA8000}, /* 0 ~ -8% */
	{0, 0, 0, 0, 0, 0} /* EOF */
};

static const struct freqhopping_ssc ssc_msdcpll_setting[] = {
	{0, 0, 0, 0, 0, 0},/* Means disable */
	{0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF},/* Means User-Define */
	{MSDCPLL_DEF_FREQ, 0, 9, 0, 8, 0xF6276}, /* 0 ~ -8% */
	{0, 0, 0, 0, 0, 0} /* EOF */
};

static const struct freqhopping_ssc ssc_mmpll_setting[] = {
	{0, 0, 0, 0, 0, 0},/* Means disable */
	{0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF},/* Means User-Define */
	{MMPLL_DEF_FREQ, 0, 9, 0, 8, 0xD8000}, /* 0 ~ -8% */
	{0, 0, 0, 0, 0, 0} /* EOF */
};

static const struct freqhopping_ssc ssc_vencpll_setting[] = {
	{0, 0, 0, 0, 0, 0},/* Means disable */
	{0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF},/* Means User-Define */
	{VENCPLL_DEF_FREQ, 0, 9, 0, 8, 0xE989E}, /* 0 ~ -8% */
	{0, 0, 0, 0, 0, 0} /* EOF */
};

static const struct freqhopping_ssc ssc_tvdpll_setting[] = {
	{0, 0, 0, 0, 0, 0},/* Means disable */
	{0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF},/* Means User-Define */
	{TVDPLL_DEF_FREQ, 0, 9, 0, 8, 0x112276}, /* 0 ~ -8% */
	{0, 0, 0, 0, 0, 0} /* EOF */
};

static const unsigned int g_default_freq[] = {
	ARMPLL1_DEF_FREQ, ARMPLL2_DEF_FREQ, ARMPLL3_DEF_FREQ,
	CCIPLL_DEF_FREQ, GPUPLL_DEF_FREQ, MPLL_DEF_FREQ,
	MEMPLL_DEF_FREQ, MAINPLL_DEF_FREQ, MSDCPLL_DEF_FREQ,
	MMPLL_DEF_FREQ, VENCPLL_DEF_FREQ, TVDPLL_DEF_FREQ,
};

/* TODO: check the settings */
static struct freqhopping_ssc mt_ssc_fhpll_userdefined[FH_PLL_NUM] = {
	{0, 1, 1, 2, 2, 0},
	{0, 1, 1, 2, 2, 0},
	{0, 1, 1, 2, 2, 0},
	{0, 1, 1, 2, 2, 0},
	{0, 1, 1, 2, 2, 0},
	{0, 1, 1, 2, 2, 0},
	{0, 1, 1, 2, 2, 0},
	{0, 1, 1, 2, 2, 0},
	{0, 1, 1, 2, 2, 0},
	{0, 1, 1, 2, 2, 0},
	{0, 1, 1, 2, 2, 0},
	{0, 1, 1, 2, 2, 0}
};

static const int armpll_ssc_pmap[9] = {0, 11, 21, 31, 41, 52, 62, 72, 81};

#else/*PER_PROJECT_FH_SETTING*/

PER_PROJECT_FH_SETTING

#endif/*PER_PROJECT_FH_SETTING*/

static const struct freqhopping_ssc *g_ssc_setting[] = {
	ssc_armpll1_setting,
	ssc_armpll2_setting,
	ssc_armpll3_setting,
	ssc_ccipll_setting,
	ssc_gpupll_setting,
	ssc_mpll_setting,
	ssc_mempll_setting,
	ssc_mainpll_setting,
	ssc_msdcpll_setting,
	ssc_mmpll_setting,
	ssc_vencpll_setting,
	ssc_tvdpll_setting
};

static const unsigned int g_ssc_setting_size[] = {
	ARRAY_SIZE(ssc_armpll1_setting),
	ARRAY_SIZE(ssc_armpll2_setting),
	ARRAY_SIZE(ssc_armpll3_setting),
	ARRAY_SIZE(ssc_ccipll_setting),
	ARRAY_SIZE(ssc_gpupll_setting),
	ARRAY_SIZE(ssc_mpll_setting),
	ARRAY_SIZE(ssc_mempll_setting),
	ARRAY_SIZE(ssc_mainpll_setting),
	ARRAY_SIZE(ssc_msdcpll_setting),
	ARRAY_SIZE(ssc_mmpll_setting),
	ARRAY_SIZE(ssc_vencpll_setting),
	ARRAY_SIZE(ssc_tvdpll_setting)
};

#ifdef CONFIG_OF
static unsigned long g_reg_dds[FH_PLL_NUM];
static unsigned long g_reg_cfg[FH_PLL_NUM];
static unsigned long g_reg_updnlmt[FH_PLL_NUM];
static unsigned long g_reg_mon[FH_PLL_NUM];
static unsigned long g_reg_dvfs[FH_PLL_NUM];
static unsigned long g_reg_pll_con1[FH_PLL_NUM];
#else

static const unsigned long g_reg_pll_con1[] = {
	REG_ARMPLL1_CON1, REG_ARMPLL2_CON1, REG_ARMPLL3_CON1,
	REG_CCIPLL_CON1, REG_GPUPLL_CON1, REG_MPLL_CON1,
	REG_MEMPLL_CON1, REG_MAINPLL_CON1, REG_MSDCPLL_CON1,
	REG_MMPLL_CON1, REG_VENCPLL_CON1, REG_TVDPLL_CON1};

static const unsigned long g_reg_dds[] = {
	REG_FHCTL0_DDS, REG_FHCTL1_DDS, REG_FHCTL2_DDS,
	REG_FHCTL3_DDS, REG_FHCTL4_DDS, REG_FHCTL5_DDS,
	REG_FHCTL6_DDS, REG_FHCTL7_DDS, REG_FHCTL8_DDS,
	REG_FHCTL9_DDS, REG_FHCTL10_DDS, REG_FHCTL11_DDS};

static const unsigned long g_reg_cfg[] = {
	REG_FHCTL0_CFG, REG_FHCTL1_CFG, REG_FHCTL2_CFG,
	REG_FHCTL3_CFG, REG_FHCTL4_CFG, REG_FHCTL5_CFG,
	REG_FHCTL6_CFG, REG_FHCTL7_CFG, REG_FHCTL8_CFG,
	REG_FHCTL9_CFG, REG_FHCTL10_CFG, REG_FHCTL11_CFG};

static const unsigned long g_reg_updnlmt[] = {
	REG_FHCTL0_UPDNLMT, REG_FHCTL1_UPDNLMT, REG_FHCTL2_UPDNLMT,
	REG_FHCTL3_UPDNLMT, REG_FHCTL4_UPDNLMT, REG_FHCTL5_UPDNLMT,
	REG_FHCTL6_UPDNLMT, REG_FHCTL7_UPDNLMT, REG_FHCTL8_UPDNLMT,
	REG_FHCTL9_UPDNLMT, REG_FHCTL10_UPDNLMT, REG_FHCTL11_UPDNLMT};

static const unsigned long g_reg_mon[] = {
	REG_FHCTL0_MON, REG_FHCTL1_MON, REG_FHCTL2_MON,
	REG_FHCTL3_MON, REG_FHCTL4_MON, REG_FHCTL5_MON,
	REG_FHCTL6_MON, REG_FHCTL7_MON, REG_FHCTL8_MON,
	REG_FHCTL9_MON, REG_FHCTL10_MON, REG_FHCTL11_MON};

static const unsigned long g_reg_dvfs[] = {
	REG_FHCTL0_DVFS, REG_FHCTL1_DVFS, REG_FHCTL2_DVFS,
	REG_FHCTL3_DVFS, REG_FHCTL4_DVFS, REG_FHCTL5_DVFS,
	REG_FHCTL6_DVFS, REG_FHCTL7_DVFS, REG_FHCTL8_DVFS,
	REG_FHCTL9_DVFS, REG_FHCTL10_DVFS, REG_FHCTL11_DVFS};
#endif /* CONFIG_OF */

#define VALIDATE_PLLID(id)	WARN_ON((id >= FH_PLL_NUM) || (g_reg_pll_con1[id] == REG_PLL_NOT_SUPPORT))

/*
 * #define ENABLE_DVT_LTE_SIDEBAND_SIGNAL_TESTCASE
 */

/* caller: clk mgr */
static void mt_fh_hal_default_conf(void)
{
	int id;

	FH_MSG_DEBUG("%s", __func__);

	/* According to setting to enable PLL SSC during init FHCTL. */
	for (id = 0; id < FH_PLL_NUM; id++)
		freqhopping_config(id, g_default_freq[id], g_fh_pll[id].pll_status);

#ifdef ENABLE_DVT_LTE_SIDEBAND_SIGNAL_TESTCASE
	fh_set_field(REG_FHCTL1_DDS, (0x1FFFFFU<<0), 0X100000); /* Set default MPLL DDS */
	fh_set_field(REG_FHCTL1_DDS, (0x1U<<32), 1);

	fh_set_field(REG_FHCTL_HP_EN, (0x1U<<31), 1); /* Enable LTE Sideband signal */
	fh_set_field(REG_FHCTL_HP_EN, (0x1U<<1), 0x1); /*  MPLL */

	fh_set_field(REG_FHCTL1_CFG, (0x1U<<0), 1); /* Enable */
	fh_set_field(REG_FHCTL1_CFG, (0x1U<<3), 1); /* DYSSC Enable */

	/* Set FHCTL_DSSC_CFG(0x1000CF14), Bit3 is RF3(LTE) SSC control. Clear to 0 is enable. */
	fh_set_field(REG_FHCTL_DSSC_CFG, (0x1U<<3), 0);
	fh_set_field(REG_FHCTL_DSSC_CFG, (0x1U<<19), 0); /* RF(3) LTE BAN control */

	/*
	 * fh_set_field(REG_FHCTL_DSSC3_CON, (0x1U<<1), 1);
	 */
#endif
}

static void fh_switch2fhctl(enum FH_PLL_ID pll_id, int i_control)
{
	unsigned int mask = 0;

	VALIDATE_PLLID(pll_id);

	mask = 0x1U<<pll_id;

	/* FIXME: clock should be turned on/off at entry functions */
	/* Turn on clock */
	/*
	 * if (i_control == 1)
	 * fh_set_field(REG_FHCTL_CLK_CON, mask, i_control);
	 */

	/* Release software reset */
	/*
	 * fh_set_field(REG_FHCTL_RST_CON, mask, 0);
	 */

	/* Switch to FHCTL_CORE controller */
	/* Use HW semaphore to share REG_FHCTL_HP_EN with secure CPU DVFS */
	if (cpuhvfs_get_dvfsp_semaphore(SEMA_FHCTL_DRV) == 0) {
		fh_set_field(REG_FHCTL_HP_EN, mask, i_control);
		cpuhvfs_release_dvfsp_semaphore(SEMA_FHCTL_DRV);
	} else {
		FH_MSG("sema time out 2ms\n");
		if (cpuhvfs_get_dvfsp_semaphore(SEMA_FHCTL_DRV) == 0) {
			fh_set_field(REG_FHCTL_HP_EN, mask, i_control);
			cpuhvfs_release_dvfsp_semaphore(SEMA_FHCTL_DRV);
		} else {
			FH_MSG("sema time out 4ms\n");
			WARN_ON(1);
		}
	}

	/* Turn off clock */
	/*
	 * if (i_control == 0)
	 * fh_set_field(REG_FHCTL_CLK_CON, mask, i_control);
	 */
}

static void fh_sync_ncpo_to_fhctl_dds(enum FH_PLL_ID pll_id)
{
	unsigned long reg_src = 0;
	unsigned long reg_dst = 0;

	VALIDATE_PLLID(pll_id);

	reg_src = g_reg_pll_con1[pll_id];
	reg_dst = g_reg_dds[pll_id];

	if (pll_id == FH_MEM_PLLID) {
		/* Olympus mempll con1 field definition is not same as other. [30:10] */
		fh_write32(reg_dst, ((fh_read32(reg_src) >> 10) & MASK22b)|BIT32);
	} else {
		fh_write32(reg_dst, (fh_read32(reg_src)&MASK22b)|BIT32);
	}
}

static void __enable_ssc(unsigned int pll_id, const struct freqhopping_ssc *setting)
{
	unsigned long flags = 0;
	const unsigned long reg_cfg = g_reg_cfg[pll_id];
	const unsigned long reg_updnlmt = g_reg_updnlmt[pll_id];
	const unsigned long reg_dds = g_reg_dds[pll_id];

	FH_MSG_DEBUG("%s: %x~%x df:%d dt:%d dds:%x",
		__func__, setting->lowbnd, setting->upbnd,
		setting->df, setting->dt, setting->dds);

	/* to make sure the operation sequence on register access*/
	mb();

	g_fh_pll[pll_id].fh_status = FH_FH_ENABLE_SSC;

	local_irq_save(flags);

	/* Set the relative parameter registers (dt/df/upbnd/downbnd) */
	fh_set_field(reg_cfg, MASK_FRDDSX_DYS, setting->df);
	fh_set_field(reg_cfg, MASK_FRDDSX_DTS, setting->dt);

	fh_sync_ncpo_to_fhctl_dds(pll_id);

	/* TODO: Not setting upper due to they are all 0? */
	fh_write32(reg_updnlmt,
		(PERCENT_TO_DDSLMT((fh_read32(reg_dds)&MASK22b), setting->lowbnd) << 16));

	/* for secure DVFS */
	switch (pll_id) {
	case FH_ARMPLL1_PLLID:	/* ARMPLL_LL */
		fh_write32((unsigned long) g_apmixed_base+0x900,
		(fh_read32((unsigned long) g_apmixed_base+0x900) & 0xFFFFFF00) +
			(armpll_ssc_pmap[setting->lowbnd]));
		break;
	case FH_ARMPLL2_PLLID:	/* ARMPLL_L */
		fh_write32((unsigned long) g_apmixed_base+0x900,
		(fh_read32((unsigned long) g_apmixed_base+0x900) & 0xFFFF00FF) +
			(armpll_ssc_pmap[setting->lowbnd] << 8));
		break;
	case FH_CCI_PLLID:
		fh_write32((unsigned long) g_apmixed_base+0x900,
		(fh_read32((unsigned long) g_apmixed_base+0x900) & 0xFF00FFFF) +
			(armpll_ssc_pmap[setting->lowbnd] << 16));
		break;
	default:
		break;
	};

	/* Switch to FHCTL */
	fh_switch2fhctl(pll_id, 1);

	/* to make sure the operation sequence on register access*/
	mb();

	/* Enable SSC */
	fh_set_field(reg_cfg, FH_FRDDSX_EN, 1);
	/* Enable Hopping control */
	fh_set_field(reg_cfg, FH_FHCTLX_EN, 1);

	local_irq_restore(flags);
}

static void __disable_ssc(unsigned int pll_id, const struct freqhopping_ssc *ssc_setting)
{
	unsigned long flags = 0;
	unsigned long reg_cfg = g_reg_cfg[pll_id];

	FH_MSG_DEBUG("Calling %s", __func__);

	local_irq_save(flags);

	/* Set the relative registers */
	fh_set_field(reg_cfg, FH_FRDDSX_EN, 0);
	fh_set_field(reg_cfg, FH_FHCTLX_EN, 0);

	/* for secure DVFS */
	switch (pll_id) {
	case FH_ARMPLL1_PLLID:	/* ARMPLL_LL */
		fh_write32((unsigned long) g_apmixed_base+0x900,
		(fh_read32((unsigned long) g_apmixed_base+0x900) & 0xFFFFFF00));
		break;
	case FH_ARMPLL2_PLLID:	/* ARMPLL_L */
		fh_write32((unsigned long) g_apmixed_base+0x900,
		(fh_read32((unsigned long) g_apmixed_base+0x900) & 0xFFFF00FF));
		break;
	case FH_CCI_PLLID:
		fh_write32((unsigned long) g_apmixed_base+0x900,
		(fh_read32((unsigned long) g_apmixed_base+0x900) & 0xFF00FFFF));
		break;
	default:
		break;
	};

	/* to make sure the operation sequence on register access*/
	mb();

	fh_switch2fhctl(pll_id, 0);
	g_fh_pll[pll_id].fh_status = FH_FH_DISABLE;
	local_irq_restore(flags);

	/* to make sure the operation sequence on register access*/
	mb();
}

/* freq is in KHz, return at which number of entry in mt_ssc_xxx_setting[] */
static noinline int __freq_to_index(enum FH_PLL_ID pll_id, int freq)
{
	unsigned int retVal = 0;
	unsigned int i = 2; /* 0 is disable, 1 is user defines, so start from 2 */
	const unsigned int size = g_ssc_setting_size[pll_id];

	while (i < size) {
		if (freq == g_ssc_setting[pll_id][i].freq) {
			retVal = i;
			break;
		}
		++i;
	}

	return retVal;
}

static int __freqhopping_ctrl(struct freqhopping_ioctl *fh_ctl, bool enable)
{
	const struct freqhopping_ssc *pSSC_setting = NULL;
	unsigned int    ssc_setting_id = 0;
	int retVal = 1;
	struct fh_pll_t *pfh_pll = NULL;

	FH_MSG("%s for pll %d", __func__, fh_ctl->pll_id);

	/* check the out of range of frequency hopping PLL ID */
	VALIDATE_PLLID(fh_ctl->pll_id);

	pfh_pll = &g_fh_pll[fh_ctl->pll_id];

	pfh_pll->curr_freq = g_default_freq[fh_ctl->pll_id];

	if ((enable == true) && (pfh_pll->fh_status == FH_FH_ENABLE_SSC)) {
		__disable_ssc(fh_ctl->pll_id, pSSC_setting);
	} else if ((enable == false) && (pfh_pll->fh_status == FH_FH_DISABLE)) {
		retVal = 0;
		goto Exit;
	}

    /* enable freq. hopping @ fh_ctl->pll_id */
	if (enable == true) {
		if (pfh_pll->pll_status == FH_PLL_DISABLE) {
			pfh_pll->fh_status = FH_FH_ENABLE_SSC;
			retVal = 0;
			goto Exit;
		} else {
			if (pfh_pll->user_defined == true) {
				FH_MSG("Apply user defined setting");

				pSSC_setting = &mt_ssc_fhpll_userdefined[fh_ctl->pll_id];
				pfh_pll->setting_id = USER_DEFINE_SETTING_ID;
			} else {
				if (pfh_pll->curr_freq != 0) {
					ssc_setting_id = pfh_pll->setting_id =
						__freq_to_index(fh_ctl->pll_id, pfh_pll->curr_freq);
				} else {
					ssc_setting_id = 0;
				}

				if (ssc_setting_id == 0) {
					FH_MSG("!!! No corresponding setting found !!!");

					/* just disable FH & exit */
					__disable_ssc(fh_ctl->pll_id, pSSC_setting);
					goto Exit;
				}

				pSSC_setting = &g_ssc_setting[fh_ctl->pll_id][ssc_setting_id];
			} /* user defined */

			if (pSSC_setting == NULL) {
				FH_MSG("SSC_setting is NULL!");

				/* disable FH & exit */
				__disable_ssc(fh_ctl->pll_id, pSSC_setting);
				goto Exit;
			}

			__enable_ssc(fh_ctl->pll_id, pSSC_setting);
			retVal = 0;
		}
	} else { /* disable req. hopping @ fh_ctl->pll_id */
		__disable_ssc(fh_ctl->pll_id, pSSC_setting);
		retVal = 0;
	}

Exit:
	return retVal;
}

static void wait_dds_stable(
	unsigned int target_dds,
	unsigned long reg_mon,
	unsigned int wait_count)
{
	unsigned int fh_dds = 0;
	unsigned int i = 0;

	fh_dds = fh_read32(reg_mon) & MASK22b;
	while ((target_dds != fh_dds) && (i < wait_count)) {
		udelay(10);
		#if 0
		if (unlikely(i > 100)) {
			WARN_ON(1);
			break;
		}
		#endif
		fh_dds = (fh_read32(reg_mon)) & MASK22b;
		++i;
	}
	FH_MSG_DEBUG("target_dds = %d, fh_dds = %d, i = %d", target_dds, fh_dds, i);
}

static int mt_fh_hal_dvfs(enum FH_PLL_ID pll_id, unsigned int dds_value)
{
	unsigned long flags = 0;

	FH_MSG_DEBUG("%s for pll %d:", __func__, pll_id);

	VALIDATE_PLLID(pll_id);

	local_irq_save(flags);

	/* 1. sync ncpo to DDS of FHCTL */
	fh_sync_ncpo_to_fhctl_dds(pll_id);

	/* FH_MSG("1. sync ncpo to DDS of FHCTL"); */
	FH_MSG_DEBUG("FHCTL%d_DDS: 0x%08x", pll_id,
		(fh_read32(g_reg_dds[pll_id])&MASK22b));

	/* 2. enable DVFS and Hopping control */
	{
		unsigned long reg_cfg = g_reg_cfg[pll_id];

		fh_set_field(reg_cfg, FH_SFSTRX_EN, 1); /* enable dvfs mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 1); /* enable hopping control */
	}

	/*
	 * for slope setting.
	 * TODO: Does this need to be changed?
	 */
	fh_write32(REG_FHCTL_SLOPE0, 0x6003c97);

	/* FH_MSG("2. enable DVFS and Hopping control"); */

	/* 3. switch to hopping control */
	fh_switch2fhctl(pll_id, 1);

	/* to make sure the operation sequence on register access*/
	mb();

	/* FH_MSG("3. switch to hopping control"); */

	/* 4. set DFS DDS */
	{
		unsigned long dvfs_req = g_reg_dvfs[pll_id];

		fh_write32(dvfs_req, (dds_value)|(BIT32)); /* set dds */

		/* FH_MSG("4. set DFS DDS"); */
		FH_MSG_DEBUG("FHCTL%d_DDS: 0x%08x", pll_id, (fh_read32(dvfs_req)&MASK22b));
		FH_MSG_DEBUG("FHCTL%d_DVFS: 0x%08x", pll_id, (fh_read32(dvfs_req)&MASK22b));
	}

	/* 4.1 ensure jump to target DDS */
	wait_dds_stable(dds_value, g_reg_mon[pll_id], 100);
	/* FH_MSG("4.1 ensure jump to target DDS"); */

	/* 5. write back to ncpo */
	/* FH_MSG("5. write back to ncpo"); */
	{
		unsigned long reg_dvfs = 0;
		unsigned long reg_pll_con1 = 0;

		if (pll_id == FH_MEM_PLLID) {
			/* Olympus MEMPLL CON1 reg is not same as other CON1. */
			reg_pll_con1 = g_reg_pll_con1[pll_id];
			reg_dvfs = g_reg_dvfs[pll_id];
			FH_MSG_DEBUG("MEMPLL_CON1: 0x%08x", (fh_read32(reg_pll_con1)));

			fh_write32(reg_pll_con1,
						((fh_read32(g_reg_mon[pll_id])&MASK22b) << 10)
						/* left shift 10bit to [30:20] */
						|(fh_read32(reg_pll_con1)&0x80000000)|(BIT32));
			FH_MSG_DEBUG("MEMPLL_CON1: 0x%08x", (fh_read32(reg_pll_con1)));
		} else {
			reg_pll_con1 = g_reg_pll_con1[pll_id];
			reg_dvfs = g_reg_dvfs[pll_id];
			FH_MSG_DEBUG("PLL_CON1: 0x%08x", (fh_read32(reg_pll_con1)&MASK22b));

			fh_write32(reg_pll_con1,
				(fh_read32(g_reg_mon[pll_id])&MASK22b)
				|(fh_read32(reg_pll_con1)&0xFFC00000)|(BIT32));
			FH_MSG_DEBUG("PLL_CON1: 0x%08x", (fh_read32(reg_pll_con1)&MASK22b));
		}
	}

	/* 6. switch to register control */
	fh_switch2fhctl(pll_id, 0);

	/* to make sure the operation sequence on register access*/
	mb();

	/* FH_MSG("6. switch to register control"); */

	local_irq_restore(flags);
	return 0;
}

/* armpll dfs mdoe */
static int mt_fh_hal_dfs_armpll(unsigned int pll, unsigned int dds)
{
	unsigned long flags = 0;
	unsigned long reg_cfg = 0;

	if (g_initialize == 0) {
		FH_MSG("(Warning) %s FHCTL isn't ready.", __func__);
		return -1;
	}

	FH_MSG_DEBUG("%s for pll %d dds %d", __func__, pll, dds);

	switch (pll) {
	case FH_ARMPLL1_PLLID:
	case FH_ARMPLL2_PLLID:
	case FH_CCI_PLLID:
		reg_cfg = g_reg_cfg[pll];
		FH_MSG_DEBUG("(PLL_CON1): 0x%x", (fh_read32(g_reg_pll_con1[pll])&MASK22b));
		break;
	default:
		WARN_ON(1);
		return 1;
	};

	/* TODO: provelock issue spin_lock(&g_fh_lock); */
	spin_lock_irqsave(&g_fh_lock, flags);

#if 0
	fh_set_field(reg_cfg, FH_FRDDSX_EN, 0); /* disable SSC mode */
	fh_set_field(reg_cfg, FH_SFSTRX_EN, 0); /* disable dvfs mode */
	fh_set_field(reg_cfg, FH_FHCTLX_EN, 0); /* disable hopping control */
#else
	if (g_fh_pll[pll].fh_status == FH_FH_ENABLE_SSC) {
		unsigned int pll_dds = 0;
		unsigned int fh_dds = 0;

		/* only when SSC is enable, turn off ARMPLL hopping */
		fh_set_field(reg_cfg, FH_FRDDSX_EN, 0); /* disable SSC mode */
		fh_set_field(reg_cfg, FH_SFSTRX_EN, 0); /* disable dvfs mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 0); /* disable hopping control */

		pll_dds = (fh_read32(g_reg_dds[pll])) & MASK22b;
		fh_dds = (fh_read32(g_reg_mon[pll])) & MASK22b;

		FH_MSG_DEBUG(">p:f< %x:%x", pll_dds, fh_dds);

		/* for secure DVFS */
		switch (pll) {
		case FH_ARMPLL1_PLLID:	/* ARMPLL_LL */
			fh_write32((unsigned long) g_apmixed_base+0x900,
			(fh_read32((unsigned long) g_apmixed_base+0x900) & 0xFFFFFF00));
			break;
		case FH_ARMPLL2_PLLID:	/* ARMPLL_L */
			fh_write32((unsigned long) g_apmixed_base+0x900,
			(fh_read32((unsigned long) g_apmixed_base+0x900) & 0xFFFF00FF));
			break;
		default:
			break;
		};

		wait_dds_stable(pll_dds, g_reg_mon[pll], 100);
	}
#endif

	mt_fh_hal_dvfs(pll, dds);

#if 0
	fh_set_field(reg_cfg, FH_FRDDSX_EN, 0); /* disable SSC mode */
	fh_set_field(reg_cfg, FH_SFSTRX_EN, 0); /* disable dvfs mode */
	fh_set_field(reg_cfg, FH_FHCTLX_EN, 0); /* disable hopping control */
#else
	if (g_fh_pll[pll].fh_status == FH_FH_ENABLE_SSC) {
		const struct freqhopping_ssc *p_setting;

		if (pll == FH_ARMPLL1_PLLID)
			p_setting = &ssc_armpll1_setting[2];
		else
			p_setting = &ssc_armpll2_setting[2];

		fh_set_field(reg_cfg, FH_FRDDSX_EN, 0); /* disable SSC mode */
		fh_set_field(reg_cfg, FH_SFSTRX_EN, 0); /* disable dvfs mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 0); /* disable hopping control */

		fh_sync_ncpo_to_fhctl_dds(pll);

		FH_MSG_DEBUG("Enable armpll SSC mode");
		FH_MSG_DEBUG("DDS: 0x%08x", (fh_read32(g_reg_dds[pll])&MASK22b));

		fh_set_field(reg_cfg, MASK_FRDDSX_DYS, p_setting->df);
		fh_set_field(reg_cfg, MASK_FRDDSX_DTS, p_setting->dt);

		fh_write32(g_reg_updnlmt[pll],
		    (PERCENT_TO_DDSLMT((fh_read32(g_reg_dds[pll])&MASK22b), p_setting->lowbnd) << 16));
		FH_MSG_DEBUG("UPDNLMT: 0x%08x", fh_read32(g_reg_updnlmt[pll]));

		/* for secure DVFS */
		switch (pll) {
		case FH_ARMPLL1_PLLID:	/* ARMPLL_LL */
			fh_write32((unsigned long) g_apmixed_base+0x900,
			(fh_read32((unsigned long) g_apmixed_base+0x900) & 0xFFFFFF00) +
				(armpll_ssc_pmap[p_setting->lowbnd]));
			break;
		case FH_ARMPLL2_PLLID:	/* ARMPLL_L */
			fh_write32((unsigned long) g_apmixed_base+0x900,
			(fh_read32((unsigned long) g_apmixed_base+0x900) & 0xFFFF00FF) +
				(armpll_ssc_pmap[p_setting->lowbnd] << 8));
			break;
		default:
			break;
		};

		fh_switch2fhctl(pll, 1);

		fh_set_field(reg_cfg, FH_FRDDSX_EN, 1); /* enable SSC mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 1); /* enable hopping control */

		FH_MSG_DEBUG("CFG: 0x%08x", fh_read32(reg_cfg));
	}
#endif

	spin_unlock_irqrestore(&g_fh_lock, flags);

	return 0;
}

/* mmpll dfs mode */
static int mt_fh_hal_dfs_mmpll(unsigned int target_dds)
{
	unsigned long flags = 0;
	const unsigned int pll_id = FH_MM_PLLID;
	const unsigned long reg_cfg = g_reg_cfg[pll_id];

	if (g_initialize == 0) {
		FH_MSG("(Warning) %s FHCTL isn't ready. ", __func__);
		return -1;
	}

	FH_MSG_DEBUG("%s, current dds(MMPLL_CON1): 0x%x, target dds %d",
		__func__, (fh_read32(g_reg_pll_con1[pll_id])&MASK22b),
		target_dds);

	spin_lock_irqsave(&g_fh_lock, flags);

	if (g_fh_pll[pll_id].fh_status == FH_FH_ENABLE_SSC) {
		unsigned int	pll_dds = 0;
		unsigned int	fh_dds  = 0;

		/* only when SSC is enable, turn off MEMPLL hopping */
		fh_set_field(reg_cfg, FH_FRDDSX_EN, 0); /* disable SSC mode */
		fh_set_field(reg_cfg, FH_SFSTRX_EN, 0); /* disable dvfs mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 0); /* disable hopping control */

		pll_dds =  (fh_read32(g_reg_dds[pll_id])) & MASK22b;
		fh_dds	=  (fh_read32(g_reg_mon[pll_id])) & MASK22b;

		FH_MSG_DEBUG(">p:f< %x:%x", pll_dds, fh_dds);

		wait_dds_stable(pll_dds, g_reg_mon[pll_id], 100);
	}

#if 0
	target_dds = (target_freq / 1000) * 8192 / 13;
#endif

	FH_MSG_DEBUG("target dds: 0x%x", target_dds);
	mt_fh_hal_dvfs(pll_id, target_dds);

	if (g_fh_pll[pll_id].fh_status == FH_FH_ENABLE_SSC) {
		const struct freqhopping_ssc *p_setting = &ssc_mmpll_setting[2];

		fh_set_field(reg_cfg, FH_FRDDSX_EN, 0); /* disable SSC mode */
		fh_set_field(reg_cfg, FH_SFSTRX_EN, 0); /* disable dvfs mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 0); /* disable hopping control */

		fh_sync_ncpo_to_fhctl_dds(pll_id);

		FH_MSG_DEBUG("Enable mmpll SSC mode");
		FH_MSG_DEBUG("DDS: 0x%08x", (fh_read32(g_reg_dds[pll_id])&MASK22b));

		fh_set_field(reg_cfg, MASK_FRDDSX_DYS, p_setting->df);
		fh_set_field(reg_cfg, MASK_FRDDSX_DTS, p_setting->dt);

		fh_write32(g_reg_updnlmt[pll_id],
		    (PERCENT_TO_DDSLMT((fh_read32(g_reg_dds[pll_id])&MASK22b), p_setting->lowbnd) << 16));
		FH_MSG_DEBUG("UPDNLMT: 0x%08x", fh_read32(g_reg_updnlmt[pll_id]));

		fh_switch2fhctl(pll_id, 1);

		fh_set_field(reg_cfg, FH_FRDDSX_EN, 1); /* enable SSC mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 1); /* enable hopping control */

		FH_MSG_DEBUG("CFG: 0x%08x", fh_read32(reg_cfg));
	}
	spin_unlock_irqrestore(&g_fh_lock, flags);

	return 0;
}

static int mt_fh_hal_dfs_vencpll(unsigned int target_freq)
{
	unsigned long flags = 0;
	/* unsigned int target_dds = 0; *//**< target_freq is target_dds */
	const unsigned int pll_id = FH_VENC_PLLID;
	const unsigned long reg_cfg = g_reg_cfg[pll_id];

	if (g_initialize == 0) {
		FH_MSG("(Warning) %s FHCTL isn't ready. ", __func__);
		return -1;
	}

	FH_MSG_DEBUG("%s current dds(VENCPLL_CON1): 0x%x", __func__,
		(fh_read32(g_reg_pll_con1[pll_id])&MASK22b));

	/* TODO: provelock issue spin_lock(&g_fh_lock); */
	spin_lock_irqsave(&g_fh_lock, flags);

	if (g_fh_pll[pll_id].fh_status == FH_FH_ENABLE_SSC) {
		unsigned int	fh_dds = 0;
		unsigned int	pll_dds = 0;

		fh_set_field(reg_cfg, FH_FRDDSX_EN, 0); /* disable SSC mode */
		fh_set_field(reg_cfg, FH_SFSTRX_EN, 0); /* disable dvfs mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 0); /* disable hopping control */

		pll_dds =  (fh_read32(g_reg_dds[pll_id])) & MASK22b;
		fh_dds	=  (fh_read32(g_reg_mon[pll_id])) & MASK22b;

		FH_MSG_DEBUG(">p:f< %x:%x", pll_dds, fh_dds);

		wait_dds_stable(pll_dds, g_reg_mon[pll_id], 100);
	}

#if 0 /**< target_freq is target_dds */
	switch (target_freq) {
	case VENCPLL_TARGETVCO_1:
		target_dds = VENCPLL_TARGETVCO_1_DDS;
		break;
	case VENCPLL_TARGETVCO_2:
		target_dds = VENCPLL_TARGETVCO_2_DDS;
		break;
	default:
		pr_err("BUGON %s:%d %s:%d\n", __func__, __LINE__, current->comm, current->pid);
		return 0;
		/* break; */
	};
#endif

	FH_MSG_DEBUG("target dds: 0x%x", target_freq);

	mt_fh_hal_dvfs(pll_id, target_freq);

	if (g_fh_pll[pll_id].fh_status == FH_FH_ENABLE_SSC) {
		const struct freqhopping_ssc *p_setting = &ssc_vencpll_setting[2];

		fh_set_field(reg_cfg, FH_FRDDSX_EN, 0); /* disable SSC mode */
		fh_set_field(reg_cfg, FH_SFSTRX_EN, 0); /* disable dvfs mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 0); /* disable hopping control */

		fh_sync_ncpo_to_fhctl_dds(pll_id);

		FH_MSG_DEBUG("Enable vencpll SSC mode");
		FH_MSG_DEBUG("DDS: 0x%08x", (fh_read32(g_reg_dds[pll_id])&MASK22b));

		fh_set_field(reg_cfg, MASK_FRDDSX_DYS, p_setting->df);
		fh_set_field(reg_cfg, MASK_FRDDSX_DTS, p_setting->dt);

		fh_write32(g_reg_updnlmt[pll_id],
			(PERCENT_TO_DDSLMT((fh_read32(g_reg_dds[pll_id])&MASK22b), p_setting->lowbnd)<<16));
		FH_MSG_DEBUG("UPDNLMT: 0x%08x", fh_read32(g_reg_updnlmt[pll_id]));

		fh_switch2fhctl(pll_id, 1);

		fh_set_field(reg_cfg, FH_FRDDSX_EN, 1); /* enable SSC mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 1); /* enable hopping control */

		FH_MSG_DEBUG("CFG: 0x%08x", fh_read32(reg_cfg));
	}
	spin_unlock_irqrestore(&g_fh_lock, flags);

	return 0;
}

static int mt_fh_hal_l2h_dvfs_mempll(void)
{
	pr_err("BUGON %s:%d %s:%d\n", __func__, __LINE__, current->comm, current->pid);
	return 0;
}

static int mt_fh_hal_h2l_dvfs_mempll(void)
{
	pr_err("BUGON %s:%d %s:%d\n", __func__, __LINE__, current->comm, current->pid);
	return 0;
}

static int mt_fh_hal_dram_overclock(int clk)
{
	pr_err("BUGON %s:%d %s:%d\n", __func__, __LINE__, current->comm, current->pid);
	return 0;
}

static int mt_fh_hal_get_dramc(void)
{
	pr_err("BUGON %s:%d %s:%d\n", __func__, __LINE__, current->comm, current->pid);
	return 0;
}

static int mt_fh_hal_general_pll_dfs(enum FH_PLL_ID pll_id, unsigned int target_dds)
{
	unsigned long flags = 0;
	const unsigned long reg_cfg = g_reg_cfg[pll_id];

	if (g_initialize == 0) {
		FH_MSG("(Warning) %s FHCTL isn't ready. ", __func__);
		return -1;
	}

	if (g_reg_pll_con1[pll_id] == REG_PLL_NOT_SUPPORT) {
		FH_MSG("(ERROR) %s [pll_id]:%d frequency hopping is not supported ", __func__, pll_id);
		return -1;
	}

	FH_MSG_DEBUG("%s, current dds(PLL_CON1): 0x%x, target dds %d",
		__func__, (fh_read32(g_reg_pll_con1[pll_id])&MASK22b),
		target_dds);

	spin_lock_irqsave(&g_fh_lock, flags);

	if (g_fh_pll[pll_id].fh_status == FH_FH_ENABLE_SSC) {
		unsigned int	pll_dds = 0;
		unsigned int	fh_dds  = 0;

		fh_set_field(reg_cfg, FH_FRDDSX_EN, 0); /* disable SSC mode */
		fh_set_field(reg_cfg, FH_SFSTRX_EN, 0); /* disable dvfs mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 0); /* disable hopping control */

		pll_dds =  (fh_read32(g_reg_dds[pll_id])) & MASK22b;
		fh_dds	=  (fh_read32(g_reg_mon[pll_id])) & MASK22b;

		FH_MSG_DEBUG(">p:f< %x:%x", pll_dds, fh_dds);

		wait_dds_stable(pll_dds, g_reg_mon[pll_id], 100);
	}

	FH_MSG_DEBUG("target dds: 0x%x", target_dds);
	mt_fh_hal_dvfs(pll_id, target_dds);

	if (g_fh_pll[pll_id].fh_status == FH_FH_ENABLE_SSC) {
		const struct freqhopping_ssc *p_setting = &g_ssc_setting[pll_id][2];

		fh_set_field(reg_cfg, FH_FRDDSX_EN, 0); /* disable SSC mode */
		fh_set_field(reg_cfg, FH_SFSTRX_EN, 0); /* disable dvfs mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 0); /* disable hopping control */

		fh_sync_ncpo_to_fhctl_dds(pll_id);

		FH_MSG_DEBUG("Enable pll SSC mode");
		FH_MSG_DEBUG("DDS: 0x%08x", (fh_read32(g_reg_dds[pll_id])&MASK22b));

		fh_set_field(reg_cfg, MASK_FRDDSX_DYS, p_setting->df);
		fh_set_field(reg_cfg, MASK_FRDDSX_DTS, p_setting->dt);

		fh_write32(g_reg_updnlmt[pll_id],
		    (PERCENT_TO_DDSLMT((fh_read32(g_reg_dds[pll_id])&MASK22b), p_setting->lowbnd) << 16));
		FH_MSG_DEBUG("UPDNLMT: 0x%08x", fh_read32(g_reg_updnlmt[pll_id]));

		fh_switch2fhctl(pll_id, 1);

		fh_set_field(reg_cfg, FH_FRDDSX_EN, 1); /* enable SSC mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 1); /* enable hopping control */

		FH_MSG_DEBUG("CFG: 0x%08x", fh_read32(reg_cfg));
	}
	spin_unlock_irqrestore(&g_fh_lock, flags);

	return 0;
}

static void mt_fh_hal_popod_save(void)
{
	const unsigned int  pll_id  = FH_MAIN_PLLID;

	FH_MSG_DEBUG("EN: %s", __func__);

	/* disable maipll SSC mode */
	if (g_fh_pll[pll_id].fh_status == FH_FH_ENABLE_SSC) {
		unsigned int	fh_dds = 0;
		unsigned int	pll_dds = 0;
		const unsigned long  reg_cfg = g_reg_cfg[pll_id];

		/* only when SSC is enable, turn off MAINPLL hopping */
		fh_set_field(reg_cfg, FH_FRDDSX_EN, 0);/*disable SSC mode*/
		fh_set_field(reg_cfg, FH_SFSTRX_EN, 0);/*disable dvfs mode*/
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 0);/*disable hopping control*/

		pll_dds =  (fh_read32(g_reg_dds[pll_id])) & MASK22b;
		fh_dds	=  (fh_read32(g_reg_mon[pll_id])) & MASK22b;

		FH_MSG_DEBUG("Org pll_dds:%x fh_dds:%x", pll_dds, fh_dds);

		wait_dds_stable(pll_dds, g_reg_mon[pll_id], 100);

		/* write back to ncpo, only for MAINPLL. Don't need to add MEMPLL handle. */
		fh_write32(g_reg_pll_con1[pll_id],
					(fh_read32(g_reg_dds[pll_id])&MASK22b)|
					(fh_read32(g_reg_pll_con1[pll_id])&0xFFC00000)|(BIT32));
		FH_MSG_DEBUG("MAINPLL_CON1: 0x%08x", (fh_read32(g_reg_pll_con1[pll_id])&MASK22b));

		/* switch to register control */
		fh_switch2fhctl(pll_id, 0);

		/* to make sure the operation sequence on register access*/
		mb();
	}
}

static void mt_fh_hal_popod_restore(void)
{
	const unsigned int pll_id = FH_MAIN_PLLID;

	FH_MSG_DEBUG("EN: %s", __func__);

	/* enable maipll SSC mode */
	if (g_fh_pll[pll_id].fh_status == FH_FH_ENABLE_SSC) {
		const struct freqhopping_ssc *p_setting = &ssc_mainpll_setting[2];
		const unsigned long reg_cfg = g_reg_cfg[pll_id];

		fh_set_field(reg_cfg, FH_FRDDSX_EN, 0);/*disable SSC mode*/
		fh_set_field(reg_cfg, FH_SFSTRX_EN, 0);/*disable dvfs mode*/
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 0);/*disable hopping control*/

		fh_sync_ncpo_to_fhctl_dds(pll_id);

		FH_MSG_DEBUG("Enable mainpll SSC mode");
		FH_MSG_DEBUG("sync ncpo to DDS of FHCTL");
		FH_MSG_DEBUG("FHCTL1_DDS: 0x%08x", (fh_read32(g_reg_dds[pll_id])&MASK22b));

		fh_set_field(reg_cfg, MASK_FRDDSX_DYS, p_setting->df);
		fh_set_field(reg_cfg, MASK_FRDDSX_DTS, p_setting->dt);

		fh_write32(g_reg_updnlmt[pll_id],
			(PERCENT_TO_DDSLMT((fh_read32(g_reg_dds[pll_id])&MASK22b), p_setting->lowbnd) << 16));
		FH_MSG_DEBUG("REG_FHCTL2_UPDNLMT: 0x%08x", fh_read32(g_reg_updnlmt[pll_id]));

		fh_switch2fhctl(pll_id, 1);

		fh_set_field(reg_cfg, FH_FRDDSX_EN, 1); /* enable SSC mode */
		fh_set_field(reg_cfg, FH_FHCTLX_EN, 1); /* enable hopping control */

		FH_MSG_DEBUG("REG_FHCTL2_CFG: 0x%08x", fh_read32(reg_cfg));
	}
}

static int fh_dramc_proc_read(struct seq_file *m, void *v)
{
	return 0;
}

static int fh_dramc_proc_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
	return 0;
}

static int fh_dvfs_proc_read(struct seq_file *m, void *v)
{
	int i = 0;

	FH_MSG_DEBUG("EN: %s", __func__);

	seq_puts(m, "DVFS:\r\n");
	seq_puts(m, "CFG: 0x3 is SSC mode;  0x5 is DVFS mode \r\n");
	for (i = 0; i < FH_PLL_NUM; ++i) {
		seq_printf(m, "FHCTL%d:   CFG:0x%08x    DVFS:0x%08x\r\n",
			i, fh_read32(g_reg_cfg[i]), fh_read32(g_reg_dvfs[i]));
	}
	return 0;
}

static int fh_dvfs_proc_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
	unsigned int	p1, p2, p3, p4, p5;

	p1 = p2 = p3 = p4 = p5 = 0;

	FH_MSG("EN: %s", __func__);

	if (count == 0)
		return -1;

	FH_MSG("EN: p1=%d p2=%d p3=%d", p1, p2, p3);

	switch (p1) {
	case FH_ARMPLL1_PLLID:
		mt_fh_hal_dfs_armpll(p2, p3);
		FH_MSG("ARMCA15PLL DVFS completed\n");
		break;
	case FH_ARMPLL2_PLLID:
		mt_fh_hal_dfs_armpll(p2, p3);
		FH_MSG("ARMCA7PLL DVFS completed\n");
		break;
	case FH_MM_PLLID:
		mt_fh_hal_dfs_mmpll(p3);
		FH_MSG("MMPLL DVFS completed\n");
		break;
	case FH_VENC_PLLID:
		mt_fh_hal_dfs_vencpll(p3);
		FH_MSG("VENCPLL DVFS completed\n");
		break;
	case 4370:
		{
			unsigned long reg_cfg = 0;

			VALIDATE_PLLID(p2);

			reg_cfg = g_reg_cfg[p2];

			/* TODO: Find out who use this case */
			FH_MSG("pllid=%d dt=%d df=%d lowbnd=%d", p2, p3, p4, p5);
			fh_set_field(reg_cfg, FH_FRDDSX_EN, 0);/*disable SSC mode*/
			fh_set_field(reg_cfg, FH_SFSTRX_EN, 0);/*disable dvfs mode*/
			fh_set_field(reg_cfg, FH_FHCTLX_EN, 0);/*disable hopping control*/

			fh_sync_ncpo_to_fhctl_dds(p2);

			FH_MSG("Enable FHCTL%d SSC mode", p2);
			FH_MSG("DDS: 0x%08x", (fh_read32(reg_cfg)&MASK22b));

			fh_set_field(reg_cfg, MASK_FRDDSX_DYS, p4);
			fh_set_field(reg_cfg, MASK_FRDDSX_DTS, p3);

			fh_write32(g_reg_updnlmt[p2], (PERCENT_TO_DDSLMT((fh_read32(reg_cfg)&MASK22b), p5)<<16));
			FH_MSG("UPDNLMT: 0x%08x", fh_read32(g_reg_updnlmt[p2]));

			fh_switch2fhctl(p2, 1);

			fh_set_field(reg_cfg, FH_FRDDSX_EN, 1); /* enable SSC mode */
			fh_set_field(reg_cfg, FH_FHCTLX_EN, 1); /* enable hopping control */

			FH_MSG("CFG: 0x%08x", fh_read32(reg_cfg));
		}
		break;
	case 2222:
		/* TODO: and what this case for? */
		if (p2 == 0) /* disable */
			mt_fh_hal_popod_save();
		else if (p2 == 1) /* enable */
			mt_fh_hal_popod_restore();
		break;
	default:
		mt_fh_hal_dvfs(p1, p2);
		break;
	};

	return count;
}

/*
 * #define UINT_MAX (unsigned int)(-1)
 */
static int fh_dumpregs_proc_read(struct seq_file *m, void *v)
{
	int i = 0;
	static unsigned int dds_max[FH_PLL_NUM] = {0};
	static unsigned int dds_min[FH_PLL_NUM] = {
		UINT_MAX, UINT_MAX, UINT_MAX, UINT_MAX, UINT_MAX,
		UINT_MAX, UINT_MAX, UINT_MAX, UINT_MAX};

	FH_MSG_DEBUG("EN: %s", __func__);

	for (i = 0; i < FH_PLL_NUM; ++i) {
		const unsigned int mon = fh_read32(g_reg_mon[i]);
		const unsigned int dds = mon & MASK22b;

		seq_printf(m, "FHCTL%d CFG, UPDNLMT, DDS, MON\r\n", i);
		seq_printf(m, "0x%08x 0x%08x 0x%08x 0x%08x\r\n",
			fh_read32(g_reg_cfg[i]), fh_read32(g_reg_updnlmt[i]),
			fh_read32(g_reg_dds[i]), mon);

		if (dds > dds_max[i])
			dds_max[i] = dds;
		if (dds < dds_min[i])
			dds_min[i] = dds;
	}

	seq_printf(m, "\r\nFHCTL_HP_EN:\r\n0x%08x\r\n", fh_read32(REG_FHCTL_HP_EN));

	seq_puts(m, "\r\nPLL_CON0 :\r\n");
	seq_printf(m, "ARMCA15:0x%08x ARMCA7:0x%08x M:0x%08x MAIN:0x%08x",
			fh_read32(REG_ARMPLL1_CON0),	fh_read32(REG_ARMPLL2_CON0),	fh_read32(REG_MPLL_CON0),
			fh_read32(REG_MAINPLL_CON0));
	seq_printf(m,  "MSDC:0x%08x MM:0x%08x VENC:0x%08x TVD:0x%08x\r\n",
			fh_read32(REG_MSDCPLL_CON0),	fh_read32(REG_MMPLL_CON0),
			fh_read32(REG_VENCPLL_CON0),	fh_read32(REG_TVDPLL_CON0));

	seq_puts(m, "\r\nPLL_CON1 :\r\n");
	seq_printf(m, "ARMCA15:0x%08x ARMCA7:0x%08x M:0x%08x MAIN:0x%08x ",
			fh_read32(REG_ARMPLL1_CON1),	fh_read32(REG_ARMPLL2_CON1),	fh_read32(REG_MPLL_CON1),
			fh_read32(REG_MAINPLL_CON1));
	seq_printf(m, "MSDC:0x%08x MM:0x%08x VENC:0x%08x TVD:0x%08x\r\n",
			fh_read32(REG_MSDCPLL_CON1),	fh_read32(REG_MMPLL_CON1),
			fh_read32(REG_VENCPLL_CON1),	fh_read32(REG_TVDPLL_CON1));

	seq_puts(m, "\r\nRecorded dds range\r\n");
	for (i = 0; i < FH_PLL_NUM; ++i) {
		seq_printf(m, "Pll%d dds max 0x%06x, min 0x%06x\r\n",
			i, dds_max[i], dds_min[i]);
	}

	seq_printf(m, "\r\n %p %p\r\n", g_fhctl_base, g_apmixed_base);
	seq_printf(m, "\r\n APMIXEDSYS RSV_RW0_CON 0x%08x RSV_RW1_CON 0x%08x\r\n",
		fh_read32((unsigned long) g_apmixed_base+0x900),
		fh_read32((unsigned long) g_apmixed_base+0x904));

	return 0;
}

static void __reg_tbl_init(void)
{
#ifdef CONFIG_OF
#if 0
	int i = 0;

	const unsigned long reg_dds[] = {
		REG_FHCTL0_DDS, REG_FHCTL1_DDS, REG_FHCTL2_DDS,
		REG_FHCTL3_DDS, REG_FHCTL4_DDS, REG_FHCTL5_DDS,
		REG_FHCTL6_DDS, REG_FHCTL7_DDS, REG_FHCTL8_DDS,
		REG_FHCTL9_DDS, REG_FHCTL10_DDS, REG_FHCTL11_DDS};

	const unsigned long reg_cfg[] = {
		REG_FHCTL0_CFG, REG_FHCTL1_CFG, REG_FHCTL2_CFG,
		REG_FHCTL3_CFG, REG_FHCTL4_CFG, REG_FHCTL5_CFG,
		REG_FHCTL6_CFG, REG_FHCTL7_CFG, REG_FHCTL8_CFG,
		REG_FHCTL9_CFG, REG_FHCTL10_CFG, REG_FHCTL11_CFG};

	const unsigned long reg_updnlmt[] = {
		REG_FHCTL0_UPDNLMT, REG_FHCTL1_UPDNLMT, REG_FHCTL2_UPDNLMT,
		REG_FHCTL3_UPDNLMT, REG_FHCTL4_UPDNLMT, REG_FHCTL5_UPDNLMT,
		REG_FHCTL6_UPDNLMT, REG_FHCTL7_UPDNLMT, REG_FHCTL8_UPDNLMT,
		REG_FHCTL9_UPDNLMT, REG_FHCTL10_UPDNLMT, REG_FHCTL11_UPDNLMT};

	const unsigned long reg_mon[] = {
		REG_FHCTL0_MON, REG_FHCTL1_MON, REG_FHCTL2_MON,
		REG_FHCTL3_MON, REG_FHCTL4_MON, REG_FHCTL5_MON,
		REG_FHCTL6_MON, REG_FHCTL7_MON, REG_FHCTL8_MON,
		REG_FHCTL9_MON, REG_FHCTL10_MON, REG_FHCTL11_MON};

	const unsigned long reg_dvfs[] = {
		REG_FHCTL0_DVFS, REG_FHCTL1_DVFS, REG_FHCTL2_DVFS,
		REG_FHCTL3_DVFS, REG_FHCTL4_DVFS, REG_FHCTL5_DVFS,
		REG_FHCTL6_DVFS, REG_FHCTL7_DVFS, REG_FHCTL8_DVFS,
		REG_FHCTL9_DVFS, REG_FHCTL10_DVFS, REG_FHCTL11_DVFS};

	const unsigned long reg_pll_con1[] = {
		REG_ARMPLL1_CON1, REG_ARMPLL2_CON1, REG_ARMPLL3_CON1,
		REG_CCIPLL_CON1, REG_GPUPLL_CON1, REG_MPLL_CON1,
		REG_MEMPLL_CON1, REG_MAINPLL_CON1, REG_MSDCPLL_CON1,
		REG_MMPLL_CON1, REG_VENCPLL_CON1, REG_TVDPLL_CON1};

	FH_MSG_DEBUG("EN: %s", __func__);

	for (i = 0; i < FH_PLL_NUM; ++i) {
		g_reg_dds[i]      = reg_dds[i];
		g_reg_cfg[i]      = reg_cfg[i];
		g_reg_updnlmt[i]  = reg_updnlmt[i];
		g_reg_mon[i]      = reg_mon[i];
		g_reg_dvfs[i]     = reg_dvfs[i];
		g_reg_pll_con1[i] = reg_pll_con1[i];
	}
#else
	/* reduce stack size */
	FH_MSG_DEBUG("EN: %s", __func__);

	g_reg_dds[0] = REG_FHCTL0_DDS;
	g_reg_dds[1] = REG_FHCTL1_DDS;
	g_reg_dds[2] = REG_FHCTL2_DDS;
	g_reg_dds[3] = REG_FHCTL3_DDS;
	g_reg_dds[4] = REG_FHCTL4_DDS;
	g_reg_dds[5] = REG_FHCTL5_DDS;
	g_reg_dds[6] = REG_FHCTL6_DDS;
	g_reg_dds[7] = REG_FHCTL7_DDS;
	g_reg_dds[8] = REG_FHCTL8_DDS;
	g_reg_dds[9] = REG_FHCTL9_DDS;
	g_reg_dds[10] = REG_FHCTL10_DDS;
	g_reg_dds[11] = REG_FHCTL11_DDS;

	g_reg_cfg[0] = REG_FHCTL0_CFG;
	g_reg_cfg[1] = REG_FHCTL1_CFG;
	g_reg_cfg[2] = REG_FHCTL2_CFG;
	g_reg_cfg[3] = REG_FHCTL3_CFG;
	g_reg_cfg[4] = REG_FHCTL4_CFG;
	g_reg_cfg[5] = REG_FHCTL5_CFG;
	g_reg_cfg[6] = REG_FHCTL6_CFG;
	g_reg_cfg[7] = REG_FHCTL7_CFG;
	g_reg_cfg[8] = REG_FHCTL8_CFG;
	g_reg_cfg[9] = REG_FHCTL9_CFG;
	g_reg_cfg[10] = REG_FHCTL10_CFG;
	g_reg_cfg[11] = REG_FHCTL11_CFG;

	g_reg_updnlmt[0] = REG_FHCTL0_UPDNLMT;
	g_reg_updnlmt[1] = REG_FHCTL1_UPDNLMT;
	g_reg_updnlmt[2] = REG_FHCTL2_UPDNLMT;
	g_reg_updnlmt[3] = REG_FHCTL3_UPDNLMT;
	g_reg_updnlmt[4] = REG_FHCTL4_UPDNLMT;
	g_reg_updnlmt[5] = REG_FHCTL5_UPDNLMT;
	g_reg_updnlmt[6] = REG_FHCTL6_UPDNLMT;
	g_reg_updnlmt[7] = REG_FHCTL7_UPDNLMT;
	g_reg_updnlmt[8] = REG_FHCTL8_UPDNLMT;
	g_reg_updnlmt[9] = REG_FHCTL9_UPDNLMT;
	g_reg_updnlmt[10] = REG_FHCTL10_UPDNLMT;
	g_reg_updnlmt[11] = REG_FHCTL11_UPDNLMT;

	g_reg_mon[0] = REG_FHCTL0_MON;
	g_reg_mon[1] = REG_FHCTL1_MON;
	g_reg_mon[2] = REG_FHCTL2_MON;
	g_reg_mon[3] = REG_FHCTL3_MON;
	g_reg_mon[4] = REG_FHCTL4_MON;
	g_reg_mon[5] = REG_FHCTL5_MON;
	g_reg_mon[6] = REG_FHCTL6_MON;
	g_reg_mon[7] = REG_FHCTL7_MON;
	g_reg_mon[8] = REG_FHCTL8_MON;
	g_reg_mon[9] = REG_FHCTL9_MON;
	g_reg_mon[10] = REG_FHCTL10_MON;
	g_reg_mon[11] = REG_FHCTL11_MON;

	g_reg_dvfs[0] = REG_FHCTL0_DVFS;
	g_reg_dvfs[1] = REG_FHCTL1_DVFS;
	g_reg_dvfs[2] = REG_FHCTL2_DVFS;
	g_reg_dvfs[3] = REG_FHCTL3_DVFS;
	g_reg_dvfs[4] = REG_FHCTL4_DVFS;
	g_reg_dvfs[5] = REG_FHCTL5_DVFS;
	g_reg_dvfs[6] = REG_FHCTL6_DVFS;
	g_reg_dvfs[7] = REG_FHCTL7_DVFS;
	g_reg_dvfs[8] = REG_FHCTL8_DVFS;
	g_reg_dvfs[9] = REG_FHCTL9_DVFS;
	g_reg_dvfs[10] = REG_FHCTL10_DVFS;
	g_reg_dvfs[11] = REG_FHCTL11_DVFS;

	g_reg_pll_con1[0] = REG_ARMPLL1_CON1;
	g_reg_pll_con1[1] = REG_ARMPLL2_CON1;
	g_reg_pll_con1[2] = REG_ARMPLL3_CON1;
	g_reg_pll_con1[3] = REG_CCIPLL_CON1;
	g_reg_pll_con1[4] = REG_GPUPLL_CON1;
	g_reg_pll_con1[5] = REG_MPLL_CON1;
	g_reg_pll_con1[6] = REG_MEMPLL_CON1;
	g_reg_pll_con1[7] = REG_MAINPLL_CON1;
	g_reg_pll_con1[8] = REG_MSDCPLL_CON1;
	g_reg_pll_con1[9] = REG_MMPLL_CON1;
	g_reg_pll_con1[10] = REG_VENCPLL_CON1;
	g_reg_pll_con1[11] = REG_TVDPLL_CON1;

#endif
#endif
}

#ifdef CONFIG_OF
/* Device Tree Initialize */
static int __reg_base_addr_init(void)
{
	struct device_node *fhctl_node;
	struct device_node *apmixed_node;

	/* Init FHCTL base address */
	fhctl_node = of_find_compatible_node(NULL, NULL, "mediatek,fhctl");
	if (!fhctl_node) {
		FH_MSG_DEBUG("Error, Cannot find FHCTL device tree node");
		WARN_ON(1);
	} else {
		g_fhctl_base = of_iomap(fhctl_node, 0);
		if (!g_fhctl_base) {
			FH_MSG_DEBUG("Error, FHCTL iomap failed");
			WARN_ON(1);
		}
	} /* if-else */

	/* Init APMIXED base address */
	apmixed_node = of_find_compatible_node(NULL, NULL, "mediatek,apmixed");
	if (!apmixed_node) {
		FH_MSG_DEBUG(" Error, Cannot find APMIXED device tree node");
		WARN_ON(1);
	} else {
		g_apmixed_base = of_iomap(apmixed_node, 0);
		if (!g_apmixed_base) {
			FH_MSG_DEBUG("Error, APMIXED iomap failed");
			WARN_ON(1);
		}
	} /* if-else */

	__reg_tbl_init();

	return 0;
}
#endif

/* TODO: __init void mt_freqhopping_init(void) */
static void mt_fh_hal_init(void)
{
	int i = 0;
	unsigned long flags = 0;

	FH_MSG_DEBUG("EN: %s", __func__);

	if (g_initialize == 1)
		return;

#ifdef CONFIG_OF
	/* Init relevant register base address by device tree */
	__reg_base_addr_init();
#endif

	for (i = 0; i < FH_PLL_NUM; ++i) {
		unsigned int mask = 1<<i;

		spin_lock_irqsave(&g_fh_lock, flags);

		/*
		 * TODO: clock should be turned on only when FH is needed
		 * Turn on all clock
		 */
		fh_set_field(REG_FHCTL_CLK_CON, mask, 1);

		/* Release software-reset to reset */
		fh_set_field(REG_FHCTL_RST_CON, mask, 0);
		fh_set_field(REG_FHCTL_RST_CON, mask, 1);

		g_fh_pll[i].setting_id = 0;
		fh_write32(g_reg_cfg[i], 0x00000000); /* No SSC and FH enabled */
		fh_write32(g_reg_updnlmt[i], 0x00000000); /* clear all the settings */
		fh_write32(g_reg_dds[i], 0x00000000); /* clear all the settings */

		spin_unlock_irqrestore(&g_fh_lock, flags);
	}

	g_initialize = 1;
}

static void mt_fh_hal_lock(unsigned long *flags)
{
	spin_lock_irqsave(&g_fh_lock, *flags);
}

static void mt_fh_hal_unlock(unsigned long *flags)
{
	spin_unlock_irqrestore(&g_fh_lock, *flags);
}

static int mt_fh_hal_get_init(void)
{
	return g_initialize;
}

static int mt_fh_hal_is_support_DFS_mode(void)
{
	return true;
}

static int __fh_debug_proc_read(struct seq_file *m, void *v, struct fh_pll_t *pll)
{
	FH_MSG_DEBUG("EN: %s", __func__);

	seq_puts(m, "\r\n[freqhopping debug flag]\r\n");
	seq_puts(m, "===============================================\r\n");
	seq_puts(m, "id=ARMPLL1=ARMPLL2=ARMPLL3=CCIPLL=GPUPLL=MPLL=MEMPLL=MAINPLL=MSDCPLL=MMPLL=VDECPLL=TVDPLL\r\n");
	seq_printf(m, "  =%04d==%04d==%04d==%04d==%04d==%04d==%04d==%04d==%04d==%04d==%04d==%04d=\r\n",
				pll[FH_ARMPLL1_PLLID].fh_status, pll[FH_ARMPLL2_PLLID].fh_status,
				pll[FH_ARMPLL3_PLLID].fh_status, pll[FH_CCI_PLLID].fh_status,
				pll[FH_GPU_PLLID].fh_status, pll[FH_M_PLLID].fh_status,
				pll[FH_MEM_PLLID].fh_status, pll[FH_MAIN_PLLID].fh_status,
				pll[FH_MSDC_PLLID].fh_status, pll[FH_MM_PLLID].fh_status,
				pll[FH_VENC_PLLID].fh_status, pll[FH_TVD_PLLID].fh_status);
	seq_printf(m, "  =%04d==%04d==%04d==%04d==%04d==%04d==%04d==%04d==%04d==%04d==%04d==%04d=\r\n",
				pll[FH_ARMPLL1_PLLID].setting_id, pll[FH_ARMPLL2_PLLID].setting_id,
				pll[FH_ARMPLL3_PLLID].setting_id, pll[FH_CCI_PLLID].setting_id,
				pll[FH_GPU_PLLID].setting_id, pll[FH_M_PLLID].setting_id,
				pll[FH_MEM_PLLID].setting_id, pll[FH_MAIN_PLLID].setting_id,
				pll[FH_MSDC_PLLID].setting_id, pll[FH_MM_PLLID].setting_id,
				pll[FH_VENC_PLLID].setting_id, pll[FH_TVD_PLLID].setting_id);

	return 0;
}

/***********************************************************************
* This function would support special request.
* [History]
* (2014.8.13)  K2 HQA desence SA required MEMPLL to enable SSC -2~-4%.
*              We implement API mt_freqhopping_devctl() to
*              complete -2~-4% SSC. (DVFS to -2% freq and enable 0~-2% SSC)
*
************************************************************************/
static int fh_ioctl_dvfs_ssc(unsigned int ctlid, void *arg)
{
	struct freqhopping_ioctl *fh_ctl = arg;

	if (!fh_ctl)
		return -1;

	switch (ctlid) {
	case FH_DCTL_CMD_DVFS:             /* PLL DVFS */
		{
			mt_fh_hal_dvfs(fh_ctl->pll_id, fh_ctl->ssc_setting.dds);
		}
		break;
	case FH_DCTL_CMD_DVFS_SSC_ENABLE:  /* PLL DVFS and enable SSC */
		{
			__disable_ssc(fh_ctl->pll_id, &(fh_ctl->ssc_setting));
			mt_fh_hal_dvfs(fh_ctl->pll_id, fh_ctl->ssc_setting.dds);
			__enable_ssc(fh_ctl->pll_id, &(fh_ctl->ssc_setting));
		}
		break;
	case FH_DCTL_CMD_DVFS_SSC_DISABLE: /* PLL DVFS and disable SSC */
		{
			__disable_ssc(fh_ctl->pll_id, &(fh_ctl->ssc_setting));
			mt_fh_hal_dvfs(fh_ctl->pll_id, fh_ctl->ssc_setting.dds);
		}
		break;
	case FH_DCTL_CMD_SSC_ENABLE:       /* SSC enable */
		{
			__enable_ssc(fh_ctl->pll_id, &(fh_ctl->ssc_setting));
		}
		break;
	case FH_DCTL_CMD_SSC_DISABLE:      /* SSC disable */
		{
			__disable_ssc(fh_ctl->pll_id, &(fh_ctl->ssc_setting));
		}
		break;
	default:
		break;
	};

	return 0;
}


static void __ioctl(unsigned int ctlid, void *arg)
{
	switch (ctlid) {
	case FH_IO_PROC_READ:
		{
			struct FH_IO_PROC_READ_T *tmp = (struct FH_IO_PROC_READ_T *)(arg);

			__fh_debug_proc_read(tmp->m, tmp->v, tmp->pll);
		}
		break;
	case FH_DCTL_CMD_DVFS:             /* PLL DVFS */
	case FH_DCTL_CMD_DVFS_SSC_ENABLE:  /* PLL DVFS and enable SSC */
	case FH_DCTL_CMD_DVFS_SSC_DISABLE: /* PLL DVFS and disable SSC */
	case FH_DCTL_CMD_SSC_ENABLE:       /* SSC enable */
	case FH_DCTL_CMD_SSC_DISABLE:      /* SSC disable */
		{
			fh_ioctl_dvfs_ssc(ctlid, arg);
		}
		break;
	default:
		FH_MSG("Unrecognized ctlid %d", ctlid);
		break;
	};
}

static struct mt_fh_hal_driver g_fh_hal_drv = {
	.fh_pll                 = g_fh_pll,
	.fh_usrdef              = mt_ssc_fhpll_userdefined,
	.mempll                 = FH_MEM_PLLID,
	.lvdspll                = FH_MAX_PLLID + 1,
	.mainpll                = FH_MAIN_PLLID,
	.msdcpll                = FH_MSDC_PLLID,
	.mmpll                  = FH_MM_PLLID,
	.vencpll                = FH_VENC_PLLID,
	.pll_cnt                = FH_PLL_NUM,
	.proc.clk_gen_read      = NULL,
	.proc.clk_gen_write     = NULL,
	.proc.dramc_read        = fh_dramc_proc_read,
	.proc.dramc_write       = fh_dramc_proc_write,
	.proc.dumpregs_read     = fh_dumpregs_proc_read,
	.proc.dvfs_read         = fh_dvfs_proc_read,
	.proc.dvfs_write        = fh_dvfs_proc_write,
	.mt_fh_hal_init         = mt_fh_hal_init,
	.mt_fh_hal_ctrl		    = __freqhopping_ctrl,
	.mt_fh_lock			    = mt_fh_hal_lock,
	.mt_fh_unlock		    = mt_fh_hal_unlock,
	.mt_fh_get_init		    = mt_fh_hal_get_init,
	.mt_fh_popod_restore    = mt_fh_hal_popod_restore,
	.mt_fh_popod_save		= mt_fh_hal_popod_save,
	.mt_l2h_mempll		    = NULL,
	.mt_h2l_mempll		    = NULL,
	.mt_dfs_armpll          = mt_fh_hal_dfs_armpll,
	.mt_dfs_mmpll           = mt_fh_hal_dfs_mmpll,
	.mt_dfs_vencpll         = mt_fh_hal_dfs_vencpll,        /*TODO: should set to NULL*/
	.mt_is_support_DFS_mode = mt_fh_hal_is_support_DFS_mode,
	.mt_l2h_dvfs_mempll		= mt_fh_hal_l2h_dvfs_mempll,    /*TODO: should set to NULL*/
	.mt_h2l_dvfs_mempll		= mt_fh_hal_h2l_dvfs_mempll,    /*TODO: should set to NULL*/
	.mt_dram_overclock		= mt_fh_hal_dram_overclock,		/*TODO: should set to NULL*/
	.mt_get_dramc           = mt_fh_hal_get_dramc,			/*TODO: should set to NULL*/
	.mt_fh_default_conf     = mt_fh_hal_default_conf,
	.mt_dfs_general_pll = mt_fh_hal_general_pll_dfs,
	.ioctl                  = __ioctl
};

struct mt_fh_hal_driver *mt_get_fh_hal_drv(void)
{
	return &g_fh_hal_drv;
}

int mt_pause_armpll(unsigned int pll, unsigned int pause)
{
	unsigned long flags = 0;
	unsigned long reg_cfg = 0;

	if (g_initialize == 0) {
		FH_MSG("(Warning) %s FHCTL isn't ready.", __func__);
		return -1;
	}

	FH_MSG_DEBUG("%s for pll %d pause %d", __func__, pll, pause);

	switch (pll) {
	case FH_ARMPLL1_PLLID:
	case FH_ARMPLL2_PLLID:
		reg_cfg = g_reg_cfg[pll];
		FH_MSG_DEBUG("(FHCTLx_CFG): 0x%x", fh_read32(g_reg_cfg[pll]));
		break;
	default:
		WARN_ON(1);
		return 1;
	};

	/* TODO: provelock issue spin_lock(&g_fh_lock); */
	spin_lock_irqsave(&g_fh_lock, flags);

	if (pause)
		fh_set_field(reg_cfg, FH_FHCTLX_CFG_PAUSE, 1); /* pause  */
	else
		fh_set_field(reg_cfg, FH_FHCTLX_CFG_PAUSE, 0); /* no pause  */

	spin_unlock_irqrestore(&g_fh_lock, flags);

	return 0;
}

static int mt_fh_init(void)
{
	mt_freqhopping_init();
	return 0;
}

arch_initcall(mt_fh_init);

