Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 18 16:13:57 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.142      -56.368                    126                 1374        0.037        0.000                      0                 1374        2.000        0.000                       0                   507  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -1.142      -56.368                    126                 1374        0.037        0.000                      0                 1374        3.750        0.000                       0                   503  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -1.140      -56.135                    126                 1374        0.037        0.000                      0                 1374        3.750        0.000                       0                   503  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          126  Failing Endpoints,  Worst Slack       -1.142ns,  Total Violation      -56.368ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.142ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.462ns  (logic 3.935ns (37.611%)  route 6.527ns (62.389%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.672     8.313    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.124     7.703    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532     7.171    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                 -1.142    

Slack (VIOLATED) :        -1.123ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 3.935ns (37.678%)  route 6.509ns (62.322%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.653     8.294    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.124     7.703    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532     7.171    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 -1.123    

Slack (VIOLATED) :        -1.123ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 3.935ns (37.678%)  route 6.509ns (62.322%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.653     8.294    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.124     7.703    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532     7.171    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 -1.123    

Slack (VIOLATED) :        -1.123ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 3.935ns (37.678%)  route 6.509ns (62.322%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.653     8.294    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.124     7.703    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532     7.171    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 -1.123    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 3.935ns (37.960%)  route 6.431ns (62.040%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.575     8.217    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.124     7.703    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532     7.171    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 3.935ns (37.960%)  route 6.431ns (62.040%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.575     8.217    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.124     7.703    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532     7.171    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 3.935ns (37.960%)  route 6.431ns (62.040%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.575     8.217    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.124     7.703    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532     7.171    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 3.935ns (36.935%)  route 6.719ns (63.065%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.002     6.686    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I4_O)        0.124     6.810 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_149/O
                         net (fo=1, routed)           0.805     7.615    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_149_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.739 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           0.766     8.505    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.124     7.703    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241     7.462    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.027ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.347ns  (logic 3.935ns (38.029%)  route 6.412ns (61.971%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.557     8.198    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.124     7.703    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532     7.171    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                 -1.027    

Slack (VIOLATED) :        -1.015ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.626ns  (logic 3.935ns (37.032%)  route 6.691ns (62.968%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.908     6.592    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X24Y4          LUT5 (Prop_lut5_I0_O)        0.124     6.716 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_140/O
                         net (fo=2, routed)           1.038     7.755    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_140_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.879 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_26/O
                         net (fo=2, routed)           0.598     8.477    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[2]
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.124     7.703    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[2])
                                                     -0.241     7.462    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                 -1.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X31Y21         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.257    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/DIA0
    SLICE_X30Y21         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.220    -0.441    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.294    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/rom_reg_2_2/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.401%)  route 0.133ns (48.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.564    -0.445    u_fwrisc_fpga_top/clk_out1
    SLICE_X7Y13          FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  u_fwrisc_fpga_top/program_data_reg[25]/Q
                         net (fo=3, routed)           0.133    -0.171    u_fwrisc_fpga_top/program_data[25]
    RAMB36_X0Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_2_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.873    -0.169    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_2_2/CLKARDCLK
                         clock pessimism             -0.219    -0.387    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.232    u_fwrisc_fpga_top/rom_reg_2_2
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.763%)  route 0.248ns (60.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X24Y14         FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.287 r  u_fwrisc_fpga_top/u_core/dwdata_reg[30]/Q
                         net (fo=2, routed)           0.248    -0.038    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[31]_0[30]
    SLICE_X21Y9          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.831    -0.211    u_fwrisc_fpga_top/u_uart/u_UART_Registers/clk_out1
    SLICE_X21Y9          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]/C
                         clock pessimism              0.029    -0.182    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.070    -0.112    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/rom_reg_2_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.688%)  route 0.187ns (53.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.561    -0.448    u_fwrisc_fpga_top/clk_out1
    SLICE_X8Y18          FDRE                                         r  u_fwrisc_fpga_top/program_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.284 r  u_fwrisc_fpga_top/program_addr_reg[4]/Q
                         net (fo=10, routed)          0.187    -0.097    u_fwrisc_fpga_top/program_addr_reg[4]
    RAMB36_X0Y3          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_2_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.869    -0.173    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y3          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
                         clock pessimism             -0.200    -0.372    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.189    u_fwrisc_fpga_top/rom_reg_2_3
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/daddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/addr_d_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.160%)  route 0.284ns (66.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.562    -0.447    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X18Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/daddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.306 r  u_fwrisc_fpga_top/u_core/daddr_reg[13]/Q
                         net (fo=16, routed)          0.284    -0.022    u_fwrisc_fpga_top/daddr[13]
    SLICE_X23Y16         FDRE                                         r  u_fwrisc_fpga_top/addr_d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.823    -0.219    u_fwrisc_fpga_top/clk_out1
    SLICE_X23Y16         FDRE                                         r  u_fwrisc_fpga_top/addr_d_reg[13]/C
                         clock pessimism              0.029    -0.190    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.070    -0.120    u_fwrisc_fpga_top/addr_d_reg[13]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X31Y21         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.326 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[4]/Q
                         net (fo=2, routed)           0.075    -0.251    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/DIC0
    SLICE_X30Y21         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.220    -0.441    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090    -0.351    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.510%)  route 0.285ns (63.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.564    -0.445    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X32Y9          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.285     0.004    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD1
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.833    -0.209    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.200    -0.409    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.100    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.510%)  route 0.285ns (63.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.564    -0.445    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X32Y9          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.285     0.004    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD1
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.833    -0.209    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.200    -0.409    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.100    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.510%)  route 0.285ns (63.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.564    -0.445    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X32Y9          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.285     0.004    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD1
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.833    -0.209    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.200    -0.409    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.100    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.510%)  route 0.285ns (63.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.564    -0.445    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X32Y9          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.285     0.004    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD1
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.833    -0.209    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.200    -0.409    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.100    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1     u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          126  Failing Endpoints,  Worst Slack       -1.140ns,  Total Violation      -56.135ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.140ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.462ns  (logic 3.935ns (37.611%)  route 6.527ns (62.389%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.672     8.313    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.122     7.705    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532     7.173    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                 -1.140    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 3.935ns (37.678%)  route 6.509ns (62.322%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.653     8.294    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.122     7.705    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532     7.173    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 -1.122    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 3.935ns (37.678%)  route 6.509ns (62.322%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.653     8.294    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.122     7.705    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532     7.173    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 -1.122    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 3.935ns (37.678%)  route 6.509ns (62.322%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.653     8.294    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.122     7.705    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532     7.173    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 -1.122    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 3.935ns (37.960%)  route 6.431ns (62.040%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.575     8.217    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.122     7.705    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532     7.173    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 3.935ns (37.960%)  route 6.431ns (62.040%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.575     8.217    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.122     7.705    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532     7.173    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 3.935ns (37.960%)  route 6.431ns (62.040%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.575     8.217    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.122     7.705    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532     7.173    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.041ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 3.935ns (36.935%)  route 6.719ns (63.065%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.002     6.686    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I4_O)        0.124     6.810 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_149/O
                         net (fo=1, routed)           0.805     7.615    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_149_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.739 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           0.766     8.505    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.122     7.705    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241     7.464    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 -1.041    

Slack (VIOLATED) :        -1.025ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.347ns  (logic 3.935ns (38.029%)  route 6.412ns (61.971%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.871     6.555    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.838     7.518    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.557     8.198    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.122     7.705    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532     7.173    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                 -1.025    

Slack (VIOLATED) :        -1.013ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.626ns  (logic 3.935ns (37.032%)  route 6.691ns (62.968%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[14]
                         net (fo=7, routed)           0.966     1.271    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[14]
    SLICE_X21Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.395 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9/O
                         net (fo=1, routed)           0.797     2.192    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.316 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_1/O
                         net (fo=2, routed)           0.613     2.929    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_0[3]
    SLICE_X23Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.314    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.428    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.024     4.566    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.690 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.457     5.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X21Y2          LUT4 (Prop_lut4_I2_O)        0.124     5.271 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.289     5.560    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.684 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.908     6.592    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X24Y4          LUT5 (Prop_lut5_I0_O)        0.124     6.716 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_140/O
                         net (fo=2, routed)           1.038     7.755    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_140_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.879 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_26/O
                         net (fo=2, routed)           0.598     8.477    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[2]
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         1.545     8.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368     7.827    
                         clock uncertainty           -0.122     7.705    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[2])
                                                     -0.241     7.464    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                 -1.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X31Y21         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.257    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/DIA0
    SLICE_X30Y21         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.220    -0.441    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.294    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/rom_reg_2_2/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.401%)  route 0.133ns (48.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.564    -0.445    u_fwrisc_fpga_top/clk_out1
    SLICE_X7Y13          FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  u_fwrisc_fpga_top/program_data_reg[25]/Q
                         net (fo=3, routed)           0.133    -0.171    u_fwrisc_fpga_top/program_data[25]
    RAMB36_X0Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_2_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.873    -0.169    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_2_2/CLKARDCLK
                         clock pessimism             -0.219    -0.387    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.232    u_fwrisc_fpga_top/rom_reg_2_2
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.763%)  route 0.248ns (60.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X24Y14         FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.287 r  u_fwrisc_fpga_top/u_core/dwdata_reg[30]/Q
                         net (fo=2, routed)           0.248    -0.038    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[31]_0[30]
    SLICE_X21Y9          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.831    -0.211    u_fwrisc_fpga_top/u_uart/u_UART_Registers/clk_out1
    SLICE_X21Y9          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]/C
                         clock pessimism              0.029    -0.182    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.070    -0.112    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/rom_reg_2_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.688%)  route 0.187ns (53.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.561    -0.448    u_fwrisc_fpga_top/clk_out1
    SLICE_X8Y18          FDRE                                         r  u_fwrisc_fpga_top/program_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.284 r  u_fwrisc_fpga_top/program_addr_reg[4]/Q
                         net (fo=10, routed)          0.187    -0.097    u_fwrisc_fpga_top/program_addr_reg[4]
    RAMB36_X0Y3          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_2_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.869    -0.173    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y3          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
                         clock pessimism             -0.200    -0.372    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.189    u_fwrisc_fpga_top/rom_reg_2_3
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/daddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/addr_d_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.160%)  route 0.284ns (66.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.562    -0.447    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X18Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/daddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.306 r  u_fwrisc_fpga_top/u_core/daddr_reg[13]/Q
                         net (fo=16, routed)          0.284    -0.022    u_fwrisc_fpga_top/daddr[13]
    SLICE_X23Y16         FDRE                                         r  u_fwrisc_fpga_top/addr_d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.823    -0.219    u_fwrisc_fpga_top/clk_out1
    SLICE_X23Y16         FDRE                                         r  u_fwrisc_fpga_top/addr_d_reg[13]/C
                         clock pessimism              0.029    -0.190    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.070    -0.120    u_fwrisc_fpga_top/addr_d_reg[13]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X31Y21         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.326 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[4]/Q
                         net (fo=2, routed)           0.075    -0.251    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/DIC0
    SLICE_X30Y21         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.220    -0.441    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090    -0.351    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.510%)  route 0.285ns (63.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.564    -0.445    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X32Y9          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.285     0.004    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD1
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.833    -0.209    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.200    -0.409    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.100    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.510%)  route 0.285ns (63.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.564    -0.445    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X32Y9          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.285     0.004    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD1
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.833    -0.209    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.200    -0.409    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.100    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.510%)  route 0.285ns (63.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.564    -0.445    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X32Y9          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.285     0.004    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD1
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.833    -0.209    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.200    -0.409    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.100    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.510%)  route 0.285ns (63.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.564    -0.445    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X32Y9          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[1]/Q
                         net (fo=21, routed)          0.285     0.004    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD1
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=501, routed)         0.833    -0.209    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X34Y9          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.200    -0.409    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.100    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1     u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



