// Seed: 1430061933
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wire id_3
);
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input wire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    output tri0 id_7
);
  wor  id_9;
  wire id_10;
  wire id_11;
  module_0(
      id_0, id_6, id_4, id_6
  );
  initial #(id_10) id_9 = (1);
endmodule
