#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000224426ca3c0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
P_00000224426636e0 .param/l "ASSOCIATIVITY" 0 2 5, +C4<00000000000000000000000000010000>;
P_0000022442663718 .param/l "CACHE_SIZE" 0 2 3, +C4<0000000000000000000000000000000000000000000000000010000000000000>;
P_0000022442663750 .param/l "LINE_SIZE" 0 2 4, +C4<00000000000000000000000000100000>;
v00000224426cfab0 .array "accesses_per_set", 15 0, 31 0;
v00000224426cfb50_0 .var "addr", 31 0;
v000002244272a990_0 .var "clk", 0 0;
v00000224427293b0_0 .var/i "current_index", 31 0;
v0000022442729450_0 .var/i "file", 31 0;
v000002244272a490_0 .net "hit", 0 0, v00000224426ceed0_0;  1 drivers
v0000022442729270_0 .var/real "hit_count", 0 0;
v0000022442729c70_0 .var/real "hit_ratio", 0 0;
v000002244272ae90_0 .var/i "i", 31 0;
v000002244272a7b0_0 .var/i "j", 31 0;
v000002244272a210_0 .net "miss", 0 0, v00000224426ced90_0;  1 drivers
v000002244272a710_0 .var/real "miss_count", 0 0;
L_0000022442750088 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000002244272a530_0 .net "num_sets", 31 0, L_0000022442750088;  1 drivers
v0000022442729630_0 .var/real "percentage", 0 0;
v0000022442729590_0 .var "reuse_count", 31 0;
v0000022442729ef0 .array "reuse_distance", 1023 0, 31 0;
v00000224427291d0_0 .var "rst", 0 0;
v000002244272a2b0_0 .var/i "stat", 31 0;
L_00000224427500d0 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v000002244272a850_0 .net "tag_bits", 31 0, L_00000224427500d0;  1 drivers
v00000224427296d0_0 .net "total_hits", 31 0, v00000224426cf8d0_0;  1 drivers
v000002244272aa30_0 .net "total_misses", 31 0, v00000224426cf970_0;  1 drivers
v000002244272a5d0 .array "trace_addr", 1499999 0, 31 0;
v0000022442729130 .array/s "trace_delta", 1499999 0, 31 0;
E_00000224426c2a90 .event posedge, v00000224426cf150_0;
S_0000022442694530 .scope module, "cache_inst" "configurable_cache" 2 34, 3 5 0, S_00000224426ca3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /OUTPUT 1 "hit";
    .port_info 4 /OUTPUT 1 "miss";
    .port_info 5 /OUTPUT 32 "total_hits";
    .port_info 6 /OUTPUT 32 "total_misses";
    .port_info 7 /OUTPUT 32 "num_sets";
    .port_info 8 /OUTPUT 32 "tag_bits";
P_00000224426a8a10 .param/l "ASSOCIATIVITY" 0 3 8, +C4<00000000000000000000000000010000>;
P_00000224426a8a48 .param/l "CACHE_SIZE" 0 3 6, +C4<0000000000000000000000000000000000000000000000000010000000000000>;
P_00000224426a8a80 .param/l "LINE_SIZE" 0 3 7, +C4<00000000000000000000000000100000>;
P_00000224426a8ab8 .param/l "NUM_LINES" 0 3 11, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_00000224426a8af0 .param/l "NUM_SETS" 0 3 12, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_00000224426a8b28 .param/l "OFFSET_BITS" 0 3 13, +C4<00000000000000000000000000000101>;
P_00000224426a8b60 .param/l "SET_BITS" 0 3 14, +C4<00000000000000000000000000000100>;
P_00000224426a8b98 .param/l "TAG_BITS" 0 3 15, +C4<0000000000000000000000000000010111>;
v00000224426cf650_0 .net "addr", 31 0, v00000224426cfb50_0;  1 drivers
v00000224426cf3d0_0 .net "addr_tag", 22 0, L_0000022442729f90;  1 drivers
v00000224426cf150_0 .net "clk", 0 0, v000002244272a990_0;  1 drivers
v00000224426cf470_0 .var "current_set_base", 31 0;
v00000224426cf790_0 .var "found_hit", 0 0;
v00000224426ceed0_0 .var "hit", 0 0;
v00000224426cf010_0 .var "hit_way", 31 0;
v00000224426cf510_0 .var/i "i", 31 0;
v00000224426cf1f0 .array "lru_counter", 255 0, 3 0;
v00000224426cfbf0_0 .var "lru_way", 31 0;
v00000224426cfc90_0 .var "min_counter", 3 0;
v00000224426ced90_0 .var "miss", 0 0;
v00000224426cf5b0_0 .net "num_sets", 31 0, L_0000022442750088;  alias, 1 drivers
v00000224426cf830_0 .net "offset", 4 0, L_000002244272a8f0;  1 drivers
v00000224426cf290_0 .net "rst", 0 0, v00000224427291d0_0;  1 drivers
v00000224426cf330_0 .net "set_index", 3 0, L_000002244272a170;  1 drivers
v00000224426cee30 .array "tag_array", 255 0, 22 0;
v00000224426cf6f0_0 .net "tag_bits", 31 0, L_00000224427500d0;  alias, 1 drivers
v00000224426cf8d0_0 .var "total_hits", 31 0;
v00000224426cf970_0 .var "total_misses", 31 0;
v00000224426cef70 .array "valid_array", 255 0, 0 0;
E_00000224426c2ed0 .event posedge, v00000224426cf290_0, v00000224426cf150_0;
L_0000022442729f90 .part v00000224426cfb50_0, 9, 23;
L_000002244272a170 .part v00000224426cfb50_0, 5, 4;
L_000002244272a8f0 .part v00000224426cfb50_0, 0, 5;
    .scope S_0000022442694530;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224426cf510_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000224426cf510_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v00000224426cf510_0;
    %store/vec4a v00000224426cef70, 4, 0;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 4, v00000224426cf510_0;
    %store/vec4a v00000224426cee30, 4, 0;
    %load/vec4 v00000224426cf510_0;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 4;
    %ix/getv/s 4, v00000224426cf510_0;
    %store/vec4a v00000224426cf1f0, 4, 0;
    %load/vec4 v00000224426cf510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224426cf510_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224426cf8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224426cf970_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000022442694530;
T_1 ;
    %wait E_00000224426c2ed0;
    %load/vec4 v00000224426cf290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224426cf510_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000224426cf510_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000224426cf510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224426cef70, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v00000224426cf510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224426cee30, 0, 4;
    %load/vec4 v00000224426cf510_0;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 4;
    %ix/getv/s 3, v00000224426cf510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224426cf1f0, 0, 4;
    %load/vec4 v00000224426cf510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224426cf510_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000224426cf8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000224426cf970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224426ceed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224426ced90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000224426cf330_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %store/vec4 v00000224426cf470_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000224426cf790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224426ceed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224426ced90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224426cf510_0, 0, 32;
T_1.4 ;
    %load/vec4 v00000224426cf510_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cf510_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000224426cef70, 4;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cf510_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000224426cee30, 4;
    %load/vec4 v00000224426cf3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000224426cf790_0, 0, 1;
    %load/vec4 v00000224426cf510_0;
    %store/vec4 v00000224426cf010_0, 0, 32;
T_1.6 ;
    %load/vec4 v00000224426cf510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224426cf510_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v00000224426cf790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224426ceed0_0, 0;
    %load/vec4 v00000224426cf8d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000224426cf8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224426cf510_0, 0, 32;
T_1.10 ;
    %load/vec4 v00000224426cf510_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.11, 5;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cf010_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000224426cf1f0, 4;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cf510_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000224426cf1f0, 4;
    %cmp/u;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cf510_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000224426cf1f0, 4;
    %subi 1, 0, 4;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cf510_0;
    %pad/u 33;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224426cf1f0, 0, 4;
T_1.12 ;
    %load/vec4 v00000224426cf510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224426cf510_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cf010_0;
    %pad/u 33;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224426cf1f0, 0, 4;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224426ced90_0, 0;
    %load/vec4 v00000224426cf970_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000224426cf970_0, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000224426cfc90_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224426cfbf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224426cf510_0, 0, 32;
T_1.14 ;
    %load/vec4 v00000224426cf510_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.15, 5;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cf510_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000224426cf1f0, 4;
    %load/vec4 v00000224426cfc90_0;
    %cmp/u;
    %jmp/0xz  T_1.16, 5;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cf510_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000224426cf1f0, 4;
    %store/vec4 v00000224426cfc90_0, 0, 4;
    %load/vec4 v00000224426cf510_0;
    %store/vec4 v00000224426cfbf0_0, 0, 32;
T_1.16 ;
    %load/vec4 v00000224426cf510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224426cf510_0, 0, 32;
    %jmp T_1.14;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cfbf0_0;
    %pad/u 33;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224426cef70, 0, 4;
    %load/vec4 v00000224426cf3d0_0;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cfbf0_0;
    %pad/u 33;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224426cee30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224426cf510_0, 0, 32;
T_1.18 ;
    %load/vec4 v00000224426cf510_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.19, 5;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cfbf0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000224426cf1f0, 4;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cf510_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000224426cf1f0, 4;
    %cmp/u;
    %jmp/0xz  T_1.20, 5;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cf510_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000224426cf1f0, 4;
    %subi 1, 0, 4;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cf510_0;
    %pad/u 33;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224426cf1f0, 0, 4;
T_1.20 ;
    %load/vec4 v00000224426cf510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224426cf510_0, 0, 32;
    %jmp T_1.18;
T_1.19 ;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v00000224426cf470_0;
    %pad/u 33;
    %load/vec4 v00000224426cfbf0_0;
    %pad/u 33;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224426cf1f0, 0, 4;
T_1.9 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000224426ca3c0;
T_2 ;
    %pushi/real 1677721600, 4072; load=100.000
    %store/real v0000022442729630_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002244272ae90_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002244272ae90_0;
    %store/vec4a v00000224426cfab0, 4, 0;
    %load/vec4 v000002244272ae90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_00000224426ca3c0;
T_3 ;
    %vpi_func 2 55 "$fopen" 32, "addr_trace.txt", "r" {0 0 0};
    %store/vec4 v0000022442729450_0, 0, 32;
    %load/vec4 v0000022442729450_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 57 "$display", "Error: Could not open trace file" {0 0 0};
    %vpi_call 2 58 "$finish" {0 0 0};
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
T_3.2 ;
    %vpi_func 2 62 "$feof" 32, v0000022442729450_0 {0 0 0};
    %nor/r;
    %load/vec4 v000002244272ae90_0;
    %cmpi/s 1500000, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_3.3, 8;
    %vpi_func 2 63 "$fscanf" 32, v0000022442729450_0, "%d\012", &A<v0000022442729130, v000002244272ae90_0 > {0 0 0};
    %store/vec4 v000002244272a2b0_0, 0, 32;
    %load/vec4 v000002244272a2b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v000002244272ae90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
T_3.4 ;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 66 "$fclose", v0000022442729450_0 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022442729130, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002244272a5d0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
T_3.6 ;
    %load/vec4 v000002244272ae90_0;
    %cmpi/s 1500000, 0, 32;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000002244272ae90_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000002244272a5d0, 4;
    %ix/getv/s 4, v000002244272ae90_0;
    %load/vec4a v0000022442729130, 4;
    %add;
    %ix/getv/s 4, v000002244272ae90_0;
    %store/vec4a v000002244272a5d0, 4, 0;
    %load/vec4 v000002244272ae90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %end;
    .thread T_3;
    .scope S_00000224426ca3c0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v000002244272a990_0;
    %inv;
    %store/vec4 v000002244272a990_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000224426ca3c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002244272a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000224427291d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224426cfb50_0, 0, 32;
    %vpi_call 2 86 "$display", "\012Cache Configuration:" {0 0 0};
    %vpi_call 2 87 "$display", "Cache Size: %0d bytes", P_0000022442663718 {0 0 0};
    %vpi_call 2 88 "$display", "Line Size: %0d bytes", P_0000022442663750 {0 0 0};
    %vpi_call 2 89 "$display", "Associativity: %0d-way", P_00000224426636e0 {0 0 0};
    %wait E_00000224426c2a90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000224427291d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002244272a7b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002244272a7b0_0;
    %cmpi/s 1500000, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_00000224426c2a90;
    %ix/getv/s 4, v000002244272a7b0_0;
    %load/vec4a v000002244272a5d0, 4;
    %store/vec4 v00000224426cfb50_0, 0, 32;
    %load/vec4 v000002244272a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000224426cfb50_0;
    %parti/s 4, 5, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000224426cfab0, 4;
    %addi 1, 0, 32;
    %load/vec4 v00000224426cfb50_0;
    %parti/s 4, 5, 4;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000224426cfab0, 4, 0;
T_5.2 ;
    %load/vec4 v000002244272a7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002244272a7b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %wait E_00000224426c2a90;
    %load/vec4 v000002244272aa30_0;
    %cvt/rv;
    %store/real v000002244272a710_0;
    %load/vec4 v00000224427296d0_0;
    %cvt/rv;
    %store/real v0000022442729270_0;
    %load/real v0000022442729270_0;
    %load/real v000002244272a710_0;
    %load/real v0000022442729270_0;
    %add/wr;
    %div/wr;
    %load/real v0000022442729630_0;
    %mul/wr;
    %store/real v0000022442729c70_0;
    %vpi_call 2 114 "$display", "\012Performance Results:" {0 0 0};
    %vpi_call 2 115 "$display", "Hit Ratio: %7.2f%%", v0000022442729c70_0 {0 0 0};
    %vpi_call 2 116 "$display", "Cache Hits: %0d", v00000224427296d0_0 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Misses: %0d", v000002244272aa30_0 {0 0 0};
    %load/vec4 v00000224427296d0_0;
    %load/vec4 v000002244272aa30_0;
    %add;
    %vpi_call 2 118 "$display", "Total Accesses: %0d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 121 "$display", "\012Set Utilization:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
T_5.4 ;
    %load/vec4 v000002244272ae90_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_5.5, 5;
    %ix/getv/s 4, v000002244272ae90_0;
    %load/vec4a v00000224426cfab0, 4;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.6, 5;
    %vpi_call 2 124 "$display", "Set %0d: %0d accesses", v000002244272ae90_0, &A<v00000224426cfab0, v000002244272ae90_0 > {0 0 0};
T_5.6 ;
    %load/vec4 v000002244272ae90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000224426ca3c0;
T_6 ;
    %wait E_00000224426c2a90;
    %load/vec4 v00000224427291d0_0;
    %nor/r;
    %load/vec4 v000002244272a490_0;
    %load/vec4 v000002244272a210_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000224427293b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
T_6.2 ;
    %load/vec4 v000002244272ae90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_6.3, 5;
    %ix/getv/s 4, v000002244272ae90_0;
    %load/vec4a v0000022442729ef0, 4;
    %load/vec4 v00000224426cfb50_0;
    %cmp/e;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000002244272ae90_0;
    %store/vec4 v00000224427293b0_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
T_6.4 ;
    %load/vec4 v000002244272ae90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %load/vec4 v00000224427293b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.6, 5;
    %load/vec4 v0000022442729590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022442729590_0, 0, 32;
T_6.6 ;
    %pushi/vec4 1023, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
T_6.8 ;
    %load/vec4 v000002244272ae90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.9, 5;
    %load/vec4 v000002244272ae90_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000022442729ef0, 4;
    %ix/getv/s 4, v000002244272ae90_0;
    %store/vec4a v0000022442729ef0, 4, 0;
    %load/vec4 v000002244272ae90_0;
    %subi 1, 0, 32;
    %store/vec4 v000002244272ae90_0, 0, 32;
    %jmp T_6.8;
T_6.9 ;
    %load/vec4 v00000224426cfb50_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022442729ef0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench_mway_claude.v";
    ".\mway_claude.v";
