// Seed: 3456934148
module module_0;
  logic id_1 = 1;
  assign id_1 = id_1;
  logic id_2 = 1'd0;
  wire  id_3;
  parameter id_4 = 1;
  parameter id_5 = 1 <= -1;
  assign id_1 = id_3;
  assign id_1 = -1'b0;
  wire id_6, id_7;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_5;
  wire id_6;
  ;
  wire id_7;
endmodule
