

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 12 02:35:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        baseline
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  155|  155|  155|  155|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  153|  153|        19|         17|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     16|       -|      -|    -|
|Expression       |        -|      -|       0|    551|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       5|     10|    0|
|Multiplexer      |        -|      -|       -|    675|    -|
|Register         |        -|      -|     869|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     16|     874|   1236|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      7|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |fir_mac_muladd_8sbkb_U1   |fir_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U2   |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U3   |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U4   |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U5   |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U6   |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U7   |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U8   |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U9   |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U10  |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U11  |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U12  |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U13  |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U14  |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U15  |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    |fir_mac_muladd_8scud_U16  |fir_mac_muladd_8scud  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U       |fir_c       |        0|  5|  10|    0|   128|    5|     1|          640|
    |data_0_U  |fir_data_0  |        1|  0|   0|    0|    64|    8|     1|          512|
    |data_1_U  |fir_data_0  |        1|  0|   0|    0|    64|    8|     1|          512|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |            |        2|  5|  10|    0|   256|   21|     3|         1664|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln29_10_fu_1139_p2           |     +    |      0|  0|  15|           8|           5|
    |add_ln29_11_fu_1194_p2           |     +    |      0|  0|  15|           8|           5|
    |add_ln29_12_fu_1235_p2           |     +    |      0|  0|  15|           8|           5|
    |add_ln29_13_fu_1290_p2           |     +    |      0|  0|  15|           8|           5|
    |add_ln29_14_fu_1331_p2           |     +    |      0|  0|  15|           8|           5|
    |add_ln29_15_fu_1386_p2           |     +    |      0|  0|  15|           8|           6|
    |add_ln29_16_fu_641_p2            |     +    |      0|  0|  15|           2|           7|
    |add_ln29_1_fu_722_p2             |     +    |      0|  0|  15|           8|           3|
    |add_ln29_2_fu_763_p2             |     +    |      0|  0|  15|           8|           3|
    |add_ln29_3_fu_810_p2             |     +    |      0|  0|  15|           8|           4|
    |add_ln29_4_fu_851_p2             |     +    |      0|  0|  15|           8|           4|
    |add_ln29_5_fu_906_p2             |     +    |      0|  0|  15|           8|           4|
    |add_ln29_6_fu_947_p2             |     +    |      0|  0|  15|           8|           4|
    |add_ln29_7_fu_1002_p2            |     +    |      0|  0|  15|           8|           5|
    |add_ln29_8_fu_1043_p2            |     +    |      0|  0|  15|           8|           5|
    |add_ln29_9_fu_1098_p2            |     +    |      0|  0|  15|           8|           5|
    |add_ln29_fu_672_p2               |     +    |      0|  0|  15|           2|           8|
    |add_ln34_fu_1456_p2              |     +    |      0|  0|  32|          32|          32|
    |y                                |     +    |      0|  0|  32|          32|          32|
    |ap_condition_1899                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1904                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1909                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1914                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1919                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1924                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1929                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1934                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1939                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1944                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1949                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1954                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1959                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1964                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln25_10_fu_1133_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_11_fu_1181_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_12_fu_1229_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_13_fu_1277_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_14_fu_1325_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_15_fu_1373_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_1_fu_709_p2            |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_2_fu_757_p2            |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_3_fu_797_p2            |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_4_fu_845_p2            |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_5_fu_893_p2            |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_6_fu_941_p2            |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_7_fu_989_p2            |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_8_fu_1037_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_9_fu_1085_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_fu_631_p2              |   icmp   |      0|  0|  11|           8|           1|
    |ap_predicate_tran19to21_state18  |    or    |      0|  0|   2|           1|           1|
    |grp_fu_595_p3                    |  select  |      0|  0|   8|           1|           8|
    |grp_fu_606_p3                    |  select  |      0|  0|   8|           1|           8|
    |select_ln29_fu_683_p3            |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 551|         335|         204|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |acc_0_0_reg_545                 |   9|          2|   32|         64|
    |acc_0_lcssa_reg_557             |  65|         16|   32|        512|
    |ap_NS_fsm                       |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_i_0_0_phi_fu_537_p4  |   9|          2|    8|         16|
    |c_address0                      |  85|         17|    7|        119|
    |data_0_address0                 |  89|         18|    6|        108|
    |data_0_address1                 |  85|         17|    6|        102|
    |data_0_d0                       |  27|          5|    8|         40|
    |data_1_address0                 |  85|         17|    6|        102|
    |data_1_address1                 |  85|         17|    6|        102|
    |data_1_d0                       |  21|          4|    8|         32|
    |i_0_0_reg_533                   |   9|          2|    8|         16|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 675|        139|  129|       1235|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_0_0_reg_545                   |  32|   0|   32|          0|
    |acc_0_lcssa_reg_557               |  32|   0|   32|          0|
    |add_ln29_10_reg_1882              |   8|   0|    8|          0|
    |add_ln29_12_reg_1942              |   8|   0|    8|          0|
    |add_ln29_14_reg_2002              |   8|   0|    8|          0|
    |add_ln29_15_reg_2044              |   8|   0|    8|          0|
    |add_ln29_2_reg_1648               |   8|   0|    8|          0|
    |add_ln29_4_reg_1702               |   8|   0|    8|          0|
    |add_ln29_6_reg_1762               |   8|   0|    8|          0|
    |add_ln29_8_reg_1822               |   8|   0|    8|          0|
    |add_ln31_10_reg_1965              |  32|   0|   32|          0|
    |add_ln31_11_reg_1980              |  32|   0|   32|          0|
    |add_ln31_12_reg_2023              |  32|   0|   32|          0|
    |add_ln31_13_reg_2038              |  32|   0|   32|          0|
    |add_ln31_14_reg_2059              |  32|   0|   32|          0|
    |add_ln31_1_reg_1680               |  32|   0|   32|          0|
    |add_ln31_2_reg_1725               |  32|   0|   32|          0|
    |add_ln31_3_reg_1740               |  32|   0|   32|          0|
    |add_ln31_4_reg_1785               |  32|   0|   32|          0|
    |add_ln31_5_reg_1800               |  32|   0|   32|          0|
    |add_ln31_6_reg_1845               |  32|   0|   32|          0|
    |add_ln31_7_reg_1860               |  32|   0|   32|          0|
    |add_ln31_8_reg_1905               |  32|   0|   32|          0|
    |add_ln31_9_reg_1920               |  32|   0|   32|          0|
    |add_ln31_reg_1626                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |data_0_addr_10_reg_1866           |   6|   0|    6|          0|
    |data_0_addr_11_reg_1888           |   6|   0|    6|          0|
    |data_0_addr_12_reg_1926           |   6|   0|    6|          0|
    |data_0_addr_13_reg_1948           |   6|   0|    6|          0|
    |data_0_addr_14_reg_1986           |   6|   0|    6|          0|
    |data_0_addr_15_reg_2008           |   6|   0|    6|          0|
    |data_0_addr_2_reg_1632            |   6|   0|    6|          0|
    |data_0_addr_3_reg_1654            |   6|   0|    6|          0|
    |data_0_addr_4_reg_1686            |   6|   0|    6|          0|
    |data_0_addr_5_reg_1708            |   6|   0|    6|          0|
    |data_0_addr_6_reg_1746            |   6|   0|    6|          0|
    |data_0_addr_7_reg_1768            |   6|   0|    6|          0|
    |data_0_addr_8_reg_1806            |   6|   0|    6|          0|
    |data_0_addr_9_reg_1828            |   6|   0|    6|          0|
    |data_0_addr_reg_1591              |   6|   0|    6|          0|
    |data_1_addr_10_reg_1872           |   6|   0|    6|          0|
    |data_1_addr_11_reg_1894           |   6|   0|    6|          0|
    |data_1_addr_12_reg_1932           |   6|   0|    6|          0|
    |data_1_addr_13_reg_1954           |   6|   0|    6|          0|
    |data_1_addr_14_reg_1992           |   6|   0|    6|          0|
    |data_1_addr_15_reg_2013           |   6|   0|    6|          0|
    |data_1_addr_2_reg_1638            |   6|   0|    6|          0|
    |data_1_addr_3_reg_1660            |   6|   0|    6|          0|
    |data_1_addr_4_reg_1692            |   6|   0|    6|          0|
    |data_1_addr_5_reg_1714            |   6|   0|    6|          0|
    |data_1_addr_6_reg_1752            |   6|   0|    6|          0|
    |data_1_addr_7_reg_1774            |   6|   0|    6|          0|
    |data_1_addr_8_reg_1812            |   6|   0|    6|          0|
    |data_1_addr_9_reg_1834            |   6|   0|    6|          0|
    |data_1_addr_reg_1596              |   6|   0|    6|          0|
    |i_0_0_reg_533                     |   8|   0|    8|          0|
    |icmp_ln25_10_reg_1878             |   1|   0|    1|          0|
    |icmp_ln25_11_reg_1911             |   1|   0|    1|          0|
    |icmp_ln25_12_reg_1938             |   1|   0|    1|          0|
    |icmp_ln25_13_reg_1971             |   1|   0|    1|          0|
    |icmp_ln25_14_reg_1998             |   1|   0|    1|          0|
    |icmp_ln25_15_reg_2029             |   1|   0|    1|          0|
    |icmp_ln25_1_reg_1617              |   1|   0|    1|          0|
    |icmp_ln25_2_reg_1644              |   1|   0|    1|          0|
    |icmp_ln25_3_reg_1671              |   1|   0|    1|          0|
    |icmp_ln25_4_reg_1698              |   1|   0|    1|          0|
    |icmp_ln25_5_reg_1731              |   1|   0|    1|          0|
    |icmp_ln25_6_reg_1758              |   1|   0|    1|          0|
    |icmp_ln25_7_reg_1791              |   1|   0|    1|          0|
    |icmp_ln25_8_reg_1818              |   1|   0|    1|          0|
    |icmp_ln25_9_reg_1851              |   1|   0|    1|          0|
    |icmp_ln25_reg_1587                |   1|   0|    1|          0|
    |icmp_ln25_reg_1587_pp0_iter1_reg  |   1|   0|    1|          0|
    |reg_615                           |   5|   0|    5|          0|
    |reg_619                           |   8|   0|    8|          0|
    |reg_623                           |   8|   0|    8|          0|
    |reg_627                           |   5|   0|    5|          0|
    |select_ln29_reg_1612              |   8|   0|    8|          0|
    |trunc_ln29_reg_1606               |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 869|   0|  869|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

