 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Mon Nov 12 10:13:18 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_b_i_1/Q_reg[11]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/reg_pipe11/Q_reg[13]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_b_i_1/Q_reg[11]/CK (DFFR_X1)                     0.00       0.00 r
  DP/reg_b_i_1/Q_reg[11]/Q (DFFR_X1)                      0.10       0.10 r
  DP/mult_207/A[11] (iir_filter_DW02_mult_8)              0.00       0.10 r
  DP/mult_207/U2175/ZN (INV_X1)                           0.03       0.14 f
  DP/mult_207/U1641/ZN (XNOR2_X1)                         0.06       0.20 f
  DP/mult_207/U1529/ZN (OR2_X2)                           0.07       0.27 f
  DP/mult_207/U1674/Z (BUF_X2)                            0.06       0.33 f
  DP/mult_207/U2694/ZN (OAI22_X1)                         0.06       0.39 r
  DP/mult_207/U626/S (FA_X1)                              0.12       0.51 f
  DP/mult_207/U622/CO (FA_X1)                             0.09       0.60 f
  DP/mult_207/U611/CO (FA_X1)                             0.10       0.71 f
  DP/mult_207/U602/S (FA_X1)                              0.13       0.84 r
  DP/mult_207/U601/S (FA_X1)                              0.12       0.96 f
  DP/mult_207/U1463/ZN (NOR2_X1)                          0.06       1.02 r
  DP/mult_207/U1697/ZN (OAI21_X1)                         0.05       1.07 f
  DP/mult_207/U2288/ZN (AOI21_X1)                         0.05       1.12 r
  DP/mult_207/U2650/ZN (OAI21_X1)                         0.03       1.16 f
  DP/mult_207/U2393/ZN (INV_X1)                           0.03       1.19 r
  DP/mult_207/U2162/ZN (AND2_X2)                          0.06       1.25 r
  DP/mult_207/U2675/ZN (OAI21_X1)                         0.04       1.29 f
  DP/mult_207/U2405/ZN (XNOR2_X1)                         0.05       1.34 f
  DP/mult_207/PRODUCT[35] (iir_filter_DW02_mult_8)        0.00       1.34 f
  DP/reg_pipe11/Q_reg[13]/D (DFFR_X1)                     0.01       1.35 f
  data arrival time                                                  1.35

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/reg_pipe11/Q_reg[13]/CK (DFFR_X1)                    0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.46


1
