module a(
    input ce,
    input clk,
    input [7:0] in,
    input reg [7:0] out
);

always @(posedge clk) begin
    if(ce) begin
        out <= in;
    end
end

endmodule