

================================================================
== Vivado HLS Report for 'mmult'
================================================================
* Date:           Sat Jan 26 20:51:52 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mmult
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.454|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2314|  2314|  2314|  2314|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1024|  1024|         2|          1|          1|  1024|    yes   |
        |- Loop 2  |  1286|  1286|       264|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 264


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 269
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 264, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	269  / (exitcond_flatten1)
	6  / (!exitcond_flatten1)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	5  / true
269 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %A) nounwind, !map !7"   --->   Operation 270 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %B) nounwind, !map !13"   --->   Operation 271 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %C) nounwind, !map !17"   --->   Operation 272 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @mmult_str) nounwind"   --->   Operation 273 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%Abuf_0 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 274 'alloca' 'Abuf_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%Abuf_1 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 275 'alloca' 'Abuf_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%Abuf_2 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 276 'alloca' 'Abuf_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%Abuf_3 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 277 'alloca' 'Abuf_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%Abuf_4 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 278 'alloca' 'Abuf_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%Abuf_5 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 279 'alloca' 'Abuf_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%Abuf_6 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 280 'alloca' 'Abuf_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%Abuf_7 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 281 'alloca' 'Abuf_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%Abuf_8 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 282 'alloca' 'Abuf_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%Abuf_9 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 283 'alloca' 'Abuf_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%Abuf_10 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 284 'alloca' 'Abuf_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%Abuf_11 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 285 'alloca' 'Abuf_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%Abuf_12 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 286 'alloca' 'Abuf_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%Abuf_13 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 287 'alloca' 'Abuf_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%Abuf_14 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 288 'alloca' 'Abuf_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%Abuf_15 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 289 'alloca' 'Abuf_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%Bbuf_0 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 290 'alloca' 'Bbuf_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%Bbuf_1 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 291 'alloca' 'Bbuf_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%Bbuf_2 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 292 'alloca' 'Bbuf_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%Bbuf_3 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 293 'alloca' 'Bbuf_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%Bbuf_4 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 294 'alloca' 'Bbuf_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%Bbuf_5 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 295 'alloca' 'Bbuf_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%Bbuf_6 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 296 'alloca' 'Bbuf_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%Bbuf_7 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 297 'alloca' 'Bbuf_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%Bbuf_8 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 298 'alloca' 'Bbuf_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%Bbuf_9 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 299 'alloca' 'Bbuf_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%Bbuf_10 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 300 'alloca' 'Bbuf_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%Bbuf_11 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 301 'alloca' 'Bbuf_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%Bbuf_12 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 302 'alloca' 'Bbuf_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%Bbuf_13 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 303 'alloca' 'Bbuf_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%Bbuf_14 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 304 'alloca' 'Bbuf_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%Bbuf_15 = alloca [64 x float], align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 305 'alloca' 'Bbuf_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 306 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %B, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 307 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %C, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 308 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str1) nounwind" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55]   --->   Operation 309 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.65ns)   --->   "br label %.preheader6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:59]   --->   Operation 310 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %2 ]"   --->   Operation 311 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %tmp_1_mid2_v, %2 ]" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 312 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %0 ], [ %j_1, %2 ]"   --->   Operation 313 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.94ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -1024"   --->   Operation 314 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.79ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Operation 315 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader6.preheader"   --->   Operation 316 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.78ns)   --->   "%i_1 = add i6 1, %i" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:59]   --->   Operation 317 'add' 'i_1' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.78ns)   --->   "%exitcond = icmp eq i6 %j, -32" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:60]   --->   Operation 318 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.38ns)   --->   "%j_mid2 = select i1 %exitcond, i6 0, i6 %j" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:60]   --->   Operation 319 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.38ns)   --->   "%tmp_1_mid2_v = select i1 %exitcond, i6 %i_1, i6 %i" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 320 'select' 'tmp_1_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%arrayNo1_cast_mid2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %tmp_1_mid2_v, i32 1, i32 5)" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 321 'partselect' 'arrayNo1_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:60]   --->   Operation 322 'specregionbegin' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%arrayNo_cast = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %j_mid2, i32 1, i32 5)" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 323 'partselect' 'arrayNo_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i6 %j_mid2 to i1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 324 'trunc' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.78ns)   --->   "switch i5 %arrayNo_cast, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 325 'switch' <Predicate = (!exitcond_flatten)> <Delay = 0.78>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 326 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 14)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 327 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 13)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 328 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 12)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 329 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 11)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 330 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 10)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 331 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 9)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 332 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 8)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 333 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 7)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 334 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 6)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 335 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 5)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 336 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 4)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 337 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 3)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 338 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 2)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 339 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 1)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 340 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 0)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "br label %1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 341 'br' <Predicate = (!exitcond_flatten & arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6 & arrayNo_cast != 7 & arrayNo_cast != 8 & arrayNo_cast != 9 & arrayNo_cast != 10 & arrayNo_cast != 11 & arrayNo_cast != 12 & arrayNo_cast != 13 & arrayNo_cast != 14)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_9) nounwind" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:64]   --->   Operation 342 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.78ns)   --->   "%j_1 = add i6 %j_mid2, 1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:60]   --->   Operation 343 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "br label %.preheader6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:60]   --->   Operation 344 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp = shl i6 %tmp_1_mid2_v, 5" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 345 'shl' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_2_cast = zext i6 %tmp to i7" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:60]   --->   Operation 346 'zext' 'tmp_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:61]   --->   Operation 347 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (1.82ns)   --->   "%A_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A) nounwind" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 348 'read' 'A_read' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_7_cast = zext i6 %j_mid2 to i7" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 349 'zext' 'tmp_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_4 = add i7 %tmp_2_cast, %tmp_7_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 350 'add' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i7 %tmp_4 to i64" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 351 'zext' 'tmp_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%Bbuf_0_addr_2 = getelementptr [64 x float]* %Bbuf_0, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 352 'getelementptr' 'Bbuf_0_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%Bbuf_1_addr_2 = getelementptr [64 x float]* %Bbuf_1, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 353 'getelementptr' 'Bbuf_1_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%Bbuf_2_addr_2 = getelementptr [64 x float]* %Bbuf_2, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 354 'getelementptr' 'Bbuf_2_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%Bbuf_3_addr_2 = getelementptr [64 x float]* %Bbuf_3, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 355 'getelementptr' 'Bbuf_3_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%Bbuf_4_addr_2 = getelementptr [64 x float]* %Bbuf_4, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 356 'getelementptr' 'Bbuf_4_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%Bbuf_5_addr_2 = getelementptr [64 x float]* %Bbuf_5, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 357 'getelementptr' 'Bbuf_5_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%Bbuf_6_addr_2 = getelementptr [64 x float]* %Bbuf_6, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 358 'getelementptr' 'Bbuf_6_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%Bbuf_7_addr_2 = getelementptr [64 x float]* %Bbuf_7, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 359 'getelementptr' 'Bbuf_7_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%Bbuf_8_addr_2 = getelementptr [64 x float]* %Bbuf_8, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 360 'getelementptr' 'Bbuf_8_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%Bbuf_9_addr_2 = getelementptr [64 x float]* %Bbuf_9, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 361 'getelementptr' 'Bbuf_9_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%Bbuf_10_addr_2 = getelementptr [64 x float]* %Bbuf_10, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 362 'getelementptr' 'Bbuf_10_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%Bbuf_11_addr_2 = getelementptr [64 x float]* %Bbuf_11, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 363 'getelementptr' 'Bbuf_11_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%Bbuf_12_addr_2 = getelementptr [64 x float]* %Bbuf_12, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 364 'getelementptr' 'Bbuf_12_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%Bbuf_13_addr_2 = getelementptr [64 x float]* %Bbuf_13, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 365 'getelementptr' 'Bbuf_13_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%Bbuf_14_addr_2 = getelementptr [64 x float]* %Bbuf_14, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 366 'getelementptr' 'Bbuf_14_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%Bbuf_15_addr_2 = getelementptr [64 x float]* %Bbuf_15, i64 0, i64 %tmp_4_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 367 'getelementptr' 'Bbuf_15_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_1_mid2_v, i1 %tmp_1)" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 368 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_6 = zext i7 %tmp_5 to i64" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 369 'zext' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%Abuf_0_addr = getelementptr [64 x float]* %Abuf_0, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 370 'getelementptr' 'Abuf_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%Abuf_1_addr = getelementptr [64 x float]* %Abuf_1, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 371 'getelementptr' 'Abuf_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%Abuf_2_addr = getelementptr [64 x float]* %Abuf_2, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 372 'getelementptr' 'Abuf_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%Abuf_3_addr = getelementptr [64 x float]* %Abuf_3, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 373 'getelementptr' 'Abuf_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%Abuf_4_addr = getelementptr [64 x float]* %Abuf_4, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 374 'getelementptr' 'Abuf_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%Abuf_5_addr = getelementptr [64 x float]* %Abuf_5, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 375 'getelementptr' 'Abuf_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%Abuf_6_addr = getelementptr [64 x float]* %Abuf_6, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 376 'getelementptr' 'Abuf_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%Abuf_7_addr = getelementptr [64 x float]* %Abuf_7, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 377 'getelementptr' 'Abuf_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%Abuf_8_addr = getelementptr [64 x float]* %Abuf_8, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 378 'getelementptr' 'Abuf_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%Abuf_9_addr = getelementptr [64 x float]* %Abuf_9, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 379 'getelementptr' 'Abuf_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%Abuf_10_addr = getelementptr [64 x float]* %Abuf_10, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 380 'getelementptr' 'Abuf_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%Abuf_11_addr = getelementptr [64 x float]* %Abuf_11, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 381 'getelementptr' 'Abuf_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%Abuf_12_addr = getelementptr [64 x float]* %Abuf_12, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 382 'getelementptr' 'Abuf_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%Abuf_13_addr = getelementptr [64 x float]* %Abuf_13, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 383 'getelementptr' 'Abuf_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%Abuf_14_addr = getelementptr [64 x float]* %Abuf_14, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 384 'getelementptr' 'Abuf_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%Abuf_15_addr = getelementptr [64 x float]* %Abuf_15, i64 0, i64 %tmp_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 385 'getelementptr' 'Abuf_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_14_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 386 'store' <Predicate = (arrayNo_cast == 14)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 387 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_13_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 387 'store' <Predicate = (arrayNo_cast == 13)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 388 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_12_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 388 'store' <Predicate = (arrayNo_cast == 12)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 389 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_11_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 389 'store' <Predicate = (arrayNo_cast == 11)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 390 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_10_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 390 'store' <Predicate = (arrayNo_cast == 10)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 391 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_9_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 391 'store' <Predicate = (arrayNo_cast == 9)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 392 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_8_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 392 'store' <Predicate = (arrayNo_cast == 8)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 393 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_7_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 393 'store' <Predicate = (arrayNo_cast == 7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 394 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_6_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 394 'store' <Predicate = (arrayNo_cast == 6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 395 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_5_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 395 'store' <Predicate = (arrayNo_cast == 5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 396 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_4_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 396 'store' <Predicate = (arrayNo_cast == 4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 397 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_3_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 397 'store' <Predicate = (arrayNo_cast == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 398 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_2_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 398 'store' <Predicate = (arrayNo_cast == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 399 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_1_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 399 'store' <Predicate = (arrayNo_cast == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 400 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_0_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 400 'store' <Predicate = (arrayNo_cast == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 401 [1/1] (1.23ns)   --->   "store float %A_read, float* %Abuf_15_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62]   --->   Operation 401 'store' <Predicate = (arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6 & arrayNo_cast != 7 & arrayNo_cast != 8 & arrayNo_cast != 9 & arrayNo_cast != 10 & arrayNo_cast != 11 & arrayNo_cast != 12 & arrayNo_cast != 13 & arrayNo_cast != 14)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 402 [1/1] (1.82ns)   --->   "%B_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B) nounwind" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 402 'read' 'B_read' <Predicate = true> <Delay = 1.82> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 403 [1/1] (0.78ns)   --->   "switch i5 %arrayNo1_cast_mid2, label %branch31 [
    i5 0, label %branch16
    i5 1, label %branch17
    i5 2, label %branch18
    i5 3, label %branch19
    i5 4, label %branch20
    i5 5, label %branch21
    i5 6, label %branch22
    i5 7, label %branch23
    i5 8, label %branch24
    i5 9, label %branch25
    i5 10, label %branch26
    i5 11, label %branch27
    i5 12, label %branch28
    i5 13, label %branch29
    i5 14, label %branch30
  ]" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 403 'switch' <Predicate = true> <Delay = 0.78>
ST_3 : Operation 404 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_14_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 404 'store' <Predicate = (arrayNo1_cast_mid2 == 14)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 405 'br' <Predicate = (arrayNo1_cast_mid2 == 14)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_13_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 406 'store' <Predicate = (arrayNo1_cast_mid2 == 13)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 407 'br' <Predicate = (arrayNo1_cast_mid2 == 13)> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_12_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 408 'store' <Predicate = (arrayNo1_cast_mid2 == 12)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 409 'br' <Predicate = (arrayNo1_cast_mid2 == 12)> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_11_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 410 'store' <Predicate = (arrayNo1_cast_mid2 == 11)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 411 'br' <Predicate = (arrayNo1_cast_mid2 == 11)> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_10_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 412 'store' <Predicate = (arrayNo1_cast_mid2 == 10)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 413 'br' <Predicate = (arrayNo1_cast_mid2 == 10)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_9_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 414 'store' <Predicate = (arrayNo1_cast_mid2 == 9)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 415 'br' <Predicate = (arrayNo1_cast_mid2 == 9)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_8_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 416 'store' <Predicate = (arrayNo1_cast_mid2 == 8)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 417 'br' <Predicate = (arrayNo1_cast_mid2 == 8)> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_7_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 418 'store' <Predicate = (arrayNo1_cast_mid2 == 7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 419 'br' <Predicate = (arrayNo1_cast_mid2 == 7)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_6_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 420 'store' <Predicate = (arrayNo1_cast_mid2 == 6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 421 'br' <Predicate = (arrayNo1_cast_mid2 == 6)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_5_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 422 'store' <Predicate = (arrayNo1_cast_mid2 == 5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 423 'br' <Predicate = (arrayNo1_cast_mid2 == 5)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_4_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 424 'store' <Predicate = (arrayNo1_cast_mid2 == 4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 425 'br' <Predicate = (arrayNo1_cast_mid2 == 4)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_3_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 426 'store' <Predicate = (arrayNo1_cast_mid2 == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 427 'br' <Predicate = (arrayNo1_cast_mid2 == 3)> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_2_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 428 'store' <Predicate = (arrayNo1_cast_mid2 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 429 'br' <Predicate = (arrayNo1_cast_mid2 == 2)> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_1_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 430 'store' <Predicate = (arrayNo1_cast_mid2 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 431 'br' <Predicate = (arrayNo1_cast_mid2 == 1)> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_0_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 432 'store' <Predicate = (arrayNo1_cast_mid2 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 433 'br' <Predicate = (arrayNo1_cast_mid2 == 0)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (1.23ns)   --->   "store float %B_read, float* %Bbuf_15_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 434 'store' <Predicate = (arrayNo1_cast_mid2 != 0 & arrayNo1_cast_mid2 != 1 & arrayNo1_cast_mid2 != 2 & arrayNo1_cast_mid2 != 3 & arrayNo1_cast_mid2 != 4 & arrayNo1_cast_mid2 != 5 & arrayNo1_cast_mid2 != 6 & arrayNo1_cast_mid2 != 7 & arrayNo1_cast_mid2 != 8 & arrayNo1_cast_mid2 != 9 & arrayNo1_cast_mid2 != 10 & arrayNo1_cast_mid2 != 11 & arrayNo1_cast_mid2 != 12 & arrayNo1_cast_mid2 != 13 & arrayNo1_cast_mid2 != 14)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:63]   --->   Operation 435 'br' <Predicate = (arrayNo1_cast_mid2 != 0 & arrayNo1_cast_mid2 != 1 & arrayNo1_cast_mid2 != 2 & arrayNo1_cast_mid2 != 3 & arrayNo1_cast_mid2 != 4 & arrayNo1_cast_mid2 != 5 & arrayNo1_cast_mid2 != 6 & arrayNo1_cast_mid2 != 7 & arrayNo1_cast_mid2 != 8 & arrayNo1_cast_mid2 != 9 & arrayNo1_cast_mid2 != 10 & arrayNo1_cast_mid2 != 11 & arrayNo1_cast_mid2 != 12 & arrayNo1_cast_mid2 != 13 & arrayNo1_cast_mid2 != 14)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.65>
ST_4 : Operation 436 [1/1] (0.65ns)   --->   "br label %.preheader"   --->   Operation 436 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 3> <Delay = 2.40>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i11 [ %indvar_flatten_next1, %.preheader5 ], [ 0, %.preheader.preheader ]"   --->   Operation 437 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%i1 = phi i6 [ %i1_mid2, %.preheader5 ], [ 0, %.preheader.preheader ]" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:68]   --->   Operation 438 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%j2 = phi i6 [ %j_2, %.preheader5 ], [ 0, %.preheader.preheader ]"   --->   Operation 439 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i1, i1 false)" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:68]   --->   Operation 440 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_2 = or i7 %tmp_8, 1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:68]   --->   Operation 441 'or' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_2)" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 442 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.94ns)   --->   "%exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -1024"   --->   Operation 443 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (0.79ns)   --->   "%indvar_flatten_next1 = add i11 %indvar_flatten1, 1"   --->   Operation 444 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %3, label %.preheader5"   --->   Operation 445 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.78ns)   --->   "%i_2 = add i6 %i1, 1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:67]   --->   Operation 446 'add' 'i_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.78ns)   --->   "%exitcond1 = icmp eq i6 %j2, -32" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:68]   --->   Operation 447 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.38ns)   --->   "%j2_mid2 = select i1 %exitcond1, i6 0, i6 %j2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:68]   --->   Operation 448 'select' 'j2_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_2, i1 false)" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:67]   --->   Operation 449 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node Abuf_0_load_1_mid2)   --->   "%tmp_11 = or i7 %tmp_10, 1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:67]   --->   Operation 450 'or' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node Abuf_0_load_1_mid2)   --->   "%tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_11)" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 451 'bitconcatenate' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.36ns)   --->   "%Abuf_0_load_mid2_v = select i1 %exitcond1, i7 %tmp_10, i7 %tmp_8" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 452 'select' 'Abuf_0_load_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%Abuf_0_load_mid2 = zext i7 %Abuf_0_load_mid2_v to i64" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 453 'zext' 'Abuf_0_load_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%Abuf_0_addr_1 = getelementptr [64 x float]* %Abuf_0, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 454 'getelementptr' 'Abuf_0_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 455 [2/2] (1.23ns)   --->   "%Abuf_0_load = load float* %Abuf_0_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 455 'load' 'Abuf_0_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 456 [1/1] (0.42ns) (out node of the LUT)   --->   "%Abuf_0_load_1_mid2 = select i1 %exitcond1, i64 %tmp_12, i64 %tmp_7" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 456 'select' 'Abuf_0_load_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 457 [1/1] (0.38ns)   --->   "%i1_mid2 = select i1 %exitcond1, i6 %i_2, i6 %i1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:68]   --->   Operation 457 'select' 'i1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_s = zext i6 %j2_mid2 to i64" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 458 'zext' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%Bbuf_0_addr = getelementptr [64 x float]* %Bbuf_0, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 459 'getelementptr' 'Bbuf_0_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 460 [2/2] (1.23ns)   --->   "%Bbuf_0_load = load float* %Bbuf_0_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 460 'load' 'Bbuf_0_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 461 [1/1] (0.78ns)   --->   "%j_2 = add i6 %j2_mid2, 1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:68]   --->   Operation 461 'add' 'j_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 1.23>
ST_6 : Operation 462 [1/2] (1.23ns)   --->   "%Abuf_0_load = load float* %Abuf_0_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 462 'load' 'Abuf_0_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 463 [1/2] (1.23ns)   --->   "%Bbuf_0_load = load float* %Bbuf_0_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 463 'load' 'Bbuf_0_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 5> <Delay = 3.17>
ST_7 : Operation 464 [5/5] (3.17ns)   --->   "%term = fmul float %Abuf_0_load, %Bbuf_0_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 464 'fmul' 'term' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 3.17>
ST_8 : Operation 465 [4/5] (3.17ns)   --->   "%term = fmul float %Abuf_0_load, %Bbuf_0_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 465 'fmul' 'term' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 3.17>
ST_9 : Operation 466 [3/5] (3.17ns)   --->   "%term = fmul float %Abuf_0_load, %Bbuf_0_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 466 'fmul' 'term' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 3.17>
ST_10 : Operation 467 [2/5] (3.17ns)   --->   "%term = fmul float %Abuf_0_load, %Bbuf_0_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 467 'fmul' 'term' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 3.17>
ST_11 : Operation 468 [1/5] (3.17ns)   --->   "%term = fmul float %Abuf_0_load, %Bbuf_0_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 468 'fmul' 'term' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 3.45>
ST_12 : Operation 469 [8/8] (3.45ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 469 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 3.45>
ST_13 : Operation 470 [1/1] (0.00ns)   --->   "%Abuf_0_addr_2 = getelementptr [64 x float]* %Abuf_0, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 470 'getelementptr' 'Abuf_0_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 471 [2/2] (1.23ns)   --->   "%Abuf_0_load_1 = load float* %Abuf_0_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 471 'load' 'Abuf_0_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_cast = zext i6 %j2_mid2 to i7" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 472 'zext' 'tmp_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 473 [1/1] (0.77ns)   --->   "%tmp_13 = add i7 %tmp_cast, 32" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 473 'add' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i7 %tmp_13 to i64" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 474 'zext' 'tmp_17_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 475 [1/1] (0.00ns)   --->   "%Bbuf_0_addr_1 = getelementptr [64 x float]* %Bbuf_0, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 475 'getelementptr' 'Bbuf_0_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 476 [7/8] (3.45ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 476 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 477 [2/2] (1.23ns)   --->   "%Bbuf_0_load_1 = load float* %Bbuf_0_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 477 'load' 'Bbuf_0_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 12> <Delay = 3.45>
ST_14 : Operation 478 [1/2] (1.23ns)   --->   "%Abuf_0_load_1 = load float* %Abuf_0_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 478 'load' 'Abuf_0_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 479 [6/8] (3.45ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 479 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 480 [1/2] (1.23ns)   --->   "%Bbuf_0_load_1 = load float* %Bbuf_0_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 480 'load' 'Bbuf_0_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 13> <Delay = 3.45>
ST_15 : Operation 481 [5/8] (3.45ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 481 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 482 [5/5] (3.17ns)   --->   "%term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 482 'fmul' 'term_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 3.45>
ST_16 : Operation 483 [4/8] (3.45ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 483 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 484 [4/5] (3.17ns)   --->   "%term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 484 'fmul' 'term_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 3.45>
ST_17 : Operation 485 [3/8] (3.45ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 485 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 486 [3/5] (3.17ns)   --->   "%term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 486 'fmul' 'term_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 3.45>
ST_18 : Operation 487 [2/8] (3.45ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 487 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 488 [2/5] (3.17ns)   --->   "%term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 488 'fmul' 'term_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 3.45>
ST_19 : Operation 489 [1/8] (3.45ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 489 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 490 [1/5] (3.17ns)   --->   "%term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 490 'fmul' 'term_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 3.45>
ST_20 : Operation 491 [8/8] (3.45ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 491 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 3.45>
ST_21 : Operation 492 [1/1] (0.00ns)   --->   "%Abuf_1_addr_1 = getelementptr [64 x float]* %Abuf_1, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 492 'getelementptr' 'Abuf_1_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 493 [2/2] (1.23ns)   --->   "%Abuf_1_load = load float* %Abuf_1_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 493 'load' 'Abuf_1_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 494 [1/1] (0.00ns)   --->   "%Bbuf_1_addr = getelementptr [64 x float]* %Bbuf_1, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 494 'getelementptr' 'Bbuf_1_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 495 [7/8] (3.45ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 495 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 496 [2/2] (1.23ns)   --->   "%Bbuf_1_load = load float* %Bbuf_1_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 496 'load' 'Bbuf_1_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 20> <Delay = 3.45>
ST_22 : Operation 497 [1/2] (1.23ns)   --->   "%Abuf_1_load = load float* %Abuf_1_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 497 'load' 'Abuf_1_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 498 [6/8] (3.45ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 498 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 499 [1/2] (1.23ns)   --->   "%Bbuf_1_load = load float* %Bbuf_1_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 499 'load' 'Bbuf_1_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 21> <Delay = 3.45>
ST_23 : Operation 500 [5/8] (3.45ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 500 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 501 [5/5] (3.17ns)   --->   "%term_2 = fmul float %Abuf_1_load, %Bbuf_1_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 501 'fmul' 'term_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 3.45>
ST_24 : Operation 502 [4/8] (3.45ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 502 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 503 [4/5] (3.17ns)   --->   "%term_2 = fmul float %Abuf_1_load, %Bbuf_1_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 503 'fmul' 'term_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 3.45>
ST_25 : Operation 504 [3/8] (3.45ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 504 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 505 [3/5] (3.17ns)   --->   "%term_2 = fmul float %Abuf_1_load, %Bbuf_1_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 505 'fmul' 'term_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 3.45>
ST_26 : Operation 506 [2/8] (3.45ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 506 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 507 [2/5] (3.17ns)   --->   "%term_2 = fmul float %Abuf_1_load, %Bbuf_1_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 507 'fmul' 'term_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 3.45>
ST_27 : Operation 508 [1/8] (3.45ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 508 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 509 [1/5] (3.17ns)   --->   "%term_2 = fmul float %Abuf_1_load, %Bbuf_1_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 509 'fmul' 'term_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 3.45>
ST_28 : Operation 510 [8/8] (3.45ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 510 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 3.45>
ST_29 : Operation 511 [1/1] (0.00ns)   --->   "%Abuf_1_addr_2 = getelementptr [64 x float]* %Abuf_1, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 511 'getelementptr' 'Abuf_1_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 512 [2/2] (1.23ns)   --->   "%Abuf_1_load_1 = load float* %Abuf_1_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 512 'load' 'Abuf_1_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 513 [1/1] (0.00ns)   --->   "%Bbuf_1_addr_1 = getelementptr [64 x float]* %Bbuf_1, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 513 'getelementptr' 'Bbuf_1_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 514 [7/8] (3.45ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 514 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 515 [2/2] (1.23ns)   --->   "%Bbuf_1_load_1 = load float* %Bbuf_1_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 515 'load' 'Bbuf_1_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 28> <Delay = 3.45>
ST_30 : Operation 516 [1/2] (1.23ns)   --->   "%Abuf_1_load_1 = load float* %Abuf_1_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 516 'load' 'Abuf_1_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 517 [6/8] (3.45ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 517 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 518 [1/2] (1.23ns)   --->   "%Bbuf_1_load_1 = load float* %Bbuf_1_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 518 'load' 'Bbuf_1_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 29> <Delay = 3.45>
ST_31 : Operation 519 [5/8] (3.45ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 519 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 520 [5/5] (3.17ns)   --->   "%term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 520 'fmul' 'term_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 3.45>
ST_32 : Operation 521 [4/8] (3.45ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 521 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 522 [4/5] (3.17ns)   --->   "%term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 522 'fmul' 'term_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 3.45>
ST_33 : Operation 523 [3/8] (3.45ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 523 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 524 [3/5] (3.17ns)   --->   "%term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 524 'fmul' 'term_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 3.45>
ST_34 : Operation 525 [2/8] (3.45ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 525 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 526 [2/5] (3.17ns)   --->   "%term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 526 'fmul' 'term_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 3.45>
ST_35 : Operation 527 [1/8] (3.45ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 527 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 528 [1/5] (3.17ns)   --->   "%term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 528 'fmul' 'term_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 3.45>
ST_36 : Operation 529 [8/8] (3.45ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 529 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 3.45>
ST_37 : Operation 530 [1/1] (0.00ns)   --->   "%Abuf_2_addr_1 = getelementptr [64 x float]* %Abuf_2, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 530 'getelementptr' 'Abuf_2_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_37 : Operation 531 [2/2] (1.23ns)   --->   "%Abuf_2_load = load float* %Abuf_2_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 531 'load' 'Abuf_2_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 532 [1/1] (0.00ns)   --->   "%Bbuf_2_addr = getelementptr [64 x float]* %Bbuf_2, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 532 'getelementptr' 'Bbuf_2_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_37 : Operation 533 [7/8] (3.45ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 533 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 534 [2/2] (1.23ns)   --->   "%Bbuf_2_load = load float* %Bbuf_2_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 534 'load' 'Bbuf_2_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 36> <Delay = 3.45>
ST_38 : Operation 535 [1/2] (1.23ns)   --->   "%Abuf_2_load = load float* %Abuf_2_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 535 'load' 'Abuf_2_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 536 [6/8] (3.45ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 536 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 537 [1/2] (1.23ns)   --->   "%Bbuf_2_load = load float* %Bbuf_2_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 537 'load' 'Bbuf_2_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 37> <Delay = 3.45>
ST_39 : Operation 538 [5/8] (3.45ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 538 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 539 [5/5] (3.17ns)   --->   "%term_4 = fmul float %Abuf_2_load, %Bbuf_2_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 539 'fmul' 'term_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 3.45>
ST_40 : Operation 540 [4/8] (3.45ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 540 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 541 [4/5] (3.17ns)   --->   "%term_4 = fmul float %Abuf_2_load, %Bbuf_2_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 541 'fmul' 'term_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 3.45>
ST_41 : Operation 542 [3/8] (3.45ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 542 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 543 [3/5] (3.17ns)   --->   "%term_4 = fmul float %Abuf_2_load, %Bbuf_2_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 543 'fmul' 'term_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 3.45>
ST_42 : Operation 544 [2/8] (3.45ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 544 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 545 [2/5] (3.17ns)   --->   "%term_4 = fmul float %Abuf_2_load, %Bbuf_2_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 545 'fmul' 'term_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 3.45>
ST_43 : Operation 546 [1/8] (3.45ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 546 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 547 [1/5] (3.17ns)   --->   "%term_4 = fmul float %Abuf_2_load, %Bbuf_2_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 547 'fmul' 'term_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 3.45>
ST_44 : Operation 548 [8/8] (3.45ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 548 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 3.45>
ST_45 : Operation 549 [1/1] (0.00ns)   --->   "%Abuf_2_addr_2 = getelementptr [64 x float]* %Abuf_2, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 549 'getelementptr' 'Abuf_2_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 550 [2/2] (1.23ns)   --->   "%Abuf_2_load_1 = load float* %Abuf_2_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 550 'load' 'Abuf_2_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 551 [1/1] (0.00ns)   --->   "%Bbuf_2_addr_1 = getelementptr [64 x float]* %Bbuf_2, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 551 'getelementptr' 'Bbuf_2_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 552 [7/8] (3.45ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 552 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 553 [2/2] (1.23ns)   --->   "%Bbuf_2_load_1 = load float* %Bbuf_2_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 553 'load' 'Bbuf_2_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 44> <Delay = 3.45>
ST_46 : Operation 554 [1/2] (1.23ns)   --->   "%Abuf_2_load_1 = load float* %Abuf_2_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 554 'load' 'Abuf_2_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 555 [6/8] (3.45ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 555 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 556 [1/2] (1.23ns)   --->   "%Bbuf_2_load_1 = load float* %Bbuf_2_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 556 'load' 'Bbuf_2_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 45> <Delay = 3.45>
ST_47 : Operation 557 [5/8] (3.45ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 557 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 558 [5/5] (3.17ns)   --->   "%term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 558 'fmul' 'term_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 3.45>
ST_48 : Operation 559 [4/8] (3.45ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 559 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 560 [4/5] (3.17ns)   --->   "%term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 560 'fmul' 'term_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 3.45>
ST_49 : Operation 561 [3/8] (3.45ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 561 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 562 [3/5] (3.17ns)   --->   "%term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 562 'fmul' 'term_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 3.45>
ST_50 : Operation 563 [2/8] (3.45ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 563 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 564 [2/5] (3.17ns)   --->   "%term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 564 'fmul' 'term_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 3.45>
ST_51 : Operation 565 [1/8] (3.45ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 565 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 566 [1/5] (3.17ns)   --->   "%term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 566 'fmul' 'term_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 3.45>
ST_52 : Operation 567 [8/8] (3.45ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 567 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 3.45>
ST_53 : Operation 568 [1/1] (0.00ns)   --->   "%Abuf_3_addr_1 = getelementptr [64 x float]* %Abuf_3, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 568 'getelementptr' 'Abuf_3_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_53 : Operation 569 [2/2] (1.23ns)   --->   "%Abuf_3_load = load float* %Abuf_3_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 569 'load' 'Abuf_3_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 570 [1/1] (0.00ns)   --->   "%Bbuf_3_addr = getelementptr [64 x float]* %Bbuf_3, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 570 'getelementptr' 'Bbuf_3_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_53 : Operation 571 [7/8] (3.45ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 571 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 572 [2/2] (1.23ns)   --->   "%Bbuf_3_load = load float* %Bbuf_3_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 572 'load' 'Bbuf_3_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 52> <Delay = 3.45>
ST_54 : Operation 573 [1/2] (1.23ns)   --->   "%Abuf_3_load = load float* %Abuf_3_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 573 'load' 'Abuf_3_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 574 [6/8] (3.45ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 574 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 575 [1/2] (1.23ns)   --->   "%Bbuf_3_load = load float* %Bbuf_3_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 575 'load' 'Bbuf_3_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 53> <Delay = 3.45>
ST_55 : Operation 576 [5/8] (3.45ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 576 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 577 [5/5] (3.17ns)   --->   "%term_6 = fmul float %Abuf_3_load, %Bbuf_3_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 577 'fmul' 'term_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 3.45>
ST_56 : Operation 578 [4/8] (3.45ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 578 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 579 [4/5] (3.17ns)   --->   "%term_6 = fmul float %Abuf_3_load, %Bbuf_3_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 579 'fmul' 'term_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 55> <Delay = 3.45>
ST_57 : Operation 580 [3/8] (3.45ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 580 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 581 [3/5] (3.17ns)   --->   "%term_6 = fmul float %Abuf_3_load, %Bbuf_3_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 581 'fmul' 'term_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 3.45>
ST_58 : Operation 582 [2/8] (3.45ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 582 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 583 [2/5] (3.17ns)   --->   "%term_6 = fmul float %Abuf_3_load, %Bbuf_3_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 583 'fmul' 'term_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 57> <Delay = 3.45>
ST_59 : Operation 584 [1/8] (3.45ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 584 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 585 [1/5] (3.17ns)   --->   "%term_6 = fmul float %Abuf_3_load, %Bbuf_3_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 585 'fmul' 'term_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 3.45>
ST_60 : Operation 586 [8/8] (3.45ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 586 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 3.45>
ST_61 : Operation 587 [1/1] (0.00ns)   --->   "%Abuf_3_addr_2 = getelementptr [64 x float]* %Abuf_3, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 587 'getelementptr' 'Abuf_3_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_61 : Operation 588 [2/2] (1.23ns)   --->   "%Abuf_3_load_1 = load float* %Abuf_3_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 588 'load' 'Abuf_3_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 589 [1/1] (0.00ns)   --->   "%Bbuf_3_addr_1 = getelementptr [64 x float]* %Bbuf_3, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 589 'getelementptr' 'Bbuf_3_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_61 : Operation 590 [7/8] (3.45ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 590 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 591 [2/2] (1.23ns)   --->   "%Bbuf_3_load_1 = load float* %Bbuf_3_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 591 'load' 'Bbuf_3_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 62 <SV = 60> <Delay = 3.45>
ST_62 : Operation 592 [1/2] (1.23ns)   --->   "%Abuf_3_load_1 = load float* %Abuf_3_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 592 'load' 'Abuf_3_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 593 [6/8] (3.45ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 593 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 594 [1/2] (1.23ns)   --->   "%Bbuf_3_load_1 = load float* %Bbuf_3_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 594 'load' 'Bbuf_3_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 63 <SV = 61> <Delay = 3.45>
ST_63 : Operation 595 [5/8] (3.45ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 595 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 596 [5/5] (3.17ns)   --->   "%term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 596 'fmul' 'term_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 3.45>
ST_64 : Operation 597 [4/8] (3.45ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 597 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 598 [4/5] (3.17ns)   --->   "%term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 598 'fmul' 'term_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 3.45>
ST_65 : Operation 599 [3/8] (3.45ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 599 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 600 [3/5] (3.17ns)   --->   "%term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 600 'fmul' 'term_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 64> <Delay = 3.45>
ST_66 : Operation 601 [2/8] (3.45ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 601 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 602 [2/5] (3.17ns)   --->   "%term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 602 'fmul' 'term_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 65> <Delay = 3.45>
ST_67 : Operation 603 [1/8] (3.45ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 603 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 604 [1/5] (3.17ns)   --->   "%term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 604 'fmul' 'term_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 66> <Delay = 3.45>
ST_68 : Operation 605 [8/8] (3.45ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 605 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 67> <Delay = 3.45>
ST_69 : Operation 606 [1/1] (0.00ns)   --->   "%Abuf_4_addr_1 = getelementptr [64 x float]* %Abuf_4, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 606 'getelementptr' 'Abuf_4_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_69 : Operation 607 [2/2] (1.23ns)   --->   "%Abuf_4_load = load float* %Abuf_4_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 607 'load' 'Abuf_4_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 608 [1/1] (0.00ns)   --->   "%Bbuf_4_addr = getelementptr [64 x float]* %Bbuf_4, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 608 'getelementptr' 'Bbuf_4_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_69 : Operation 609 [7/8] (3.45ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 609 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 610 [2/2] (1.23ns)   --->   "%Bbuf_4_load = load float* %Bbuf_4_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 610 'load' 'Bbuf_4_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 70 <SV = 68> <Delay = 3.45>
ST_70 : Operation 611 [1/2] (1.23ns)   --->   "%Abuf_4_load = load float* %Abuf_4_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 611 'load' 'Abuf_4_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_70 : Operation 612 [6/8] (3.45ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 612 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 613 [1/2] (1.23ns)   --->   "%Bbuf_4_load = load float* %Bbuf_4_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 613 'load' 'Bbuf_4_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 71 <SV = 69> <Delay = 3.45>
ST_71 : Operation 614 [5/8] (3.45ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 614 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 615 [5/5] (3.17ns)   --->   "%term_8 = fmul float %Abuf_4_load, %Bbuf_4_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 615 'fmul' 'term_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 70> <Delay = 3.45>
ST_72 : Operation 616 [4/8] (3.45ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 616 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 617 [4/5] (3.17ns)   --->   "%term_8 = fmul float %Abuf_4_load, %Bbuf_4_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 617 'fmul' 'term_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 71> <Delay = 3.45>
ST_73 : Operation 618 [3/8] (3.45ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 618 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 619 [3/5] (3.17ns)   --->   "%term_8 = fmul float %Abuf_4_load, %Bbuf_4_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 619 'fmul' 'term_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 72> <Delay = 3.45>
ST_74 : Operation 620 [2/8] (3.45ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 620 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 621 [2/5] (3.17ns)   --->   "%term_8 = fmul float %Abuf_4_load, %Bbuf_4_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 621 'fmul' 'term_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 73> <Delay = 3.45>
ST_75 : Operation 622 [1/8] (3.45ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 622 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 623 [1/5] (3.17ns)   --->   "%term_8 = fmul float %Abuf_4_load, %Bbuf_4_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 623 'fmul' 'term_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 74> <Delay = 3.45>
ST_76 : Operation 624 [8/8] (3.45ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 624 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 75> <Delay = 3.45>
ST_77 : Operation 625 [1/1] (0.00ns)   --->   "%Abuf_4_addr_2 = getelementptr [64 x float]* %Abuf_4, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 625 'getelementptr' 'Abuf_4_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_77 : Operation 626 [2/2] (1.23ns)   --->   "%Abuf_4_load_1 = load float* %Abuf_4_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 626 'load' 'Abuf_4_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 627 [1/1] (0.00ns)   --->   "%Bbuf_4_addr_1 = getelementptr [64 x float]* %Bbuf_4, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 627 'getelementptr' 'Bbuf_4_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_77 : Operation 628 [7/8] (3.45ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 628 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 629 [2/2] (1.23ns)   --->   "%Bbuf_4_load_1 = load float* %Bbuf_4_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 629 'load' 'Bbuf_4_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 78 <SV = 76> <Delay = 3.45>
ST_78 : Operation 630 [1/2] (1.23ns)   --->   "%Abuf_4_load_1 = load float* %Abuf_4_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 630 'load' 'Abuf_4_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 631 [6/8] (3.45ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 631 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 632 [1/2] (1.23ns)   --->   "%Bbuf_4_load_1 = load float* %Bbuf_4_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 632 'load' 'Bbuf_4_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 79 <SV = 77> <Delay = 3.45>
ST_79 : Operation 633 [5/8] (3.45ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 633 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 634 [5/5] (3.17ns)   --->   "%term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 634 'fmul' 'term_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 78> <Delay = 3.45>
ST_80 : Operation 635 [4/8] (3.45ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 635 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 636 [4/5] (3.17ns)   --->   "%term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 636 'fmul' 'term_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 79> <Delay = 3.45>
ST_81 : Operation 637 [3/8] (3.45ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 637 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 638 [3/5] (3.17ns)   --->   "%term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 638 'fmul' 'term_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 80> <Delay = 3.45>
ST_82 : Operation 639 [2/8] (3.45ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 639 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 640 [2/5] (3.17ns)   --->   "%term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 640 'fmul' 'term_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 81> <Delay = 3.45>
ST_83 : Operation 641 [1/8] (3.45ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 641 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 642 [1/5] (3.17ns)   --->   "%term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 642 'fmul' 'term_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 82> <Delay = 3.45>
ST_84 : Operation 643 [8/8] (3.45ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 643 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 83> <Delay = 3.45>
ST_85 : Operation 644 [1/1] (0.00ns)   --->   "%Abuf_5_addr_1 = getelementptr [64 x float]* %Abuf_5, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 644 'getelementptr' 'Abuf_5_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_85 : Operation 645 [2/2] (1.23ns)   --->   "%Abuf_5_load = load float* %Abuf_5_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 645 'load' 'Abuf_5_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_85 : Operation 646 [1/1] (0.00ns)   --->   "%Bbuf_5_addr = getelementptr [64 x float]* %Bbuf_5, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 646 'getelementptr' 'Bbuf_5_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_85 : Operation 647 [7/8] (3.45ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 647 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 648 [2/2] (1.23ns)   --->   "%Bbuf_5_load = load float* %Bbuf_5_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 648 'load' 'Bbuf_5_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 86 <SV = 84> <Delay = 3.45>
ST_86 : Operation 649 [1/2] (1.23ns)   --->   "%Abuf_5_load = load float* %Abuf_5_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 649 'load' 'Abuf_5_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 650 [6/8] (3.45ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 650 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 651 [1/2] (1.23ns)   --->   "%Bbuf_5_load = load float* %Bbuf_5_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 651 'load' 'Bbuf_5_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 87 <SV = 85> <Delay = 3.45>
ST_87 : Operation 652 [5/8] (3.45ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 652 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 653 [5/5] (3.17ns)   --->   "%term_s = fmul float %Abuf_5_load, %Bbuf_5_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 653 'fmul' 'term_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 86> <Delay = 3.45>
ST_88 : Operation 654 [4/8] (3.45ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 654 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 655 [4/5] (3.17ns)   --->   "%term_s = fmul float %Abuf_5_load, %Bbuf_5_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 655 'fmul' 'term_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 87> <Delay = 3.45>
ST_89 : Operation 656 [3/8] (3.45ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 656 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 657 [3/5] (3.17ns)   --->   "%term_s = fmul float %Abuf_5_load, %Bbuf_5_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 657 'fmul' 'term_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 88> <Delay = 3.45>
ST_90 : Operation 658 [2/8] (3.45ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 658 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 659 [2/5] (3.17ns)   --->   "%term_s = fmul float %Abuf_5_load, %Bbuf_5_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 659 'fmul' 'term_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 89> <Delay = 3.45>
ST_91 : Operation 660 [1/8] (3.45ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 660 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 661 [1/5] (3.17ns)   --->   "%term_s = fmul float %Abuf_5_load, %Bbuf_5_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 661 'fmul' 'term_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 90> <Delay = 3.45>
ST_92 : Operation 662 [8/8] (3.45ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 662 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 91> <Delay = 3.45>
ST_93 : Operation 663 [1/1] (0.00ns)   --->   "%Abuf_5_addr_2 = getelementptr [64 x float]* %Abuf_5, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 663 'getelementptr' 'Abuf_5_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_93 : Operation 664 [2/2] (1.23ns)   --->   "%Abuf_5_load_1 = load float* %Abuf_5_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 664 'load' 'Abuf_5_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_93 : Operation 665 [1/1] (0.00ns)   --->   "%Bbuf_5_addr_1 = getelementptr [64 x float]* %Bbuf_5, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 665 'getelementptr' 'Bbuf_5_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_93 : Operation 666 [7/8] (3.45ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 666 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 667 [2/2] (1.23ns)   --->   "%Bbuf_5_load_1 = load float* %Bbuf_5_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 667 'load' 'Bbuf_5_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 94 <SV = 92> <Delay = 3.45>
ST_94 : Operation 668 [1/2] (1.23ns)   --->   "%Abuf_5_load_1 = load float* %Abuf_5_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 668 'load' 'Abuf_5_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_94 : Operation 669 [6/8] (3.45ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 669 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 670 [1/2] (1.23ns)   --->   "%Bbuf_5_load_1 = load float* %Bbuf_5_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 670 'load' 'Bbuf_5_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 95 <SV = 93> <Delay = 3.45>
ST_95 : Operation 671 [5/8] (3.45ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 671 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 672 [5/5] (3.17ns)   --->   "%term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 672 'fmul' 'term_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 94> <Delay = 3.45>
ST_96 : Operation 673 [4/8] (3.45ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 673 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 674 [4/5] (3.17ns)   --->   "%term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 674 'fmul' 'term_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 95> <Delay = 3.45>
ST_97 : Operation 675 [3/8] (3.45ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 675 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 676 [3/5] (3.17ns)   --->   "%term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 676 'fmul' 'term_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 96> <Delay = 3.45>
ST_98 : Operation 677 [2/8] (3.45ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 677 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 678 [2/5] (3.17ns)   --->   "%term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 678 'fmul' 'term_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 97> <Delay = 3.45>
ST_99 : Operation 679 [1/8] (3.45ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 679 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 680 [1/5] (3.17ns)   --->   "%term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 680 'fmul' 'term_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 98> <Delay = 3.45>
ST_100 : Operation 681 [8/8] (3.45ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 681 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 99> <Delay = 3.45>
ST_101 : Operation 682 [1/1] (0.00ns)   --->   "%Abuf_6_addr_1 = getelementptr [64 x float]* %Abuf_6, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 682 'getelementptr' 'Abuf_6_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_101 : Operation 683 [2/2] (1.23ns)   --->   "%Abuf_6_load = load float* %Abuf_6_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 683 'load' 'Abuf_6_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_101 : Operation 684 [1/1] (0.00ns)   --->   "%Bbuf_6_addr = getelementptr [64 x float]* %Bbuf_6, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 684 'getelementptr' 'Bbuf_6_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_101 : Operation 685 [7/8] (3.45ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 685 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 686 [2/2] (1.23ns)   --->   "%Bbuf_6_load = load float* %Bbuf_6_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 686 'load' 'Bbuf_6_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 102 <SV = 100> <Delay = 3.45>
ST_102 : Operation 687 [1/2] (1.23ns)   --->   "%Abuf_6_load = load float* %Abuf_6_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 687 'load' 'Abuf_6_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 688 [6/8] (3.45ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 688 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 689 [1/2] (1.23ns)   --->   "%Bbuf_6_load = load float* %Bbuf_6_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 689 'load' 'Bbuf_6_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 103 <SV = 101> <Delay = 3.45>
ST_103 : Operation 690 [5/8] (3.45ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 690 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 691 [5/5] (3.17ns)   --->   "%term_11 = fmul float %Abuf_6_load, %Bbuf_6_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 691 'fmul' 'term_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 102> <Delay = 3.45>
ST_104 : Operation 692 [4/8] (3.45ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 692 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 693 [4/5] (3.17ns)   --->   "%term_11 = fmul float %Abuf_6_load, %Bbuf_6_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 693 'fmul' 'term_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 103> <Delay = 3.45>
ST_105 : Operation 694 [3/8] (3.45ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 694 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 695 [3/5] (3.17ns)   --->   "%term_11 = fmul float %Abuf_6_load, %Bbuf_6_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 695 'fmul' 'term_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 104> <Delay = 3.45>
ST_106 : Operation 696 [2/8] (3.45ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 696 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 697 [2/5] (3.17ns)   --->   "%term_11 = fmul float %Abuf_6_load, %Bbuf_6_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 697 'fmul' 'term_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 105> <Delay = 3.45>
ST_107 : Operation 698 [1/8] (3.45ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 698 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 699 [1/5] (3.17ns)   --->   "%term_11 = fmul float %Abuf_6_load, %Bbuf_6_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 699 'fmul' 'term_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 106> <Delay = 3.45>
ST_108 : Operation 700 [8/8] (3.45ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 700 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 107> <Delay = 3.45>
ST_109 : Operation 701 [1/1] (0.00ns)   --->   "%Abuf_6_addr_2 = getelementptr [64 x float]* %Abuf_6, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 701 'getelementptr' 'Abuf_6_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_109 : Operation 702 [2/2] (1.23ns)   --->   "%Abuf_6_load_1 = load float* %Abuf_6_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 702 'load' 'Abuf_6_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_109 : Operation 703 [1/1] (0.00ns)   --->   "%Bbuf_6_addr_1 = getelementptr [64 x float]* %Bbuf_6, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 703 'getelementptr' 'Bbuf_6_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_109 : Operation 704 [7/8] (3.45ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 704 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 705 [2/2] (1.23ns)   --->   "%Bbuf_6_load_1 = load float* %Bbuf_6_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 705 'load' 'Bbuf_6_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 110 <SV = 108> <Delay = 3.45>
ST_110 : Operation 706 [1/2] (1.23ns)   --->   "%Abuf_6_load_1 = load float* %Abuf_6_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 706 'load' 'Abuf_6_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_110 : Operation 707 [6/8] (3.45ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 707 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 708 [1/2] (1.23ns)   --->   "%Bbuf_6_load_1 = load float* %Bbuf_6_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 708 'load' 'Bbuf_6_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 111 <SV = 109> <Delay = 3.45>
ST_111 : Operation 709 [5/8] (3.45ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 709 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 710 [5/5] (3.17ns)   --->   "%term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 710 'fmul' 'term_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 110> <Delay = 3.45>
ST_112 : Operation 711 [4/8] (3.45ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 711 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 712 [4/5] (3.17ns)   --->   "%term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 712 'fmul' 'term_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 111> <Delay = 3.45>
ST_113 : Operation 713 [3/8] (3.45ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 713 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 714 [3/5] (3.17ns)   --->   "%term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 714 'fmul' 'term_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 112> <Delay = 3.45>
ST_114 : Operation 715 [2/8] (3.45ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 715 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 716 [2/5] (3.17ns)   --->   "%term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 716 'fmul' 'term_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 113> <Delay = 3.45>
ST_115 : Operation 717 [1/8] (3.45ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 717 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 718 [1/5] (3.17ns)   --->   "%term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 718 'fmul' 'term_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 114> <Delay = 3.45>
ST_116 : Operation 719 [8/8] (3.45ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 719 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 115> <Delay = 3.45>
ST_117 : Operation 720 [1/1] (0.00ns)   --->   "%Abuf_7_addr_1 = getelementptr [64 x float]* %Abuf_7, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 720 'getelementptr' 'Abuf_7_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_117 : Operation 721 [2/2] (1.23ns)   --->   "%Abuf_7_load = load float* %Abuf_7_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 721 'load' 'Abuf_7_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_117 : Operation 722 [1/1] (0.00ns)   --->   "%Bbuf_7_addr = getelementptr [64 x float]* %Bbuf_7, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 722 'getelementptr' 'Bbuf_7_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_117 : Operation 723 [7/8] (3.45ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 723 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 724 [2/2] (1.23ns)   --->   "%Bbuf_7_load = load float* %Bbuf_7_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 724 'load' 'Bbuf_7_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 118 <SV = 116> <Delay = 3.45>
ST_118 : Operation 725 [1/2] (1.23ns)   --->   "%Abuf_7_load = load float* %Abuf_7_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 725 'load' 'Abuf_7_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_118 : Operation 726 [6/8] (3.45ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 726 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 727 [1/2] (1.23ns)   --->   "%Bbuf_7_load = load float* %Bbuf_7_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 727 'load' 'Bbuf_7_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 119 <SV = 117> <Delay = 3.45>
ST_119 : Operation 728 [5/8] (3.45ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 728 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 729 [5/5] (3.17ns)   --->   "%term_13 = fmul float %Abuf_7_load, %Bbuf_7_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 729 'fmul' 'term_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 118> <Delay = 3.45>
ST_120 : Operation 730 [4/8] (3.45ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 730 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 731 [4/5] (3.17ns)   --->   "%term_13 = fmul float %Abuf_7_load, %Bbuf_7_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 731 'fmul' 'term_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 119> <Delay = 3.45>
ST_121 : Operation 732 [3/8] (3.45ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 732 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 733 [3/5] (3.17ns)   --->   "%term_13 = fmul float %Abuf_7_load, %Bbuf_7_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 733 'fmul' 'term_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 120> <Delay = 3.45>
ST_122 : Operation 734 [2/8] (3.45ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 734 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 735 [2/5] (3.17ns)   --->   "%term_13 = fmul float %Abuf_7_load, %Bbuf_7_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 735 'fmul' 'term_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 121> <Delay = 3.45>
ST_123 : Operation 736 [1/8] (3.45ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 736 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 737 [1/5] (3.17ns)   --->   "%term_13 = fmul float %Abuf_7_load, %Bbuf_7_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 737 'fmul' 'term_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 122> <Delay = 3.45>
ST_124 : Operation 738 [8/8] (3.45ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 738 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 123> <Delay = 3.45>
ST_125 : Operation 739 [1/1] (0.00ns)   --->   "%Abuf_7_addr_2 = getelementptr [64 x float]* %Abuf_7, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 739 'getelementptr' 'Abuf_7_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_125 : Operation 740 [2/2] (1.23ns)   --->   "%Abuf_7_load_1 = load float* %Abuf_7_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 740 'load' 'Abuf_7_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_125 : Operation 741 [1/1] (0.00ns)   --->   "%Bbuf_7_addr_1 = getelementptr [64 x float]* %Bbuf_7, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 741 'getelementptr' 'Bbuf_7_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_125 : Operation 742 [7/8] (3.45ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 742 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 743 [2/2] (1.23ns)   --->   "%Bbuf_7_load_1 = load float* %Bbuf_7_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 743 'load' 'Bbuf_7_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 126 <SV = 124> <Delay = 3.45>
ST_126 : Operation 744 [1/2] (1.23ns)   --->   "%Abuf_7_load_1 = load float* %Abuf_7_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 744 'load' 'Abuf_7_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_126 : Operation 745 [6/8] (3.45ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 745 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 746 [1/2] (1.23ns)   --->   "%Bbuf_7_load_1 = load float* %Bbuf_7_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 746 'load' 'Bbuf_7_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 127 <SV = 125> <Delay = 3.45>
ST_127 : Operation 747 [5/8] (3.45ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 747 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 748 [5/5] (3.17ns)   --->   "%term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 748 'fmul' 'term_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 126> <Delay = 3.45>
ST_128 : Operation 749 [4/8] (3.45ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 749 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 750 [4/5] (3.17ns)   --->   "%term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 750 'fmul' 'term_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 127> <Delay = 3.45>
ST_129 : Operation 751 [3/8] (3.45ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 751 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 752 [3/5] (3.17ns)   --->   "%term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 752 'fmul' 'term_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 128> <Delay = 3.45>
ST_130 : Operation 753 [2/8] (3.45ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 753 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 754 [2/5] (3.17ns)   --->   "%term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 754 'fmul' 'term_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 129> <Delay = 3.45>
ST_131 : Operation 755 [1/8] (3.45ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 755 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 756 [1/5] (3.17ns)   --->   "%term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 756 'fmul' 'term_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 130> <Delay = 3.45>
ST_132 : Operation 757 [8/8] (3.45ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 757 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 131> <Delay = 3.45>
ST_133 : Operation 758 [1/1] (0.00ns)   --->   "%Abuf_8_addr_1 = getelementptr [64 x float]* %Abuf_8, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 758 'getelementptr' 'Abuf_8_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_133 : Operation 759 [2/2] (1.23ns)   --->   "%Abuf_8_load = load float* %Abuf_8_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 759 'load' 'Abuf_8_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_133 : Operation 760 [1/1] (0.00ns)   --->   "%Bbuf_8_addr = getelementptr [64 x float]* %Bbuf_8, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 760 'getelementptr' 'Bbuf_8_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_133 : Operation 761 [7/8] (3.45ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 761 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 762 [2/2] (1.23ns)   --->   "%Bbuf_8_load = load float* %Bbuf_8_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 762 'load' 'Bbuf_8_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 134 <SV = 132> <Delay = 3.45>
ST_134 : Operation 763 [1/2] (1.23ns)   --->   "%Abuf_8_load = load float* %Abuf_8_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 763 'load' 'Abuf_8_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_134 : Operation 764 [6/8] (3.45ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 764 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 765 [1/2] (1.23ns)   --->   "%Bbuf_8_load = load float* %Bbuf_8_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 765 'load' 'Bbuf_8_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 135 <SV = 133> <Delay = 3.45>
ST_135 : Operation 766 [5/8] (3.45ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 766 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 767 [5/5] (3.17ns)   --->   "%term_15 = fmul float %Abuf_8_load, %Bbuf_8_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 767 'fmul' 'term_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 134> <Delay = 3.45>
ST_136 : Operation 768 [4/8] (3.45ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 768 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 769 [4/5] (3.17ns)   --->   "%term_15 = fmul float %Abuf_8_load, %Bbuf_8_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 769 'fmul' 'term_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 135> <Delay = 3.45>
ST_137 : Operation 770 [3/8] (3.45ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 770 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 771 [3/5] (3.17ns)   --->   "%term_15 = fmul float %Abuf_8_load, %Bbuf_8_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 771 'fmul' 'term_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 136> <Delay = 3.45>
ST_138 : Operation 772 [2/8] (3.45ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 772 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 773 [2/5] (3.17ns)   --->   "%term_15 = fmul float %Abuf_8_load, %Bbuf_8_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 773 'fmul' 'term_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 137> <Delay = 3.45>
ST_139 : Operation 774 [1/8] (3.45ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 774 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 775 [1/5] (3.17ns)   --->   "%term_15 = fmul float %Abuf_8_load, %Bbuf_8_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 775 'fmul' 'term_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 138> <Delay = 3.45>
ST_140 : Operation 776 [8/8] (3.45ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 776 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 139> <Delay = 3.45>
ST_141 : Operation 777 [1/1] (0.00ns)   --->   "%Abuf_8_addr_2 = getelementptr [64 x float]* %Abuf_8, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 777 'getelementptr' 'Abuf_8_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_141 : Operation 778 [2/2] (1.23ns)   --->   "%Abuf_8_load_1 = load float* %Abuf_8_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 778 'load' 'Abuf_8_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_141 : Operation 779 [1/1] (0.00ns)   --->   "%Bbuf_8_addr_1 = getelementptr [64 x float]* %Bbuf_8, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 779 'getelementptr' 'Bbuf_8_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_141 : Operation 780 [7/8] (3.45ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 780 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 781 [2/2] (1.23ns)   --->   "%Bbuf_8_load_1 = load float* %Bbuf_8_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 781 'load' 'Bbuf_8_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 142 <SV = 140> <Delay = 3.45>
ST_142 : Operation 782 [1/2] (1.23ns)   --->   "%Abuf_8_load_1 = load float* %Abuf_8_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 782 'load' 'Abuf_8_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 783 [6/8] (3.45ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 783 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 784 [1/2] (1.23ns)   --->   "%Bbuf_8_load_1 = load float* %Bbuf_8_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 784 'load' 'Bbuf_8_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 143 <SV = 141> <Delay = 3.45>
ST_143 : Operation 785 [5/8] (3.45ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 785 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 786 [5/5] (3.17ns)   --->   "%term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 786 'fmul' 'term_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 142> <Delay = 3.45>
ST_144 : Operation 787 [4/8] (3.45ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 787 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 788 [4/5] (3.17ns)   --->   "%term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 788 'fmul' 'term_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 143> <Delay = 3.45>
ST_145 : Operation 789 [3/8] (3.45ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 789 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 790 [3/5] (3.17ns)   --->   "%term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 790 'fmul' 'term_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 144> <Delay = 3.45>
ST_146 : Operation 791 [2/8] (3.45ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 791 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 792 [2/5] (3.17ns)   --->   "%term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 792 'fmul' 'term_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 145> <Delay = 3.45>
ST_147 : Operation 793 [1/8] (3.45ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 793 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 794 [1/5] (3.17ns)   --->   "%term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 794 'fmul' 'term_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 146> <Delay = 3.45>
ST_148 : Operation 795 [8/8] (3.45ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 795 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 147> <Delay = 3.45>
ST_149 : Operation 796 [1/1] (0.00ns)   --->   "%Abuf_9_addr_1 = getelementptr [64 x float]* %Abuf_9, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 796 'getelementptr' 'Abuf_9_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_149 : Operation 797 [2/2] (1.23ns)   --->   "%Abuf_9_load = load float* %Abuf_9_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 797 'load' 'Abuf_9_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_149 : Operation 798 [1/1] (0.00ns)   --->   "%Bbuf_9_addr = getelementptr [64 x float]* %Bbuf_9, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 798 'getelementptr' 'Bbuf_9_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_149 : Operation 799 [7/8] (3.45ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 799 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 800 [2/2] (1.23ns)   --->   "%Bbuf_9_load = load float* %Bbuf_9_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 800 'load' 'Bbuf_9_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 150 <SV = 148> <Delay = 3.45>
ST_150 : Operation 801 [1/2] (1.23ns)   --->   "%Abuf_9_load = load float* %Abuf_9_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 801 'load' 'Abuf_9_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_150 : Operation 802 [6/8] (3.45ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 802 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 803 [1/2] (1.23ns)   --->   "%Bbuf_9_load = load float* %Bbuf_9_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 803 'load' 'Bbuf_9_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 151 <SV = 149> <Delay = 3.45>
ST_151 : Operation 804 [5/8] (3.45ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 804 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 805 [5/5] (3.17ns)   --->   "%term_17 = fmul float %Abuf_9_load, %Bbuf_9_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 805 'fmul' 'term_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 150> <Delay = 3.45>
ST_152 : Operation 806 [4/8] (3.45ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 806 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 807 [4/5] (3.17ns)   --->   "%term_17 = fmul float %Abuf_9_load, %Bbuf_9_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 807 'fmul' 'term_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 151> <Delay = 3.45>
ST_153 : Operation 808 [3/8] (3.45ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 808 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 809 [3/5] (3.17ns)   --->   "%term_17 = fmul float %Abuf_9_load, %Bbuf_9_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 809 'fmul' 'term_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 152> <Delay = 3.45>
ST_154 : Operation 810 [2/8] (3.45ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 810 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 811 [2/5] (3.17ns)   --->   "%term_17 = fmul float %Abuf_9_load, %Bbuf_9_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 811 'fmul' 'term_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 153> <Delay = 3.45>
ST_155 : Operation 812 [1/8] (3.45ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 812 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 813 [1/5] (3.17ns)   --->   "%term_17 = fmul float %Abuf_9_load, %Bbuf_9_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 813 'fmul' 'term_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 154> <Delay = 3.45>
ST_156 : Operation 814 [8/8] (3.45ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 814 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 155> <Delay = 3.45>
ST_157 : Operation 815 [1/1] (0.00ns)   --->   "%Abuf_9_addr_2 = getelementptr [64 x float]* %Abuf_9, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 815 'getelementptr' 'Abuf_9_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_157 : Operation 816 [2/2] (1.23ns)   --->   "%Abuf_9_load_1 = load float* %Abuf_9_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 816 'load' 'Abuf_9_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_157 : Operation 817 [1/1] (0.00ns)   --->   "%Bbuf_9_addr_1 = getelementptr [64 x float]* %Bbuf_9, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 817 'getelementptr' 'Bbuf_9_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_157 : Operation 818 [7/8] (3.45ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 818 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 819 [2/2] (1.23ns)   --->   "%Bbuf_9_load_1 = load float* %Bbuf_9_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 819 'load' 'Bbuf_9_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 158 <SV = 156> <Delay = 3.45>
ST_158 : Operation 820 [1/2] (1.23ns)   --->   "%Abuf_9_load_1 = load float* %Abuf_9_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 820 'load' 'Abuf_9_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_158 : Operation 821 [6/8] (3.45ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 821 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 822 [1/2] (1.23ns)   --->   "%Bbuf_9_load_1 = load float* %Bbuf_9_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 822 'load' 'Bbuf_9_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 159 <SV = 157> <Delay = 3.45>
ST_159 : Operation 823 [5/8] (3.45ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 823 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 824 [5/5] (3.17ns)   --->   "%term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 824 'fmul' 'term_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 158> <Delay = 3.45>
ST_160 : Operation 825 [4/8] (3.45ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 825 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 826 [4/5] (3.17ns)   --->   "%term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 826 'fmul' 'term_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 159> <Delay = 3.45>
ST_161 : Operation 827 [3/8] (3.45ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 827 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 828 [3/5] (3.17ns)   --->   "%term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 828 'fmul' 'term_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 160> <Delay = 3.45>
ST_162 : Operation 829 [2/8] (3.45ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 829 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 830 [2/5] (3.17ns)   --->   "%term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 830 'fmul' 'term_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 161> <Delay = 3.45>
ST_163 : Operation 831 [1/8] (3.45ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 831 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 832 [1/5] (3.17ns)   --->   "%term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 832 'fmul' 'term_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 162> <Delay = 3.45>
ST_164 : Operation 833 [8/8] (3.45ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 833 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 163> <Delay = 3.45>
ST_165 : Operation 834 [1/1] (0.00ns)   --->   "%Abuf_10_addr_1 = getelementptr [64 x float]* %Abuf_10, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 834 'getelementptr' 'Abuf_10_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_165 : Operation 835 [2/2] (1.23ns)   --->   "%Abuf_10_load = load float* %Abuf_10_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 835 'load' 'Abuf_10_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_165 : Operation 836 [1/1] (0.00ns)   --->   "%Bbuf_10_addr = getelementptr [64 x float]* %Bbuf_10, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 836 'getelementptr' 'Bbuf_10_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_165 : Operation 837 [7/8] (3.45ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 837 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 838 [2/2] (1.23ns)   --->   "%Bbuf_10_load = load float* %Bbuf_10_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 838 'load' 'Bbuf_10_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 166 <SV = 164> <Delay = 3.45>
ST_166 : Operation 839 [1/2] (1.23ns)   --->   "%Abuf_10_load = load float* %Abuf_10_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 839 'load' 'Abuf_10_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_166 : Operation 840 [6/8] (3.45ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 840 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 841 [1/2] (1.23ns)   --->   "%Bbuf_10_load = load float* %Bbuf_10_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 841 'load' 'Bbuf_10_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 167 <SV = 165> <Delay = 3.45>
ST_167 : Operation 842 [5/8] (3.45ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 842 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 843 [5/5] (3.17ns)   --->   "%term_19 = fmul float %Abuf_10_load, %Bbuf_10_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 843 'fmul' 'term_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 166> <Delay = 3.45>
ST_168 : Operation 844 [4/8] (3.45ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 844 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 845 [4/5] (3.17ns)   --->   "%term_19 = fmul float %Abuf_10_load, %Bbuf_10_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 845 'fmul' 'term_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 167> <Delay = 3.45>
ST_169 : Operation 846 [3/8] (3.45ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 846 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 847 [3/5] (3.17ns)   --->   "%term_19 = fmul float %Abuf_10_load, %Bbuf_10_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 847 'fmul' 'term_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 168> <Delay = 3.45>
ST_170 : Operation 848 [2/8] (3.45ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 848 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 849 [2/5] (3.17ns)   --->   "%term_19 = fmul float %Abuf_10_load, %Bbuf_10_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 849 'fmul' 'term_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 169> <Delay = 3.45>
ST_171 : Operation 850 [1/8] (3.45ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 850 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 851 [1/5] (3.17ns)   --->   "%term_19 = fmul float %Abuf_10_load, %Bbuf_10_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 851 'fmul' 'term_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 170> <Delay = 3.45>
ST_172 : Operation 852 [8/8] (3.45ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 852 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 171> <Delay = 3.45>
ST_173 : Operation 853 [1/1] (0.00ns)   --->   "%Abuf_10_addr_2 = getelementptr [64 x float]* %Abuf_10, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 853 'getelementptr' 'Abuf_10_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_173 : Operation 854 [2/2] (1.23ns)   --->   "%Abuf_10_load_1 = load float* %Abuf_10_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 854 'load' 'Abuf_10_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_173 : Operation 855 [1/1] (0.00ns)   --->   "%Bbuf_10_addr_1 = getelementptr [64 x float]* %Bbuf_10, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 855 'getelementptr' 'Bbuf_10_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_173 : Operation 856 [7/8] (3.45ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 856 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 857 [2/2] (1.23ns)   --->   "%Bbuf_10_load_1 = load float* %Bbuf_10_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 857 'load' 'Bbuf_10_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 174 <SV = 172> <Delay = 3.45>
ST_174 : Operation 858 [1/2] (1.23ns)   --->   "%Abuf_10_load_1 = load float* %Abuf_10_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 858 'load' 'Abuf_10_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_174 : Operation 859 [6/8] (3.45ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 859 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 860 [1/2] (1.23ns)   --->   "%Bbuf_10_load_1 = load float* %Bbuf_10_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 860 'load' 'Bbuf_10_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 175 <SV = 173> <Delay = 3.45>
ST_175 : Operation 861 [5/8] (3.45ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 861 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 862 [5/5] (3.17ns)   --->   "%term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 862 'fmul' 'term_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 174> <Delay = 3.45>
ST_176 : Operation 863 [4/8] (3.45ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 863 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 864 [4/5] (3.17ns)   --->   "%term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 864 'fmul' 'term_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 175> <Delay = 3.45>
ST_177 : Operation 865 [3/8] (3.45ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 865 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 866 [3/5] (3.17ns)   --->   "%term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 866 'fmul' 'term_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 176> <Delay = 3.45>
ST_178 : Operation 867 [2/8] (3.45ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 867 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 868 [2/5] (3.17ns)   --->   "%term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 868 'fmul' 'term_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 177> <Delay = 3.45>
ST_179 : Operation 869 [1/8] (3.45ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 869 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 870 [1/5] (3.17ns)   --->   "%term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 870 'fmul' 'term_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 178> <Delay = 3.45>
ST_180 : Operation 871 [8/8] (3.45ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 871 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 179> <Delay = 3.45>
ST_181 : Operation 872 [1/1] (0.00ns)   --->   "%Abuf_11_addr_1 = getelementptr [64 x float]* %Abuf_11, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 872 'getelementptr' 'Abuf_11_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_181 : Operation 873 [2/2] (1.23ns)   --->   "%Abuf_11_load = load float* %Abuf_11_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 873 'load' 'Abuf_11_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_181 : Operation 874 [1/1] (0.00ns)   --->   "%Bbuf_11_addr = getelementptr [64 x float]* %Bbuf_11, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 874 'getelementptr' 'Bbuf_11_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_181 : Operation 875 [7/8] (3.45ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 875 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 876 [2/2] (1.23ns)   --->   "%Bbuf_11_load = load float* %Bbuf_11_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 876 'load' 'Bbuf_11_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 182 <SV = 180> <Delay = 3.45>
ST_182 : Operation 877 [1/2] (1.23ns)   --->   "%Abuf_11_load = load float* %Abuf_11_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 877 'load' 'Abuf_11_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_182 : Operation 878 [6/8] (3.45ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 878 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 879 [1/2] (1.23ns)   --->   "%Bbuf_11_load = load float* %Bbuf_11_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 879 'load' 'Bbuf_11_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 183 <SV = 181> <Delay = 3.45>
ST_183 : Operation 880 [5/8] (3.45ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 880 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 881 [5/5] (3.17ns)   --->   "%term_21 = fmul float %Abuf_11_load, %Bbuf_11_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 881 'fmul' 'term_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 182> <Delay = 3.45>
ST_184 : Operation 882 [4/8] (3.45ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 882 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 883 [4/5] (3.17ns)   --->   "%term_21 = fmul float %Abuf_11_load, %Bbuf_11_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 883 'fmul' 'term_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 183> <Delay = 3.45>
ST_185 : Operation 884 [3/8] (3.45ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 884 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 885 [3/5] (3.17ns)   --->   "%term_21 = fmul float %Abuf_11_load, %Bbuf_11_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 885 'fmul' 'term_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 184> <Delay = 3.45>
ST_186 : Operation 886 [2/8] (3.45ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 886 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 887 [2/5] (3.17ns)   --->   "%term_21 = fmul float %Abuf_11_load, %Bbuf_11_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 887 'fmul' 'term_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 185> <Delay = 3.45>
ST_187 : Operation 888 [1/8] (3.45ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 888 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 889 [1/5] (3.17ns)   --->   "%term_21 = fmul float %Abuf_11_load, %Bbuf_11_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 889 'fmul' 'term_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 186> <Delay = 3.45>
ST_188 : Operation 890 [8/8] (3.45ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 890 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 187> <Delay = 3.45>
ST_189 : Operation 891 [1/1] (0.00ns)   --->   "%Abuf_11_addr_2 = getelementptr [64 x float]* %Abuf_11, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 891 'getelementptr' 'Abuf_11_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_189 : Operation 892 [2/2] (1.23ns)   --->   "%Abuf_11_load_1 = load float* %Abuf_11_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 892 'load' 'Abuf_11_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_189 : Operation 893 [1/1] (0.00ns)   --->   "%Bbuf_11_addr_1 = getelementptr [64 x float]* %Bbuf_11, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 893 'getelementptr' 'Bbuf_11_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_189 : Operation 894 [7/8] (3.45ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 894 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 895 [2/2] (1.23ns)   --->   "%Bbuf_11_load_1 = load float* %Bbuf_11_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 895 'load' 'Bbuf_11_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 190 <SV = 188> <Delay = 3.45>
ST_190 : Operation 896 [1/2] (1.23ns)   --->   "%Abuf_11_load_1 = load float* %Abuf_11_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 896 'load' 'Abuf_11_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_190 : Operation 897 [6/8] (3.45ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 897 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 898 [1/2] (1.23ns)   --->   "%Bbuf_11_load_1 = load float* %Bbuf_11_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 898 'load' 'Bbuf_11_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 191 <SV = 189> <Delay = 3.45>
ST_191 : Operation 899 [5/8] (3.45ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 899 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 900 [5/5] (3.17ns)   --->   "%term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 900 'fmul' 'term_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 190> <Delay = 3.45>
ST_192 : Operation 901 [4/8] (3.45ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 901 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 902 [4/5] (3.17ns)   --->   "%term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 902 'fmul' 'term_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 191> <Delay = 3.45>
ST_193 : Operation 903 [3/8] (3.45ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 903 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 904 [3/5] (3.17ns)   --->   "%term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 904 'fmul' 'term_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 192> <Delay = 3.45>
ST_194 : Operation 905 [2/8] (3.45ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 905 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 906 [2/5] (3.17ns)   --->   "%term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 906 'fmul' 'term_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 193> <Delay = 3.45>
ST_195 : Operation 907 [1/8] (3.45ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 907 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 908 [1/5] (3.17ns)   --->   "%term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 908 'fmul' 'term_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 194> <Delay = 3.45>
ST_196 : Operation 909 [8/8] (3.45ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 909 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 195> <Delay = 3.45>
ST_197 : Operation 910 [1/1] (0.00ns)   --->   "%Abuf_12_addr_1 = getelementptr [64 x float]* %Abuf_12, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 910 'getelementptr' 'Abuf_12_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_197 : Operation 911 [2/2] (1.23ns)   --->   "%Abuf_12_load = load float* %Abuf_12_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 911 'load' 'Abuf_12_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_197 : Operation 912 [1/1] (0.00ns)   --->   "%Bbuf_12_addr = getelementptr [64 x float]* %Bbuf_12, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 912 'getelementptr' 'Bbuf_12_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_197 : Operation 913 [7/8] (3.45ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 913 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 914 [2/2] (1.23ns)   --->   "%Bbuf_12_load = load float* %Bbuf_12_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 914 'load' 'Bbuf_12_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 198 <SV = 196> <Delay = 3.45>
ST_198 : Operation 915 [1/2] (1.23ns)   --->   "%Abuf_12_load = load float* %Abuf_12_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 915 'load' 'Abuf_12_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_198 : Operation 916 [6/8] (3.45ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 916 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 917 [1/2] (1.23ns)   --->   "%Bbuf_12_load = load float* %Bbuf_12_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 917 'load' 'Bbuf_12_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 199 <SV = 197> <Delay = 3.45>
ST_199 : Operation 918 [5/8] (3.45ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 918 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 919 [5/5] (3.17ns)   --->   "%term_23 = fmul float %Abuf_12_load, %Bbuf_12_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 919 'fmul' 'term_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 198> <Delay = 3.45>
ST_200 : Operation 920 [4/8] (3.45ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 920 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 921 [4/5] (3.17ns)   --->   "%term_23 = fmul float %Abuf_12_load, %Bbuf_12_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 921 'fmul' 'term_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 199> <Delay = 3.45>
ST_201 : Operation 922 [3/8] (3.45ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 922 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 923 [3/5] (3.17ns)   --->   "%term_23 = fmul float %Abuf_12_load, %Bbuf_12_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 923 'fmul' 'term_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 200> <Delay = 3.45>
ST_202 : Operation 924 [2/8] (3.45ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 924 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 925 [2/5] (3.17ns)   --->   "%term_23 = fmul float %Abuf_12_load, %Bbuf_12_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 925 'fmul' 'term_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 201> <Delay = 3.45>
ST_203 : Operation 926 [1/8] (3.45ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 926 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 927 [1/5] (3.17ns)   --->   "%term_23 = fmul float %Abuf_12_load, %Bbuf_12_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 927 'fmul' 'term_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 202> <Delay = 3.45>
ST_204 : Operation 928 [8/8] (3.45ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 928 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 203> <Delay = 3.45>
ST_205 : Operation 929 [1/1] (0.00ns)   --->   "%Abuf_12_addr_2 = getelementptr [64 x float]* %Abuf_12, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 929 'getelementptr' 'Abuf_12_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_205 : Operation 930 [2/2] (1.23ns)   --->   "%Abuf_12_load_1 = load float* %Abuf_12_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 930 'load' 'Abuf_12_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_205 : Operation 931 [1/1] (0.00ns)   --->   "%Bbuf_12_addr_1 = getelementptr [64 x float]* %Bbuf_12, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 931 'getelementptr' 'Bbuf_12_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_205 : Operation 932 [7/8] (3.45ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 932 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 933 [2/2] (1.23ns)   --->   "%Bbuf_12_load_1 = load float* %Bbuf_12_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 933 'load' 'Bbuf_12_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 206 <SV = 204> <Delay = 3.45>
ST_206 : Operation 934 [1/2] (1.23ns)   --->   "%Abuf_12_load_1 = load float* %Abuf_12_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 934 'load' 'Abuf_12_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_206 : Operation 935 [6/8] (3.45ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 935 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 936 [1/2] (1.23ns)   --->   "%Bbuf_12_load_1 = load float* %Bbuf_12_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 936 'load' 'Bbuf_12_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 207 <SV = 205> <Delay = 3.45>
ST_207 : Operation 937 [5/8] (3.45ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 937 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 938 [5/5] (3.17ns)   --->   "%term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 938 'fmul' 'term_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 206> <Delay = 3.45>
ST_208 : Operation 939 [4/8] (3.45ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 939 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 940 [4/5] (3.17ns)   --->   "%term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 940 'fmul' 'term_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 207> <Delay = 3.45>
ST_209 : Operation 941 [3/8] (3.45ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 941 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 942 [3/5] (3.17ns)   --->   "%term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 942 'fmul' 'term_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 208> <Delay = 3.45>
ST_210 : Operation 943 [2/8] (3.45ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 943 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 944 [2/5] (3.17ns)   --->   "%term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 944 'fmul' 'term_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 209> <Delay = 3.45>
ST_211 : Operation 945 [1/8] (3.45ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 945 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 946 [1/5] (3.17ns)   --->   "%term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 946 'fmul' 'term_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 210> <Delay = 3.45>
ST_212 : Operation 947 [8/8] (3.45ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 947 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 211> <Delay = 3.45>
ST_213 : Operation 948 [1/1] (0.00ns)   --->   "%Abuf_13_addr_1 = getelementptr [64 x float]* %Abuf_13, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 948 'getelementptr' 'Abuf_13_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_213 : Operation 949 [2/2] (1.23ns)   --->   "%Abuf_13_load = load float* %Abuf_13_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 949 'load' 'Abuf_13_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_213 : Operation 950 [1/1] (0.00ns)   --->   "%Bbuf_13_addr = getelementptr [64 x float]* %Bbuf_13, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 950 'getelementptr' 'Bbuf_13_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_213 : Operation 951 [7/8] (3.45ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 951 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 952 [2/2] (1.23ns)   --->   "%Bbuf_13_load = load float* %Bbuf_13_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 952 'load' 'Bbuf_13_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 214 <SV = 212> <Delay = 3.45>
ST_214 : Operation 953 [1/2] (1.23ns)   --->   "%Abuf_13_load = load float* %Abuf_13_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 953 'load' 'Abuf_13_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_214 : Operation 954 [6/8] (3.45ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 954 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 955 [1/2] (1.23ns)   --->   "%Bbuf_13_load = load float* %Bbuf_13_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 955 'load' 'Bbuf_13_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 215 <SV = 213> <Delay = 3.45>
ST_215 : Operation 956 [5/8] (3.45ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 956 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 957 [5/5] (3.17ns)   --->   "%term_25 = fmul float %Abuf_13_load, %Bbuf_13_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 957 'fmul' 'term_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 214> <Delay = 3.45>
ST_216 : Operation 958 [4/8] (3.45ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 958 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 959 [4/5] (3.17ns)   --->   "%term_25 = fmul float %Abuf_13_load, %Bbuf_13_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 959 'fmul' 'term_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 215> <Delay = 3.45>
ST_217 : Operation 960 [3/8] (3.45ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 960 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 961 [3/5] (3.17ns)   --->   "%term_25 = fmul float %Abuf_13_load, %Bbuf_13_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 961 'fmul' 'term_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 216> <Delay = 3.45>
ST_218 : Operation 962 [2/8] (3.45ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 962 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 963 [2/5] (3.17ns)   --->   "%term_25 = fmul float %Abuf_13_load, %Bbuf_13_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 963 'fmul' 'term_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 217> <Delay = 3.45>
ST_219 : Operation 964 [1/8] (3.45ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 964 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 965 [1/5] (3.17ns)   --->   "%term_25 = fmul float %Abuf_13_load, %Bbuf_13_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 965 'fmul' 'term_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 218> <Delay = 3.45>
ST_220 : Operation 966 [8/8] (3.45ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 966 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 219> <Delay = 3.45>
ST_221 : Operation 967 [1/1] (0.00ns)   --->   "%Abuf_13_addr_2 = getelementptr [64 x float]* %Abuf_13, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 967 'getelementptr' 'Abuf_13_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_221 : Operation 968 [2/2] (1.23ns)   --->   "%Abuf_13_load_1 = load float* %Abuf_13_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 968 'load' 'Abuf_13_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_221 : Operation 969 [1/1] (0.00ns)   --->   "%Bbuf_13_addr_1 = getelementptr [64 x float]* %Bbuf_13, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 969 'getelementptr' 'Bbuf_13_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_221 : Operation 970 [7/8] (3.45ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 970 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 971 [2/2] (1.23ns)   --->   "%Bbuf_13_load_1 = load float* %Bbuf_13_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 971 'load' 'Bbuf_13_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 222 <SV = 220> <Delay = 3.45>
ST_222 : Operation 972 [1/2] (1.23ns)   --->   "%Abuf_13_load_1 = load float* %Abuf_13_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 972 'load' 'Abuf_13_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_222 : Operation 973 [6/8] (3.45ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 973 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 974 [1/2] (1.23ns)   --->   "%Bbuf_13_load_1 = load float* %Bbuf_13_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 974 'load' 'Bbuf_13_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 223 <SV = 221> <Delay = 3.45>
ST_223 : Operation 975 [5/8] (3.45ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 975 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 976 [5/5] (3.17ns)   --->   "%term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 976 'fmul' 'term_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 222> <Delay = 3.45>
ST_224 : Operation 977 [4/8] (3.45ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 977 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 978 [4/5] (3.17ns)   --->   "%term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 978 'fmul' 'term_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 223> <Delay = 3.45>
ST_225 : Operation 979 [3/8] (3.45ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 979 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 980 [3/5] (3.17ns)   --->   "%term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 980 'fmul' 'term_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 224> <Delay = 3.45>
ST_226 : Operation 981 [2/8] (3.45ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 981 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 982 [2/5] (3.17ns)   --->   "%term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 982 'fmul' 'term_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 225> <Delay = 3.45>
ST_227 : Operation 983 [1/8] (3.45ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 983 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 984 [1/5] (3.17ns)   --->   "%term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 984 'fmul' 'term_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 226> <Delay = 3.45>
ST_228 : Operation 985 [8/8] (3.45ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 985 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 227> <Delay = 3.45>
ST_229 : Operation 986 [1/1] (0.00ns)   --->   "%Abuf_14_addr_1 = getelementptr [64 x float]* %Abuf_14, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 986 'getelementptr' 'Abuf_14_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_229 : Operation 987 [2/2] (1.23ns)   --->   "%Abuf_14_load = load float* %Abuf_14_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 987 'load' 'Abuf_14_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_229 : Operation 988 [1/1] (0.00ns)   --->   "%Bbuf_14_addr = getelementptr [64 x float]* %Bbuf_14, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 988 'getelementptr' 'Bbuf_14_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_229 : Operation 989 [7/8] (3.45ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 989 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 990 [2/2] (1.23ns)   --->   "%Bbuf_14_load = load float* %Bbuf_14_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 990 'load' 'Bbuf_14_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 230 <SV = 228> <Delay = 3.45>
ST_230 : Operation 991 [1/2] (1.23ns)   --->   "%Abuf_14_load = load float* %Abuf_14_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 991 'load' 'Abuf_14_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_230 : Operation 992 [6/8] (3.45ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 992 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 993 [1/2] (1.23ns)   --->   "%Bbuf_14_load = load float* %Bbuf_14_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 993 'load' 'Bbuf_14_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 231 <SV = 229> <Delay = 3.45>
ST_231 : Operation 994 [5/8] (3.45ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 994 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 995 [5/5] (3.17ns)   --->   "%term_27 = fmul float %Abuf_14_load, %Bbuf_14_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 995 'fmul' 'term_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 230> <Delay = 3.45>
ST_232 : Operation 996 [4/8] (3.45ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 996 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 997 [4/5] (3.17ns)   --->   "%term_27 = fmul float %Abuf_14_load, %Bbuf_14_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 997 'fmul' 'term_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 231> <Delay = 3.45>
ST_233 : Operation 998 [3/8] (3.45ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 998 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 999 [3/5] (3.17ns)   --->   "%term_27 = fmul float %Abuf_14_load, %Bbuf_14_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 999 'fmul' 'term_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 232> <Delay = 3.45>
ST_234 : Operation 1000 [2/8] (3.45ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1000 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1001 [2/5] (3.17ns)   --->   "%term_27 = fmul float %Abuf_14_load, %Bbuf_14_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1001 'fmul' 'term_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 233> <Delay = 3.45>
ST_235 : Operation 1002 [1/8] (3.45ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1002 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1003 [1/5] (3.17ns)   --->   "%term_27 = fmul float %Abuf_14_load, %Bbuf_14_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1003 'fmul' 'term_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 234> <Delay = 3.45>
ST_236 : Operation 1004 [8/8] (3.45ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1004 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 235> <Delay = 3.45>
ST_237 : Operation 1005 [1/1] (0.00ns)   --->   "%Abuf_14_addr_2 = getelementptr [64 x float]* %Abuf_14, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1005 'getelementptr' 'Abuf_14_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_237 : Operation 1006 [2/2] (1.23ns)   --->   "%Abuf_14_load_1 = load float* %Abuf_14_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1006 'load' 'Abuf_14_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_237 : Operation 1007 [1/1] (0.00ns)   --->   "%Bbuf_14_addr_1 = getelementptr [64 x float]* %Bbuf_14, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1007 'getelementptr' 'Bbuf_14_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_237 : Operation 1008 [7/8] (3.45ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1008 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1009 [2/2] (1.23ns)   --->   "%Bbuf_14_load_1 = load float* %Bbuf_14_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1009 'load' 'Bbuf_14_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 238 <SV = 236> <Delay = 3.45>
ST_238 : Operation 1010 [1/2] (1.23ns)   --->   "%Abuf_14_load_1 = load float* %Abuf_14_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1010 'load' 'Abuf_14_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_238 : Operation 1011 [6/8] (3.45ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1011 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1012 [1/2] (1.23ns)   --->   "%Bbuf_14_load_1 = load float* %Bbuf_14_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1012 'load' 'Bbuf_14_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 239 <SV = 237> <Delay = 3.45>
ST_239 : Operation 1013 [5/8] (3.45ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1013 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1014 [5/5] (3.17ns)   --->   "%term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1014 'fmul' 'term_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 238> <Delay = 3.45>
ST_240 : Operation 1015 [4/8] (3.45ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1015 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1016 [4/5] (3.17ns)   --->   "%term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1016 'fmul' 'term_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 239> <Delay = 3.45>
ST_241 : Operation 1017 [3/8] (3.45ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1017 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1018 [3/5] (3.17ns)   --->   "%term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1018 'fmul' 'term_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 240> <Delay = 3.45>
ST_242 : Operation 1019 [2/8] (3.45ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1019 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1020 [2/5] (3.17ns)   --->   "%term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1020 'fmul' 'term_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 241> <Delay = 3.45>
ST_243 : Operation 1021 [1/8] (3.45ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1021 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1022 [1/5] (3.17ns)   --->   "%term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1022 'fmul' 'term_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 242> <Delay = 3.45>
ST_244 : Operation 1023 [8/8] (3.45ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1023 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 243> <Delay = 3.45>
ST_245 : Operation 1024 [1/1] (0.00ns)   --->   "%Abuf_15_addr_1 = getelementptr [64 x float]* %Abuf_15, i64 0, i64 %Abuf_0_load_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1024 'getelementptr' 'Abuf_15_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_245 : Operation 1025 [2/2] (1.23ns)   --->   "%Abuf_15_load = load float* %Abuf_15_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1025 'load' 'Abuf_15_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_245 : Operation 1026 [1/1] (0.00ns)   --->   "%Bbuf_15_addr = getelementptr [64 x float]* %Bbuf_15, i64 0, i64 %tmp_s" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1026 'getelementptr' 'Bbuf_15_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_245 : Operation 1027 [7/8] (3.45ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1027 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1028 [2/2] (1.23ns)   --->   "%Bbuf_15_load = load float* %Bbuf_15_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1028 'load' 'Bbuf_15_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 246 <SV = 244> <Delay = 3.45>
ST_246 : Operation 1029 [1/2] (1.23ns)   --->   "%Abuf_15_load = load float* %Abuf_15_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1029 'load' 'Abuf_15_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_246 : Operation 1030 [6/8] (3.45ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1030 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1031 [1/2] (1.23ns)   --->   "%Bbuf_15_load = load float* %Bbuf_15_addr, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1031 'load' 'Bbuf_15_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 247 <SV = 245> <Delay = 3.45>
ST_247 : Operation 1032 [5/8] (3.45ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1032 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1033 [5/5] (3.17ns)   --->   "%term_29 = fmul float %Abuf_15_load, %Bbuf_15_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1033 'fmul' 'term_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 246> <Delay = 3.45>
ST_248 : Operation 1034 [4/8] (3.45ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1034 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1035 [4/5] (3.17ns)   --->   "%term_29 = fmul float %Abuf_15_load, %Bbuf_15_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1035 'fmul' 'term_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 247> <Delay = 3.45>
ST_249 : Operation 1036 [3/8] (3.45ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1036 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1037 [3/5] (3.17ns)   --->   "%term_29 = fmul float %Abuf_15_load, %Bbuf_15_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1037 'fmul' 'term_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 248> <Delay = 3.45>
ST_250 : Operation 1038 [2/8] (3.45ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1038 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1039 [2/5] (3.17ns)   --->   "%term_29 = fmul float %Abuf_15_load, %Bbuf_15_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1039 'fmul' 'term_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 249> <Delay = 3.45>
ST_251 : Operation 1040 [1/8] (3.45ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1040 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1041 [1/5] (3.17ns)   --->   "%term_29 = fmul float %Abuf_15_load, %Bbuf_15_load" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1041 'fmul' 'term_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 250> <Delay = 3.45>
ST_252 : Operation 1042 [8/8] (3.45ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1042 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 251> <Delay = 3.45>
ST_253 : Operation 1043 [1/1] (0.00ns)   --->   "%Abuf_15_addr_2 = getelementptr [64 x float]* %Abuf_15, i64 0, i64 %Abuf_0_load_1_mid2" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1043 'getelementptr' 'Abuf_15_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_253 : Operation 1044 [2/2] (1.23ns)   --->   "%Abuf_15_load_1 = load float* %Abuf_15_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1044 'load' 'Abuf_15_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_253 : Operation 1045 [1/1] (0.00ns)   --->   "%Bbuf_15_addr_1 = getelementptr [64 x float]* %Bbuf_15, i64 0, i64 %tmp_17_cast" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1045 'getelementptr' 'Bbuf_15_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_253 : Operation 1046 [7/8] (3.45ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1046 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1047 [2/2] (1.23ns)   --->   "%Bbuf_15_load_1 = load float* %Bbuf_15_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1047 'load' 'Bbuf_15_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 254 <SV = 252> <Delay = 3.45>
ST_254 : Operation 1048 [1/2] (1.23ns)   --->   "%Abuf_15_load_1 = load float* %Abuf_15_addr_2, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1048 'load' 'Abuf_15_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_254 : Operation 1049 [6/8] (3.45ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1049 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1050 [1/2] (1.23ns)   --->   "%Bbuf_15_load_1 = load float* %Bbuf_15_addr_1, align 4" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1050 'load' 'Bbuf_15_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 255 <SV = 253> <Delay = 3.45>
ST_255 : Operation 1051 [5/8] (3.45ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1051 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1052 [5/5] (3.17ns)   --->   "%term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1052 'fmul' 'term_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 254> <Delay = 3.45>
ST_256 : Operation 1053 [4/8] (3.45ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1053 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1054 [4/5] (3.17ns)   --->   "%term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1054 'fmul' 'term_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 255> <Delay = 3.45>
ST_257 : Operation 1055 [3/8] (3.45ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1055 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1056 [3/5] (3.17ns)   --->   "%term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1056 'fmul' 'term_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 256> <Delay = 3.45>
ST_258 : Operation 1057 [2/8] (3.45ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1057 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1058 [2/5] (3.17ns)   --->   "%term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1058 'fmul' 'term_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 257> <Delay = 3.45>
ST_259 : Operation 1059 [1/8] (3.45ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1059 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1060 [1/5] (3.17ns)   --->   "%term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72]   --->   Operation 1060 'fmul' 'term_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.17> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 258> <Delay = 3.45>
ST_260 : Operation 1061 [8/8] (3.45ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1061 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 259> <Delay = 3.45>
ST_261 : Operation 1062 [7/8] (3.45ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1062 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 260> <Delay = 3.45>
ST_262 : Operation 1063 [6/8] (3.45ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1063 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 261> <Delay = 3.45>
ST_263 : Operation 1064 [5/8] (3.45ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1064 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 262> <Delay = 3.45>
ST_264 : Operation 1065 [4/8] (3.45ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1065 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 263> <Delay = 3.45>
ST_265 : Operation 1066 [3/8] (3.45ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1066 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 264> <Delay = 3.45>
ST_266 : Operation 1067 [2/8] (3.45ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1067 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 265> <Delay = 3.45>
ST_267 : Operation 1068 [1/8] (3.45ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73]   --->   Operation 1068 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.45> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 266> <Delay = 1.82>
ST_268 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:68]   --->   Operation 1069 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_268 : Operation 1070 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:69]   --->   Operation 1070 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_268 : Operation 1071 [1/1] (1.82ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %result_1_30) nounwind" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:75]   --->   Operation 1071 'write' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_268 : Operation 1072 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3) nounwind" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:76]   --->   Operation 1072 'specregionend' 'empty_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_268 : Operation 1073 [1/1] (0.00ns)   --->   "br label %.preheader" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:68]   --->   Operation 1073 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 269 <SV = 4> <Delay = 0.00>
ST_269 : Operation 1074 [1/1] (0.00ns)   --->   "ret void" [D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:78]   --->   Operation 1074 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [46]  (0.656 ns)

 <State 2>: 1.95ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:60) [48]  (0 ns)
	'icmp' operation ('exitcond', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:60) [54]  (0.785 ns)
	'select' operation ('j_mid2', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:60) [55]  (0.384 ns)
	blocking operation 0.785 ns on control path)

 <State 3>: 3.06ns
The critical path consists of the following:
	fifo read on port 'A' (D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62) [62]  (1.83 ns)
	'store' operation (D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62) of variable 'A_read', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:62 on array 'Abuf[9]', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55 [119]  (1.24 ns)

 <State 4>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten1') with incoming values : ('indvar_flatten_next1') [209]  (0.656 ns)

 <State 5>: 2.41ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:68) [211]  (0 ns)
	'icmp' operation ('exitcond1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:68) [220]  (0.785 ns)
	'select' operation ('j2_mid2', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:68) [221]  (0.384 ns)
	'getelementptr' operation ('Bbuf_0_addr', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72) [297]  (0 ns)
	'load' operation ('Bbuf_0_load', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72) on array 'Bbuf[0]', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55 [331]  (1.24 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'load' operation ('Abuf_0_load', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72) on array 'Abuf[0]', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:55 [228]  (1.24 ns)

 <State 7>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('term', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72) [332]  (3.18 ns)

 <State 8>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('term', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72) [332]  (3.18 ns)

 <State 9>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('term', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72) [332]  (3.18 ns)

 <State 10>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('term', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72) [332]  (3.18 ns)

 <State 11>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('term', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:72) [332]  (3.18 ns)

 <State 12>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [333]  (3.45 ns)

 <State 13>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [333]  (3.45 ns)

 <State 14>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [333]  (3.45 ns)

 <State 15>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [333]  (3.45 ns)

 <State 16>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [333]  (3.45 ns)

 <State 17>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [333]  (3.45 ns)

 <State 18>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [333]  (3.45 ns)

 <State 19>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [333]  (3.45 ns)

 <State 20>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [336]  (3.45 ns)

 <State 21>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [336]  (3.45 ns)

 <State 22>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [336]  (3.45 ns)

 <State 23>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [336]  (3.45 ns)

 <State 24>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [336]  (3.45 ns)

 <State 25>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [336]  (3.45 ns)

 <State 26>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [336]  (3.45 ns)

 <State 27>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [336]  (3.45 ns)

 <State 28>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [339]  (3.45 ns)

 <State 29>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [339]  (3.45 ns)

 <State 30>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [339]  (3.45 ns)

 <State 31>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [339]  (3.45 ns)

 <State 32>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [339]  (3.45 ns)

 <State 33>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [339]  (3.45 ns)

 <State 34>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [339]  (3.45 ns)

 <State 35>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [339]  (3.45 ns)

 <State 36>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [342]  (3.45 ns)

 <State 37>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [342]  (3.45 ns)

 <State 38>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [342]  (3.45 ns)

 <State 39>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [342]  (3.45 ns)

 <State 40>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [342]  (3.45 ns)

 <State 41>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [342]  (3.45 ns)

 <State 42>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [342]  (3.45 ns)

 <State 43>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [342]  (3.45 ns)

 <State 44>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [345]  (3.45 ns)

 <State 45>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [345]  (3.45 ns)

 <State 46>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [345]  (3.45 ns)

 <State 47>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [345]  (3.45 ns)

 <State 48>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [345]  (3.45 ns)

 <State 49>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [345]  (3.45 ns)

 <State 50>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [345]  (3.45 ns)

 <State 51>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [345]  (3.45 ns)

 <State 52>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [348]  (3.45 ns)

 <State 53>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [348]  (3.45 ns)

 <State 54>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [348]  (3.45 ns)

 <State 55>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [348]  (3.45 ns)

 <State 56>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [348]  (3.45 ns)

 <State 57>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [348]  (3.45 ns)

 <State 58>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [348]  (3.45 ns)

 <State 59>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [348]  (3.45 ns)

 <State 60>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [351]  (3.45 ns)

 <State 61>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [351]  (3.45 ns)

 <State 62>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [351]  (3.45 ns)

 <State 63>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [351]  (3.45 ns)

 <State 64>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [351]  (3.45 ns)

 <State 65>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [351]  (3.45 ns)

 <State 66>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [351]  (3.45 ns)

 <State 67>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [351]  (3.45 ns)

 <State 68>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [354]  (3.45 ns)

 <State 69>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [354]  (3.45 ns)

 <State 70>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [354]  (3.45 ns)

 <State 71>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [354]  (3.45 ns)

 <State 72>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [354]  (3.45 ns)

 <State 73>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [354]  (3.45 ns)

 <State 74>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [354]  (3.45 ns)

 <State 75>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [354]  (3.45 ns)

 <State 76>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [357]  (3.45 ns)

 <State 77>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [357]  (3.45 ns)

 <State 78>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [357]  (3.45 ns)

 <State 79>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [357]  (3.45 ns)

 <State 80>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [357]  (3.45 ns)

 <State 81>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [357]  (3.45 ns)

 <State 82>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [357]  (3.45 ns)

 <State 83>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [357]  (3.45 ns)

 <State 84>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [360]  (3.45 ns)

 <State 85>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [360]  (3.45 ns)

 <State 86>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [360]  (3.45 ns)

 <State 87>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [360]  (3.45 ns)

 <State 88>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [360]  (3.45 ns)

 <State 89>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [360]  (3.45 ns)

 <State 90>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [360]  (3.45 ns)

 <State 91>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [360]  (3.45 ns)

 <State 92>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [363]  (3.45 ns)

 <State 93>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [363]  (3.45 ns)

 <State 94>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [363]  (3.45 ns)

 <State 95>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [363]  (3.45 ns)

 <State 96>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [363]  (3.45 ns)

 <State 97>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [363]  (3.45 ns)

 <State 98>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [363]  (3.45 ns)

 <State 99>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [363]  (3.45 ns)

 <State 100>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [366]  (3.45 ns)

 <State 101>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [366]  (3.45 ns)

 <State 102>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [366]  (3.45 ns)

 <State 103>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [366]  (3.45 ns)

 <State 104>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [366]  (3.45 ns)

 <State 105>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [366]  (3.45 ns)

 <State 106>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [366]  (3.45 ns)

 <State 107>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [366]  (3.45 ns)

 <State 108>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [369]  (3.45 ns)

 <State 109>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [369]  (3.45 ns)

 <State 110>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [369]  (3.45 ns)

 <State 111>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [369]  (3.45 ns)

 <State 112>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [369]  (3.45 ns)

 <State 113>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [369]  (3.45 ns)

 <State 114>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [369]  (3.45 ns)

 <State 115>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [369]  (3.45 ns)

 <State 116>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [372]  (3.45 ns)

 <State 117>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [372]  (3.45 ns)

 <State 118>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [372]  (3.45 ns)

 <State 119>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [372]  (3.45 ns)

 <State 120>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [372]  (3.45 ns)

 <State 121>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [372]  (3.45 ns)

 <State 122>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [372]  (3.45 ns)

 <State 123>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [372]  (3.45 ns)

 <State 124>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [375]  (3.45 ns)

 <State 125>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [375]  (3.45 ns)

 <State 126>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [375]  (3.45 ns)

 <State 127>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [375]  (3.45 ns)

 <State 128>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [375]  (3.45 ns)

 <State 129>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [375]  (3.45 ns)

 <State 130>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [375]  (3.45 ns)

 <State 131>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [375]  (3.45 ns)

 <State 132>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [378]  (3.45 ns)

 <State 133>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [378]  (3.45 ns)

 <State 134>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [378]  (3.45 ns)

 <State 135>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [378]  (3.45 ns)

 <State 136>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [378]  (3.45 ns)

 <State 137>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [378]  (3.45 ns)

 <State 138>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [378]  (3.45 ns)

 <State 139>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [378]  (3.45 ns)

 <State 140>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [381]  (3.45 ns)

 <State 141>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [381]  (3.45 ns)

 <State 142>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [381]  (3.45 ns)

 <State 143>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [381]  (3.45 ns)

 <State 144>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [381]  (3.45 ns)

 <State 145>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [381]  (3.45 ns)

 <State 146>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [381]  (3.45 ns)

 <State 147>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [381]  (3.45 ns)

 <State 148>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [384]  (3.45 ns)

 <State 149>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [384]  (3.45 ns)

 <State 150>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [384]  (3.45 ns)

 <State 151>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [384]  (3.45 ns)

 <State 152>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [384]  (3.45 ns)

 <State 153>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [384]  (3.45 ns)

 <State 154>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [384]  (3.45 ns)

 <State 155>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [384]  (3.45 ns)

 <State 156>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [387]  (3.45 ns)

 <State 157>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [387]  (3.45 ns)

 <State 158>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [387]  (3.45 ns)

 <State 159>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [387]  (3.45 ns)

 <State 160>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [387]  (3.45 ns)

 <State 161>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [387]  (3.45 ns)

 <State 162>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [387]  (3.45 ns)

 <State 163>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [387]  (3.45 ns)

 <State 164>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [390]  (3.45 ns)

 <State 165>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [390]  (3.45 ns)

 <State 166>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [390]  (3.45 ns)

 <State 167>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [390]  (3.45 ns)

 <State 168>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [390]  (3.45 ns)

 <State 169>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [390]  (3.45 ns)

 <State 170>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [390]  (3.45 ns)

 <State 171>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [390]  (3.45 ns)

 <State 172>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [393]  (3.45 ns)

 <State 173>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [393]  (3.45 ns)

 <State 174>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [393]  (3.45 ns)

 <State 175>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [393]  (3.45 ns)

 <State 176>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [393]  (3.45 ns)

 <State 177>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [393]  (3.45 ns)

 <State 178>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [393]  (3.45 ns)

 <State 179>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [393]  (3.45 ns)

 <State 180>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [396]  (3.45 ns)

 <State 181>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [396]  (3.45 ns)

 <State 182>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [396]  (3.45 ns)

 <State 183>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [396]  (3.45 ns)

 <State 184>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [396]  (3.45 ns)

 <State 185>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [396]  (3.45 ns)

 <State 186>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [396]  (3.45 ns)

 <State 187>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [396]  (3.45 ns)

 <State 188>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [399]  (3.45 ns)

 <State 189>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [399]  (3.45 ns)

 <State 190>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [399]  (3.45 ns)

 <State 191>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [399]  (3.45 ns)

 <State 192>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [399]  (3.45 ns)

 <State 193>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [399]  (3.45 ns)

 <State 194>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [399]  (3.45 ns)

 <State 195>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [399]  (3.45 ns)

 <State 196>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [402]  (3.45 ns)

 <State 197>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [402]  (3.45 ns)

 <State 198>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [402]  (3.45 ns)

 <State 199>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [402]  (3.45 ns)

 <State 200>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [402]  (3.45 ns)

 <State 201>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [402]  (3.45 ns)

 <State 202>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [402]  (3.45 ns)

 <State 203>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [402]  (3.45 ns)

 <State 204>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [405]  (3.45 ns)

 <State 205>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [405]  (3.45 ns)

 <State 206>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [405]  (3.45 ns)

 <State 207>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [405]  (3.45 ns)

 <State 208>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [405]  (3.45 ns)

 <State 209>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [405]  (3.45 ns)

 <State 210>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [405]  (3.45 ns)

 <State 211>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [405]  (3.45 ns)

 <State 212>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [408]  (3.45 ns)

 <State 213>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [408]  (3.45 ns)

 <State 214>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [408]  (3.45 ns)

 <State 215>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [408]  (3.45 ns)

 <State 216>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [408]  (3.45 ns)

 <State 217>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [408]  (3.45 ns)

 <State 218>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [408]  (3.45 ns)

 <State 219>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [408]  (3.45 ns)

 <State 220>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [411]  (3.45 ns)

 <State 221>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [411]  (3.45 ns)

 <State 222>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [411]  (3.45 ns)

 <State 223>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [411]  (3.45 ns)

 <State 224>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [411]  (3.45 ns)

 <State 225>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [411]  (3.45 ns)

 <State 226>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [411]  (3.45 ns)

 <State 227>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [411]  (3.45 ns)

 <State 228>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [414]  (3.45 ns)

 <State 229>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [414]  (3.45 ns)

 <State 230>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [414]  (3.45 ns)

 <State 231>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [414]  (3.45 ns)

 <State 232>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [414]  (3.45 ns)

 <State 233>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [414]  (3.45 ns)

 <State 234>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [414]  (3.45 ns)

 <State 235>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [414]  (3.45 ns)

 <State 236>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [417]  (3.45 ns)

 <State 237>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [417]  (3.45 ns)

 <State 238>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [417]  (3.45 ns)

 <State 239>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [417]  (3.45 ns)

 <State 240>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [417]  (3.45 ns)

 <State 241>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [417]  (3.45 ns)

 <State 242>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [417]  (3.45 ns)

 <State 243>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [417]  (3.45 ns)

 <State 244>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [420]  (3.45 ns)

 <State 245>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [420]  (3.45 ns)

 <State 246>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [420]  (3.45 ns)

 <State 247>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [420]  (3.45 ns)

 <State 248>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [420]  (3.45 ns)

 <State 249>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [420]  (3.45 ns)

 <State 250>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [420]  (3.45 ns)

 <State 251>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [420]  (3.45 ns)

 <State 252>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [423]  (3.45 ns)

 <State 253>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [423]  (3.45 ns)

 <State 254>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [423]  (3.45 ns)

 <State 255>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [423]  (3.45 ns)

 <State 256>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [423]  (3.45 ns)

 <State 257>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [423]  (3.45 ns)

 <State 258>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [423]  (3.45 ns)

 <State 259>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [423]  (3.45 ns)

 <State 260>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [426]  (3.45 ns)

 <State 261>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [426]  (3.45 ns)

 <State 262>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [426]  (3.45 ns)

 <State 263>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [426]  (3.45 ns)

 <State 264>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [426]  (3.45 ns)

 <State 265>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [426]  (3.45 ns)

 <State 266>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [426]  (3.45 ns)

 <State 267>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:73) [426]  (3.45 ns)

 <State 268>: 1.83ns
The critical path consists of the following:
	fifo write on port 'C' (D:/xilinx/SDSoC_IDE/workspace/muladd/src/mmult.cpp:75) [427]  (1.83 ns)

 <State 269>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
