

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5'
================================================================
* Date:           Fri Mar 10 17:23:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.352 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.900 us|  0.900 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_416_5  |       16|       16|         5|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     121|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     117|    -|
|Register         |        -|    -|     128|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     128|     238|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_39_fu_156_p2        |         +|   0|  0|  11|           3|           1|
    |icmp_ln416_fu_150_p2  |      icmp|   0|  0|   9|           3|           4|
    |or_ln31_13_fu_200_p2  |        or|   0|  0|   5|           5|           2|
    |or_ln31_14_fu_210_p2  |        or|   0|  0|   5|           5|           2|
    |or_ln31_15_fu_220_p2  |        or|   0|  0|   5|           5|           3|
    |or_ln31_16_fu_230_p2  |        or|   0|  0|   5|           5|           3|
    |or_ln31_17_fu_240_p2  |        or|   0|  0|   5|           5|           3|
    |or_ln31_18_fu_250_p2  |        or|   0|  0|   5|           5|           3|
    |or_ln31_fu_184_p2     |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |state_s_d0            |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 121|         106|          88|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_38        |   9|          2|    3|          6|
    |i_fu_48                      |   9|          2|    3|          6|
    |seed_address0                |  21|          5|    8|         40|
    |seed_address1                |  21|          5|    8|         40|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 117|         27|   27|        105|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_48                      |   3|   0|    3|          0|
    |icmp_ln416_reg_287           |   1|   0|    1|          0|
    |seed_load_10_reg_347         |   8|   0|    8|          0|
    |seed_load_11_reg_362         |   8|   0|    8|          0|
    |seed_load_12_reg_367         |   8|   0|    8|          0|
    |seed_load_8_reg_322          |   8|   0|    8|          0|
    |seed_load_9_reg_342          |   8|   0|    8|          0|
    |seed_load_reg_317            |   8|   0|    8|          0|
    |shl_ln_reg_291               |   2|   0|    5|          3|
    |state_s_addr_reg_311         |   3|   0|    5|          2|
    |state_s_load_reg_337         |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 128|   0|  133|          5|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5|  return value|
|seed_address0     |  out|    8|   ap_memory|                                                              seed|         array|
|seed_ce0          |  out|    1|   ap_memory|                                                              seed|         array|
|seed_q0           |   in|    8|   ap_memory|                                                              seed|         array|
|seed_address1     |  out|    8|   ap_memory|                                                              seed|         array|
|seed_ce1          |  out|    1|   ap_memory|                                                              seed|         array|
|seed_q1           |   in|    8|   ap_memory|                                                              seed|         array|
|state_s_address0  |  out|    5|   ap_memory|                                                           state_s|         array|
|state_s_ce0       |  out|    1|   ap_memory|                                                           state_s|         array|
|state_s_we0       |  out|    1|   ap_memory|                                                           state_s|         array|
|state_s_d0        |  out|   64|   ap_memory|                                                           state_s|         array|
|state_s_address1  |  out|    5|   ap_memory|                                                           state_s|         array|
|state_s_ce1       |  out|    1|   ap_memory|                                                           state_s|         array|
|state_s_q1        |   in|   64|   ap_memory|                                                           state_s|         array|
+------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

