{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481113651312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481113651314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 09:27:31 2016 " "Processing started: Wed Dec  7 09:27:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481113651314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481113651314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off questao1 -c pwmleds " "Command: quartus_map --read_settings_files=on --write_settings_files=off questao1 -c pwmleds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481113651314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1481113651770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmleds.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwmleds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwmleds " "Found entity 1: pwmleds" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481113651839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481113651839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_TOP " "Found entity 1: DE1_TOP" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481113651841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481113651841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_TOP " "Elaborating entity \"DE1_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481113651887 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_TOP.v(149) " "Output port \"DRAM_ADDR\" at DE1_TOP.v(149) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651889 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE1_TOP.v(162) " "Output port \"FL_ADDR\" at DE1_TOP.v(162) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651889 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE1_TOP.v(169) " "Output port \"SRAM_ADDR\" at DE1_TOP.v(169) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651889 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_TOP.v(194) " "Output port \"VGA_R\" at DE1_TOP.v(194) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651889 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_TOP.v(195) " "Output port \"VGA_G\" at DE1_TOP.v(195) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_TOP.v(196) " "Output port \"VGA_B\" at DE1_TOP.v(196) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE1_TOP.v(145) " "Output port \"UART_TXD\" at DE1_TOP.v(145) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_TOP.v(150) " "Output port \"DRAM_LDQM\" at DE1_TOP.v(150) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_TOP.v(151) " "Output port \"DRAM_UDQM\" at DE1_TOP.v(151) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_TOP.v(152) " "Output port \"DRAM_WE_N\" at DE1_TOP.v(152) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_TOP.v(153) " "Output port \"DRAM_CAS_N\" at DE1_TOP.v(153) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_TOP.v(154) " "Output port \"DRAM_RAS_N\" at DE1_TOP.v(154) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_TOP.v(155) " "Output port \"DRAM_CS_N\" at DE1_TOP.v(155) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE1_TOP.v(156) " "Output port \"DRAM_BA_0\" at DE1_TOP.v(156) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE1_TOP.v(157) " "Output port \"DRAM_BA_1\" at DE1_TOP.v(157) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_TOP.v(158) " "Output port \"DRAM_CLK\" at DE1_TOP.v(158) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_TOP.v(159) " "Output port \"DRAM_CKE\" at DE1_TOP.v(159) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE1_TOP.v(163) " "Output port \"FL_WE_N\" at DE1_TOP.v(163) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE1_TOP.v(164) " "Output port \"FL_RST_N\" at DE1_TOP.v(164) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE1_TOP.v(165) " "Output port \"FL_OE_N\" at DE1_TOP.v(165) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE1_TOP.v(166) " "Output port \"FL_CE_N\" at DE1_TOP.v(166) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE1_TOP.v(170) " "Output port \"SRAM_UB_N\" at DE1_TOP.v(170) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE1_TOP.v(171) " "Output port \"SRAM_LB_N\" at DE1_TOP.v(171) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE1_TOP.v(172) " "Output port \"SRAM_WE_N\" at DE1_TOP.v(172) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE1_TOP.v(173) " "Output port \"SRAM_CE_N\" at DE1_TOP.v(173) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE1_TOP.v(174) " "Output port \"SRAM_OE_N\" at DE1_TOP.v(174) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE1_TOP.v(179) " "Output port \"SD_CLK\" at DE1_TOP.v(179) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE1_TOP.v(190) " "Output port \"TDO\" at DE1_TOP.v(190) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE1_TOP.v(182) " "Output port \"I2C_SCLK\" at DE1_TOP.v(182) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_TOP.v(192) " "Output port \"VGA_HS\" at DE1_TOP.v(192) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_TOP.v(193) " "Output port \"VGA_VS\" at DE1_TOP.v(193) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_TOP.v(201) " "Output port \"AUD_DACDAT\" at DE1_TOP.v(201) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_TOP.v(203) " "Output port \"AUD_XCK\" at DE1_TOP.v(203) has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481113651890 "|DE1_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwmleds pwmleds:pwmledsinstance " "Elaborating entity \"pwmleds\" for hierarchy \"pwmleds:pwmledsinstance\"" {  } { { "DE1_TOP.v" "pwmledsinstance" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481113651892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 pwmleds.sv(19) " "Verilog HDL assignment warning at pwmleds.sv(19): truncated value with size 32 to match size of target (7)" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481113651894 "|DE1_TOP|pwmleds:pwmledsinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwmleds.sv(50) " "Verilog HDL assignment warning at pwmleds.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481113651896 "|DE1_TOP|pwmleds:pwmledsinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwmleds.sv(51) " "Verilog HDL assignment warning at pwmleds.sv(51): truncated value with size 32 to match size of target (1)" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481113651896 "|DE1_TOP|pwmleds:pwmledsinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwmleds.sv(52) " "Verilog HDL assignment warning at pwmleds.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481113651896 "|DE1_TOP|pwmleds:pwmledsinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwmleds.sv(53) " "Verilog HDL assignment warning at pwmleds.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481113651896 "|DE1_TOP|pwmleds:pwmledsinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwmleds.sv(54) " "Verilog HDL assignment warning at pwmleds.sv(54): truncated value with size 32 to match size of target (1)" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481113651896 "|DE1_TOP|pwmleds:pwmledsinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwmleds.sv(55) " "Verilog HDL assignment warning at pwmleds.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481113651897 "|DE1_TOP|pwmleds:pwmledsinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwmleds.sv(56) " "Verilog HDL assignment warning at pwmleds.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481113651897 "|DE1_TOP|pwmleds:pwmledsinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwmleds.sv(57) " "Verilog HDL assignment warning at pwmleds.sv(57): truncated value with size 32 to match size of target (1)" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481113651897 "|DE1_TOP|pwmleds:pwmledsinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwmleds.sv(58) " "Verilog HDL assignment warning at pwmleds.sv(58): truncated value with size 32 to match size of target (1)" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481113651897 "|DE1_TOP|pwmleds:pwmledsinstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwmleds.sv(59) " "Verilog HDL assignment warning at pwmleds.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481113651897 "|DE1_TOP|pwmleds:pwmledsinstance"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 177 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481113652118 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1481113652118 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1481113652118 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pwmleds.sv" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/pwmleds.sv" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481113652123 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481113652123 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481113652149 "|DE1_TOP|AUD_XCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481113652149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481113652332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652332 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|CLOCK_24[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481113652388 "|DE1_TOP|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1481113652388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "440 " "Implemented 440 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481113652390 ""} { "Info" "ICUT_CUT_TM_OPINS" "137 " "Implemented 137 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481113652390 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "119 " "Implemented 119 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1481113652390 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481113652390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481113652390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 195 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 195 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481113652413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 09:27:32 2016 " "Processing ended: Wed Dec  7 09:27:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481113652413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481113652413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481113652413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481113652413 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481113656260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481113656261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 09:27:36 2016 " "Processing started: Wed Dec  7 09:27:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481113656261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1481113656261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off questao1 -c pwmleds " "Command: quartus_fit --read_settings_files=off --write_settings_files=off questao1 -c pwmleds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1481113656261 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1481113656280 ""}
{ "Info" "0" "" "Project  = questao1" {  } {  } 0 0 "Project  = questao1" 0 0 "Fitter" 0 0 1481113656281 ""}
{ "Info" "0" "" "Revision = pwmleds" {  } {  } 0 0 "Revision = pwmleds" 0 0 "Fitter" 0 0 1481113656281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1481113656447 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pwmleds EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"pwmleds\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1481113656451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481113656471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481113656471 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1481113656623 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1481113656631 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481113656905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481113656905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481113656905 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1481113656905 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 667 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481113656911 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 668 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481113656911 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481113656911 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1481113656911 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 283 " "No exact pin location assignment(s) for 4 pins of 283 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT3 " "Pin SD_DAT3 not assigned to an exact location on the device" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_DAT3 } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 177 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481113656960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CMD " "Pin SD_CMD not assigned to an exact location on the device" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 178 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481113656960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT " "Pin SD_DAT not assigned to an exact location on the device" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_DAT } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 176 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481113656960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CLK " "Pin SD_CLK not assigned to an exact location on the device" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_CLK } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 179 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1481113656960 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1481113656960 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwmleds.sdc " "Synopsys Design Constraints File file not found: 'pwmleds.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1481113657066 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1481113657067 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1481113657071 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481113657083 ""}  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 130 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481113657083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1481113657129 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481113657130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481113657130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481113657132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481113657133 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1481113657133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1481113657133 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1481113657134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1481113657145 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1481113657146 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1481113657146 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 1 3 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 3 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1481113657171 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1481113657171 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1481113657171 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 40 1 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481113657172 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481113657172 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 28 15 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481113657172 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 38 2 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481113657172 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 36 3 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481113657172 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 31 5 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481113657172 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 36 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481113657172 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 41 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481113657172 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1481113657172 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1481113657172 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481113657215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1481113657586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481113657681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1481113657689 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1481113658117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481113658117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1481113658171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1481113658578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1481113658578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481113658712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1481113658713 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1481113658713 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1481113658722 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481113658726 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "256 " "Found 256 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1481113658733 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1481113658733 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481113658815 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481113658829 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481113658901 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481113659104 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "119 " "Following 119 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_DAT3 } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 177 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 178 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 148 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 161 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 168 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { SD_DAT } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 176 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 181 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 198 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 200 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 202 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 205 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera13.0sp1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_TOP.v" "" { Text "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/DE1_TOP.v" 206 0 0 } } { "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481113659161 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1481113659161 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1481113659168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/output_files/pwmleds.fit.smsg " "Generated suppressed messages file /home/tiagot/pem_shared/system verilog/gustavo/pwmleds/output_files/pwmleds.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1481113659238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "880 " "Peak virtual memory: 880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481113659356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 09:27:39 2016 " "Processing ended: Wed Dec  7 09:27:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481113659356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481113659356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481113659356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1481113659356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1481113663263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481113663264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 09:27:43 2016 " "Processing started: Wed Dec  7 09:27:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481113663264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1481113663264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off questao1 -c pwmleds " "Command: quartus_asm --read_settings_files=off --write_settings_files=off questao1 -c pwmleds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1481113663265 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1481113664036 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1481113664061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481113664290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 09:27:44 2016 " "Processing ended: Wed Dec  7 09:27:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481113664290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481113664290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481113664290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1481113664290 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1481113666859 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1481113667859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481113667860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 09:27:47 2016 " "Processing started: Wed Dec  7 09:27:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481113667860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481113667860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta questao1 -c pwmleds " "Command: quartus_sta questao1 -c pwmleds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481113667860 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1481113667882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1481113668148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1481113668168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1481113668168 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwmleds.sdc " "Synopsys Design Constraints File file not found: 'pwmleds.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1481113668226 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1481113668226 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668227 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668227 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1481113668230 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1481113668235 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1481113668239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.312 " "Worst-case setup slack is -4.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.312      -287.753 CLOCK_50  " "   -4.312      -287.753 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481113668239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.621 " "Worst-case hold slack is 0.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621         0.000 CLOCK_50  " "    0.621         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481113668240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481113668241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481113668242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -93.281 CLOCK_50  " "   -1.631       -93.281 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481113668242 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1481113668259 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1481113668260 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1481113668272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.070 " "Worst-case setup slack is -1.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070       -66.113 CLOCK_50  " "   -1.070       -66.113 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481113668273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242         0.000 CLOCK_50  " "    0.242         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481113668275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481113668276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481113668277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -76.380 CLOCK_50  " "   -1.380       -76.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481113668278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481113668278 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1481113668295 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1481113668520 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1481113668521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481113668556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 09:27:48 2016 " "Processing ended: Wed Dec  7 09:27:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481113668556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481113668556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481113668556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481113668556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481113672838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481113672839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 09:27:52 2016 " "Processing started: Wed Dec  7 09:27:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481113672839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481113672839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off questao1 -c pwmleds " "Command: quartus_eda --read_settings_files=off --write_settings_files=off questao1 -c pwmleds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481113672839 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1481113673124 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1481113673153 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "pwmleds.svo\", \"pwmleds_fast.svo pwmleds_v.sdo pwmleds_v_fast.sdo /home/tiagot/pem_shared/system verilog/gustavo/pwmleds/simulation/modelsim/ simulation " "Generated files \"pwmleds.svo\", \"pwmleds_fast.svo\", \"pwmleds_v.sdo\" and \"pwmleds_v_fast.sdo\" in directory \"/home/tiagot/pem_shared/system verilog/gustavo/pwmleds/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1481113673197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481113673235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 09:27:53 2016 " "Processing ended: Wed Dec  7 09:27:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481113673235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481113673235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481113673235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481113673235 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 206 s " "Quartus II Full Compilation was successful. 0 errors, 206 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481113675781 ""}
