[00:03:33] INFO     Running containerized command:                                                         container.py:282
[08:03:34] INFO     Starting a new run of the 'Classic' flow with    flow.py:655
                    the tag 'wokwi'.                                            
[08:03:34] INFO     Starting…                                  sequential.py:294
──────────────────────────────── Verilator Lint ────────────────────────────────
[08:03:34] VERBOSE  Running 'Verilator.Lint' at                     step.py:1146
                    'runs/wokwi/01-verilator-lint'…                             
[08:03:34] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/01-verilator-lint/verilator-lint.lo             
                    g'…                                                         
%Warning-WIDTHTRUNC:                                                            
/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v:30:22: Operator VAR  
'G1_MASK' expects 5 bits on the Initial value, but Initial value's VARREF       
'G1_OCT' generates 32 or 6 bits.                                                
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.expect0'        
30 |   localparam [K-1:0] G1_MASK = G1_OCT;                                     
|                      ^~~~~~~                                                  
... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.018   
... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to      
disable this message.                                                           
%Warning-WIDTHTRUNC:                                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v:60:33: Operator ASSIGNDLY
expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 or 6 bits. 
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.tb_core'        
60 |                         tb_time <= (wr_ptr == 0) ? (D-1) : (wr_ptr - 1);   
|                                 ^~                                            
%Warning-WIDTHTRUNC:                                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v:90:29: Operator ASSIGNDLY
expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 or 6 bits. 
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.tb_core'        
90 |                     tb_time <= (tb_time == 0) ? (D-1) : (tb_time - 1);     
|                             ^~                                                
%Warning-WIDTHEXPAND:                                                           
/home/ashvin/Documents/viterbi-decoder/src/traceback.v:95:34: Operator EQ       
expects 32 or 6 bits on the LHS, but LHS's VARREF 'tb_count' generates 5 bits.  
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.tb_core'        
95 |                     if (tb_count == D - 1) begin                           
|                                  ^~                                           
%Warning-WIDTHEXPAND:                                                           
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:38:18: Operator EQ    
expects 32 or 6 bits on the LHS, but LHS's VARREF 'wr_ptr' generates 5 bits.    
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem'       
38 |       if (wr_ptr == D - 1)                                                 
|                  ^~                                                           
%Warning-WIDTHEXPAND:                                                           
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:77:38: Operator EQ    
expects 32 bits on the LHS, but LHS's VARREF 'sweep_idx' generates 4 bits.      
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst'                
77 |     assign last_idx     = (sweep_idx == S-1);                              
|                                      ^~                                       
%Warning-UNUSEDSIGNAL:                                                          
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:67:35: Signal is not  
used: 'prev_bank_sel'                                                           
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst'                
67 |     logic                         prev_bank_sel;                           
|                                   ^~~~~~~~~~~~~                               
%Warning-UNUSEDPARAM:                                                           
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:5:15: Parameter is not
used: 'Wm'                                                                      
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem'       
5 |     parameter Wm = 8,                                                       
|               ^~                                                              
%Warning-SYNCASYNCNET:                                                          
/home/ashvin/Documents/viterbi-decoder/src/project.v:40:18: Signal flopped as   
both synchronous and async: 'tt_um_ashvin_viterbi.rst_i'                        
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:84:13: ... Location of
async usage                                                                     
84 |         if (rst) begin                                                     
|             ^~~                                                               
/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:40:9: ... Location of sync 
usage                                                                           
40 |     if (rst) begin                                                         
|         ^~~                                                                   
────────────────────────── Lint Timing Errors Checker ──────────────────────────
[08:03:34] VERBOSE  Running 'Checker.LintTimingConstructs' at       step.py:1146
                    'runs/wokwi/02-checker-linttimingconstructs'…               
[08:03:34] INFO     Check for Lint Timing Errors clear.           checker.py:404
───────────────────────────── Lint Errors Checker ──────────────────────────────
[08:03:34] VERBOSE  Running 'Checker.LintErrors' at                 step.py:1146
                    'runs/wokwi/03-checker-linterrors'…                         
[08:03:34] INFO     Check for Lint errors clear.                  checker.py:132
──────────────────────────── Lint Warnings Checker ─────────────────────────────
[08:03:34] VERBOSE  Running 'Checker.LintWarnings' at               step.py:1146
                    'runs/wokwi/04-checker-lintwarnings'…                       
[08:03:34] WARNING  9 Lint warnings found.                        checker.py:123
───────────────────────────── Generate JSON Header ─────────────────────────────
[08:03:34] VERBOSE  Running 'Yosys.JsonHeader' at                   step.py:1146
                    'runs/wokwi/05-yosys-jsonheader'…                           
[08:03:34] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/05-yosys-jsonheader/yosys-jsonheade             
                    r.log'…                                                     
                                                                                
/----------------------------------------------------------------------------\  
|  yosys -- Yosys Open SYnthesis Suite                                       |  
|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |  
|  Distributed under an ISC-like license, type "license" to see terms        |  
\----------------------------------------------------------------------------/  
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6   
-fPIC -O3)                                                                      
Loaded SDC plugin                                                               
                                                                                
1. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/cee3d97e59f0456da17c5e3b0c
114104.bb.v                                                                     
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/cee3d97e59f0456da17c5e3b0
c114104.bb.v' to AST representation.                                            
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.        
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.         
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.          
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.                                      
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.                                      
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_12'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_3'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_4'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_6'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_8'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0n_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0p_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1n_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1p_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputisolatch_1'.                                     
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_1'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_16'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_2'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_4'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_8'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.                                   
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.                                  
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.                              
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.                              
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.          
Successfully finished Verilog frontend.                                         
                                                                                
2. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/project.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/project.v' to AST representation.   
Storing AST representation for module `$abstract\tt_um_ashvin_viterbi'.         
Successfully finished Verilog frontend.                                         
                                                                                
3. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\tt_um_viterbi_core'.           
Successfully finished Verilog frontend.                                         
                                                                                
4. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\branch_metric'.                
Successfully finished Verilog frontend.                                         
                                                                                
5. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\expected_bits'.                
Successfully finished Verilog frontend.                                         
                                                                                
6. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/ham2.v                               
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/ham2.v' to AST representation.      
Storing AST representation for module `$abstract\ham2'.                         
Successfully finished Verilog frontend.                                         
                                                                                
7. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/acs_core.v                           
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/acs_core.v' to AST representation.  
Storing AST representation for module `$abstract\acs_core'.                     
Successfully finished Verilog frontend.                                         
                                                                                
8. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v' to AST representation.   
Storing AST representation for module `$abstract\pm_bank'.                      
Successfully finished Verilog frontend.                                         
                                                                                
9. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\survivor_mem'.                 
Successfully finished Verilog frontend.                                         
                                                                                
10. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v                          
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/traceback.v' to AST representation. 
Storing AST representation for module `$abstract\traceback'.                    
Successfully finished Verilog frontend.                                         
                                                                                
11. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v                    
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v' to AST           
representation.                                                                 
Storing AST representation for module `$abstract\sym_unpacker_4x'.              
Successfully finished Verilog frontend.                                         
                                                                                
12. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\bit_packer_8x'.                
Successfully finished Verilog frontend.                                         
                                                                                
13. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
14. Executing AST frontend in derive mode using pre-parsed AST for module       
`\tt_um_ashvin_viterbi'.                                                        
Generating RTLIL representation for module `\tt_um_ashvin_viterbi'.             
                                                                                
14.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Parameter \K = 5                                                                
Parameter \D = 32                                                               
Parameter \Wm = 6                                                               
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
                                                                                
14.2. Executing AST frontend in derive mode using pre-parsed AST for module     
`\tt_um_viterbi_core'.                                                          
Parameter \K = 5                                                                
Parameter \D = 32                                                               
Parameter \Wm = 6                                                               
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Generating RTLIL representation for module                                      
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core'.         
                                                                                
14.3. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Parameter \M = 4                                                                
Parameter \D = 32                                                               
                                                                                
14.4. Executing AST frontend in derive mode using pre-parsed AST for module     
`\traceback'.                                                                   
Parameter \M = 4                                                                
Parameter \D = 32                                                               
Generating RTLIL representation for module                                      
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback'.                  
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Parameter \D = 32                                                               
                                                                                
14.5. Executing AST frontend in derive mode using pre-parsed AST for module     
`\survivor_mem'.                                                                
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Parameter \D = 32                                                               
Generating RTLIL representation for module                                      
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem'.               
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
                                                                                
14.6. Executing AST frontend in derive mode using pre-parsed AST for module     
`\pm_bank'.                                                                     
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Generating RTLIL representation for module                                      
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank'.                    
Parameter \Wm = 6                                                               
Parameter \Wb = 2                                                               
                                                                                
14.7. Executing AST frontend in derive mode using pre-parsed AST for module     
`\acs_core'.                                                                    
Parameter \Wm = 6                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core'.                   
Parameter \Wb = 2                                                               
                                                                                
14.8. Executing AST frontend in derive mode using pre-parsed AST for module     
`\branch_metric'.                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod\branch_metric\Wb=s32'00000000000000000000000000000010'.               
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
                                                                                
14.9. Executing AST frontend in derive mode using pre-parsed AST for module     
`\expected_bits'.                                                               
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Generating RTLIL representation for module                                      
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits'.              
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Found cached RTLIL representation for module                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits'.              
                                                                                
14.10. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
14.11. Executing AST frontend in derive mode using pre-parsed AST for module    
`\ham2'.                                                                        
Generating RTLIL representation for module `\ham2'.                             
                                                                                
14.12. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
14.13. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
Removing unused module `$abstract\bit_packer_8x'.                               
Removing unused module `$abstract\sym_unpacker_4x'.                             
Removing unused module `$abstract\traceback'.                                   
Removing unused module `$abstract\survivor_mem'.                                
Removing unused module `$abstract\pm_bank'.                                     
Removing unused module `$abstract\acs_core'.                                    
Removing unused module `$abstract\ham2'.                                        
Removing unused module `$abstract\expected_bits'.                               
Removing unused module `$abstract\branch_metric'.                               
Removing unused module `$abstract\tt_um_viterbi_core'.                          
Removing unused module `$abstract\tt_um_ashvin_viterbi'.                        
Removed 11 unused modules.                                                      
Renaming module tt_um_ashvin_viterbi to tt_um_ashvin_viterbi.                   
                                                                                
15. Executing PROC pass (convert processes to netlists).                        
                                                                                
15.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).    
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$49'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$49'.                    
Cleaned up 1 empty switch.                                                      
                                                                                
15.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).    
Marked 5 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:39$187 in module     
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:28$182 in module     
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:23$80 in module 
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Removed 1 dead cases from process                                               
$proc$/home/ashvin/Documents/viterbi-decoder/src/traceback.v:38$50 in module    
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/traceback.v:38$50 in module    
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15 in module  
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14 in module 
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Removed a total of 1 dead cases.                                                
                                                                                
15.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).    
Removed 2 redundant assignments.                                                
Promoted 94 assignments to connections.                                         
                                                                                
15.4. Executing PROC_INIT pass (extract init attributes).                       
                                                                                
15.5. Executing PROC_ARST pass (detect async resets in processes).              
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
                                                                                
15.6. Executing PROC_ROM pass (convert switches to ROMs).                       
Converted 0 switches.                                                           
<suppressed ~30 debug messages>                                                 
                                                                                
15.7. Executing PROC_MUX pass (convert decision trees to multiplexers).         
Creating decoders for process                                                   
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
1/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_EN[5
:0]$400                                                                         
2/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_DATA
[5:0]$399                                                                       
3/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_ADDR
[3:0]$398                                                                       
4/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_EN[5
:0]$403                                                                         
5/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_DATA
[5:0]$402                                                                       
6/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_ADDR
[3:0]$401                                                                       
7/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_EN[5
:0]$397                                                                         
8/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_DATA
[5:0]$396                                                                       
9/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_ADDR
[3:0]$395                                                                       
10/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_EN[5
:0]$394                                                                         
11/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_DATA
[5:0]$393                                                                       
12/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_ADDR
[3:0]$392                                                                       
13/150: $3\i[31:0]                                                              
14/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$163_EN[5
:0]$375                                                                         
15/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$162_EN[5
:0]$374                                                                         
16/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$161_EN[5
:0]$373                                                                         
17/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$160_EN[5
:0]$372                                                                         
18/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN[5
:0]$371                                                                         
19/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN[5
:0]$370                                                                         
20/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN[5
:0]$369                                                                         
21/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN[5
:0]$368                                                                         
22/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN[5
:0]$367                                                                         
23/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$366                                                                         
24/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$365                                                                         
25/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$364                                                                         
26/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$363                                                                         
27/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$362                                                                         
28/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$361                                                                         
29/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$148_EN[5
:0]$360                                                                         
30/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$179_EN[5
:0]$391                                                                         
31/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$178_EN[5
:0]$390                                                                         
32/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$177_EN[5
:0]$389                                                                         
33/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$176_EN[5
:0]$388                                                                         
34/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN[5
:0]$387                                                                         
35/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN[5
:0]$386                                                                         
36/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN[5
:0]$385                                                                         
37/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN[5
:0]$384                                                                         
38/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN[5
:0]$383                                                                         
39/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$382                                                                         
40/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$381                                                                         
41/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$380                                                                         
42/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$379                                                                         
43/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$378                                                                         
44/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$377                                                                         
45/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$164_EN[5
:0]$376                                                                         
46/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$179_EN[5
:0]$359                                                                         
47/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$178_EN[5
:0]$358                                                                         
48/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$177_EN[5
:0]$357                                                                         
49/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$176_EN[5
:0]$356                                                                         
50/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN[5
:0]$355                                                                         
51/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN[5
:0]$354                                                                         
52/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN[5
:0]$353                                                                         
53/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN[5
:0]$352                                                                         
54/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN[5
:0]$351                                                                         
55/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$350                                                                         
56/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$349                                                                         
57/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$348                                                                         
58/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$347                                                                         
59/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$346                                                                         
60/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$345                                                                         
61/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$164_EN[5
:0]$344                                                                         
62/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$163_EN[5
:0]$343                                                                         
63/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$162_EN[5
:0]$342                                                                         
64/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$161_EN[5
:0]$341                                                                         
65/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$160_EN[5
:0]$340                                                                         
66/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN[5
:0]$339                                                                         
67/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN[5
:0]$338                                                                         
68/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN[5
:0]$337                                                                         
69/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN[5
:0]$336                                                                         
70/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN[5
:0]$335                                                                         
71/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$334                                                                         
72/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$333                                                                         
73/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$332                                                                         
74/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$331                                                                         
75/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$330                                                                         
76/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$329                                                                         
77/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$148_EN[5
:0]$328                                                                         
78/150: $2\i[31:0]                                                              
79/150: $1\i[31:0]                                                              
80/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$147_EN[5
:0]$289                                                                         
81/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$146_EN[5
:0]$288                                                                         
82/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$145_EN[5
:0]$287                                                                         
83/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$144_EN[5
:0]$286                                                                         
84/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$143_EN[5
:0]$285                                                                         
85/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$142_EN[5
:0]$284                                                                         
86/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$141_EN[5
:0]$283                                                                         
87/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$140_EN[5
:0]$282                                                                         
88/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$139_EN[5
:0]$281                                                                         
89/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$138_EN[5
:0]$280                                                                         
90/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$137_EN[5
:0]$279                                                                         
91/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$136_EN[5
:0]$278                                                                         
92/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$135_EN[5
:0]$277                                                                         
93/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$134_EN[5
:0]$276                                                                         
94/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$133_EN[5
:0]$275                                                                         
95/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$132_EN[5
:0]$274                                                                         
96/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$131_EN[5
:0]$273                                                                         
97/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$130_EN[5
:0]$272                                                                         
98/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$129_EN[5
:0]$271                                                                         
99/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$128_EN[5
:0]$270                                                                         
100/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$127_EN[5
:0]$269                                                                         
101/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$126_EN[5
:0]$268                                                                         
102/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$125_EN[5
:0]$267                                                                         
103/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$124_EN[5
:0]$266                                                                         
104/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$123_EN[5
:0]$265                                                                         
105/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$122_EN[5
:0]$264                                                                         
106/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$121_EN[5
:0]$263                                                                         
107/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$120_EN[5
:0]$262                                                                         
108/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$119_EN[5
:0]$261                                                                         
109/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$118_EN[5
:0]$260                                                                         
110/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$117_EN[5
:0]$259                                                                         
111/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$116_EN[5
:0]$258                                                                         
112/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_EN[5
:0]$327                                                                         
113/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_DATA
[5:0]$326                                                                       
114/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_ADDR
[3:0]$325                                                                       
115/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_EN[5
:0]$324                                                                         
116/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_DATA
[5:0]$323                                                                       
117/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_ADDR
[3:0]$322                                                                       
118/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$179_EN[5
:0]$321                                                                         
119/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$178_EN[5
:0]$320                                                                         
120/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$177_EN[5
:0]$319                                                                         
121/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$176_EN[5
:0]$318                                                                         
122/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN[5
:0]$317                                                                         
123/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN[5
:0]$316                                                                         
124/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN[5
:0]$315                                                                         
125/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN[5
:0]$314                                                                         
126/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN[5
:0]$313                                                                         
127/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$312                                                                         
128/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$311                                                                         
129/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$310                                                                         
130/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$309                                                                         
131/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$308                                                                         
132/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$307                                                                         
133/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$164_EN[5
:0]$306                                                                         
134/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$163_EN[5
:0]$305                                                                         
135/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$162_EN[5
:0]$304                                                                         
136/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$161_EN[5
:0]$303                                                                         
137/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$160_EN[5
:0]$302                                                                         
138/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN[5
:0]$301                                                                         
139/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN[5
:0]$300                                                                         
140/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN[5
:0]$299                                                                         
141/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN[5
:0]$298                                                                         
142/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN[5
:0]$297                                                                         
143/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$296                                                                         
144/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$295                                                                         
145/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$294                                                                         
146/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$293                                                                         
147/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$292                                                                         
148/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$291                                                                         
149/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$148_EN[5
:0]$290                                                                         
150/150: $0\prev_A[0:0]                                                         
Creating decoders for process                                                   
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$182'.                                  
1/2: $1\rd_pm1[5:0]                                                             
2/2: $1\rd_pm0[5:0]                                                             
Creating decoders for process                                                   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$113'.                         
Creating decoders for process                                                   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
1/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_EN
[15:0]$109                                                                      
2/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_DA
TA[15:0]$108                                                                    
3/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_AD
DR[4:0]$107                                                                     
4/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$77_EN
[15:0]$103                                                                      
5/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$76_EN
[15:0]$102                                                                      
6/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$75_EN
[15:0]$101                                                                      
7/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$74_EN
[15:0]$100                                                                      
8/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$73_EN
[15:0]$99                                                                       
9/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$72_EN
[15:0]$98                                                                       
10/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$71_EN
[15:0]$97                                                                       
11/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$70_EN
[15:0]$96                                                                       
12/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$69_EN
[15:0]$95                                                                       
13/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$68_EN
[15:0]$94                                                                       
14/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_EN
[15:0]$106                                                                      
15/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_DA
TA[15:0]$105                                                                    
16/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_AD
DR[4:0]$104                                                                     
17/17: $0\wr_ptr[4:0]                                                           
Creating decoders for process                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
1/9: $0\decoded_bit_reg[0:0]                                                    
2/9: $0\traceback_active[0:0]                                                   
3/9: $0\current_state[3:0]                                                      
4/9: $0\tb_count[4:0]                                                           
5/9: $0\tb_state[3:0]                                                           
6/9: $0\tb_time[4:0]                                                            
7/9: $0\state[1:0]                                                              
8/9: $0\dec_bit[0:0]                                                            
9/9: $0\dec_bit_valid[0:0]                                                      
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
1/2: $0\init_frame_pulse[0:0]                                                   
2/2: $0\init_pending[0:0]                                                       
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
1/1: $0\s_end_state[3:0]                                                        
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
1/2: $0\best_state[3:0]                                                         
2/2: $0\best_metric[5:0]                                                        
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
1/6: $3$lookahead\surv_row$21[15:0]$31                                          
2/6:                                                                            
$3$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$7[3:0]$30                                                                      
3/6: $2$lookahead\surv_row$21[15:0]$28                                          
4/6:                                                                            
$2$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$7[3:0]$27                                                                      
5/6: $1$lookahead\surv_row$21[15:0]$26                                          
6/6:                                                                            
$1$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$7[3:0]$25                                                                      
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
1/1: $0\sweep_idx[3:0]                                                          
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
1/1: $0\rx_sym_q[1:0]                                                           
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
1/3: $3\state_next[1:0]                                                         
2/3: $2\state_next[1:0]                                                         
3/3: $1\state_next[1:0]                                                         
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
1/1: $0\state[1:0]                                                              
Creating decoders for process                                                   
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$409'.                      
                                                                                
15.8. Executing PROC_DLATCH pass (convert process syncs to latches).            
No latch inferred for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\rd_pm0' from process
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$182'.                                  
No latch inferred for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\rd_pm1' from process
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$182'.                                  
No latch inferred for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$mem2bits$\mem$/
home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:46$79' from process    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$113'.                         
No latch inferred for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\state_nex
t' from process                                                                 
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
No latch inferred for signal                                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.\expected' from
process                                                                         
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$409'.                      
No latch inferred for signal                                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.\reg_vec' from 
process                                                                         
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$409'.                      
                                                                                
15.9. Executing PROC_DFF pass (convert process syncs to FFs).                   
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\prev_A' using       
process                                                                         
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1440' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\i' using process    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1441' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$116_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1442' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$117_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1443' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$118_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1444' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$119_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1445' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$120_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1446' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$121_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1447' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$122_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1448' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$123_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1449' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$124_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1450' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$125_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1451' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$126_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1452' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$127_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1453' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$128_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1454' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$129_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1455' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$130_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1456' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$131_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1457' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$132_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1458' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$133_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1459' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$134_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1460' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$135_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1461' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$136_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1462' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$137_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1463' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$138_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1464' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$139_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1465' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$140_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1466' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$141_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1467' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$142_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1468' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$143_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1469' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$144_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1470' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$145_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1471' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$146_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1472' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$147_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1473' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:52$148_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1474' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1475' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1476' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1477' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1478' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1479' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1480' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1481' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1482' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1483' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1484' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1485' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$160_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1486' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$161_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1487' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$162_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1488' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$163_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1489' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:58$164_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1490' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1491' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1492' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1493' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1494' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1495' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1496' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1497' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1498' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1499' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1500' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1501' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$176_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1502' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$177_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1503' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$178_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1504' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$179_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1505' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_ADDR' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1506' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_DATA' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1507' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1508' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_ADDR' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1509' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_DATA' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1510' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1511' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.\wr_ptr' using  
process                                                                         
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1512' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$68_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1513' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$69_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1514' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$70_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1515' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$71_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1516' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$72_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1517' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$73_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1518' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$74_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1519' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$75_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1520' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$76_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1521' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$77_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1522' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_ADDR' using process 
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1523' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_DATA' using process 
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1524' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1525' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\dec_bit_valid'    
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1526' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\dec_bit' using    
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1527' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\state' using      
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1528' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_time' using    
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1529' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_state' using   
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1530' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_count' using   
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1531' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\current_state'    
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1532' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\traceback_active' 
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1533' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\decoded_bit_reg'  
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1534' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\init_pend
ing' using process                                                              
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
created $adff cell `$procdff$1537' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\init_fram
e_pulse' using process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
created $adff cell `$procdff$1540' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\s_end_sta
te' using process                                                               
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
created $adff cell `$procdff$1543' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\best_metr
ic' using process                                                               
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
created $adff cell `$procdff$1546' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\best_stat
e' using process                                                                
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
created $adff cell `$procdff$1549' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\surv_row'
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
created $adff cell `$procdff$1552' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$bitselwri
te$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140$7' using   
process                                                                         
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
created $adff cell `$procdff$1555' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$lookahead
\surv_row$21' using process                                                     
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
created $adff cell `$procdff$1558' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\sweep_idx
' using process                                                                 
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
created $adff cell `$procdff$1561' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\rx_sym_q'
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
created $adff cell `$procdff$1564' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\state'   
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
created $adff cell `$procdff$1567' with positive edge clock and positive level  
reset.                                                                          
                                                                                
15.10. Executing PROC_MEMWR pass (convert process memory writes to cells).      
                                                                                
15.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).   
Found and cleaned up 6 empty switches in                                        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
Removing empty process                                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
Found and cleaned up 1 empty switch in                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$182'.                                  
Removing empty process                                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$182'.                                  
Removing empty process                                                          
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$113'.                         
Found and cleaned up 3 empty switches in                                        
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
Removing empty process                                                          
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
Found and cleaned up 6 empty switches in                                        
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
Removing empty process                                                          
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
Found and cleaned up 2 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
Removing empty process                                                          
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$409'.                      
Cleaned up 30 empty switches.                                                   
                                                                                
15.12. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~1 debug messages>                                                  
Optimizing module $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core.   
Optimizing module $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.    
Optimizing module                                                               
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Optimizing module $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.  
<suppressed ~16 debug messages>                                                 
Optimizing module                                                               
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
<suppressed ~17 debug messages>                                                 
Optimizing module                                                               
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Optimizing module ham2.                                                         
Optimizing module                                                               
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.                
<suppressed ~2 debug messages>                                                  
                                                                                
16. Executing FLATTEN pass (flatten design).                                    
Deleting now unused module                                                      
$paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core.                     
Deleting now unused module                                                      
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Deleting now unused module                                                      
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Deleting now unused module                                                      
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Deleting now unused module                                                      
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Deleting now unused module                                                      
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Deleting now unused module ham2.                                                
Deleting now unused module                                                      
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.                
<suppressed ~10 debug messages>                                                 
                                                                                
17. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [7] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [6] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [5] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [4] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [3] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Removed 105 unused cells and 843 unused wires.                                  
<suppressed ~184 debug messages>                                                
────────────────────────────────── Synthesis ───────────────────────────────────
[08:03:35] VERBOSE  Running 'Yosys.Synthesis' at                    step.py:1146
                    'runs/wokwi/06-yosys-synthesis'…                            
[08:03:35] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/06-yosys-synthesis/yosys-synthesis.             
                    log'…                                                       
                                                                                
/----------------------------------------------------------------------------\  
|  yosys -- Yosys Open SYnthesis Suite                                       |  
|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |  
|  Distributed under an ISC-like license, type "license" to see terms        |  
\----------------------------------------------------------------------------/  
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6   
-fPIC -O3)                                                                      
Loaded SDC plugin                                                               
                                                                                
1. Executing Liberty frontend:                                                  
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib   
Imported 428 cell types from liberty file.                                      
[INFO] Using SDC file                                                           
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/synthesis.
abc.sdc' for ABC…                                                               
                                                                                
2. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/project.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/project.v' to AST representation.   
Storing AST representation for module `$abstract\tt_um_ashvin_viterbi'.         
Successfully finished Verilog frontend.                                         
                                                                                
3. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\tt_um_viterbi_core'.           
Successfully finished Verilog frontend.                                         
                                                                                
4. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\branch_metric'.                
Successfully finished Verilog frontend.                                         
                                                                                
5. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\expected_bits'.                
Successfully finished Verilog frontend.                                         
                                                                                
6. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/ham2.v                               
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/ham2.v' to AST representation.      
Storing AST representation for module `$abstract\ham2'.                         
Successfully finished Verilog frontend.                                         
                                                                                
7. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/acs_core.v                           
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/acs_core.v' to AST representation.  
Storing AST representation for module `$abstract\acs_core'.                     
Successfully finished Verilog frontend.                                         
                                                                                
8. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v' to AST representation.   
Storing AST representation for module `$abstract\pm_bank'.                      
Successfully finished Verilog frontend.                                         
                                                                                
9. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\survivor_mem'.                 
Successfully finished Verilog frontend.                                         
                                                                                
10. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v                          
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/traceback.v' to AST representation. 
Storing AST representation for module `$abstract\traceback'.                    
Successfully finished Verilog frontend.                                         
                                                                                
11. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v                    
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v' to AST           
representation.                                                                 
Storing AST representation for module `$abstract\sym_unpacker_4x'.              
Successfully finished Verilog frontend.                                         
                                                                                
12. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\bit_packer_8x'.                
Successfully finished Verilog frontend.                                         
                                                                                
13. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
14. Executing AST frontend in derive mode using pre-parsed AST for module       
`\tt_um_ashvin_viterbi'.                                                        
Generating RTLIL representation for module `\tt_um_ashvin_viterbi'.             
                                                                                
14.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Parameter \K = 5                                                                
Parameter \D = 32                                                               
Parameter \Wm = 6                                                               
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
                                                                                
14.2. Executing AST frontend in derive mode using pre-parsed AST for module     
`\tt_um_viterbi_core'.                                                          
Parameter \K = 5                                                                
Parameter \D = 32                                                               
Parameter \Wm = 6                                                               
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Generating RTLIL representation for module                                      
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core'.         
                                                                                
14.3. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Parameter \M = 4                                                                
Parameter \D = 32                                                               
                                                                                
14.4. Executing AST frontend in derive mode using pre-parsed AST for module     
`\traceback'.                                                                   
Parameter \M = 4                                                                
Parameter \D = 32                                                               
Generating RTLIL representation for module                                      
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback'.                  
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Parameter \D = 32                                                               
                                                                                
14.5. Executing AST frontend in derive mode using pre-parsed AST for module     
`\survivor_mem'.                                                                
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Parameter \D = 32                                                               
Generating RTLIL representation for module                                      
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem'.               
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
                                                                                
14.6. Executing AST frontend in derive mode using pre-parsed AST for module     
`\pm_bank'.                                                                     
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Generating RTLIL representation for module                                      
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank'.                    
Parameter \Wm = 6                                                               
Parameter \Wb = 2                                                               
                                                                                
14.7. Executing AST frontend in derive mode using pre-parsed AST for module     
`\acs_core'.                                                                    
Parameter \Wm = 6                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core'.                   
Parameter \Wb = 2                                                               
                                                                                
14.8. Executing AST frontend in derive mode using pre-parsed AST for module     
`\branch_metric'.                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod\branch_metric\Wb=s32'00000000000000000000000000000010'.               
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
                                                                                
14.9. Executing AST frontend in derive mode using pre-parsed AST for module     
`\expected_bits'.                                                               
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Generating RTLIL representation for module                                      
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits'.              
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Found cached RTLIL representation for module                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits'.              
                                                                                
14.10. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
14.11. Executing AST frontend in derive mode using pre-parsed AST for module    
`\ham2'.                                                                        
Generating RTLIL representation for module `\ham2'.                             
                                                                                
14.12. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
14.13. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
Removing unused module `$abstract\bit_packer_8x'.                               
Removing unused module `$abstract\sym_unpacker_4x'.                             
Removing unused module `$abstract\traceback'.                                   
Removing unused module `$abstract\survivor_mem'.                                
Removing unused module `$abstract\pm_bank'.                                     
Removing unused module `$abstract\acs_core'.                                    
Removing unused module `$abstract\ham2'.                                        
Removing unused module `$abstract\expected_bits'.                               
Removing unused module `$abstract\branch_metric'.                               
Removing unused module `$abstract\tt_um_viterbi_core'.                          
Removing unused module `$abstract\tt_um_ashvin_viterbi'.                        
Removed 11 unused modules.                                                      
Renaming module tt_um_ashvin_viterbi to tt_um_ashvin_viterbi.                   
                                                                                
15. Generating Graphviz representation of design.                               
Writing dot description to                                                      
`/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/hierarchy.
dot'.                                                                           
Dumping module tt_um_ashvin_viterbi to page 1.                                  
                                                                                
16. Executing TRIBUF pass.                                                      
                                                                                
17. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
17.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
17.2. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
Removed 0 unused modules.                                                       
                                                                                
18. Executing PROC_CLEAN pass (remove empty switches from decision trees).      
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$49'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$49'.                    
Cleaned up 1 empty switch.                                                      
                                                                                
19. Executing PROC_RMDEAD pass (remove dead branches from decision trees).      
Marked 5 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:39$187 in module     
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:28$182 in module     
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:23$80 in module 
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Removed 1 dead cases from process                                               
$proc$/home/ashvin/Documents/viterbi-decoder/src/traceback.v:38$50 in module    
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/traceback.v:38$50 in module    
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15 in module  
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14 in module 
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Removed a total of 1 dead cases.                                                
                                                                                
20. Executing PROC_PRUNE pass (remove redundant assignments in processes).      
Removed 2 redundant assignments.                                                
Promoted 94 assignments to connections.                                         
                                                                                
21. Executing PROC_INIT pass (extract init attributes).                         
                                                                                
22. Executing PROC_ARST pass (detect async resets in processes).                
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
                                                                                
23. Executing PROC_ROM pass (convert switches to ROMs).                         
Converted 0 switches.                                                           
<suppressed ~30 debug messages>                                                 
                                                                                
24. Executing PROC_MUX pass (convert decision trees to multiplexers).           
Creating decoders for process                                                   
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
1/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_EN[5
:0]$400                                                                         
2/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_DATA
[5:0]$399                                                                       
3/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_ADDR
[3:0]$398                                                                       
4/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_EN[5
:0]$403                                                                         
5/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_DATA
[5:0]$402                                                                       
6/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_ADDR
[3:0]$401                                                                       
7/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_EN[5
:0]$397                                                                         
8/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_DATA
[5:0]$396                                                                       
9/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_ADDR
[3:0]$395                                                                       
10/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_EN[5
:0]$394                                                                         
11/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_DATA
[5:0]$393                                                                       
12/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_ADDR
[3:0]$392                                                                       
13/150: $3\i[31:0]                                                              
14/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$163_EN[5
:0]$375                                                                         
15/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$162_EN[5
:0]$374                                                                         
16/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$161_EN[5
:0]$373                                                                         
17/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$160_EN[5
:0]$372                                                                         
18/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN[5
:0]$371                                                                         
19/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN[5
:0]$370                                                                         
20/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN[5
:0]$369                                                                         
21/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN[5
:0]$368                                                                         
22/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN[5
:0]$367                                                                         
23/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$366                                                                         
24/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$365                                                                         
25/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$364                                                                         
26/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$363                                                                         
27/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$362                                                                         
28/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$361                                                                         
29/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$148_EN[5
:0]$360                                                                         
30/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$179_EN[5
:0]$391                                                                         
31/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$178_EN[5
:0]$390                                                                         
32/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$177_EN[5
:0]$389                                                                         
33/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$176_EN[5
:0]$388                                                                         
34/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN[5
:0]$387                                                                         
35/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN[5
:0]$386                                                                         
36/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN[5
:0]$385                                                                         
37/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN[5
:0]$384                                                                         
38/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN[5
:0]$383                                                                         
39/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$382                                                                         
40/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$381                                                                         
41/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$380                                                                         
42/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$379                                                                         
43/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$378                                                                         
44/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$377                                                                         
45/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$164_EN[5
:0]$376                                                                         
46/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$179_EN[5
:0]$359                                                                         
47/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$178_EN[5
:0]$358                                                                         
48/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$177_EN[5
:0]$357                                                                         
49/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$176_EN[5
:0]$356                                                                         
50/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN[5
:0]$355                                                                         
51/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN[5
:0]$354                                                                         
52/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN[5
:0]$353                                                                         
53/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN[5
:0]$352                                                                         
54/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN[5
:0]$351                                                                         
55/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$350                                                                         
56/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$349                                                                         
57/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$348                                                                         
58/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$347                                                                         
59/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$346                                                                         
60/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$345                                                                         
61/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$164_EN[5
:0]$344                                                                         
62/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$163_EN[5
:0]$343                                                                         
63/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$162_EN[5
:0]$342                                                                         
64/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$161_EN[5
:0]$341                                                                         
65/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$160_EN[5
:0]$340                                                                         
66/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN[5
:0]$339                                                                         
67/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN[5
:0]$338                                                                         
68/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN[5
:0]$337                                                                         
69/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN[5
:0]$336                                                                         
70/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN[5
:0]$335                                                                         
71/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$334                                                                         
72/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$333                                                                         
73/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$332                                                                         
74/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$331                                                                         
75/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$330                                                                         
76/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$329                                                                         
77/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$148_EN[5
:0]$328                                                                         
78/150: $2\i[31:0]                                                              
79/150: $1\i[31:0]                                                              
80/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$147_EN[5
:0]$289                                                                         
81/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$146_EN[5
:0]$288                                                                         
82/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$145_EN[5
:0]$287                                                                         
83/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$144_EN[5
:0]$286                                                                         
84/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$143_EN[5
:0]$285                                                                         
85/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$142_EN[5
:0]$284                                                                         
86/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$141_EN[5
:0]$283                                                                         
87/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$140_EN[5
:0]$282                                                                         
88/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$139_EN[5
:0]$281                                                                         
89/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$138_EN[5
:0]$280                                                                         
90/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$137_EN[5
:0]$279                                                                         
91/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$136_EN[5
:0]$278                                                                         
92/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$135_EN[5
:0]$277                                                                         
93/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$134_EN[5
:0]$276                                                                         
94/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$133_EN[5
:0]$275                                                                         
95/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$132_EN[5
:0]$274                                                                         
96/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$131_EN[5
:0]$273                                                                         
97/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$130_EN[5
:0]$272                                                                         
98/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$129_EN[5
:0]$271                                                                         
99/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$128_EN[5
:0]$270                                                                         
100/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$127_EN[5
:0]$269                                                                         
101/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$126_EN[5
:0]$268                                                                         
102/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$125_EN[5
:0]$267                                                                         
103/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$124_EN[5
:0]$266                                                                         
104/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$123_EN[5
:0]$265                                                                         
105/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$122_EN[5
:0]$264                                                                         
106/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$121_EN[5
:0]$263                                                                         
107/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$120_EN[5
:0]$262                                                                         
108/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$119_EN[5
:0]$261                                                                         
109/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$118_EN[5
:0]$260                                                                         
110/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$117_EN[5
:0]$259                                                                         
111/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$116_EN[5
:0]$258                                                                         
112/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_EN[5
:0]$327                                                                         
113/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_DATA
[5:0]$326                                                                       
114/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_ADDR
[3:0]$325                                                                       
115/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_EN[5
:0]$324                                                                         
116/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_DATA
[5:0]$323                                                                       
117/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_ADDR
[3:0]$322                                                                       
118/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$179_EN[5
:0]$321                                                                         
119/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$178_EN[5
:0]$320                                                                         
120/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$177_EN[5
:0]$319                                                                         
121/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$176_EN[5
:0]$318                                                                         
122/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN[5
:0]$317                                                                         
123/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN[5
:0]$316                                                                         
124/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN[5
:0]$315                                                                         
125/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN[5
:0]$314                                                                         
126/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN[5
:0]$313                                                                         
127/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$312                                                                         
128/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$311                                                                         
129/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$310                                                                         
130/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$309                                                                         
131/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$308                                                                         
132/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$307                                                                         
133/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$164_EN[5
:0]$306                                                                         
134/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$163_EN[5
:0]$305                                                                         
135/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$162_EN[5
:0]$304                                                                         
136/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$161_EN[5
:0]$303                                                                         
137/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$160_EN[5
:0]$302                                                                         
138/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN[5
:0]$301                                                                         
139/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN[5
:0]$300                                                                         
140/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN[5
:0]$299                                                                         
141/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN[5
:0]$298                                                                         
142/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN[5
:0]$297                                                                         
143/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$296                                                                         
144/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$295                                                                         
145/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$294                                                                         
146/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$293                                                                         
147/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$292                                                                         
148/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$291                                                                         
149/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$148_EN[5
:0]$290                                                                         
150/150: $0\prev_A[0:0]                                                         
Creating decoders for process                                                   
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$182'.                                  
1/2: $1\rd_pm1[5:0]                                                             
2/2: $1\rd_pm0[5:0]                                                             
Creating decoders for process                                                   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$113'.                         
Creating decoders for process                                                   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
1/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_EN
[15:0]$109                                                                      
2/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_DA
TA[15:0]$108                                                                    
3/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_AD
DR[4:0]$107                                                                     
4/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$77_EN
[15:0]$103                                                                      
5/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$76_EN
[15:0]$102                                                                      
6/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$75_EN
[15:0]$101                                                                      
7/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$74_EN
[15:0]$100                                                                      
8/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$73_EN
[15:0]$99                                                                       
9/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$72_EN
[15:0]$98                                                                       
10/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$71_EN
[15:0]$97                                                                       
11/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$70_EN
[15:0]$96                                                                       
12/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$69_EN
[15:0]$95                                                                       
13/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$68_EN
[15:0]$94                                                                       
14/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_EN
[15:0]$106                                                                      
15/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_DA
TA[15:0]$105                                                                    
16/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_AD
DR[4:0]$104                                                                     
17/17: $0\wr_ptr[4:0]                                                           
Creating decoders for process                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
1/9: $0\decoded_bit_reg[0:0]                                                    
2/9: $0\traceback_active[0:0]                                                   
3/9: $0\current_state[3:0]                                                      
4/9: $0\tb_count[4:0]                                                           
5/9: $0\tb_state[3:0]                                                           
6/9: $0\tb_time[4:0]                                                            
7/9: $0\state[1:0]                                                              
8/9: $0\dec_bit[0:0]                                                            
9/9: $0\dec_bit_valid[0:0]                                                      
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
1/2: $0\init_frame_pulse[0:0]                                                   
2/2: $0\init_pending[0:0]                                                       
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
1/1: $0\s_end_state[3:0]                                                        
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
1/2: $0\best_state[3:0]                                                         
2/2: $0\best_metric[5:0]                                                        
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
1/6: $3$lookahead\surv_row$21[15:0]$31                                          
2/6:                                                                            
$3$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$7[3:0]$30                                                                      
3/6: $2$lookahead\surv_row$21[15:0]$28                                          
4/6:                                                                            
$2$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$7[3:0]$27                                                                      
5/6: $1$lookahead\surv_row$21[15:0]$26                                          
6/6:                                                                            
$1$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$7[3:0]$25                                                                      
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
1/1: $0\sweep_idx[3:0]                                                          
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
1/1: $0\rx_sym_q[1:0]                                                           
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
1/3: $3\state_next[1:0]                                                         
2/3: $2\state_next[1:0]                                                         
3/3: $1\state_next[1:0]                                                         
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
1/1: $0\state[1:0]                                                              
Creating decoders for process                                                   
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$409'.                      
                                                                                
25. Executing PROC_DLATCH pass (convert process syncs to latches).              
No latch inferred for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\rd_pm0' from process
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$182'.                                  
No latch inferred for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\rd_pm1' from process
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$182'.                                  
No latch inferred for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$mem2bits$\mem$/
home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:46$79' from process    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$113'.                         
No latch inferred for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\state_nex
t' from process                                                                 
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
No latch inferred for signal                                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.\expected' from
process                                                                         
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$409'.                      
No latch inferred for signal                                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.\reg_vec' from 
process                                                                         
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$409'.                      
                                                                                
26. Executing PROC_DFF pass (convert process syncs to FFs).                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\prev_A' using       
process                                                                         
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1440' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\i' using process    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1441' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$116_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1442' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$117_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1443' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$118_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1444' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$119_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1445' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$120_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1446' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$121_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1447' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$122_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1448' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$123_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1449' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$124_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1450' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$125_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1451' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$126_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1452' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$127_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1453' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$128_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1454' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$129_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1455' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$130_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1456' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$131_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1457' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$132_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1458' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$133_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1459' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$134_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1460' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$135_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1461' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$136_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1462' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$137_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1463' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$138_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1464' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$139_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1465' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$140_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1466' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$141_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1467' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$142_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1468' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$143_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1469' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$144_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1470' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$145_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1471' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$146_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1472' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$147_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1473' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:52$148_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1474' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1475' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1476' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1477' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1478' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1479' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1480' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1481' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1482' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1483' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1484' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1485' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$160_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1486' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$161_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1487' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$162_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1488' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$163_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1489' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:58$164_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1490' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1491' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1492' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1493' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1494' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1495' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1496' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1497' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1498' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1499' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1500' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1501' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$176_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1502' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$177_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1503' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$178_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1504' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$179_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1505' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_ADDR' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1506' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_DATA' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1507' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$180_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1508' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_ADDR' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1509' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_DATA' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1510' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$181_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
created $dff cell `$procdff$1511' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.\wr_ptr' using  
process                                                                         
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1512' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$68_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1513' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$69_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1514' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$70_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1515' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$71_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1516' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$72_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1517' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$73_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1518' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$74_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1519' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$75_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1520' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$76_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1521' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$77_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1522' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_ADDR' using process 
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1523' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_DATA' using process 
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1524' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$1525' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\dec_bit_valid'    
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1526' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\dec_bit' using    
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1527' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\state' using      
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1528' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_time' using    
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1529' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_state' using   
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1530' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_count' using   
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1531' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\current_state'    
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1532' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\traceback_active' 
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1533' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\decoded_bit_reg'  
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
created $dff cell `$procdff$1534' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\init_pend
ing' using process                                                              
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
created $adff cell `$procdff$1537' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\init_fram
e_pulse' using process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
created $adff cell `$procdff$1540' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\s_end_sta
te' using process                                                               
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
created $adff cell `$procdff$1543' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\best_metr
ic' using process                                                               
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
created $adff cell `$procdff$1546' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\best_stat
e' using process                                                                
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
created $adff cell `$procdff$1549' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\surv_row'
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
created $adff cell `$procdff$1552' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$bitselwri
te$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140$7' using   
process                                                                         
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
created $adff cell `$procdff$1555' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$lookahead
\surv_row$21' using process                                                     
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
created $adff cell `$procdff$1558' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\sweep_idx
' using process                                                                 
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
created $adff cell `$procdff$1561' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\rx_sym_q'
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
created $adff cell `$procdff$1564' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\state'   
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
created $adff cell `$procdff$1567' with positive edge clock and positive level  
reset.                                                                          
                                                                                
27. Executing PROC_MEMWR pass (convert process memory writes to cells).         
                                                                                
28. Executing PROC_CLEAN pass (remove empty switches from decision trees).      
Found and cleaned up 6 empty switches in                                        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
Removing empty process                                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$187'.                                  
Found and cleaned up 1 empty switch in                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$182'.                                  
Removing empty process                                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$182'.                                  
Removing empty process                                                          
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$113'.                         
Found and cleaned up 3 empty switches in                                        
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
Removing empty process                                                          
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
Found and cleaned up 6 empty switches in                                        
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
Removing empty process                                                          
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$50'.                               
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
Found and cleaned up 2 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
Removing empty process                                                          
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$409'.                      
Cleaned up 30 empty switches.                                                   
                                                                                
29. Executing CHECK pass (checking for obvious problems).                       
Checking module tt_um_ashvin_viterbi...                                         
Warning: Drivers conflicting with a constant 1'0 driver:                        
port Y[3] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
port Y[4] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
port Y[5] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
port Y[6] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
port Y[7] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
Warning: multiple conflicting drivers for tt_um_ashvin_viterbi.\rx_sym_ready_i: 
port rx_sym_ready[0] of cell viterbi_core_inst                                  
($paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core)          
port Y[2] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
Warning: multiple conflicting drivers for tt_um_ashvin_viterbi.\dec_bit_valid_i:
port dec_bit_valid[0] of cell viterbi_core_inst                                 
($paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core)          
port Y[0] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
Warning: multiple conflicting drivers for tt_um_ashvin_viterbi.\dec_bit_i:      
port dec_bit[0] of cell viterbi_core_inst                                       
($paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core)          
port Y[1] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
Checking module $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core...   
Checking module $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank...    
Checking module                                                                 
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem...               
Checking module $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback...  
Checking module                                                                 
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core...         
Checking module                                                                 
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010...               
Checking module ham2...                                                         
Checking module                                                                 
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits...              
Found and reported 4 problems.                                                  
                                                                                
30. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~1 debug messages>                                                  
Optimizing module $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core.   
Optimizing module $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.    
Optimizing module                                                               
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Optimizing module $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.  
<suppressed ~16 debug messages>                                                 
Optimizing module                                                               
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
<suppressed ~17 debug messages>                                                 
Optimizing module                                                               
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Optimizing module ham2.                                                         
Optimizing module                                                               
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.                
<suppressed ~2 debug messages>                                                  
                                                                                
31. Executing FLATTEN pass (flatten design).                                    
Deleting now unused module                                                      
$paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core.                     
Deleting now unused module                                                      
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Deleting now unused module                                                      
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Deleting now unused module                                                      
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Deleting now unused module                                                      
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Deleting now unused module                                                      
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Deleting now unused module ham2.                                                
Deleting now unused module                                                      
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.                
<suppressed ~10 debug messages>                                                 
                                                                                
32. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~187 debug messages>                                                
                                                                                
33. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [7] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [6] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [5] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [4] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [3] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Removed 96 unused cells and 766 unused wires.                                   
<suppressed ~98 debug messages>                                                 
                                                                                
34. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
35. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~78 debug messages>                                                 
Removed a total of 26 cells.                                                    
                                                                                
36. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
dead port 1/2 on $mux $flatten\viterbi_core_inst.$procmux$1397.                 
dead port 2/2 on $mux $flatten\viterbi_core_inst.$procmux$1425.                 
dead port 2/2 on $mux $flatten\viterbi_core_inst.$procmux$1433.                 
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$420.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$423.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$429.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$432.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$438.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$441.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$447.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$450.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$456.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$459.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$465.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$468.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$474.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$480.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$486.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$492.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$498.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$504.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$518.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$521.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$527.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$530.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$536.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$539.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$545.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$548.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$554.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$557.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$563.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$566.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$572.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$575.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$581.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$584.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$590.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$593.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$599.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$602.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$608.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$611.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$617.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$620.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$626.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$629.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$635.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$638.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$644.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$647.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$653.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$656.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$662.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$665.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$671.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$674.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$680.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$683.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$689.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$692.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$698.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$701.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$707.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$710.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$716.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$719.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$725.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$728.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$734.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$737.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$743.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$746.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$752.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$755.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$761.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$764.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$770.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$773.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$779.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$782.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$788.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$791.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$797.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$800.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$806.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$812.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$818.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$824.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$830.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$836.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$842.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$848.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$854.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$860.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$866.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$872.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$878.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$884.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$890.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$896.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$902.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$908.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$914.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$920.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$926.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$932.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$938.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$944.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$950.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$956.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$962.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$968.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$974.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$980.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$986.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$992.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\surv_mem.$procmux$1228.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\surv_mem.$procmux$1234.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\surv_mem.$procmux$1240.       
Removed 120 multiplexer ports.                                                  
<suppressed ~107 debug messages>                                                
                                                                                
37. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1022:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1025:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1028:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1031:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1034:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1037:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1040:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1043:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1046:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1049:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1052:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1055:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1058:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1061:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1064:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1067:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1070:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1073:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1076:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1079:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1082:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1085:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1088:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1091:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1094:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1097:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$418:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$418_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$418_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$418_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$418_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$418_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$418_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$418_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$418_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$445:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$445_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$445_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$445_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$445_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$445_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$445_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$445_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$445_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$516:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$516_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$516_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$516_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$516_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$516_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$516_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$516_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$516_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$525:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$525_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$525_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$525_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$525_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$525_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$525_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$525_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$525_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$534:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$534_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$534_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$534_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$534_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$534_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$534_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$534_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$534_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$543:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$543_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$543_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$543_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$543_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$543_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$543_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$543_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$543_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$552:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$552_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$552_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$552_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$552_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$552_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$552_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$552_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$552_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$561:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$561_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$561_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$561_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$561_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$561_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$561_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$561_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$561_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$570:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$570_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$570_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$570_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$570_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$570_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$570_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$570_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$570_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$579:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$579_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$579_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$579_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$579_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$579_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$579_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$579_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$579_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$588:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$588_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$588_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$588_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$588_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$588_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$588_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$588_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$588_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$597:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$597_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$597_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$597_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$597_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$597_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$597_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$597_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$597_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$606:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$606_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$606_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$606_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$606_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$606_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$606_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$606_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$606_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$615:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$615_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$615_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$615_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$615_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$615_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$615_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$615_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$615_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$624:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$624_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$624_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$624_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$624_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$624_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$624_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$624_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$624_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$633:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$633_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$633_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$633_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$633_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$633_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$633_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$633_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$633_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$642:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$642_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$642_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$642_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$642_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$642_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$642_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$642_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$642_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$651:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$651_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$651_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$651_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$651_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$651_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$651_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$651_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$651_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$660:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$660_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$660_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$660_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$660_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$660_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$660_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$660_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$660_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$669:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$669_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$669_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$669_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$669_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$669_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$669_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$669_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$669_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$678:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$678_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$678_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$678_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$678_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$678_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$678_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$678_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$678_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$687:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$687_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$687_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$687_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$687_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$687_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$687_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$687_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$687_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$696:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$696_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$696_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$696_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$696_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$696_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$696_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$696_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$696_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$705:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$705_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$705_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$705_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$705_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$705_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$705_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$705_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$705_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$714:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$714_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$714_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$714_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$714_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$714_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$714_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$714_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$714_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$723:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$723_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$723_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$723_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$723_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$723_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$723_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$723_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$723_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$732:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$732_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$732_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$732_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$732_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$732_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$732_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$732_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$732_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$741:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$741_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$741_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$741_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$741_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$741_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$741_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$741_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$741_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$750:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$750_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$750_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$750_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$750_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$750_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$750_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$750_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$750_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$759:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$759_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$759_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$759_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$759_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$759_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$759_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$759_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$759_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$768:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$768_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$768_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$768_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$768_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$768_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$768_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$768_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$768_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$777:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$777_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$777_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$777_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$777_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$777_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$777_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$777_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$777_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$786:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$786_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$786_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$786_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$786_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$786_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$786_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$786_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$786_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$795:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$795_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$795_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$795_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$795_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$795_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$795_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$795_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$795_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1004:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$147_EN[5:0]$219                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$147_EN[5:0]$219 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$147_EN[5:0]$219 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$147_EN[5:0]$219 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$147_EN[5:0]$219 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$147_EN[5:0]$219 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$147_EN[5:0]$219 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$147_EN[5:0]$219 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1007:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$146_EN[5:0]$218                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$146_EN[5:0]$218 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$146_EN[5:0]$218 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$146_EN[5:0]$218 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$146_EN[5:0]$218 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$146_EN[5:0]$218 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$146_EN[5:0]$218 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$146_EN[5:0]$218 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1010:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$145_EN[5:0]$217                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$145_EN[5:0]$217 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$145_EN[5:0]$217 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$145_EN[5:0]$217 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$145_EN[5:0]$217 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$145_EN[5:0]$217 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$145_EN[5:0]$217 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$145_EN[5:0]$217 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225:                             
Old ports: A=16'0000000000000000, B=16'1111111111111111,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [15:1] = {
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1013:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$144_EN[5:0]$216                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$144_EN[5:0]$216 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$144_EN[5:0]$216 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$144_EN[5:0]$216 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$144_EN[5:0]$216 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$144_EN[5:0]$216 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$144_EN[5:0]$216 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$144_EN[5:0]$216 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1016:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1019:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1243:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:35$77_EN[15:0]$90                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[15:0]$90 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1246:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:34$76_EN[15:0]$89                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[15:0]$89 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1249:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:33$75_EN[15:0]$88                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[15:0]$88 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1252:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:32$74_EN[15:0]$87                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[15:0]$87 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1255:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:31$73_EN[15:0]$86                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[15:0]$86 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1258:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:30$72_EN[15:0]$85                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[15:0]$85 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1261:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:29$71_EN[15:0]$84                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[15:0]$84 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1264:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:28$70_EN[15:0]$83                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[15:0]$83 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1267:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:27$69_EN[15:0]$82                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[15:0]$82 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1270:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:26$68_EN[15:0]$81                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[15:0]$81 [0] }                            
New ctrl vector for $pmux cell                                                  
$flatten\viterbi_core_inst.\tb_core.$procmux$1366: {                            
$auto$opt_reduce.cc:134:opt_pmux$1656                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1299_CMP }                         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$471:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:70$181_EN[5:0]$403,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$471_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$445_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$471_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$471_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$471_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$471_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$471_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$471_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$471_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$489:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:68$180_EN[5:0]$400,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$489_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$418_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$489_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$489_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$489_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$489_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$489_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$489_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$489_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$803:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$179_EN[5:0]$391,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$803_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$660_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$803_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$803_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$803_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$803_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$803_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$803_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$803_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$809:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$178_EN[5:0]$390,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$809_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$669_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$809_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$809_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$809_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$809_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$809_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$809_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$809_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$815:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$177_EN[5:0]$389,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$815_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$678_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$815_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$815_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$815_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$815_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$815_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$815_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$815_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$821:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$176_EN[5:0]$388,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$821_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$687_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$821_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$821_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$821_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$821_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$821_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$821_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$821_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$827:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$175_EN[5:0]$387,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$827_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$696_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$827_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$827_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$827_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$827_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$827_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$827_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$827_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$833:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$174_EN[5:0]$386,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$833_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$705_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$833_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$833_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$833_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$833_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$833_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$833_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$833_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$839:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$173_EN[5:0]$385,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$839_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$714_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$839_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$839_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$839_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$839_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$839_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$839_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$839_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$845:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$172_EN[5:0]$384,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$845_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$723_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$845_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$845_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$845_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$845_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$845_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$845_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$845_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$851:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$171_EN[5:0]$383,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$851_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$732_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$851_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$851_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$851_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$851_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$851_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$851_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$851_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$857:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$170_EN[5:0]$382,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$857_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$741_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$857_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$857_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$857_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$857_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$857_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$857_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$857_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$863:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$169_EN[5:0]$381,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$863_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$750_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$863_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$863_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$863_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$863_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$863_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$863_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$863_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$869:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$168_EN[5:0]$380,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$869_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$759_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$869_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$869_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$869_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$869_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$869_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$869_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$869_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$875:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$167_EN[5:0]$379,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$875_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$768_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$875_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$875_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$875_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$875_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$875_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$875_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$875_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$881:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$166_EN[5:0]$378,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$881_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$777_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$881_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$881_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$881_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$881_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$881_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$881_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$881_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$887:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$165_EN[5:0]$377,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$887_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$786_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$887_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$887_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$887_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$887_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$887_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$887_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$887_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$893:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:58$164_EN[5:0]$376,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$893_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$795_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$893_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$893_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$893_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$893_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$893_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$893_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$893_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$899:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$163_EN[5:0]$375,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$899_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$516_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$899_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$899_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$899_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$899_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$899_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$899_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$899_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$905:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$162_EN[5:0]$374,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$905_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$525_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$905_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$905_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$905_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$905_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$905_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$905_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$905_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$911:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$161_EN[5:0]$373,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$911_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$534_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$911_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$911_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$911_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$911_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$911_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$911_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$911_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$917:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$160_EN[5:0]$372,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$917_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$543_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$917_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$917_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$917_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$917_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$917_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$917_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$917_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$923:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$159_EN[5:0]$371,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$923_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$552_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$923_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$923_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$923_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$923_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$923_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$923_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$923_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$929:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$158_EN[5:0]$370,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$929_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$561_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$929_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$929_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$929_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$929_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$929_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$929_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$929_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$935:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$157_EN[5:0]$369,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$935_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$570_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$935_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$935_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$935_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$935_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$935_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$935_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$935_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$941:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$156_EN[5:0]$368,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$941_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$579_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$941_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$941_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$941_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$941_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$941_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$941_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$941_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$947:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$155_EN[5:0]$367,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$947_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$588_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$947_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$947_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$947_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$947_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$947_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$947_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$947_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$953:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$154_EN[5:0]$366,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$953_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$597_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$953_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$953_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$953_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$953_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$953_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$953_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$953_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$959:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$153_EN[5:0]$365,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$959_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$606_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$959_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$959_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$959_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$959_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$959_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$959_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$959_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$965:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$152_EN[5:0]$364,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$965_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$615_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$965_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$965_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$965_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$965_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$965_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$965_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$965_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$971:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$151_EN[5:0]$363,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$971_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$624_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$971_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$971_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$971_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$971_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$971_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$971_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$971_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$977:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$150_EN[5:0]$362,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$977_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$633_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$977_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$977_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$977_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$977_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$977_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$977_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$977_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$983:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$149_EN[5:0]$361,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$983_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$642_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$983_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$983_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$983_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$983_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$983_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$983_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$983_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$989:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:52$148_EN[5:0]$360,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$989_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$651_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$989_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$989_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$989_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$989_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$989_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$989_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$989_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1273:                             
Old ports: A=16'0000000000000000,                                               
B=$flatten\viterbi_core_inst.\surv_mem.$2$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:37$78_EN[15:0]$109,                              
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:37$78_EN[15:0]$93                                
New ports: A=1'0, B=$flatten\viterbi_core_inst.\surv_mem.$procmux$1225_Y [0],   
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[15:0]$93 [0] }                            
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1100:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:70$181_EN[5:0]$397,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:70$181_EN[5:0]$257                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$471_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:70$181_EN[5:0]$257 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$181_EN[5:0]$257 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$181_EN[5:0]$257 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$181_EN[5:0]$257 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$181_EN[5:0]$257 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$181_EN[5:0]$257 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$181_EN[5:0]$257 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1109:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:68$180_EN[5:0]$394,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:68$180_EN[5:0]$254                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$489_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:68$180_EN[5:0]$254 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$180_EN[5:0]$254 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$180_EN[5:0]$254 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$180_EN[5:0]$254 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$180_EN[5:0]$254 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$180_EN[5:0]$254 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$180_EN[5:0]$254 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1118:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$179_EN[5:0]$359,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$179_EN[5:0]$251                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$803_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$179_EN[5:0]$251 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$179_EN[5:0]$251 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$179_EN[5:0]$251 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$179_EN[5:0]$251 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$179_EN[5:0]$251 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$179_EN[5:0]$251 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$179_EN[5:0]$251 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1121:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$178_EN[5:0]$358,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$178_EN[5:0]$250                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$809_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$178_EN[5:0]$250 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$178_EN[5:0]$250 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$178_EN[5:0]$250 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$178_EN[5:0]$250 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$178_EN[5:0]$250 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$178_EN[5:0]$250 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$178_EN[5:0]$250 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1124:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$177_EN[5:0]$357,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$177_EN[5:0]$249                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$815_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$177_EN[5:0]$249 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$177_EN[5:0]$249 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$177_EN[5:0]$249 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$177_EN[5:0]$249 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$177_EN[5:0]$249 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$177_EN[5:0]$249 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$177_EN[5:0]$249 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1127:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$176_EN[5:0]$356,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$176_EN[5:0]$248                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$821_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$176_EN[5:0]$248 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$176_EN[5:0]$248 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$176_EN[5:0]$248 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$176_EN[5:0]$248 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$176_EN[5:0]$248 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$176_EN[5:0]$248 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$176_EN[5:0]$248 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1130:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$175_EN[5:0]$355,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$827_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1133:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$174_EN[5:0]$354,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$833_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1136:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$173_EN[5:0]$353,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$839_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1139:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$172_EN[5:0]$352,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$845_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1142:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$171_EN[5:0]$351,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$851_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1145:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$170_EN[5:0]$350,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$857_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1148:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$169_EN[5:0]$349,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$863_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1151:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$168_EN[5:0]$348,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$869_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1154:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$167_EN[5:0]$347,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$875_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1157:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$166_EN[5:0]$346,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$881_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1160:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$165_EN[5:0]$345,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$887_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1163:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:58$164_EN[5:0]$344,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:58$164_EN[5:0]$236                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$893_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:58$164_EN[5:0]$236 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$164_EN[5:0]$236 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$164_EN[5:0]$236 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$164_EN[5:0]$236 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$164_EN[5:0]$236 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$164_EN[5:0]$236 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$164_EN[5:0]$236 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1166:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$163_EN[5:0]$343,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$163_EN[5:0]$235                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$899_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$163_EN[5:0]$235 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$163_EN[5:0]$235 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$163_EN[5:0]$235 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$163_EN[5:0]$235 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$163_EN[5:0]$235 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$163_EN[5:0]$235 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$163_EN[5:0]$235 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1169:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$162_EN[5:0]$342,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$162_EN[5:0]$234                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$905_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$162_EN[5:0]$234 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$162_EN[5:0]$234 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$162_EN[5:0]$234 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$162_EN[5:0]$234 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$162_EN[5:0]$234 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$162_EN[5:0]$234 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$162_EN[5:0]$234 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1172:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$161_EN[5:0]$341,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$161_EN[5:0]$233                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$911_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$161_EN[5:0]$233 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$161_EN[5:0]$233 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$161_EN[5:0]$233 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$161_EN[5:0]$233 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$161_EN[5:0]$233 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$161_EN[5:0]$233 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$161_EN[5:0]$233 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1175:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$160_EN[5:0]$340,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$160_EN[5:0]$232                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$917_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$160_EN[5:0]$232 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$160_EN[5:0]$232 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$160_EN[5:0]$232 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$160_EN[5:0]$232 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$160_EN[5:0]$232 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$160_EN[5:0]$232 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$160_EN[5:0]$232 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1178:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$159_EN[5:0]$339,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$923_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1181:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$158_EN[5:0]$338,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$929_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1184:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$157_EN[5:0]$337,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$935_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1187:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$156_EN[5:0]$336,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$941_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1190:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$155_EN[5:0]$335,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$947_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1193:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$154_EN[5:0]$334,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$953_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1196:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$153_EN[5:0]$333,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$959_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1199:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$152_EN[5:0]$332,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$965_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1202:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$151_EN[5:0]$331,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$971_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1205:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$150_EN[5:0]$330,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$977_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1208:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$149_EN[5:0]$329,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$983_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1211:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:52$148_EN[5:0]$328,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:52$148_EN[5:0]$220                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$989_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:52$148_EN[5:0]$220 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$148_EN[5:0]$220 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$148_EN[5:0]$220 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$148_EN[5:0]$220 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$148_EN[5:0]$220 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$148_EN[5:0]$220 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$148_EN[5:0]$220 [0] }                             
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 147 changes.                                               
                                                                                
38. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~402 debug messages>                                                
Removed a total of 134 cells.                                                   
                                                                                
39. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
40. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 284 unused wires.                                    
<suppressed ~6 debug messages>                                                  
                                                                                
41. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
42. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~39 debug messages>                                                 
                                                                                
44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
45. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
46. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
47. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
48. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
49. Executing FSM pass (extract and optimize FSM).                              
                                                                                
49.1. Executing FSM_DETECT pass (finding FSMs in design).                       
Not marking tt_um_ashvin_viterbi.viterbi_core_inst.state as FSM state register: 
Circuit seems to be self-resetting.                                             
Found FSM state register tt_um_ashvin_viterbi.viterbi_core_inst.tb_core.state.  
                                                                                
49.2. Executing FSM_EXTRACT pass (extracting FSM from design).                  
Extracting FSM `\viterbi_core_inst.tb_core.state' from module                   
`\tt_um_ashvin_viterbi'.                                                        
found $dff cell for state register:                                             
$flatten\viterbi_core_inst.\tb_core.$procdff$1528                               
root of input selection tree: $flatten\viterbi_core_inst.\tb_core.$0\state[1:0] 
found reset state: 2'00 (guessed from mux tree)                                 
found ctrl input: \rst_n                                                        
found state code: 2'00                                                          
found ctrl input: $flatten\viterbi_core_inst.\tb_core.$procmux$1299_CMP         
found ctrl input: $flatten\viterbi_core_inst.\tb_core.$procmux$1294_CMP         
found ctrl input: $flatten\viterbi_core_inst.\tb_core.$procmux$1321_CMP         
found ctrl input: $flatten\viterbi_core_inst.\tb_core.$procmux$1302_CMP         
found ctrl input:                                                               
$flatten\viterbi_core_inst.\tb_core.$eq$/home/ashvin/Documents/viterbi-decoder/s
rc/traceback.v:95$67_Y                                                          
found state code: 2'11                                                          
found state code: 2'10                                                          
found ctrl input:                                                               
$flatten\viterbi_core_inst.\tb_core.$logic_and$/home/ashvin/Documents/viterbi-de
coder/src/traceback.v:53$52_Y                                                   
found state code: 2'01                                                          
found ctrl output: $flatten\viterbi_core_inst.\tb_core.$procmux$1294_CMP        
found ctrl output: $flatten\viterbi_core_inst.\tb_core.$procmux$1299_CMP        
found ctrl output: $flatten\viterbi_core_inst.\tb_core.$procmux$1302_CMP        
found ctrl output: $flatten\viterbi_core_inst.\tb_core.$procmux$1321_CMP        
ctrl inputs: {                                                                  
$flatten\viterbi_core_inst.\tb_core.$eq$/home/ashvin/Documents/viterbi-decoder/s
rc/traceback.v:95$67_Y                                                          
$flatten\viterbi_core_inst.\tb_core.$logic_and$/home/ashvin/Documents/viterbi-de
coder/src/traceback.v:53$52_Y \rst_n }                                          
ctrl outputs: { $flatten\viterbi_core_inst.\tb_core.$procmux$1321_CMP           
$flatten\viterbi_core_inst.\tb_core.$procmux$1302_CMP                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1299_CMP                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1294_CMP                           
$flatten\viterbi_core_inst.\tb_core.$0\state[1:0] }                             
transition:       2'00 3'--0 ->       2'00 6'010000                             
transition:       2'00 3'-01 ->       2'00 6'010000                             
transition:       2'00 3'-11 ->       2'01 6'010001                             
transition:       2'10 3'--0 ->       2'00 6'000100                             
transition:       2'10 3'0-1 ->       2'10 6'000110                             
transition:       2'10 3'1-1 ->       2'11 6'000111                             
transition:       2'01 3'--0 ->       2'00 6'100000                             
transition:       2'01 3'--1 ->       2'10 6'100010                             
transition:       2'11 3'--0 ->       2'00 6'001000                             
transition:       2'11 3'--1 ->       2'00 6'001000                             
                                                                                
49.3. Executing FSM_OPT pass (simple optimizations of FSMs).                    
Optimizing FSM `$fsm$\viterbi_core_inst.tb_core.state$1657' from module         
`\tt_um_ashvin_viterbi'.                                                        
Merging pattern 3'--0 and 3'--1 from group (3 0 6'001000).                      
Merging pattern 3'--1 and 3'--0 from group (3 0 6'001000).                      
                                                                                
49.4. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 9 unused cells and 9 unused wires.                                      
<suppressed ~10 debug messages>                                                 
                                                                                
49.5. Executing FSM_OPT pass (simple optimizations of FSMs).                    
Optimizing FSM `$fsm$\viterbi_core_inst.tb_core.state$1657' from module         
`\tt_um_ashvin_viterbi'.                                                        
Removing unused output signal $flatten\viterbi_core_inst.\tb_core.$0\state[1:0] 
[0].                                                                            
Removing unused output signal $flatten\viterbi_core_inst.\tb_core.$0\state[1:0] 
[1].                                                                            
                                                                                
49.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).              
Recoding FSM `$fsm$\viterbi_core_inst.tb_core.state$1657' from module           
`\tt_um_ashvin_viterbi' using `auto' encoding:                                  
mapping auto encoding to `one-hot` for this FSM.                                
00 -> ---1                                                                      
10 -> --1-                                                                      
01 -> -1--                                                                      
11 -> 1---                                                                      
                                                                                
49.7. Executing FSM_INFO pass (dumping all available information on FSM cells). 
                                                                                
FSM `$fsm$\viterbi_core_inst.tb_core.state$1657' from module                    
`tt_um_ashvin_viterbi':                                                         
-------------------------------------                                           
                                                                                
Information on FSM $fsm$\viterbi_core_inst.tb_core.state$1657                   
(\viterbi_core_inst.tb_core.state):                                             
                                                                                
Number of input signals:    3                                                   
Number of output signals:   4                                                   
Number of state bits:       4                                                   
                                                                                
Input signals:                                                                  
0: \rst_n                                                                       
1:                                                                              
$flatten\viterbi_core_inst.\tb_core.$logic_and$/home/ashvin/Documents/viterbi-de
coder/src/traceback.v:53$52_Y                                                   
2:                                                                              
$flatten\viterbi_core_inst.\tb_core.$eq$/home/ashvin/Documents/viterbi-decoder/s
rc/traceback.v:95$67_Y                                                          
                                                                                
Output signals:                                                                 
0: $flatten\viterbi_core_inst.\tb_core.$procmux$1294_CMP                        
1: $flatten\viterbi_core_inst.\tb_core.$procmux$1299_CMP                        
2: $flatten\viterbi_core_inst.\tb_core.$procmux$1302_CMP                        
3: $flatten\viterbi_core_inst.\tb_core.$procmux$1321_CMP                        
                                                                                
State encoding:                                                                 
0:     4'---1  <RESET STATE>                                                    
1:     4'--1-                                                                   
2:     4'-1--                                                                   
3:     4'1---                                                                   
                                                                                
Transition Table (state_in, ctrl_in, state_out, ctrl_out):                      
0:     0 3'--0   ->     0 4'0100                                                
1:     0 3'-01   ->     0 4'0100                                                
2:     0 3'-11   ->     2 4'0100                                                
3:     1 3'--0   ->     0 4'0001                                                
4:     1 3'0-1   ->     1 4'0001                                                
5:     1 3'1-1   ->     3 4'0001                                                
6:     2 3'--0   ->     0 4'1000                                                
7:     2 3'--1   ->     1 4'1000                                                
8:     3 3'---   ->     0 4'0010                                                
                                                                                
-------------------------------------                                           
                                                                                
49.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                     
Mapping FSM `$fsm$\viterbi_core_inst.tb_core.state$1657' from module            
`\tt_um_ashvin_viterbi'.                                                        
                                                                                
50. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~2 debug messages>                                                  
                                                                                
51. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~38 debug messages>                                                 
                                                                                
53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
54. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
55. Executing OPT_DFF pass (perform DFF optimizations).                         
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1534 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1293_Y, Q =                        
\viterbi_core_inst.tb_core.decoded_bit_reg, rval = 1'0).                        
Adding EN signal on $auto$ff.cc:266:slice$1691 ($sdff) from module              
tt_um_ashvin_viterbi (D = \viterbi_core_inst.tb_core.tb_surv_bit, Q =           
\viterbi_core_inst.tb_core.decoded_bit_reg).                                    
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1533 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1298_Y, Q =                        
\viterbi_core_inst.tb_core.traceback_active, rval = 1'0).                       
Adding EN signal on $auto$ff.cc:266:slice$1695 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$1298_Y, Q
= \viterbi_core_inst.tb_core.traceback_active).                                 
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1532 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1310_Y, Q =                        
\viterbi_core_inst.tb_core.current_state, rval = 4'0000).                       
Adding EN signal on $auto$ff.cc:266:slice$1703 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$1310_Y, Q
= \viterbi_core_inst.tb_core.current_state).                                    
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1531 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1319_Y, Q =                        
\viterbi_core_inst.tb_core.tb_count, rval = 5'00000).                           
Adding EN signal on $auto$ff.cc:266:slice$1711 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$1319_Y, Q
= \viterbi_core_inst.tb_core.tb_count).                                         
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1530 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1332_Y, Q =                        
\viterbi_core_inst.tb_core.tb_state, rval = 4'0000).                            
Adding EN signal on $auto$ff.cc:266:slice$1719 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$1332_Y, Q
= \viterbi_core_inst.tb_core.tb_state).                                         
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1529 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1341_Y, Q =                        
\viterbi_core_inst.tb_core.tb_time, rval = 5'00000).                            
Adding EN signal on $auto$ff.cc:266:slice$1727 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$1341_Y, Q
= \viterbi_core_inst.tb_core.tb_time).                                          
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1527 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1361_Y, Q =                        
\viterbi_core_inst.tb_core.dec_bit, rval = 1'0).                                
Adding EN signal on $auto$ff.cc:266:slice$1735 ($sdff) from module              
tt_um_ashvin_viterbi (D = \viterbi_core_inst.tb_core.decoded_bit_reg, Q =       
\viterbi_core_inst.tb_core.dec_bit).                                            
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1526 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1366_Y, Q =                        
\viterbi_core_inst.tb_core.dec_bit_valid, rval = 1'0).                          
Adding EN signal on $auto$ff.cc:266:slice$1737 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$1366_Y, Q
= \viterbi_core_inst.tb_core.dec_bit_valid).                                    
Adding SRST signal on $flatten\viterbi_core_inst.\surv_mem.$procdff$1512 ($dff) 
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\surv_mem.$procmux$1285_Y, Q =                       
\viterbi_core_inst.surv_mem.wr_ptr, rval = 5'00000).                            
Adding EN signal on $auto$ff.cc:266:slice$1741 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\surv_mem.$procmux$1283_Y, 
Q = \viterbi_core_inst.surv_mem.wr_ptr).                                        
Adding SRST signal on $flatten\viterbi_core_inst.\pm_buffer.$procdff$1440 ($dff)
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1213_Y, Q =                      
\viterbi_core_inst.pm_buffer.prev_A, rval = 1'1).                               
Adding EN signal on $auto$ff.cc:266:slice$1743 ($sdff) from module              
tt_um_ashvin_viterbi (D =                                                       
$flatten\viterbi_core_inst.\pm_buffer.$not$/home/ashvin/Documents/viterbi-decode
r/src/pm_bank.v:76$404_Y, Q = \viterbi_core_inst.pm_buffer.prev_A).             
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1567 ($adff) from module
tt_um_ashvin_viterbi (D = \viterbi_core_inst.state_next, Q =                    
\viterbi_core_inst.state).                                                      
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1564 ($adff) from module
tt_um_ashvin_viterbi (D = \ui_in [2:1], Q = \viterbi_core_inst.rx_sym_q).       
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1561 ($adff) from module
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.$0\sweep_idx[3:0], Q =     
\viterbi_core_inst.sweep_idx).                                                  
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1552 ($adff) from module
tt_um_ashvin_viterbi (D =                                                       
$flatten\viterbi_core_inst.$0$lookahead\surv_row$21[15:0]$24, Q =               
\viterbi_core_inst.surv_row).                                                   
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1549 ($adff) from module
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.$0\best_state[3:0], Q =    
\viterbi_core_inst.best_state).                                                 
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1546 ($adff) from module
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.$0\best_metric[5:0], Q =   
\viterbi_core_inst.best_metric).                                                
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1543 ($adff) from module
tt_um_ashvin_viterbi (D = \viterbi_core_inst.best_state, Q =                    
\viterbi_core_inst.s_end_state).                                                
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1537 ($adff) from module
tt_um_ashvin_viterbi (D = 1'0, Q = \viterbi_core_inst.init_pending).            
                                                                                
56. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 18 unused cells and 26 unused wires.                                    
<suppressed ~19 debug messages>                                                 
                                                                                
57. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~10 debug messages>                                                 
                                                                                
58. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~32 debug messages>                                                 
                                                                                
60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
61. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~48 debug messages>                                                 
Removed a total of 16 cells.                                                    
                                                                                
62. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
63. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 15 unused wires.                                     
<suppressed ~1 debug messages>                                                  
                                                                                
64. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
65. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~29 debug messages>                                                 
                                                                                
67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
68. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
69. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
70. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
71. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
72. Executing WREDUCE pass (reducing word size of cells).                       
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1568 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1569 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1570 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1571 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1572 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1573 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1574 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1575 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1576 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1577 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1578 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1579 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1580 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1581 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1582 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1583 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1584 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1585 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1586 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1587 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1588 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1589 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1590 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1591 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1592 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1593 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1594 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1595 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1596 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1597 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1598 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1599 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1600 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1601 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1602 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1603 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1604 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1605 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1606 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1607 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1608 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1609 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1610 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1611 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1612 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1613 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1614 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1615 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1616 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1617 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1618 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1619 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1620 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1621 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1622 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1623 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1624 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1625 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1626 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1627 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1628 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1629 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1630 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1631 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1634 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1635 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1636 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1637 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1638 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1639 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1640 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1641 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1642 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1643 (viterbi_core_inst.surv_mem.mem).                              
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$fsm_map.cc:77:implement_pattern_cache$1670 ($eq).    
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$opt_dff.cc:195:make_patterns_logic$1747 ($ne).       
Removed top 1 bits (of 3) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$opt_dff.cc:195:make_patterns_logic$1757 ($ne).       
Removed top 2 bits (of 3) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$opt_dff.cc:195:make_patterns_logic$1767 ($ne).       
Removed top 31 bits (of 32) from port B of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:60$54 ($sub).                              
Removed top 26 bits (of 32) from port Y of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:60$54 ($sub).                              
Removed top 27 bits (of 32) from mux cell                                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$ternary$/home/ashvin/D
ocuments/viterbi-decoder/src/traceback.v:60$55 ($mux).                          
Removed top 31 bits (of 32) from port B of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:90$64 ($sub).                              
Removed top 26 bits (of 32) from port Y of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:90$64 ($sub).                              
Removed top 27 bits (of 32) from mux cell                                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$ternary$/home/ashvin/D
ocuments/viterbi-decoder/src/traceback.v:90$65 ($mux).                          
Removed top 31 bits (of 32) from port B of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:92$66 ($add).                              
Removed top 27 bits (of 32) from port Y of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:92$66 ($add).                              
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$fsm_map.cc:77:implement_pattern_cache$1675 ($eq).    
Removed top 31 bits (of 32) from port B of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Docu
ments/viterbi-decoder/src/survivor_mem.v:41$111 ($add).                         
Removed top 27 bits (of 32) from port Y of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Docu
ments/viterbi-decoder/src/survivor_mem.v:41$111 ($add).                         
Removed top 4 bits (of 6) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents
/viterbi-decoder/src/acs_core.v:17$406 ($add).                                  
Removed top 1 bits (of 2) from port A of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\branch_metric_hd.\ham0.$add$/ho
me/ashvin/Documents/viterbi-decoder/src/ham2.v:8$415 ($add).                    
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\branch_metric_hd.\ham0.$add$/ho
me/ashvin/Documents/viterbi-decoder/src/ham2.v:8$415 ($add).                    
Removed top 1 bits (of 2) from port A of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\branch_metric_hd.\ham1.$add$/ho
me/ashvin/Documents/viterbi-decoder/src/ham2.v:8$415 ($add).                    
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\branch_metric_hd.\ham1.$add$/ho
me/ashvin/Documents/viterbi-decoder/src/ham2.v:8$415 ($add).                    
Removed top 4 bits (of 6) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents
/viterbi-decoder/src/acs_core.v:16$405 ($add).                                  
Converting cell                                                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/vite
rbi-decoder/src/viterbi_core.v:0$32 ($neg) from signed to unsigned.             
Removed top 1 bits (of 5) from port A of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/vite
rbi-decoder/src/viterbi_core.v:0$32 ($neg).                                     
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.$eq$/home/ashvin/Documents/viter
bi-decoder/src/viterbi_core.v:126$18 ($eq).                                     
Removed top 1 bits (of 6) from port Y of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:60$54 ($sub).                              
Removed top 1 bits (of 6) from port Y of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:90$64 ($sub).                              
Removed top 27 bits (of 32) from wire                                           
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Docu
ments/viterbi-decoder/src/survivor_mem.v:41$111_Y.                              
Removed top 27 bits (of 32) from wire                                           
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:92$66_Y.                                   
Removed top 27 bits (of 32) from wire                                           
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:60$54_Y.                                   
Removed top 27 bits (of 32) from wire                                           
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:90$64_Y.                                   
                                                                                
73. Executing PEEPOPT pass (run peephole optimizers).                           
                                                                                
74. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 4 unused wires.                                      
<suppressed ~1 debug messages>                                                  
                                                                                
75. Executing ALUMACC pass (create $alu and $macc cells).                       
Extracting $alu and $macc cells in module tt_um_ashvin_viterbi:                 
creating $macc model for                                                        
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4 ($add).          
creating $macc model for                                                        
$flatten\viterbi_core_inst.$add$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:128$20 ($add).                                                        
creating $macc model for                                                        
$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:0$32 ($neg).                                                          
creating $macc model for                                                        
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:16$405 ($add).                                                       
creating $macc model for                                                        
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:17$406 ($add).                                                       
creating $macc model for                                                        
$flatten\viterbi_core_inst.\branch_metric_hd.\ham0.$add$/home/ashvin/Documents/v
iterbi-decoder/src/ham2.v:8$415 ($add).                                         
creating $macc model for                                                        
$flatten\viterbi_core_inst.\branch_metric_hd.\ham1.$add$/home/ashvin/Documents/v
iterbi-decoder/src/ham2.v:8$415 ($add).                                         
creating $macc model for                                                        
$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Documents/viterbi-decoder
/src/survivor_mem.v:41$111 ($add).                                              
creating $macc model for                                                        
$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:92$66 ($add).                                                   
creating $macc model for                                                        
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:60$54 ($sub).                                                   
creating $macc model for                                                        
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:90$64 ($sub).                                                   
merging $macc model for                                                         
$flatten\viterbi_core_inst.\branch_metric_hd.\ham1.$add$/home/ashvin/Documents/v
iterbi-decoder/src/ham2.v:8$415 into                                            
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:17$406.                                                              
merging $macc model for                                                         
$flatten\viterbi_core_inst.\branch_metric_hd.\ham0.$add$/home/ashvin/Documents/v
iterbi-decoder/src/ham2.v:8$415 into                                            
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:16$405.                                                              
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:92$66.                                                          
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Documents/viterbi-decoder
/src/survivor_mem.v:41$111.                                                     
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:60$54.                                                          
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:90$64.                                                          
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:17$406.                                                              
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:16$405.                                                              
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:0$32.                                                                 
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.$add$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:128$20.                                                               
creating $alu model for $macc                                                   
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.                 
creating $alu model for                                                         
$flatten\viterbi_core_inst.$lt$/home/ashvin/Documents/viterbi-decoder/src/viterb
i_core.v:153$41 ($lt): new $alu                                                 
creating $alu model for                                                         
$flatten\viterbi_core_inst.\acs.$lt$/home/ashvin/Documents/viterbi-decoder/src/a
cs_core.v:19$407 ($lt): new $alu                                                
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\acs.$lt$/home/ashvin/Documents/viterbi-decoder/src/a
cs_core.v:19$407: $auto$alumacc.cc:485:replace_alu$1785                         
creating $alu cell for                                                          
$flatten\viterbi_core_inst.$lt$/home/ashvin/Documents/viterbi-decoder/src/viterb
i_core.v:153$41: $auto$alumacc.cc:485:replace_alu$1796                          
creating $alu cell for                                                          
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4:                 
$auto$alumacc.cc:485:replace_alu$1807                                           
creating $alu cell for                                                          
$flatten\viterbi_core_inst.$add$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:128$20: $auto$alumacc.cc:485:replace_alu$1810                         
creating $alu cell for                                                          
$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:0$32: $auto$alumacc.cc:485:replace_alu$1813                           
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:16$405: $auto$alumacc.cc:485:replace_alu$1816                        
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:17$406: $auto$alumacc.cc:485:replace_alu$1819                        
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:90$64: $auto$alumacc.cc:485:replace_alu$1822                    
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:60$54: $auto$alumacc.cc:485:replace_alu$1825                    
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Documents/viterbi-decoder
/src/survivor_mem.v:41$111: $auto$alumacc.cc:485:replace_alu$1828               
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:92$66: $auto$alumacc.cc:485:replace_alu$1831                    
created 11 $alu and 0 $macc cells.                                              
                                                                                
76. Executing SHARE pass (SAT-based resource sharing).                          
Found 4 cells in module tt_um_ashvin_viterbi that may be considered for resource
sharing.                                                                        
Analyzing resource sharing options for                                          
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:34$186 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
Found 1 candidates:                                                             
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:33$185                                                 
Analyzing resource sharing with                                                 
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:33$185 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
Forbidden control signals for this pair of cells: {                             
$flatten\viterbi_core_inst.$lt$/home/ashvin/Documents/viterbi-decoder/src/viterb
i_core.v:153$41_Y \viterbi_core_inst.acs.surv }                                 
Activation pattern for cell                                                     
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:34$186: \viterbi_core_inst.pm_buffer.prev_A = 1'0      
Activation pattern for cell                                                     
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:33$185: \viterbi_core_inst.pm_buffer.prev_A = 1'0      
Size of SAT problem: 0 cells, 5 variables, 9 clauses                            
According to the SAT solver this pair of cells can not be shared.               
Model from SAT solver: \viterbi_core_inst.pm_buffer.prev_A = 1'0                
Analyzing resource sharing options for                                          
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:33$185 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
No candidates found.                                                            
Analyzing resource sharing options for                                          
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:31$184 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
Found 1 candidates:                                                             
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:30$183                                                 
Analyzing resource sharing with                                                 
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:30$183 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
Forbidden control signals for this pair of cells: {                             
$flatten\viterbi_core_inst.$lt$/home/ashvin/Documents/viterbi-decoder/src/viterb
i_core.v:153$41_Y \viterbi_core_inst.acs.surv }                                 
Activation pattern for cell                                                     
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:31$184: \viterbi_core_inst.pm_buffer.prev_A = 1'1      
Activation pattern for cell                                                     
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:30$183: \viterbi_core_inst.pm_buffer.prev_A = 1'1      
Size of SAT problem: 0 cells, 5 variables, 9 clauses                            
According to the SAT solver this pair of cells can not be shared.               
Model from SAT solver: \viterbi_core_inst.pm_buffer.prev_A = 1'1                
Analyzing resource sharing options for                                          
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:30$183 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
No candidates found.                                                            
                                                                                
77. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
<suppressed ~3 debug messages>                                                  
                                                                                
78. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
79. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~29 debug messages>                                                 
                                                                                
80. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
81. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
82. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
83. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 2 unused cells and 12 unused wires.                                     
<suppressed ~13 debug messages>                                                 
                                                                                
84. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
                                                                                
85. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~29 debug messages>                                                 
                                                                                
87. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
88. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
89. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
90. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
91. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
                                                                                
92. Executing MEMORY pass.                                                      
                                                                                
92.1. Executing OPT_MEM pass (optimize memories).                               
Performed a total of 0 transformations.                                         
                                                                                
92.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write        
priority relations).                                                            
Performed a total of 525 transformations.                                       
                                                                                
92.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback    
paths).                                                                         
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 0.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 1.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 2.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 3.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 4.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 5.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 6.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 7.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 8.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 9.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 10. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 11. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 12. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 13. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 14. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 15. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 16. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 17. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 18. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 19. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 20. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 21. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 22. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 23. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 24. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 25. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 26. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 27. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 28. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 29. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 30. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 31. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 32. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 0.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 1.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 2.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 3.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 4.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 5.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 6.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 7.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 8.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 9.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 10. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 11. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 12. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 13. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 14. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 15. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 16. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 17. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 18. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 19. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 20. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 21. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 22. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 23. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 24. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 25. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 26. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 27. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 28. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 29. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 30. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 31. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 32. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 0.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 1.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 2.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 3.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 4.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 5.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 6.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 7.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 8.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 9.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 10.    
                                                                                
92.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                
                                                                                
92.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                 
Checking read port `\viterbi_core_inst.pm_buffer.bank0'[0] in module            
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port `\viterbi_core_inst.pm_buffer.bank0'[1] in module            
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port `\viterbi_core_inst.pm_buffer.bank1'[0] in module            
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port `\viterbi_core_inst.pm_buffer.bank1'[1] in module            
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port `\viterbi_core_inst.surv_mem.mem'[0] in module               
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port address `\viterbi_core_inst.pm_buffer.bank0'[0] in module    
`\tt_um_ashvin_viterbi': address FF has async set and/or reset, not supported.  
Checking read port address `\viterbi_core_inst.pm_buffer.bank0'[1] in module    
`\tt_um_ashvin_viterbi': address FF has async set and/or reset, not supported.  
Checking read port address `\viterbi_core_inst.pm_buffer.bank1'[0] in module    
`\tt_um_ashvin_viterbi': address FF has async set and/or reset, not supported.  
Checking read port address `\viterbi_core_inst.pm_buffer.bank1'[1] in module    
`\tt_um_ashvin_viterbi': address FF has async set and/or reset, not supported.  
Checking read port address `\viterbi_core_inst.surv_mem.mem'[0] in module       
`\tt_um_ashvin_viterbi': merged address FF to cell.                             
                                                                                
92.6. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
92.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).          
Consolidating read ports of memory                                              
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 by address:              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 by address:              
Merging ports 0, 1 (address 4'0000).                                            
Merging ports 0, 2 (address 4'0000).                                            
Merging ports 0, 3 (address 4'0000).                                            
Merging ports 0, 4 (address 4'0000).                                            
Merging ports 0, 5 (address 4'0000).                                            
Merging ports 0, 6 (address 4'0000).                                            
Merging ports 0, 7 (address 4'0000).                                            
Merging ports 0, 8 (address 4'0000).                                            
Merging ports 9, 24 (address 4'1001).                                           
Merging ports 9, 25 (address 4'1000).                                           
Merging ports 9, 26 (address 4'1000).                                           
Merging ports 9, 27 (address 4'1000).                                           
Merging ports 9, 28 (address 4'1000).                                           
Merging ports 9, 29 (address 4'1000).                                           
Merging ports 9, 30 (address 4'1000).                                           
Merging ports 9, 31 (address 4'1000).                                           
Merging ports 10, 11 (address 4'1010).                                          
Merging ports 12, 13 (address 4'1100).                                          
Merging ports 12, 14 (address 4'1100).                                          
Merging ports 12, 15 (address 4'1100).                                          
Merging ports 16, 17 (address 4'0000).                                          
Merging ports 16, 18 (address 4'0000).                                          
Merging ports 16, 19 (address 4'0000).                                          
Merging ports 16, 20 (address 4'0000).                                          
Merging ports 16, 21 (address 4'0000).                                          
Merging ports 16, 22 (address 4'0000).                                          
Merging ports 16, 23 (address 4'0000).                                          
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 by address:              
Merging ports 1, 2 (address 4'1000).                                            
Merging ports 1, 3 (address 4'1000).                                            
Merging ports 1, 4 (address 4'1000).                                            
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 by address:              
Consolidating read ports of memory                                              
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 by address:              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 by address:              
Merging ports 0, 1 (address 4'0000).                                            
Merging ports 0, 2 (address 4'0000).                                            
Merging ports 0, 3 (address 4'0000).                                            
Merging ports 0, 4 (address 4'0000).                                            
Merging ports 0, 5 (address 4'0000).                                            
Merging ports 0, 6 (address 4'0000).                                            
Merging ports 0, 7 (address 4'0000).                                            
Merging ports 0, 8 (address 4'0000).                                            
Merging ports 9, 24 (address 4'1001).                                           
Merging ports 9, 25 (address 4'1000).                                           
Merging ports 9, 26 (address 4'1000).                                           
Merging ports 9, 27 (address 4'1000).                                           
Merging ports 9, 28 (address 4'1000).                                           
Merging ports 9, 29 (address 4'1000).                                           
Merging ports 9, 30 (address 4'1000).                                           
Merging ports 9, 31 (address 4'1000).                                           
Merging ports 10, 11 (address 4'1010).                                          
Merging ports 12, 13 (address 4'1100).                                          
Merging ports 12, 14 (address 4'1100).                                          
Merging ports 12, 15 (address 4'1100).                                          
Merging ports 16, 17 (address 4'0000).                                          
Merging ports 16, 18 (address 4'0000).                                          
Merging ports 16, 19 (address 4'0000).                                          
Merging ports 16, 20 (address 4'0000).                                          
Merging ports 16, 21 (address 4'0000).                                          
Merging ports 16, 22 (address 4'0000).                                          
Merging ports 16, 23 (address 4'0000).                                          
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 by address:              
Merging ports 1, 2 (address 4'1000).                                            
Merging ports 1, 3 (address 4'1000).                                            
Merging ports 1, 4 (address 4'1000).                                            
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 by address:              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem by address:                 
Merging ports 0, 1 (address 5'00000).                                           
Merging ports 0, 2 (address 5'00000).                                           
Merging ports 0, 3 (address 5'00000).                                           
Merging ports 0, 4 (address 5'00000).                                           
Merging ports 0, 5 (address 5'00000).                                           
Merging ports 0, 6 (address 5'00000).                                           
Merging ports 0, 7 (address 5'00000).                                           
Merging ports 0, 8 (address 5'00000).                                           
Merging ports 0, 9 (address 5'00000).                                           
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem by address:                 
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 using sat-based resource 
sharing:                                                                        
Checking group clocked with posedge \clk, width 96: ports 0, 1.                 
Common input cone for all EN signals: 7 cells.                                  
Size of unconstrained SAT problem: 44 variables, 105 clauses                    
According to SAT solver sharing of port 0 with port 1 is not possible.          
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 using sat-based resource 
sharing:                                                                        
Checking group clocked with posedge \clk, width 96: ports 0, 1.                 
Common input cone for all EN signals: 7 cells.                                  
Size of unconstrained SAT problem: 44 variables, 105 clauses                    
According to SAT solver sharing of port 0 with port 1 is not possible.          
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem using sat-based resource    
sharing:                                                                        
                                                                                
92.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.                                         
                                                                                
92.9. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
92.10. Executing MEMORY_COLLECT pass (generating $mem cells).                   
                                                                                
93. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
94. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
<suppressed ~52 debug messages>                                                 
                                                                                
95. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~24 debug messages>                                                 
Removed a total of 8 cells.                                                     
                                                                                
96. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
97. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 41 unused wires.                                     
<suppressed ~1 debug messages>                                                  
                                                                                
98. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).    
Mapping memory \viterbi_core_inst.pm_buffer.bank0 in module                     
\tt_um_ashvin_viterbi:                                                          
created 16 $dff cells and 0 static cells of width 6.                            
read interface: 0 $dff and 30 $mux cells.                                       
write interface: 48 write mux blocks.                                           
Mapping memory \viterbi_core_inst.pm_buffer.bank1 in module                     
\tt_um_ashvin_viterbi:                                                          
created 16 $dff cells and 0 static cells of width 6.                            
read interface: 0 $dff and 30 $mux cells.                                       
write interface: 48 write mux blocks.                                           
Mapping memory \viterbi_core_inst.surv_mem.mem in module \tt_um_ashvin_viterbi: 
created 32 $dff cells and 0 static cells of width 16.                           
Extracted addr FF from read port 0 of                                           
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem:                            
$\viterbi_core_inst.surv_mem.mem$rdreg[0]                                       
read interface: 1 $dff and 31 $mux cells.                                       
write interface: 64 write mux blocks.                                           
                                                                                
99. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
<suppressed ~186 debug messages>                                                
                                                                                
100. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][7]$2371.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][7]$2371.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][6]$2368.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][6]$2368.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][5]$2365.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][5]$2365.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][4]$2362.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][4]$2362.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][2][3]$2347.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][2][3]$2347.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][2][2]$2344.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][2][2]$2344.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][1][1]$2335.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][1][1]$2335.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][3]$2314.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][3]$2314.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][2]$2311.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][2]$2311.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][1]$2308.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][1]$2308.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][0]$2305.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][0]$2305.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][2][1]$2296.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][2][1]$2296.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][2][0]$2293.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][2][0]$2293.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][1][0]$2287.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][1][0]$2287.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][7]$1991.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][7]$1991.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][6]$1988.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][6]$1988.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][5]$1985.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][5]$1985.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][4]$1982.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][4]$1982.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][2][3]$1967.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][2][3]$1967.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][2][2]$1964.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][2][2]$1964.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][1][1]$1955.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][1][1]$1955.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][3]$1934.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][3]$1934.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][2]$1931.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][2]$1931.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][1]$1928.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][1]$1928.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][0]$1925.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][0]$1925.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][2][1]$1916.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][2][1]$1916.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][2][0]$1913.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][2][0]$1913.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][1][0]$1907.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][1][0]$1907.                  
Removed 56 multiplexer ports.                                                   
<suppressed ~80 debug messages>                                                 
                                                                                
102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$auto$memory_share.cc:273:consolidate_wr_by_addr$1848:                          
Old ports: A=6'000000, B=6'111111, Y=$auto$rtlil.cc:2628:Mux$1849               
New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2628:Mux$1849 [0]                     
New connections: $auto$rtlil.cc:2628:Mux$1849 [5:1] = {                         
$auto$rtlil.cc:2628:Mux$1849 [0] $auto$rtlil.cc:2628:Mux$1849 [0]               
$auto$rtlil.cc:2628:Mux$1849 [0] $auto$rtlil.cc:2628:Mux$1849 [0]               
$auto$rtlil.cc:2628:Mux$1849 [0] }                                              
Consolidated identical input bits for $mux cell                                 
$auto$memory_share.cc:273:consolidate_wr_by_addr$1852:                          
Old ports: A=12'000000000000, B=12'111111111111, Y=$auto$rtlil.cc:2628:Mux$1853 
New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2628:Mux$1853 [0]                     
New connections: $auto$rtlil.cc:2628:Mux$1853 [11:1] = {                        
$auto$rtlil.cc:2628:Mux$1853 [0] $auto$rtlil.cc:2628:Mux$1853 [0]               
$auto$rtlil.cc:2628:Mux$1853 [0] $auto$rtlil.cc:2628:Mux$1853 [0]               
$auto$rtlil.cc:2628:Mux$1853 [0] $auto$rtlil.cc:2628:Mux$1853 [0]               
$auto$rtlil.cc:2628:Mux$1853 [0] $auto$rtlil.cc:2628:Mux$1853 [0]               
$auto$rtlil.cc:2628:Mux$1853 [0] $auto$rtlil.cc:2628:Mux$1853 [0]               
$auto$rtlil.cc:2628:Mux$1853 [0] }                                              
Consolidated identical input bits for $mux cell                                 
$auto$memory_share.cc:273:consolidate_wr_by_addr$1856:                          
Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111,        
Y=$auto$rtlil.cc:2628:Mux$1857                                                  
New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2628:Mux$1857 [0]                     
New connections: $auto$rtlil.cc:2628:Mux$1857 [23:1] = {                        
$auto$rtlil.cc:2628:Mux$1857 [0] $auto$rtlil.cc:2628:Mux$1857 [0]               
$auto$rtlil.cc:2628:Mux$1857 [0] $auto$rtlil.cc:2628:Mux$1857 [0]               
$auto$rtlil.cc:2628:Mux$1857 [0] $auto$rtlil.cc:2628:Mux$1857 [0]               
$auto$rtlil.cc:2628:Mux$1857 [0] $auto$rtlil.cc:2628:Mux$1857 [0]               
$auto$rtlil.cc:2628:Mux$1857 [0] $auto$rtlil.cc:2628:Mux$1857 [0]               
$auto$rtlil.cc:2628:Mux$1857 [0] $auto$rtlil.cc:2628:Mux$1857 [0]               
$auto$rtlil.cc:2628:Mux$1857 [0] $auto$rtlil.cc:2628:Mux$1857 [0]               
$auto$rtlil.cc:2628:Mux$1857 [0] $auto$rtlil.cc:2628:Mux$1857 [0]               
$auto$rtlil.cc:2628:Mux$1857 [0] $auto$rtlil.cc:2628:Mux$1857 [0]               
$auto$rtlil.cc:2628:Mux$1857 [0] $auto$rtlil.cc:2628:Mux$1857 [0]               
$auto$rtlil.cc:2628:Mux$1857 [0] $auto$rtlil.cc:2628:Mux$1857 [0]               
$auto$rtlil.cc:2628:Mux$1857 [0] }                                              
Consolidated identical input bits for $mux cell                                 
$auto$memory_share.cc:273:consolidate_wr_by_addr$1860:                          
Old ports: A=6'000000, B=6'111111, Y=$auto$rtlil.cc:2628:Mux$1861               
New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2628:Mux$1861 [0]                     
New connections: $auto$rtlil.cc:2628:Mux$1861 [5:1] = {                         
$auto$rtlil.cc:2628:Mux$1861 [0] $auto$rtlil.cc:2628:Mux$1861 [0]               
$auto$rtlil.cc:2628:Mux$1861 [0] $auto$rtlil.cc:2628:Mux$1861 [0]               
$auto$rtlil.cc:2628:Mux$1861 [0] }                                              
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\tb_core.$procmux$1308:                              
Old ports: A={ 1'0 \viterbi_core_inst.tb_core.current_state [3:1] }, B={ 1'1    
\viterbi_core_inst.tb_core.current_state [3:1] },                               
Y=$flatten\viterbi_core_inst.\tb_core.$procmux$1308_Y                           
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\tb_core.$procmux$1308_Y  
[3]                                                                             
New connections: $flatten\viterbi_core_inst.\tb_core.$procmux$1308_Y [2:0] =    
\viterbi_core_inst.tb_core.current_state [3:1]                                  
New ctrl vector for $pmux cell                                                  
$flatten\viterbi_core_inst.\tb_core.$procmux$1319:                              
\viterbi_core_inst.tb_core.state [1]                                            
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 6 changes.                                                 
                                                                                
103. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~3 debug messages>                                                  
Removed a total of 1 cells.                                                     
                                                                                
104. Executing OPT_SHARE pass.                                                  
                                                                                
105. Executing OPT_DFF pass (perform DFF optimizations).                        
Adding SRST signal on $\viterbi_core_inst.surv_mem.mem$rdreg[0] ($dff) from     
module tt_um_ashvin_viterbi (D = $auto$rtlil.cc:2628:Mux$1845, Q =              
$\viterbi_core_inst.surv_mem.mem$rdreg[0]$q, rval = 5'00000).                   
                                                                                
106. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 1 unused cells and 338 unused wires.                                    
<suppressed ~2 debug messages>                                                  
                                                                                
107. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
<suppressed ~4 debug messages>                                                  
                                                                                
108. Rerunning OPT passes. (Maybe there is more to do…)                         
                                                                                
109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~78 debug messages>                                                 
                                                                                
110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
111. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
112. Executing OPT_SHARE pass.                                                  
                                                                                
113. Executing OPT_DFF pass (perform DFF optimizations).                        
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[9]$2584 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[9][1][0]$y$2860, Q =               
\viterbi_core_inst.surv_mem.mem[9]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[8]$2582 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[8][1][0]$y$2850, Q =               
\viterbi_core_inst.surv_mem.mem[8]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[7]$2580 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[7][1][0]$y$2834, Q =               
\viterbi_core_inst.surv_mem.mem[7]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[6]$2578 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[6][1][0]$y$2824, Q =               
\viterbi_core_inst.surv_mem.mem[6]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[5]$2576 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[5][1][0]$y$2814, Q =               
\viterbi_core_inst.surv_mem.mem[5]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[4]$2574 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[4][1][0]$y$2804, Q =               
\viterbi_core_inst.surv_mem.mem[4]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[3]$2572 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[3][1][0]$y$2790, Q =               
\viterbi_core_inst.surv_mem.mem[3]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[31]$2628 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[31]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[30]$2626 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[30]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[2]$2570 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[2][1][0]$y$2778, Q =               
\viterbi_core_inst.surv_mem.mem[2]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[29]$2624 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[29]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[28]$2622 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[28]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[27]$2620 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[27]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[26]$2618 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[26]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[25]$2616 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[25]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[24]$2614 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[24]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[23]$2612 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[23]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[22]$2610 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[22]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[21]$2608 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[21]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[20]$2606 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[20]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[1]$2568 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[1][1][0]$y$2764, Q =               
\viterbi_core_inst.surv_mem.mem[1]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[19]$2604 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[19]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[18]$2602 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[18]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[17]$2600 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[17]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[16]$2598 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[16]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[15]$2596 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[15]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[14]$2594 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[14]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[13]$2592 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[13]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[12]$2590 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[12]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[11]$2588 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[11]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[10]$2586 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[10]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[0]$2566 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[0][1][0]$y$2750, Q =               
\viterbi_core_inst.surv_mem.mem[0]).                                            
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[9]$2270 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[9][2][0]$y$2493, Q =            
\viterbi_core_inst.pm_buffer.bank1[9]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[8]$2268 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][2][0]$y$2481, Q =            
\viterbi_core_inst.pm_buffer.bank1[8]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[7]$2266 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][2][0]$y$2469, Q =            
\viterbi_core_inst.pm_buffer.bank1[7]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[6]$2264 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][2][0]$y$2457, Q =            
\viterbi_core_inst.pm_buffer.bank1[6]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[5]$2262 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][2][0]$y$2445, Q =            
\viterbi_core_inst.pm_buffer.bank1[5]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[4]$2260 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][2][0]$y$2433, Q =            
\viterbi_core_inst.pm_buffer.bank1[4]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[3]$2258 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][2][0]$y$2421, Q =            
\viterbi_core_inst.pm_buffer.bank1[3]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[2]$2256 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][2][0]$y$2409, Q =            
\viterbi_core_inst.pm_buffer.bank1[2]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[1]$2254 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][2][0]$y$2397, Q =            
\viterbi_core_inst.pm_buffer.bank1[1]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[15]$2282 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[15][2][0]$y$2565, Q =           
\viterbi_core_inst.pm_buffer.bank1[15]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[14]$2280 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[14][2][0]$y$2553, Q =           
\viterbi_core_inst.pm_buffer.bank1[14]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[13]$2278 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[13][2][0]$y$2541, Q =           
\viterbi_core_inst.pm_buffer.bank1[13]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[12]$2276 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[12][2][0]$y$2529, Q =           
\viterbi_core_inst.pm_buffer.bank1[12]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[11]$2274 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[11][2][0]$y$2517, Q =           
\viterbi_core_inst.pm_buffer.bank1[11]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[10]$2272 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[10][2][0]$y$2505, Q =           
\viterbi_core_inst.pm_buffer.bank1[10]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[0]$2252 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[0][2][0]$y$2385, Q =            
\viterbi_core_inst.pm_buffer.bank1[0]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[9]$1890 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[9][2][0]$y$2165, Q =            
\viterbi_core_inst.pm_buffer.bank0[9]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[8]$1888 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][2][0]$y$2151, Q =            
\viterbi_core_inst.pm_buffer.bank0[8]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[7]$1886 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][2][0]$y$2133, Q =            
\viterbi_core_inst.pm_buffer.bank0[7]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[6]$1884 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][2][0]$y$2119, Q =            
\viterbi_core_inst.pm_buffer.bank0[6]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[5]$1882 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][2][0]$y$2105, Q =            
\viterbi_core_inst.pm_buffer.bank0[5]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[4]$1880 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][2][0]$y$2091, Q =            
\viterbi_core_inst.pm_buffer.bank0[4]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[3]$1878 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][2][0]$y$2073, Q =            
\viterbi_core_inst.pm_buffer.bank0[3]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[2]$1876 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][2][0]$y$2057, Q =            
\viterbi_core_inst.pm_buffer.bank0[2]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[1]$1874 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][2][0]$y$2039, Q =            
\viterbi_core_inst.pm_buffer.bank0[1]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[15]$1902 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[15][2][0]$y$2251, Q =           
\viterbi_core_inst.pm_buffer.bank0[15]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[14]$1900 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[14][2][0]$y$2237, Q =           
\viterbi_core_inst.pm_buffer.bank0[14]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[13]$1898 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[13][2][0]$y$2223, Q =           
\viterbi_core_inst.pm_buffer.bank0[13]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[12]$1896 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[12][2][0]$y$2209, Q =           
\viterbi_core_inst.pm_buffer.bank0[12]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[11]$1894 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[11][2][0]$y$2193, Q =           
\viterbi_core_inst.pm_buffer.bank0[11]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[10]$1892 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[10][2][0]$y$2179, Q =           
\viterbi_core_inst.pm_buffer.bank0[10]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[0]$1872 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[0][2][0]$y$2021, Q =            
\viterbi_core_inst.pm_buffer.bank0[0]).                                         
                                                                                
114. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 22 unused cells and 26 unused wires.                                    
<suppressed ~23 debug messages>                                                 
                                                                                
115. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
<suppressed ~58 debug messages>                                                 
                                                                                
116. Rerunning OPT passes. (Maybe there is more to do…)                         
                                                                                
117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~56 debug messages>                                                 
                                                                                
118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$2028:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2029               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2029 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2029
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2029 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2029 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2029 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2029 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2029 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$2046:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2047               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2047 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2047
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2047 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2047 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2047 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2047 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2047 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$2064:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2065               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2065 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2065
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2065 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2065 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2065 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2065 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2065 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$2080:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2081               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2081 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2081
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2081 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2081 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2081 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2081 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2081 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$2098:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2099               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2099 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2099
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2099 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2099 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2099 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2099 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2099 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$2112:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2113               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2113 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2113
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2113 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2113 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2113 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2113 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2113 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$2126:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2127               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2127 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2127
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2127 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2127 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2127 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2127 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2127 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$2140:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2141               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2141 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2141
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2141 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2141 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2141 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2141 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2141 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$2392:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2393               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2393 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2393
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2393 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2393 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2393 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2393 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2393 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$2404:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2405               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2405 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2405
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2405 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2405 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2405 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2405 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2405 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$2416:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2417               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2417 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2417
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2417 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2417 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2417 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2417 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2417 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$2428:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2429               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2429 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2429
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2429 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2429 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2429 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2429 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2429 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$2440:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2441               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2441 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2441
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2441 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2441 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2441 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2441 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2441 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$2452:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2453               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2453 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2453
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2453 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2453 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2453 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2453 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2453 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$2464:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2465               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2465 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2465
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2465 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2465 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2465 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2465 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2465 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$2476:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2477               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2477 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2477
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2477 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2477 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2477 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2477 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2477 [0] }           
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 16 changes.                                                
                                                                                
119. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~42 debug messages>                                                 
Removed a total of 14 cells.                                                    
                                                                                
120. Executing OPT_SHARE pass.                                                  
                                                                                
121. Executing OPT_DFF pass (perform DFF optimizations).                        
Adding SRST signal on $auto$ff.cc:266:slice$3136 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[1], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3100 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[9], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3103 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[8], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3106 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[7], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3109 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[6], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3112 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[5], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3118 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[3], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3115 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[4], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3123 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[2], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3245 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.pm_buffer.wr_pm, Q =               
\viterbi_core_inst.pm_buffer.bank0[0], rval = 6'000000).                        
Adding SRST signal on $auto$ff.cc:266:slice$3197 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.pm_buffer.wr_pm, Q =               
\viterbi_core_inst.pm_buffer.bank1[0], rval = 6'000000).                        
Adding SRST signal on $auto$ff.cc:266:slice$3149 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[0], rval = 16'0000000000000000).                
                                                                                
122. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 12 unused cells and 70 unused wires.                                    
<suppressed ~13 debug messages>                                                 
                                                                                
123. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
<suppressed ~2 debug messages>                                                  
                                                                                
124. Rerunning OPT passes. (Maybe there is more to do…)                         
                                                                                
125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~44 debug messages>                                                 
                                                                                
126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
127. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
128. Executing OPT_SHARE pass.                                                  
                                                                                
129. Executing OPT_DFF pass (perform DFF optimizations).                        
                                                                                
130. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 2 unused wires.                                      
<suppressed ~1 debug messages>                                                  
                                                                                
131. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
                                                                                
132. Rerunning OPT passes. (Maybe there is more to do…)                         
                                                                                
133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~44 debug messages>                                                 
                                                                                
134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
135. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
136. Executing OPT_SHARE pass.                                                  
                                                                                
137. Executing OPT_DFF pass (perform DFF optimizations).                        
                                                                                
138. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
139. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
                                                                                
140. Executing TECHMAP pass (map to technology primitives).                     
                                                                                
140.1. Executing Verilog-2005 frontend:                                         
/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v  
Parsing Verilog input from                                                      
`/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v'
to AST representation.                                                          
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.           
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.         
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.          
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.        
Generating RTLIL representation for module `\_90_simplemap_various'.            
Generating RTLIL representation for module `\_90_simplemap_registers'.          
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.  
Generating RTLIL representation for module `\_90_shift_shiftx'.                 
Generating RTLIL representation for module `\_90_fa'.                           
Generating RTLIL representation for module `\_90_lcu_brent_kung'.               
Generating RTLIL representation for module `\_90_alu'.                          
Generating RTLIL representation for module `\_90_macc'.                         
Generating RTLIL representation for module `\_90_alumacc'.                      
Generating RTLIL representation for module `\$__div_mod_u'.                     
Generating RTLIL representation for module `\$__div_mod_trunc'.                 
Generating RTLIL representation for module `\_90_div'.                          
Generating RTLIL representation for module `\_90_mod'.                          
Generating RTLIL representation for module `\$__div_mod_floor'.                 
Generating RTLIL representation for module `\_90_divfloor'.                     
Generating RTLIL representation for module `\_90_modfloor'.                     
Generating RTLIL representation for module `\_90_pow'.                          
Generating RTLIL representation for module `\_90_pmux'.                         
Generating RTLIL representation for module `\_90_demux'.                        
Generating RTLIL representation for module `\_90_lut'.                          
Successfully finished Verilog frontend.                                         
                                                                                
140.2. Continuing TECHMAP pass.                                                 
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for    
cells of type $alu.                                                             
Using extmapper simplemap for cells of type $dff.                               
Using extmapper simplemap for cells of type $and.                               
Using extmapper simplemap for cells of type $not.                               
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for    
cells of type $alu.                                                             
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for    
cells of type $alu.                                                             
Using extmapper simplemap for cells of type $dffe.                              
Using extmapper simplemap for cells of type $mux.                               
Using extmapper simplemap for cells of type $eq.                                
Using extmapper simplemap for cells of type $ne.                                
Using extmapper simplemap for cells of type $or.                                
Using extmapper simplemap for cells of type $reduce_and.                        
Using extmapper simplemap for cells of type $reduce_bool.                       
Using extmapper simplemap for cells of type $sdffce.                            
Using extmapper simplemap for cells of type $reduce_or.                         
Using extmapper simplemap for cells of type $logic_and.                         
Using extmapper simplemap for cells of type $logic_not.                         
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for    
cells of type $alu.                                                             
Using extmapper simplemap for cells of type $sdffe.                             
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for    
cells of type $alu.                                                             
Using extmapper simplemap for cells of type $adffe.                             
Using template                                                                  
$paramod$constmap:446553370afc6c2aa6cc0b8f657b7f64b237ff7c$paramod$962bb79c2a50a
422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.         
Using extmapper simplemap for cells of type $sdff.                              
Using extmapper simplemap for cells of type $xor.                               
Using extmapper simplemap for cells of type $reduce_xor.                        
Using extmapper simplemap for cells of type $adff.                              
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for    
cells of type $alu.                                                             
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for   
cells of type $pmux.                                                            
Using template $paramod$3ace65afedd5f6a6849996376b6c02262a5f23eb\_90_alu for    
cells of type $alu.                                                             
Using template                                                                  
$paramod$constmap:25d54f29cc86ec0e8239c60bc4c3a8dea9c6ba08$paramod$21c03ec725157
176e885a706babcf9521550823c\_90_shift_shiftx for cells of type $shift.          
Analyzing pattern of constant bits for this cell:                               
Constant input on bit 0 of port A: 1'1                                          
Creating constmapped module                                                     
`$paramod$constmap:343d5bf964fbde3314566bd95cd7027785ed71af$paramod$21c03ec72515
7176e885a706babcf9521550823c\_90_shift_shiftx'.                                 
                                                                                
140.29. Executing OPT_MUXTREE pass (detect dead branches in mux trees).         
Running muxtree optimizer on module                                             
$paramod$constmap:343d5bf964fbde3314566bd95cd7027785ed71af$paramod$21c03ec725157
176e885a706babcf9521550823c\_90_shift_shiftx..                                  
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
dead port 2/2 on $mux $procmux$5837.                                            
dead port 2/2 on $mux $procmux$5831.                                            
dead port 2/2 on $mux $procmux$5825.                                            
dead port 2/2 on $mux $procmux$5819.                                            
Removed 4 multiplexer ports.                                                    
<suppressed ~959 debug messages>                                                
                                                                                
140.30. Executing OPT_EXPR pass (perform const folding).                        
Optimizing module                                                               
$paramod$constmap:343d5bf964fbde3314566bd95cd7027785ed71af$paramod$21c03ec725157
176e885a706babcf9521550823c\_90_shift_shiftx.                                   
<suppressed ~2 debug messages>                                                  
Removed 0 unused cells and 10 unused wires.                                     
Using template                                                                  
$paramod$constmap:343d5bf964fbde3314566bd95cd7027785ed71af$paramod$21c03ec725157
176e885a706babcf9521550823c\_90_shift_shiftx for cells of type $shift.          
Using extmapper simplemap for cells of type $pos.                               
Using template                                                                  
$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells 
of type $lcu.                                                                   
Using template                                                                  
$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells 
of type $lcu.                                                                   
Using template                                                                  
$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells 
of type $lcu.                                                                   
Using template                                                                  
$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells 
of type $lcu.                                                                   
No more expansions possible.                                                    
<suppressed ~732 debug messages>                                                
                                                                                
141. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~645 debug messages>                                                
                                                                                
142. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~297 debug messages>                                                
Removed a total of 99 cells.                                                    
                                                                                
143. Executing OPT_DFF pass (perform DFF optimizations).                        
                                                                                
144. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 144 unused cells and 618 unused wires.                                  
<suppressed ~145 debug messages>                                                
                                                                                
145. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
146. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
147. Executing OPT_DFF pass (perform DFF optimizations).                        
                                                                                
148. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
149. Executing ABC pass (technology mapping using ABC).                         
                                                                                
149.1. Extracting gate netlist of module `\tt_um_ashvin_viterbi' to             
`<abc-temp-dir>/input.blif'..                                                   
Extracted 1520 gates and 2300 wires to a netlist network with 778 inputs and 340
outputs.                                                                        
                                                                                
149.1.1. Executing ABC.                                                         
Running ABC command:                                                            
"/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f           
<abc-temp-dir>/abc.script 2>&1                                                  
ABC: ABC command line: "source <abc-temp-dir>/abc.script".                      
ABC:                                                                            
ABC: + read_blif <abc-temp-dir>/input.blif                                      
ABC: + read_library <abc-temp-dir>/stdcells.genlib                              
ABC: Entered genlib library with 13 gates from file                             
"<abc-temp-dir>/stdcells.genlib".                                               
ABC: + strash                                                                   
ABC: + dretime                                                                  
ABC: + map                                                                      
ABC: + write_blif <abc-temp-dir>/output.blif                                    
                                                                                
149.1.2. Re-integrating ABC results.                                            
ABC RESULTS:              XNOR cells:       12                                  
ABC RESULTS:               MUX cells:      893                                  
ABC RESULTS:               AND cells:       23                                  
ABC RESULTS:               NOR cells:       24                                  
ABC RESULTS:               NOT cells:       42                                  
ABC RESULTS:             ORNOT cells:       58                                  
ABC RESULTS:                OR cells:      150                                  
ABC RESULTS:              NAND cells:       40                                  
ABC RESULTS:            ANDNOT cells:      182                                  
ABC RESULTS:               XOR cells:       44                                  
ABC RESULTS:        internal signals:     1182                                  
ABC RESULTS:           input signals:      778                                  
ABC RESULTS:          output signals:      340                                  
Removing temp directory.                                                        
                                                                                
150. Executing OPT pass (performing simple optimizations).                      
                                                                                
150.1. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~350 debug messages>                                                
                                                                                
150.2. Executing OPT_MERGE pass (detect identical cells).                       
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~21 debug messages>                                                 
Removed a total of 7 cells.                                                     
                                                                                
150.3. Executing OPT_DFF pass (perform DFF optimizations).                      
                                                                                
150.4. Executing OPT_CLEAN pass (remove unused cells and wires).                
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 10 unused cells and 1283 unused wires.                                  
<suppressed ~36 debug messages>                                                 
                                                                                
150.5. Finished fast OPT passes.                                                
                                                                                
151. Executing HIERARCHY pass (managing design hierarchy).                      
                                                                                
151.1. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
                                                                                
151.2. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Removed 0 unused modules.                                                       
                                                                                
152. Executing CHECK pass (checking for obvious problems).                      
Checking module tt_um_ashvin_viterbi...                                         
Warning: multiple conflicting drivers for                                       
tt_um_ashvin_viterbi.\viterbi_core_inst.tb_core.dec_bit:                        
port Y[0] of cell $abc$7043$auto$blifparse.cc:396:parse_blif$8511 ($_XOR_)      
port Q[0] of cell $auto$ff.cc:266:slice$5182 ($_SDFFE_PN0P_)                    
Warning: multiple conflicting drivers for                                       
tt_um_ashvin_viterbi.\viterbi_core_inst.tb_core.dec_bit_valid:                  
port Y[0] of cell $abc$7043$auto$blifparse.cc:396:parse_blif$8510 ($_XOR_)      
port Q[0] of cell $auto$ff.cc:266:slice$5181 ($_SDFFE_PN0P_)                    
Found and reported 2 problems.                                                  
                                                                                
153. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:               1587                                             
Number of wire bits:           2412                                             
Number of public wires:         148                                             
Number of public wire bits:     969                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:               2238                                             
$_ANDNOT_                     181                                               
$_AND_                         23                                               
$_DFFE_PN0N_                    4                                               
$_DFFE_PN0P_                   28                                               
$_DFFE_PN1P_                    7                                               
$_DFFE_PP_                    532                                               
$_DFF_PN0_                      1                                               
$_DFF_P_                        4                                               
$_MUX_                        893                                               
$_NAND_                        40                                               
$_NOR_                         20                                               
$_NOT_                         32                                               
$_ORNOT_                       56                                               
$_OR_                         150                                               
$_SDFFCE_PN0P_                172                                               
$_SDFFE_PN0N_                   5                                               
$_SDFFE_PN0P_                  18                                               
$_SDFFE_PN1N_                   1                                               
$_SDFF_PN0_                     5                                               
$_XNOR_                        12                                               
$_XOR_                         44                                               
$scopeinfo                     10                                               
                                                                                
154. Generating Graphviz representation of design.                              
Writing dot description to                                                      
`/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/primitive_
techmap.dot'.                                                                   
Dumping module tt_um_ashvin_viterbi to page 1.                                  
                                                                                
155. Executing OPT pass (performing simple optimizations).                      
                                                                                
155.1. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
155.2. Executing OPT_MERGE pass (detect identical cells).                       
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
155.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).          
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
155.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).      
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
155.5. Executing OPT_MERGE pass (detect identical cells).                       
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
155.6. Executing OPT_DFF pass (perform DFF optimizations).                      
                                                                                
155.7. Executing OPT_CLEAN pass (remove unused cells and wires).                
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
155.8. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
155.9. Finished OPT passes. (There is nothing left to do.)                      
                                                                                
156. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 10 unused cells and 51 unused wires.                                    
<suppressed ~61 debug messages>                                                 
{                                                                               
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41,      
clang++ 17.0.6 -fPIC -O3)",                                                     
"invocation": "stat -json -liberty                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/e9d8cc985acf42db9578936551
0ed8eb.lib ",                                                                   
"modules": {                                                                    
"\\tt_um_ashvin_viterbi": {                                                     
"num_wires":         1536,                                                      
"num_wire_bits":     2273,                                                      
"num_pub_wires":     97,                                                        
"num_pub_wire_bits": 830,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         2228,                                                      
"num_cells_by_type": {                                                          
"$_ANDNOT_": 181,                                                               
"$_AND_": 23,                                                                   
"$_DFFE_PN0N_": 4,                                                              
"$_DFFE_PN0P_": 28,                                                             
"$_DFFE_PN1P_": 7,                                                              
"$_DFFE_PP_": 532,                                                              
"$_DFF_PN0_": 1,                                                                
"$_DFF_P_": 4,                                                                  
"$_MUX_": 893,                                                                  
"$_NAND_": 40,                                                                  
"$_NOR_": 20,                                                                   
"$_NOT_": 32,                                                                   
"$_ORNOT_": 56,                                                                 
"$_OR_": 150,                                                                   
"$_SDFFCE_PN0P_": 172,                                                          
"$_SDFFE_PN0N_": 5,                                                             
"$_SDFFE_PN0P_": 18,                                                            
"$_SDFFE_PN1N_": 1,                                                             
"$_SDFF_PN0_": 5,                                                               
"$_XNOR_": 12,                                                                  
"$_XOR_": 44                                                                    
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         1536,                                                      
"num_wire_bits":     2273,                                                      
"num_pub_wires":     97,                                                        
"num_pub_wire_bits": 830,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         2228,                                                      
"num_cells_by_type": {                                                          
"$_ANDNOT_": 181,                                                               
"$_AND_": 23,                                                                   
"$_DFFE_PN0N_": 4,                                                              
"$_DFFE_PN0P_": 28,                                                             
"$_DFFE_PN1P_": 7,                                                              
"$_DFFE_PP_": 532,                                                              
"$_DFF_PN0_": 1,                                                                
"$_DFF_P_": 4,                                                                  
"$_MUX_": 893,                                                                  
"$_NAND_": 40,                                                                  
"$_NOR_": 20,                                                                   
"$_NOT_": 32,                                                                   
"$_ORNOT_": 56,                                                                 
"$_OR_": 150,                                                                   
"$_SDFFCE_PN0P_": 172,                                                          
"$_SDFFE_PN0N_": 5,                                                             
"$_SDFFE_PN0P_": 18,                                                            
"$_SDFFE_PN1N_": 1,                                                             
"$_SDFF_PN0_": 5,                                                               
"$_XNOR_": 12,                                                                  
"$_XOR_": 44                                                                    
}                                                                               
}                                                                               
}                                                                               
                                                                                
157. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:               1536                                             
Number of wire bits:           2273                                             
Number of public wires:          97                                             
Number of public wire bits:     830                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:               2228                                             
$_ANDNOT_                     181                                               
$_AND_                         23                                               
$_DFFE_PN0N_                    4                                               
$_DFFE_PN0P_                   28                                               
$_DFFE_PN1P_                    7                                               
$_DFFE_PP_                    532                                               
$_DFF_PN0_                      1                                               
$_DFF_P_                        4                                               
$_MUX_                        893                                               
$_NAND_                        40                                               
$_NOR_                         20                                               
$_NOT_                         32                                               
$_ORNOT_                       56                                               
$_OR_                         150                                               
$_SDFFCE_PN0P_                172                                               
$_SDFFE_PN0N_                   5                                               
$_SDFFE_PN0P_                  18                                               
$_SDFFE_PN1N_                   1                                               
$_SDFF_PN0_                     5                                               
$_XNOR_                        12                                               
$_XOR_                         44                                               
                                                                                
Area for cell type $_NOT_ is unknown!                                           
Area for cell type $_AND_ is unknown!                                           
Area for cell type $_NAND_ is unknown!                                          
Area for cell type $_OR_ is unknown!                                            
Area for cell type $_NOR_ is unknown!                                           
Area for cell type $_XOR_ is unknown!                                           
Area for cell type $_XNOR_ is unknown!                                          
Area for cell type $_ANDNOT_ is unknown!                                        
Area for cell type $_ORNOT_ is unknown!                                         
Area for cell type $_MUX_ is unknown!                                           
Area for cell type $_DFF_P_ is unknown!                                         
Area for cell type $_DFFE_PP_ is unknown!                                       
Area for cell type $_DFF_PN0_ is unknown!                                       
Area for cell type $_DFFE_PN0N_ is unknown!                                     
Area for cell type $_DFFE_PN0P_ is unknown!                                     
Area for cell type $_DFFE_PN1P_ is unknown!                                     
Area for cell type $_SDFF_PN0_ is unknown!                                      
Area for cell type $_SDFFE_PN0N_ is unknown!                                    
Area for cell type $_SDFFE_PN0P_ is unknown!                                    
Area for cell type $_SDFFE_PN1N_ is unknown!                                    
Area for cell type $_SDFFCE_PN0P_ is unknown!                                   
                                                                                
[INFO] Applying tri-state buffer mapping from                                   
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…              
                                                                                
158. Executing TECHMAP pass (map to technology primitives).                     
                                                                                
158.1. Executing Verilog-2005 frontend:                                         
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v                 
Parsing Verilog input from                                                      
`/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST        
representation.                                                                 
Generating RTLIL representation for module `\$_TBUF_'.                          
Successfully finished Verilog frontend.                                         
                                                                                
158.2. Continuing TECHMAP pass.                                                 
No more expansions possible.                                                    
<suppressed ~3 debug messages>                                                  
                                                                                
159. Executing SIMPLEMAP pass (map simple cells to gate primitives).            
[INFO] Applying latch mapping from                                              
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…                
                                                                                
160. Executing TECHMAP pass (map to technology primitives).                     
                                                                                
160.1. Executing Verilog-2005 frontend:                                         
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v                   
Parsing Verilog input from                                                      
`/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST          
representation.                                                                 
Generating RTLIL representation for module `\$_DLATCH_P_'.                      
Generating RTLIL representation for module `\$_DLATCH_N_'.                      
Successfully finished Verilog frontend.                                         
                                                                                
160.2. Continuing TECHMAP pass.                                                 
No more expansions possible.                                                    
<suppressed ~4 debug messages>                                                  
                                                                                
161. Executing SIMPLEMAP pass (map simple cells to gate primitives).            
                                                                                
162. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from       
liberty file).                                                                  
cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for
cell type $_DFF_P_.                                                             
cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for
cell type $_DFF_PN0_.                                                           
cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for
cell type $_DFF_PN1_.                                                           
cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for
cell type $_DFFSR_NNN_.                                                         
final dff cell mappings:                                                        
unmapped dff cell: $_DFF_N_                                                     
\sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));                   
unmapped dff cell: $_DFF_NN0_                                                   
unmapped dff cell: $_DFF_NN1_                                                   
unmapped dff cell: $_DFF_NP0_                                                   
unmapped dff cell: $_DFF_NP1_                                                   
\sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));   
\sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));     
unmapped dff cell: $_DFF_PP0_                                                   
unmapped dff cell: $_DFF_PP1_                                                   
\sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q),    
.RESET_B( R), .SET_B( S));                                                      
unmapped dff cell: $_DFFSR_NNP_                                                 
unmapped dff cell: $_DFFSR_NPN_                                                 
unmapped dff cell: $_DFFSR_NPP_                                                 
unmapped dff cell: $_DFFSR_PNN_                                                 
unmapped dff cell: $_DFFSR_PNP_                                                 
unmapped dff cell: $_DFFSR_PPN_                                                 
unmapped dff cell: $_DFFSR_PPP_                                                 
                                                                                
162.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the        
target).                                                                        
Mapping DFF cells in module `\tt_um_ashvin_viterbi':                            
mapped 33 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.                  
mapped 7 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.                   
mapped 737 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.                   
{                                                                               
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41,      
clang++ 17.0.6 -fPIC -O3)",                                                     
"invocation": "stat -json -liberty                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/e9d8cc985acf42db9578936551
0ed8eb.lib ",                                                                   
"modules": {                                                                    
"\\tt_um_ashvin_viterbi": {                                                     
"num_wires":         2504,                                                      
"num_wire_bits":     3241,                                                      
"num_pub_wires":     97,                                                        
"num_pub_wire_bits": 830,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         3196,                                                      
"area":              16727.292800,                                              
"num_cells_by_type": {                                                          
"$_ANDNOT_": 181,                                                               
"$_AND_": 23,                                                                   
"$_MUX_": 1861,                                                                 
"$_NAND_": 40,                                                                  
"$_NOR_": 20,                                                                   
"$_NOT_": 32,                                                                   
"$_ORNOT_": 56,                                                                 
"$_OR_": 150,                                                                   
"$_XNOR_": 12,                                                                  
"$_XOR_": 44,                                                                   
"sky130_fd_sc_hd__dfrtp_2": 33,                                                 
"sky130_fd_sc_hd__dfstp_2": 7,                                                  
"sky130_fd_sc_hd__dfxtp_2": 737                                                 
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         2504,                                                      
"num_wire_bits":     3241,                                                      
"num_pub_wires":     97,                                                        
"num_pub_wire_bits": 830,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         3196,                                                      
"area":              16727.292800,                                              
"num_cells_by_type": {                                                          
"$_ANDNOT_": 181,                                                               
"$_AND_": 23,                                                                   
"$_MUX_": 1861,                                                                 
"$_NAND_": 40,                                                                  
"$_NOR_": 20,                                                                   
"$_NOT_": 32,                                                                   
"$_ORNOT_": 56,                                                                 
"$_OR_": 150,                                                                   
"$_XNOR_": 12,                                                                  
"$_XOR_": 44,                                                                   
"sky130_fd_sc_hd__dfrtp_2": 33,                                                 
"sky130_fd_sc_hd__dfstp_2": 7,                                                  
"sky130_fd_sc_hd__dfxtp_2": 737                                                 
}                                                                               
}                                                                               
}                                                                               
                                                                                
163. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:               2504                                             
Number of wire bits:           3241                                             
Number of public wires:          97                                             
Number of public wire bits:     830                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:               3196                                             
$_ANDNOT_                     181                                               
$_AND_                         23                                               
$_MUX_                       1861                                               
$_NAND_                        40                                               
$_NOR_                         20                                               
$_NOT_                         32                                               
$_ORNOT_                       56                                               
$_OR_                         150                                               
$_XNOR_                        12                                               
$_XOR_                         44                                               
sky130_fd_sc_hd__dfrtp_2       33                                               
sky130_fd_sc_hd__dfstp_2        7                                               
sky130_fd_sc_hd__dfxtp_2      737                                               
                                                                                
Area for cell type $_NOT_ is unknown!                                           
Area for cell type $_AND_ is unknown!                                           
Area for cell type $_NAND_ is unknown!                                          
Area for cell type $_OR_ is unknown!                                            
Area for cell type $_NOR_ is unknown!                                           
Area for cell type $_XOR_ is unknown!                                           
Area for cell type $_XNOR_ is unknown!                                          
Area for cell type $_ANDNOT_ is unknown!                                        
Area for cell type $_ORNOT_ is unknown!                                         
Area for cell type $_MUX_ is unknown!                                           
                                                                                
Chip area for module '\tt_um_ashvin_viterbi': 16727.292800                      
of which used for sequential elements: 16727.292800 (100.00%)                   
                                                                                
[INFO] Using generated ABC script                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/AREA_0.abc
'…                                                                              
                                                                                
164. Executing ABC pass (technology mapping using ABC).                         
                                                                                
164.1. Extracting gate netlist of module `\tt_um_ashvin_viterbi' to             
`/tmp/yosys-abc-6mYzIL/input.blif'..                                            
Extracted 2419 gates and 3204 wires to a netlist network with 783 inputs and 780
outputs.                                                                        
                                                                                
164.1.1. Executing ABC.                                                         
Running ABC command:                                                            
"/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f           
/tmp/yosys-abc-6mYzIL/abc.script 2>&1                                           
ABC: ABC command line: "source /tmp/yosys-abc-6mYzIL/abc.script".               
ABC:                                                                            
ABC: + read_blif /tmp/yosys-abc-6mYzIL/input.blif                               
ABC: + read_lib -w                                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/e9d8cc985acf42db9578936551
0ed8eb.lib                                                                      
ABC: Parsing finished successfully.  Parsing time =     0.02 sec                
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell                           
"sky130_fd_sc_hd__ebufn_2".                                                     
ABC: Scl_LibertyReadGenlib() skipped three-state cell                           
"sky130_fd_sc_hd__ebufn_4".                                                     
ABC: Scl_LibertyReadGenlib() skipped three-state cell                           
"sky130_fd_sc_hd__ebufn_8".                                                     
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from                               
"/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/e9d8cc985acf42db957893655
10ed8eb.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0       
dont_use).  Time =     0.03 sec                                                 
ABC: Memory =    9.54 MB. Time =     0.03 sec                                   
ABC: Warning: Detected 2 multi-output gates (for example,                       
"sky130_fd_sc_hd__fa_1").                                                       
ABC: + read_constr -v                                                           
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/synthesis.a
bc.sdc                                                                          
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".                     
ABC: Setting output load to be 33.442001.                                       
ABC: + source                                                                   
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.                                       
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the  
library.                                                                        
ABC: WireLoad = "none"  Gates =   1777 (  1.2 %)   Cap = 15.9 ff ( 10.4 %)      
Area =    18441.44 ( 66.6 %)   Delay =  5616.28 ps  (  3.5 %)                   
ABC: Path  0 --      55 : 0   15 pi                       A =   0.00  Df =   0.0
-0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  43.8 ff  Cmax =   0.0 ff  G =    0
ABC: Path  1 --    1618 : 2   56 sky130_fd_sc_hd__nor2_2  A =   6.26  Df =1079.9
-862.9 ps  S =1456.4 ps  Cin =  4.4 ff  Cout = 139.8 ff  Cmax = 141.9 ff  G =   
3005                                                                            
ABC: Path  2 --    1726 : 5    1 sky130_fd_sc_hd__a221o_2 A =  11.26  Df =1420.6
-364.6 ps  S =  73.0 ps  Cin =  2.3 ff  Cout =   4.7 ff  Cmax = 299.4 ff  G =   
190                                                                             
ABC: Path  3 --    1727 : 2    1 sky130_fd_sc_hd__nor2_2  A =   6.26  Df =1452.8
-325.2 ps  S =  58.5 ps  Cin =  4.4 ff  Cout =   2.4 ff  Cmax = 141.9 ff  G =   
51                                                                              
ABC: Path  4 --    1731 : 5    4 sky130_fd_sc_hd__o32a_2  A =  11.26  Df =1848.9
-527.0 ps  S =  99.1 ps  Cin =  2.3 ff  Cout =  16.4 ff  Cmax = 300.3 ff  G =   
679                                                                             
ABC: Path  5 --    1757 : 4    2 sky130_fd_sc_hd__or4bb_2 A =  12.51  Df =2505.1
-673.7 ps  S = 125.5 ps  Cin =  1.5 ff  Cout =  10.8 ff  Cmax = 312.2 ff  G =   
696                                                                             
ABC: Path  6 --    1804 : 2    4 sky130_fd_sc_hd__xor2_2  A =  16.27  Df =2721.9
-671.5 ps  S = 194.6 ps  Cin =  8.6 ff  Cout =  12.1 ff  Cmax = 130.0 ff  G =   
133                                                                             
ABC: Path  7 --    1812 : 5    1 sky130_fd_sc_hd__a221o_2 A =  11.26  Df =3257.7
-349.2 ps  S =  50.4 ps  Cin =  2.3 ff  Cout =   2.4 ff  Cmax = 299.4 ff  G =   
99                                                                              
ABC: Path  8 --    1813 : 3   19 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =3552.1
-314.5 ps  S = 205.8 ps  Cin =  2.4 ff  Cout =  40.2 ff  Cmax = 309.5 ff  G =   
1648                                                                            
ABC: Path  9 --    1820 : 3   35 sky130_fd_sc_hd__mux2_1  A =  11.26  Df =4187.6
-189.9 ps  S = 744.4 ps  Cin =  2.3 ff  Cout =  85.2 ff  Cmax = 173.0 ff  G =   
3579                                                                            
ABC: Path 10 --    3253 : 4    1 sky130_fd_sc_hd__a22o_2  A =  10.01  Df =4569.6
-300.1 ps  S =  60.5 ps  Cin =  2.3 ff  Cout =   4.7 ff  Cmax = 301.2 ff  G =   
188                                                                             
ABC: Path 11 --    3255 : 3    1 sky130_fd_sc_hd__o21ai_2 A =   8.76  Df =4665.3
-334.0 ps  S =  80.9 ps  Cin =  4.5 ff  Cout =   2.4 ff  Cmax = 139.2 ff  G =   
51                                                                              
ABC: Path 12 --    3258 : 3   11 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =4874.6
-290.7 ps  S = 148.4 ps  Cin =  2.4 ff  Cout =  28.1 ff  Cmax = 309.5 ff  G =   
1153                                                                            
ABC: Path 13 --    3332 : 3    1 sky130_fd_sc_hd__or3b_2  A =   8.76  Df =5321.1
-537.8 ps  S =  73.3 ps  Cin =  1.5 ff  Cout =   2.4 ff  Cmax = 269.2 ff  G =   
153                                                                             
ABC: Path 14 --    3333 : 3    1 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =5616.3
-614.8 ps  S = 173.4 ps  Cin =  2.4 ff  Cout =  33.4 ff  Cmax = 309.5 ff  G =   
1422                                                                            
ABC: Start-point = pi54 (\viterbi_core_inst.base_pred [1]).  End-point = po777  
($auto$rtlil.cc:2739:MuxGate$10444).                                            
ABC: netlist                       : i/o =  783/  780  lat =    0  nd =  1777   
edge =   6062  area =18442.71  delay =16.00  lev = 16                           
ABC: + write_blif /tmp/yosys-abc-6mYzIL/output.blif                             
                                                                                
164.1.2. Re-integrating ABC results.                                            
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1                         
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1                         
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        2                        
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       10                         
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        7                          
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        9                         
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       22                           
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        4                        
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1                          
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1                          
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        4                        
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1                        
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        6                         
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        2                        
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      124                          
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        3                         
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        3                          
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2                         
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        2                          
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        4                        
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        4                         
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        3                         
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       30                        
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       13                         
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      211                          
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      234                         
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        4                          
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       19                         
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1                        
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       37                          
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       27                         
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      107                          
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        8                         
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2                          
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        9                           
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       13                          
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        8                         
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       59                           
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       84                          
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       14                          
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       13                          
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      195                          
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:      417                          
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       26                         
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       30                          
ABC RESULTS:        internal signals:     1641                                  
ABC RESULTS:           input signals:      783                                  
ABC RESULTS:          output signals:      780                                  
Removing temp directory.                                                        
                                                                                
165. Executing SETUNDEF pass (replace undef values with defined constants).     
                                                                                
166. Executing HILOMAP pass (mapping to constant drivers).                      
                                                                                
167. Executing SPLITNETS pass (splitting up multi-bit signals).                 
                                                                                
168. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 54 unused cells and 3281 unused wires.                                  
<suppressed ~83 debug messages>                                                 
                                                                                
169. Executing INSBUF pass (insert buffer cells for connected wires).           
Add tt_um_ashvin_viterbi/$auto$insbuf.cc:97:execute$12271: \dec_bit_valid_i ->  
\uo_out [0]                                                                     
Add tt_um_ashvin_viterbi/$auto$insbuf.cc:97:execute$12272: \dec_bit_i -> \uo_out
[1]                                                                             
Add tt_um_ashvin_viterbi/$auto$insbuf.cc:97:execute$12273: \rx_sym_ready_i ->   
\uo_out [2]                                                                     
                                                                                
170. Executing CHECK pass (checking for obvious problems).                      
Checking module tt_um_ashvin_viterbi...                                         
Warning: multiple conflicting drivers for tt_um_ashvin_viterbi.\dec_bit_valid_i:
port X[0] of cell $abc$10449$auto$blifparse.cc:396:parse_blif$10470             
(sky130_fd_sc_hd__and2_2)                                                       
port Q[0] of cell $auto$ff.cc:266:slice$5181 (sky130_fd_sc_hd__dfxtp_2)         
Warning: multiple conflicting drivers for tt_um_ashvin_viterbi.\dec_bit_i:      
port Y[0] of cell $abc$10449$auto$blifparse.cc:396:parse_blif$10468             
(sky130_fd_sc_hd__xnor2_2)                                                      
port Q[0] of cell $auto$ff.cc:266:slice$5182 (sky130_fd_sc_hd__dfxtp_2)         
Found and reported 2 problems.                                                  
{                                                                               
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41,      
clang++ 17.0.6 -fPIC -O3)",                                                     
"invocation": "stat -json -liberty                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/e9d8cc985acf42db9578936551
0ed8eb.lib ",                                                                   
"modules": {                                                                    
"\\tt_um_ashvin_viterbi": {                                                     
"num_wires":         2507,                                                      
"num_wire_bits":     2542,                                                      
"num_pub_wires":     767,                                                       
"num_pub_wire_bits": 802,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         2525,                                                      
"area":              34563.148800,                                              
"num_cells_by_type": {                                                          
"sky130_fd_sc_hd__a211o_2": 13,                                                 
"sky130_fd_sc_hd__a211oi_2": 1,                                                 
"sky130_fd_sc_hd__a21o_2": 184,                                                 
"sky130_fd_sc_hd__a21oi_2": 8,                                                  
"sky130_fd_sc_hd__a221o_2": 234,                                                
"sky130_fd_sc_hd__a22o_2": 82,                                                  
"sky130_fd_sc_hd__a2bb2o_2": 4,                                                 
"sky130_fd_sc_hd__a311o_2": 6,                                                  
"sky130_fd_sc_hd__a31o_2": 9,                                                   
"sky130_fd_sc_hd__a32o_2": 13,                                                  
"sky130_fd_sc_hd__and2_2": 30,                                                  
"sky130_fd_sc_hd__and2b_2": 8,                                                  
"sky130_fd_sc_hd__and3_2": 211,                                                 
"sky130_fd_sc_hd__and3b_2": 3,                                                  
"sky130_fd_sc_hd__and4_2": 2,                                                   
"sky130_fd_sc_hd__and4b_2": 1,                                                  
"sky130_fd_sc_hd__buf_2": 3,                                                    
"sky130_fd_sc_hd__conb_1": 21,                                                  
"sky130_fd_sc_hd__dfrtp_2": 25,                                                 
"sky130_fd_sc_hd__dfstp_2": 1,                                                  
"sky130_fd_sc_hd__dfxtp_2": 737,                                                
"sky130_fd_sc_hd__inv_2": 16,                                                   
"sky130_fd_sc_hd__mux2_1": 413,                                                 
"sky130_fd_sc_hd__mux4_2": 124,                                                 
"sky130_fd_sc_hd__nand2_2": 26,                                                 
"sky130_fd_sc_hd__nand2b_2": 30,                                                
"sky130_fd_sc_hd__nand3_2": 4,                                                  
"sky130_fd_sc_hd__nand3b_2": 4,                                                 
"sky130_fd_sc_hd__nor2_2": 107,                                                 
"sky130_fd_sc_hd__nor3_2": 1,                                                   
"sky130_fd_sc_hd__o211a_2": 22,                                                 
"sky130_fd_sc_hd__o211ai_2": 4,                                                 
"sky130_fd_sc_hd__o21a_2": 36,                                                  
"sky130_fd_sc_hd__o21ai_2": 18,                                                 
"sky130_fd_sc_hd__o21ba_2": 9,                                                  
"sky130_fd_sc_hd__o21bai_2": 2,                                                 
"sky130_fd_sc_hd__o221ai_2": 2,                                                 
"sky130_fd_sc_hd__o22a_2": 2,                                                   
"sky130_fd_sc_hd__o311a_2": 3,                                                  
"sky130_fd_sc_hd__o31a_2": 3,                                                   
"sky130_fd_sc_hd__o31ai_2": 2,                                                  
"sky130_fd_sc_hd__o32a_2": 2,                                                   
"sky130_fd_sc_hd__or2_2": 59,                                                   
"sky130_fd_sc_hd__or3_2": 9,                                                    
"sky130_fd_sc_hd__or3b_2": 12,                                                  
"sky130_fd_sc_hd__or4b_2": 1,                                                   
"sky130_fd_sc_hd__or4bb_2": 1,                                                  
"sky130_fd_sc_hd__xnor2_2": 10,                                                 
"sky130_fd_sc_hd__xor2_2": 7                                                    
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         2507,                                                      
"num_wire_bits":     2542,                                                      
"num_pub_wires":     767,                                                       
"num_pub_wire_bits": 802,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         2525,                                                      
"area":              34563.148800,                                              
"num_cells_by_type": {                                                          
"sky130_fd_sc_hd__a211o_2": 13,                                                 
"sky130_fd_sc_hd__a211oi_2": 1,                                                 
"sky130_fd_sc_hd__a21o_2": 184,                                                 
"sky130_fd_sc_hd__a21oi_2": 8,                                                  
"sky130_fd_sc_hd__a221o_2": 234,                                                
"sky130_fd_sc_hd__a22o_2": 82,                                                  
"sky130_fd_sc_hd__a2bb2o_2": 4,                                                 
"sky130_fd_sc_hd__a311o_2": 6,                                                  
"sky130_fd_sc_hd__a31o_2": 9,                                                   
"sky130_fd_sc_hd__a32o_2": 13,                                                  
"sky130_fd_sc_hd__and2_2": 30,                                                  
"sky130_fd_sc_hd__and2b_2": 8,                                                  
"sky130_fd_sc_hd__and3_2": 211,                                                 
"sky130_fd_sc_hd__and3b_2": 3,                                                  
"sky130_fd_sc_hd__and4_2": 2,                                                   
"sky130_fd_sc_hd__and4b_2": 1,                                                  
"sky130_fd_sc_hd__buf_2": 3,                                                    
"sky130_fd_sc_hd__conb_1": 21,                                                  
"sky130_fd_sc_hd__dfrtp_2": 25,                                                 
"sky130_fd_sc_hd__dfstp_2": 1,                                                  
"sky130_fd_sc_hd__dfxtp_2": 737,                                                
"sky130_fd_sc_hd__inv_2": 16,                                                   
"sky130_fd_sc_hd__mux2_1": 413,                                                 
"sky130_fd_sc_hd__mux4_2": 124,                                                 
"sky130_fd_sc_hd__nand2_2": 26,                                                 
"sky130_fd_sc_hd__nand2b_2": 30,                                                
"sky130_fd_sc_hd__nand3_2": 4,                                                  
"sky130_fd_sc_hd__nand3b_2": 4,                                                 
"sky130_fd_sc_hd__nor2_2": 107,                                                 
"sky130_fd_sc_hd__nor3_2": 1,                                                   
"sky130_fd_sc_hd__o211a_2": 22,                                                 
"sky130_fd_sc_hd__o211ai_2": 4,                                                 
"sky130_fd_sc_hd__o21a_2": 36,                                                  
"sky130_fd_sc_hd__o21ai_2": 18,                                                 
"sky130_fd_sc_hd__o21ba_2": 9,                                                  
"sky130_fd_sc_hd__o21bai_2": 2,                                                 
"sky130_fd_sc_hd__o221ai_2": 2,                                                 
"sky130_fd_sc_hd__o22a_2": 2,                                                   
"sky130_fd_sc_hd__o311a_2": 3,                                                  
"sky130_fd_sc_hd__o31a_2": 3,                                                   
"sky130_fd_sc_hd__o31ai_2": 2,                                                  
"sky130_fd_sc_hd__o32a_2": 2,                                                   
"sky130_fd_sc_hd__or2_2": 59,                                                   
"sky130_fd_sc_hd__or3_2": 9,                                                    
"sky130_fd_sc_hd__or3b_2": 12,                                                  
"sky130_fd_sc_hd__or4b_2": 1,                                                   
"sky130_fd_sc_hd__or4bb_2": 1,                                                  
"sky130_fd_sc_hd__xnor2_2": 10,                                                 
"sky130_fd_sc_hd__xor2_2": 7                                                    
}                                                                               
}                                                                               
}                                                                               
                                                                                
171. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:               2507                                             
Number of wire bits:           2542                                             
Number of public wires:         767                                             
Number of public wire bits:     802                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:               2525                                             
sky130_fd_sc_hd__a211o_2       13                                               
sky130_fd_sc_hd__a211oi_2       1                                               
sky130_fd_sc_hd__a21o_2       184                                               
sky130_fd_sc_hd__a21oi_2        8                                               
sky130_fd_sc_hd__a221o_2      234                                               
sky130_fd_sc_hd__a22o_2        82                                               
sky130_fd_sc_hd__a2bb2o_2       4                                               
sky130_fd_sc_hd__a311o_2        6                                               
sky130_fd_sc_hd__a31o_2         9                                               
sky130_fd_sc_hd__a32o_2        13                                               
sky130_fd_sc_hd__and2_2        30                                               
sky130_fd_sc_hd__and2b_2        8                                               
sky130_fd_sc_hd__and3_2       211                                               
sky130_fd_sc_hd__and3b_2        3                                               
sky130_fd_sc_hd__and4_2         2                                               
sky130_fd_sc_hd__and4b_2        1                                               
sky130_fd_sc_hd__buf_2          3                                               
sky130_fd_sc_hd__conb_1        21                                               
sky130_fd_sc_hd__dfrtp_2       25                                               
sky130_fd_sc_hd__dfstp_2        1                                               
sky130_fd_sc_hd__dfxtp_2      737                                               
sky130_fd_sc_hd__inv_2         16                                               
sky130_fd_sc_hd__mux2_1       413                                               
sky130_fd_sc_hd__mux4_2       124                                               
sky130_fd_sc_hd__nand2_2       26                                               
sky130_fd_sc_hd__nand2b_2      30                                               
sky130_fd_sc_hd__nand3_2        4                                               
sky130_fd_sc_hd__nand3b_2       4                                               
sky130_fd_sc_hd__nor2_2       107                                               
sky130_fd_sc_hd__nor3_2         1                                               
sky130_fd_sc_hd__o211a_2       22                                               
sky130_fd_sc_hd__o211ai_2       4                                               
sky130_fd_sc_hd__o21a_2        36                                               
sky130_fd_sc_hd__o21ai_2       18                                               
sky130_fd_sc_hd__o21ba_2        9                                               
sky130_fd_sc_hd__o21bai_2       2                                               
sky130_fd_sc_hd__o221ai_2       2                                               
sky130_fd_sc_hd__o22a_2         2                                               
sky130_fd_sc_hd__o311a_2        3                                               
sky130_fd_sc_hd__o31a_2         3                                               
sky130_fd_sc_hd__o31ai_2        2                                               
sky130_fd_sc_hd__o32a_2         2                                               
sky130_fd_sc_hd__or2_2         59                                               
sky130_fd_sc_hd__or3_2          9                                               
sky130_fd_sc_hd__or3b_2        12                                               
sky130_fd_sc_hd__or4b_2         1                                               
sky130_fd_sc_hd__or4bb_2        1                                               
sky130_fd_sc_hd__xnor2_2       10                                               
sky130_fd_sc_hd__xor2_2         7                                               
                                                                                
Chip area for module '\tt_um_ashvin_viterbi': 34563.148800                      
of which used for sequential elements: 16359.440000 (47.33%)                    
                                                                                
172. Executing Verilog backend.                                                 
Dumping module `\tt_um_ashvin_viterbi'.                                         
                                                                                
173. Executing JSON backend.                                                    
[08:03:38] VERBOSE  Parsing synthesis checks…                       pyosys.py:56
──────────────────────────── Unmapped Cells Checker ────────────────────────────
[08:03:38] VERBOSE  Running 'Checker.YosysUnmappedCells' at         step.py:1146
                    'runs/wokwi/07-checker-yosysunmappedcells'…                 
[08:03:38] INFO     Check for Unmapped Yosys instances clear.     checker.py:132
────────────────────────────── Yosys Synth Checks ──────────────────────────────
[08:03:38] VERBOSE  Running 'Checker.YosysSynthChecks' at           step.py:1146
                    'runs/wokwi/08-checker-yosyssynthchecks'…                   
[08:03:38] ERROR    4 Yosys check errors found.                   checker.py:128
Classic - Stage 8 - Yosys Synth Checks ━━                           7/78 0:00:04
[08:03:38] WARNING  The following warnings were generated by the     flow.py:700
                    flow:                                                       
[08:03:38] WARNING  [Checker.LintWarnings] 9 Lint warnings found.    flow.py:702
[08:03:38] ERROR    The following error was encountered while    __main__.py:190
                    running the flow:                                           
                    4 Yosys check errors found.                                 
[08:03:38] ERROR    LibreLane will now quit.                     __main__.py:191
2025-11-10 00:03:38,642 - project    - ERROR    - harden failed
