# mb03748_CS330

This Repository contains lab work done in Computer Architecture course. The final task was to create a simple processor using verilog.
