module LAB25(
    input wire clk,
    input wire rst_n,
    output reg [3:0] led
);

reg [25:0] cnt;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        cnt <= 26'd0;
    else if (cnt == 25_000_000 - 1)
        cnt <= 26'd0;
    else
        cnt <= cnt + 1'd1;
end

always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        led <= 4'b1110;
    else if (cnt == 25_000_000 - 1)
        led <= {led[2:0], led[3]};
    else
        led <= led;
end

endmodule
