shift left logical by register

`sll rd, rs1, rs2`

shift rs1 left by the numbers of bits specified by the bottom 5 bits if rs2 for rv32 and bottom 6bits of rs2 for rv 64

![[Pasted image 20251220044951.png]]

![[Pasted image 20251220045018.png]]

![[Pasted image 20251220045123.png]]

sll are encoded the same.

![[Pasted image 20251220045239.png]]
