
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4272
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_shift_ram_0_0' [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_shift_ram_0_0' (1#1) [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_shift_ram_0_1' [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_c_shift_ram_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_shift_ram_0_1' (2#1) [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_c_shift_ram_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_shift_ram_0_2' [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_c_shift_ram_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_shift_ram_0_2' (3#1) [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_c_shift_ram_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_shift_ram_0_3' [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_c_shift_ram_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_shift_ram_0_3' (4#1) [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_c_shift_ram_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (5#1) [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.v:55]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 4 connections declared, but only 3 given [D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'design_1_div32_0_0' [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_div32_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_div32_0_0' (6#1) [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_div32_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_reduced_logic_0_0' [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_util_reduced_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_reduced_logic_0_0' (7#1) [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_util_reduced_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_reduced_logic_0_1' [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_util_reduced_logic_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_reduced_logic_0_1' (8#1) [D:/div_archive/div32check/div32check.runs/synth_1/.Xil/Vivado-18944-LAPTOP-ONAOKO7P/realtime/design_1_util_reduced_logic_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c_shift_ram_0'. This will prevent further optimization [D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.v:39]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'div32_0'. This will prevent further optimization [D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.v:59]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c_shift_ram_1'. This will prevent further optimization [D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.v:43]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c_shift_ram_2'. This will prevent further optimization [D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.v:47]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c_shift_ram_3'. This will prevent further optimization [D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.v:51]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (9#1) [D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (10#1) [D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1017.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0_in_context.xdc] for cell 'design_1_i/c_shift_ram_0'
Finished Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0_in_context.xdc] for cell 'design_1_i/c_shift_ram_0'
Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_1/design_1_c_shift_ram_0_1/design_1_c_shift_ram_0_1_in_context.xdc] for cell 'design_1_i/c_shift_ram_1'
Finished Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_1/design_1_c_shift_ram_0_1/design_1_c_shift_ram_0_1_in_context.xdc] for cell 'design_1_i/c_shift_ram_1'
Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_2/design_1_c_shift_ram_0_2/design_1_c_shift_ram_0_2_in_context.xdc] for cell 'design_1_i/c_shift_ram_2'
Finished Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_2/design_1_c_shift_ram_0_2/design_1_c_shift_ram_0_2_in_context.xdc] for cell 'design_1_i/c_shift_ram_2'
Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_3/design_1_c_shift_ram_0_3/design_1_c_shift_ram_0_3_in_context.xdc] for cell 'design_1_i/c_shift_ram_3'
Finished Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_3/design_1_c_shift_ram_0_3/design_1_c_shift_ram_0_3_in_context.xdc] for cell 'design_1_i/c_shift_ram_3'
Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0_in_context.xdc] for cell 'design_1_i/util_reduced_logic_0'
Finished Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0_in_context.xdc] for cell 'design_1_i/util_reduced_logic_0'
Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_1_in_context.xdc] for cell 'design_1_i/util_reduced_logic_1'
Finished Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_1_in_context.xdc] for cell 'design_1_i/util_reduced_logic_1'
Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_div32_0_0/design_1_div32_0_0/design_1_div32_0_0_in_context.xdc] for cell 'design_1_i/div32_0'
Finished Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_div32_0_0/design_1_div32_0_0/design_1_div32_0_0_in_context.xdc] for cell 'design_1_i/div32_0'
Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [D:/div_archive/div32check/div32check.srcs/constrs_1/new/ioport.xdc]
WARNING: [Vivado 12-584] No ports matched 'led2'. [D:/div_archive/div32check/div32check.srcs/constrs_1/new/ioport.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'led3'. [D:/div_archive/div32check/div32check.srcs/constrs_1/new/ioport.xdc:5]
Finished Parsing XDC File [D:/div_archive/div32check/div32check.srcs/constrs_1/new/ioport.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/div_archive/div32check/div32check.srcs/constrs_1/new/ioport.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/div_archive/div32check/div32check.srcs/constrs_1/new/ioport.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/div_archive/div32check/div32check.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/div_archive/div32check/div32check.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_shift_ram_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_shift_ram_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_shift_ram_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_shift_ram_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_reduced_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_reduced_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/div32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1028.488 ; gain = 11.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1028.695 ; gain = 11.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1047.773 ; gain = 30.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1052.594 ; gain = 35.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1052.594 ; gain = 35.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1052.594 ; gain = 35.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1052.594 ; gain = 35.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1052.594 ; gain = 35.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1052.594 ; gain = 35.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_c_shift_ram_0_0        |         1|
|2     |design_1_c_shift_ram_0_1        |         1|
|3     |design_1_c_shift_ram_0_2        |         1|
|4     |design_1_c_shift_ram_0_3        |         1|
|5     |design_1_clk_wiz_0_0            |         1|
|6     |design_1_div32_0_0              |         1|
|7     |design_1_util_reduced_logic_0_0 |         1|
|8     |design_1_util_reduced_logic_0_1 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_c_shift_ram_0        |     4|
|5     |design_1_clk_wiz_0            |     1|
|6     |design_1_div32_0              |     1|
|7     |design_1_util_reduced_logic_0 |     2|
|9     |IBUF                          |     1|
|10    |OBUF                          |     2|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1052.594 ; gain = 35.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:21 . Memory (MB): peak = 1052.594 ; gain = 35.426
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1052.594 ; gain = 35.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1063.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1072.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1072.355 ; gain = 55.188
INFO: [Common 17-1381] The checkpoint 'D:/div_archive/div32check/div32check.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 20 14:01:41 2021...
