

================================================================
== Vivado HLS Report for 'GenerationGenerator_produceRandom'
================================================================
* Date:           Thu Dec 20 13:11:11 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      5.30|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_4 (14)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !4081

ST_1: StgValue_5 (15)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !4085

ST_1: StgValue_6 (16)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %startGenerating), !map !4089

ST_1: StgValue_7 (17)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %generatingDone), !map !4093

ST_1: StgValue_8 (18)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent1), !map !4097

ST_1: StgValue_9 (19)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent2), !map !4101

ST_1: StgValue_10 (20)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child1), !map !4105

ST_1: StgValue_11 (21)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child2), !map !4109

ST_1: StgValue_12 (22)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i24* %mutation_probability), !map !4113

ST_1: StgValue_13 (23)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i24* %random), !map !4117

ST_1: StgValue_14 (24)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_randomNumberIndex_V), !map !4121

ST_1: StgValue_15 (25)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_trueRandomIndex_V), !map !4125

ST_1: StgValue_16 (26)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([160 x i24]* %GenerationGenerator_randomNumbers_V), !map !4129

ST_1: StgValue_17 (27)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:8
:13  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_18 (28)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:9
:14  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_19 (29)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:10
:15  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [16 x i8]* @p_str4, i32 0, i32 0, i1* %startGenerating) nounwind

ST_1: StgValue_20 (30)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:11
:16  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [15 x i8]* @p_str5, i32 0, i32 0, i1* %generatingDone) nounwind

ST_1: StgValue_21 (31)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:12
:17  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str7, i32 0, i32 0, i64* %generation_parent1) nounwind

ST_1: StgValue_22 (32)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:13
:18  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str8, i32 0, i32 0, i64* %generation_parent2) nounwind

ST_1: StgValue_23 (33)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:14
:19  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str9, i32 0, i32 0, i64* %generation_child1) nounwind

ST_1: StgValue_24 (34)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:15
:20  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str10, i32 0, i32 0, i64* %generation_child2) nounwind

ST_1: StgValue_25 (35)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:16
:21  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [21 x i8]* @p_str12, i32 0, i32 0, i24* %mutation_probability) nounwind

ST_1: StgValue_26 (36)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:17
:22  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [7 x i8]* @p_str13, i32 0, i32 0, i24* %random) nounwind

ST_1: StgValue_27 (37)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:18
:23  call void (...)* @_ssdm_op_SpecProcessDef([20 x i8]* @p_str, i32 2, [14 x i8]* @p_str14) nounwind

ST_1: tmp_3 (38)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:18
:24  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str15)

ST_1: StgValue_29 (39)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:18
:25  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str16) nounwind

ST_1: p_ssdm_reset_v (40)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:18
:26  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: empty (41)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:9
:27  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_2 (42)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:9
:28  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str15, i32 %tmp_3)

ST_1: StgValue_33 (43)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:9
:29  br label %_ZN7_ap_sc_7sc_core4waitEi.exit


 <State 2>: 0.00ns
ST_2: val_V (45)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:11
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %val_V = call i24 @_ssdm_op_Read.ap_auto.volatile.i24P(i24* %random)


 <State 3>: 5.30ns
ST_3: StgValue_35 (46)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:12
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: GenerationGenerator_s (47)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit:2  %GenerationGenerator_s = call i24 @_ssdm_op_Read.ap_auto.i24P(i24* %GenerationGenerator_randomNumberIndex_V)

ST_3: tmp (48)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit:3  %tmp = zext i24 %GenerationGenerator_s to i32

ST_3: GenerationGenerator_1 (49)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit:4  %GenerationGenerator_1 = getelementptr [160 x i24]* %GenerationGenerator_randomNumbers_V, i32 0, i32 %tmp

ST_3: StgValue_39 (50)  [1/1] 3.25ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit:5  store i24 %val_V, i24* %GenerationGenerator_1, align 4

ST_3: tmp_1 (51)  [1/1] 3.23ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:14
_ZN7_ap_sc_7sc_core4waitEi.exit:6  %tmp_1 = icmp eq i24 %GenerationGenerator_s, 23

ST_3: tmp_2 (52)  [1/1] 2.60ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:17
_ZN7_ap_sc_7sc_core4waitEi.exit:7  %tmp_2 = add i24 %GenerationGenerator_s, 1

ST_3: storemerge (53)  [1/1] 2.07ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:14
_ZN7_ap_sc_7sc_core4waitEi.exit:8  %storemerge = select i1 %tmp_1, i24 0, i24 %tmp_2

ST_3: StgValue_43 (54)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:15
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_randomNumberIndex_V, i24 %storemerge)

ST_3: StgValue_44 (55)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit:10  br label %_ZN7_ap_sc_7sc_core4waitEi.exit



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ startGenerating]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ generatingDone]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ generation_parent1]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ generation_parent2]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ generation_child1]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ generation_child2]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mutation_probability]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GenerationGenerator_randomNumberIndex_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GenerationGenerator_trueRandomIndex_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GenerationGenerator_randomNumbers_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4            (specbitsmap    ) [ 0000]
StgValue_5            (specbitsmap    ) [ 0000]
StgValue_6            (specbitsmap    ) [ 0000]
StgValue_7            (specbitsmap    ) [ 0000]
StgValue_8            (specbitsmap    ) [ 0000]
StgValue_9            (specbitsmap    ) [ 0000]
StgValue_10           (specbitsmap    ) [ 0000]
StgValue_11           (specbitsmap    ) [ 0000]
StgValue_12           (specbitsmap    ) [ 0000]
StgValue_13           (specbitsmap    ) [ 0000]
StgValue_14           (specbitsmap    ) [ 0000]
StgValue_15           (specbitsmap    ) [ 0000]
StgValue_16           (specbitsmap    ) [ 0000]
StgValue_17           (specport       ) [ 0000]
StgValue_18           (specport       ) [ 0000]
StgValue_19           (specport       ) [ 0000]
StgValue_20           (specport       ) [ 0000]
StgValue_21           (specport       ) [ 0000]
StgValue_22           (specport       ) [ 0000]
StgValue_23           (specport       ) [ 0000]
StgValue_24           (specport       ) [ 0000]
StgValue_25           (specport       ) [ 0000]
StgValue_26           (specport       ) [ 0000]
StgValue_27           (specprocessdef ) [ 0000]
tmp_3                 (specregionbegin) [ 0000]
StgValue_29           (specprotocol   ) [ 0000]
p_ssdm_reset_v        (specstatebegin ) [ 0000]
empty                 (specstateend   ) [ 0000]
empty_2               (specregionend  ) [ 0000]
StgValue_33           (br             ) [ 0000]
val_V                 (read           ) [ 0001]
StgValue_35           (wait           ) [ 0000]
GenerationGenerator_s (read           ) [ 0000]
tmp                   (zext           ) [ 0000]
GenerationGenerator_1 (getelementptr  ) [ 0000]
StgValue_39           (store          ) [ 0000]
tmp_1                 (icmp           ) [ 0000]
tmp_2                 (add            ) [ 0000]
storemerge            (select         ) [ 0000]
StgValue_43           (write          ) [ 0000]
StgValue_44           (br             ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="startGenerating">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="startGenerating"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="generatingDone">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="generatingDone"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="generation_parent1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_parent1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="generation_parent2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_parent2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="generation_child1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_child1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="generation_child2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="generation_child2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mutation_probability">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mutation_probability"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="random">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="GenerationGenerator_randomNumberIndex_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_randomNumberIndex_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="GenerationGenerator_trueRandomIndex_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_trueRandomIndex_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="GenerationGenerator_randomNumbers_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GenerationGenerator_randomNumbers_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="val_V_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="0"/>
<pin id="98" dir="0" index="1" bw="24" slack="0"/>
<pin id="99" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="GenerationGenerator_s_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="24" slack="0"/>
<pin id="104" dir="0" index="1" bw="24" slack="0"/>
<pin id="105" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="GenerationGenerator_s/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_43_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="0" index="2" bw="24" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="GenerationGenerator_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="24" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="24" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GenerationGenerator_1/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="StgValue_39_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="1"/>
<pin id="125" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="24" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="24" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="storemerge_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="24" slack="0"/>
<pin id="148" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="val_V_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="24" slack="1"/>
<pin id="155" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="val_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="82" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="86" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="94" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="102" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="136"><net_src comp="102" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="88" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="102" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="90" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="132" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="92" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="138" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="152"><net_src comp="144" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="156"><net_src comp="96" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: GenerationGenerator_randomNumberIndex_V | {3 }
	Port: GenerationGenerator_randomNumbers_V | {3 }
 - Input state : 
	Port: GenerationGenerator::produceRandom : random | {2 }
	Port: GenerationGenerator::produceRandom : GenerationGenerator_randomNumberIndex_V | {3 }
  - Chain level:
	State 1
		empty : 1
		empty_2 : 1
	State 2
	State 3
		GenerationGenerator_1 : 1
		StgValue_39 : 2
		storemerge : 1
		StgValue_43 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    add   |            tmp_2_fu_138           |    77   |    29   |
|----------|-----------------------------------|---------|---------|
|  select  |         storemerge_fu_144         |    0    |    24   |
|----------|-----------------------------------|---------|---------|
|   icmp   |            tmp_1_fu_132           |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|   read   |          val_V_read_fu_96         |    0    |    0    |
|          | GenerationGenerator_s_read_fu_102 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |      StgValue_43_write_fu_108     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |             tmp_fu_127            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    77   |    66   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|val_V_reg_153|   24   |
+-------------+--------+
|    Total    |   24   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   77   |   66   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   24   |    -   |
+-----------+--------+--------+
|   Total   |   101  |   66   |
+-----------+--------+--------+
