[14:10:15.240] <TB0>     INFO: *** Welcome to pxar ***
[14:10:15.240] <TB0>     INFO: *** Today: 2016/08/12
[14:10:15.247] <TB0>     INFO: *** Version: b2a7-dirty
[14:10:15.247] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C15.dat
[14:10:15.247] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:10:15.247] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//defaultMaskFile.dat
[14:10:15.247] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters_C15.dat
[14:10:15.324] <TB0>     INFO:         clk: 4
[14:10:15.324] <TB0>     INFO:         ctr: 4
[14:10:15.324] <TB0>     INFO:         sda: 19
[14:10:15.324] <TB0>     INFO:         tin: 9
[14:10:15.324] <TB0>     INFO:         level: 15
[14:10:15.324] <TB0>     INFO:         triggerdelay: 0
[14:10:15.324] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:10:15.324] <TB0>     INFO: Log level: DEBUG
[14:10:15.334] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:10:15.346] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:10:15.349] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:10:15.352] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:10:16.903] <TB0>     INFO: DUT info: 
[14:10:16.903] <TB0>     INFO: The DUT currently contains the following objects:
[14:10:16.903] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:10:16.903] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:10:16.903] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:10:16.903] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:10:16.903] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.903] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:10:16.904] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:10:16.905] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:10:16.906] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:10:16.906] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:10:16.906] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:10:16.906] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:16.906] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:16.907] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32256000
[14:10:16.907] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1de0f90
[14:10:16.907] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1d55770
[14:10:16.907] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8725d94010
[14:10:16.907] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f872bfff510
[14:10:16.908] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32321536 fPxarMemory = 0x7f8725d94010
[14:10:16.911] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 375.4mA
[14:10:16.912] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[14:10:16.912] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.5 C
[14:10:16.912] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:10:17.313] <TB0>     INFO: enter 'restricted' command line mode
[14:10:17.313] <TB0>     INFO: enter test to run
[14:10:17.313] <TB0>     INFO:   test: FPIXTest no parameter change
[14:10:17.313] <TB0>     INFO:   running: fpixtest
[14:10:17.313] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:10:17.316] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:10:17.316] <TB0>     INFO: ######################################################################
[14:10:17.316] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:10:17.316] <TB0>     INFO: ######################################################################
[14:10:17.319] <TB0>     INFO: ######################################################################
[14:10:17.319] <TB0>     INFO: PixTestPretest::doTest()
[14:10:17.319] <TB0>     INFO: ######################################################################
[14:10:17.322] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:17.322] <TB0>     INFO:    PixTestPretest::programROC() 
[14:10:17.322] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:35.205] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:10:35.205] <TB0>     INFO: IA differences per ROC:  16.1 18.5 17.7 19.3 18.5 20.1 16.9 17.7 16.1 18.5 18.5 20.1 16.9 18.5 16.9 19.3
[14:10:35.273] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:35.273] <TB0>     INFO:    PixTestPretest::checkIdig() 
[14:10:35.273] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:36.527] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:10:37.029] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:10:37.531] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[14:10:38.032] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[14:10:38.534] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[14:10:39.036] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[14:10:39.538] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[14:10:40.039] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[14:10:40.541] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:10:41.043] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[14:10:41.545] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[14:10:42.046] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:10:42.548] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[14:10:43.050] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:10:43.552] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 3.2 mA
[14:10:44.053] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[14:10:44.307] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 1.6 1.6 1.6 1.6 1.6 2.4 1.6 1.6 2.4 1.6 2.4 3.2 1.6 
[14:10:44.307] <TB0>     INFO: Test took 9037 ms.
[14:10:44.307] <TB0>     INFO: PixTestPretest::checkIdig() done.
[14:10:44.343] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:44.343] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:10:44.343] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:44.446] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[14:10:44.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.2688 mA
[14:10:44.649] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 24.6688 mA
[14:10:44.749] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 23.8687 mA
[14:10:44.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[14:10:44.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[14:10:45.055] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 25.4688 mA
[14:10:45.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  76 Ia 23.0687 mA
[14:10:45.256] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 24.6688 mA
[14:10:45.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  79 Ia 23.8687 mA
[14:10:45.458] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.6688 mA
[14:10:45.559] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  75 Ia 23.8687 mA
[14:10:45.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.6688 mA
[14:10:45.761] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  75 Ia 23.8687 mA
[14:10:45.863] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[14:10:45.964] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[14:10:46.065] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[14:10:46.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 23.8687 mA
[14:10:46.267] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.6688 mA
[14:10:46.368] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  75 Ia 23.0687 mA
[14:10:46.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  81 Ia 25.4688 mA
[14:10:46.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  73 Ia 23.0687 mA
[14:10:46.671] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  79 Ia 24.6688 mA
[14:10:46.771] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  76 Ia 23.8687 mA
[14:10:46.872] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.2688 mA
[14:10:46.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  88 Ia 23.8687 mA
[14:10:47.076] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[14:10:47.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.6688 mA
[14:10:47.278] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  75 Ia 23.0687 mA
[14:10:47.379] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  81 Ia 25.4688 mA
[14:10:47.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  73 Ia 23.0687 mA
[14:10:47.581] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  79 Ia 24.6688 mA
[14:10:47.682] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  76 Ia 23.8687 mA
[14:10:47.783] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 25.4688 mA
[14:10:47.884] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  70 Ia 23.0687 mA
[14:10:47.985] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  76 Ia 24.6688 mA
[14:10:48.086] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  73 Ia 23.8687 mA
[14:10:48.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 21.4688 mA
[14:10:48.288] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  93 Ia 24.6688 mA
[14:10:48.389] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  90 Ia 23.8687 mA
[14:10:48.491] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[14:10:48.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  75 Ia 23.8687 mA
[14:10:48.693] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.2688 mA
[14:10:48.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 23.8687 mA
[14:10:48.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.8687 mA
[14:10:48.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[14:10:48.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[14:10:48.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  79
[14:10:48.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  75
[14:10:48.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  75
[14:10:48.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[14:10:48.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[14:10:48.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  76
[14:10:48.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  88
[14:10:48.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[14:10:48.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  76
[14:10:48.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  73
[14:10:48.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  90
[14:10:48.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  75
[14:10:48.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  88
[14:10:48.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[14:10:50.755] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[14:10:50.755] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  18.5  18.5  18.5  19.3  19.3  18.5  18.5  18.5  19.3  18.5  18.5  19.3  18.5  19.3  19.3
[14:10:50.794] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:50.794] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:10:50.794] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:50.931] <TB0>     INFO: Expecting 231680 events.
[14:10:59.095] <TB0>     INFO: 231680 events read in total (7447ms).
[14:10:59.249] <TB0>     INFO: Test took 8451ms.
[14:10:59.450] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 107 and Delta(CalDel) = 59
[14:10:59.454] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 97 and Delta(CalDel) = 63
[14:10:59.457] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 82 and Delta(CalDel) = 60
[14:10:59.461] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 83 and Delta(CalDel) = 58
[14:10:59.465] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 82 and Delta(CalDel) = 60
[14:10:59.469] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 78 and Delta(CalDel) = 57
[14:10:59.477] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 68 and Delta(CalDel) = 62
[14:10:59.482] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 84 and Delta(CalDel) = 58
[14:10:59.485] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 74 and Delta(CalDel) = 67
[14:10:59.489] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 73 and Delta(CalDel) = 61
[14:10:59.493] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 62
[14:10:59.496] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 90 and Delta(CalDel) = 66
[14:10:59.500] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 85 and Delta(CalDel) = 66
[14:10:59.503] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 104 and Delta(CalDel) = 61
[14:10:59.510] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 81 and Delta(CalDel) = 62
[14:10:59.513] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 75 and Delta(CalDel) = 62
[14:10:59.565] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:10:59.605] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:59.605] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:10:59.605] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:59.748] <TB0>     INFO: Expecting 231680 events.
[14:11:07.909] <TB0>     INFO: 231680 events read in total (7446ms).
[14:11:07.914] <TB0>     INFO: Test took 8304ms.
[14:11:07.942] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 108 +/- 29
[14:11:08.251] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[14:11:08.256] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:11:08.260] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[14:11:08.264] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:11:08.268] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29
[14:11:08.276] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 31
[14:11:08.280] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29
[14:11:08.284] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 160 +/- 33
[14:11:08.287] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29
[14:11:08.291] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[14:11:08.295] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 168 +/- 34
[14:11:08.298] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 33
[14:11:08.302] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[14:11:08.305] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[14:11:08.309] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[14:11:08.348] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:11:08.349] <TB0>     INFO: CalDel:      108   137   127   122   127   122   147   120   160   135   128   168   157   143   141   134
[14:11:08.349] <TB0>     INFO: VthrComp:     53    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:11:08.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C0.dat
[14:11:08.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C1.dat
[14:11:08.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C2.dat
[14:11:08.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C3.dat
[14:11:08.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C4.dat
[14:11:08.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C5.dat
[14:11:08.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C6.dat
[14:11:08.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C7.dat
[14:11:08.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C8.dat
[14:11:08.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C9.dat
[14:11:08.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C10.dat
[14:11:08.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C11.dat
[14:11:08.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C12.dat
[14:11:08.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C13.dat
[14:11:08.356] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C14.dat
[14:11:08.356] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C15.dat
[14:11:08.356] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:11:08.356] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:11:08.356] <TB0>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[14:11:08.356] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:11:08.442] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:11:08.442] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:11:08.442] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:11:08.442] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:11:08.445] <TB0>     INFO: ######################################################################
[14:11:08.445] <TB0>     INFO: PixTestTiming::doTest()
[14:11:08.445] <TB0>     INFO: ######################################################################
[14:11:08.445] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:08.445] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:11:08.445] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:08.445] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:11:10.342] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:11:12.615] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:11:14.888] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:11:27.584] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:11:29.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:11:32.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:11:34.409] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:11:36.682] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:11:38.955] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:11:41.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:11:43.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:11:45.783] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:11:48.056] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:11:50.329] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:11:52.602] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:11:54.878] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:11:56.399] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:11:57.918] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:11:59.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:12:00.958] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:12:02.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:12:03.996] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:12:05.515] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:12:07.038] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:12:08.561] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:12:10.083] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:12:11.605] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:12:13.132] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:12:14.658] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:12:16.184] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:12:17.706] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:12:19.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:12:20.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:12:22.273] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:12:23.794] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:12:25.318] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:12:26.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:12:32.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:12:33.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:12:35.162] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:12:37.812] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:12:40.085] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:12:52.546] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:12:54.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:12:56.338] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:12:58.621] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:13:00.894] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:13:03.169] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:13:04.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:13:07.151] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:13:11.302] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:13:13.575] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:13:15.847] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:13:18.122] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:13:20.395] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:13:22.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:13:24.941] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:13:27.215] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:13:29.488] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:13:31.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:13:34.035] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:13:36.307] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:13:38.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:13:40.855] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:13:43.128] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:13:45.401] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:13:47.676] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:13:49.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:13:52.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:13:54.498] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:13:56.771] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:13:59.045] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:14:01.322] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:14:03.596] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:14:05.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:14:08.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:14:10.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:14:12.691] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:14:14.964] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:14:17.238] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:14:18.757] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:14:21.031] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:14:23.304] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:14:25.579] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:14:27.852] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:14:30.126] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:14:32.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:14:34.677] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:14:47.074] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:14:59.573] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:15:12.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:15:24.561] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:15:37.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:15:49.587] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:16:02.088] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:16:14.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:16:16.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:16:17.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:16:19.163] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:16:20.686] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:16:22.206] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:16:28.328] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:16:29.849] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:16:31.370] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:16:33.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:16:46.105] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:16:47.628] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:16:49.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:16:50.670] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:16:52.943] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:16:55.218] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:16:56.738] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:16:59.011] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:17:01.284] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:17:03.557] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:17:05.830] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:17:08.104] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:17:10.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:17:12.658] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:17:14.932] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:17:17.206] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:17:19.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:17:21.753] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:17:24.031] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:17:26.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:17:28.573] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:17:30.846] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:17:33.505] <TB0>     INFO: TBM Phase Settings: 244
[14:17:33.506] <TB0>     INFO: 400MHz Phase: 5
[14:17:33.506] <TB0>     INFO: 160MHz Phase: 7
[14:17:33.506] <TB0>     INFO: Functional Phase Area: 4
[14:17:33.508] <TB0>     INFO: Test took 385063 ms.
[14:17:33.508] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:17:33.508] <TB0>     INFO:    ----------------------------------------------------------------------
[14:17:33.508] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:17:33.509] <TB0>     INFO:    ----------------------------------------------------------------------
[14:17:33.509] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:17:34.654] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:17:36.176] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:17:37.697] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:17:39.218] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:17:40.739] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:17:42.261] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:17:43.781] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:17:45.303] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:17:46.823] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:17:48.344] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:17:49.863] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:17:51.384] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:17:52.905] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:17:54.426] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:17:55.945] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:17:57.467] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:17:58.986] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:18:00.506] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:18:02.779] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:18:05.054] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:18:07.326] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:18:09.603] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:18:11.877] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:18:13.398] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:18:14.918] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:18:16.438] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:18:18.712] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:18:20.986] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:18:23.259] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:18:25.533] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:18:27.807] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:18:29.330] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:18:30.850] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:18:32.371] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:18:34.648] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:18:36.926] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:18:39.200] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:18:41.473] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:18:43.747] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:18:45.267] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:18:46.787] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:18:48.307] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:18:50.586] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:18:52.860] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:18:55.137] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:18:57.410] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:18:59.683] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:19:01.204] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:19:02.726] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:19:04.245] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:19:06.522] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:19:08.795] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:19:11.071] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:19:13.345] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:19:15.618] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:19:17.138] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:19:18.659] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:19:20.180] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:19:21.700] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:19:23.220] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:19:24.740] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:19:26.261] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:19:27.781] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:19:29.684] <TB0>     INFO: ROC Delay Settings: 228
[14:19:29.685] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:19:29.685] <TB0>     INFO: ROC Port 0 Delay: 4
[14:19:29.687] <TB0>     INFO: ROC Port 1 Delay: 4
[14:19:29.687] <TB0>     INFO: Functional ROC Area: 5
[14:19:29.690] <TB0>     INFO: Test took 116182 ms.
[14:19:29.690] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:19:29.690] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:29.690] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:19:29.690] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:30.829] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4608 4608 4608 4608 4609 4609 4608 4609 e062 c000 a101 80b1 4608 4609 4608 4608 4608 4609 4609 4609 e062 c000 
[14:19:30.829] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4608 4608 4608 4608 4608 4608 4608 4609 e022 c000 a102 80c0 4608 4609 4609 4608 4608 460b 4609 4608 e022 c000 
[14:19:30.829] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4608 4608 4609 4609 4608 4609 4608 4609 e022 c000 a103 8000 4609 4608 4609 4609 4609 4609 4608 4608 e022 c000 
[14:19:30.829] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:19:44.984] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:44.984] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:19:59.148] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:59.148] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:20:13.401] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:13.402] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:20:27.652] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:27.652] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:20:41.866] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:41.866] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:20:56.051] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:56.051] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:21:10.203] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:10.203] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:21:24.462] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:24.462] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:21:38.601] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:38.601] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:21:53.059] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:53.444] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:53.456] <TB0>     INFO: Decoding statistics:
[14:21:53.456] <TB0>     INFO:   General information:
[14:21:53.456] <TB0>     INFO: 	 16bit words read:         240000000
[14:21:53.456] <TB0>     INFO: 	 valid events total:       20000000
[14:21:53.456] <TB0>     INFO: 	 empty events:             20000000
[14:21:53.456] <TB0>     INFO: 	 valid events with pixels: 0
[14:21:53.456] <TB0>     INFO: 	 valid pixel hits:         0
[14:21:53.456] <TB0>     INFO:   Event errors: 	           0
[14:21:53.456] <TB0>     INFO: 	 start marker:             0
[14:21:53.456] <TB0>     INFO: 	 stop marker:              0
[14:21:53.456] <TB0>     INFO: 	 overflow:                 0
[14:21:53.456] <TB0>     INFO: 	 invalid 5bit words:       0
[14:21:53.456] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:21:53.456] <TB0>     INFO:   TBM errors: 		           0
[14:21:53.456] <TB0>     INFO: 	 flawed TBM headers:       0
[14:21:53.456] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:21:53.456] <TB0>     INFO: 	 event ID mismatches:      0
[14:21:53.456] <TB0>     INFO:   ROC errors: 		           0
[14:21:53.456] <TB0>     INFO: 	 missing ROC header(s):    0
[14:21:53.456] <TB0>     INFO: 	 misplaced readback start: 0
[14:21:53.456] <TB0>     INFO:   Pixel decoding errors:	   0
[14:21:53.456] <TB0>     INFO: 	 pixel data incomplete:    0
[14:21:53.456] <TB0>     INFO: 	 pixel address:            0
[14:21:53.456] <TB0>     INFO: 	 pulse height fill bit:    0
[14:21:53.456] <TB0>     INFO: 	 buffer corruption:        0
[14:21:53.457] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:53.457] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:21:53.457] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:53.457] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:53.457] <TB0>     INFO:    Read back bit status: 1
[14:21:53.457] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:53.457] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:53.457] <TB0>     INFO:    Timings are good!
[14:21:53.457] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:53.457] <TB0>     INFO: Test took 143767 ms.
[14:21:53.457] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:21:53.457] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:21:53.457] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:21:53.457] <TB0>     INFO: PixTestTiming::doTest took 645015 ms.
[14:21:53.457] <TB0>     INFO: PixTestTiming::doTest() done
[14:21:53.457] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:21:53.457] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:21:53.457] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:21:53.457] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:21:53.457] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:21:53.458] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:21:53.458] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:21:53.810] <TB0>     INFO: ######################################################################
[14:21:53.810] <TB0>     INFO: PixTestAlive::doTest()
[14:21:53.810] <TB0>     INFO: ######################################################################
[14:21:53.815] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:53.815] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:21:53.815] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:53.816] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:54.166] <TB0>     INFO: Expecting 41600 events.
[14:21:58.265] <TB0>     INFO: 41600 events read in total (3384ms).
[14:21:58.265] <TB0>     INFO: Test took 4449ms.
[14:21:58.273] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:58.273] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:21:58.273] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:21:58.653] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:21:58.653] <TB0>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:21:58.653] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:21:58.656] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:58.656] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:21:58.656] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:58.657] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:58.000] <TB0>     INFO: Expecting 41600 events.
[14:22:01.969] <TB0>     INFO: 41600 events read in total (2254ms).
[14:22:01.969] <TB0>     INFO: Test took 3312ms.
[14:22:01.969] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:01.969] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:22:01.969] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:22:01.970] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:22:02.374] <TB0>     INFO: PixTestAlive::maskTest() done
[14:22:02.374] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:22:02.379] <TB0>     INFO:    ----------------------------------------------------------------------
[14:22:02.379] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:22:02.379] <TB0>     INFO:    ----------------------------------------------------------------------
[14:22:02.381] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:22:02.723] <TB0>     INFO: Expecting 41600 events.
[14:22:06.852] <TB0>     INFO: 41600 events read in total (3413ms).
[14:22:06.852] <TB0>     INFO: Test took 4471ms.
[14:22:06.860] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:06.860] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:22:06.860] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:22:07.241] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:22:07.242] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:22:07.242] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:22:07.242] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:22:07.251] <TB0>     INFO: ######################################################################
[14:22:07.251] <TB0>     INFO: PixTestTrim::doTest()
[14:22:07.251] <TB0>     INFO: ######################################################################
[14:22:07.254] <TB0>     INFO:    ----------------------------------------------------------------------
[14:22:07.254] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:22:07.254] <TB0>     INFO:    ----------------------------------------------------------------------
[14:22:07.332] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:22:07.332] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:22:07.345] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:07.345] <TB0>     INFO:     run 1 of 1
[14:22:07.345] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:07.691] <TB0>     INFO: Expecting 5025280 events.
[14:22:53.606] <TB0>     INFO: 1434720 events read in total (45200ms).
[14:23:38.608] <TB0>     INFO: 2858736 events read in total (90202ms).
[14:24:23.697] <TB0>     INFO: 4294432 events read in total (135291ms).
[14:24:46.623] <TB0>     INFO: 5025280 events read in total (158217ms).
[14:24:46.660] <TB0>     INFO: Test took 159315ms.
[14:24:46.713] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:46.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:48.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:49.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:51.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:52.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:53.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:55.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:56.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:57.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:59.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:00.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:01.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:03.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:04.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:06.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:07.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:08.864] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296460288
[14:25:08.869] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.002 minThrLimit = 103.902 minThrNLimit = 128.251 -> result = 104.002 -> 104
[14:25:08.869] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.129 minThrLimit = 103.093 minThrNLimit = 123.224 -> result = 103.129 -> 103
[14:25:08.870] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2424 minThrLimit = 91.2397 minThrNLimit = 112.925 -> result = 91.2424 -> 91
[14:25:08.870] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6055 minThrLimit = 88.5716 minThrNLimit = 111.191 -> result = 88.6055 -> 88
[14:25:08.871] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8521 minThrLimit = 91.8169 minThrNLimit = 113.519 -> result = 91.8521 -> 91
[14:25:08.871] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8737 minThrLimit = 91.8599 minThrNLimit = 112.626 -> result = 91.8737 -> 91
[14:25:08.872] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5554 minThrLimit = 83.5495 minThrNLimit = 101.161 -> result = 83.5554 -> 83
[14:25:08.873] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3609 minThrLimit = 94.3355 minThrNLimit = 112.285 -> result = 94.3609 -> 94
[14:25:08.874] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6362 minThrLimit = 86.6223 minThrNLimit = 102.151 -> result = 86.6362 -> 86
[14:25:08.875] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6474 minThrLimit = 96.6238 minThrNLimit = 116.418 -> result = 96.6474 -> 96
[14:25:08.875] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.042 minThrLimit = 94.0262 minThrNLimit = 114.634 -> result = 94.042 -> 94
[14:25:08.875] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5865 minThrLimit = 92.5317 minThrNLimit = 111.933 -> result = 92.5865 -> 92
[14:25:08.876] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6318 minThrLimit = 89.565 minThrNLimit = 109.749 -> result = 89.6318 -> 89
[14:25:08.876] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0915 minThrLimit = 90.0913 minThrNLimit = 110.456 -> result = 90.0915 -> 90
[14:25:08.877] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5 minThrLimit = 93.4898 minThrNLimit = 115.587 -> result = 93.5 -> 93
[14:25:08.877] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6352 minThrLimit = 95.6224 minThrNLimit = 117.916 -> result = 95.6352 -> 95
[14:25:08.877] <TB0>     INFO: ROC 0 VthrComp = 104
[14:25:08.878] <TB0>     INFO: ROC 1 VthrComp = 103
[14:25:08.878] <TB0>     INFO: ROC 2 VthrComp = 91
[14:25:08.879] <TB0>     INFO: ROC 3 VthrComp = 88
[14:25:08.879] <TB0>     INFO: ROC 4 VthrComp = 91
[14:25:08.879] <TB0>     INFO: ROC 5 VthrComp = 91
[14:25:08.879] <TB0>     INFO: ROC 6 VthrComp = 83
[14:25:08.879] <TB0>     INFO: ROC 7 VthrComp = 94
[14:25:08.879] <TB0>     INFO: ROC 8 VthrComp = 86
[14:25:08.879] <TB0>     INFO: ROC 9 VthrComp = 96
[14:25:08.879] <TB0>     INFO: ROC 10 VthrComp = 94
[14:25:08.879] <TB0>     INFO: ROC 11 VthrComp = 92
[14:25:08.879] <TB0>     INFO: ROC 12 VthrComp = 89
[14:25:08.880] <TB0>     INFO: ROC 13 VthrComp = 90
[14:25:08.880] <TB0>     INFO: ROC 14 VthrComp = 93
[14:25:08.880] <TB0>     INFO: ROC 15 VthrComp = 95
[14:25:08.880] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:25:08.880] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:25:08.895] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:08.895] <TB0>     INFO:     run 1 of 1
[14:25:08.895] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:09.255] <TB0>     INFO: Expecting 5025280 events.
[14:25:45.527] <TB0>     INFO: 888464 events read in total (35558ms).
[14:26:21.683] <TB0>     INFO: 1774984 events read in total (71714ms).
[14:26:57.917] <TB0>     INFO: 2660792 events read in total (107948ms).
[14:27:33.187] <TB0>     INFO: 3537672 events read in total (143218ms).
[14:28:09.250] <TB0>     INFO: 4410456 events read in total (179281ms).
[14:28:34.453] <TB0>     INFO: 5025280 events read in total (204484ms).
[14:28:34.521] <TB0>     INFO: Test took 205626ms.
[14:28:34.688] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:35.039] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:36.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:38.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:39.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:41.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:43.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:44.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:46.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:48.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:49.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:51.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:53.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:54.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:56.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:57.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:59.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:01.284] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 402501632
[14:29:01.289] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.0974 for pixel 8/2 mean/min/max = 47.1867/34.2621/60.1113
[14:29:01.289] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 63.6077 for pixel 20/33 mean/min/max = 47.9241/32.1559/63.6924
[14:29:01.290] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.7816 for pixel 10/78 mean/min/max = 46.3941/32.0013/60.7869
[14:29:01.290] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.2271 for pixel 21/0 mean/min/max = 45.4344/34.6343/56.2344
[14:29:01.291] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.2827 for pixel 0/16 mean/min/max = 46.3596/33.3324/59.3867
[14:29:01.291] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.6164 for pixel 20/69 mean/min/max = 45.6068/34.5332/56.6805
[14:29:01.291] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.6211 for pixel 17/5 mean/min/max = 46.1941/32.2535/60.1347
[14:29:01.297] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 65.5572 for pixel 3/0 mean/min/max = 47.7624/29.6068/65.918
[14:29:01.298] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 61.4284 for pixel 0/0 mean/min/max = 46.8377/32.2019/61.4735
[14:29:01.298] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.7733 for pixel 8/79 mean/min/max = 44.9494/33.0712/56.8276
[14:29:01.298] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.9343 for pixel 4/68 mean/min/max = 45.3257/32.6855/57.9659
[14:29:01.299] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.8194 for pixel 17/43 mean/min/max = 45.4361/34.7009/56.1712
[14:29:01.299] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.8609 for pixel 3/39 mean/min/max = 47.1952/33.4429/60.9475
[14:29:01.299] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.3353 for pixel 24/14 mean/min/max = 45.5941/33.5502/57.6379
[14:29:01.300] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.0346 for pixel 25/26 mean/min/max = 45.2562/34.1364/56.376
[14:29:01.300] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.5012 for pixel 0/79 mean/min/max = 44.4148/33.1882/55.6414
[14:29:01.300] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:01.436] <TB0>     INFO: Expecting 411648 events.
[14:29:09.084] <TB0>     INFO: 411648 events read in total (6930ms).
[14:29:09.090] <TB0>     INFO: Expecting 411648 events.
[14:29:16.733] <TB0>     INFO: 411648 events read in total (6977ms).
[14:29:16.742] <TB0>     INFO: Expecting 411648 events.
[14:29:24.617] <TB0>     INFO: 411648 events read in total (7214ms).
[14:29:24.628] <TB0>     INFO: Expecting 411648 events.
[14:29:32.222] <TB0>     INFO: 411648 events read in total (6936ms).
[14:29:32.236] <TB0>     INFO: Expecting 411648 events.
[14:29:39.968] <TB0>     INFO: 411648 events read in total (7069ms).
[14:29:39.983] <TB0>     INFO: Expecting 411648 events.
[14:29:47.629] <TB0>     INFO: 411648 events read in total (6985ms).
[14:29:47.646] <TB0>     INFO: Expecting 411648 events.
[14:29:55.382] <TB0>     INFO: 411648 events read in total (7078ms).
[14:29:55.402] <TB0>     INFO: Expecting 411648 events.
[14:30:02.974] <TB0>     INFO: 411648 events read in total (6915ms).
[14:30:02.996] <TB0>     INFO: Expecting 411648 events.
[14:30:10.578] <TB0>     INFO: 411648 events read in total (6924ms).
[14:30:10.602] <TB0>     INFO: Expecting 411648 events.
[14:30:18.308] <TB0>     INFO: 411648 events read in total (7044ms).
[14:30:18.336] <TB0>     INFO: Expecting 411648 events.
[14:30:25.835] <TB0>     INFO: 411648 events read in total (6849ms).
[14:30:25.863] <TB0>     INFO: Expecting 411648 events.
[14:30:33.776] <TB0>     INFO: 411648 events read in total (7267ms).
[14:30:33.807] <TB0>     INFO: Expecting 411648 events.
[14:30:41.528] <TB0>     INFO: 411648 events read in total (7075ms).
[14:30:41.563] <TB0>     INFO: Expecting 411648 events.
[14:30:49.131] <TB0>     INFO: 411648 events read in total (6928ms).
[14:30:49.169] <TB0>     INFO: Expecting 411648 events.
[14:30:56.884] <TB0>     INFO: 411648 events read in total (7080ms).
[14:30:56.921] <TB0>     INFO: Expecting 411648 events.
[14:31:04.531] <TB0>     INFO: 411648 events read in total (6975ms).
[14:31:04.577] <TB0>     INFO: Test took 123277ms.
[14:31:05.063] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4617 < 35 for itrim = 113; old thr = 33.8096 ... break
[14:31:05.094] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.789 < 35 for itrim+1 = 128; old thr = 34.4952 ... break
[14:31:05.129] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0138 < 35 for itrim = 112; old thr = 34.7191 ... break
[14:31:05.165] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9167 < 35 for itrim+1 = 90; old thr = 34.2527 ... break
[14:31:05.193] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.888 < 35 for itrim = 96; old thr = 34.0458 ... break
[14:31:05.223] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3138 < 35 for itrim = 91; old thr = 34.4087 ... break
[14:31:05.254] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.6423 < 35 for itrim+1 = 101; old thr = 34.5032 ... break
[14:31:05.266] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.32 < 35 for itrim = 100; old thr = 33.9224 ... break
[14:31:05.279] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0875 < 35 for itrim = 88; old thr = 34.05 ... break
[14:31:05.308] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.174 < 35 for itrim = 89; old thr = 33.8962 ... break
[14:31:05.341] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7028 < 35 for itrim+1 = 104; old thr = 34.7752 ... break
[14:31:05.372] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0472 < 35 for itrim = 96; old thr = 34.2246 ... break
[14:31:05.405] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3264 < 35 for itrim = 110; old thr = 33.9436 ... break
[14:31:05.441] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3288 < 35 for itrim = 100; old thr = 34.2545 ... break
[14:31:05.480] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0962 < 35 for itrim = 103; old thr = 34.2907 ... break
[14:31:05.504] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3226 < 35 for itrim = 83; old thr = 34.0172 ... break
[14:31:05.582] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:31:05.592] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:05.592] <TB0>     INFO:     run 1 of 1
[14:31:05.592] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:05.936] <TB0>     INFO: Expecting 5025280 events.
[14:31:41.664] <TB0>     INFO: 871704 events read in total (35013ms).
[14:32:17.211] <TB0>     INFO: 1742472 events read in total (70560ms).
[14:32:52.412] <TB0>     INFO: 2612328 events read in total (105762ms).
[14:33:27.743] <TB0>     INFO: 3471360 events read in total (141092ms).
[14:34:02.000] <TB0>     INFO: 4327048 events read in total (176349ms).
[14:34:31.762] <TB0>     INFO: 5025280 events read in total (205111ms).
[14:34:31.841] <TB0>     INFO: Test took 206249ms.
[14:34:32.021] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:32.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:34.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:35.619] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:37.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:38.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:40.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:42.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:43.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:45.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:46.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:48.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:50.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:51.649] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:53.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:54.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:56.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:57.921] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 444956672
[14:34:57.923] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.844777 .. 105.951797
[14:34:57.997] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 115 (-1/-1) hits flags = 528 (plus default)
[14:34:58.008] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:34:58.008] <TB0>     INFO:     run 1 of 1
[14:34:58.009] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:58.351] <TB0>     INFO: Expecting 3660800 events.
[14:35:35.075] <TB0>     INFO: 904944 events read in total (36009ms).
[14:36:11.019] <TB0>     INFO: 1810416 events read in total (71953ms).
[14:36:46.587] <TB0>     INFO: 2712968 events read in total (107521ms).
[14:37:22.596] <TB0>     INFO: 3610160 events read in total (143530ms).
[14:37:25.050] <TB0>     INFO: 3660800 events read in total (145984ms).
[14:37:25.100] <TB0>     INFO: Test took 147092ms.
[14:37:25.221] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:25.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:26.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:28.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:29.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:31.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:32.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:33.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:35.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:36.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:38.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:39.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:40.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:42.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:43.700] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:45.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:46.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:47.884] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381575168
[14:37:47.965] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.727906 .. 53.791829
[14:37:48.040] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 63 (-1/-1) hits flags = 528 (plus default)
[14:37:48.052] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:37:48.052] <TB0>     INFO:     run 1 of 1
[14:37:48.052] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:48.395] <TB0>     INFO: Expecting 1996800 events.
[14:38:28.615] <TB0>     INFO: 1095008 events read in total (39504ms).
[14:39:01.104] <TB0>     INFO: 1996800 events read in total (71993ms).
[14:39:01.124] <TB0>     INFO: Test took 73073ms.
[14:39:01.170] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:01.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:02.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:03.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:04.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:05.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:06.391] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:07.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:08.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:09.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:10.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:11.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:12.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:13.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:14.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:15.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:16.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:17.672] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 413200384
[14:39:17.754] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.618004 .. 49.203291
[14:39:17.830] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:39:17.841] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:39:17.841] <TB0>     INFO:     run 1 of 1
[14:39:17.841] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:18.185] <TB0>     INFO: Expecting 1664000 events.
[14:39:57.852] <TB0>     INFO: 1083280 events read in total (38952ms).
[14:40:19.230] <TB0>     INFO: 1664000 events read in total (60331ms).
[14:40:19.250] <TB0>     INFO: Test took 61410ms.
[14:40:19.293] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:19.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:20.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:21.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:22.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:23.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:24.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:25.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:26.323] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:27.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:28.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:29.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:30.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:31.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:32.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:33.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:34.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:35.282] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418078720
[14:40:35.364] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.306058 .. 49.203291
[14:40:35.439] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:40:35.449] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:35.449] <TB0>     INFO:     run 1 of 1
[14:40:35.449] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:35.793] <TB0>     INFO: Expecting 1630720 events.
[14:41:15.472] <TB0>     INFO: 1075592 events read in total (38964ms).
[14:41:36.148] <TB0>     INFO: 1630720 events read in total (59640ms).
[14:41:36.165] <TB0>     INFO: Test took 60716ms.
[14:41:36.204] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:36.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:37.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:38.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:39.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:40.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:41.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:42.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:43.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:44.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:45.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:46.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:47.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:48.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:49.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:50.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:51.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:52.287] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 422510592
[14:41:52.369] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:41:52.369] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:41:52.381] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:41:52.381] <TB0>     INFO:     run 1 of 1
[14:41:52.381] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:52.724] <TB0>     INFO: Expecting 1364480 events.
[14:42:33.152] <TB0>     INFO: 1076136 events read in total (39713ms).
[14:42:43.669] <TB0>     INFO: 1364480 events read in total (50230ms).
[14:42:43.683] <TB0>     INFO: Test took 51302ms.
[14:42:43.717] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:43.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:44.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:45.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:46.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:47.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:48.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:49.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:50.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:51.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:52.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:53.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:54.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:55.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:56.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:57.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:58.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:59.971] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 426156032
[14:43:00.009] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C0.dat
[14:43:00.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C1.dat
[14:43:00.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C2.dat
[14:43:00.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C3.dat
[14:43:00.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C4.dat
[14:43:00.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C5.dat
[14:43:00.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C6.dat
[14:43:00.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C7.dat
[14:43:00.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C8.dat
[14:43:00.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C9.dat
[14:43:00.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C10.dat
[14:43:00.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C11.dat
[14:43:00.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C12.dat
[14:43:00.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C13.dat
[14:43:00.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C14.dat
[14:43:00.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C15.dat
[14:43:00.011] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C0.dat
[14:43:00.018] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C1.dat
[14:43:00.025] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C2.dat
[14:43:00.032] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C3.dat
[14:43:00.039] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C4.dat
[14:43:00.046] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C5.dat
[14:43:00.053] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C6.dat
[14:43:00.060] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C7.dat
[14:43:00.066] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C8.dat
[14:43:00.073] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C9.dat
[14:43:00.080] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C10.dat
[14:43:00.087] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C11.dat
[14:43:00.094] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C12.dat
[14:43:00.101] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C13.dat
[14:43:00.107] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C14.dat
[14:43:00.114] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C15.dat
[14:43:00.121] <TB0>     INFO: PixTestTrim::trimTest() done
[14:43:00.121] <TB0>     INFO: vtrim:     113 128 112  90  96  91 101 100  88  89 104  96 110 100 103  83 
[14:43:00.121] <TB0>     INFO: vthrcomp:  104 103  91  88  91  91  83  94  86  96  94  92  89  90  93  95 
[14:43:00.121] <TB0>     INFO: vcal mean:  34.94  34.96  34.97  34.98  34.99  35.01  34.98  35.07  35.01  34.97  34.89  35.01  35.01  35.00  35.05  34.97 
[14:43:00.121] <TB0>     INFO: vcal RMS:    1.02   0.99   0.89   0.78   0.81   0.83   0.92   1.20   1.07   0.82   0.84   0.82   0.85   0.83   0.78   0.80 
[14:43:00.121] <TB0>     INFO: bits mean:   8.97   9.66   9.90   9.29   8.63   9.33   9.71   8.53   8.56   9.42   9.74   9.43   9.13   9.47   9.44   9.52 
[14:43:00.121] <TB0>     INFO: bits RMS:    2.51   2.47   2.48   2.48   2.89   2.47   2.58   2.92   3.00   2.67   2.56   2.37   2.57   2.54   2.52   2.63 
[14:43:00.134] <TB0>     INFO:    ----------------------------------------------------------------------
[14:43:00.134] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:43:00.134] <TB0>     INFO:    ----------------------------------------------------------------------
[14:43:00.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:43:00.137] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:43:00.150] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:43:00.150] <TB0>     INFO:     run 1 of 1
[14:43:00.150] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:00.498] <TB0>     INFO: Expecting 4160000 events.
[14:43:47.636] <TB0>     INFO: 1165915 events read in total (46423ms).
[14:44:33.932] <TB0>     INFO: 2318445 events read in total (92719ms).
[14:45:19.936] <TB0>     INFO: 3456535 events read in total (138723ms).
[14:45:49.439] <TB0>     INFO: 4160000 events read in total (168226ms).
[14:45:49.500] <TB0>     INFO: Test took 169350ms.
[14:45:49.626] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:49.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:51.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:53.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:55.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:57.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:59.672] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:01.598] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:03.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:05.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:07.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:09.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:11.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:13.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:15.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:17.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:18.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:20.742] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381587456
[14:46:20.743] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:46:20.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:46:20.820] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 207 (-1/-1) hits flags = 528 (plus default)
[14:46:20.831] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:20.832] <TB0>     INFO:     run 1 of 1
[14:46:20.832] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:21.177] <TB0>     INFO: Expecting 4326400 events.
[14:47:06.860] <TB0>     INFO: 1099280 events read in total (44968ms).
[14:47:51.887] <TB0>     INFO: 2190205 events read in total (89995ms).
[14:48:37.865] <TB0>     INFO: 3268430 events read in total (135973ms).
[14:49:22.529] <TB0>     INFO: 4326400 events read in total (180637ms).
[14:49:22.605] <TB0>     INFO: Test took 181773ms.
[14:49:22.765] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:23.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:25.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:27.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:29.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:31.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:33.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:35.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:37.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:38.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:40.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:43.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:44.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:47.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:49.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:51.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:53.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:55.463] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436371456
[14:49:55.464] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:49:55.559] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:49:55.559] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 206 (-1/-1) hits flags = 528 (plus default)
[14:49:55.574] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:49:55.575] <TB0>     INFO:     run 1 of 1
[14:49:55.575] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:55.938] <TB0>     INFO: Expecting 4305600 events.
[14:50:41.699] <TB0>     INFO: 1101875 events read in total (45046ms).
[14:51:26.947] <TB0>     INFO: 2194640 events read in total (90294ms).
[14:52:12.845] <TB0>     INFO: 3274875 events read in total (136193ms).
[14:52:55.674] <TB0>     INFO: 4305600 events read in total (179021ms).
[14:52:55.746] <TB0>     INFO: Test took 180171ms.
[14:52:55.898] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:56.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:58.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:00.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:02.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:04.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:06.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:08.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:10.148] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:12.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:14.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:16.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:18.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:20.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:22.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:24.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:26.102] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:28.061] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395087872
[14:53:28.062] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:53:28.135] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:53:28.135] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 210 (-1/-1) hits flags = 528 (plus default)
[14:53:28.146] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:53:28.146] <TB0>     INFO:     run 1 of 1
[14:53:28.146] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:28.488] <TB0>     INFO: Expecting 4388800 events.
[14:54:14.555] <TB0>     INFO: 1091960 events read in total (45348ms).
[14:54:59.850] <TB0>     INFO: 2176280 events read in total (90643ms).
[14:55:46.147] <TB0>     INFO: 3247935 events read in total (136941ms).
[14:56:30.719] <TB0>     INFO: 4319180 events read in total (181512ms).
[14:56:33.999] <TB0>     INFO: 4388800 events read in total (184793ms).
[14:56:34.057] <TB0>     INFO: Test took 185912ms.
[14:56:34.214] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:34.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:36.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:38.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:40.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:42.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:44.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:46.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:48.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:50.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:52.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:54.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:56.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:57.935] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:59.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:57:01.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:03.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:05.637] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416587776
[14:57:05.638] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:57:05.711] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:57:05.711] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 211 (-1/-1) hits flags = 528 (plus default)
[14:57:05.722] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:57:05.722] <TB0>     INFO:     run 1 of 1
[14:57:05.722] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:06.065] <TB0>     INFO: Expecting 4409600 events.
[14:57:51.738] <TB0>     INFO: 1089735 events read in total (44958ms).
[14:58:36.774] <TB0>     INFO: 2171120 events read in total (89995ms).
[14:59:21.037] <TB0>     INFO: 3241025 events read in total (134257ms).
[15:00:05.794] <TB0>     INFO: 4309695 events read in total (179014ms).
[15:00:10.337] <TB0>     INFO: 4409600 events read in total (183557ms).
[15:00:10.399] <TB0>     INFO: Test took 184677ms.
[15:00:10.551] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:10.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:00:12.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:00:14.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:00:16.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:00:19.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:00:21.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:00:23.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:00:25.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:00:27.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:00:29.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:00:31.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:00:33.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:00:35.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:00:37.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:00:39.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:00:41.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:00:43.580] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 448376832
[15:00:43.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.1173, thr difference RMS: 1.26592
[15:00:43.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.7066, thr difference RMS: 1.34935
[15:00:43.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.21592, thr difference RMS: 1.59576
[15:00:43.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.4119, thr difference RMS: 1.43258
[15:00:43.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.35419, thr difference RMS: 1.7037
[15:00:43.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.85552, thr difference RMS: 1.61127
[15:00:43.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.78799, thr difference RMS: 1.72972
[15:00:43.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.1832, thr difference RMS: 1.57094
[15:00:43.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.075, thr difference RMS: 1.85313
[15:00:43.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.4143, thr difference RMS: 1.6826
[15:00:43.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.06302, thr difference RMS: 1.77738
[15:00:43.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.17419, thr difference RMS: 1.51722
[15:00:43.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.88107, thr difference RMS: 1.57541
[15:00:43.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.70907, thr difference RMS: 1.533
[15:00:43.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.44965, thr difference RMS: 1.56099
[15:00:43.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.97398, thr difference RMS: 1.77656
[15:00:43.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.1412, thr difference RMS: 1.26157
[15:00:43.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.6819, thr difference RMS: 1.3392
[15:00:43.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.22691, thr difference RMS: 1.61429
[15:00:43.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.53173, thr difference RMS: 1.41583
[15:00:43.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.38054, thr difference RMS: 1.69722
[15:00:43.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.99359, thr difference RMS: 1.61297
[15:00:43.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.72963, thr difference RMS: 1.69785
[15:00:43.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.1323, thr difference RMS: 1.55558
[15:00:43.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.97897, thr difference RMS: 1.82752
[15:00:43.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.4178, thr difference RMS: 1.67594
[15:00:43.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.02242, thr difference RMS: 1.80233
[15:00:43.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.2068, thr difference RMS: 1.51499
[15:00:43.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.87029, thr difference RMS: 1.5594
[15:00:43.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.73965, thr difference RMS: 1.50996
[15:00:43.587] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.37725, thr difference RMS: 1.55241
[15:00:43.587] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.97353, thr difference RMS: 1.75519
[15:00:43.587] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.2833, thr difference RMS: 1.27449
[15:00:43.587] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.7855, thr difference RMS: 1.33049
[15:00:43.587] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.39903, thr difference RMS: 1.58804
[15:00:43.588] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.66764, thr difference RMS: 1.40417
[15:00:43.588] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.40851, thr difference RMS: 1.69706
[15:00:43.588] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.27172, thr difference RMS: 1.58669
[15:00:43.588] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.84265, thr difference RMS: 1.70281
[15:00:43.588] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.0639, thr difference RMS: 1.55985
[15:00:43.589] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.0293, thr difference RMS: 1.80702
[15:00:43.589] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.5267, thr difference RMS: 1.69304
[15:00:43.589] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.11435, thr difference RMS: 1.78369
[15:00:43.589] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.27443, thr difference RMS: 1.5058
[15:00:43.589] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.09258, thr difference RMS: 1.5495
[15:00:43.590] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.87201, thr difference RMS: 1.51458
[15:00:43.590] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.47587, thr difference RMS: 1.56372
[15:00:43.590] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.1499, thr difference RMS: 1.74903
[15:00:43.590] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.4405, thr difference RMS: 1.23815
[15:00:43.590] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.7337, thr difference RMS: 1.34296
[15:00:43.591] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.50163, thr difference RMS: 1.60102
[15:00:43.591] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.78209, thr difference RMS: 1.38831
[15:00:43.591] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.45438, thr difference RMS: 1.71802
[15:00:43.591] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.43031, thr difference RMS: 1.56975
[15:00:43.591] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.94194, thr difference RMS: 1.65513
[15:00:43.592] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.97881, thr difference RMS: 1.55618
[15:00:43.592] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.94738, thr difference RMS: 1.82876
[15:00:43.592] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.6119, thr difference RMS: 1.69563
[15:00:43.592] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.16417, thr difference RMS: 1.76041
[15:00:43.592] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.4082, thr difference RMS: 1.48164
[15:00:43.593] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.14288, thr difference RMS: 1.53278
[15:00:43.593] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.88031, thr difference RMS: 1.47929
[15:00:43.593] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.48223, thr difference RMS: 1.54163
[15:00:43.593] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.2484, thr difference RMS: 1.77707
[15:00:43.705] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[15:00:43.709] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2316 seconds
[15:00:43.709] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:00:44.442] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:00:44.442] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:00:44.445] <TB0>     INFO: ######################################################################
[15:00:44.445] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[15:00:44.445] <TB0>     INFO: ######################################################################
[15:00:44.445] <TB0>     INFO:    ----------------------------------------------------------------------
[15:00:44.445] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:00:44.445] <TB0>     INFO:    ----------------------------------------------------------------------
[15:00:44.445] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:00:44.458] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:00:44.458] <TB0>     INFO:     run 1 of 1
[15:00:44.458] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:00:44.800] <TB0>     INFO: Expecting 59072000 events.
[15:01:14.300] <TB0>     INFO: 1072800 events read in total (28785ms).
[15:01:42.543] <TB0>     INFO: 2141400 events read in total (57028ms).
[15:02:11.203] <TB0>     INFO: 3211200 events read in total (85688ms).
[15:02:39.863] <TB0>     INFO: 4283200 events read in total (114348ms).
[15:03:07.959] <TB0>     INFO: 5351400 events read in total (142444ms).
[15:03:37.051] <TB0>     INFO: 6421800 events read in total (171536ms).
[15:04:05.785] <TB0>     INFO: 7492800 events read in total (200270ms).
[15:04:34.156] <TB0>     INFO: 8561400 events read in total (228641ms).
[15:05:02.565] <TB0>     INFO: 9632000 events read in total (257050ms).
[15:05:31.350] <TB0>     INFO: 10701800 events read in total (285835ms).
[15:06:00.027] <TB0>     INFO: 11770600 events read in total (314512ms).
[15:06:29.847] <TB0>     INFO: 12842400 events read in total (344332ms).
[15:07:01.641] <TB0>     INFO: 13911600 events read in total (376126ms).
[15:07:30.504] <TB0>     INFO: 14979800 events read in total (404989ms).
[15:07:59.010] <TB0>     INFO: 16050000 events read in total (433495ms).
[15:08:27.470] <TB0>     INFO: 17120400 events read in total (461955ms).
[15:08:55.989] <TB0>     INFO: 18188400 events read in total (490474ms).
[15:09:24.415] <TB0>     INFO: 19259400 events read in total (518900ms).
[15:09:52.742] <TB0>     INFO: 20329800 events read in total (547227ms).
[15:10:21.259] <TB0>     INFO: 21398200 events read in total (575744ms).
[15:10:49.191] <TB0>     INFO: 22470000 events read in total (603676ms).
[15:11:17.047] <TB0>     INFO: 23539800 events read in total (631532ms).
[15:11:45.411] <TB0>     INFO: 24608600 events read in total (659896ms).
[15:12:13.914] <TB0>     INFO: 25680200 events read in total (688399ms).
[15:12:42.311] <TB0>     INFO: 26749400 events read in total (716797ms).
[15:13:10.649] <TB0>     INFO: 27818600 events read in total (745134ms).
[15:13:39.068] <TB0>     INFO: 28891200 events read in total (773553ms).
[15:14:07.471] <TB0>     INFO: 29959800 events read in total (801956ms).
[15:14:35.904] <TB0>     INFO: 31029800 events read in total (830389ms).
[15:15:04.280] <TB0>     INFO: 32100800 events read in total (858765ms).
[15:15:33.240] <TB0>     INFO: 33169400 events read in total (887725ms).
[15:16:09.896] <TB0>     INFO: 34240600 events read in total (924381ms).
[15:17:25.361] <TB0>     INFO: 35310600 events read in total (999859ms).
[15:17:54.482] <TB0>     INFO: 36378800 events read in total (1028967ms).
[15:18:23.380] <TB0>     INFO: 37450800 events read in total (1057865ms).
[15:18:52.568] <TB0>     INFO: 38520200 events read in total (1087053ms).
[15:19:21.378] <TB0>     INFO: 39588400 events read in total (1115863ms).
[15:19:50.201] <TB0>     INFO: 40659600 events read in total (1144686ms).
[15:20:19.592] <TB0>     INFO: 41729200 events read in total (1174077ms).
[15:20:48.841] <TB0>     INFO: 42797600 events read in total (1203326ms).
[15:21:17.657] <TB0>     INFO: 43868600 events read in total (1232142ms).
[15:21:46.388] <TB0>     INFO: 44938000 events read in total (1260873ms).
[15:22:15.563] <TB0>     INFO: 46005600 events read in total (1290048ms).
[15:22:44.319] <TB0>     INFO: 47077000 events read in total (1318804ms).
[15:23:13.069] <TB0>     INFO: 48147200 events read in total (1347554ms).
[15:23:40.825] <TB0>     INFO: 49215600 events read in total (1375310ms).
[15:24:09.326] <TB0>     INFO: 50284600 events read in total (1403811ms).
[15:24:37.899] <TB0>     INFO: 51355600 events read in total (1432384ms).
[15:25:06.678] <TB0>     INFO: 52424200 events read in total (1461164ms).
[15:25:35.301] <TB0>     INFO: 53495600 events read in total (1489786ms).
[15:26:03.761] <TB0>     INFO: 54565000 events read in total (1518246ms).
[15:26:32.207] <TB0>     INFO: 55632800 events read in total (1546692ms).
[15:27:00.610] <TB0>     INFO: 56700600 events read in total (1575095ms).
[15:27:29.165] <TB0>     INFO: 57772400 events read in total (1603650ms).
[15:27:57.571] <TB0>     INFO: 58841400 events read in total (1632056ms).
[15:28:04.054] <TB0>     INFO: 59072000 events read in total (1638539ms).
[15:28:04.087] <TB0>     INFO: Test took 1639629ms.
[15:28:04.184] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:08.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:28:08.087] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:09.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:28:09.381] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:10.678] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:28:10.678] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:11.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:28:11.835] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:12.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:28:12.988] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:14.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:28:14.140] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:15.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:28:15.295] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:16.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:28:16.455] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:17.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:28:17.625] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:18.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:28:18.806] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:19.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:28:19.954] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:21.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:28:21.108] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:22.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:28:22.289] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:23.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:28:23.444] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:24.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:28:24.593] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:25.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:28:25.785] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:28:26.937] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300015616
[15:28:26.975] <TB0>     INFO: PixTestScurves::scurves() done 
[15:28:26.975] <TB0>     INFO: Vcal mean:  35.06  35.09  34.99  35.12  35.09  35.07  35.06  35.30  35.11  35.14  35.16  35.10  35.04  35.08  35.08  35.11 
[15:28:26.975] <TB0>     INFO: Vcal RMS:    0.90   0.87   0.77   0.65   0.67   0.68   0.80   1.03   0.95   0.69   0.72   0.68   0.72   0.69   0.67   0.66 
[15:28:26.975] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:28:27.061] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:28:27.061] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:28:27.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:28:27.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:28:27.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:28:27.067] <TB0>     INFO: ######################################################################
[15:28:27.067] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:28:27.067] <TB0>     INFO: ######################################################################
[15:28:27.160] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:28:27.505] <TB0>     INFO: Expecting 41600 events.
[15:28:31.657] <TB0>     INFO: 41600 events read in total (3365ms).
[15:28:31.658] <TB0>     INFO: Test took 4498ms.
[15:28:31.665] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:31.665] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:28:31.665] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:28:31.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 46, 48] has eff 0/10
[15:28:31.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 46, 48]
[15:28:31.670] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 47, 78] has eff 0/10
[15:28:31.670] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 47, 78]
[15:28:31.671] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 45, 7] has eff 0/10
[15:28:31.671] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 45, 7]
[15:28:31.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[15:28:31.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:28:31.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:28:31.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:28:32.012] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:28:32.361] <TB0>     INFO: Expecting 41600 events.
[15:28:36.520] <TB0>     INFO: 41600 events read in total (3444ms).
[15:28:36.520] <TB0>     INFO: Test took 4508ms.
[15:28:36.528] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:36.528] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:28:36.528] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:28:36.533] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.406
[15:28:36.533] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 167
[15:28:36.533] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.648
[15:28:36.533] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[15:28:36.533] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.056
[15:28:36.533] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:28:36.533] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.911
[15:28:36.533] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[15:28:36.533] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.297
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.693
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 185
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.235
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.527
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.053
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 170
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.632
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 172
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.39
[15:28:36.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.453
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 185
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 206.041
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 207
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.093
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.458
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.385
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 177
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:28:36.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:28:36.606] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:28:36.954] <TB0>     INFO: Expecting 41600 events.
[15:28:41.100] <TB0>     INFO: 41600 events read in total (3431ms).
[15:28:41.101] <TB0>     INFO: Test took 4495ms.
[15:28:41.109] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:41.109] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:28:41.109] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:28:41.113] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:28:41.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 65minph_roc = 9
[15:28:41.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.5027
[15:28:41.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 62
[15:28:41.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1808
[15:28:41.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,7] phvalue 80
[15:28:41.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9614
[15:28:41.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,13] phvalue 70
[15:28:41.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7145
[15:28:41.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 73
[15:28:41.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.089
[15:28:41.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 74
[15:28:41.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.0297
[15:28:41.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 85
[15:28:41.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.9082
[15:28:41.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 86
[15:28:41.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.2338
[15:28:41.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 78
[15:28:41.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4218
[15:28:41.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[15:28:41.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8211
[15:28:41.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,32] phvalue 70
[15:28:41.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7839
[15:28:41.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 78
[15:28:41.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9988
[15:28:41.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 80
[15:28:41.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 100.568
[15:28:41.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 101
[15:28:41.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0342
[15:28:41.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 76
[15:28:41.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4786
[15:28:41.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 86
[15:28:41.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3537
[15:28:41.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,11] phvalue 71
[15:28:41.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 0 0
[15:28:41.523] <TB0>     INFO: Expecting 2560 events.
[15:28:42.480] <TB0>     INFO: 2560 events read in total (242ms).
[15:28:42.480] <TB0>     INFO: Test took 1362ms.
[15:28:42.481] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:28:42.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 7, 1 1
[15:28:42.988] <TB0>     INFO: Expecting 2560 events.
[15:28:43.946] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:43.948] <TB0>     INFO: Test took 1465ms.
[15:28:43.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:28:43.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 13, 2 2
[15:28:44.457] <TB0>     INFO: Expecting 2560 events.
[15:28:45.414] <TB0>     INFO: 2560 events read in total (242ms).
[15:28:45.414] <TB0>     INFO: Test took 1465ms.
[15:28:45.414] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:28:45.415] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 3 3
[15:28:45.922] <TB0>     INFO: Expecting 2560 events.
[15:28:46.879] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:46.880] <TB0>     INFO: Test took 1465ms.
[15:28:46.880] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:28:46.880] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[15:28:47.387] <TB0>     INFO: Expecting 2560 events.
[15:28:48.345] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:48.345] <TB0>     INFO: Test took 1465ms.
[15:28:48.346] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:28:48.346] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 5 5
[15:28:48.861] <TB0>     INFO: Expecting 2560 events.
[15:28:49.830] <TB0>     INFO: 2560 events read in total (251ms).
[15:28:49.832] <TB0>     INFO: Test took 1486ms.
[15:28:49.832] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:28:49.833] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 6 6
[15:28:50.341] <TB0>     INFO: Expecting 2560 events.
[15:28:51.310] <TB0>     INFO: 2560 events read in total (251ms).
[15:28:51.310] <TB0>     INFO: Test took 1477ms.
[15:28:51.310] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:28:51.311] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[15:28:51.827] <TB0>     INFO: Expecting 2560 events.
[15:28:52.784] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:52.784] <TB0>     INFO: Test took 1473ms.
[15:28:52.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:28:52.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:28:53.292] <TB0>     INFO: Expecting 2560 events.
[15:28:54.250] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:54.250] <TB0>     INFO: Test took 1465ms.
[15:28:54.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:28:54.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 32, 9 9
[15:28:54.758] <TB0>     INFO: Expecting 2560 events.
[15:28:55.718] <TB0>     INFO: 2560 events read in total (245ms).
[15:28:55.718] <TB0>     INFO: Test took 1467ms.
[15:28:55.719] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:28:55.719] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 10 10
[15:28:56.235] <TB0>     INFO: Expecting 2560 events.
[15:28:57.194] <TB0>     INFO: 2560 events read in total (244ms).
[15:28:57.194] <TB0>     INFO: Test took 1475ms.
[15:28:57.194] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:28:57.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 11 11
[15:28:57.711] <TB0>     INFO: Expecting 2560 events.
[15:28:58.671] <TB0>     INFO: 2560 events read in total (245ms).
[15:28:58.671] <TB0>     INFO: Test took 1476ms.
[15:28:58.672] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:28:58.672] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 12 12
[15:28:59.179] <TB0>     INFO: Expecting 2560 events.
[15:29:00.138] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:00.139] <TB0>     INFO: Test took 1467ms.
[15:29:00.139] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:29:00.139] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 13 13
[15:29:00.647] <TB0>     INFO: Expecting 2560 events.
[15:29:01.606] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:01.606] <TB0>     INFO: Test took 1467ms.
[15:29:01.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:29:01.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 14 14
[15:29:02.114] <TB0>     INFO: Expecting 2560 events.
[15:29:03.070] <TB0>     INFO: 2560 events read in total (241ms).
[15:29:03.070] <TB0>     INFO: Test took 1463ms.
[15:29:03.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:29:03.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 11, 15 15
[15:29:03.579] <TB0>     INFO: Expecting 2560 events.
[15:29:04.539] <TB0>     INFO: 2560 events read in total (245ms).
[15:29:04.539] <TB0>     INFO: Test took 1468ms.
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:29:04.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:29:04.542] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:05.049] <TB0>     INFO: Expecting 655360 events.
[15:29:17.652] <TB0>     INFO: 655360 events read in total (11889ms).
[15:29:17.662] <TB0>     INFO: Expecting 655360 events.
[15:29:29.283] <TB0>     INFO: 655360 events read in total (11094ms).
[15:29:29.297] <TB0>     INFO: Expecting 655360 events.
[15:29:40.972] <TB0>     INFO: 655360 events read in total (11116ms).
[15:29:40.991] <TB0>     INFO: Expecting 655360 events.
[15:29:52.623] <TB0>     INFO: 655360 events read in total (11075ms).
[15:29:52.647] <TB0>     INFO: Expecting 655360 events.
[15:30:04.353] <TB0>     INFO: 655360 events read in total (11161ms).
[15:30:04.381] <TB0>     INFO: Expecting 655360 events.
[15:30:16.038] <TB0>     INFO: 655360 events read in total (11111ms).
[15:30:16.070] <TB0>     INFO: Expecting 655360 events.
[15:30:27.747] <TB0>     INFO: 655360 events read in total (11150ms).
[15:30:27.783] <TB0>     INFO: Expecting 655360 events.
[15:30:39.425] <TB0>     INFO: 655360 events read in total (11105ms).
[15:30:39.469] <TB0>     INFO: Expecting 655360 events.
[15:30:51.137] <TB0>     INFO: 655360 events read in total (11141ms).
[15:30:51.183] <TB0>     INFO: Expecting 655360 events.
[15:31:02.925] <TB0>     INFO: 655360 events read in total (11215ms).
[15:31:02.974] <TB0>     INFO: Expecting 655360 events.
[15:31:14.735] <TB0>     INFO: 655360 events read in total (11235ms).
[15:31:14.788] <TB0>     INFO: Expecting 655360 events.
[15:31:26.631] <TB0>     INFO: 655360 events read in total (11317ms).
[15:31:26.690] <TB0>     INFO: Expecting 655360 events.
[15:31:38.350] <TB0>     INFO: 655360 events read in total (11134ms).
[15:31:38.412] <TB0>     INFO: Expecting 655360 events.
[15:31:50.099] <TB0>     INFO: 655360 events read in total (11160ms).
[15:31:50.166] <TB0>     INFO: Expecting 655360 events.
[15:32:01.794] <TB0>     INFO: 655360 events read in total (11101ms).
[15:32:01.950] <TB0>     INFO: Expecting 655360 events.
[15:32:13.847] <TB0>     INFO: 655360 events read in total (11371ms).
[15:32:14.004] <TB0>     INFO: Test took 189462ms.
[15:32:14.100] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:14.408] <TB0>     INFO: Expecting 655360 events.
[15:32:26.237] <TB0>     INFO: 655360 events read in total (11114ms).
[15:32:26.248] <TB0>     INFO: Expecting 655360 events.
[15:32:37.854] <TB0>     INFO: 655360 events read in total (11045ms).
[15:32:37.869] <TB0>     INFO: Expecting 655360 events.
[15:32:49.572] <TB0>     INFO: 655360 events read in total (11145ms).
[15:32:49.595] <TB0>     INFO: Expecting 655360 events.
[15:33:01.229] <TB0>     INFO: 655360 events read in total (11085ms).
[15:33:01.253] <TB0>     INFO: Expecting 655360 events.
[15:33:12.889] <TB0>     INFO: 655360 events read in total (11088ms).
[15:33:12.917] <TB0>     INFO: Expecting 655360 events.
[15:33:24.576] <TB0>     INFO: 655360 events read in total (11113ms).
[15:33:24.609] <TB0>     INFO: Expecting 655360 events.
[15:33:36.201] <TB0>     INFO: 655360 events read in total (11048ms).
[15:33:36.238] <TB0>     INFO: Expecting 655360 events.
[15:33:47.892] <TB0>     INFO: 655360 events read in total (11113ms).
[15:33:47.934] <TB0>     INFO: Expecting 655360 events.
[15:33:59.276] <TB0>     INFO: 655360 events read in total (10806ms).
[15:33:59.322] <TB0>     INFO: Expecting 655360 events.
[15:34:10.703] <TB0>     INFO: 655360 events read in total (10854ms).
[15:34:10.753] <TB0>     INFO: Expecting 655360 events.
[15:34:22.129] <TB0>     INFO: 655360 events read in total (10849ms).
[15:34:22.183] <TB0>     INFO: Expecting 655360 events.
[15:34:33.725] <TB0>     INFO: 655360 events read in total (11016ms).
[15:34:33.784] <TB0>     INFO: Expecting 655360 events.
[15:34:45.614] <TB0>     INFO: 655360 events read in total (11304ms).
[15:34:45.675] <TB0>     INFO: Expecting 655360 events.
[15:34:57.317] <TB0>     INFO: 655360 events read in total (11116ms).
[15:34:57.384] <TB0>     INFO: Expecting 655360 events.
[15:35:09.096] <TB0>     INFO: 655360 events read in total (11186ms).
[15:35:09.167] <TB0>     INFO: Expecting 655360 events.
[15:35:20.842] <TB0>     INFO: 655360 events read in total (11149ms).
[15:35:20.915] <TB0>     INFO: Test took 186815ms.
[15:35:21.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.095] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:35:21.095] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.095] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:35:21.095] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.096] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:35:21.096] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.096] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:35:21.096] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.097] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:35:21.097] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.097] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:35:21.097] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.098] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:35:21.098] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.098] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:35:21.098] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:35:21.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:35:21.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.100] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:35:21.100] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.100] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:35:21.100] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.100] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:35:21.100] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.101] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:35:21.101] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.101] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:35:21.101] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:35:21.102] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:35:21.102] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.108] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.115] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.123] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.130] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.138] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.145] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.152] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.159] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:35:21.167] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.174] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.182] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.193] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:35:21.200] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.207] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.215] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.222] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:35:21.230] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.237] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:35:21.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:35:21.274] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C0.dat
[15:35:21.274] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C1.dat
[15:35:21.274] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C2.dat
[15:35:21.274] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C3.dat
[15:35:21.275] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C4.dat
[15:35:21.275] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C5.dat
[15:35:21.275] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C6.dat
[15:35:21.275] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C7.dat
[15:35:21.275] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C8.dat
[15:35:21.275] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C9.dat
[15:35:21.275] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C10.dat
[15:35:21.275] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C11.dat
[15:35:21.275] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C12.dat
[15:35:21.275] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C13.dat
[15:35:21.276] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C14.dat
[15:35:21.276] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C15.dat
[15:35:21.623] <TB0>     INFO: Expecting 41600 events.
[15:35:25.469] <TB0>     INFO: 41600 events read in total (3131ms).
[15:35:25.470] <TB0>     INFO: Test took 4192ms.
[15:35:26.121] <TB0>     INFO: Expecting 41600 events.
[15:35:29.947] <TB0>     INFO: 41600 events read in total (3111ms).
[15:35:29.948] <TB0>     INFO: Test took 4177ms.
[15:35:30.593] <TB0>     INFO: Expecting 41600 events.
[15:35:34.439] <TB0>     INFO: 41600 events read in total (3131ms).
[15:35:34.440] <TB0>     INFO: Test took 4192ms.
[15:35:34.740] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:34.873] <TB0>     INFO: Expecting 2560 events.
[15:35:35.833] <TB0>     INFO: 2560 events read in total (245ms).
[15:35:35.833] <TB0>     INFO: Test took 1093ms.
[15:35:35.835] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:36.342] <TB0>     INFO: Expecting 2560 events.
[15:35:37.302] <TB0>     INFO: 2560 events read in total (245ms).
[15:35:37.303] <TB0>     INFO: Test took 1468ms.
[15:35:37.305] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:37.811] <TB0>     INFO: Expecting 2560 events.
[15:35:38.770] <TB0>     INFO: 2560 events read in total (244ms).
[15:35:38.771] <TB0>     INFO: Test took 1466ms.
[15:35:38.773] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:39.280] <TB0>     INFO: Expecting 2560 events.
[15:35:40.239] <TB0>     INFO: 2560 events read in total (245ms).
[15:35:40.240] <TB0>     INFO: Test took 1467ms.
[15:35:40.244] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:40.749] <TB0>     INFO: Expecting 2560 events.
[15:35:41.706] <TB0>     INFO: 2560 events read in total (243ms).
[15:35:41.706] <TB0>     INFO: Test took 1462ms.
[15:35:41.708] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:42.214] <TB0>     INFO: Expecting 2560 events.
[15:35:43.172] <TB0>     INFO: 2560 events read in total (243ms).
[15:35:43.172] <TB0>     INFO: Test took 1464ms.
[15:35:43.174] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:43.681] <TB0>     INFO: Expecting 2560 events.
[15:35:44.641] <TB0>     INFO: 2560 events read in total (245ms).
[15:35:44.642] <TB0>     INFO: Test took 1468ms.
[15:35:44.644] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:45.151] <TB0>     INFO: Expecting 2560 events.
[15:35:46.108] <TB0>     INFO: 2560 events read in total (242ms).
[15:35:46.108] <TB0>     INFO: Test took 1464ms.
[15:35:46.111] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:46.616] <TB0>     INFO: Expecting 2560 events.
[15:35:47.575] <TB0>     INFO: 2560 events read in total (244ms).
[15:35:47.575] <TB0>     INFO: Test took 1464ms.
[15:35:47.577] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:48.084] <TB0>     INFO: Expecting 2560 events.
[15:35:49.042] <TB0>     INFO: 2560 events read in total (243ms).
[15:35:49.042] <TB0>     INFO: Test took 1465ms.
[15:35:49.044] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:49.551] <TB0>     INFO: Expecting 2560 events.
[15:35:50.510] <TB0>     INFO: 2560 events read in total (245ms).
[15:35:50.511] <TB0>     INFO: Test took 1467ms.
[15:35:50.513] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:51.017] <TB0>     INFO: Expecting 2560 events.
[15:35:51.974] <TB0>     INFO: 2560 events read in total (242ms).
[15:35:51.975] <TB0>     INFO: Test took 1462ms.
[15:35:51.977] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:52.483] <TB0>     INFO: Expecting 2560 events.
[15:35:53.441] <TB0>     INFO: 2560 events read in total (243ms).
[15:35:53.441] <TB0>     INFO: Test took 1464ms.
[15:35:53.443] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:53.950] <TB0>     INFO: Expecting 2560 events.
[15:35:54.908] <TB0>     INFO: 2560 events read in total (243ms).
[15:35:54.908] <TB0>     INFO: Test took 1465ms.
[15:35:54.911] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:55.417] <TB0>     INFO: Expecting 2560 events.
[15:35:56.376] <TB0>     INFO: 2560 events read in total (243ms).
[15:35:56.376] <TB0>     INFO: Test took 1466ms.
[15:35:56.378] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:56.885] <TB0>     INFO: Expecting 2560 events.
[15:35:57.842] <TB0>     INFO: 2560 events read in total (242ms).
[15:35:57.842] <TB0>     INFO: Test took 1464ms.
[15:35:57.845] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:58.354] <TB0>     INFO: Expecting 2560 events.
[15:35:59.312] <TB0>     INFO: 2560 events read in total (243ms).
[15:35:59.313] <TB0>     INFO: Test took 1468ms.
[15:35:59.314] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:59.822] <TB0>     INFO: Expecting 2560 events.
[15:36:00.780] <TB0>     INFO: 2560 events read in total (243ms).
[15:36:00.780] <TB0>     INFO: Test took 1466ms.
[15:36:00.782] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:01.289] <TB0>     INFO: Expecting 2560 events.
[15:36:02.248] <TB0>     INFO: 2560 events read in total (244ms).
[15:36:02.248] <TB0>     INFO: Test took 1466ms.
[15:36:02.251] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:02.756] <TB0>     INFO: Expecting 2560 events.
[15:36:03.714] <TB0>     INFO: 2560 events read in total (243ms).
[15:36:03.714] <TB0>     INFO: Test took 1463ms.
[15:36:03.716] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:04.222] <TB0>     INFO: Expecting 2560 events.
[15:36:05.181] <TB0>     INFO: 2560 events read in total (244ms).
[15:36:05.181] <TB0>     INFO: Test took 1465ms.
[15:36:05.183] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:05.690] <TB0>     INFO: Expecting 2560 events.
[15:36:06.651] <TB0>     INFO: 2560 events read in total (246ms).
[15:36:06.651] <TB0>     INFO: Test took 1468ms.
[15:36:06.653] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:07.160] <TB0>     INFO: Expecting 2560 events.
[15:36:08.121] <TB0>     INFO: 2560 events read in total (246ms).
[15:36:08.122] <TB0>     INFO: Test took 1469ms.
[15:36:08.124] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:08.630] <TB0>     INFO: Expecting 2560 events.
[15:36:09.588] <TB0>     INFO: 2560 events read in total (243ms).
[15:36:09.589] <TB0>     INFO: Test took 1465ms.
[15:36:09.591] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:10.098] <TB0>     INFO: Expecting 2560 events.
[15:36:11.056] <TB0>     INFO: 2560 events read in total (243ms).
[15:36:11.056] <TB0>     INFO: Test took 1465ms.
[15:36:11.058] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:11.565] <TB0>     INFO: Expecting 2560 events.
[15:36:12.523] <TB0>     INFO: 2560 events read in total (243ms).
[15:36:12.523] <TB0>     INFO: Test took 1465ms.
[15:36:12.527] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:13.035] <TB0>     INFO: Expecting 2560 events.
[15:36:13.993] <TB0>     INFO: 2560 events read in total (243ms).
[15:36:13.993] <TB0>     INFO: Test took 1466ms.
[15:36:13.995] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:14.506] <TB0>     INFO: Expecting 2560 events.
[15:36:15.465] <TB0>     INFO: 2560 events read in total (244ms).
[15:36:15.465] <TB0>     INFO: Test took 1470ms.
[15:36:15.467] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:15.977] <TB0>     INFO: Expecting 2560 events.
[15:36:16.936] <TB0>     INFO: 2560 events read in total (243ms).
[15:36:16.937] <TB0>     INFO: Test took 1470ms.
[15:36:16.939] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:17.445] <TB0>     INFO: Expecting 2560 events.
[15:36:18.403] <TB0>     INFO: 2560 events read in total (243ms).
[15:36:18.404] <TB0>     INFO: Test took 1466ms.
[15:36:18.406] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:18.912] <TB0>     INFO: Expecting 2560 events.
[15:36:19.870] <TB0>     INFO: 2560 events read in total (243ms).
[15:36:19.870] <TB0>     INFO: Test took 1465ms.
[15:36:19.872] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:20.379] <TB0>     INFO: Expecting 2560 events.
[15:36:21.338] <TB0>     INFO: 2560 events read in total (244ms).
[15:36:21.339] <TB0>     INFO: Test took 1467ms.
[15:36:22.360] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[15:36:22.360] <TB0>     INFO: PH scale (per ROC):    67  69  73  75  71  75  74  68  62  68  77  74  80  70  79  77
[15:36:22.360] <TB0>     INFO: PH offset (per ROC):  190 175 180 176 177 170 167 176 187 184 174 173 152 176 162 176
[15:36:22.532] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:36:22.550] <TB0>     INFO: ######################################################################
[15:36:22.550] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:36:22.551] <TB0>     INFO: ######################################################################
[15:36:22.551] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:36:22.562] <TB0>     INFO: scanning low vcal = 10
[15:36:22.906] <TB0>     INFO: Expecting 41600 events.
[15:36:26.628] <TB0>     INFO: 41600 events read in total (3007ms).
[15:36:26.628] <TB0>     INFO: Test took 4066ms.
[15:36:26.630] <TB0>     INFO: scanning low vcal = 20
[15:36:27.136] <TB0>     INFO: Expecting 41600 events.
[15:36:30.859] <TB0>     INFO: 41600 events read in total (3008ms).
[15:36:30.859] <TB0>     INFO: Test took 4229ms.
[15:36:30.860] <TB0>     INFO: scanning low vcal = 30
[15:36:31.373] <TB0>     INFO: Expecting 41600 events.
[15:36:35.082] <TB0>     INFO: 41600 events read in total (2994ms).
[15:36:35.083] <TB0>     INFO: Test took 4222ms.
[15:36:35.085] <TB0>     INFO: scanning low vcal = 40
[15:36:35.587] <TB0>     INFO: Expecting 41600 events.
[15:36:39.793] <TB0>     INFO: 41600 events read in total (3491ms).
[15:36:39.794] <TB0>     INFO: Test took 4709ms.
[15:36:39.801] <TB0>     INFO: scanning low vcal = 50
[15:36:40.212] <TB0>     INFO: Expecting 41600 events.
[15:36:44.431] <TB0>     INFO: 41600 events read in total (3504ms).
[15:36:44.432] <TB0>     INFO: Test took 4631ms.
[15:36:44.437] <TB0>     INFO: scanning low vcal = 60
[15:36:44.854] <TB0>     INFO: Expecting 41600 events.
[15:36:49.079] <TB0>     INFO: 41600 events read in total (3510ms).
[15:36:49.079] <TB0>     INFO: Test took 4642ms.
[15:36:49.084] <TB0>     INFO: scanning low vcal = 70
[15:36:49.502] <TB0>     INFO: Expecting 41600 events.
[15:36:53.733] <TB0>     INFO: 41600 events read in total (3513ms).
[15:36:53.734] <TB0>     INFO: Test took 4650ms.
[15:36:53.741] <TB0>     INFO: scanning low vcal = 80
[15:36:54.161] <TB0>     INFO: Expecting 41600 events.
[15:36:58.419] <TB0>     INFO: 41600 events read in total (3543ms).
[15:36:58.420] <TB0>     INFO: Test took 4679ms.
[15:36:58.423] <TB0>     INFO: scanning low vcal = 90
[15:36:58.842] <TB0>     INFO: Expecting 41600 events.
[15:37:03.133] <TB0>     INFO: 41600 events read in total (3576ms).
[15:37:03.134] <TB0>     INFO: Test took 4711ms.
[15:37:03.139] <TB0>     INFO: scanning low vcal = 100
[15:37:03.556] <TB0>     INFO: Expecting 41600 events.
[15:37:07.973] <TB0>     INFO: 41600 events read in total (3702ms).
[15:37:07.974] <TB0>     INFO: Test took 4835ms.
[15:37:07.977] <TB0>     INFO: scanning low vcal = 110
[15:37:08.398] <TB0>     INFO: Expecting 41600 events.
[15:37:12.668] <TB0>     INFO: 41600 events read in total (3555ms).
[15:37:12.668] <TB0>     INFO: Test took 4691ms.
[15:37:12.671] <TB0>     INFO: scanning low vcal = 120
[15:37:13.089] <TB0>     INFO: Expecting 41600 events.
[15:37:17.388] <TB0>     INFO: 41600 events read in total (3584ms).
[15:37:17.389] <TB0>     INFO: Test took 4718ms.
[15:37:17.392] <TB0>     INFO: scanning low vcal = 130
[15:37:17.810] <TB0>     INFO: Expecting 41600 events.
[15:37:22.081] <TB0>     INFO: 41600 events read in total (3556ms).
[15:37:22.082] <TB0>     INFO: Test took 4690ms.
[15:37:22.086] <TB0>     INFO: scanning low vcal = 140
[15:37:22.501] <TB0>     INFO: Expecting 41600 events.
[15:37:26.761] <TB0>     INFO: 41600 events read in total (3546ms).
[15:37:26.762] <TB0>     INFO: Test took 4676ms.
[15:37:26.765] <TB0>     INFO: scanning low vcal = 150
[15:37:27.181] <TB0>     INFO: Expecting 41600 events.
[15:37:31.470] <TB0>     INFO: 41600 events read in total (3574ms).
[15:37:31.470] <TB0>     INFO: Test took 4705ms.
[15:37:31.473] <TB0>     INFO: scanning low vcal = 160
[15:37:31.892] <TB0>     INFO: Expecting 41600 events.
[15:37:36.174] <TB0>     INFO: 41600 events read in total (3567ms).
[15:37:36.174] <TB0>     INFO: Test took 4701ms.
[15:37:36.177] <TB0>     INFO: scanning low vcal = 170
[15:37:36.592] <TB0>     INFO: Expecting 41600 events.
[15:37:40.851] <TB0>     INFO: 41600 events read in total (3544ms).
[15:37:40.852] <TB0>     INFO: Test took 4675ms.
[15:37:40.857] <TB0>     INFO: scanning low vcal = 180
[15:37:41.277] <TB0>     INFO: Expecting 41600 events.
[15:37:45.555] <TB0>     INFO: 41600 events read in total (3563ms).
[15:37:45.556] <TB0>     INFO: Test took 4699ms.
[15:37:45.558] <TB0>     INFO: scanning low vcal = 190
[15:37:45.980] <TB0>     INFO: Expecting 41600 events.
[15:37:50.272] <TB0>     INFO: 41600 events read in total (3577ms).
[15:37:50.273] <TB0>     INFO: Test took 4715ms.
[15:37:50.277] <TB0>     INFO: scanning low vcal = 200
[15:37:50.691] <TB0>     INFO: Expecting 41600 events.
[15:37:54.969] <TB0>     INFO: 41600 events read in total (3562ms).
[15:37:54.970] <TB0>     INFO: Test took 4693ms.
[15:37:54.973] <TB0>     INFO: scanning low vcal = 210
[15:37:55.391] <TB0>     INFO: Expecting 41600 events.
[15:37:59.678] <TB0>     INFO: 41600 events read in total (3572ms).
[15:37:59.679] <TB0>     INFO: Test took 4706ms.
[15:37:59.682] <TB0>     INFO: scanning low vcal = 220
[15:38:00.102] <TB0>     INFO: Expecting 41600 events.
[15:38:04.377] <TB0>     INFO: 41600 events read in total (3561ms).
[15:38:04.378] <TB0>     INFO: Test took 4696ms.
[15:38:04.381] <TB0>     INFO: scanning low vcal = 230
[15:38:04.798] <TB0>     INFO: Expecting 41600 events.
[15:38:09.077] <TB0>     INFO: 41600 events read in total (3564ms).
[15:38:09.077] <TB0>     INFO: Test took 4696ms.
[15:38:09.080] <TB0>     INFO: scanning low vcal = 240
[15:38:09.505] <TB0>     INFO: Expecting 41600 events.
[15:38:13.787] <TB0>     INFO: 41600 events read in total (3567ms).
[15:38:13.788] <TB0>     INFO: Test took 4708ms.
[15:38:13.791] <TB0>     INFO: scanning low vcal = 250
[15:38:14.210] <TB0>     INFO: Expecting 41600 events.
[15:38:18.478] <TB0>     INFO: 41600 events read in total (3553ms).
[15:38:18.479] <TB0>     INFO: Test took 4688ms.
[15:38:18.483] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:38:18.900] <TB0>     INFO: Expecting 41600 events.
[15:38:23.182] <TB0>     INFO: 41600 events read in total (3564ms).
[15:38:23.183] <TB0>     INFO: Test took 4700ms.
[15:38:23.186] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:38:23.604] <TB0>     INFO: Expecting 41600 events.
[15:38:27.880] <TB0>     INFO: 41600 events read in total (3561ms).
[15:38:27.881] <TB0>     INFO: Test took 4695ms.
[15:38:27.884] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:38:28.303] <TB0>     INFO: Expecting 41600 events.
[15:38:32.552] <TB0>     INFO: 41600 events read in total (3534ms).
[15:38:32.552] <TB0>     INFO: Test took 4669ms.
[15:38:32.556] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:38:32.974] <TB0>     INFO: Expecting 41600 events.
[15:38:37.215] <TB0>     INFO: 41600 events read in total (3526ms).
[15:38:37.216] <TB0>     INFO: Test took 4660ms.
[15:38:37.219] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:38:37.638] <TB0>     INFO: Expecting 41600 events.
[15:38:41.882] <TB0>     INFO: 41600 events read in total (3528ms).
[15:38:41.883] <TB0>     INFO: Test took 4664ms.
[15:38:42.434] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:38:42.438] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:38:42.438] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:38:42.438] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:38:42.438] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:38:42.439] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:38:42.439] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:38:42.439] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:38:42.439] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:38:42.439] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:38:42.440] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:38:42.440] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:38:42.440] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:38:42.440] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:38:42.440] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:38:42.440] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:38:42.440] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:39:20.113] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:39:20.113] <TB0>     INFO: non-linearity mean:  0.956 0.965 0.962 0.953 0.956 0.950 0.953 0.952 0.955 0.957 0.963 0.961 0.951 0.954 0.950 0.960
[15:39:20.113] <TB0>     INFO: non-linearity RMS:   0.006 0.007 0.006 0.006 0.007 0.007 0.006 0.008 0.006 0.007 0.005 0.006 0.007 0.006 0.007 0.006
[15:39:20.113] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:39:20.138] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:39:20.161] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:39:20.184] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:39:20.207] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:39:20.230] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:39:20.253] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:39:20.276] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:39:20.299] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:39:20.322] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:39:20.345] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:39:20.368] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:39:20.390] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:39:20.413] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:39:20.436] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:39:20.459] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-43_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:39:20.482] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:39:20.482] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:39:20.489] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:39:20.489] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:39:20.504] <TB0>     INFO: ######################################################################
[15:39:20.504] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:39:20.504] <TB0>     INFO: ######################################################################
[15:39:20.507] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:39:20.517] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:39:20.517] <TB0>     INFO:     run 1 of 1
[15:39:20.517] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:39:20.860] <TB0>     INFO: Expecting 3120000 events.
[15:40:12.200] <TB0>     INFO: 1308645 events read in total (50625ms).
[15:41:03.111] <TB0>     INFO: 2621860 events read in total (101537ms).
[15:41:22.907] <TB0>     INFO: 3120000 events read in total (121332ms).
[15:41:22.945] <TB0>     INFO: Test took 122429ms.
[15:41:23.014] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:23.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:41:24.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:41:26.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:41:27.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:41:28.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:41:30.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:41:31.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:41:32.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:41:34.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:41:35.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:41:37.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:41:38.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:41:39.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:41:41.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:41:42.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:41:43.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:41:45.440] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375877632
[15:41:45.554] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:41:45.554] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.7834, RMS = 1.96835
[15:41:45.554] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:41:45.559] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:41:45.559] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.724, RMS = 2.32584
[15:41:45.559] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:41:45.562] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:41:45.562] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7585, RMS = 1.78977
[15:41:45.562] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:41:45.562] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:41:45.562] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4705, RMS = 1.76368
[15:41:45.562] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:41:45.563] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:41:45.563] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8368, RMS = 1.06757
[15:41:45.563] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:41:45.563] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:41:45.563] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1896, RMS = 1.02295
[15:41:45.563] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:41:45.564] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:41:45.564] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.568, RMS = 1.37289
[15:41:45.564] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:41:45.564] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:41:45.564] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2911, RMS = 1.51613
[15:41:45.564] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:41:45.565] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:41:45.565] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0562, RMS = 1.50623
[15:41:45.565] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:41:45.565] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:41:45.565] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5784, RMS = 1.50846
[15:41:45.565] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:41:45.566] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:41:45.566] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4833, RMS = 1.33988
[15:41:45.566] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:41:45.566] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:41:45.566] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1452, RMS = 1.10612
[15:41:45.566] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:41:45.568] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:41:45.568] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.2239, RMS = 1.86241
[15:41:45.568] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[15:41:45.568] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:41:45.568] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.6641, RMS = 1.90431
[15:41:45.568] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:41:45.569] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:41:45.569] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3461, RMS = 1.23553
[15:41:45.569] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:41:45.569] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:41:45.569] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7123, RMS = 1.43765
[15:41:45.569] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:41:45.570] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:41:45.570] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.1557, RMS = 1.79917
[15:41:45.570] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:41:45.570] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:41:45.570] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.4922, RMS = 1.70816
[15:41:45.570] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:41:45.571] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:41:45.571] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.725, RMS = 1.15875
[15:41:45.571] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:41:45.571] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:41:45.572] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1545, RMS = 1.09182
[15:41:45.572] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:41:45.573] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:41:45.573] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8365, RMS = 1.10013
[15:41:45.573] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:41:45.573] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:41:45.573] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7014, RMS = 0.978879
[15:41:45.573] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:41:45.574] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:41:45.574] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1358, RMS = 1.1764
[15:41:45.574] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:41:45.574] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:41:45.574] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3571, RMS = 1.61498
[15:41:45.574] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:41:45.575] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:41:45.575] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0006, RMS = 1.26286
[15:41:45.575] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:41:45.575] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:41:45.575] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0247, RMS = 1.65775
[15:41:45.575] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:41:45.577] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:41:45.577] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2605, RMS = 1.12865
[15:41:45.577] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:41:45.577] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:41:45.577] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7991, RMS = 1.5107
[15:41:45.577] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:41:45.578] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:41:45.578] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0306, RMS = 1.61254
[15:41:45.578] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:41:45.578] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:41:45.578] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6236, RMS = 1.49095
[15:41:45.578] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:41:45.579] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:41:45.579] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2025, RMS = 1.30989
[15:41:45.579] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:41:45.579] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:41:45.579] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8114, RMS = 1.12015
[15:41:45.579] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:41:45.582] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:41:45.582] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0   19    1    1    0    0    0    3    0    1
[15:41:45.582] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:41:45.859] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:41:45.859] <TB0>     INFO: enter test to run
[15:41:45.859] <TB0>     INFO:   test:  no parameter change
[15:41:45.860] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 386.7mA
[15:41:45.862] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[15:41:45.862] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[15:41:45.862] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:41:46.867] <TB0>    QUIET: Connection to board 133 closed.
[15:41:46.885] <TB0>     INFO: pXar: this is the end, my friend
[15:41:46.885] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
