Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1506
design__instance__area,17026.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00022557347256224602
power__switching__total,0.00012480826990213245
power__leakage__total,8.60949285197421E-7
power__total,0.00035124269197694957
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27757832928971593
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27757832928971593
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12120116364698948
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.212489032383985
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.121201
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.31475442587645724
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.31475442587645724
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6320025792702038
timing__setup__ws__corner:nom_slow_1p08V_125C,10.452975669794794
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.632003
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.794505
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.291918858459772
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.291918858459772
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31566317120338966
timing__setup__ws__corner:nom_typ_1p20V_25C,10.925539893145471
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.315663
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27757832928971593
clock__skew__worst_setup,0.27757832928971593
timing__hold__ws,0.12120116364698948
timing__setup__ws,10.452975669794794
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.121201
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.794505
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1506
design__instance__area__stdcell,17026.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.588302
design__instance__utilization__stdcell,0.588302
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,62
design__instance__area__class:inverter,370.138
design__instance__count__class:sequential_cell,54
design__instance__area__class:sequential_cell,2547.42
design__instance__count__class:multi_input_combinational_cell,1151
design__instance__area__class:multi_input_combinational_cell,11389
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,220
design__instance__area__class:timing_repair_buffer,2569.19
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,46813.5
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,57
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1577
route__net__special,2
route__drc_errors__iter:0,2175
route__wirelength__iter:0,55034
route__drc_errors__iter:1,1194
route__wirelength__iter:1,54496
route__drc_errors__iter:2,1307
route__wirelength__iter:2,54484
route__drc_errors__iter:3,433
route__wirelength__iter:3,53858
route__drc_errors__iter:4,54
route__wirelength__iter:4,53762
route__drc_errors__iter:5,7
route__wirelength__iter:5,53736
route__drc_errors__iter:6,0
route__wirelength__iter:6,53738
route__drc_errors,0
route__wirelength,53738
route__vias,12228
route__vias__singlecut,12228
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,296.2
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,19
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,19
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,19
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000108229
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000151452
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000380298
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000151452
design_powergrid__voltage__worst,0.0000151452
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000151452
design_powergrid__drop__worst__net:VPWR,0.0000108229
design_powergrid__voltage__worst__net:VGND,0.0000151452
design_powergrid__drop__worst__net:VGND,0.0000151452
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000041200000000000003641336364379466061791390529833734035491943359375
ir__drop__worst,0.000010799999999999999934796081346721763338791788555681705474853515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
