// Seed: 289720048
module module_0 (
    output wire id_0,
    output wire id_1
);
endmodule
module module_1 #(
    parameter id_3 = 32'd39
) (
    output supply1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wor _id_3,
    input tri1 id_4,
    output wor id_5
);
  wire id_7 = id_3;
  wire [id_3 : id_3] id_8;
  parameter id_9 = 1;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  uwire id_0,
    output tri1  id_1
    , id_4,
    output wire  id_2
);
  assign id_4[-1] = -1'd0;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
