

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Tue Oct 28 14:00:53 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+-------------+-----------+-------------+----------+-------------+---------+
    |    Latency (cycles)    |    Latency (absolute)   |        Interval        | Pipeline|
    |    min   |     max     |    min    |     max     |    min   |     max     |   Type  |
    +----------+-------------+-----------+-------------+----------+-------------+---------+
    |  19543209|  59200941737|  0.195 sec|  592.009 sec|  19543210|  59200941738|       no|
    +----------+-------------+-----------+-------------+----------+-------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+------------+-----------+------------+---------+------------+---------+
        |                                         |                              |   Latency (cycles)   |   Latency (absolute)   |       Interval       | Pipeline|
        |                 Instance                |            Module            |   min   |     max    |    min    |     max    |   min   |     max    |   Type  |
        +-----------------------------------------+------------------------------+---------+------------+-----------+------------+---------+------------+---------+
        |grp_load_patch_tile_fu_99                |load_patch_tile               |      178|       71298|   1.780 us|    0.713 ms|      178|       71298|       no|
        |grp_precompute_conv12_halo_fu_110        |precompute_conv12_halo        |  1214479|  3258727903|  12.145 ms|  32.587 sec|  1214479|  3258727903|       no|
        |grp_conv3_from_precomputed_conv2_fu_128  |conv3_from_precomputed_conv2  |     6787|   441259651|  67.870 us|   4.413 sec|     6787|   441259651|       no|
        +-----------------------------------------+------------------------------+---------+------------+-----------+------------+---------+------------+---------+

        * Loop: 
        +---------------------+----------+-------------+-----------------------+-----------+-----------+------+----------+
        |                     |    Latency (cycles)    |       Iteration       |  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |     max     |        Latency        |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+-------------+-----------------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_239_1   |  19543208|  59200941736|  4885802 ~ 14800235434|          -|          -|     4|        no|
        | + VITIS_LOOP_242_2  |   4885800|  14800235432|   1221450 ~ 3700058858|          -|          -|     4|        no|
        +---------------------+----------+-------------+-----------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%h0 = alloca i32 1"   --->   Operation 9 'alloca' 'h0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln218 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/srcnn.cpp:218]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%patch = alloca i64 1" [src/srcnn.cpp:231]   --->   Operation 27 'alloca' 'patch' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%conv2_buf = alloca i64 1" [src/srcnn.cpp:235]   --->   Operation 28 'alloca' 'conv2_buf' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln239 = store i9 0, i9 %h0" [src/srcnn.cpp:239]   --->   Operation 29 'store' 'store_ln239' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.body" [src/srcnn.cpp:239]   --->   Operation 30 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%h0_2 = load i9 %h0" [src/srcnn.cpp:239]   --->   Operation 31 'load' 'h0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.77ns)   --->   "%icmp_ln239 = icmp_ult  i9 %h0_2, i9 255" [src/srcnn.cpp:239]   --->   Operation 32 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %for.end19, void %for.body.split" [src/srcnn.cpp:239]   --->   Operation 33 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln239 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:239]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln239' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/srcnn.cpp:239]   --->   Operation 35 'specloopname' 'specloopname_ln239' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.77ns)   --->   "%h0_3 = add i9 %h0_2, i9 64" [src/srcnn.cpp:240]   --->   Operation 36 'add' 'h0_3' <Predicate = (icmp_ln239)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h0_3, i32 8" [src/srcnn.cpp:240]   --->   Operation 37 'bitselect' 'tmp' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%trunc_ln239 = trunc i9 %h0_2" [src/srcnn.cpp:239]   --->   Operation 38 'trunc' 'trunc_ln239' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%xor_ln240 = xor i8 %trunc_ln239, i8 255" [src/srcnn.cpp:240]   --->   Operation 39 'xor' 'xor_ln240' <Predicate = (icmp_ln239)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.39ns) (out node of the LUT)   --->   "%th_eff = select i1 %tmp, i8 %xor_ln240, i8 64" [src/srcnn.cpp:240]   --->   Operation 40 'select' 'th_eff' <Predicate = (icmp_ln239)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%br_ln242 = br void %for.body5" [src/srcnn.cpp:242]   --->   Operation 41 'br' 'br_ln242' <Predicate = (icmp_ln239)> <Delay = 0.42>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln261 = ret" [src/srcnn.cpp:261]   --->   Operation 42 'ret' 'ret_ln261' <Predicate = (!icmp_ln239)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.56>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%w0 = phi i9 0, void %for.body.split, i9 %w0_1, void %for.body5.split"   --->   Operation 43 'phi' 'w0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.77ns)   --->   "%icmp_ln242 = icmp_ult  i9 %w0, i9 255" [src/srcnn.cpp:242]   --->   Operation 44 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %for.inc17, void %for.body5.split" [src/srcnn.cpp:242]   --->   Operation 45 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.77ns)   --->   "%w0_1 = add i9 %w0, i9 64" [src/srcnn.cpp:243]   --->   Operation 46 'add' 'w0_1' <Predicate = (icmp_ln242)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w0_1, i32 8" [src/srcnn.cpp:243]   --->   Operation 47 'bitselect' 'tmp_1' <Predicate = (icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln242 = trunc i9 %w0" [src/srcnn.cpp:242]   --->   Operation 48 'trunc' 'trunc_ln242' <Predicate = (icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%xor_ln243 = xor i8 %trunc_ln242, i8 255" [src/srcnn.cpp:243]   --->   Operation 49 'xor' 'xor_ln243' <Predicate = (icmp_ln242)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.39ns) (out node of the LUT)   --->   "%tw_eff = select i1 %tmp_1, i8 %xor_ln243, i8 64" [src/srcnn.cpp:243]   --->   Operation 50 'select' 'tw_eff' <Predicate = (icmp_ln242)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (3.39ns)   --->   "%call_ln245 = call void @load_patch_tile, i32 %input_ftmap, i9 %h0_2, i8 %trunc_ln242, i8 %th_eff, i8 %tw_eff, i32 %patch" [src/srcnn.cpp:245]   --->   Operation 51 'call' 'call_ln245' <Predicate = (icmp_ln242)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln239 = store i9 %h0_3, i9 %h0" [src/srcnn.cpp:239]   --->   Operation 52 'store' 'store_ln239' <Predicate = (!icmp_ln242)> <Delay = 0.42>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.body" [src/srcnn.cpp:239]   --->   Operation 53 'br' 'br_ln239' <Predicate = (!icmp_ln242)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln245 = call void @load_patch_tile, i32 %input_ftmap, i9 %h0_2, i8 %trunc_ln242, i8 %th_eff, i8 %tw_eff, i32 %patch" [src/srcnn.cpp:245]   --->   Operation 54 'call' 'call_ln245' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 55 [2/2] (3.39ns)   --->   "%call_ln248 = call void @precompute_conv12_halo, i32 %patch, i9 %h0_2, i8 %trunc_ln242, i8 %th_eff, i8 %tw_eff, i32 %conv1_weights, i32 %conv1_biases, i32 %conv2_weights, i32 %conv2_biases, i32 %conv2_buf" [src/srcnn.cpp:248]   --->   Operation 55 'call' 'call_ln248' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln248 = call void @precompute_conv12_halo, i32 %patch, i9 %h0_2, i8 %trunc_ln242, i8 %th_eff, i8 %tw_eff, i32 %conv1_weights, i32 %conv1_biases, i32 %conv2_weights, i32 %conv2_biases, i32 %conv2_buf" [src/srcnn.cpp:248]   --->   Operation 56 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.65>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 57 'read' 'conv3_biases_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %conv3_biases_read"   --->   Operation 58 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (1.65ns)   --->   "%call_ln255 = call void @conv3_from_precomputed_conv2, i9 %h0_2, i8 %trunc_ln242, i8 %th_eff, i8 %tw_eff, i32 %conv3_weights, i32 %empty, i32 %conv2_buf, i32 %output_ftmap" [src/srcnn.cpp:255]   --->   Operation 59 'call' 'call_ln255' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln242 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:242]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln242' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln242 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/srcnn.cpp:242]   --->   Operation 61 'specloopname' 'specloopname_ln242' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln255 = call void @conv3_from_precomputed_conv2, i9 %h0_2, i8 %trunc_ln242, i8 %th_eff, i8 %tw_eff, i32 %conv3_weights, i32 %empty, i32 %conv2_buf, i32 %output_ftmap" [src/srcnn.cpp:255]   --->   Operation 62 'call' 'call_ln255' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.body5" [src/srcnn.cpp:242]   --->   Operation 63 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h0                      (alloca           ) [ 011111111]
spectopmodule_ln218     (spectopmodule    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000]
patch                   (alloca           ) [ 001111111]
conv2_buf               (alloca           ) [ 001111111]
store_ln239             (store            ) [ 000000000]
br_ln239                (br               ) [ 000000000]
h0_2                    (load             ) [ 000111111]
icmp_ln239              (icmp             ) [ 001111111]
br_ln239                (br               ) [ 000000000]
speclooptripcount_ln239 (speclooptripcount) [ 000000000]
specloopname_ln239      (specloopname     ) [ 000000000]
h0_3                    (add              ) [ 000111111]
tmp                     (bitselect        ) [ 000000000]
trunc_ln239             (trunc            ) [ 000000000]
xor_ln240               (xor              ) [ 000000000]
th_eff                  (select           ) [ 000111111]
br_ln242                (br               ) [ 001111111]
ret_ln261               (ret              ) [ 000000000]
w0                      (phi              ) [ 000100000]
icmp_ln242              (icmp             ) [ 001111111]
br_ln242                (br               ) [ 000000000]
w0_1                    (add              ) [ 001111111]
tmp_1                   (bitselect        ) [ 000000000]
trunc_ln242             (trunc            ) [ 000011111]
xor_ln243               (xor              ) [ 000000000]
tw_eff                  (select           ) [ 000011111]
store_ln239             (store            ) [ 000000000]
br_ln239                (br               ) [ 000000000]
call_ln245              (call             ) [ 000000000]
call_ln248              (call             ) [ 000000000]
conv3_biases_read       (read             ) [ 000000000]
empty                   (bitcast          ) [ 000000001]
speclooptripcount_ln242 (speclooptripcount) [ 000000000]
specloopname_ln242      (specloopname     ) [ 000000000]
call_ln255              (call             ) [ 000000000]
br_ln242                (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_patch_tile"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="precompute_conv12_halo"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_from_precomputed_conv2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="h0_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="patch_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="conv2_buf_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_buf/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="conv3_biases_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/7 "/>
</bind>
</comp>

<comp id="88" class="1005" name="w0_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="1"/>
<pin id="90" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="w0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="w0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="9" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w0/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_load_patch_tile_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="9" slack="2"/>
<pin id="103" dir="0" index="3" bw="8" slack="0"/>
<pin id="104" dir="0" index="4" bw="8" slack="1"/>
<pin id="105" dir="0" index="5" bw="8" slack="0"/>
<pin id="106" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="107" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln245/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_precompute_conv12_halo_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="9" slack="3"/>
<pin id="114" dir="0" index="3" bw="8" slack="2"/>
<pin id="115" dir="0" index="4" bw="8" slack="3"/>
<pin id="116" dir="0" index="5" bw="8" slack="2"/>
<pin id="117" dir="0" index="6" bw="32" slack="0"/>
<pin id="118" dir="0" index="7" bw="32" slack="0"/>
<pin id="119" dir="0" index="8" bw="32" slack="0"/>
<pin id="120" dir="0" index="9" bw="32" slack="0"/>
<pin id="121" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="122" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln248/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_conv3_from_precomputed_conv2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="9" slack="5"/>
<pin id="131" dir="0" index="2" bw="8" slack="4"/>
<pin id="132" dir="0" index="3" bw="8" slack="5"/>
<pin id="133" dir="0" index="4" bw="8" slack="4"/>
<pin id="134" dir="0" index="5" bw="32" slack="0"/>
<pin id="135" dir="0" index="6" bw="32" slack="0"/>
<pin id="136" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="8" bw="32" slack="0"/>
<pin id="138" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln255/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln239_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="h0_2_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="1"/>
<pin id="149" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h0_2/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln239_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="9" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="h0_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h0_3/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="9" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln239_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln239/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="xor_ln240_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln240/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="th_eff_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="th_eff/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln242_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="w0_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w0_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln242_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln242/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xor_ln243_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln243/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tw_eff_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tw_eff/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln239_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="1"/>
<pin id="230" dir="0" index="1" bw="9" slack="2"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/7 "/>
</bind>
</comp>

<comp id="237" class="1005" name="h0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="h0 "/>
</bind>
</comp>

<comp id="244" class="1005" name="h0_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="2"/>
<pin id="246" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="h0_2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="h0_3_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="1"/>
<pin id="256" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h0_3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="th_eff_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="th_eff "/>
</bind>
</comp>

<comp id="269" class="1005" name="w0_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="w0_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="trunc_ln242_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln242 "/>
</bind>
</comp>

<comp id="281" class="1005" name="tw_eff_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tw_eff "/>
</bind>
</comp>

<comp id="288" class="1005" name="empty_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="64" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="108"><net_src comp="60" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="110" pin=8"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="110" pin=9"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="128" pin=8"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="147" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="162" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="92" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="92" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="92" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="200" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="227"><net_src comp="219" pin="3"/><net_sink comp="99" pin=5"/></net>

<net id="235"><net_src comp="82" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="128" pin=6"/></net>

<net id="240"><net_src comp="70" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="247"><net_src comp="147" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="257"><net_src comp="156" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="262"><net_src comp="180" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="99" pin=4"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="110" pin=4"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="128" pin=3"/></net>

<net id="272"><net_src comp="194" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="277"><net_src comp="208" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="284"><net_src comp="219" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="99" pin=5"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="110" pin=5"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="128" pin=4"/></net>

<net id="291"><net_src comp="232" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="128" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_ftmap | {7 8 }
 - Input state : 
	Port: srcnn : input_ftmap | {3 4 }
	Port: srcnn : conv1_weights | {5 6 }
	Port: srcnn : conv1_biases | {5 6 }
	Port: srcnn : conv2_weights | {5 6 }
	Port: srcnn : conv2_biases | {5 6 }
	Port: srcnn : conv3_weights | {7 8 }
	Port: srcnn : conv3_biases | {7 }
  - Chain level:
	State 1
		store_ln239 : 1
	State 2
		icmp_ln239 : 1
		br_ln239 : 2
		h0_3 : 1
		tmp : 2
		trunc_ln239 : 1
		xor_ln240 : 2
		th_eff : 2
	State 3
		icmp_ln242 : 1
		br_ln242 : 2
		w0_1 : 1
		tmp_1 : 2
		trunc_ln242 : 1
		xor_ln243 : 2
		tw_eff : 2
		call_ln245 : 3
	State 4
	State 5
	State 6
	State 7
		call_ln255 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|          |        grp_load_patch_tile_fu_99        |    0    |    2    |  3.416  |   228   |   528   |    0    |
|   call   |    grp_precompute_conv12_halo_fu_110    |    1    |    12   |  8.113  |   5841  |   2643  |    0    |
|          | grp_conv3_from_precomputed_conv2_fu_128 |    0    |    5    |  2.135  |   2541  |   1589  |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |            icmp_ln239_fu_150            |    0    |    0    |    0    |    0    |    16   |    0    |
|          |            icmp_ln242_fu_188            |    0    |    0    |    0    |    0    |    16   |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |               h0_3_fu_156               |    0    |    0    |    0    |    0    |    16   |    0    |
|          |               w0_1_fu_194               |    0    |    0    |    0    |    0    |    16   |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |             xor_ln240_fu_174            |    0    |    0    |    0    |    0    |    8    |    0    |
|          |             xor_ln243_fu_213            |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |              th_eff_fu_180              |    0    |    0    |    0    |    0    |    8    |    0    |
|          |              tw_eff_fu_219              |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |       conv3_biases_read_read_fu_82      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|                tmp_fu_162               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               tmp_1_fu_200              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |            trunc_ln239_fu_170           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            trunc_ln242_fu_208           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                         |    1    |    19   |  13.664 |   8610  |   4856  |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|conv2_buf|   268  |    0   |    0   |    0   |
|  patch  |   14   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |   282  |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   empty_reg_288   |   32   |
|    h0_2_reg_244   |    9   |
|    h0_3_reg_254   |    9   |
|     h0_reg_237    |    9   |
|   th_eff_reg_259  |    8   |
|trunc_ln242_reg_274|    8   |
|   tw_eff_reg_281  |    8   |
|    w0_1_reg_269   |    9   |
|     w0_reg_88     |    9   |
+-------------------+--------+
|       Total       |   101  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|        grp_load_patch_tile_fu_99        |  p3  |   2  |   8  |   16   ||    9    |
|        grp_load_patch_tile_fu_99        |  p5  |   2  |   8  |   16   ||    9    |
| grp_conv3_from_precomputed_conv2_fu_128 |  p6  |   2  |  32  |   64   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   96   ||  1.281  ||    27   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    1   |   19   |   13   |  8610  |  4856  |    0   |
|   Memory  |   282  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   101  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   283  |   19   |   14   |  8711  |  4883  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
