# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../ip_repo/CPU_mips/src/mem/register.vhd" \

# Do not sort compile order
nosort
