#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 20 15:58:51 2023
# Process ID: 8804
# Current directory: D:/Projects_Verilog/Fpga_design_flow_practice/Fpga_design_flow_practice.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Projects_Verilog/Fpga_design_flow_practice/Fpga_design_flow_practice.runs/synth_1/top.vds
# Journal file: D:/Projects_Verilog/Fpga_design_flow_practice/Fpga_design_flow_practice.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
