0.7
2020.2
Nov  8 2024
22:36:57
C:/Vivado_Projects/UART_Protocol/UART_Protocol.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sim_1/new/uart_tb.v,1750796117,verilog,,,,uart_tb,,,,,,,,
C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/baud_generator.v,1750795729,verilog,,C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_tx.v,,baud_generator,,,,,,,,
C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_rx.v,1750795565,verilog,,C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_top.v,,uart_rx,,,,,,,,
C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_top.v,1750791154,verilog,,C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sim_1/new/uart_tb.v,,uart_top,,,,,,,,
C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_tx.v,1750795239,verilog,,C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_rx.v,,uart_tx,,,,,,,,
