 
****************************************
Report : qor
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 19:09:27 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.83
  Critical Path Slack:           3.71
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          3.18
  Critical Path Slack:           1.34
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:          5.07
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.45
  Critical Path Slack:           3.20
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        119
  Hierarchical Port Count:       4843
  Leaf Cell Count:              28643
  Buf/Inv Cell Count:            2779
  Buf Cell Count:                  12
  Inv Cell Count:                2767
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     23294
  Sequential Cell Count:         5349
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    62339.200261
  Noncombinational Area: 44194.560532
  Buf/Inv Area:           2796.159946
  Total Buffer Area:            48.64
  Total Inverter Area:        2747.52
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            106533.760792
  Design Area:          106533.760792


  Design Rules
  -----------------------------------
  Total Number of Nets:         31767
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.65
  Logic Optimization:                  1.59
  Mapping Optimization:               19.87
  -----------------------------------------
  Overall Compile Time:               57.85
  Overall Compile Wall Clock Time:    58.34

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
