<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Ejercicios.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU8_BITS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU8_BITS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU8_BITS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU8_BITS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU8_BITS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU8_BITS.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU8_BITS_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU8_BITS_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU8_BITS_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU8_BITS_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_4BITS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_4BITS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_4BITS.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_4BITS_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoriaRAM_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MemoriaRAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MemoriaRAM_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ert.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ert.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ert.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sas.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sas.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sas.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1655614535" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1655614535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655694976" xil_pn:in_ck="7875004239106885700" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1655694976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU8_BITS.vhd"/>
      <outfile xil_pn:name="ALU_4BITS.vhd"/>
      <outfile xil_pn:name="ALU_TEST8.vhd"/>
      <outfile xil_pn:name="ert.vhd"/>
      <outfile xil_pn:name="sas.vhd"/>
      <outfile xil_pn:name="test_ALU4Bits.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1655694976" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4289358762643956610" xil_pn:start_ts="1655694976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655694976" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3163172849076807626" xil_pn:start_ts="1655694976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655615055" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2812056367199505525" xil_pn:start_ts="1655615055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655694976" xil_pn:in_ck="7875004239106885700" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1655694976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU8_BITS.vhd"/>
      <outfile xil_pn:name="ALU_4BITS.vhd"/>
      <outfile xil_pn:name="ALU_TEST8.vhd"/>
      <outfile xil_pn:name="ert.vhd"/>
      <outfile xil_pn:name="sas.vhd"/>
      <outfile xil_pn:name="test_ALU4Bits.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1655694979" xil_pn:in_ck="7875004239106885700" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4646969624160805883" xil_pn:start_ts="1655694976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MemoriaRAM_beh.prj"/>
      <outfile xil_pn:name="MemoriaRAM_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1655694979" xil_pn:in_ck="3082129672679001225" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1038057373466754050" xil_pn:start_ts="1655694979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MemoriaRAM_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1655614287" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1655614287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655614287" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7175986686895434949" xil_pn:start_ts="1655614287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1655614287" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2812056367199505525" xil_pn:start_ts="1655614287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1655614287" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1655614287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655614287" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7226054620569660685" xil_pn:start_ts="1655614287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1655614287" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1655614287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1655614287" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6383885859846302849" xil_pn:start_ts="1655614287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1655614291" xil_pn:in_ck="1706473900904659099" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-8837322901299872247" xil_pn:start_ts="1655614287">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1655614291" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4501104874430293960" xil_pn:start_ts="1655614291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
