<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>PL_NN_sim_hardmax_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rstn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RSTN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rstn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:description>List of bus interface names separated by colons. For example, m_axis_a:s_axis_b:s_axis_c</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">a</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">PL_NN_sim_aclk_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>a</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>a_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>a_tValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>a_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.A.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.A.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.A.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.A.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.A.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.A.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.A.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.A.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.A.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.A.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.A.CLK_DOMAIN">PL_NN_sim_aclk_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.A.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.A.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>hardmax</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Oct 30 21:31:49 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a65e4848</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>PL_NN_sim_hardmax_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Oct 30 21:31:49 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a65e4848</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>a_tValid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>a_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>a_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>z_tValid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>z_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/4157/hardmax.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/PL_NN_sim_hardmax_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>hardmax_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PL_NN_sim_hardmax_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>hardmax_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4caba5cd_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13eb07b0_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd732cc_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e3e375_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e828f26_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6ec997_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa43665_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a5e2dd_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c78767_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c75c420_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3223aa84_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3714a210_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39becc75_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf0d8b8_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d2c206_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8bf6d6_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8680e73_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616eeab9_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49147c59_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720a610e_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3566f27e_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f49fc0_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6082fa18_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443f1b14_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@712ceed8_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774e8ebe_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bf3274_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5c82f7_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d4f0c8_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2c9bbe_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72206101_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5b885_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d5914e5_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f94f13_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea2adbe_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6f8631_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60181522_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3727ce0f_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fb5ec1_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4751ce73_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1034df9f_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4498d3ec_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6538968e_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559b77c5_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2683e4e3_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126dd7f1_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e11afa_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec7e2f_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6797bb_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@965b368_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bac4995_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@951cd53_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47996092_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcbe9c9_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f565949_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20edf3d5_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f257_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2689e4aa_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e052d8f_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785461b2_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9bbe90_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4544446a_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753d9b14_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9610c5_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1591b5b0_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3710e902_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33397da7_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee056d_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2891ad33_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57394102_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732a3bdb_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72aacea5_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7302ce45_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b424fd_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9a752b_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abe70e1_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4adf3b26_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc7c1c8_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a1fce5_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7061a441_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff07e2d_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626ced94_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d94074_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@135ba3a4_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74805526_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4560de3a_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2270fad4_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e62c7a8_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793c27b0_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e309444_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a051977_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56bb77e6_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f131cd4_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583dc8b6_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2bb71_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb77333_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16604608_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22704eca_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5953616a_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4baecb39_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651edbd4_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b52ff53_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b4b718_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f70c31a_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cdc0340_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d095c8_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5676fb_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20330ec9_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7e3b11_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c43bf2_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240c7668_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a092fad_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8d9917_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae6fb63_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9cc9a3_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f70b43_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d699bb5_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f476934_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfeb3eb_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e93d5f_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b70ab8_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6ebfe1_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b99c1d_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562bac07_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0d19e7_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bec4504_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77496ffa_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9392450_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2b1316_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89f1f6f_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f43b19_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a8f040_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a104f21_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f4b1ba_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4892d042_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327398ec_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308ce38a_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341a9be0_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc0566a_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41dbb4fc_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c5ef46_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c195e75_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731803f4_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58514272_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740b29e2_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f046085_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b42207c_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363bc9ed_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b6526f_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c33aa56_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d028c8c_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442091d6_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c934667_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f54cb0_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160d65d0_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17045055_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4029fa6f_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cdafdbf_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ad6401_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c20863_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347d3204_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb92b55_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2298a7c5_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606d85d1_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5fbeb_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.A.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.A.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.A.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.A.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.A.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.A.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.A.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.A.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.A.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.A.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.A.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.A.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RSTN.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="25e41f3a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a00fea47"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3ab3b8de"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="398d76a7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
