// Seed: 405743122
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri1  id_4
);
  assign id_3 = id_0;
endmodule
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output tri id_2,
    input wor id_3,
    output tri id_4,
    output uwire id_5,
    input supply1 id_6,
    input supply1 id_7,
    output wand id_8,
    output uwire id_9,
    input supply1 id_10,
    output wire id_11,
    input tri0 id_12,
    input tri1 id_13,
    output logic module_1
);
  localparam id_16 = 1'h0;
  xor primCall (id_9, id_1, id_10, id_12, id_13, id_7, id_0, id_6, id_16, id_3);
  module_0 modCall_1 (
      id_0,
      id_6,
      id_12,
      id_4,
      id_1
  );
  assign modCall_1.id_2 = 0;
  initial begin : LABEL_0
    if (1) id_14 <= 1;
  end
endmodule
