// Seed: 954861422
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout logic [7:0] id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout tri1 id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10[1] = id_8;
  assign id_3 = -1;
  wire  id_12;
  logic id_13;
  wire  id_14;
  ;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_4,
      id_2,
      id_4,
      id_7,
      id_4,
      id_4,
      id_13,
      id_9,
      id_7,
      id_7,
      id_13,
      id_2,
      id_12
  );
  logic id_16;
  logic id_17;
  ;
endmodule
