-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\UZ_D_GaN_Inverter_reduced\UZ_D_GaN_Inverter_addr_decoder.vhd
-- Created: 2021-05-03 16:47:47
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: UZ_D_GaN_Inverter_addr_decoder
-- Source Path: UZ_D_GaN_Inverter/UZ_D_GaN_Inverter_axi_lite/UZ_D_GaN_Inverter_addr_decoder
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY UZ_D_GaN_Inverter_addr_decoder IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        data_write                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        addr_sel                          :   IN    std_logic_vector(13 DOWNTO 0);  -- ufix14
        wr_enb                            :   IN    std_logic;  -- ufix1
        rd_enb                            :   IN    std_logic;  -- ufix1
        read_ip_timestamp                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        read_AXI_Gan_Temp_1_freq          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        read_AXI_Gan_Temp_1_hightime      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        read_AXI_Gan_Temp_1_lowtime       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        read_AXI_Gan_Temp_1_dutycyc       :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
        read_AXI_GaN_FAULT_H1             :   IN    std_logic;  -- ufix1
        read_AXI_GaN_FAULT_L1             :   IN    std_logic;  -- ufix1
        read_AXI_GaN_FAULT_H2             :   IN    std_logic;  -- ufix1
        read_AXI_GaN_FAULT_L2             :   IN    std_logic;  -- ufix1
        read_AXI_GaN_FAULT_H3             :   IN    std_logic;  -- ufix1
        read_AXI_GaN_FAULT_L3             :   IN    std_logic;  -- ufix1
        read_AXI_GaN_OC_H1                :   IN    std_logic;  -- ufix1
        read_AXI_GaN_OC_L1                :   IN    std_logic;  -- ufix1
        read_AXI_GaN_OC_H2                :   IN    std_logic;  -- ufix1
        read_AXI_GaN_OC_L2                :   IN    std_logic;  -- ufix1
        read_AXI_GaN_OC_H3                :   IN    std_logic;  -- ufix1
        read_AXI_GaN_OC_L3                :   IN    std_logic;  -- ufix1
        read_AXI_I_DIAG                   :   IN    std_logic;  -- ufix1
        read_AXI_I1_DIAG                  :   IN    std_logic;  -- ufix1
        read_AXI_I2_DIAG                  :   IN    std_logic;  -- ufix1
        read_AXI_I3_DIAG                  :   IN    std_logic;  -- ufix1
        data_read                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        write_axi_enable                  :   OUT   std_logic;  -- ufix1
        write_AXI_PWM_Enable              :   OUT   std_logic  -- ufix1
        );
END UZ_D_GaN_Inverter_addr_decoder;


ARCHITECTURE rtl OF UZ_D_GaN_Inverter_addr_decoder IS

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL addr_sel_unsigned                : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL decode_sel_ip_timestamp_1_1      : std_logic;  -- ufix1
  SIGNAL read_ip_timestamp_unsigned       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL const_1                          : std_logic;  -- ufix1
  SIGNAL read_AXI_Gan_Temp_1_freq_unsigned : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_AXI_Gan_Temp_1_hightime_unsigned : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_AXI_Gan_Temp_1_lowtime_unsigned : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_AXI_Gan_Temp_1_dutycyc_signed : signed(31 DOWNTO 0);  -- sfix32_En24
  SIGNAL decode_sel_AXI_I3_DIAG_1_1       : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_I2_DIAG_1_1       : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_I1_DIAG_1_1       : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_I_DIAG_1_1        : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_GaN_OC_L3_1_1     : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_GaN_OC_H3_1_1     : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_GaN_OC_L2_1_1     : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_GaN_OC_H2_1_1     : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_GaN_OC_L1_1_1     : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_GaN_OC_H1_1_1     : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_GaN_FAULT_L3_1_1  : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_GaN_FAULT_H3_1_1  : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_GaN_FAULT_L2_1_1  : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_GaN_FAULT_H2_1_1  : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_GaN_FAULT_L1_1_1  : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_GaN_FAULT_H1_1_1  : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_Gan_Temp_1_dutycyc_1_1 : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_Gan_Temp_1_lowtime_1_1 : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_Gan_Temp_1_hightime_1_1 : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_Gan_Temp_1_freq_1_1 : std_logic;  -- ufix1
  SIGNAL const_0                          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_ip_timestamp            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_ip_timestamp_1_1       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_Gan_Temp_1_freq     : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_Gan_Temp_1_freq_1_1 : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_Gan_Temp_1_hightime : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_Gan_Temp_1_hightime_1_1 : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_Gan_Temp_1_lowtime  : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_Gan_Temp_1_lowtime_1_1 : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_Gan_Temp_1_dutycyc  : signed(31 DOWNTO 0);  -- sfix32_En24
  SIGNAL data_slice_AXI_Gan_Temp_1_dutycyc_1 : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_Gan_Temp_1_dutycyc_1_1 : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_GaN_FAULT_H1        : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_GaN_FAULT_H1_1    : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_GaN_FAULT_H1_1_1   : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_GaN_FAULT_L1        : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_GaN_FAULT_L1_1    : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_GaN_FAULT_L1_1_1   : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_GaN_FAULT_H2        : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_GaN_FAULT_H2_1    : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_GaN_FAULT_H2_1_1   : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_GaN_FAULT_L2        : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_GaN_FAULT_L2_1    : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_GaN_FAULT_L2_1_1   : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_GaN_FAULT_H3        : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_GaN_FAULT_H3_1    : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_GaN_FAULT_H3_1_1   : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_GaN_FAULT_L3        : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_GaN_FAULT_L3_1    : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_GaN_FAULT_L3_1_1   : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_GaN_OC_H1           : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_GaN_OC_H1_1       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_GaN_OC_H1_1_1      : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_GaN_OC_L1           : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_GaN_OC_L1_1       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_GaN_OC_L1_1_1      : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_GaN_OC_H2           : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_GaN_OC_H2_1       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_GaN_OC_H2_1_1      : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_GaN_OC_L2           : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_GaN_OC_L2_1       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_GaN_OC_L2_1_1      : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_GaN_OC_H3           : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_GaN_OC_H3_1       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_GaN_OC_H3_1_1      : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_GaN_OC_L3           : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_GaN_OC_L3_1       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_GaN_OC_L3_1_1      : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_I_DIAG              : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_I_DIAG_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_I_DIAG_1_1         : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_I1_DIAG             : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_I1_DIAG_1         : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_I1_DIAG_1_1        : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_I2_DIAG             : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_I2_DIAG_1         : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_I2_DIAG_1_1        : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_AXI_I3_DIAG             : std_logic;  -- ufix1
  SIGNAL data_slice_AXI_I3_DIAG_1         : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_AXI_I3_DIAG_1_1        : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_sel_axi_enable_1_1        : std_logic;  -- ufix1
  SIGNAL reg_enb_axi_enable_1_1           : std_logic;  -- ufix1
  SIGNAL data_write_unsigned              : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL data_in_axi_enable               : std_logic;  -- ufix1
  SIGNAL data_reg_axi_enable_1_1          : std_logic;  -- ufix1
  SIGNAL write_concats_axi_enable_1       : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_PWM_Enable_1_1    : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_PWM_Enable_1_1       : std_logic;  -- ufix1
  SIGNAL data_in_AXI_PWM_Enable           : std_logic;  -- ufix1
  SIGNAL data_reg_AXI_PWM_Enable_1_1      : std_logic;  -- ufix1
  SIGNAL write_concats_AXI_PWM_Enable_1   : std_logic;  -- ufix1

BEGIN
  addr_sel_unsigned <= unsigned(addr_sel);

  
  decode_sel_ip_timestamp_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0002#, 14) ELSE
      '0';

  read_ip_timestamp_unsigned <= unsigned(read_ip_timestamp);

  const_1 <= '1';

  enb <= const_1;

  read_AXI_Gan_Temp_1_freq_unsigned <= unsigned(read_AXI_Gan_Temp_1_freq);

  read_AXI_Gan_Temp_1_hightime_unsigned <= unsigned(read_AXI_Gan_Temp_1_hightime);

  read_AXI_Gan_Temp_1_lowtime_unsigned <= unsigned(read_AXI_Gan_Temp_1_lowtime);

  read_AXI_Gan_Temp_1_dutycyc_signed <= signed(read_AXI_Gan_Temp_1_dutycyc);

  
  decode_sel_AXI_I3_DIAG_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0067#, 14) ELSE
      '0';

  
  decode_sel_AXI_I2_DIAG_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0066#, 14) ELSE
      '0';

  
  decode_sel_AXI_I1_DIAG_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0065#, 14) ELSE
      '0';

  
  decode_sel_AXI_I_DIAG_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0064#, 14) ELSE
      '0';

  
  decode_sel_AXI_GaN_OC_L3_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0063#, 14) ELSE
      '0';

  
  decode_sel_AXI_GaN_OC_H3_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0062#, 14) ELSE
      '0';

  
  decode_sel_AXI_GaN_OC_L2_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0061#, 14) ELSE
      '0';

  
  decode_sel_AXI_GaN_OC_H2_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0060#, 14) ELSE
      '0';

  
  decode_sel_AXI_GaN_OC_L1_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005F#, 14) ELSE
      '0';

  
  decode_sel_AXI_GaN_OC_H1_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005E#, 14) ELSE
      '0';

  
  decode_sel_AXI_GaN_FAULT_L3_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005D#, 14) ELSE
      '0';

  
  decode_sel_AXI_GaN_FAULT_H3_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005C#, 14) ELSE
      '0';

  
  decode_sel_AXI_GaN_FAULT_L2_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005B#, 14) ELSE
      '0';

  
  decode_sel_AXI_GaN_FAULT_H2_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005A#, 14) ELSE
      '0';

  
  decode_sel_AXI_GaN_FAULT_L1_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0059#, 14) ELSE
      '0';

  
  decode_sel_AXI_GaN_FAULT_H1_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0058#, 14) ELSE
      '0';

  
  decode_sel_AXI_Gan_Temp_1_dutycyc_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0043#, 14) ELSE
      '0';

  
  decode_sel_AXI_Gan_Temp_1_lowtime_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0042#, 14) ELSE
      '0';

  
  decode_sel_AXI_Gan_Temp_1_hightime_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0041#, 14) ELSE
      '0';

  
  decode_sel_AXI_Gan_Temp_1_freq_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0040#, 14) ELSE
      '0';

  const_0 <= to_unsigned(0, 32);

  reg_ip_timestamp_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_ip_timestamp <= to_unsigned(0, 32);
      ELSIF enb = '1' THEN
        read_reg_ip_timestamp <= read_ip_timestamp_unsigned;
      END IF;
    END IF;
  END PROCESS reg_ip_timestamp_process;


  
  decode_rd_ip_timestamp_1_1 <= const_0 WHEN decode_sel_ip_timestamp_1_1 = '0' ELSE
      read_reg_ip_timestamp;

  reg_AXI_Gan_Temp_1_freq_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_Gan_Temp_1_freq <= to_unsigned(0, 32);
      ELSIF enb = '1' THEN
        read_reg_AXI_Gan_Temp_1_freq <= read_AXI_Gan_Temp_1_freq_unsigned;
      END IF;
    END IF;
  END PROCESS reg_AXI_Gan_Temp_1_freq_process;


  
  decode_rd_AXI_Gan_Temp_1_freq_1_1 <= decode_rd_ip_timestamp_1_1 WHEN decode_sel_AXI_Gan_Temp_1_freq_1_1 = '0' ELSE
      read_reg_AXI_Gan_Temp_1_freq;

  reg_AXI_Gan_Temp_1_hightime_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_Gan_Temp_1_hightime <= to_unsigned(0, 32);
      ELSIF enb = '1' THEN
        read_reg_AXI_Gan_Temp_1_hightime <= read_AXI_Gan_Temp_1_hightime_unsigned;
      END IF;
    END IF;
  END PROCESS reg_AXI_Gan_Temp_1_hightime_process;


  
  decode_rd_AXI_Gan_Temp_1_hightime_1_1 <= decode_rd_AXI_Gan_Temp_1_freq_1_1 WHEN decode_sel_AXI_Gan_Temp_1_hightime_1_1 = '0' ELSE
      read_reg_AXI_Gan_Temp_1_hightime;

  reg_AXI_Gan_Temp_1_lowtime_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_Gan_Temp_1_lowtime <= to_unsigned(0, 32);
      ELSIF enb = '1' THEN
        read_reg_AXI_Gan_Temp_1_lowtime <= read_AXI_Gan_Temp_1_lowtime_unsigned;
      END IF;
    END IF;
  END PROCESS reg_AXI_Gan_Temp_1_lowtime_process;


  
  decode_rd_AXI_Gan_Temp_1_lowtime_1_1 <= decode_rd_AXI_Gan_Temp_1_hightime_1_1 WHEN decode_sel_AXI_Gan_Temp_1_lowtime_1_1 = '0' ELSE
      read_reg_AXI_Gan_Temp_1_lowtime;

  reg_AXI_Gan_Temp_1_dutycyc_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_Gan_Temp_1_dutycyc <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        read_reg_AXI_Gan_Temp_1_dutycyc <= read_AXI_Gan_Temp_1_dutycyc_signed;
      END IF;
    END IF;
  END PROCESS reg_AXI_Gan_Temp_1_dutycyc_process;


  data_slice_AXI_Gan_Temp_1_dutycyc_1 <= unsigned(read_reg_AXI_Gan_Temp_1_dutycyc);

  
  decode_rd_AXI_Gan_Temp_1_dutycyc_1_1 <= decode_rd_AXI_Gan_Temp_1_lowtime_1_1 WHEN decode_sel_AXI_Gan_Temp_1_dutycyc_1_1 = '0' ELSE
      data_slice_AXI_Gan_Temp_1_dutycyc_1;

  reg_AXI_GaN_FAULT_H1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_GaN_FAULT_H1 <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_GaN_FAULT_H1 <= read_AXI_GaN_FAULT_H1;
      END IF;
    END IF;
  END PROCESS reg_AXI_GaN_FAULT_H1_process;


  data_slice_AXI_GaN_FAULT_H1_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_GaN_FAULT_H1;

  
  decode_rd_AXI_GaN_FAULT_H1_1_1 <= decode_rd_AXI_Gan_Temp_1_dutycyc_1_1 WHEN decode_sel_AXI_GaN_FAULT_H1_1_1 = '0' ELSE
      data_slice_AXI_GaN_FAULT_H1_1;

  reg_AXI_GaN_FAULT_L1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_GaN_FAULT_L1 <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_GaN_FAULT_L1 <= read_AXI_GaN_FAULT_L1;
      END IF;
    END IF;
  END PROCESS reg_AXI_GaN_FAULT_L1_process;


  data_slice_AXI_GaN_FAULT_L1_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_GaN_FAULT_L1;

  
  decode_rd_AXI_GaN_FAULT_L1_1_1 <= decode_rd_AXI_GaN_FAULT_H1_1_1 WHEN decode_sel_AXI_GaN_FAULT_L1_1_1 = '0' ELSE
      data_slice_AXI_GaN_FAULT_L1_1;

  reg_AXI_GaN_FAULT_H2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_GaN_FAULT_H2 <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_GaN_FAULT_H2 <= read_AXI_GaN_FAULT_H2;
      END IF;
    END IF;
  END PROCESS reg_AXI_GaN_FAULT_H2_process;


  data_slice_AXI_GaN_FAULT_H2_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_GaN_FAULT_H2;

  
  decode_rd_AXI_GaN_FAULT_H2_1_1 <= decode_rd_AXI_GaN_FAULT_L1_1_1 WHEN decode_sel_AXI_GaN_FAULT_H2_1_1 = '0' ELSE
      data_slice_AXI_GaN_FAULT_H2_1;

  reg_AXI_GaN_FAULT_L2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_GaN_FAULT_L2 <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_GaN_FAULT_L2 <= read_AXI_GaN_FAULT_L2;
      END IF;
    END IF;
  END PROCESS reg_AXI_GaN_FAULT_L2_process;


  data_slice_AXI_GaN_FAULT_L2_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_GaN_FAULT_L2;

  
  decode_rd_AXI_GaN_FAULT_L2_1_1 <= decode_rd_AXI_GaN_FAULT_H2_1_1 WHEN decode_sel_AXI_GaN_FAULT_L2_1_1 = '0' ELSE
      data_slice_AXI_GaN_FAULT_L2_1;

  reg_AXI_GaN_FAULT_H3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_GaN_FAULT_H3 <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_GaN_FAULT_H3 <= read_AXI_GaN_FAULT_H3;
      END IF;
    END IF;
  END PROCESS reg_AXI_GaN_FAULT_H3_process;


  data_slice_AXI_GaN_FAULT_H3_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_GaN_FAULT_H3;

  
  decode_rd_AXI_GaN_FAULT_H3_1_1 <= decode_rd_AXI_GaN_FAULT_L2_1_1 WHEN decode_sel_AXI_GaN_FAULT_H3_1_1 = '0' ELSE
      data_slice_AXI_GaN_FAULT_H3_1;

  reg_AXI_GaN_FAULT_L3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_GaN_FAULT_L3 <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_GaN_FAULT_L3 <= read_AXI_GaN_FAULT_L3;
      END IF;
    END IF;
  END PROCESS reg_AXI_GaN_FAULT_L3_process;


  data_slice_AXI_GaN_FAULT_L3_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_GaN_FAULT_L3;

  
  decode_rd_AXI_GaN_FAULT_L3_1_1 <= decode_rd_AXI_GaN_FAULT_H3_1_1 WHEN decode_sel_AXI_GaN_FAULT_L3_1_1 = '0' ELSE
      data_slice_AXI_GaN_FAULT_L3_1;

  reg_AXI_GaN_OC_H1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_GaN_OC_H1 <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_GaN_OC_H1 <= read_AXI_GaN_OC_H1;
      END IF;
    END IF;
  END PROCESS reg_AXI_GaN_OC_H1_process;


  data_slice_AXI_GaN_OC_H1_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_GaN_OC_H1;

  
  decode_rd_AXI_GaN_OC_H1_1_1 <= decode_rd_AXI_GaN_FAULT_L3_1_1 WHEN decode_sel_AXI_GaN_OC_H1_1_1 = '0' ELSE
      data_slice_AXI_GaN_OC_H1_1;

  reg_AXI_GaN_OC_L1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_GaN_OC_L1 <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_GaN_OC_L1 <= read_AXI_GaN_OC_L1;
      END IF;
    END IF;
  END PROCESS reg_AXI_GaN_OC_L1_process;


  data_slice_AXI_GaN_OC_L1_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_GaN_OC_L1;

  
  decode_rd_AXI_GaN_OC_L1_1_1 <= decode_rd_AXI_GaN_OC_H1_1_1 WHEN decode_sel_AXI_GaN_OC_L1_1_1 = '0' ELSE
      data_slice_AXI_GaN_OC_L1_1;

  reg_AXI_GaN_OC_H2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_GaN_OC_H2 <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_GaN_OC_H2 <= read_AXI_GaN_OC_H2;
      END IF;
    END IF;
  END PROCESS reg_AXI_GaN_OC_H2_process;


  data_slice_AXI_GaN_OC_H2_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_GaN_OC_H2;

  
  decode_rd_AXI_GaN_OC_H2_1_1 <= decode_rd_AXI_GaN_OC_L1_1_1 WHEN decode_sel_AXI_GaN_OC_H2_1_1 = '0' ELSE
      data_slice_AXI_GaN_OC_H2_1;

  reg_AXI_GaN_OC_L2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_GaN_OC_L2 <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_GaN_OC_L2 <= read_AXI_GaN_OC_L2;
      END IF;
    END IF;
  END PROCESS reg_AXI_GaN_OC_L2_process;


  data_slice_AXI_GaN_OC_L2_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_GaN_OC_L2;

  
  decode_rd_AXI_GaN_OC_L2_1_1 <= decode_rd_AXI_GaN_OC_H2_1_1 WHEN decode_sel_AXI_GaN_OC_L2_1_1 = '0' ELSE
      data_slice_AXI_GaN_OC_L2_1;

  reg_AXI_GaN_OC_H3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_GaN_OC_H3 <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_GaN_OC_H3 <= read_AXI_GaN_OC_H3;
      END IF;
    END IF;
  END PROCESS reg_AXI_GaN_OC_H3_process;


  data_slice_AXI_GaN_OC_H3_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_GaN_OC_H3;

  
  decode_rd_AXI_GaN_OC_H3_1_1 <= decode_rd_AXI_GaN_OC_L2_1_1 WHEN decode_sel_AXI_GaN_OC_H3_1_1 = '0' ELSE
      data_slice_AXI_GaN_OC_H3_1;

  reg_AXI_GaN_OC_L3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_GaN_OC_L3 <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_GaN_OC_L3 <= read_AXI_GaN_OC_L3;
      END IF;
    END IF;
  END PROCESS reg_AXI_GaN_OC_L3_process;


  data_slice_AXI_GaN_OC_L3_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_GaN_OC_L3;

  
  decode_rd_AXI_GaN_OC_L3_1_1 <= decode_rd_AXI_GaN_OC_H3_1_1 WHEN decode_sel_AXI_GaN_OC_L3_1_1 = '0' ELSE
      data_slice_AXI_GaN_OC_L3_1;

  reg_AXI_I_DIAG_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_I_DIAG <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_I_DIAG <= read_AXI_I_DIAG;
      END IF;
    END IF;
  END PROCESS reg_AXI_I_DIAG_process;


  data_slice_AXI_I_DIAG_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_I_DIAG;

  
  decode_rd_AXI_I_DIAG_1_1 <= decode_rd_AXI_GaN_OC_L3_1_1 WHEN decode_sel_AXI_I_DIAG_1_1 = '0' ELSE
      data_slice_AXI_I_DIAG_1;

  reg_AXI_I1_DIAG_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_I1_DIAG <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_I1_DIAG <= read_AXI_I1_DIAG;
      END IF;
    END IF;
  END PROCESS reg_AXI_I1_DIAG_process;


  data_slice_AXI_I1_DIAG_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_I1_DIAG;

  
  decode_rd_AXI_I1_DIAG_1_1 <= decode_rd_AXI_I_DIAG_1_1 WHEN decode_sel_AXI_I1_DIAG_1_1 = '0' ELSE
      data_slice_AXI_I1_DIAG_1;

  reg_AXI_I2_DIAG_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_I2_DIAG <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_I2_DIAG <= read_AXI_I2_DIAG;
      END IF;
    END IF;
  END PROCESS reg_AXI_I2_DIAG_process;


  data_slice_AXI_I2_DIAG_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_I2_DIAG;

  
  decode_rd_AXI_I2_DIAG_1_1 <= decode_rd_AXI_I1_DIAG_1_1 WHEN decode_sel_AXI_I2_DIAG_1_1 = '0' ELSE
      data_slice_AXI_I2_DIAG_1;

  reg_AXI_I3_DIAG_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_AXI_I3_DIAG <= '0';
      ELSIF enb = '1' THEN
        read_reg_AXI_I3_DIAG <= read_AXI_I3_DIAG;
      END IF;
    END IF;
  END PROCESS reg_AXI_I3_DIAG_process;


  data_slice_AXI_I3_DIAG_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & read_reg_AXI_I3_DIAG;

  
  decode_rd_AXI_I3_DIAG_1_1 <= decode_rd_AXI_I2_DIAG_1_1 WHEN decode_sel_AXI_I3_DIAG_1_1 = '0' ELSE
      data_slice_AXI_I3_DIAG_1;

  data_read <= std_logic_vector(decode_rd_AXI_I3_DIAG_1_1);

  
  decode_sel_axi_enable_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0001#, 14) ELSE
      '0';

  reg_enb_axi_enable_1_1 <= decode_sel_axi_enable_1_1 AND wr_enb;

  data_write_unsigned <= unsigned(data_write);

  data_in_axi_enable <= data_write_unsigned(0);

  reg_axi_enable_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_axi_enable_1_1 <= '1';
      ELSIF enb = '1' AND reg_enb_axi_enable_1_1 = '1' THEN
        data_reg_axi_enable_1_1 <= data_in_axi_enable;
      END IF;
    END IF;
  END PROCESS reg_axi_enable_1_1_process;


  write_concats_axi_enable_1 <= data_reg_axi_enable_1_1;

  write_axi_enable <= write_concats_axi_enable_1;

  
  decode_sel_AXI_PWM_Enable_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0068#, 14) ELSE
      '0';

  reg_enb_AXI_PWM_Enable_1_1 <= decode_sel_AXI_PWM_Enable_1_1 AND wr_enb;

  data_in_AXI_PWM_Enable <= data_write_unsigned(0);

  reg_AXI_PWM_Enable_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_PWM_Enable_1_1 <= '0';
      ELSIF enb = '1' AND reg_enb_AXI_PWM_Enable_1_1 = '1' THEN
        data_reg_AXI_PWM_Enable_1_1 <= data_in_AXI_PWM_Enable;
      END IF;
    END IF;
  END PROCESS reg_AXI_PWM_Enable_1_1_process;


  write_concats_AXI_PWM_Enable_1 <= data_reg_AXI_PWM_Enable_1_1;

  write_AXI_PWM_Enable <= write_concats_AXI_PWM_Enable_1;

END rtl;

