cscope 15 $HOME\Desktop\Shipitko Oleg\Repo\Robot V2"               0001540409
	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\ADC.c

5 
	~"adc.h
"

6 
	~"m©h.h
"

7 
	~"°m32f4xx.h
"

8 
	~"robŸ.h
"

15 
	$adcC⁄fig
()

17 
ADC1
->
SQR1
 |
ADC1_NUMB
 << 20;

18 
ADC1
->
SQR3
 |= 9 | (8 << 5) | (7 << 10) | (6 << 15) | (5 << 20) | (4 << 25);

19 
ADC1
->
SQR2
 |= 3| (2 << 5) | (12 << 10) | (11 << 15) ;

24 
ADC1
->
CR1
 |
ADC_SCAN_MODE
 ;

25 
ADC1
->
CR2
 |
ADC_CR2_DMA
|
ADC_CR2_CONT
|
ADC_CR2_DDS
;

28 
DMA2_Såóm0
->
CR
 |= 0 << 25;

29 
DMA2_Såóm0
->
PAR
 |(
uöt32_t
Ë&
ADC1
->
DR
;

30 
DMA2_Såóm0
->
M0AR
 |(
uöt32_t
Ë&
adcD©a
;

31 
DMA2_Såóm0
->
CR
 &~
DMA_SxCR_DIR
;

32 
DMA2_Såóm0
->
NDTR
 = 
ADC1_NUMB
+1;

33 
DMA2_Såóm0
->
CR
 &~
DMA_SxCR_PINC
;

34 
DMA2_Såóm0
->
CR
 |
DMA_SxCR_MINC
|
DMA_SxCR_CIRC
;

35 
DMA2_Såóm0
->
CR
 |
DMA_SxCR_PSIZE_0
;

36 
DMA2_Såóm0
->
CR
 |
DMA_SxCR_MSIZE_0
;

37 
DMA2_Såóm0
->
CR
 |
DMA_SxCR_PL
;

38 
DMA2_Såóm0
->
CR
 |
DMA_SxCR_TCIE
;

41 
DMA2_Såóm0
->
CR
 |
DMA_SxCR_EN
 | 
DMA_SxCR_TCIE
;

42 
ADC1
->
CR2
 |
ADC_CR2_ADON
;

43 
ADC1
->
CR2
 |
ADC_CR2_SWSTART
;

44 
	}
}

46 
	$gëLowDi°
(
vÆue
)

48 
vﬁts
;

49 
cm
;

51 
vﬁts
 = ()
vÆue
 * 
VOLTS_PER_UNIT
;

52 
cm
 = 31.5 * 
	`pow
(
vﬁts
,-1.1904);

53 i‡(
cm
 < 10.05) cm = -1.0;

54  
cm
;

55 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\INTERR~1.C

1 
	~"I¡îru±s.h
"

3 
	~"gpio.h
"

4 
	~"Reguœt‹.h
"

5 
	~"P©h.h
"

6 
	~"Pös.h
"

7 
	~<m©h.h
>

9 
	~"ußπ.h
"

10 
	~"robŸ.h
"

16 
	gödexS≥eds
 = 0, 
	gödexDi°s
 = 0;

17 
	gåa˚Fœg
,
	gmovFœg
,
	gídFœg
;

19 
öt16_t
 
	göt_˙t
=0;

26 
	$TIM2_IRQH™dÀr
()

29 
	}
}

31 
	$TIM6_DAC_IRQH™dÀr
()

37 
TIM6
->
SR
 = 0;

38 
	`NVIC_DißbÀIRQ
(
TIM8_UP_TIM13_IRQn
);

39 
	`GëD©aF‹Reguœt‹s
();

40 
	`NVIC_E«bÀIRQ
(
TIM8_UP_TIM13_IRQn
);

41 
	`pidLowLevñ
();

43 
	}
}

46 
	$TIM7_IRQH™dÀr
()

50 
TIM7
->
SR
 = 0;

55 
	}
}

59 
	$TIM8_UP_TIM13_IRQH™dÀr
()

63 
TIM13
->
SR
 = 0;

64 
	`NVIC_DißbÀIRQ
(
TIM6_DAC_IRQn
);

68 i‡((
	`Ábs
(Ábs(
curP©h
.
ÀngthTø˚
Ë- fabs(
Co‹d_loˇl_åack
[0])) < 0.02) &&

69 (
	`Ábs
(Ábs(
curP©h
.
phiZad
)-Ábs(
Co‹d_loˇl_åack
[2])) < 0.02))

71 
åa˚Fœg
 = 1;

73 
åa˚Fœg
 =0;

74 i‡(!
movFœg
)

75 i‡(
poöts
[0].
movTask
Ë
movFœg
=(points[0].movTask)(); movFlag =1;

76 i‡(
åa˚Fœg
&&
movFœg
&&(!
ídFœg
))

77 i‡(
poöts
[0].
ídTask
Ë
ídFœg
 = (((*)())’oöts[0].ídTask))’oöts[0].
ídTaskP1
); endFlag =1;

78 i‡(
åa˚Fœg
&&
movFœg
&&
ídFœg
)

80 i‡(
œ°Poöt
 >0)

82 
tŸÆPoötCom∂ôe
++;

83 
	`Cª©eP©h
(&
poöts
[1],&poöts[0],&
curP©h
);

86 
	`ªmovePoöt
(&
poöts
[0],&
œ°Poöt
);

88 
ídFœg
=0;

89 
movFœg
=0;

90 
åa˚Fœg
=0;

98 i‡(
curSèã
.
åackEn
)

100 
	`TøckReguœt‹
(&
robŸCo‹d
[0],&
robŸS≥ed
[0], (&
curP©h
),&
vT¨gëGlob
[0]);

102 i‡(
curSèã
.
köemEn
Ë
	`Fun˘i⁄ÆReguœt‹
(&
vT¨gëGlob
[0], &
robŸCo‹dT¨gë
[0], &robŸCo‹dT¨gë[0], &
ªguœt‹Out
[0]);

105 
	`NVIC_E«bÀIRQ
(
TIM6_DAC_IRQn
);

107 
	}
}

118 
	$EXTI0_IRQH™dÀr
()

120 
EXTI
->
PR
=0x1;

121 
ãmp
 = 2;

122 i‡–
	`pö_vÆ
(
EXTI2_PIN
ËË
ãmp
 |=0x80;

123 
	`£ndAnswî
(0x1E,&
ãmp
, 1);

124 
	}
}

127 
	$EXTI1_IRQH™dÀr
()

129 
EXTI
->
PR
=0x2;

130 
ãmp
 = 5;

131 i‡–
	`pö_vÆ
(
EXTI5_PIN
ËË
ãmp
 |=0x80;

132 
	`£ndAnswî
(0x1E,&
ãmp
, 1);

133 
	}
}

136 
	$EXTI2_IRQH™dÀr
()

138 
EXTI
->
PR
=0x4;

139 
ãmp
 = 4;

140 i‡–
	`pö_vÆ
(
EXTI4_PIN
ËË
ãmp
 |=0x80;

141 
	`£ndAnswî
(0x1E,&
ãmp
, 1);

142 
	}
}

145 
	$EXTI3_IRQH™dÀr
()

147 
EXTI
->
PR
=0x8;

148 
ãmp
 = 6;

149 i‡–
	`pö_vÆ
(
EXTI6_PIN
ËË
ãmp
 |=0x80;

150 
	`£ndAnswî
(0x1E,&
ãmp
, 1);

152 
	}
}

155 
	$EXTI4_IRQH™dÀr
()

157 
EXTI
->
PR
=0x10;

158 
ãmp
 = 9;

159 i‡–
	`pö_vÆ
(
EXTI9_PIN
ËË
ãmp
 |=0x80;

160 
	`£ndAnswî
(0x1E,&
ãmp
, 1);

162 
	}
}

166 
	$EXTI9_5_IRQH™dÀr
()

168 i‡(
EXTI
->
PR
&(1<<6))

170 
EXTI
->
PR
=(1<<6);

171 
ãmp
 = 7;

172 i‡–
	`pö_vÆ
(
EXTI7_PIN
ËË
ãmp
 |=0x80;

173 
	`£ndAnswî
(0x1E,&
ãmp
, 1);

175 i‡(
EXTI
->
PR
&(1<<7))

177 
EXTI
->
PR
=(1<<7);

178 
ãmp
 = 8;

179 i‡–
	`pö_vÆ
(
EXTI8_PIN
ËË
ãmp
 |=0x80;

180 
	`£ndAnswî
(0x1E,&
ãmp
, 1);

183 
	}
}

189 
	$EXTI15_10_IRQH™dÀr
()

191 i‡(
EXTI
->
PR
&(1<<12))

193 
EXTI
->
PR
=(1<<12);

194 
ãmp
 = 3;

195 i‡–
	`pö_vÆ
(
EXTI3_PIN
ËË
ãmp
 |=0x80;

196 
	`£ndAnswî
(0x1E,&
ãmp
, 1);

198 i‡(
EXTI
->
PR
&(1<<13))

200 
EXTI
->
PR
=(1<<13);

201 
ãmp
 = 10;

202 i‡–
	`pö_vÆ
(
EXTI10_PIN
ËË
ãmp
 |=0x80;

203 
	`£ndAnswî
(0x1E,&
ãmp
, 1);

205 i‡(
EXTI
->
PR
&(1<<15))

207 
öt_˙t
++;

208 
EXTI
->
PR
=(1<<15);

209 
ãmp
 = 1;

210 i‡–
	`pö_vÆ
(
EXTI1_PIN
ËË
ãmp
 |=0x80;

211 
	`£ndAnswî
(0x1E,&
ãmp
, 1);

214 
	}
}

221 
	$dñay
(
__IO
 
uöt32_t
 
nCou¡
)

223 ; 
nCou¡
 != 0;ÇCount--);

224 
	}
}

228 
	$DMA2_Såóm0_IRQH™dÀr
()

230 
DMA2
->
LIFCR
 |
DMA_LIFCR_CTCIF0
;

232 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\INTERR~1.H

1 #i‚de‡
_INTERRUPTS_INCLUDED_


2 
	#_INTERRUPTS_INCLUDED_


	)

4 
	~"°m32f4xx.h
"

6 
	#EXTI_FALLING_EDGE
 0

	)

7 
	#EXTI_RISING_EDGE
 1

	)

8 
	#EXTI_BOTH_EDGES
 2

	)

10 
USART3_IRQH™dÀr
();

11 
EXTI1_IRQH™dÀr
();

12 
EXTI2_IRQH™dÀr
();

13 
EXTI3_IRQH™dÀr
();

14 
EXTI4_IRQH™dÀr
();

15 
EXTI15_10_IRQH™dÀr
();

16 
EXTI9_5_IRQH™dÀr
();

17 
EXTI0_IRQH™dÀr
();

18 
add_ext_öãºu±
(
pö
, 
edge
);

19 
USB_OTG_BSP_TimîIRQ
 ();

20 
dñay
(
__IO
 
uöt32_t
 
nCou¡
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\Pins.h

1 #i‚de‡
_PINS_INCLUDED_


2 
	#_PINS_INCLUDED_


	)

4 
	~"gpio.h
"

9 
	#MAX_PWM
 1000.0

	)

11 
	#BTN1_PWM_PIN
 
	`pö_id
(
PORTD
,12)

12 
	#BTN2_PWM_PIN
 
	`pö_id
(
PORTD
,13)

13 
	#BTN3_PWM_PIN
 
	`pö_id
(
PORTD
,14)

14 
	#BTN4_PWM_PIN
 
	`pö_id
(
PORTD
,15)

15 
	#BTN5_PWM_PIN
 
	`pö_id
(
PORTB
,9)

16 
	#BTN6_PWM_PIN
 
	`pö_id
(
PORTB
,8)

17 
	#BTN7_PWM_PIN
 
	`pö_id
(
PORTE
,6)

18 
	#BTN8_PWM_PIN
 
	`pö_id
(
PORTE
,5)

19 
	#BTN9_PWM_PIN
 
	`pö_id
(
PORTB
,14)

20 
	#BTN10_PWM_PIN
 
	`pö_id
(
PORTB
,15)

21 

	)

22 
	#BTN1_CCR
 ((
uöt32_t
 *)&(
TIM4
->
CCR1
))

	)

23 
	#BTN2_CCR
 ((
uöt32_t
 *)&(
TIM4
->
CCR2
))

	)

24 
	#BTN3_CCR
 ((
uöt32_t
 *)&(
TIM4
->
CCR3
))

	)

25 
	#BTN4_CCR
 ((
uöt32_t
 *)&(
TIM4
->
CCR4
))

	)

26 
	#BTN5_CCR
 ((
uöt32_t
 *)&(
TIM11
->
CCR1
))

	)

27 
	#BTN6_CCR
 ((
uöt32_t
 *)&(
TIM10
->
CCR1
))

	)

28 
	#BTN7_CCR
 ((
uöt32_t
 *)&(
TIM9
->
CCR2
))

	)

29 
	#BTN8_CCR
 ((
uöt32_t
 *)&(
TIM9
->
CCR1
))

	)

30 
	#BTN9_CCR
 ((
uöt32_t
 *)&(
TIM12
->
CCR1
))

	)

31 
	#BTN10_CCR
 ((
uöt32_t
 *)&(
TIM12
->
CCR2
))

	)

35 
	#PWM_INHIBIT
 
	`pö_id
(
PORTC
,13)

36 

	)

40 
	#BTN1_DIR_PIN
 
	`pö_id
(
PORTC
,14)

41 
	#BTN2_DIR_PIN
 
	`pö_id
(
PORTC
,15)

42 
	#BTN3_DIR_PIN
 
	`pö_id
(
PORTE
,10)

43 
	#BTN4_DIR_PIN
 
	`pö_id
(
PORTE
,14)

44 
	#BTN5_DIR_PIN
 
	`pö_id
(
PORTE
,7)

45 
	#BTN6_DIR_PIN
 
	`pö_id
(
PORTE
,2)

46 
	#BTN7_DIR_PIN
 
	`pö_id
(
PORTE
,8)

47 
	#BTN8_DIR_PIN
 
	`pö_id
(
PORTE
,13)

48 
	#BTN9_DIR_PIN
 
	`pö_id
(
PORTE
,12)

49 
	#BTN10_DIR_PIN
 
	`pö_id
(
PORTB
,13)

53 
	#ENCODER1A_PIN
 
	`pö_id
(
PORTC
,6)

54 
	#ENCODER1B_PIN
 
	`pö_id
(
PORTC
,7)

55 
	#ENCODER2A_PIN
 
	`pö_id
(
PORTE
,9)

56 
	#ENCODER2B_PIN
 
	`pö_id
(
PORTE
,11)

57 
	#ENCODER3A_PIN
 
	`pö_id
(
PORTA
,6)

58 
	#ENCODER3B_PIN
 
	`pö_id
(
PORTA
,7)

59 
	#ENCODER4A_PIN
 
	`pö_id
(
PORTA
,15)

60 
	#ENCODER4B_PIN
 
	`pö_id
(
PORTB
,3)

61 

	)

62 
	#ENCODER1_CNT
 ((
uöt32_t
 *)&(
TIM8
->
CNT
))

	)

63 
	#ENCODER2_CNT
 ((
uöt32_t
 *)&(
TIM1
->
CNT
))

	)

64 
	#ENCODER3_CNT
 ((
uöt32_t
 *)&(
TIM3
->
CNT
))

	)

65 
	#ENCODER4_CNT
 ((
uöt32_t
 *)&(
TIM2
->
CNT
))

	)

69 
	#GENERAL_PIN_0
 
	`pö_id
(
PORTA
,0)

70 
	#GENERAL_PIN_1
 
	`pö_id
(
PORTA
,1)

71 
	#GENERAL_PIN_2
 
	`pö_id
(
PORTA
,2)

72 
	#GENERAL_PIN_3
 
	`pö_id
(
PORTA
,3)

73 
	#GENERAL_PIN_4
 
	`pö_id
(
PORTB
,0)

74 
	#GENERAL_PIN_5
 
	`pö_id
(
PORTB
,1)

75 
	#GENERAL_PIN_6
 
	`pö_id
(
PORTC
,1)

76 
	#GENERAL_PIN_7
 
	`pö_id
(
PORTC
,2)

77 
	#GENERAL_PIN_8
 
	`pö_id
(
PORTC
,4)

78 
	#GENERAL_PIN_9
 
	`pö_id
(
PORTC
,5)

79 

	)

84 
	#TX3_PIN
 
	`pö_id
(
PORTC
,10)

	)

85 
	#RX3_PIN
 
	`pö_id
(
PORTC
,11)

	)

87 
	#TX1_PIN
 
	`pö_id
(
PORTB
,6)

88 
	#RX1_PIN
 
	`pö_id
(
PORTB
,7)

92 
	#EXTI1_PIN
 
	`pö_id
(
PORTD
,0)

93 
	#EXTI2_PIN
 
	`pö_id
(
PORTD
,1)

94 
	#EXTI3_PIN
 
	`pö_id
(
PORTD
,2)

95 
	#EXTI4_PIN
 
	`pö_id
(
PORTD
,3)

96 
	#EXTI5_PIN
 
	`pö_id
(
PORTE
,4)

97 
	#EXTI6_PIN
 
	`pö_id
(
PORTD
,6)

98 
	#EXTI7_PIN
 
	`pö_id
(
PORTD
,7)

99 
	#EXTI8_PIN
 
	`pö_id
(
PORTD
,8)

100 
	#EXTI9_PIN
 
	`pö_id
(
PORTD
,9)

101 
	#EXTI10_PIN
 
	`pö_id
(
PORTD
,10)

106 
	#I2C_SDA_PIN
 
	`pö_id
(
PORTB
,11)

107 
	#I2C_SCL_PIN
 
	`pö_id
(
PORTB
,10)

111 
	#PIN1_12V
 
	`pö_id
(
PORTB
, 4)

	)

112 
	#PIN2_12V
 
	`pö_id
(
PORTB
, 5)

	)

113 
	#PIN3_12V
 
	`pö_id
(
PORTD
, 11)

	)

114 
	#PIN4_12V
 
	`pö_id
(
PORTA
, 5)

	)

115 
	#PIN5_12V
 
	`pö_id
(
PORTC
, 9)

	)

116 
	#PIN6_12V
 
	`pö_id
(
PORTC
, 8)

	)

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\adc.h

1 #i‚de‡
_ADC_INCLUDED_


2 
	#_ADC_INCLUDED_


	)

8 
	#ADC1_NUMB
 9

	)

9 
	#ADC_SCAN_MODE
 ((
uöt32_t
)0x0100)

	)

10 
	#ADC_CONT_MODE
 ((
uöt32_t
)0x0002)

	)

11 
	#ADC_ON
 ((
uöt32_t
)0x0001)

	)

12 
	#ADC_DATA_LEFT
 ((
uöt32_t
)0x0800)

	)

13 
	#ADC_DMA_ENABLED
 ((
uöt32_t
)0x0100)

	)

14 
	#VOLTS_PER_UNIT
 0.012941

	)

20 
adcC⁄fig
();

21 
gëLowDi°
(
vÆue
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\gpio.h

1 #i‚de‡
_GPIO_INCLUDED_


2 
	#_GPIO_INCLUDED_


	)

4 
	~"°m32f4xx.h
"

5 
	~"°m32f4xx_rcc.h
"

6 
	~"°m32f4xx_c⁄f.h
"

8 
	#PORTA
 0

	)

9 
	#PORTB
 1

	)

10 
	#PORTC
 2

	)

11 
	#PORTD
 3

	)

12 
	#PORTE
 4

	)

14 
	#AF0
 0

	)

15 
	#AF1
 1

	)

16 
	#AF2
 2

	)

17 
	#AF3
 3

	)

18 
	#AF4
 4

	)

19 
	#AF5
 5

	)

20 
	#AF6
 6

	)

21 
	#AF7
 7

	)

22 
	#AF8
 8

	)

23 
	#AF9
 9

	)

24 
	#AF10
 10

	)

25 
	#AF11
 11

	)

26 
	#AF12
 12

	)

27 
	#AF13
 13

	)

28 
	#AF14
 14

	)

29 
	#AF15
 15

	)

32 
	#INPUT
 0

	)

33 
	#GENERAL
 1

	)

34 
	#ALTERNATE
 2

	)

35 
	#ANALOG
 3

	)

38 
	#PUSH_PULL
 0

	)

39 
	#OPEN_DRAIN
 1

	)

42 
	#LOW_S
 0

43 
	#MEDIUM_S
 1

44 
	#FAST_S
 2

45 
	#HIGH_S
 3

46 

	)

48 
	#NO_PULL_UP
 0

	)

49 
	#PULL_UP
 1

	)

50 
	#PULL_DOWN
 2

	)

52 
	#GPIO_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

53 
	#GPIO
 ((*Ë
GPIO_BASE
)

	)

56 
	#pö_id
(
PIN_PORT
, 
PIN
Ë–(PIN_PORT<<4)|PIN )

	)

57 
	#GPIO_off£t
 ((
uöt32_t
)0x00000400)

	)

58 
	#GPIO_ba£
(
pö
Ë(
GPIO_BASE
 +’ö>>4)*
GPIO_off£t
 )

	)

61 
	#pö_mode
(
pö
, 
mode
Ë((
uöt32_t
Ë–modeË<<(’ö&0xF)<<1))

	)

62 
	#pö_ty≥
(
pö
, 
ty≥
Ë((
uöt32_t
Ë–ty≥Ë<<(’ö&0xF)))

	)

63 
	#pö_•ìd
(
pö
, 
•ìd
Ë((
uöt32_t
Ë–•ìdË<<(’ö&0xF)<<1))

	)

64 
	#pö_puŒ
(
pö
, 
puŒ
Ë((
uöt32_t
Ë–puŒË<<(’ö&0xF)<<1))

	)

65 
	#pö_af
(
pö
,
af
Ë((
uöt32_t
Ë◊fË<<(’ö&0x7)<<2))

	)

68 
	#˛ór_mode
(
pö
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö))Ë&~
	`pö_mode
’ö, 0x3))

	)

69 
	#˛ór_ty≥
(
pö
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö)+ 0x04)Ë&~
	`pö_ty≥
’ö, 0x1))

	)

70 
	#˛ór_•ìd
(
pö
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’öË+ 0x08)Ë&~
	`pö_•ìd
’ö, 0x3))

	)

71 
	#˛ór_puŒ
(
pö
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’öË+ 0x0C)Ë&~
	`pö_puŒ
’ö, 0x3))

	)

74 
	#˛ór_c⁄f
(
pö
) ( \

75 
	`˛ór_mode
(
pö
); \

76 
	`˛ór_ty≥
(
pö
); \

77 
	`˛ór_•ìd
(
pö
); \

78 
	`˛ór_puŒ
(
pö
Ë; )

	)

81 
	#£t_mode
(
pö
,
mode
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö))Ë|
	`pö_mode
’ö, mode))

	)

82 
	#£t_ty≥
(
pö
,
ty≥
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö)+ 0x04)Ë|
	`pö_mode
’ö,Åy≥))

	)

83 
	#£t_•ìd
(
pö
,
•ìd
)(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö)+ 0x08)Ë|
	`pö_mode
’ö, s≥ed))

	)

84 
	#£t_puŒ
(
pö
,
puŒ
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö)+ 0x0C)Ë|
	`pö_mode
’ö,ÖuŒ)))

	)

87 
	#£t_c⁄f
(
pö
, 
mode
,
ty≥
,
•ìd
,
puŒ
) (\

88 
	`£t_mode
(
pö
,
mode
);\

89 
	`£t_ty≥
(
pö
,
ty≥
); \

90 
	`£t_•ìd
(
pö
,
•ìd
);\

91 
	`£t_puŒ
(
pö
,
puŒ
); \

92 )

	)

95 
	#c⁄f_mode
(
pö
, 
mode
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x00)) = \

96 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x00))&(~
	`pö_mode
’ö, 0x3)))|pö_mode’ö, 
mode
));}

	)

97 
	#c⁄f_ty≥
(
pö
, 
ty≥
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x04)) = \

98 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x04))&(~
	`pö_ty≥
’ö, 0x1)))|pö_ty≥’ö, 
ty≥
));}

	)

99 
	#c⁄f_•ìd
(
pö
,
•ìd
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x08)) = \

100 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x08))&(~
	`pö_•ìd
’ö, 0x3)))|pö_•ìd’ö,
•ìd
));}

	)

101 
	#c⁄f_puŒ
(
pö
, 
puŒ
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x0C)) = \

102 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x0C))&(~
	`pö_puŒ
’ö, 0x3)))|pö_puŒ’ö, 
puŒ
));}

	)

105 
	#c⁄f_pö
(
pö
, 
mode
, 
ty≥
, 
•ìd
, 
puŒ
) {\

106 
	`c⁄f_mode
(
pö
, 
mode
) \

107 
	`c⁄f_ty≥
(
pö
, 
ty≥
) \

108 
	`c⁄f_•ìd
(
pö
, 
•ìd
) \

109 
	`c⁄f_puŒ
(
pö
, 
puŒ
Ë}

	)

112 
	#c⁄f_af
(
pö
, 
af
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x20+((pin&0x08)>>1))) = \

113 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x20+(’ö&0x08)>>1)))&(~
	`pö_af
’ö,0xF)))|pö_af’ö,
af
));}

	)

116 
	#£t_pö
(
pö
Ë(*((
uöt32_t
 *)((
	`GPIO_ba£
’ö)Ë+ 0x18))((uöt32_t)1<<((uöt32_tÌö&0x0000000f)))

	)

119 
	#ª£t_pö
(
pö
Ë(*((
uöt32_t
 *)(
	`GPIO_ba£
’öË+ 0x18))(uöt32_t)1<<(((uöt32_tÌö&0xf)+0x00000010))

	)

123 
	#pö_vÆ
(
pö
Ë((*((
uöt32_t
 *)(
	`GPIO_ba£
’öË+ 0x10)))&((uöt32_t)1<<’ö&0xf)))

	)

126 
	#pö_out
(
pö
Ë((*((
uöt32_t
 *)(
	`GPIO_ba£
’öË+ 0x14)))&((uöt32_t)1<<’ö&0xf)))

	)

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\i2c.c

1 
	~"i2c.h
"

2 
	~"°m32f4xx.h
"

3 
	~"Exã∫_v¨übÀs.h
"

5 
	gi2cSèã
 = 
IDLE
, 
	gi2cFœg
, 
	gi2cC¡
;

6 
	gícD©a
[24];

11 
	$i2cSèãMachöe
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
dúe˘i⁄
, uöt8_à
cou¡
, * 
°
)

13 
°©e
 = *
°
;

15 
°©e
)

17 
DO_START_TRANSFER
:

19 
°©e
 = 
WAIT_FOR_BUS
;

23 
WAIT_FOR_BUS
:

26 i‡(!((
I2Cx
->
SR2
)&
I2C_SR2_BUSY
))

27 
°©e
 = 
DO_START
;

31 
DO_START
:

34 
I2Cx
->
CR1
 |
I2C_CR1_START
;

36 
°©e
 = 
WAIT_START_ACCEPTED
;

42 
WAIT_START_ACCEPTED
:

44 i‡(
	`I2C_CheckEvít
(
I2Cx
, 
I2C_EVENT_MASTER_MODE_SELECT
))

46 
	`I2C_Síd7bôAddªss
(
I2Cx
, 
addªss
 , 
dúe˘i⁄
);

47 
°©e
 = 
WAIT_FOR_ADDR_ACK
;

57 
WAIT_FOR_ADDR_ACK
:

59 i‡(
	`I2C_CheckEvít
(
I2Cx
, 
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
))

61 
°©e
 = 
RECEIVING_PACKET
;

62 
i2cC¡
 = 0;

63 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

66 i‡(
i2cFœg
 =
AF
)

71 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

72 
°©e
 = 
IDLE
;

73 
i2cFœg
 = 0;

78 
RECEIVING_PACKET
:

80 i‡(
	`I2C_CheckEvít
(
I2Cx
, 
I2C_EVENT_MASTER_BYTE_RECEIVED
))

82 i‡(
i2cC¡
 > 
cou¡
-1)

83 
i2cC¡
 = 
cou¡
-1;

86 i‡(
i2cC¡
 < 
cou¡
-2)

88 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

89 
ícD©a
[
i2cC¡
] = 
I2C2
->
DR
;

92 i‡(
i2cC¡
 =
cou¡
-2)

94 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ACK
);

95 
ícD©a
[
i2cC¡
] = 
I2C2
->
DR
;

98 i‡(
i2cC¡
 =
cou¡
-1)

100 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

101 
ícD©a
[
i2cC¡
] = 
I2C2
->
DR
;

102 
°©e
 = 
IDLE
;

103 
i2cC¡
 = 0;

108 
i2cC¡
++;

114 *
°
 = 
°©e
;

115 
	}
}

117 
	$I2C_My_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_ClockS≥ed
, 
uöt16_t
 
I2C_Mode
,

118 
uöt16_t
 
I2C_DutyCy˛e
, uöt16_à
I2C_OwnAddªss1
,

119 
uöt16_t
 
I2C_Ack
, uöt16_à
I2C_AcknowÀdgedAddªss
)

121 
uöt16_t
 
tm¥eg
 = 0, 
‰eqønge
 = 0;

122 
uöt16_t
 
ªsu…
 = 0x04;

123 
uöt32_t
 
p˛k1
 = 8000000;

124 
RCC_ClocksTy≥Def
 
rcc_˛ocks
;

127 
tm¥eg
 = 
I2Cx
->
CR2
;

129 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_FREQ
);

131 
	`RCC_GëClocksFªq
(&
rcc_˛ocks
);

132 
p˛k1
 = 
rcc_˛ocks
.
PCLK1_Fªquícy
;

134 
‰eqønge
 = (
uöt16_t
)(
p˛k1
 / 1000000);

135 
tm¥eg
 |
‰eqønge
;

137 
I2Cx
->
CR2
 = 
tm¥eg
;

143 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PE
);

146 
tm¥eg
 = 0;

149 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_ClockS≥ed
 << 1));

151 i‡(
ªsu…
 < 0x04)

154 
ªsu…
 = 0x04;

157 
tm¥eg
 |
ªsu…
;

159 
I2Cx
->
TRISE
 = 
‰eqønge
 + 1;

163 
I2Cx
->
CCR
 = 
tm¥eg
;

166 
tm¥eg
 = 
I2Cx
->
CR1
;

168 
tm¥eg
 &
CR1_CLEAR_MASK
;

172 
tm¥eg
 |(
uöt16_t
)((
uöt32_t
)
I2C_Mode
 | 
I2C_Ack
);

174 
I2Cx
->
CR1
 = 
tm¥eg
;

177 
I2Cx
->
OAR1
 = (
I2C_AcknowÀdgedAddªss
 | 
I2C_OwnAddªss1
);

179 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

182 
I2Cx
->
CR2
 |
I2C_IT_BUF
 | 
I2C_IT_AF
 | 
I2C_IT_BERR
 | 
I2C_IT_ERR
 | 
I2C_IT_BTF
;

183 
	}
}

185 
	$I2C_°¨t
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
dúe˘i⁄
)

187 
°©us
 = 0;

188 
uöt32_t
 
œ°Fœg
 = 0;

190 
addªss
 =áddress << 1;

193 (
GPIOB
->
IDR
)&0xC00 =(
GPIO_IDR_IDR_10
 | 
GPIO_IDR_IDR_11
));

196 
I2Cx
->
CR1
 |
I2C_CR1_START
;

200 
œ°Fœg
 !
I2C_EVENT_MASTER_MODE_SELECT
)

202 
œ°Fœg
 = 
	`I2C_GëLa°Evít
(
I2C2
);

203 i‡((
œ°Fœg
 & 
I2C_FLAG_AF
Ë|| (œ°Fœg & 
I2C_FLAG_BERR
))

205 
°©us
 = 0;

209 
°©us
 = 1;

214 
	`I2C_Síd7bôAddªss
(
I2Cx
, 
addªss
, 
dúe˘i⁄
);

225 !
	`I2C_CheckEvít
(
I2Cx
, 
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
))

227 i‡(((
I2C2
->
SR1
)&
I2C_SR1_AF
Ë|| ((I2C2->SR1)&
I2C_SR1_BERR
))

229 
°©us
 = 0;

233 
°©us
 = 1;

235  
°©us
;

236 
	}
}

238 
	$I2C_SídByã
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
)

240 
I2Cx
->
DR
 = 
D©a
;

241 
	}
}

304 
uöt32_t
 
	$I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
)

306 
uöt32_t
 
œ°evít
 = 0;

307 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

310 
Êag1
 = 
I2Cx
->
SR1
;

311 
Êag2
 = 
I2Cx
->
SR2
;

312 
Êag2
 = flag2 << 16;

315 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_MASK
;

318  
œ°evít
;

319 
	}
}

321 
Eº‹Sètus
 
	$I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
)

323 
uöt32_t
 
œ°evít
 = 0;

324 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

325 
Eº‹Sètus
 
°©us
 = 
ERROR
;

328 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

329 
	`as£π_∑øm
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

332 
Êag1
 = 
I2Cx
->
SR1
;

333 
Êag2
 = 
I2Cx
->
SR2
;

334 
Êag2
 = flag2 << 16;

337 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_MASK
;

340 i‡((
œ°evít
 & 
I2C_EVENT
) == I2C_EVENT)

343 
°©us
 = 
SUCCESS
;

348 
°©us
 = 
ERROR
;

351  
°©us
;

352 
	}
}

354 
	$I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
)

357 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

358 
	`as£π_∑øm
(
	`IS_I2C_DIRECTION
(
I2C_Dúe˘i⁄
));

360 i‡(
I2C_Dúe˘i⁄
 !
I2C_Dúe˘i⁄_Tønsmôãr
)

363 
Addªss
 |
I2C_OAR1_ADD0
;

368 
Addªss
 &(
uöt8_t
)~((uöt8_t)
I2C_OAR1_ADD0
);

371 
I2Cx
->
DR
 = 
Addªss
;

372 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\i2c.h

1 #i‚de‡
_I2C_INCLUDED_


2 
	#_I2C_INCLUDED_


	)

4 
	~"°m32f4xx.h
"

6 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)0xFBF5Ë

	)

7 
	#FLAG_MASK
 ((
uöt32_t
)0x00FFFFFFË

	)

8 
	#ITEN_MASK
 ((
uöt32_t
)0x07000000Ë

	)

10 
	#I2C_IT_SMBALERT
 ((
uöt32_t
)0x01008000)

	)

11 
	#I2C_IT_TIMEOUT
 ((
uöt32_t
)0x01004000)

	)

12 
	#I2C_IT_PECERR
 ((
uöt32_t
)0x01001000)

	)

13 
	#I2C_IT_OVR
 ((
uöt32_t
)0x01000800)

	)

14 
	#I2C_IT_AF
 ((
uöt32_t
)0x01000400)

	)

15 
	#I2C_IT_ARLO
 ((
uöt32_t
)0x01000200)

	)

16 
	#I2C_IT_BERR
 ((
uöt32_t
)0x01000100)

	)

17 
	#I2C_IT_TXE
 ((
uöt32_t
)0x06000080)

	)

18 
	#I2C_IT_RXNE
 ((
uöt32_t
)0x06000040)

	)

19 
	#I2C_IT_STOPF
 ((
uöt32_t
)0x02000010)

	)

20 
	#I2C_IT_ADD10
 ((
uöt32_t
)0x02000008)

	)

21 
	#I2C_IT_BTF
 ((
uöt32_t
)0x02000004)

	)

22 
	#I2C_IT_ADDR
 ((
uöt32_t
)0x02000002)

	)

23 
	#I2C_IT_SB
 ((
uöt32_t
)0x02000001)

	)

25 
	#I2C_IT_BUF
 ((
uöt16_t
)0x0400)

	)

26 
	#I2C_IT_EVT
 ((
uöt16_t
)0x0200)

	)

27 
	#I2C_IT_ERR
 ((
uöt16_t
)0x0100)

	)

30 
	#IDLE
 0x01

	)

31 
	#DO_START_TRANSFER
 0x02

	)

32 
	#WAIT_FOR_BUS
 0x04

	)

33 
	#DO_START
 0x08

	)

34 
	#WAIT_START_ACCEPTED
 0x10

	)

35 
	#WAIT_FOR_ADDR_ACK
 0x20

	)

36 
	#RECEIVING_PACKET
 0x40

	)

39 
	#AF
 0x02

	)

41 
I2C_My_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_ClockS≥ed
, 
uöt16_t
 
I2C_Mode
, uöt16_à
I2C_DutyCy˛e
,

42 
uöt16_t
 
I2C_OwnAddªss1
, uöt16_à
I2C_Ack
, uöt16_à
I2C_AcknowÀdgedAddªss
);

43 
I2C_SídByã
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
);

44 
c⁄figI2C2_DMA
();

45 
I2C_Re˚ivePackë
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
cou¡
, uöt8_t* 
buf
);

46 
I2C_°¨t
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
dúe˘i⁄
);

47 
I2C2_ER_IRQH™dÀr
();

48 
I2C2_EV_IRQH™dÀr
();

49 
GëI2CPackë
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
cou¡
, uöt8_t* 
buf
);

50 
uöt32_t
 
I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
);

51 
Eº‹Sètus
 
I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
);

52 
I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
);

53 
i2cSèãMachöe
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
dúe˘i⁄
, uöt8_à
cou¡
, * 
°
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\init.c

1 
	~"öô.h
"

2 
	~"°m32f4xx.h
"

3 
	~"Pös.h
"

4 
	~"i2c.h
"

5 
	~"I¡îru±s.h
"

6 
	~"ußπ.h
"

7 
	~"tim.h
"

8 
	~"adc.h
"

9 
	~"Reguœt‹.h
"

14 
	$add_ext_öãºu±
(
pö
, 
edge
)

16 
SYSCFG
->
EXTICR
 [((
pö
)&0xF) >> 0x02] |= (pin>>4) << ((((pin)&0xF) % 4) << 0x02);

17 
EXTI
->
IMR
 |(1<<((
pö
)&0xF));

19 
edge
)

21 
EXTI_FALLING_EDGE
:

23 
EXTI
->
FTSR
 |(1<<((
pö
)&0xF));

24 
EXTI
->
RTSR
 &~(1<<((
pö
)&0xF));

28 
EXTI_RISING_EDGE
:

30 
EXTI
->
FTSR
 &~(1<<((
pö
)&0xF));

31 
EXTI
->
RTSR
 |(1<<((
pö
)&0xF));

35 
EXTI_BOTH_EDGES
:

37 
EXTI
->
RTSR
 |(1<<((
pö
)&0xF));

38 
EXTI
->
FTSR
 |(1<<((
pö
)&0xF));

42 
	}
}

43 
	$˛ór_ext_öãºu±
(
pö
)

45 
SYSCFG
->
EXTICR
 [((
pö
)&0xF) >> 0x02] &= ~((pin>>4) << ((((pin)&0xF) % 4) << 0x02));

46 
EXTI
->
IMR
 &~(1<<((
pö
)&0xF));

48 
	}
}

51 
	$öôAŒ
()

54 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_PWR
, 
ENABLE
);

55 
PWR
->
CR
|=
PWR_CR_DBP
;

56 
	`__dißbÀ_úq
();

58 
	`öôReguœt‹s
();

63 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_CRC
, 
ENABLE
);

64 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_GPIOA
, 
ENABLE
);

65 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_GPIOB
, 
ENABLE
);

66 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_GPIOC
, 
ENABLE
);

67 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_GPIOD
, 
ENABLE
);

68 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_GPIOE
, 
ENABLE
);

70 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_TIM1
, 
ENABLE
);

71 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_TIM2
, 
ENABLE
);

72 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_TIM3
, 
ENABLE
);

73 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_TIM4
, 
ENABLE
);

74 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_TIM6
, 
ENABLE
);

75 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_TIM7
, 
ENABLE
);

76 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_TIM8
, 
ENABLE
);

77 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_TIM9
, 
ENABLE
);

78 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_TIM10
, 
ENABLE
);

79 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_TIM11
, 
ENABLE
);

80 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_TIM12
, 
ENABLE
);

81 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_TIM13
, 
ENABLE
);

82 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_ADC1
, 
ENABLE
);

85 
	`RCC_APB1PîùhClockCmd
(
RCC_APB2Pîùh_USART1
,
ENABLE
);

86 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_USART3
,
ENABLE
);

88 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_DMA1
, 
ENABLE
);

89 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_DMA2
, 
ENABLE
);

91 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_SYSCFG
,
ENABLE
);

95 
	`c⁄f_pö
(
BTN1_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

96 
	`c⁄f_pö
(
BTN2_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

97 
	`c⁄f_pö
(
BTN3_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

98 
	`c⁄f_pö
(
BTN4_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

99 
	`c⁄f_pö
(
BTN5_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

100 
	`c⁄f_pö
(
BTN6_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

101 
	`c⁄f_pö
(
BTN7_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

102 
	`c⁄f_pö
(
BTN8_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

103 
	`c⁄f_pö
(
BTN9_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

104 
	`c⁄f_pö
(
BTN10_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

105 
	`c⁄f_pö
(
PWM_INHIBIT
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

110 
	`c⁄f_pö
(
PIN1_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

111 
	`c⁄f_pö
(
PIN2_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

112 
	`c⁄f_pö
(
PIN3_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

113 
	`c⁄f_pö
(
PIN4_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

114 
	`c⁄f_pö
(
PIN5_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

115 
	`c⁄f_pö
(
PIN6_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

120 
	`c⁄f_pö
(
BTN1_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

121 
	`c⁄f_af
(
BTN1_PWM_PIN
, 
AF2
);

122 
	`c⁄f_pö
(
BTN2_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

123 
	`c⁄f_af
(
BTN2_PWM_PIN
, 
AF2
);

124 
	`c⁄f_pö
(
BTN3_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

125 
	`c⁄f_af
(
BTN3_PWM_PIN
, 
AF2
);

126 
	`c⁄f_pö
(
BTN4_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

127 
	`c⁄f_af
(
BTN4_PWM_PIN
, 
AF2
);

128 
	`c⁄f_pö
(
BTN5_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

129 
	`c⁄f_af
(
BTN5_PWM_PIN
, 
AF3
);

130 
	`c⁄f_pö
(
BTN6_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

131 
	`c⁄f_af
(
BTN6_PWM_PIN
, 
AF3
);

132 
	`c⁄f_pö
(
BTN7_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

133 
	`c⁄f_af
(
BTN7_PWM_PIN
, 
AF3
);

134 
	`c⁄f_pö
(
BTN8_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

135 
	`c⁄f_af
(
BTN8_PWM_PIN
, 
AF3
);

136 
	`c⁄f_pö
(
BTN9_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

137 
	`c⁄f_af
(
BTN9_PWM_PIN
, 
AF9
);

138 
	`c⁄f_pö
(
BTN10_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

139 
	`c⁄f_af
(
BTN10_PWM_PIN
, 
AF9
);

142 
	`timPWMC⁄figuª
(
TIM4
, 7, 
MAX_PWM
, 1, 1, 1, 1);

143 
	`timPWMC⁄figuª
(
TIM11
, 14, 
MAX_PWM
, 1, 0, 0, 0);

144 
	`timPWMC⁄figuª
(
TIM10
, 14, 
MAX_PWM
, 1, 0, 0, 0);

145 
	`timPWMC⁄figuª
(
TIM9
, 14, 
MAX_PWM
, 1, 1, 0, 0);

146 
	`timPWMC⁄figuª
(
TIM12
, 7, 
MAX_PWM
, 1, 1, 0, 0);

150 
	`timPIDC⁄figuª
(
TIM6
, 13107, 64);

151 
	`NVIC_E«bÀIRQ
(
TIM6_DAC_IRQn
);

155 
	`timPIDC⁄figuª
(
TIM7
, 10, 255);

156 
	`NVIC_E«bÀIRQ
(
TIM7_IRQn
);

161 
	`timPIDC⁄figuª
(
TIM13
, 8400, 1000);

162 
	`NVIC_E«bÀIRQ
(
TIM8_UP_TIM13_IRQn
);

167 
	`c⁄f_pö
(
ENCODER1A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

168 
	`c⁄f_af
(
ENCODER1A_PIN
, 
AF3
);

169 
	`c⁄f_pö
(
ENCODER1B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

170 
	`c⁄f_af
(
ENCODER1B_PIN
, 
AF3
);

172 
	`c⁄f_pö
(
ENCODER2A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

173 
	`c⁄f_af
(
ENCODER2A_PIN
, 
AF1
);

174 
	`c⁄f_pö
(
ENCODER2B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

175 
	`c⁄f_af
(
ENCODER2B_PIN
, 
AF1
);

177 
	`c⁄f_pö
(
ENCODER3A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

178 
	`c⁄f_af
(
ENCODER3A_PIN
, 
AF2
);

179 
	`c⁄f_pö
(
ENCODER3B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

180 
	`c⁄f_af
(
ENCODER3B_PIN
, 
AF2
);

182 
	`c⁄f_pö
(
ENCODER4A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

183 
	`c⁄f_af
(
ENCODER4A_PIN
, 
AF1
);

184 
	`c⁄f_pö
(
ENCODER4B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

185 
	`c⁄f_af
(
ENCODER4B_PIN
, 
AF1
);

187 
	`timEncodîC⁄figuª
(
TIM8
);

188 
	`timEncodîC⁄figuª
(
TIM1
);

189 
	`timEncodîC⁄figuª
(
TIM3
);

190 
	`timEncodîC⁄figuª
(
TIM2
);

194 
	`c⁄f_pö
(
RX3_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

195 
	`c⁄f_af
(
RX3_PIN
, 
AF7
);

196 
	`c⁄f_pö
(
TX3_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

197 
	`c⁄f_af
(
TX3_PIN
, 
AF7
);

198 
	`u¨tInô
(
USART3
, 115200);

199 
	`NVIC_E«bÀIRQ
(
USART3_IRQn
);

200 
USART3
->
CR3
 |
USART_CR3_DMAT
;

206 
	`c⁄f_pö
(
GENERAL_PIN_0
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

207 
	`c⁄f_pö
(
GENERAL_PIN_1
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

208 
	`c⁄f_pö
(
GENERAL_PIN_2
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

209 
	`c⁄f_pö
(
GENERAL_PIN_3
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

210 
	`c⁄f_pö
(
GENERAL_PIN_4
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

211 
	`c⁄f_pö
(
GENERAL_PIN_5
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

212 
	`c⁄f_pö
(
GENERAL_PIN_6
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

213 
	`c⁄f_pö
(
GENERAL_PIN_7
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

214 
	`c⁄f_pö
(
GENERAL_PIN_8
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

215 
	`c⁄f_pö
(
GENERAL_PIN_9
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

216 
	`adcC⁄fig
();

220 
	`c⁄f_pö
(
EXTI1_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

221 
	`c⁄f_pö
(
EXTI2_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

222 
	`c⁄f_pö
(
EXTI3_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

223 
	`c⁄f_pö
(
EXTI4_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

224 
	`c⁄f_pö
(
EXTI5_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

225 
	`c⁄f_pö
(
EXTI6_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

226 
	`c⁄f_pö
(
EXTI7_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

227 
	`c⁄f_pö
(
EXTI8_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

228 
	`c⁄f_pö
(
EXTI9_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

229 
	`c⁄f_pö
(
EXTI10_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

231 
	`add_ext_öãºu±
(
EXTI1_PIN
, 
EXTI_BOTH_EDGES
);

232 
	`add_ext_öãºu±
(
EXTI2_PIN
, 
EXTI_BOTH_EDGES
);

233 
	`add_ext_öãºu±
(
EXTI3_PIN
, 
EXTI_BOTH_EDGES
);

234 
	`add_ext_öãºu±
(
EXTI4_PIN
, 
EXTI_BOTH_EDGES
);

235 
	`add_ext_öãºu±
(
EXTI5_PIN
, 
EXTI_BOTH_EDGES
);

236 
	`add_ext_öãºu±
(
EXTI6_PIN
, 
EXTI_BOTH_EDGES
);

237 
	`add_ext_öãºu±
(
EXTI7_PIN
, 
EXTI_BOTH_EDGES
);

238 
	`add_ext_öãºu±
(
EXTI8_PIN
, 
EXTI_BOTH_EDGES
);

239 
	`add_ext_öãºu±
(
EXTI9_PIN
, 
EXTI_BOTH_EDGES
);

240 
	`add_ext_öãºu±
(
EXTI10_PIN
, 
EXTI_BOTH_EDGES
);

241 
	`NVIC_E«bÀIRQ
(
EXTI0_IRQn
);

242 
	`NVIC_E«bÀIRQ
(
EXTI1_IRQn
);

243 
	`NVIC_E«bÀIRQ
(
EXTI2_IRQn
);

244 
	`NVIC_E«bÀIRQ
(
EXTI3_IRQn
);

245 
	`NVIC_E«bÀIRQ
(
EXTI4_IRQn
);

246 
	`NVIC_E«bÀIRQ
(
EXTI9_5_IRQn
);

247 
	`NVIC_E«bÀIRQ
(
EXTI15_10_IRQn
);

258 
	`__íabÀ_úq
();

261 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\init.h

1 #i‚de‡
_INIT_INCLUDED_


2 
	#_INIT_INCLUDED_


	)

6 
öôAŒ
();

7 
˛ór_ext_öãºu±
(
pö
);

8 
add_ext_öãºu±
(
pö
, 
edge
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\tim.c

1 
	~"tim.h
"

6 
	$timEncodîC⁄figuª
(
TIM_Ty≥Def
 * 
TIM
)

8 
TIM
->
PSC
 = 0x0;

9 
TIM
->
ARR
 = 0xFFFF;

10 
TIM
->
CR1
 = 
TIM_CR1_ARPE
 | 
TIM_CR1_CEN
;

11 
TIM
->
SMCR
 = 
TIM_SMCR_SMS_0
 | 
TIM_SMCR_SMS_1
;

12 
TIM
->
CCMR1
 = 
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

13 
TIM
->
CNT
 = 0;

14 
	}
}

16 
	$timPWMC⁄figuª
(
TIM_Ty≥Def
 * 
TIM
, 
uöt16_t
 
¥esˇÀr
, uöt16_à
autoRe£t
,

17 
ch1
, 
ch2
, 
ch3
, 
ch4
)

19 if(
ch1
)

21 
TIM
->
CCMR1
 |
TIM_CCMR1_OC1M_2
 | 
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1FE
;

22 
TIM
->
CCER
 |
TIM_CCER_CC1E
;

24 if(
ch2
)

26 
TIM
->
CCMR1
 |
TIM_CCMR1_OC2M_2
 | 
TIM_CCMR1_OC2M_1
 | 
TIM_CCMR1_OC2FE
;

27 
TIM
->
CCER
 |
TIM_CCER_CC2E
;

29 if(
ch3
)

31 
TIM
->
CCMR2
 |
TIM_CCMR2_OC3M_2
 | 
TIM_CCMR2_OC3M_1
 | 
TIM_CCMR2_OC3FE
;

32 
TIM
->
CCER
 |
TIM_CCER_CC3E
;

34 if(
ch4
)

36 
TIM
->
CCMR2
 |
TIM_CCMR2_OC4M_2
 | 
TIM_CCMR2_OC4M_1
 | 
TIM_CCMR2_OC4FE
;

37 
TIM
->
CCER
 |
TIM_CCER_CC4E
;

40 
TIM
->
PSC
 = 
¥esˇÀr
;

41 
TIM
->
ARR
 = 
autoRe£t
;

42 
TIM
->
CR1
 = 
TIM_CR1_ARPE
 | 
TIM_CR1_CEN
 | 
TIM_CR1_URS
;

43 
TIM
->
DIER
 = 
TIM_DIER_UIE
;

44 
TIM
->
BDTR
 = 
TIM_BDTR_MOE
 | 
TIM_BDTR_AOE
;

46 
TIM
->
BDTR
 = 
TIM_BDTR_MOE
 | 
TIM_BDTR_AOE
;

47 
TIM
->
CCR1
 = 0x00;

48 
TIM
->
CCR2
 = 0x00;

49 
TIM
->
EGR
 = 
TIM_EGR_UG
;

50 
	}
}

52 
	$timPIDC⁄figuª
(
TIM_Ty≥Def
 * 
TIM
, 
uöt16_t
 
¥esˇÀr
, uöt16_à
autoRe£t
)

54 
TIM
->
CNT
 = 0;

55 
TIM
->
PSC
 = 
¥esˇÀr
;

56 
TIM
->
ARR
 = 
autoRe£t
;

57 
TIM
->
DIER
 |
TIM_DIER_UIE
;

58 
TIM
->
CR1
 = 
TIM_CR1_ARPE
 | 
TIM_CR1_CEN
;

59 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\tim.h

1 #i‚de‡
_TIM_INCLUDED_


2 
	#_TIM_INCLUDED_


	)

4 
	~"°m32f4xx.h
"

6 
timEncodîC⁄figuª
(
TIM_Ty≥Def
 * 
TIM
);

7 
timPWMC⁄figuª
(
TIM_Ty≥Def
 * 
TIM
, 
uöt16_t
 
¥esˇÀr
, uöt16_à
autoRe£t
,

8 
ch1
, 
ch2
, 
ch3
, 
ch4
);

9 
timPIDC⁄figuª
(
TIM_Ty≥Def
 * 
TIM
, 
uöt16_t
 
¥esˇÀr
, uöt16_à
autoRe£t
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\usart.c

1 
	~"ußπ.h
"

3 
	~"robŸ.h
"

4 
dmaPackSåu˘
 
	gdmaD©a
= {-1,-1,0,0,0,0,0,0,0,0};

5 
	gBuf„r
[
BufSize
];

6 
uöt8_t
 
	gußπ3D©a
[6];

7 
ícInPackSåu˘
 
	gícD©a
 = {0xAA,0x01,0.0,0.0,0.0,0.0,0.0,0.0};

13 
	$£ndPackë
(* 
d©a
, 
size
)

15 
°©e
 = 0;

16 
i
=0;

18  
i
 = 0; i < (
size
 ); i++)

19 
	`putch¨
(*(
d©a
 + 
i
));

21  
°©e
;

22 
	}
}

24 
uöt32_t
 
	$∑ckëCheck
(* 
d©aToCheck
, 
size
)

27 
CRC
->
CR
=1;

28 
i
;

29  
i
 = 0; i < (
size
 ); i++)

30 
CRC
->
DR
*(
d©aToCheck
 + 
i
);

35  
CRC
->
DR
;

36 
	}
}

38 
	$ußπSídByã
(
USART_Ty≥Def
 *
USART
,
uöt8_t
 
byã
)

40 !(
USART
->
SR
 & 
USART_SR_TC
));

41 
USART
->
DR
 = 
byã
;

42 
	}
}

44 
	$DMA1_Såóm5_IRQH™dÀr
()

46 
DMA1
->
HIFCR
 = 
DMA_HIFCR_CTCIF5
;

47 
	}
}

54 
	$u¨tInô
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_BaudR©e
)

56 
uöt32_t
 
tm¥eg
 = 0x00, 
≠b˛ock
 = 0x00;

57 
uöt32_t
 
öãgîdividî
 = 0x00;

58 
uöt32_t
 
‰a˘i⁄Ædividî
 = 0x00;

59 
RCC_ClocksTy≥Def
 
RCC_ClocksSètus
;

61 
	`RCC_GëClocksFªq
(&
RCC_ClocksSètus
);

62 i‡((
USARTx
 =
USART1
Ë|| (USARTx =
USART6
))

63 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK2_Fªquícy
;

65 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK1_Fªquícy
;

66 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

67 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (2 * 
USART_BaudR©e
 ));

69 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (4 * 
USART_BaudR©e
 ));

70 
tm¥eg
 = (
öãgîdividî
 / 100) << 4;

71 
‰a˘i⁄Ædividî
 = 
öãgîdividî
 - (100 * (
tm¥eg
 >> 4));

72 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

73 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 8Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x07);

75 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 16Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x0F);

78 
USARTx
->
BRR
 = (
uöt16_t
)
tm¥eg
;

79 
USARTx
->
CR1
 = 
USART_CR1_RXNEIE
 | 
USART_CR1_TE
 | 
USART_CR1_RE
 | 
USART_CR1_UE
;

80 
	}
}

82 
	$c⁄figUßπ3TXDMA
(* 
ußπ3D©a
, 
cou¡
)

84 
DMA1_Såóm3
->
CR
 &=~ 
DMA_SxCR_EN
;

85 
DMA1_Såóm3
->
CR
 |= 4 << 25;

86 
DMA1_Såóm3
->
PAR
 = (
uöt32_t
Ë&
USART3
->
DR
;

87 
DMA1_Såóm3
->
M0AR
 = (
uöt32_t
Ë
ußπ3D©a
;

88 
DMA1_Såóm3
->
CR
 &~
DMA_SxCR_DIR
;

89 
DMA1_Såóm3
->
CR
 |
DMA_SxCR_DIR_0
;

90 
DMA1_Såóm3
->
NDTR
 = 
cou¡
;

91 
DMA1_Såóm3
->
CR
 &~
DMA_SxCR_PINC
;

92 
DMA1_Såóm3
->
CR
 |
DMA_SxCR_MINC
;

94 
DMA1_Såóm3
->
CR
 |
DMA_SxCR_PL
;

95 
DMA1_Såóm3
->
CR
 |
DMA_SxCR_TCIE
;

96 
USART3
->
SR
&=~(
USART_SR_TC
);

97 
DMA1
->
LIFCR
 = 
DMA_LIFCR_CTCIF3
;

98 
DMA1_Såóm3
->
CR
 |
DMA_SxCR_EN
;

99 
	`NVIC_E«bÀIRQ
(
DMA1_Såóm3_IRQn
);

100 
	}
}

102 
	$c⁄figUßπ3RXDMA
(* 
ußπ3D©a
, 
cou¡
)

104 
DMA1_Såóm1
->
CR
 &~
DMA_SxCR_EN
;

105 
DMA1_Såóm1
->
CR
 |= 4 << 25;

106 
DMA1_Såóm1
->
PAR
 = (
uöt32_t
Ë&
USART3
->
DR
;

107 
DMA1_Såóm1
->
M0AR
 = (
uöt32_t
Ë
ußπ3D©a
;

108 
DMA1_Såóm1
->
CR
 &~
DMA_SxCR_DIR
;

109 
DMA1_Såóm1
->
NDTR
 = 
cou¡
;

110 
DMA1_Såóm1
->
CR
 &~
DMA_SxCR_PINC
;

111 
DMA1_Såóm1
->
CR
 |
DMA_SxCR_MINC
;

113 
DMA1_Såóm1
->
CR
 |
DMA_SxCR_PL
;

114 
DMA1_Såóm1
->
CR
 |
DMA_SxCR_TCIE
;

116 
DMA1
->
LIFCR
 = 
DMA_LIFCR_CTCIF1
;

117 
DMA1_Såóm1
->
CR
 |
DMA_SxCR_EN
;

118 
	`NVIC_E«bÀIRQ
(
DMA1_Såóm1_IRQn
);

119 
	}
}

127 
	$putch¨
(
ch
)

134 (
dmaD©a
.
curW‹kAdr
>=dmaD©a.
dmaSèπByã
)&&(dmaD©a.curW‹kAdr<=dmaD©a.
dmaEndByã
));

136 
dmaD©a
.
ÆlCou¡
++;

137 
Buf„r
[
dmaD©a
.
curW‹kAdr
]=
ch
;

139 i‡(++
dmaD©a
.
curW‹kAdr
=
BufSize
) dmaData.curWorkAdr=0;

140 i‡(!(
dmaD©a
.
°DmaBusy
))

143 i‡(
dmaD©a
.
curW‹kAdr
>dmaD©a.
dmaEndByã
)

145 i‡(
dmaD©a
.
dmaEndByã
==
BufSize
-1) dmaData.dmaEndByte=-1;

146 
dmaD©a
.
dmaSèπByã
 = dmaD©a.
dmaEndByã
+1;

147 
dmaD©a
.
dmaEndByã
 =dmaD©a.
curW‹kAdr
-1;

148 
dmaD©a
.
dmaCou¡
=dmaD©a.
dmaEndByã
-dmaD©a.
dmaSèπByã
+1;

149 
dmaD©a
.
dmaAdr
=
Buf„r
+dmaD©a.
dmaSèπByã
;

151 
dmaD©a
.
°DmaBusy
 = 1;

152 
	`c⁄figUßπ3TXDMA
–
dmaD©a
.
dmaAdr
,(dmaD©a.
dmaCou¡
));

153 
dmaD©a
.
ÆlDMA
+=dmaD©a.
dmaCou¡
;

154 
dmaD©a
.
°Dmaöô
 =1;

159 i‡(
dmaD©a
.
dmaEndByã
==
BufSize
-1)

161 
dmaD©a
.
dmaSèπByã
 = 0;

162 
dmaD©a
.
dmaEndByã
 =dmaD©a.
curW‹kAdr
-1;

163 
dmaD©a
.
dmaCou¡
dmaD©a.
dmaEndByã
-dmaD©a.
dmaSèπByã
+1;

164 
dmaD©a
.
dmaAdr
=
Buf„r
+dmaD©a.
dmaSèπByã
;

168 
dmaD©a
.
dmaSèπByã
 = dmaD©a.
dmaEndByã
+1;

169 
dmaD©a
.
dmaEndByã
 =
BufSize
-1;

170 
dmaD©a
.
dmaCou¡

BufSize
 - dmaD©a.
dmaEndByã
+1;

171 
dmaD©a
.
dmaAdr
=
Buf„r
+dmaD©a.
dmaSèπByã
;

174 
dmaD©a
.
°DmaBusy
 = 1;

175 
	`c⁄figUßπ3TXDMA
–
dmaD©a
.
dmaAdr
,(dmaD©a.
dmaCou¡
));

176 
dmaD©a
.
°Dmaöô
 =2;

177 
dmaD©a
.
ÆlDMA
+=dmaD©a.
dmaCou¡
;

182 
	}
}

189 
	$DMA1_Såóm3_IRQH™dÀr
()

191 
ãmp1
=0;

192 
dmaD©a
.
°DmaBusy
 =0;

194 i‡(
DMA1
->
LISR
 & 
DMA_LISR_TCIF3
)

197 
DMA1_Såóm3
->
CR
 &~
DMA_SxCR_EN
;

198 
DMA1
->
LIFCR
 |
DMA_LIFCR_CTCIF3
|
DMA_LIFCR_CHTIF3
;

199 i‡(
dmaD©a
.
curW‹kAdr
>dmaD©a.
dmaEndByã
Ë
ãmp1
 =dmaData.curWorkAdr-dmaData.dmaEndByte-1;

200 
ãmp1
 = 
dmaD©a
.
curW‹kAdr
-1 + 
BufSize
-dmaD©a.
dmaEndByã
-1;

202 i‡((
ãmp1
>0))

204 i‡(
dmaD©a
.
curW‹kAdr
>dmaD©a.
dmaEndByã
)

206 i‡(
dmaD©a
.
dmaEndByã
==
BufSize
-1) dmaData.dmaEndByte=-1;

207 
dmaD©a
.
dmaSèπByã
 = dmaD©a.
dmaEndByã
+1;

208 
dmaD©a
.
dmaEndByã
 =dmaD©a.
curW‹kAdr
-1;

209 
dmaD©a
.
dmaCou¡
=dmaD©a.
dmaEndByã
-dmaD©a.
dmaSèπByã
+1;

210 
dmaD©a
.
dmaAdr
=
Buf„r
+dmaD©a.
dmaSèπByã
;

212 
dmaD©a
.
°DmaBusy
 = 1;

214 
	`c⁄figUßπ3TXDMA
–
dmaD©a
.
dmaAdr
,(dmaD©a.
dmaCou¡
));

215 
dmaD©a
.
°Dmaöô
 =3;

216 
dmaD©a
.
ÆlDMA
+=dmaD©a.
dmaCou¡
;

222 i‡(
dmaD©a
.
dmaEndByã
==
BufSize
-1)

224 
dmaD©a
.
dmaSèπByã
 = 0;

225 
dmaD©a
.
dmaEndByã
 =dmaD©a.
curW‹kAdr
-1;

226 
dmaD©a
.
dmaCou¡
dmaD©a.
dmaEndByã
-dmaD©a.
dmaSèπByã
+1;

227 
dmaD©a
.
dmaAdr
=
Buf„r
+dmaD©a.
dmaSèπByã
;

231 
dmaD©a
.
dmaSèπByã
 = dmaD©a.
dmaEndByã
+1;

232 
dmaD©a
.
dmaEndByã
 =
BufSize
-1;

233 
dmaD©a
.
dmaCou¡
dmaD©a.
dmaEndByã
 - dmaD©a.
dmaSèπByã
+1;

234 
dmaD©a
.
dmaAdr
=
Buf„r
+dmaD©a.
dmaSèπByã
;

236 
dmaD©a
.
°DmaBusy
 = 1;

237 
dmaD©a
.
ÆlDMA
+=dmaD©a.
dmaCou¡
;

238 
	`c⁄figUßπ3TXDMA
–
dmaD©a
.
dmaAdr
,(dmaD©a.
dmaCou¡
));

239 
dmaD©a
.
°Dmaöô
 =4;

245 
dmaD©a
.
°DmaBusy
 =0;

249 
dmaD©a
.
°DmaBusy
 =0;

251 
	}
}

257 
	$USART3_IRQH™dÀr
()

259 
°©e
;

260 
°©e
 =
USART3
->
SR
 ;

261 
USART3
->
SR
 =0;

262 i‡(
°©e
&
USART_SR_RXNE
||°©e&
USART_SR_ORE
)

264 
ußπ3D©a
[1] = 
USART3
->
DR
;

265 
	`pushByã
(
ußπ3D©a
[1]);

266 
°©e
 =
USART3
->
SR
;

267 i‡(
°©e
&
USART_SR_ORE
)

269 
ußπ3D©a
[1] = 
USART3
->
DR
;

270 
	`pushByã
(
ußπ3D©a
[1]);

271 
°©e
 =
USART3
->
SR
;

284 
	}
}

286 
	$DMA1_Såóm1_IRQH™dÀr
()

288 
uöt16_t
 
checkSum
;

289 
DMA1_Såóm1
->
CR
 &=~ 
DMA_SxCR_EN
;

290 
DMA1
->
LIFCR
 |
DMA_LIFCR_CTCIF1
;

292 
USART3
->
CR1
|=
USART_CR1_RXNEIE
;

293 
checkSum
 = 
	`∑ckëCheck
((* )&
ícD©a
,(encData)-2);

294 i‡(
checkSum
 =
ícD©a
.checkSum )

296 
robŸCo‹d
[0] = 
ícD©a
.robotCoord[0];

297 
robŸCo‹d
[1] = 
ícD©a
.robotCoord[1];

298 
robŸCo‹d
[2] = 
ícD©a
.robotCoord[2];

299 
robŸS≥ed
[0] = 
ícD©a
.robotSpeed[1];

300 
robŸS≥ed
[1] = 
ícD©a
.robotSpeed[0];

301 
robŸS≥ed
[2] = 
ícD©a
.robotSpeed[2];

305 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\usart.h

1 #i‚de‡
_USART_INCLUDED_


2 
	#_USART_INCLUDED_


	)

4 
	~"°m32f4xx.h
"

7 
	#BufSize
 200

	)

11 
	mdmaSèπByã
;

12 
	mdmaEndByã
;

13 
	m°DmaBusy
 ;

14 
	m°Dmaöô
 ;

15 
	mãmp1
;

16 
	mÆlCou¡
;

17 
	mÆlDMA
;

18 
	mdmaCou¡
;

19 * 
	mdmaAdr
;

20 
	mcurW‹kAdr
;

21 } 
	tdmaPackSåu˘
;

26 
putch¨
(
ch
);

27 
uöt32_t
 
∑ckëCheck
(* 
d©aToCheck
, 
size
);

28 
£ndPackë
(* 
d©aToCheck
, 
size
);

29 
ußπSídByã
(
USART_Ty≥Def
 *
USART
,
uöt8_t
 
byã
);

30 
DMA1_Såóm5_IRQH™dÀr
();

31 
DMA1_Såóm1_IRQH™dÀr
();

32 
u¨tInô
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_BaudR©e
);

33 
c⁄figUßπ2DMA
(* 
ußπ2D©a
);

34 
c⁄figUßπ3RXDMA
(* 
ußπ3D©a
, 
cou¡
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\ARM_CO~1.H

24 #i‚de‡
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"¨m_m©h.h
"

29 
uöt16_t
 
¨mBôRevTabÀ
[256];

30 
q15_t
 
¨mRecùTabÀQ15
[64];

31 
q31_t
 
¨mRecùTabÀQ31
[64];

32 c⁄° 
q31_t
 
ªÆC€fAQ31
[1024];

33 c⁄° 
q31_t
 
ªÆC€fBQ31
[1024];

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\CORE_C~1.H

24 #ifde‡
__˝lu•lus


28 #i‚de‡
__CORE_CM4_SIMD_H


29 
	#__CORE_CM4_SIMD_H


	)

43 #i‡ 
deföed
 ( 
__CC_ARM
 )

47 
	#__SADD8
 
__ßdd8


	)

48 
	#__QADD8
 
__qadd8


	)

49 
	#__SHADD8
 
__shadd8


	)

50 
	#__UADD8
 
__uadd8


	)

51 
	#__UQADD8
 
__uqadd8


	)

52 
	#__UHADD8
 
__uhadd8


	)

53 
	#__SSUB8
 
__ssub8


	)

54 
	#__QSUB8
 
__qsub8


	)

55 
	#__SHSUB8
 
__shsub8


	)

56 
	#__USUB8
 
__usub8


	)

57 
	#__UQSUB8
 
__uqsub8


	)

58 
	#__UHSUB8
 
__uhsub8


	)

59 
	#__SADD16
 
__ßdd16


	)

60 
	#__QADD16
 
__qadd16


	)

61 
	#__SHADD16
 
__shadd16


	)

62 
	#__UADD16
 
__uadd16


	)

63 
	#__UQADD16
 
__uqadd16


	)

64 
	#__UHADD16
 
__uhadd16


	)

65 
	#__SSUB16
 
__ssub16


	)

66 
	#__QSUB16
 
__qsub16


	)

67 
	#__SHSUB16
 
__shsub16


	)

68 
	#__USUB16
 
__usub16


	)

69 
	#__UQSUB16
 
__uqsub16


	)

70 
	#__UHSUB16
 
__uhsub16


	)

71 
	#__SASX
 
__ßsx


	)

72 
	#__QASX
 
__qasx


	)

73 
	#__SHASX
 
__shasx


	)

74 
	#__UASX
 
__uasx


	)

75 
	#__UQASX
 
__uqasx


	)

76 
	#__UHASX
 
__uhasx


	)

77 
	#__SSAX
 
__sßx


	)

78 
	#__QSAX
 
__qßx


	)

79 
	#__SHSAX
 
__shßx


	)

80 
	#__USAX
 
__ußx


	)

81 
	#__UQSAX
 
__uqßx


	)

82 
	#__UHSAX
 
__uhßx


	)

83 
	#__USAD8
 
__ußd8


	)

84 
	#__USADA8
 
__ußda8


	)

85 
	#__SSAT16
 
__sßt16


	)

86 
	#__USAT16
 
__ußt16


	)

87 
	#__UXTB16
 
__uxtb16


	)

88 
	#__UXTAB16
 
__uxèb16


	)

89 
	#__SXTB16
 
__sxtb16


	)

90 
	#__SXTAB16
 
__sxèb16


	)

91 
	#__SMUAD
 
__smuad


	)

92 
	#__SMUADX
 
__smuadx


	)

93 
	#__SMLAD
 
__smœd


	)

94 
	#__SMLADX
 
__smœdx


	)

95 
	#__SMLALD
 
__smœld


	)

96 
	#__SMLALDX
 
__smœldx


	)

97 
	#__SMUSD
 
__smusd


	)

98 
	#__SMUSDX
 
__smusdx


	)

99 
	#__SMLSD
 
__smlsd


	)

100 
	#__SMLSDX
 
__smlsdx


	)

101 
	#__SMLSLD
 
__sml¶d


	)

102 
	#__SMLSLDX
 
__sml¶dx


	)

103 
	#__SEL
 
__£l


	)

104 
	#__QADD
 
__qadd


	)

105 
	#__QSUB
 
__qsub


	)

107 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
Ë–((((
uöt32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

108 ((((
uöt32_t
)(
ARG2
)Ë<< (
ARG3
)Ë& 0xFFFF0000ULË)

	)

110 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
Ë–((((
uöt32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

111 ((((
uöt32_t
)(
ARG2
)Ë>> (
ARG3
)Ë& 0x0000FFFFULË)

	)

118 #ñi‡
deföed
 ( 
__ICCARM__
 )

121 
	~<cmsis_ür.h
>

190 #ñi‡
deföed
 ( 
__GNUC__
 )

194 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

196 
uöt32_t
 
ªsu…
;

198 
__ASM
 vﬁ©ûê("ßdd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

199 (
ªsu…
);

200 
	}
}

202 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

204 
uöt32_t
 
ªsu…
;

206 
__ASM
 vﬁ©ûê("qadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

207 (
ªsu…
);

208 
	}
}

210 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SHADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

212 
uöt32_t
 
ªsu…
;

214 
__ASM
 vﬁ©ûê("shadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

215 (
ªsu…
);

216 
	}
}

218 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

220 
uöt32_t
 
ªsu…
;

222 
__ASM
 vﬁ©ûê("uadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

223 (
ªsu…
);

224 
	}
}

226 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UQADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

228 
uöt32_t
 
ªsu…
;

230 
__ASM
 vﬁ©ûê("uqadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

231 (
ªsu…
);

232 
	}
}

234 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UHADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

236 
uöt32_t
 
ªsu…
;

238 
__ASM
 vﬁ©ûê("uhadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

239 (
ªsu…
);

240 
	}
}

243 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

245 
uöt32_t
 
ªsu…
;

247 
__ASM
 vﬁ©ûê("ssub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

248 (
ªsu…
);

249 
	}
}

251 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

253 
uöt32_t
 
ªsu…
;

255 
__ASM
 vﬁ©ûê("qsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

256 (
ªsu…
);

257 
	}
}

259 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SHSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

261 
uöt32_t
 
ªsu…
;

263 
__ASM
 vﬁ©ûê("shsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

264 (
ªsu…
);

265 
	}
}

267 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__USUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

269 
uöt32_t
 
ªsu…
;

271 
__ASM
 vﬁ©ûê("usub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

272 (
ªsu…
);

273 
	}
}

275 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UQSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

277 
uöt32_t
 
ªsu…
;

279 
__ASM
 vﬁ©ûê("uqsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

280 (
ªsu…
);

281 
	}
}

283 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UHSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

285 
uöt32_t
 
ªsu…
;

287 
__ASM
 vﬁ©ûê("uhsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

288 (
ªsu…
);

289 
	}
}

292 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

294 
uöt32_t
 
ªsu…
;

296 
__ASM
 vﬁ©ûê("ßdd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

297 (
ªsu…
);

298 
	}
}

300 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

302 
uöt32_t
 
ªsu…
;

304 
__ASM
 vﬁ©ûê("qadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

305 (
ªsu…
);

306 
	}
}

308 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SHADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

310 
uöt32_t
 
ªsu…
;

312 
__ASM
 vﬁ©ûê("shadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

313 (
ªsu…
);

314 
	}
}

316 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

318 
uöt32_t
 
ªsu…
;

320 
__ASM
 vﬁ©ûê("uadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

321 (
ªsu…
);

322 
	}
}

324 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UQADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

326 
uöt32_t
 
ªsu…
;

328 
__ASM
 vﬁ©ûê("uqadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

329 (
ªsu…
);

330 
	}
}

332 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UHADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

334 
uöt32_t
 
ªsu…
;

336 
__ASM
 vﬁ©ûê("uhadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

337 (
ªsu…
);

338 
	}
}

340 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

342 
uöt32_t
 
ªsu…
;

344 
__ASM
 vﬁ©ûê("ssub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

345 (
ªsu…
);

346 
	}
}

348 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

350 
uöt32_t
 
ªsu…
;

352 
__ASM
 vﬁ©ûê("qsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

353 (
ªsu…
);

354 
	}
}

356 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SHSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

358 
uöt32_t
 
ªsu…
;

360 
__ASM
 vﬁ©ûê("shsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

361 (
ªsu…
);

362 
	}
}

364 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__USUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

366 
uöt32_t
 
ªsu…
;

368 
__ASM
 vﬁ©ûê("usub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

369 (
ªsu…
);

370 
	}
}

372 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UQSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

374 
uöt32_t
 
ªsu…
;

376 
__ASM
 vﬁ©ûê("uqsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

377 (
ªsu…
);

378 
	}
}

380 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UHSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

382 
uöt32_t
 
ªsu…
;

384 
__ASM
 vﬁ©ûê("uhsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

385 (
ªsu…
);

386 
	}
}

388 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

390 
uöt32_t
 
ªsu…
;

392 
__ASM
 vﬁ©ûê("ßsx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

393 (
ªsu…
);

394 
	}
}

396 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

398 
uöt32_t
 
ªsu…
;

400 
__ASM
 vﬁ©ûê("qasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

401 (
ªsu…
);

402 
	}
}

404 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SHASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

406 
uöt32_t
 
ªsu…
;

408 
__ASM
 vﬁ©ûê("shasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

409 (
ªsu…
);

410 
	}
}

412 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

414 
uöt32_t
 
ªsu…
;

416 
__ASM
 vﬁ©ûê("uasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

417 (
ªsu…
);

418 
	}
}

420 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UQASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

422 
uöt32_t
 
ªsu…
;

424 
__ASM
 vﬁ©ûê("uqasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

425 (
ªsu…
);

426 
	}
}

428 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UHASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

430 
uöt32_t
 
ªsu…
;

432 
__ASM
 vﬁ©ûê("uhasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

433 (
ªsu…
);

434 
	}
}

436 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

438 
uöt32_t
 
ªsu…
;

440 
__ASM
 vﬁ©ûê("sßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

441 (
ªsu…
);

442 
	}
}

444 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

446 
uöt32_t
 
ªsu…
;

448 
__ASM
 vﬁ©ûê("qßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

449 (
ªsu…
);

450 
	}
}

452 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SHSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

454 
uöt32_t
 
ªsu…
;

456 
__ASM
 vﬁ©ûê("shßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

457 (
ªsu…
);

458 
	}
}

460 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__USAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

462 
uöt32_t
 
ªsu…
;

464 
__ASM
 vﬁ©ûê("ußx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

465 (
ªsu…
);

466 
	}
}

468 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UQSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

470 
uöt32_t
 
ªsu…
;

472 
__ASM
 vﬁ©ûê("uqßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

473 (
ªsu…
);

474 
	}
}

476 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UHSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

478 
uöt32_t
 
ªsu…
;

480 
__ASM
 vﬁ©ûê("uhßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

481 (
ªsu…
);

482 
	}
}

484 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__USAD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

486 
uöt32_t
 
ªsu…
;

488 
__ASM
 vﬁ©ûê("ußd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

489 (
ªsu…
);

490 
	}
}

492 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__USADA8
(
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

494 
uöt32_t
 
ªsu…
;

496 
__ASM
 vﬁ©ûê("ußda8 %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

497 (
ªsu…
);

498 
	}
}

500 
	#__SSAT16
(
ARG1
,
ARG2
) \

502 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

503 
	`__ASM
 ("sßt16 %0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

504 
__RES
; \

505 })

	)

507 
	#__USAT16
(
ARG1
,
ARG2
) \

509 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

510 
	`__ASM
 ("ußt16 %0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

511 
__RES
; \

512 })

	)

514 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UXTB16
(
uöt32_t
 
›1
)

516 
uöt32_t
 
ªsu…
;

518 
__ASM
 vﬁ©ûê("uxtb16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
›1
));

519 (
ªsu…
);

520 
	}
}

522 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UXTAB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

524 
uöt32_t
 
ªsu…
;

526 
__ASM
 vﬁ©ûê("uxèb16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

527 (
ªsu…
);

528 
	}
}

530 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SXTB16
(
uöt32_t
 
›1
)

532 
uöt32_t
 
ªsu…
;

534 
__ASM
 vﬁ©ûê("sxtb16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
›1
));

535 (
ªsu…
);

536 
	}
}

538 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SXTAB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

540 
uöt32_t
 
ªsu…
;

542 
__ASM
 vﬁ©ûê("sxèb16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

543 (
ªsu…
);

544 
	}
}

546 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMUAD
 (
uöt32_t
 
›1
, uöt32_à
›2
)

548 
uöt32_t
 
ªsu…
;

550 
__ASM
 vﬁ©ûê("smuad %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

551 (
ªsu…
);

552 
	}
}

554 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMUADX
 (
uöt32_t
 
›1
, uöt32_à
›2
)

556 
uöt32_t
 
ªsu…
;

558 
__ASM
 vﬁ©ûê("smuadx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

559 (
ªsu…
);

560 
	}
}

562 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMLAD
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

564 
uöt32_t
 
ªsu…
;

566 
__ASM
 vﬁ©ûê("smœd %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

567 (
ªsu…
);

568 
	}
}

570 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMLADX
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

572 
uöt32_t
 
ªsu…
;

574 
__ASM
 vﬁ©ûê("smœdx %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

575 (
ªsu…
);

576 
	}
}

578 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
) \

580 
uöt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (uöt32_t)((
uöt64_t
)(
ARG3
Ë>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

581 
__ASM
 vﬁ©ûê("smœld %0, %1, %2, %3" : "Ù" (
__ARG3_L
), "Ù" (
__ARG3_H
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

582 (
uöt64_t
)(((uöt64_t)
__ARG3_H
 << 32Ë| 
__ARG3_L
); \

583 })

	)

585 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
) \

587 
uöt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (uöt32_t)((
uöt64_t
)(
ARG3
Ë>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

588 
__ASM
 vﬁ©ûê("smœldx %0, %1, %2, %3" : "Ù" (
__ARG3_L
), "Ù" (
__ARG3_H
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

589 (
uöt64_t
)(((uöt64_t)
__ARG3_H
 << 32Ë| 
__ARG3_L
); \

590 })

	)

592 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMUSD
 (
uöt32_t
 
›1
, uöt32_à
›2
)

594 
uöt32_t
 
ªsu…
;

596 
__ASM
 vﬁ©ûê("smusd %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

597 (
ªsu…
);

598 
	}
}

600 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMUSDX
 (
uöt32_t
 
›1
, uöt32_à
›2
)

602 
uöt32_t
 
ªsu…
;

604 
__ASM
 vﬁ©ûê("smusdx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

605 (
ªsu…
);

606 
	}
}

608 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMLSD
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

610 
uöt32_t
 
ªsu…
;

612 
__ASM
 vﬁ©ûê("smlsd %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

613 (
ªsu…
);

614 
	}
}

616 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMLSDX
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

618 
uöt32_t
 
ªsu…
;

620 
__ASM
 vﬁ©ûê("smlsdx %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

621 (
ªsu…
);

622 
	}
}

624 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
) \

626 
uöt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (uöt32_t)((
ARG3
Ë>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

627 
__ASM
 vﬁ©ûê("sml¶d %0, %1, %2, %3" : "Ù" (
__ARG3_L
), "Ù" (
__ARG3_H
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

628 (
uöt64_t
)(((uöt64_t)
__ARG3_H
 << 32Ë| 
__ARG3_L
); \

629 })

	)

631 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
) \

633 
uöt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (uöt32_t)((
ARG3
Ë>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

634 
__ASM
 vﬁ©ûê("sml¶dx %0, %1, %2, %3" : "Ù" (
__ARG3_L
), "Ù" (
__ARG3_H
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

635 (
uöt64_t
)(((uöt64_t)
__ARG3_H
 << 32Ë| 
__ARG3_L
); \

636 })

	)

638 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SEL
 (
uöt32_t
 
›1
, uöt32_à
›2
)

640 
uöt32_t
 
ªsu…
;

642 
__ASM
 vﬁ©ûê("£»%0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

643 (
ªsu…
);

644 
	}
}

646 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QADD
(
uöt32_t
 
›1
, uöt32_à
›2
)

648 
uöt32_t
 
ªsu…
;

650 
__ASM
 vﬁ©ûê("qadd %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

651 (
ªsu…
);

652 
	}
}

654 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QSUB
(
uöt32_t
 
›1
, uöt32_à
›2
)

656 
uöt32_t
 
ªsu…
;

658 
__ASM
 vﬁ©ûê("qsub %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

659 (
ªsu…
);

660 
	}
}

662 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

664 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

665 
	`__ASM
 ("pkhbà%0, %1, %2,Ü¶ %3" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

666 
__RES
; \

667 })

	)

669 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

671 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

672 i‡(
ARG3
 == 0) \

673 
	`__ASM
 ("pkhtb %0, %1, %2" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
) ); \

675 
	`__ASM
 ("pkhtb %0, %1, %2,á§ %3" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

676 
__RES
; \

677 })

	)

683 #ñi‡
deföed
 ( 
__TASKING__
 )

699 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\CORE_C~2.H

24 #i‚de‡
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i‡ 
deföed
 ( 
__CC_ARM
 )

37 #i‡(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

52 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

53 (
__ªgC⁄åﬁ
);

54 
	}
}

63 
__INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

65 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

66 
__ªgC⁄åﬁ
 = 
c⁄åﬁ
;

67 
	}
}

76 
__INLINE
 
uöt32_t
 
	$__gë_IPSR
()

78 
uöt32_t
 
__ªgIPSR
 
	`__ASM
("ipsr");

79 (
__ªgIPSR
);

80 
	}
}

89 
__INLINE
 
uöt32_t
 
	$__gë_APSR
()

91 
uöt32_t
 
__ªgAPSR
 
	`__ASM
("apsr");

92 (
__ªgAPSR
);

93 
	}
}

102 
__INLINE
 
uöt32_t
 
	$__gë_xPSR
()

104 
uöt32_t
 
__ªgXPSR
 
	`__ASM
("xpsr");

105 (
__ªgXPSR
);

106 
	}
}

115 
__INLINE
 
uöt32_t
 
	$__gë_PSP
()

117 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

118 (
__ªgPro˚ssSèckPoöãr
);

119 
	}
}

128 
__INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

130 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

131 
__ªgPro˚ssSèckPoöãr
 = 
t›OfProcSèck
;

132 
	}
}

141 
__INLINE
 
uöt32_t
 
	$__gë_MSP
()

143 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

144 (
__ªgMaöSèckPoöãr
);

145 
	}
}

154 
__INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

156 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

157 
__ªgMaöSèckPoöãr
 = 
t›OfMaöSèck
;

158 
	}
}

167 
__INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

169 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

170 (
__ªgPriMask
);

171 
	}
}

180 
__INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

182 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

183 
__ªgPriMask
 = (
¥iMask
);

184 
	}
}

187 #i‡ (
__CORTEX_M
 >= 0x03)

194 
	#__íabÀ_Áu…_úq
 
__íabÀ_fiq


	)

202 
	#__dißbÀ_Áu…_úq
 
__dißbÀ_fiq


	)

211 
__INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

213 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

214 (
__ªgBa£Pri
);

215 
	}
}

224 
__INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
ba£Pri
)

226 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

227 
__ªgBa£Pri
 = (
ba£Pri
 & 0xff);

228 
	}
}

237 
__INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

239 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

240 (
__ªgFau…Mask
);

241 
	}
}

250 
__INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

252 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

253 
__ªgFau…Mask
 = (
Áu…Mask
 & (
uöt32_t
)1);

254 
	}
}

259 #i‡ (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

269 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

270 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

271 (
__ªgÂs¸
);

275 
	}
}

284 
__INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

286 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

287 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

288 
__ªgÂs¸
 = (
Âs¸
);

290 
	}
}

295 #ñi‡
deföed
 ( 
__ICCARM__
 )

298 
	~<cmsis_ür.h
>

300 #ñi‡
deföed
 ( 
__GNUC__
 )

308 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__íabÀ_úq
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__dißbÀ_úq
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

333 
uöt32_t
 
ªsu…
;

335 
__ASM
 vﬁ©ûê("MRS %0, c⁄åﬁ" : "Ù" (
ªsu…
) );

336 (
ªsu…
);

337 
	}
}

346 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

348 
__ASM
 vﬁ©ûê("MSR c⁄åﬁ, %0" : : "r" (
c⁄åﬁ
) );

349 
	}
}

358 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_IPSR
()

360 
uöt32_t
 
ªsu…
;

362 
__ASM
 vﬁ©ûê("MRS %0, ip§" : "Ù" (
ªsu…
) );

363 (
ªsu…
);

364 
	}
}

373 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_APSR
()

375 
uöt32_t
 
ªsu…
;

377 
__ASM
 vﬁ©ûê("MRS %0,áp§" : "Ù" (
ªsu…
) );

378 (
ªsu…
);

379 
	}
}

388 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_xPSR
()

390 
uöt32_t
 
ªsu…
;

392 
__ASM
 vﬁ©ûê("MRS %0, xp§" : "Ù" (
ªsu…
) );

393 (
ªsu…
);

394 
	}
}

403 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_PSP
()

405 
uöt32_t
 
ªsu…
;

407 
__ASM
 vﬁ©ûê("MRS %0,Ö•\n" : "Ù" (
ªsu…
) );

408 (
ªsu…
);

409 
	}
}

418 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

420 
__ASM
 vﬁ©ûê("MSRÖ•, %0\n" : : "r" (
t›OfProcSèck
) );

421 
	}
}

430 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_MSP
()

432 
uöt32_t
 
ªsu…
;

434 
__ASM
 vﬁ©ûê("MRS %0, m•\n" : "Ù" (
ªsu…
) );

435 (
ªsu…
);

436 
	}
}

445 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

447 
__ASM
 vﬁ©ûê("MSR m•, %0\n" : : "r" (
t›OfMaöSèck
) );

448 
	}
}

457 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

459 
uöt32_t
 
ªsu…
;

461 
__ASM
 vﬁ©ûê("MRS %0,Örimask" : "Ù" (
ªsu…
) );

462 (
ªsu…
);

463 
	}
}

472 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

474 
__ASM
 vﬁ©ûê("MSRÖrimask, %0" : : "r" (
¥iMask
) );

475 
	}
}

478 #i‡ (
__CORTEX_M
 >= 0x03)

485 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__íabÀ_Áu…_úq
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__dißbÀ_Áu…_úq
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

510 
uöt32_t
 
ªsu…
;

512 
__ASM
 vﬁ©ûê("MRS %0, ba£¥i_max" : "Ù" (
ªsu…
) );

513 (
ªsu…
);

514 
	}
}

523 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
vÆue
)

525 
__ASM
 vﬁ©ûê("MSR ba£¥i, %0" : : "r" (
vÆue
) );

526 
	}
}

535 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

537 
uöt32_t
 
ªsu…
;

539 
__ASM
 vﬁ©ûê("MRS %0, fau…mask" : "Ù" (
ªsu…
) );

540 (
ªsu…
);

541 
	}
}

550 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

552 
__ASM
 vﬁ©ûê("MSR fau…mask, %0" : : "r" (
Áu…Mask
) );

553 
	}
}

558 #i‡ (
__CORTEX_M
 == 0x04)

566 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

568 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

569 
uöt32_t
 
ªsu…
;

571 
__ASM
 vﬁ©ûê("VMRS %0, fps¸" : "Ù" (
ªsu…
) );

572 (
ªsu…
);

576 
	}
}

585 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

587 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

588 
__ASM
 vﬁ©ûê("VMSR fps¸, %0" : : "r" (
Âs¸
) );

590 
	}
}

595 #ñi‡
deföed
 ( 
__TASKING__
 )

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\CORE_C~3.H

24 #i‚de‡
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i‡ 
deföed
 ( 
__CC_ARM
 )

37 #i‡(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n›


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w„


	)

69 
	#__SEV
 
__£v


	)

78 
	#__ISB
(Ë
	`__isb
(0xF)

	)

86 
	#__DSB
(Ë
	`__dsb
(0xF)

	)

94 
	#__DMB
(Ë
	`__dmb
(0xF)

	)

104 
	#__REV
 
__ªv


	)

114 
__INLINE
 
__ASM
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

116 
ªv16
 
r0
,Ñ0

117 
bx
 
Ã


118 
	}
}

128 
__INLINE
 
__ASM
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

130 
ªvsh
 
r0
,Ñ0

131 
bx
 
Ã


132 
	}
}

135 #i‡ (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rbô


	)

154 
	#__LDREXB
(
±r
Ë((
uöt8_t
 ) 
	`__ldªx
’å))

	)

164 
	#__LDREXH
(
±r
Ë((
uöt16_t
Ë
	`__ldªx
’å))

	)

174 
	#__LDREXW
(
±r
Ë((
uöt32_t
 ) 
	`__ldªx
’å))

	)

186 
	#__STREXB
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

198 
	#__STREXH
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

210 
	#__STREXW
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

218 
	#__CLREX
 
__˛ªx


	)

229 
	#__SSAT
 
__sßt


	)

240 
	#__USAT
 
__ußt


	)

250 
	#__CLZ
 
__˛z


	)

256 #ñi‡
deföed
 ( 
__ICCARM__
 )

259 
	~<cmsis_ür.h
>

262 #ñi‡
deföed
 ( 
__GNUC__
 )

269 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__REV
(
uöt32_t
 
vÆue
)

350 
uöt32_t
 
ªsu…
;

352 
__ASM
 vﬁ©ûê("ªv %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

353 (
ªsu…
);

354 
	}
}

364 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

366 
uöt32_t
 
ªsu…
;

368 
__ASM
 vﬁ©ûê("ªv16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

369 (
ªsu…
);

370 
	}
}

380 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

382 
uöt32_t
 
ªsu…
;

384 
__ASM
 vﬁ©ûê("ªvsh %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

385 (
ªsu…
);

386 
	}
}

389 #i‡ (
__CORTEX_M
 >= 0x03)

398 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__RBIT
(
uöt32_t
 
vÆue
)

400 
uöt32_t
 
ªsu…
;

402 
__ASM
 vﬁ©ûê("rbô %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

403 (
ªsu…
);

404 
	}
}

414 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt8_t
 
	$__LDREXB
(vﬁ©ûê
uöt8_t
 *
addr
)

416 
uöt8_t
 
ªsu…
;

418 
__ASM
 vﬁ©ûê("ldªxb %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

419 (
ªsu…
);

420 
	}
}

430 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt16_t
 
	$__LDREXH
(vﬁ©ûê
uöt16_t
 *
addr
)

432 
uöt16_t
 
ªsu…
;

434 
__ASM
 vﬁ©ûê("ldªxh %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

435 (
ªsu…
);

436 
	}
}

446 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__LDREXW
(vﬁ©ûê
uöt32_t
 *
addr
)

448 
uöt32_t
 
ªsu…
;

450 
__ASM
 vﬁ©ûê("ldªx %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

451 (
ªsu…
);

452 
	}
}

464 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__STREXB
(
uöt8_t
 
vÆue
, vﬁ©ûêuöt8_à*
addr
)

466 
uöt32_t
 
ªsu…
;

468 
__ASM
 vﬁ©ûê("°ªxb %0, %2, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

469 (
ªsu…
);

470 
	}
}

482 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__STREXH
(
uöt16_t
 
vÆue
, vﬁ©ûêuöt16_à*
addr
)

484 
uöt32_t
 
ªsu…
;

486 
__ASM
 vﬁ©ûê("°ªxh %0, %2, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

487 (
ªsu…
);

488 
	}
}

500 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__STREXW
(
uöt32_t
 
vÆue
, vﬁ©ûêuöt32_à*
addr
)

502 
uöt32_t
 
ªsu…
;

504 
__ASM
 vﬁ©ûê("°ªx %0, %2, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

505 (
ªsu…
);

506 
	}
}

514 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("sßà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("ußà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt8_t
 
	$__CLZ
(
uöt32_t
 
vÆue
)

561 
uöt8_t
 
ªsu…
;

563 
__ASM
 vﬁ©ûê("˛z %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

564 (
ªsu…
);

565 
	}
}

572 #ñi‡
deföed
 ( 
__TASKING__
 )

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\My_gpio.h

1 #i‚de‡
_MY_GPIO_INCLUDED_


2 
	#_MY_GPIO_INCLUDED_


	)

3 
	~"°m32f4xx.h
"

6 
	#PORTA
 0

	)

7 
	#PORTB
 1

	)

8 
	#PORTC
 2

	)

9 
	#PORTD
 3

	)

10 
	#PORTE
 4

	)

11 
	#PORTF
 5

	)

13 
	#AF0
 0

	)

14 
	#AF1
 1

	)

15 
	#AF2
 2

	)

16 
	#AF3
 3

	)

17 
	#AF4
 4

	)

18 
	#AF5
 5

	)

19 
	#AF6
 6

	)

20 
	#AF7
 7

	)

21 
	#AF8
 8

	)

22 
	#AF9
 9

	)

23 
	#AF10
 10

	)

24 
	#AF11
 11

	)

25 
	#AF12
 12

	)

26 
	#AF13
 13

	)

27 
	#AF14
 14

	)

28 
	#AF15
 15

	)

30 
	#GPIO_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

31 
	#GPIO
 ((*Ë
GPIO_BASE
)

	)

34 
	#INPUT
 0

	)

35 
	#GENERAL
 1

	)

36 
	#ALTERNATE
 2

	)

37 
	#ANALOG
 3

	)

40 
	#PUSH_PULL
 0

	)

41 
	#OPEN_DRAIN
 1

	)

44 
	#LOW_S
 0

45 
	#MEDIUM_S
 1

46 
	#FAST_S
 2

47 
	#HIGH_S
 3

48 

	)

50 
	#NO_PULL_UP
 0

	)

51 
	#PULL_UP
 1

	)

52 
	#PULL_DOWN
 2

	)

55 
	#pö_id
(
PIN_PORT
, 
PIN
Ë–(PIN_PORT<<4)|PIN )

	)

56 
	#GPIO_off£t
 0x400

	)

57 
	#GPIO_ba£
(
pö
Ë(
GPIO_BASE
 +’ö>>4)*
GPIO_off£t
 )

	)

59 
	#pö_mode
(
pö
, 
mode
Ë((
uöt32_t
Ë–modeË<<(’ö&0xF)<<1))

	)

60 
	#pö_ty≥
(
pö
, 
ty≥
Ë((
uöt32_t
Ë–ty≥Ë<<(’ö&0xF)))

	)

61 
	#pö_•ìd
(
pö
, 
•ìd
Ë((
uöt32_t
Ë–•ìdË<<(’ö&0xF)<<1))

	)

62 
	#pö_puŒ
(
pö
, 
puŒ
Ë((
uöt32_t
Ë–puŒË<<(’ö&0xF)<<1))

	)

63 
	#pö_af
(
pö
,
af
Ë((
uöt32_t
Ë◊fË<<(’ö&0x7)<<2))

	)

65 
	#˛ór_mode
(
pö
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö))Ë&~
	`pö_mode
’ö, 0x3))

	)

66 
	#˛ór_ty≥
(
pö
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö)+ 0x04)Ë&~
	`pö_ty≥
’ö, 0x1))

	)

67 
	#˛ór_•ìd
(
pö
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’öË+ 0x08)Ë&~
	`pö_•ìd
’ö, 0x3))

	)

68 
	#˛ór_puŒ
(
pö
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’öË+ 0x0C)Ë&~
	`pö_puŒ
’ö, 0x3))

	)

70 
	#˛ór_c⁄f
(
pö
) ( \

71 
	`˛ór_mode
(
pö
); \

72 
	`˛ór_ty≥
(
pö
); \

73 
	`˛ór_•ìd
(
pö
); \

74 
	`˛ór_puŒ
(
pö
Ë; )

	)

76 
	#£t_mode
(
pö
,
mode
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö))Ë|
	`pö_mode
’ö, mode))

	)

77 
	#£t_ty≥
(
pö
,
ty≥
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö)+ 0x04)Ë|
	`pö_mode
’ö,Åy≥))

	)

78 
	#£t_•ìd
(
pö
,
•ìd
)(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö)+ 0x08)Ë|
	`pö_mode
’ö, s≥ed))

	)

79 
	#£t_puŒ
(
pö
,
puŒ
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö)+ 0x0C)Ë|
	`pö_mode
’ö,ÖuŒ)))

	)

81 
	#£t_c⁄f
(
pö
, 
mode
,
ty≥
,
•ìd
,
puŒ
) (\

82 
	`£t_mode
(
pö
,
mode
);\

83 
	`£t_ty≥
(
pö
,
ty≥
); \

84 
	`£t_•ìd
(
pö
,
•ìd
);\

85 
	`£t_puŒ
(
pö
,
puŒ
); \

86 )

	)

88 
	#c⁄f_mode
(
pö
, 
mode
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x00)) = \

89 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x00))&(~
	`pö_mode
’ö, 0x3)))|pö_mode’ö, 
mode
));}

	)

90 
	#c⁄f_ty≥
(
pö
, 
ty≥
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x04)) = \

91 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x04))&(~
	`pö_ty≥
’ö, 0x1)))|pö_ty≥’ö, 
ty≥
));}

	)

92 
	#c⁄f_•ìd
(
pö
,
•ìd
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x08)) = \

93 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x08))&(~
	`pö_•ìd
’ö, 0x3)))|pö_•ìd’ö,
•ìd
));}

	)

94 
	#c⁄f_puŒ
(
pö
, 
puŒ
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x0C)) = \

95 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x0C))&(~
	`pö_puŒ
’ö, 0x3)))|pö_puŒ’ö, 
puŒ
));}

	)

97 
	#c⁄f_pö
(
pö
, 
mode
, 
ty≥
, 
•ìd
, 
puŒ
) {\

98 
	`c⁄f_mode
(
pö
, 
mode
) \

99 
	`c⁄f_ty≥
(
pö
, 
ty≥
) \

100 
	`c⁄f_•ìd
(
pö
, 
•ìd
) \

101 
	`c⁄f_puŒ
(
pö
, 
puŒ
Ë}

	)

103 
	#c⁄f_af
(
pö
, 
af
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x20+((pin&0x08)>>1))) = \

104 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x20+(’ö&0x08)>>1)))&(~
	`pö_af
’ö,0xF)))|pö_af’ö,
af
));}

	)

106 
	#£t_pö
(
pö
Ë(*((
uöt32_t
 *)(
	`GPIO_ba£
’öË+ 0x18))(uöt32_t)1<<’ö&0xf))

	)

108 
	#ª£t_pö
(
pö
Ë(*((
uöt32_t
 *)(
	`GPIO_ba£
’öË+ 0x18))(uöt32_t)1<<(’ö&0xf)+0x10))

	)

110 
	#pö_vÆ
(
pö
Ë((*((
uöt32_t
 *)(
	`GPIO_ba£
’öË+ 0x10)))&((uöt32_t)1<<’ö&0xf)))

	)

112 
	#pö_out
(
pö
Ë((*((
uöt32_t
 *)(
	`GPIO_ba£
’öË+ 0x14)))&((uöt32_t)1<<’ö&0xf)))

	)

114 
	#EXTI_off£t
 0x04

	)

115 
	#AFIO_ba£
(
löe
Ë(
AFIO_BASE
+0x08 +÷öe>>2)*
EXTI_off£t
 )

	)

116 
	#AFIO_mode
(
pö
,
löe
Ë((
uöt32_t
Ë’ö&0xFË<<(÷öe&0x3)<<2))

	)

117 
	#_EXTI
(
löe
)(*((
uöt32_t
 *)
	`AFIO_ba£
÷öe)))

	)

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\STM32F~1.H

53 #i‚de‡
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde‡
__˝lu•lus


68 #i‡!
deföed
(
STM32F40_41xxx
Ë&& !deföed(
STM32F427_437xx
Ë&& !deföed(
STM32F429_439xx
Ë&& !deföed(
STM32F401xx
Ë&& !deföed(
STM32F410xx
) && \

69 !
deföed
(
STM32F411xE
Ë&& !deföed(
STM32F446xx
Ë&& !
	$deföed
(
STM32F469_479xx
)

97 #ifde‡
STM32F40XX


98 
	#STM32F40_41xxx


	)

102 #ifde‡
STM32F427X


103 
	#STM32F427_437xx


	)

110 #i‡!
	`deföed
(
STM32F40_41xxx
Ë&& !deföed(
STM32F427_437xx
Ë&& !deföed(
STM32F429_439xx
Ë&& !deföed(
STM32F401xx
Ë&& !deföed(
STM32F410xx
) && \

111 !
	`deföed
(
STM32F411xE
Ë&& !deföed(
STM32F446xx
Ë&& !
	$deföed
(
STM32F469_479xx
)

115 #i‡!
	`deföed
 (
USE_STDPERIPH_DRIVER
)

131 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
) || \

132 
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| 
	$deföed
(
STM32F469_479xx
)

133 #i‡!
	`deföed
 (
HSE_VALUE
)

134 
	#HSE_VALUE
 ((
uöt32_t
)8000000Ë

	)

136 #ñi‡
	`deföed
(
STM32F446xx
)

137 #i‡!
	`deföed
 (
HSE_VALUE
)

138 
	#HSE_VALUE
 ((
uöt32_t
)8000000Ë

	)

145 #i‡!
	`deföed
 (
HSE_STARTUP_TIMEOUT
)

146 
	#HSE_STARTUP_TIMEOUT
 ((
uöt16_t
)0x05000Ë

	)

149 #i‡!
	`deföed
 (
HSI_VALUE
)

150 
	#HSI_VALUE
 ((
uöt32_t
)16000000Ë

	)

156 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01Ë

	)

157 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x06Ë

	)

158 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00Ë

	)

159 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00Ë

	)

160 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

161 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

162 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

163 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

	)

176 
	#__CM4_REV
 0x0001

	)

177 
	#__MPU_PRESENT
 1

	)

178 
	#__NVIC_PRIO_BITS
 4

	)

179 
	#__Víd‹_SysTickC⁄fig
 0

	)

180 
	#__FPU_PRESENT
 1

	)

186 
	eIRQn


189 
N⁄MaskabÀI¡_IRQn
 = -14,

190 
Mem‹yM™agemít_IRQn
 = -12,

191 
BusFau…_IRQn
 = -11,

192 
UßgeFau…_IRQn
 = -10,

193 
SVCÆl_IRQn
 = -5,

194 
DebugM⁄ô‹_IRQn
 = -4,

195 
PídSV_IRQn
 = -2,

196 
SysTick_IRQn
 = -1,

198 
WWDG_IRQn
 = 0,

199 
PVD_IRQn
 = 1,

200 
TAMP_STAMP_IRQn
 = 2,

201 
RTC_WKUP_IRQn
 = 3,

202 
FLASH_IRQn
 = 4,

203 
RCC_IRQn
 = 5,

204 
EXTI0_IRQn
 = 6,

205 
EXTI1_IRQn
 = 7,

206 
EXTI2_IRQn
 = 8,

207 
EXTI3_IRQn
 = 9,

208 
EXTI4_IRQn
 = 10,

209 
DMA1_Såóm0_IRQn
 = 11,

210 
DMA1_Såóm1_IRQn
 = 12,

211 
DMA1_Såóm2_IRQn
 = 13,

212 
DMA1_Såóm3_IRQn
 = 14,

213 
DMA1_Såóm4_IRQn
 = 15,

214 
DMA1_Såóm5_IRQn
 = 16,

215 
DMA1_Såóm6_IRQn
 = 17,

216 
ADC_IRQn
 = 18,

218 #i‡
	`deföed
(
STM32F40_41xxx
)

219 
CAN1_TX_IRQn
 = 19,

220 
CAN1_RX0_IRQn
 = 20,

221 
CAN1_RX1_IRQn
 = 21,

222 
CAN1_SCE_IRQn
 = 22,

223 
EXTI9_5_IRQn
 = 23,

224 
TIM1_BRK_TIM9_IRQn
 = 24,

225 
TIM1_UP_TIM10_IRQn
 = 25,

226 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

227 
TIM1_CC_IRQn
 = 27,

228 
TIM2_IRQn
 = 28,

229 
TIM3_IRQn
 = 29,

230 
TIM4_IRQn
 = 30,

231 
I2C1_EV_IRQn
 = 31,

232 
I2C1_ER_IRQn
 = 32,

233 
I2C2_EV_IRQn
 = 33,

234 
I2C2_ER_IRQn
 = 34,

235 
SPI1_IRQn
 = 35,

236 
SPI2_IRQn
 = 36,

237 
USART1_IRQn
 = 37,

238 
USART2_IRQn
 = 38,

239 
USART3_IRQn
 = 39,

240 
EXTI15_10_IRQn
 = 40,

241 
RTC_Aœrm_IRQn
 = 41,

242 
OTG_FS_WKUP_IRQn
 = 42,

243 
TIM8_BRK_TIM12_IRQn
 = 43,

244 
TIM8_UP_TIM13_IRQn
 = 44,

245 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

246 
TIM8_CC_IRQn
 = 46,

247 
DMA1_Såóm7_IRQn
 = 47,

248 
FSMC_IRQn
 = 48,

249 
SDIO_IRQn
 = 49,

250 
TIM5_IRQn
 = 50,

251 
SPI3_IRQn
 = 51,

252 
UART4_IRQn
 = 52,

253 
UART5_IRQn
 = 53,

254 
TIM6_DAC_IRQn
 = 54,

255 
TIM7_IRQn
 = 55,

256 
DMA2_Såóm0_IRQn
 = 56,

257 
DMA2_Såóm1_IRQn
 = 57,

258 
DMA2_Såóm2_IRQn
 = 58,

259 
DMA2_Såóm3_IRQn
 = 59,

260 
DMA2_Såóm4_IRQn
 = 60,

261 
ETH_IRQn
 = 61,

262 
ETH_WKUP_IRQn
 = 62,

263 
CAN2_TX_IRQn
 = 63,

264 
CAN2_RX0_IRQn
 = 64,

265 
CAN2_RX1_IRQn
 = 65,

266 
CAN2_SCE_IRQn
 = 66,

267 
OTG_FS_IRQn
 = 67,

268 
DMA2_Såóm5_IRQn
 = 68,

269 
DMA2_Såóm6_IRQn
 = 69,

270 
DMA2_Såóm7_IRQn
 = 70,

271 
USART6_IRQn
 = 71,

272 
I2C3_EV_IRQn
 = 72,

273 
I2C3_ER_IRQn
 = 73,

274 
OTG_HS_EP1_OUT_IRQn
 = 74,

275 
OTG_HS_EP1_IN_IRQn
 = 75,

276 
OTG_HS_WKUP_IRQn
 = 76,

277 
OTG_HS_IRQn
 = 77,

278 
DCMI_IRQn
 = 78,

279 
CRYP_IRQn
 = 79,

280 
HASH_RNG_IRQn
 = 80,

281 
FPU_IRQn
 = 81

284 #i‡
	`deföed
(
STM32F427_437xx
)

285 
CAN1_TX_IRQn
 = 19,

286 
CAN1_RX0_IRQn
 = 20,

287 
CAN1_RX1_IRQn
 = 21,

288 
CAN1_SCE_IRQn
 = 22,

289 
EXTI9_5_IRQn
 = 23,

290 
TIM1_BRK_TIM9_IRQn
 = 24,

291 
TIM1_UP_TIM10_IRQn
 = 25,

292 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

293 
TIM1_CC_IRQn
 = 27,

294 
TIM2_IRQn
 = 28,

295 
TIM3_IRQn
 = 29,

296 
TIM4_IRQn
 = 30,

297 
I2C1_EV_IRQn
 = 31,

298 
I2C1_ER_IRQn
 = 32,

299 
I2C2_EV_IRQn
 = 33,

300 
I2C2_ER_IRQn
 = 34,

301 
SPI1_IRQn
 = 35,

302 
SPI2_IRQn
 = 36,

303 
USART1_IRQn
 = 37,

304 
USART2_IRQn
 = 38,

305 
USART3_IRQn
 = 39,

306 
EXTI15_10_IRQn
 = 40,

307 
RTC_Aœrm_IRQn
 = 41,

308 
OTG_FS_WKUP_IRQn
 = 42,

309 
TIM8_BRK_TIM12_IRQn
 = 43,

310 
TIM8_UP_TIM13_IRQn
 = 44,

311 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

312 
TIM8_CC_IRQn
 = 46,

313 
DMA1_Såóm7_IRQn
 = 47,

314 
FMC_IRQn
 = 48,

315 
SDIO_IRQn
 = 49,

316 
TIM5_IRQn
 = 50,

317 
SPI3_IRQn
 = 51,

318 
UART4_IRQn
 = 52,

319 
UART5_IRQn
 = 53,

320 
TIM6_DAC_IRQn
 = 54,

321 
TIM7_IRQn
 = 55,

322 
DMA2_Såóm0_IRQn
 = 56,

323 
DMA2_Såóm1_IRQn
 = 57,

324 
DMA2_Såóm2_IRQn
 = 58,

325 
DMA2_Såóm3_IRQn
 = 59,

326 
DMA2_Såóm4_IRQn
 = 60,

327 
ETH_IRQn
 = 61,

328 
ETH_WKUP_IRQn
 = 62,

329 
CAN2_TX_IRQn
 = 63,

330 
CAN2_RX0_IRQn
 = 64,

331 
CAN2_RX1_IRQn
 = 65,

332 
CAN2_SCE_IRQn
 = 66,

333 
OTG_FS_IRQn
 = 67,

334 
DMA2_Såóm5_IRQn
 = 68,

335 
DMA2_Såóm6_IRQn
 = 69,

336 
DMA2_Såóm7_IRQn
 = 70,

337 
USART6_IRQn
 = 71,

338 
I2C3_EV_IRQn
 = 72,

339 
I2C3_ER_IRQn
 = 73,

340 
OTG_HS_EP1_OUT_IRQn
 = 74,

341 
OTG_HS_EP1_IN_IRQn
 = 75,

342 
OTG_HS_WKUP_IRQn
 = 76,

343 
OTG_HS_IRQn
 = 77,

344 
DCMI_IRQn
 = 78,

345 
CRYP_IRQn
 = 79,

346 
HASH_RNG_IRQn
 = 80,

347 
FPU_IRQn
 = 81,

348 
UART7_IRQn
 = 82,

349 
UART8_IRQn
 = 83,

350 
SPI4_IRQn
 = 84,

351 
SPI5_IRQn
 = 85,

352 
SPI6_IRQn
 = 86,

353 
SAI1_IRQn
 = 87,

354 
DMA2D_IRQn
 = 90

357 #i‡
	`deföed
(
STM32F429_439xx
)

358 
CAN1_TX_IRQn
 = 19,

359 
CAN1_RX0_IRQn
 = 20,

360 
CAN1_RX1_IRQn
 = 21,

361 
CAN1_SCE_IRQn
 = 22,

362 
EXTI9_5_IRQn
 = 23,

363 
TIM1_BRK_TIM9_IRQn
 = 24,

364 
TIM1_UP_TIM10_IRQn
 = 25,

365 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

366 
TIM1_CC_IRQn
 = 27,

367 
TIM2_IRQn
 = 28,

368 
TIM3_IRQn
 = 29,

369 
TIM4_IRQn
 = 30,

370 
I2C1_EV_IRQn
 = 31,

371 
I2C1_ER_IRQn
 = 32,

372 
I2C2_EV_IRQn
 = 33,

373 
I2C2_ER_IRQn
 = 34,

374 
SPI1_IRQn
 = 35,

375 
SPI2_IRQn
 = 36,

376 
USART1_IRQn
 = 37,

377 
USART2_IRQn
 = 38,

378 
USART3_IRQn
 = 39,

379 
EXTI15_10_IRQn
 = 40,

380 
RTC_Aœrm_IRQn
 = 41,

381 
OTG_FS_WKUP_IRQn
 = 42,

382 
TIM8_BRK_TIM12_IRQn
 = 43,

383 
TIM8_UP_TIM13_IRQn
 = 44,

384 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

385 
TIM8_CC_IRQn
 = 46,

386 
DMA1_Såóm7_IRQn
 = 47,

387 
FMC_IRQn
 = 48,

388 
SDIO_IRQn
 = 49,

389 
TIM5_IRQn
 = 50,

390 
SPI3_IRQn
 = 51,

391 
UART4_IRQn
 = 52,

392 
UART5_IRQn
 = 53,

393 
TIM6_DAC_IRQn
 = 54,

394 
TIM7_IRQn
 = 55,

395 
DMA2_Såóm0_IRQn
 = 56,

396 
DMA2_Såóm1_IRQn
 = 57,

397 
DMA2_Såóm2_IRQn
 = 58,

398 
DMA2_Såóm3_IRQn
 = 59,

399 
DMA2_Såóm4_IRQn
 = 60,

400 
ETH_IRQn
 = 61,

401 
ETH_WKUP_IRQn
 = 62,

402 
CAN2_TX_IRQn
 = 63,

403 
CAN2_RX0_IRQn
 = 64,

404 
CAN2_RX1_IRQn
 = 65,

405 
CAN2_SCE_IRQn
 = 66,

406 
OTG_FS_IRQn
 = 67,

407 
DMA2_Såóm5_IRQn
 = 68,

408 
DMA2_Såóm6_IRQn
 = 69,

409 
DMA2_Såóm7_IRQn
 = 70,

410 
USART6_IRQn
 = 71,

411 
I2C3_EV_IRQn
 = 72,

412 
I2C3_ER_IRQn
 = 73,

413 
OTG_HS_EP1_OUT_IRQn
 = 74,

414 
OTG_HS_EP1_IN_IRQn
 = 75,

415 
OTG_HS_WKUP_IRQn
 = 76,

416 
OTG_HS_IRQn
 = 77,

417 
DCMI_IRQn
 = 78,

418 
CRYP_IRQn
 = 79,

419 
HASH_RNG_IRQn
 = 80,

420 
FPU_IRQn
 = 81,

421 
UART7_IRQn
 = 82,

422 
UART8_IRQn
 = 83,

423 
SPI4_IRQn
 = 84,

424 
SPI5_IRQn
 = 85,

425 
SPI6_IRQn
 = 86,

426 
SAI1_IRQn
 = 87,

427 
LTDC_IRQn
 = 88,

428 
LTDC_ER_IRQn
 = 89,

429 
DMA2D_IRQn
 = 90

432 #i‡
	`deföed
(
STM32F410xx
)

433 
EXTI9_5_IRQn
 = 23,

434 
TIM1_BRK_TIM9_IRQn
 = 24,

435 
TIM1_UP_IRQn
 = 25,

436 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

437 
TIM1_CC_IRQn
 = 27,

438 
I2C1_EV_IRQn
 = 31,

439 
I2C1_ER_IRQn
 = 32,

440 
I2C2_EV_IRQn
 = 33,

441 
I2C2_ER_IRQn
 = 34,

442 
SPI1_IRQn
 = 35,

443 
SPI2_IRQn
 = 36,

444 
USART1_IRQn
 = 37,

445 
USART2_IRQn
 = 38,

446 
EXTI15_10_IRQn
 = 40,

447 
RTC_Aœrm_IRQn
 = 41,

448 
DMA1_Såóm7_IRQn
 = 47,

449 
TIM5_IRQn
 = 50,

450 
TIM6_DAC_IRQn
 = 54,

451 
DMA2_Såóm0_IRQn
 = 56,

452 
DMA2_Såóm1_IRQn
 = 57,

453 
DMA2_Såóm2_IRQn
 = 58,

454 
DMA2_Såóm3_IRQn
 = 59,

455 
DMA2_Såóm4_IRQn
 = 60,

456 
DMA2_Såóm5_IRQn
 = 68,

457 
DMA2_Såóm6_IRQn
 = 69,

458 
DMA2_Såóm7_IRQn
 = 70,

459 
USART6_IRQn
 = 71,

460 
RNG_IRQn
 = 80,

461 
FPU_IRQn
 = 81,

462 
SPI5_IRQn
 = 85,

463 
FMPI2C1_EV_IRQn
 = 95,

464 
FMPI2C1_ER_IRQn
 = 96,

465 
LPTIM1_IRQn
 = 97

468 #i‡
	`deföed
(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

469 
EXTI9_5_IRQn
 = 23,

470 
TIM1_BRK_TIM9_IRQn
 = 24,

471 
TIM1_UP_TIM10_IRQn
 = 25,

472 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

473 
TIM1_CC_IRQn
 = 27,

474 
TIM2_IRQn
 = 28,

475 
TIM3_IRQn
 = 29,

476 
TIM4_IRQn
 = 30,

477 
I2C1_EV_IRQn
 = 31,

478 
I2C1_ER_IRQn
 = 32,

479 
I2C2_EV_IRQn
 = 33,

480 
I2C2_ER_IRQn
 = 34,

481 
SPI1_IRQn
 = 35,

482 
SPI2_IRQn
 = 36,

483 
USART1_IRQn
 = 37,

484 
USART2_IRQn
 = 38,

485 
EXTI15_10_IRQn
 = 40,

486 
RTC_Aœrm_IRQn
 = 41,

487 
OTG_FS_WKUP_IRQn
 = 42,

488 
DMA1_Såóm7_IRQn
 = 47,

489 
SDIO_IRQn
 = 49,

490 
TIM5_IRQn
 = 50,

491 
SPI3_IRQn
 = 51,

492 
DMA2_Såóm0_IRQn
 = 56,

493 
DMA2_Såóm1_IRQn
 = 57,

494 
DMA2_Såóm2_IRQn
 = 58,

495 
DMA2_Såóm3_IRQn
 = 59,

496 
DMA2_Såóm4_IRQn
 = 60,

497 
OTG_FS_IRQn
 = 67,

498 
DMA2_Såóm5_IRQn
 = 68,

499 
DMA2_Såóm6_IRQn
 = 69,

500 
DMA2_Såóm7_IRQn
 = 70,

501 
USART6_IRQn
 = 71,

502 
I2C3_EV_IRQn
 = 72,

503 
I2C3_ER_IRQn
 = 73,

504 
FPU_IRQn
 = 81,

505 #i‡
	`deföed
(
STM32F401xx
)

506 
SPI4_IRQn
 = 84

508 #i‡
	`deföed
(
STM32F411xE
)

509 
SPI4_IRQn
 = 84,

510 
SPI5_IRQn
 = 85

514 #i‡
	`deföed
(
STM32F469_479xx
)

515 
CAN1_TX_IRQn
 = 19,

516 
CAN1_RX0_IRQn
 = 20,

517 
CAN1_RX1_IRQn
 = 21,

518 
CAN1_SCE_IRQn
 = 22,

519 
EXTI9_5_IRQn
 = 23,

520 
TIM1_BRK_TIM9_IRQn
 = 24,

521 
TIM1_UP_TIM10_IRQn
 = 25,

522 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

523 
TIM1_CC_IRQn
 = 27,

524 
TIM2_IRQn
 = 28,

525 
TIM3_IRQn
 = 29,

526 
TIM4_IRQn
 = 30,

527 
I2C1_EV_IRQn
 = 31,

528 
I2C1_ER_IRQn
 = 32,

529 
I2C2_EV_IRQn
 = 33,

530 
I2C2_ER_IRQn
 = 34,

531 
SPI1_IRQn
 = 35,

532 
SPI2_IRQn
 = 36,

533 
USART1_IRQn
 = 37,

534 
USART2_IRQn
 = 38,

535 
USART3_IRQn
 = 39,

536 
EXTI15_10_IRQn
 = 40,

537 
RTC_Aœrm_IRQn
 = 41,

538 
OTG_FS_WKUP_IRQn
 = 42,

539 
TIM8_BRK_TIM12_IRQn
 = 43,

540 
TIM8_UP_TIM13_IRQn
 = 44,

541 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

542 
TIM8_CC_IRQn
 = 46,

543 
DMA1_Såóm7_IRQn
 = 47,

544 
FMC_IRQn
 = 48,

545 
SDIO_IRQn
 = 49,

546 
TIM5_IRQn
 = 50,

547 
SPI3_IRQn
 = 51,

548 
UART4_IRQn
 = 52,

549 
UART5_IRQn
 = 53,

550 
TIM6_DAC_IRQn
 = 54,

551 
TIM7_IRQn
 = 55,

552 
DMA2_Såóm0_IRQn
 = 56,

553 
DMA2_Såóm1_IRQn
 = 57,

554 
DMA2_Såóm2_IRQn
 = 58,

555 
DMA2_Såóm3_IRQn
 = 59,

556 
DMA2_Såóm4_IRQn
 = 60,

557 
ETH_IRQn
 = 61,

558 
ETH_WKUP_IRQn
 = 62,

559 
CAN2_TX_IRQn
 = 63,

560 
CAN2_RX0_IRQn
 = 64,

561 
CAN2_RX1_IRQn
 = 65,

562 
CAN2_SCE_IRQn
 = 66,

563 
OTG_FS_IRQn
 = 67,

564 
DMA2_Såóm5_IRQn
 = 68,

565 
DMA2_Såóm6_IRQn
 = 69,

566 
DMA2_Såóm7_IRQn
 = 70,

567 
USART6_IRQn
 = 71,

568 
I2C3_EV_IRQn
 = 72,

569 
I2C3_ER_IRQn
 = 73,

570 
OTG_HS_EP1_OUT_IRQn
 = 74,

571 
OTG_HS_EP1_IN_IRQn
 = 75,

572 
OTG_HS_WKUP_IRQn
 = 76,

573 
OTG_HS_IRQn
 = 77,

574 
DCMI_IRQn
 = 78,

575 
CRYP_IRQn
 = 79,

576 
HASH_RNG_IRQn
 = 80,

577 
FPU_IRQn
 = 81,

578 
UART7_IRQn
 = 82,

579 
UART8_IRQn
 = 83,

580 
SPI4_IRQn
 = 84,

581 
SPI5_IRQn
 = 85,

582 
SPI6_IRQn
 = 86,

583 
SAI1_IRQn
 = 87,

584 
LTDC_IRQn
 = 88,

585 
LTDC_ER_IRQn
 = 89,

586 
DMA2D_IRQn
 = 90,

587 
QUADSPI_IRQn
 = 91,

588 
DSI_IRQn
 = 92

591 #i‡
	`deföed
(
STM32F446xx
)

592 
CAN1_TX_IRQn
 = 19,

593 
CAN1_RX0_IRQn
 = 20,

594 
CAN1_RX1_IRQn
 = 21,

595 
CAN1_SCE_IRQn
 = 22,

596 
EXTI9_5_IRQn
 = 23,

597 
TIM1_BRK_TIM9_IRQn
 = 24,

598 
TIM1_UP_TIM10_IRQn
 = 25,

599 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

600 
TIM1_CC_IRQn
 = 27,

601 
TIM2_IRQn
 = 28,

602 
TIM3_IRQn
 = 29,

603 
TIM4_IRQn
 = 30,

604 
I2C1_EV_IRQn
 = 31,

605 
I2C1_ER_IRQn
 = 32,

606 
I2C2_EV_IRQn
 = 33,

607 
I2C2_ER_IRQn
 = 34,

608 
SPI1_IRQn
 = 35,

609 
SPI2_IRQn
 = 36,

610 
USART1_IRQn
 = 37,

611 
USART2_IRQn
 = 38,

612 
USART3_IRQn
 = 39,

613 
EXTI15_10_IRQn
 = 40,

614 
RTC_Aœrm_IRQn
 = 41,

615 
OTG_FS_WKUP_IRQn
 = 42,

616 
TIM8_BRK_IRQn
 = 43,

617 
TIM8_BRK_TIM12_IRQn
 = 43,

618 
TIM8_UP_TIM13_IRQn
 = 44,

619 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

620 
DMA1_Såóm7_IRQn
 = 47,

621 
FMC_IRQn
 = 48,

622 
SDIO_IRQn
 = 49,

623 
TIM5_IRQn
 = 50,

624 
SPI3_IRQn
 = 51,

625 
UART4_IRQn
 = 52,

626 
UART5_IRQn
 = 53,

627 
TIM6_DAC_IRQn
 = 54,

628 
TIM7_IRQn
 = 55,

629 
DMA2_Såóm0_IRQn
 = 56,

630 
DMA2_Såóm1_IRQn
 = 57,

631 
DMA2_Såóm2_IRQn
 = 58,

632 
DMA2_Såóm3_IRQn
 = 59,

633 
DMA2_Såóm4_IRQn
 = 60,

634 
CAN2_TX_IRQn
 = 63,

635 
CAN2_RX0_IRQn
 = 64,

636 
CAN2_RX1_IRQn
 = 65,

637 
CAN2_SCE_IRQn
 = 66,

638 
OTG_FS_IRQn
 = 67,

639 
DMA2_Såóm5_IRQn
 = 68,

640 
DMA2_Såóm6_IRQn
 = 69,

641 
DMA2_Såóm7_IRQn
 = 70,

642 
USART6_IRQn
 = 71,

643 
I2C3_EV_IRQn
 = 72,

644 
I2C3_ER_IRQn
 = 73,

645 
OTG_HS_EP1_OUT_IRQn
 = 74,

646 
OTG_HS_EP1_IN_IRQn
 = 75,

647 
OTG_HS_WKUP_IRQn
 = 76,

648 
OTG_HS_IRQn
 = 77,

649 
DCMI_IRQn
 = 78,

650 
FPU_IRQn
 = 81,

651 
SPI4_IRQn
 = 84,

652 
SAI1_IRQn
 = 87,

653 
SAI2_IRQn
 = 91,

654 
QUADSPI_IRQn
 = 92,

655 
CEC_IRQn
 = 93,

656 
SPDIF_RX_IRQn
 = 94,

657 
FMPI2C1_EV_IRQn
 = 95,

658 
FMPI2C1_ER_IRQn
 = 96

660 } 
	tIRQn_Ty≥
;

666 
	~"c‹e_cm4.h
"

667 
	~"sy°em_°m32f4xx.h
"

668 
	~<°döt.h
>

674 
öt32_t
 
	ts32
;

675 
öt16_t
 
	ts16
;

676 
öt8_t
 
	ts8
;

678 c⁄° 
	töt32_t
 
	tsc32
;

679 c⁄° 
	töt16_t
 
	tsc16
;

680 c⁄° 
	töt8_t
 
	tsc8
;

682 
__IO
 
	töt32_t
 
	tvs32
;

683 
__IO
 
	töt16_t
 
	tvs16
;

684 
__IO
 
	töt8_t
 
	tvs8
;

686 
__I
 
	töt32_t
 
	tvsc32
;

687 
__I
 
	töt16_t
 
	tvsc16
;

688 
__I
 
	töt8_t
 
	tvsc8
;

690 
uöt32_t
 
	tu32
;

691 
uöt16_t
 
	tu16
;

692 
uöt8_t
 
	tu8
;

694 c⁄° 
	tuöt32_t
 
	tuc32
;

695 c⁄° 
	tuöt16_t
 
	tuc16
;

696 c⁄° 
	tuöt8_t
 
	tuc8
;

698 
__IO
 
	tuöt32_t
 
	tvu32
;

699 
__IO
 
	tuöt16_t
 
	tvu16
;

700 
__IO
 
	tuöt8_t
 
	tvu8
;

702 
__I
 
	tuöt32_t
 
	tvuc32
;

703 
__I
 
	tuöt16_t
 
	tvuc16
;

704 
__I
 
	tuöt8_t
 
	tvuc8
;

706 íum {
RESET
 = 0, 
SET
 = !RESET} 
	tFœgSètus
, 
	tITSètus
;

708 íum {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFun˘i⁄ÆSèã
;

709 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

711 íum {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEº‹Sètus
;

727 
__IO
 
uöt32_t
 
SR
;

728 
__IO
 
uöt32_t
 
CR1
;

729 
__IO
 
uöt32_t
 
CR2
;

730 
__IO
 
uöt32_t
 
SMPR1
;

731 
__IO
 
uöt32_t
 
SMPR2
;

732 
__IO
 
uöt32_t
 
JOFR1
;

733 
__IO
 
uöt32_t
 
JOFR2
;

734 
__IO
 
uöt32_t
 
JOFR3
;

735 
__IO
 
uöt32_t
 
JOFR4
;

736 
__IO
 
uöt32_t
 
HTR
;

737 
__IO
 
uöt32_t
 
LTR
;

738 
__IO
 
uöt32_t
 
SQR1
;

739 
__IO
 
uöt32_t
 
SQR2
;

740 
__IO
 
uöt32_t
 
SQR3
;

741 
__IO
 
uöt32_t
 
JSQR
;

742 
__IO
 
uöt32_t
 
JDR1
;

743 
__IO
 
uöt32_t
 
JDR2
;

744 
__IO
 
uöt32_t
 
JDR3
;

745 
__IO
 
uöt32_t
 
JDR4
;

746 
__IO
 
uöt32_t
 
DR
;

747 } 
	tADC_Ty≥Def
;

751 
__IO
 
uöt32_t
 
CSR
;

752 
__IO
 
uöt32_t
 
CCR
;

753 
__IO
 
uöt32_t
 
CDR
;

755 } 
	tADC_Comm⁄_Ty≥Def
;

764 
__IO
 
uöt32_t
 
TIR
;

765 
__IO
 
uöt32_t
 
TDTR
;

766 
__IO
 
uöt32_t
 
TDLR
;

767 
__IO
 
uöt32_t
 
TDHR
;

768 } 
	tCAN_TxMaûBox_Ty≥Def
;

776 
__IO
 
uöt32_t
 
RIR
;

777 
__IO
 
uöt32_t
 
RDTR
;

778 
__IO
 
uöt32_t
 
RDLR
;

779 
__IO
 
uöt32_t
 
RDHR
;

780 } 
	tCAN_FIFOMaûBox_Ty≥Def
;

788 
__IO
 
uöt32_t
 
FR1
;

789 
__IO
 
uöt32_t
 
FR2
;

790 } 
	tCAN_FûãrRegi°î_Ty≥Def
;

798 
__IO
 
uöt32_t
 
MCR
;

799 
__IO
 
uöt32_t
 
MSR
;

800 
__IO
 
uöt32_t
 
TSR
;

801 
__IO
 
uöt32_t
 
RF0R
;

802 
__IO
 
uöt32_t
 
RF1R
;

803 
__IO
 
uöt32_t
 
IER
;

804 
__IO
 
uöt32_t
 
ESR
;

805 
__IO
 
uöt32_t
 
BTR
;

806 
uöt32_t
 
RESERVED0
[88];

807 
CAN_TxMaûBox_Ty≥Def
 
sTxMaûBox
[3];

808 
CAN_FIFOMaûBox_Ty≥Def
 
sFIFOMaûBox
[2];

809 
uöt32_t
 
RESERVED1
[12];

810 
__IO
 
uöt32_t
 
FMR
;

811 
__IO
 
uöt32_t
 
FM1R
;

812 
uöt32_t
 
RESERVED2
;

813 
__IO
 
uöt32_t
 
FS1R
;

814 
uöt32_t
 
RESERVED3
;

815 
__IO
 
uöt32_t
 
FFA1R
;

816 
uöt32_t
 
RESERVED4
;

817 
__IO
 
uöt32_t
 
FA1R
;

818 
uöt32_t
 
RESERVED5
[8];

819 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[28];

820 } 
	tCAN_Ty≥Def
;

822 #i‡
	`deföed
(
STM32F446xx
)

828 
__IO
 
uöt32_t
 
CR
;

829 
__IO
 
uöt32_t
 
CFGR
;

830 
__IO
 
uöt32_t
 
TXDR
;

831 
__IO
 
uöt32_t
 
RXDR
;

832 
__IO
 
uöt32_t
 
ISR
;

833 
__IO
 
uöt32_t
 
IER
;

834 }
	tCEC_Ty≥Def
;

843 
__IO
 
uöt32_t
 
DR
;

844 
__IO
 
uöt8_t
 
IDR
;

845 
uöt8_t
 
RESERVED0
;

846 
uöt16_t
 
RESERVED1
;

847 
__IO
 
uöt32_t
 
CR
;

848 } 
	tCRC_Ty≥Def
;

856 
__IO
 
uöt32_t
 
CR
;

857 
__IO
 
uöt32_t
 
SWTRIGR
;

858 
__IO
 
uöt32_t
 
DHR12R1
;

859 
__IO
 
uöt32_t
 
DHR12L1
;

860 
__IO
 
uöt32_t
 
DHR8R1
;

861 
__IO
 
uöt32_t
 
DHR12R2
;

862 
__IO
 
uöt32_t
 
DHR12L2
;

863 
__IO
 
uöt32_t
 
DHR8R2
;

864 
__IO
 
uöt32_t
 
DHR12RD
;

865 
__IO
 
uöt32_t
 
DHR12LD
;

866 
__IO
 
uöt32_t
 
DHR8RD
;

867 
__IO
 
uöt32_t
 
DOR1
;

868 
__IO
 
uöt32_t
 
DOR2
;

869 
__IO
 
uöt32_t
 
SR
;

870 } 
	tDAC_Ty≥Def
;

878 
__IO
 
uöt32_t
 
IDCODE
;

879 
__IO
 
uöt32_t
 
CR
;

880 
__IO
 
uöt32_t
 
APB1FZ
;

881 
__IO
 
uöt32_t
 
APB2FZ
;

882 }
	tDBGMCU_Ty≥Def
;

890 
__IO
 
uöt32_t
 
CR
;

891 
__IO
 
uöt32_t
 
SR
;

892 
__IO
 
uöt32_t
 
RISR
;

893 
__IO
 
uöt32_t
 
IER
;

894 
__IO
 
uöt32_t
 
MISR
;

895 
__IO
 
uöt32_t
 
ICR
;

896 
__IO
 
uöt32_t
 
ESCR
;

897 
__IO
 
uöt32_t
 
ESUR
;

898 
__IO
 
uöt32_t
 
CWSTRTR
;

899 
__IO
 
uöt32_t
 
CWSIZER
;

900 
__IO
 
uöt32_t
 
DR
;

901 } 
	tDCMI_Ty≥Def
;

909 
__IO
 
uöt32_t
 
CR
;

910 
__IO
 
uöt32_t
 
NDTR
;

911 
__IO
 
uöt32_t
 
PAR
;

912 
__IO
 
uöt32_t
 
M0AR
;

913 
__IO
 
uöt32_t
 
M1AR
;

914 
__IO
 
uöt32_t
 
FCR
;

915 } 
	tDMA_Såóm_Ty≥Def
;

919 
__IO
 
uöt32_t
 
LISR
;

920 
__IO
 
uöt32_t
 
HISR
;

921 
__IO
 
uöt32_t
 
LIFCR
;

922 
__IO
 
uöt32_t
 
HIFCR
;

923 } 
	tDMA_Ty≥Def
;

931 
__IO
 
uöt32_t
 
CR
;

932 
__IO
 
uöt32_t
 
ISR
;

933 
__IO
 
uöt32_t
 
IFCR
;

934 
__IO
 
uöt32_t
 
FGMAR
;

935 
__IO
 
uöt32_t
 
FGOR
;

936 
__IO
 
uöt32_t
 
BGMAR
;

937 
__IO
 
uöt32_t
 
BGOR
;

938 
__IO
 
uöt32_t
 
FGPFCCR
;

939 
__IO
 
uöt32_t
 
FGCOLR
;

940 
__IO
 
uöt32_t
 
BGPFCCR
;

941 
__IO
 
uöt32_t
 
BGCOLR
;

942 
__IO
 
uöt32_t
 
FGCMAR
;

943 
__IO
 
uöt32_t
 
BGCMAR
;

944 
__IO
 
uöt32_t
 
OPFCCR
;

945 
__IO
 
uöt32_t
 
OCOLR
;

946 
__IO
 
uöt32_t
 
OMAR
;

947 
__IO
 
uöt32_t
 
OOR
;

948 
__IO
 
uöt32_t
 
NLR
;

949 
__IO
 
uöt32_t
 
LWR
;

950 
__IO
 
uöt32_t
 
AMTCR
;

951 
uöt32_t
 
RESERVED
[236];

952 
__IO
 
uöt32_t
 
FGCLUT
[256];

953 
__IO
 
uöt32_t
 
BGCLUT
[256];

954 } 
	tDMA2D_Ty≥Def
;

956 #i‡
	`deföed
(
STM32F469_479xx
)

963 
__IO
 
uöt32_t
 
VR
;

964 
__IO
 
uöt32_t
 
CR
;

965 
__IO
 
uöt32_t
 
CCR
;

966 
__IO
 
uöt32_t
 
LVCIDR
;

967 
__IO
 
uöt32_t
 
LCOLCR
;

968 
__IO
 
uöt32_t
 
LPCR
;

969 
__IO
 
uöt32_t
 
LPMCR
;

970 
uöt32_t
 
RESERVED0
[4];

971 
__IO
 
uöt32_t
 
PCR
;

972 
__IO
 
uöt32_t
 
GVCIDR
;

973 
__IO
 
uöt32_t
 
MCR
;

974 
__IO
 
uöt32_t
 
VMCR
;

975 
__IO
 
uöt32_t
 
VPCR
;

976 
__IO
 
uöt32_t
 
VCCR
;

977 
__IO
 
uöt32_t
 
VNPCR
;

978 
__IO
 
uöt32_t
 
VHSACR
;

979 
__IO
 
uöt32_t
 
VHBPCR
;

980 
__IO
 
uöt32_t
 
VLCR
;

981 
__IO
 
uöt32_t
 
VVSACR
;

982 
__IO
 
uöt32_t
 
VVBPCR
;

983 
__IO
 
uöt32_t
 
VVFPCR
;

984 
__IO
 
uöt32_t
 
VVACR
;

985 
__IO
 
uöt32_t
 
LCCR
;

986 
__IO
 
uöt32_t
 
CMCR
;

987 
__IO
 
uöt32_t
 
GHCR
;

988 
__IO
 
uöt32_t
 
GPDR
;

989 
__IO
 
uöt32_t
 
GPSR
;

990 
__IO
 
uöt32_t
 
TCCR
[6];

991 
__IO
 
uöt32_t
 
TDCR
;

992 
__IO
 
uöt32_t
 
CLCR
;

993 
__IO
 
uöt32_t
 
CLTCR
;

994 
__IO
 
uöt32_t
 
DLTCR
;

995 
__IO
 
uöt32_t
 
PCTLR
;

996 
__IO
 
uöt32_t
 
PCONFR
;

997 
__IO
 
uöt32_t
 
PUCR
;

998 
__IO
 
uöt32_t
 
PTTCR
;

999 
__IO
 
uöt32_t
 
PSR
;

1000 
uöt32_t
 
RESERVED1
[2];

1001 
__IO
 
uöt32_t
 
ISR
[2];

1002 
__IO
 
uöt32_t
 
IER
[2];

1003 
uöt32_t
 
RESERVED2
[3];

1004 
__IO
 
uöt32_t
 
FIR
[2];

1005 
uöt32_t
 
RESERVED3
[8];

1006 
__IO
 
uöt32_t
 
VSCR
;

1007 
uöt32_t
 
RESERVED4
[2];

1008 
__IO
 
uöt32_t
 
LCVCIDR
;

1009 
__IO
 
uöt32_t
 
LCCCR
;

1010 
uöt32_t
 
RESERVED5
;

1011 
__IO
 
uöt32_t
 
LPMCCR
;

1012 
uöt32_t
 
RESERVED6
[7];

1013 
__IO
 
uöt32_t
 
VMCCR
;

1014 
__IO
 
uöt32_t
 
VPCCR
;

1015 
__IO
 
uöt32_t
 
VCCCR
;

1016 
__IO
 
uöt32_t
 
VNPCCR
;

1017 
__IO
 
uöt32_t
 
VHSACCR
;

1018 
__IO
 
uöt32_t
 
VHBPCCR
;

1019 
__IO
 
uöt32_t
 
VLCCR
;

1020 
__IO
 
uöt32_t
 
VVSACCR
;

1021 
__IO
 
uöt32_t
 
VVBPCCR
;

1022 
__IO
 
uöt32_t
 
VVFPCCR
;

1023 
__IO
 
uöt32_t
 
VVACCR
;

1024 
uöt32_t
 
RESERVED7
[11];

1025 
__IO
 
uöt32_t
 
TDCCR
;

1026 
uöt32_t
 
RESERVED8
[155];

1027 
__IO
 
uöt32_t
 
WCFGR
;

1028 
__IO
 
uöt32_t
 
WCR
;

1029 
__IO
 
uöt32_t
 
WIER
;

1030 
__IO
 
uöt32_t
 
WISR
;

1031 
__IO
 
uöt32_t
 
WIFCR
;

1032 
uöt32_t
 
RESERVED9
;

1033 
__IO
 
uöt32_t
 
WPCR
[5];

1034 
uöt32_t
 
RESERVED10
;

1035 
__IO
 
uöt32_t
 
WRPCR
;

1036 } 
	tDSI_Ty≥Def
;

1045 
__IO
 
uöt32_t
 
MACCR
;

1046 
__IO
 
uöt32_t
 
MACFFR
;

1047 
__IO
 
uöt32_t
 
MACHTHR
;

1048 
__IO
 
uöt32_t
 
MACHTLR
;

1049 
__IO
 
uöt32_t
 
MACMIIAR
;

1050 
__IO
 
uöt32_t
 
MACMIIDR
;

1051 
__IO
 
uöt32_t
 
MACFCR
;

1052 
__IO
 
uöt32_t
 
MACVLANTR
;

1053 
uöt32_t
 
RESERVED0
[2];

1054 
__IO
 
uöt32_t
 
MACRWUFFR
;

1055 
__IO
 
uöt32_t
 
MACPMTCSR
;

1056 
uöt32_t
 
RESERVED1
[2];

1057 
__IO
 
uöt32_t
 
MACSR
;

1058 
__IO
 
uöt32_t
 
MACIMR
;

1059 
__IO
 
uöt32_t
 
MACA0HR
;

1060 
__IO
 
uöt32_t
 
MACA0LR
;

1061 
__IO
 
uöt32_t
 
MACA1HR
;

1062 
__IO
 
uöt32_t
 
MACA1LR
;

1063 
__IO
 
uöt32_t
 
MACA2HR
;

1064 
__IO
 
uöt32_t
 
MACA2LR
;

1065 
__IO
 
uöt32_t
 
MACA3HR
;

1066 
__IO
 
uöt32_t
 
MACA3LR
;

1067 
uöt32_t
 
RESERVED2
[40];

1068 
__IO
 
uöt32_t
 
MMCCR
;

1069 
__IO
 
uöt32_t
 
MMCRIR
;

1070 
__IO
 
uöt32_t
 
MMCTIR
;

1071 
__IO
 
uöt32_t
 
MMCRIMR
;

1072 
__IO
 
uöt32_t
 
MMCTIMR
;

1073 
uöt32_t
 
RESERVED3
[14];

1074 
__IO
 
uöt32_t
 
MMCTGFSCCR
;

1075 
__IO
 
uöt32_t
 
MMCTGFMSCCR
;

1076 
uöt32_t
 
RESERVED4
[5];

1077 
__IO
 
uöt32_t
 
MMCTGFCR
;

1078 
uöt32_t
 
RESERVED5
[10];

1079 
__IO
 
uöt32_t
 
MMCRFCECR
;

1080 
__IO
 
uöt32_t
 
MMCRFAECR
;

1081 
uöt32_t
 
RESERVED6
[10];

1082 
__IO
 
uöt32_t
 
MMCRGUFCR
;

1083 
uöt32_t
 
RESERVED7
[334];

1084 
__IO
 
uöt32_t
 
PTPTSCR
;

1085 
__IO
 
uöt32_t
 
PTPSSIR
;

1086 
__IO
 
uöt32_t
 
PTPTSHR
;

1087 
__IO
 
uöt32_t
 
PTPTSLR
;

1088 
__IO
 
uöt32_t
 
PTPTSHUR
;

1089 
__IO
 
uöt32_t
 
PTPTSLUR
;

1090 
__IO
 
uöt32_t
 
PTPTSAR
;

1091 
__IO
 
uöt32_t
 
PTPTTHR
;

1092 
__IO
 
uöt32_t
 
PTPTTLR
;

1093 
__IO
 
uöt32_t
 
RESERVED8
;

1094 
__IO
 
uöt32_t
 
PTPTSSR
;

1095 
uöt32_t
 
RESERVED9
[565];

1096 
__IO
 
uöt32_t
 
DMABMR
;

1097 
__IO
 
uöt32_t
 
DMATPDR
;

1098 
__IO
 
uöt32_t
 
DMARPDR
;

1099 
__IO
 
uöt32_t
 
DMARDLAR
;

1100 
__IO
 
uöt32_t
 
DMATDLAR
;

1101 
__IO
 
uöt32_t
 
DMASR
;

1102 
__IO
 
uöt32_t
 
DMAOMR
;

1103 
__IO
 
uöt32_t
 
DMAIER
;

1104 
__IO
 
uöt32_t
 
DMAMFBOCR
;

1105 
__IO
 
uöt32_t
 
DMARSWTR
;

1106 
uöt32_t
 
RESERVED10
[8];

1107 
__IO
 
uöt32_t
 
DMACHTDR
;

1108 
__IO
 
uöt32_t
 
DMACHRDR
;

1109 
__IO
 
uöt32_t
 
DMACHTBAR
;

1110 
__IO
 
uöt32_t
 
DMACHRBAR
;

1111 } 
	tETH_Ty≥Def
;

1119 
__IO
 
uöt32_t
 
IMR
;

1120 
__IO
 
uöt32_t
 
EMR
;

1121 
__IO
 
uöt32_t
 
RTSR
;

1122 
__IO
 
uöt32_t
 
FTSR
;

1123 
__IO
 
uöt32_t
 
SWIER
;

1124 
__IO
 
uöt32_t
 
PR
;

1125 } 
	tEXTI_Ty≥Def
;

1133 
__IO
 
uöt32_t
 
ACR
;

1134 
__IO
 
uöt32_t
 
KEYR
;

1135 
__IO
 
uöt32_t
 
OPTKEYR
;

1136 
__IO
 
uöt32_t
 
SR
;

1137 
__IO
 
uöt32_t
 
CR
;

1138 
__IO
 
uöt32_t
 
OPTCR
;

1139 
__IO
 
uöt32_t
 
OPTCR1
;

1140 } 
	tFLASH_Ty≥Def
;

1142 #i‡
	`deföed
(
STM32F40_41xxx
)

1149 
__IO
 
uöt32_t
 
BTCR
[8];

1150 } 
	tFSMC_B™k1_Ty≥Def
;

1158 
__IO
 
uöt32_t
 
BWTR
[7];

1159 } 
	tFSMC_B™k1E_Ty≥Def
;

1167 
__IO
 
uöt32_t
 
PCR2
;

1168 
__IO
 
uöt32_t
 
SR2
;

1169 
__IO
 
uöt32_t
 
PMEM2
;

1170 
__IO
 
uöt32_t
 
PATT2
;

1171 
uöt32_t
 
RESERVED0
;

1172 
__IO
 
uöt32_t
 
ECCR2
;

1173 } 
	tFSMC_B™k2_Ty≥Def
;

1181 
__IO
 
uöt32_t
 
PCR3
;

1182 
__IO
 
uöt32_t
 
SR3
;

1183 
__IO
 
uöt32_t
 
PMEM3
;

1184 
__IO
 
uöt32_t
 
PATT3
;

1185 
uöt32_t
 
RESERVED0
;

1186 
__IO
 
uöt32_t
 
ECCR3
;

1187 } 
	tFSMC_B™k3_Ty≥Def
;

1195 
__IO
 
uöt32_t
 
PCR4
;

1196 
__IO
 
uöt32_t
 
SR4
;

1197 
__IO
 
uöt32_t
 
PMEM4
;

1198 
__IO
 
uöt32_t
 
PATT4
;

1199 
__IO
 
uöt32_t
 
PIO4
;

1200 } 
	tFSMC_B™k4_Ty≥Def
;

1203 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1210 
__IO
 
uöt32_t
 
BTCR
[8];

1211 } 
	tFMC_B™k1_Ty≥Def
;

1219 
__IO
 
uöt32_t
 
BWTR
[7];

1220 } 
	tFMC_B™k1E_Ty≥Def
;

1228 
__IO
 
uöt32_t
 
PCR2
;

1229 
__IO
 
uöt32_t
 
SR2
;

1230 
__IO
 
uöt32_t
 
PMEM2
;

1231 
__IO
 
uöt32_t
 
PATT2
;

1232 
uöt32_t
 
RESERVED0
;

1233 
__IO
 
uöt32_t
 
ECCR2
;

1234 } 
	tFMC_B™k2_Ty≥Def
;

1242 
__IO
 
uöt32_t
 
PCR3
;

1243 
__IO
 
uöt32_t
 
SR3
;

1244 
__IO
 
uöt32_t
 
PMEM3
;

1245 
__IO
 
uöt32_t
 
PATT3
;

1246 
uöt32_t
 
RESERVED0
;

1247 
__IO
 
uöt32_t
 
ECCR3
;

1248 } 
	tFMC_B™k3_Ty≥Def
;

1256 
__IO
 
uöt32_t
 
PCR4
;

1257 
__IO
 
uöt32_t
 
SR4
;

1258 
__IO
 
uöt32_t
 
PMEM4
;

1259 
__IO
 
uöt32_t
 
PATT4
;

1260 
__IO
 
uöt32_t
 
PIO4
;

1261 } 
	tFMC_B™k4_Ty≥Def
;

1269 
__IO
 
uöt32_t
 
SDCR
[2];

1270 
__IO
 
uöt32_t
 
SDTR
[2];

1271 
__IO
 
uöt32_t
 
SDCMR
;

1272 
__IO
 
uöt32_t
 
SDRTR
;

1273 
__IO
 
uöt32_t
 
SDSR
;

1274 } 
	tFMC_B™k5_6_Ty≥Def
;

1283 
__IO
 
uöt32_t
 
MODER
;

1284 
__IO
 
uöt32_t
 
OTYPER
;

1285 
__IO
 
uöt32_t
 
OSPEEDR
;

1286 
__IO
 
uöt32_t
 
PUPDR
;

1287 
__IO
 
uöt32_t
 
IDR
;

1288 
__IO
 
uöt32_t
 
ODR
;

1289 
__IO
 
uöt16_t
 
BSRRL
;

1290 
__IO
 
uöt16_t
 
BSRRH
;

1291 
__IO
 
uöt32_t
 
LCKR
;

1292 
__IO
 
uöt32_t
 
AFR
[2];

1293 } 
	tGPIO_Ty≥Def
;

1301 
__IO
 
uöt32_t
 
MEMRMP
;

1302 
__IO
 
uöt32_t
 
PMC
;

1303 
__IO
 
uöt32_t
 
EXTICR
[4];

1304 #i‡
	`deföed
 (
STM32F410xx
)

1305 
uöt32_t
 
RESERVED
;

1306 
uöt32_t
 
CFGR2
;

1307 
__IO
 
uöt32_t
 
CMPCR
;

1308 
uöt32_t
 
RESERVED1
[2];

1309 
__IO
 
uöt32_t
 
CFGR
;

1311 
uöt32_t
 
RESERVED
[2];

1312 
__IO
 
uöt32_t
 
CMPCR
;

1314 } 
	tSYSCFG_Ty≥Def
;

1322 
__IO
 
uöt16_t
 
CR1
;

1323 
uöt16_t
 
RESERVED0
;

1324 
__IO
 
uöt16_t
 
CR2
;

1325 
uöt16_t
 
RESERVED1
;

1326 
__IO
 
uöt16_t
 
OAR1
;

1327 
uöt16_t
 
RESERVED2
;

1328 
__IO
 
uöt16_t
 
OAR2
;

1329 
uöt16_t
 
RESERVED3
;

1330 
__IO
 
uöt16_t
 
DR
;

1331 
uöt16_t
 
RESERVED4
;

1332 
__IO
 
uöt16_t
 
SR1
;

1333 
uöt16_t
 
RESERVED5
;

1334 
__IO
 
uöt16_t
 
SR2
;

1335 
uöt16_t
 
RESERVED6
;

1336 
__IO
 
uöt16_t
 
CCR
;

1337 
uöt16_t
 
RESERVED7
;

1338 
__IO
 
uöt16_t
 
TRISE
;

1339 
uöt16_t
 
RESERVED8
;

1340 
__IO
 
uöt16_t
 
FLTR
;

1341 
uöt16_t
 
RESERVED9
;

1342 } 
	tI2C_Ty≥Def
;

1344 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

1351 
__IO
 
uöt32_t
 
CR1
;

1352 
__IO
 
uöt32_t
 
CR2
;

1353 
__IO
 
uöt32_t
 
OAR1
;

1354 
__IO
 
uöt32_t
 
OAR2
;

1355 
__IO
 
uöt32_t
 
TIMINGR
;

1356 
__IO
 
uöt32_t
 
TIMEOUTR
;

1357 
__IO
 
uöt32_t
 
ISR
;

1358 
__IO
 
uöt32_t
 
ICR
;

1359 
__IO
 
uöt32_t
 
PECR
;

1360 
__IO
 
uöt32_t
 
RXDR
;

1361 
__IO
 
uöt32_t
 
TXDR
;

1362 }
	tFMPI2C_Ty≥Def
;

1371 
__IO
 
uöt32_t
 
KR
;

1372 
__IO
 
uöt32_t
 
PR
;

1373 
__IO
 
uöt32_t
 
RLR
;

1374 
__IO
 
uöt32_t
 
SR
;

1375 } 
	tIWDG_Ty≥Def
;

1383 
uöt32_t
 
RESERVED0
[2];

1384 
__IO
 
uöt32_t
 
SSCR
;

1385 
__IO
 
uöt32_t
 
BPCR
;

1386 
__IO
 
uöt32_t
 
AWCR
;

1387 
__IO
 
uöt32_t
 
TWCR
;

1388 
__IO
 
uöt32_t
 
GCR
;

1389 
uöt32_t
 
RESERVED1
[2];

1390 
__IO
 
uöt32_t
 
SRCR
;

1391 
uöt32_t
 
RESERVED2
[1];

1392 
__IO
 
uöt32_t
 
BCCR
;

1393 
uöt32_t
 
RESERVED3
[1];

1394 
__IO
 
uöt32_t
 
IER
;

1395 
__IO
 
uöt32_t
 
ISR
;

1396 
__IO
 
uöt32_t
 
ICR
;

1397 
__IO
 
uöt32_t
 
LIPCR
;

1398 
__IO
 
uöt32_t
 
CPSR
;

1399 
__IO
 
uöt32_t
 
CDSR
;

1400 } 
	tLTDC_Ty≥Def
;

1408 
__IO
 
uöt32_t
 
CR
;

1409 
__IO
 
uöt32_t
 
WHPCR
;

1410 
__IO
 
uöt32_t
 
WVPCR
;

1411 
__IO
 
uöt32_t
 
CKCR
;

1412 
__IO
 
uöt32_t
 
PFCR
;

1413 
__IO
 
uöt32_t
 
CACR
;

1414 
__IO
 
uöt32_t
 
DCCR
;

1415 
__IO
 
uöt32_t
 
BFCR
;

1416 
uöt32_t
 
RESERVED0
[2];

1417 
__IO
 
uöt32_t
 
CFBAR
;

1418 
__IO
 
uöt32_t
 
CFBLR
;

1419 
__IO
 
uöt32_t
 
CFBLNR
;

1420 
uöt32_t
 
RESERVED1
[3];

1421 
__IO
 
uöt32_t
 
CLUTWR
;

1423 } 
	tLTDC_Layî_Ty≥Def
;

1431 
__IO
 
uöt32_t
 
CR
;

1432 
__IO
 
uöt32_t
 
CSR
;

1433 } 
	tPWR_Ty≥Def
;

1441 
__IO
 
uöt32_t
 
CR
;

1442 
__IO
 
uöt32_t
 
PLLCFGR
;

1443 
__IO
 
uöt32_t
 
CFGR
;

1444 
__IO
 
uöt32_t
 
CIR
;

1445 
__IO
 
uöt32_t
 
AHB1RSTR
;

1446 
__IO
 
uöt32_t
 
AHB2RSTR
;

1447 
__IO
 
uöt32_t
 
AHB3RSTR
;

1448 
uöt32_t
 
RESERVED0
;

1449 
__IO
 
uöt32_t
 
APB1RSTR
;

1450 
__IO
 
uöt32_t
 
APB2RSTR
;

1451 
uöt32_t
 
RESERVED1
[2];

1452 
__IO
 
uöt32_t
 
AHB1ENR
;

1453 
__IO
 
uöt32_t
 
AHB2ENR
;

1454 
__IO
 
uöt32_t
 
AHB3ENR
;

1455 
uöt32_t
 
RESERVED2
;

1456 
__IO
 
uöt32_t
 
APB1ENR
;

1457 
__IO
 
uöt32_t
 
APB2ENR
;

1458 
uöt32_t
 
RESERVED3
[2];

1459 
__IO
 
uöt32_t
 
AHB1LPENR
;

1460 
__IO
 
uöt32_t
 
AHB2LPENR
;

1461 
__IO
 
uöt32_t
 
AHB3LPENR
;

1462 
uöt32_t
 
RESERVED4
;

1463 
__IO
 
uöt32_t
 
APB1LPENR
;

1464 
__IO
 
uöt32_t
 
APB2LPENR
;

1465 
uöt32_t
 
RESERVED5
[2];

1466 
__IO
 
uöt32_t
 
BDCR
;

1467 
__IO
 
uöt32_t
 
CSR
;

1468 
uöt32_t
 
RESERVED6
[2];

1469 
__IO
 
uöt32_t
 
SSCGR
;

1470 
__IO
 
uöt32_t
 
PLLI2SCFGR
;

1471 
__IO
 
uöt32_t
 
PLLSAICFGR
;

1472 
__IO
 
uöt32_t
 
DCKCFGR
;

1473 
__IO
 
uöt32_t
 
CKGATENR
;

1474 
__IO
 
uöt32_t
 
DCKCFGR2
;

1476 } 
	tRCC_Ty≥Def
;

1484 
__IO
 
uöt32_t
 
TR
;

1485 
__IO
 
uöt32_t
 
DR
;

1486 
__IO
 
uöt32_t
 
CR
;

1487 
__IO
 
uöt32_t
 
ISR
;

1488 
__IO
 
uöt32_t
 
PRER
;

1489 
__IO
 
uöt32_t
 
WUTR
;

1490 
__IO
 
uöt32_t
 
CALIBR
;

1491 
__IO
 
uöt32_t
 
ALRMAR
;

1492 
__IO
 
uöt32_t
 
ALRMBR
;

1493 
__IO
 
uöt32_t
 
WPR
;

1494 
__IO
 
uöt32_t
 
SSR
;

1495 
__IO
 
uöt32_t
 
SHIFTR
;

1496 
__IO
 
uöt32_t
 
TSTR
;

1497 
__IO
 
uöt32_t
 
TSDR
;

1498 
__IO
 
uöt32_t
 
TSSSR
;

1499 
__IO
 
uöt32_t
 
CALR
;

1500 
__IO
 
uöt32_t
 
TAFCR
;

1501 
__IO
 
uöt32_t
 
ALRMASSR
;

1502 
__IO
 
uöt32_t
 
ALRMBSSR
;

1503 
uöt32_t
 
RESERVED7
;

1504 
__IO
 
uöt32_t
 
BKP0R
;

1505 
__IO
 
uöt32_t
 
BKP1R
;

1506 
__IO
 
uöt32_t
 
BKP2R
;

1507 
__IO
 
uöt32_t
 
BKP3R
;

1508 
__IO
 
uöt32_t
 
BKP4R
;

1509 
__IO
 
uöt32_t
 
BKP5R
;

1510 
__IO
 
uöt32_t
 
BKP6R
;

1511 
__IO
 
uöt32_t
 
BKP7R
;

1512 
__IO
 
uöt32_t
 
BKP8R
;

1513 
__IO
 
uöt32_t
 
BKP9R
;

1514 
__IO
 
uöt32_t
 
BKP10R
;

1515 
__IO
 
uöt32_t
 
BKP11R
;

1516 
__IO
 
uöt32_t
 
BKP12R
;

1517 
__IO
 
uöt32_t
 
BKP13R
;

1518 
__IO
 
uöt32_t
 
BKP14R
;

1519 
__IO
 
uöt32_t
 
BKP15R
;

1520 
__IO
 
uöt32_t
 
BKP16R
;

1521 
__IO
 
uöt32_t
 
BKP17R
;

1522 
__IO
 
uöt32_t
 
BKP18R
;

1523 
__IO
 
uöt32_t
 
BKP19R
;

1524 } 
	tRTC_Ty≥Def
;

1533 
__IO
 
uöt32_t
 
GCR
;

1534 } 
	tSAI_Ty≥Def
;

1538 
__IO
 
uöt32_t
 
CR1
;

1539 
__IO
 
uöt32_t
 
CR2
;

1540 
__IO
 
uöt32_t
 
FRCR
;

1541 
__IO
 
uöt32_t
 
SLOTR
;

1542 
__IO
 
uöt32_t
 
IMR
;

1543 
__IO
 
uöt32_t
 
SR
;

1544 
__IO
 
uöt32_t
 
CLRFR
;

1545 
__IO
 
uöt32_t
 
DR
;

1546 } 
	tSAI_Block_Ty≥Def
;

1554 
__IO
 
uöt32_t
 
POWER
;

1555 
__IO
 
uöt32_t
 
CLKCR
;

1556 
__IO
 
uöt32_t
 
ARG
;

1557 
__IO
 
uöt32_t
 
CMD
;

1558 
__I
 
uöt32_t
 
RESPCMD
;

1559 
__I
 
uöt32_t
 
RESP1
;

1560 
__I
 
uöt32_t
 
RESP2
;

1561 
__I
 
uöt32_t
 
RESP3
;

1562 
__I
 
uöt32_t
 
RESP4
;

1563 
__IO
 
uöt32_t
 
DTIMER
;

1564 
__IO
 
uöt32_t
 
DLEN
;

1565 
__IO
 
uöt32_t
 
DCTRL
;

1566 
__I
 
uöt32_t
 
DCOUNT
;

1567 
__I
 
uöt32_t
 
STA
;

1568 
__IO
 
uöt32_t
 
ICR
;

1569 
__IO
 
uöt32_t
 
MASK
;

1570 
uöt32_t
 
RESERVED0
[2];

1571 
__I
 
uöt32_t
 
FIFOCNT
;

1572 
uöt32_t
 
RESERVED1
[13];

1573 
__IO
 
uöt32_t
 
FIFO
;

1574 } 
	tSDIO_Ty≥Def
;

1582 
__IO
 
uöt16_t
 
CR1
;

1583 
uöt16_t
 
RESERVED0
;

1584 
__IO
 
uöt16_t
 
CR2
;

1585 
uöt16_t
 
RESERVED1
;

1586 
__IO
 
uöt16_t
 
SR
;

1587 
uöt16_t
 
RESERVED2
;

1588 
__IO
 
uöt16_t
 
DR
;

1589 
uöt16_t
 
RESERVED3
;

1590 
__IO
 
uöt16_t
 
CRCPR
;

1591 
uöt16_t
 
RESERVED4
;

1592 
__IO
 
uöt16_t
 
RXCRCR
;

1593 
uöt16_t
 
RESERVED5
;

1594 
__IO
 
uöt16_t
 
TXCRCR
;

1595 
uöt16_t
 
RESERVED6
;

1596 
__IO
 
uöt16_t
 
I2SCFGR
;

1597 
uöt16_t
 
RESERVED7
;

1598 
__IO
 
uöt16_t
 
I2SPR
;

1599 
uöt16_t
 
RESERVED8
;

1600 } 
	tSPI_Ty≥Def
;

1602 #i‡
	`deföed
(
STM32F446xx
)

1608 
__IO
 
uöt32_t
 
CR
;

1609 
__IO
 
uöt16_t
 
IMR
;

1610 
uöt16_t
 
RESERVED0
;

1611 
__IO
 
uöt32_t
 
SR
;

1612 
__IO
 
uöt16_t
 
IFCR
;

1613 
uöt16_t
 
RESERVED1
;

1614 
__IO
 
uöt32_t
 
DR
;

1615 
__IO
 
uöt32_t
 
CSR
;

1616 
__IO
 
uöt32_t
 
DIR
;

1617 
uöt16_t
 
RESERVED2
;

1618 } 
	tSPDIFRX_Ty≥Def
;

1621 #i‡
	`deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1627 
__IO
 
uöt32_t
 
CR
;

1628 
__IO
 
uöt32_t
 
DCR
;

1629 
__IO
 
uöt32_t
 
SR
;

1630 
__IO
 
uöt32_t
 
FCR
;

1631 
__IO
 
uöt32_t
 
DLR
;

1632 
__IO
 
uöt32_t
 
CCR
;

1633 
__IO
 
uöt32_t
 
AR
;

1634 
__IO
 
uöt32_t
 
ABR
;

1635 
__IO
 
uöt32_t
 
DR
;

1636 
__IO
 
uöt32_t
 
PSMKR
;

1637 
__IO
 
uöt32_t
 
PSMAR
;

1638 
__IO
 
uöt32_t
 
PIR
;

1639 
__IO
 
uöt32_t
 
LPTR
;

1640 } 
	tQUADSPI_Ty≥Def
;

1643 #i‡
	`deföed
(
STM32F446xx
)

1649 
__IO
 
uöt32_t
 
CR
;

1650 
__IO
 
uöt16_t
 
IMR
;

1651 
uöt16_t
 
RESERVED0
;

1652 
__IO
 
uöt32_t
 
SR
;

1653 
__IO
 
uöt16_t
 
IFCR
;

1654 
uöt16_t
 
RESERVED1
;

1655 
__IO
 
uöt32_t
 
DR
;

1656 
__IO
 
uöt32_t
 
CSR
;

1657 
__IO
 
uöt32_t
 
DIR
;

1658 
uöt16_t
 
RESERVED2
;

1659 } 
	tSPDIF_Ty≥Def
;

1668 
__IO
 
uöt16_t
 
CR1
;

1669 
uöt16_t
 
RESERVED0
;

1670 
__IO
 
uöt16_t
 
CR2
;

1671 
uöt16_t
 
RESERVED1
;

1672 
__IO
 
uöt16_t
 
SMCR
;

1673 
uöt16_t
 
RESERVED2
;

1674 
__IO
 
uöt16_t
 
DIER
;

1675 
uöt16_t
 
RESERVED3
;

1676 
__IO
 
uöt16_t
 
SR
;

1677 
uöt16_t
 
RESERVED4
;

1678 
__IO
 
uöt16_t
 
EGR
;

1679 
uöt16_t
 
RESERVED5
;

1680 
__IO
 
uöt16_t
 
CCMR1
;

1681 
uöt16_t
 
RESERVED6
;

1682 
__IO
 
uöt16_t
 
CCMR2
;

1683 
uöt16_t
 
RESERVED7
;

1684 
__IO
 
uöt16_t
 
CCER
;

1685 
uöt16_t
 
RESERVED8
;

1686 
__IO
 
uöt32_t
 
CNT
;

1687 
__IO
 
uöt16_t
 
PSC
;

1688 
uöt16_t
 
RESERVED9
;

1689 
__IO
 
uöt32_t
 
ARR
;

1690 
__IO
 
uöt16_t
 
RCR
;

1691 
uöt16_t
 
RESERVED10
;

1692 
__IO
 
uöt32_t
 
CCR1
;

1693 
__IO
 
uöt32_t
 
CCR2
;

1694 
__IO
 
uöt32_t
 
CCR3
;

1695 
__IO
 
uöt32_t
 
CCR4
;

1696 
__IO
 
uöt16_t
 
BDTR
;

1697 
uöt16_t
 
RESERVED11
;

1698 
__IO
 
uöt16_t
 
DCR
;

1699 
uöt16_t
 
RESERVED12
;

1700 
__IO
 
uöt16_t
 
DMAR
;

1701 
uöt16_t
 
RESERVED13
;

1702 
__IO
 
uöt16_t
 
OR
;

1703 
uöt16_t
 
RESERVED14
;

1704 } 
	tTIM_Ty≥Def
;

1712 
__IO
 
uöt16_t
 
SR
;

1713 
uöt16_t
 
RESERVED0
;

1714 
__IO
 
uöt16_t
 
DR
;

1715 
uöt16_t
 
RESERVED1
;

1716 
__IO
 
uöt16_t
 
BRR
;

1717 
uöt16_t
 
RESERVED2
;

1718 
__IO
 
uöt16_t
 
CR1
;

1719 
uöt16_t
 
RESERVED3
;

1720 
__IO
 
uöt16_t
 
CR2
;

1721 
uöt16_t
 
RESERVED4
;

1722 
__IO
 
uöt16_t
 
CR3
;

1723 
uöt16_t
 
RESERVED5
;

1724 
__IO
 
uöt16_t
 
GTPR
;

1725 
uöt16_t
 
RESERVED6
;

1726 } 
	tUSART_Ty≥Def
;

1734 
__IO
 
uöt32_t
 
CR
;

1735 
__IO
 
uöt32_t
 
CFR
;

1736 
__IO
 
uöt32_t
 
SR
;

1737 } 
	tWWDG_Ty≥Def
;

1745 
__IO
 
uöt32_t
 
CR
;

1746 
__IO
 
uöt32_t
 
SR
;

1747 
__IO
 
uöt32_t
 
DR
;

1748 
__IO
 
uöt32_t
 
DOUT
;

1749 
__IO
 
uöt32_t
 
DMACR
;

1750 
__IO
 
uöt32_t
 
IMSCR
;

1751 
__IO
 
uöt32_t
 
RISR
;

1752 
__IO
 
uöt32_t
 
MISR
;

1753 
__IO
 
uöt32_t
 
K0LR
;

1754 
__IO
 
uöt32_t
 
K0RR
;

1755 
__IO
 
uöt32_t
 
K1LR
;

1756 
__IO
 
uöt32_t
 
K1RR
;

1757 
__IO
 
uöt32_t
 
K2LR
;

1758 
__IO
 
uöt32_t
 
K2RR
;

1759 
__IO
 
uöt32_t
 
K3LR
;

1760 
__IO
 
uöt32_t
 
K3RR
;

1761 
__IO
 
uöt32_t
 
IV0LR
;

1762 
__IO
 
uöt32_t
 
IV0RR
;

1763 
__IO
 
uöt32_t
 
IV1LR
;

1764 
__IO
 
uöt32_t
 
IV1RR
;

1765 
__IO
 
uöt32_t
 
CSGCMCCM0R
;

1766 
__IO
 
uöt32_t
 
CSGCMCCM1R
;

1767 
__IO
 
uöt32_t
 
CSGCMCCM2R
;

1768 
__IO
 
uöt32_t
 
CSGCMCCM3R
;

1769 
__IO
 
uöt32_t
 
CSGCMCCM4R
;

1770 
__IO
 
uöt32_t
 
CSGCMCCM5R
;

1771 
__IO
 
uöt32_t
 
CSGCMCCM6R
;

1772 
__IO
 
uöt32_t
 
CSGCMCCM7R
;

1773 
__IO
 
uöt32_t
 
CSGCM0R
;

1774 
__IO
 
uöt32_t
 
CSGCM1R
;

1775 
__IO
 
uöt32_t
 
CSGCM2R
;

1776 
__IO
 
uöt32_t
 
CSGCM3R
;

1777 
__IO
 
uöt32_t
 
CSGCM4R
;

1778 
__IO
 
uöt32_t
 
CSGCM5R
;

1779 
__IO
 
uöt32_t
 
CSGCM6R
;

1780 
__IO
 
uöt32_t
 
CSGCM7R
;

1781 } 
	tCRYP_Ty≥Def
;

1789 
__IO
 
uöt32_t
 
CR
;

1790 
__IO
 
uöt32_t
 
DIN
;

1791 
__IO
 
uöt32_t
 
STR
;

1792 
__IO
 
uöt32_t
 
HR
[5];

1793 
__IO
 
uöt32_t
 
IMR
;

1794 
__IO
 
uöt32_t
 
SR
;

1795 
uöt32_t
 
RESERVED
[52];

1796 
__IO
 
uöt32_t
 
CSR
[54];

1797 } 
	tHASH_Ty≥Def
;

1805 
__IO
 
uöt32_t
 
HR
[8];

1806 } 
	tHASH_DIGEST_Ty≥Def
;

1814 
__IO
 
uöt32_t
 
CR
;

1815 
__IO
 
uöt32_t
 
SR
;

1816 
__IO
 
uöt32_t
 
DR
;

1817 } 
	tRNG_Ty≥Def
;

1819 #i‡
	`deföed
(
STM32F410xx
)

1825 
__IO
 
uöt32_t
 
ISR
;

1826 
__IO
 
uöt32_t
 
ICR
;

1827 
__IO
 
uöt32_t
 
IER
;

1828 
__IO
 
uöt32_t
 
CFGR
;

1829 
__IO
 
uöt32_t
 
CR
;

1830 
__IO
 
uöt32_t
 
CMP
;

1831 
__IO
 
uöt32_t
 
ARR
;

1832 
__IO
 
uöt32_t
 
CNT
;

1833 
__IO
 
uöt32_t
 
OR
;

1834 } 
	tLPTIM_Ty≥Def
;

1843 
	#FLASH_BASE
 ((
uöt32_t
)0x08000000Ë

	)

1844 
	#CCMDATARAM_BASE
 ((
uöt32_t
)0x10000000Ë

	)

1845 
	#SRAM1_BASE
 ((
uöt32_t
)0x20000000Ë

	)

1846 
	#SRAM2_BASE
 ((
uöt32_t
)0x2001C000Ë

	)

1847 
	#SRAM3_BASE
 ((
uöt32_t
)0x20020000Ë

	)

1848 
	#PERIPH_BASE
 ((
uöt32_t
)0x40000000Ë

	)

1849 
	#BKPSRAM_BASE
 ((
uöt32_t
)0x40024000Ë

	)

1851 #i‡
	`deföed
(
STM32F40_41xxx
)

1852 
	#FSMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

1855 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1856 
	#FMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

1859 #i‡
	`deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1860 
	#QSPI_R_BASE
 ((
uöt32_t
)0xA0001000Ë

	)

1863 
	#CCMDATARAM_BB_BASE
 ((
uöt32_t
)0x12000000Ë

	)

1864 
	#SRAM1_BB_BASE
 ((
uöt32_t
)0x22000000Ë

	)

1865 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x2201C000Ë

	)

1866 
	#SRAM3_BB_BASE
 ((
uöt32_t
)0x22400000Ë

	)

1867 
	#PERIPH_BB_BASE
 ((
uöt32_t
)0x42000000Ë

	)

1868 
	#BKPSRAM_BB_BASE
 ((
uöt32_t
)0x42024000Ë

	)

1871 
	#SRAM_BASE
 
SRAM1_BASE


	)

1872 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1876 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1877 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1878 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1879 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1882 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1883 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1884 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1885 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1886 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1887 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1888 #i‡
	`deföed
(
STM32F410xx
)

1889 
	#LPTIM1_BASE
 (
APB1PERIPH_BASE
 + 0x2400)

	)

1891 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1892 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1893 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1894 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1895 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1896 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1897 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1898 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1899 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1900 #i‡
	`deföed
(
STM32F446xx
)

1901 
	#SPDIFRX_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1903 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1904 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1905 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1906 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1907 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1908 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1909 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1910 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1911 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

1912 
	#FMPI2C1_BASE
 (
APB1PERIPH_BASE
 + 0x6000)

	)

1914 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1915 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1916 #i‡
	`deföed
(
STM32F446xx
)

1917 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1919 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1920 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1921 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1922 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

1925 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1926 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1927 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1928 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1929 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1930 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1931 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1932 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1933 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1934 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1935 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1936 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1937 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1938 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1939 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1940 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1941 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1942 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1943 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

1944 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

1945 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

1946 #i‡
	`deföed
(
STM32F446xx
)

1947 
	#SAI2_BASE
 (
APB2PERIPH_BASE
 + 0x5C00)

	)

1948 
	#SAI2_Block_A_BASE
 (
SAI2_BASE
 + 0x004)

	)

1949 
	#SAI2_Block_B_BASE
 (
SAI2_BASE
 + 0x024)

	)

1951 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

1952 
	#LTDC_Layî1_BASE
 (
LTDC_BASE
 + 0x84)

	)

1953 
	#LTDC_Layî2_BASE
 (
LTDC_BASE
 + 0x104)

	)

1954 #i‡
	`deföed
(
STM32F469_479xx
)

1955 
	#DSI_BASE
 (
APB2PERIPH_BASE
 + 0x6C00)

	)

1959 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1960 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1961 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1962 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1963 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1964 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1965 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1966 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1967 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1968 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

1969 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

1970 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1971 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1972 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1973 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1974 
	#DMA1_Såóm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1975 
	#DMA1_Såóm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1976 
	#DMA1_Såóm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1977 
	#DMA1_Såóm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1978 
	#DMA1_Såóm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1979 
	#DMA1_Såóm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1980 
	#DMA1_Såóm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1981 
	#DMA1_Såóm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1982 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1983 
	#DMA2_Såóm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1984 
	#DMA2_Såóm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1985 
	#DMA2_Såóm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1986 
	#DMA2_Såóm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1987 
	#DMA2_Såóm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1988 
	#DMA2_Såóm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1989 
	#DMA2_Såóm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1990 
	#DMA2_Såóm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1991 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1992 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1993 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1994 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1995 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1996 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

1999 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

2000 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

2001 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

2002 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

2003 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

2005 #i‡
	`deföed
(
STM32F40_41xxx
)

2007 
	#FSMC_B™k1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

2008 
	#FSMC_B™k1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

2009 
	#FSMC_B™k2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

2010 
	#FSMC_B™k3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

2011 
	#FSMC_B™k4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

2014 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2016 
	#FMC_B™k1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

2017 
	#FMC_B™k1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

2018 
	#FMC_B™k2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

2019 
	#FMC_B™k3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

2020 
	#FMC_B™k4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

2021 
	#FMC_B™k5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

2025 
	#DBGMCU_BASE
 ((
uöt32_t
 )0xE0042000)

	)

2034 #i‡
	`deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2035 
	#QUADSPI
 ((
QUADSPI_Ty≥Def
 *Ë
QSPI_R_BASE
)

	)

2037 
	#TIM2
 ((
TIM_Ty≥Def
 *Ë
TIM2_BASE
)

	)

2038 
	#TIM3
 ((
TIM_Ty≥Def
 *Ë
TIM3_BASE
)

	)

2039 
	#TIM4
 ((
TIM_Ty≥Def
 *Ë
TIM4_BASE
)

	)

2040 
	#TIM5
 ((
TIM_Ty≥Def
 *Ë
TIM5_BASE
)

	)

2041 
	#TIM6
 ((
TIM_Ty≥Def
 *Ë
TIM6_BASE
)

	)

2042 
	#TIM7
 ((
TIM_Ty≥Def
 *Ë
TIM7_BASE
)

	)

2043 
	#TIM12
 ((
TIM_Ty≥Def
 *Ë
TIM12_BASE
)

	)

2044 
	#TIM13
 ((
TIM_Ty≥Def
 *Ë
TIM13_BASE
)

	)

2045 
	#TIM14
 ((
TIM_Ty≥Def
 *Ë
TIM14_BASE
)

	)

2046 
	#RTC
 ((
RTC_Ty≥Def
 *Ë
RTC_BASE
)

	)

2047 
	#WWDG
 ((
WWDG_Ty≥Def
 *Ë
WWDG_BASE
)

	)

2048 
	#IWDG
 ((
IWDG_Ty≥Def
 *Ë
IWDG_BASE
)

	)

2049 
	#I2S2ext
 ((
SPI_Ty≥Def
 *Ë
I2S2ext_BASE
)

	)

2050 
	#SPI2
 ((
SPI_Ty≥Def
 *Ë
SPI2_BASE
)

	)

2051 
	#SPI3
 ((
SPI_Ty≥Def
 *Ë
SPI3_BASE
)

	)

2052 #i‡
	`deföed
(
STM32F446xx
)

2053 
	#SPDIFRX
 ((
SPDIFRX_Ty≥Def
 *Ë
SPDIFRX_BASE
)

	)

2055 
	#I2S3ext
 ((
SPI_Ty≥Def
 *Ë
I2S3ext_BASE
)

	)

2056 
	#USART2
 ((
USART_Ty≥Def
 *Ë
USART2_BASE
)

	)

2057 
	#USART3
 ((
USART_Ty≥Def
 *Ë
USART3_BASE
)

	)

2058 
	#UART4
 ((
USART_Ty≥Def
 *Ë
UART4_BASE
)

	)

2059 
	#UART5
 ((
USART_Ty≥Def
 *Ë
UART5_BASE
)

	)

2060 
	#I2C1
 ((
I2C_Ty≥Def
 *Ë
I2C1_BASE
)

	)

2061 
	#I2C2
 ((
I2C_Ty≥Def
 *Ë
I2C2_BASE
)

	)

2062 
	#I2C3
 ((
I2C_Ty≥Def
 *Ë
I2C3_BASE
)

	)

2063 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

2064 
	#FMPI2C1
 ((
FMPI2C_Ty≥Def
 *Ë
FMPI2C1_BASE
)

	)

2066 #i‡
	`deföed
(
STM32F410xx
)

2067 
	#LPTIM1
 ((
LPTIM_Ty≥Def
 *Ë
LPTIM1_BASE
)

	)

2069 
	#CAN1
 ((
CAN_Ty≥Def
 *Ë
CAN1_BASE
)

	)

2070 
	#CAN2
 ((
CAN_Ty≥Def
 *Ë
CAN2_BASE
)

	)

2071 #i‡
	`deföed
(
STM32F446xx
)

2072 
	#CEC
 ((
CEC_Ty≥Def
 *Ë
CEC_BASE
)

	)

2074 
	#PWR
 ((
PWR_Ty≥Def
 *Ë
PWR_BASE
)

	)

2075 
	#DAC
 ((
DAC_Ty≥Def
 *Ë
DAC_BASE
)

	)

2076 
	#UART7
 ((
USART_Ty≥Def
 *Ë
UART7_BASE
)

	)

2077 
	#UART8
 ((
USART_Ty≥Def
 *Ë
UART8_BASE
)

	)

2078 
	#TIM1
 ((
TIM_Ty≥Def
 *Ë
TIM1_BASE
)

	)

2079 
	#TIM8
 ((
TIM_Ty≥Def
 *Ë
TIM8_BASE
)

	)

2080 
	#USART1
 ((
USART_Ty≥Def
 *Ë
USART1_BASE
)

	)

2081 
	#USART6
 ((
USART_Ty≥Def
 *Ë
USART6_BASE
)

	)

2082 
	#ADC
 ((
ADC_Comm⁄_Ty≥Def
 *Ë
ADC_BASE
)

	)

2083 
	#ADC1
 ((
ADC_Ty≥Def
 *Ë
ADC1_BASE
)

	)

2084 
	#ADC2
 ((
ADC_Ty≥Def
 *Ë
ADC2_BASE
)

	)

2085 
	#ADC3
 ((
ADC_Ty≥Def
 *Ë
ADC3_BASE
)

	)

2086 
	#SDIO
 ((
SDIO_Ty≥Def
 *Ë
SDIO_BASE
)

	)

2087 
	#SPI1
 ((
SPI_Ty≥Def
 *Ë
SPI1_BASE
)

	)

2088 
	#SPI4
 ((
SPI_Ty≥Def
 *Ë
SPI4_BASE
)

	)

2089 
	#SYSCFG
 ((
SYSCFG_Ty≥Def
 *Ë
SYSCFG_BASE
)

	)

2090 
	#EXTI
 ((
EXTI_Ty≥Def
 *Ë
EXTI_BASE
)

	)

2091 
	#TIM9
 ((
TIM_Ty≥Def
 *Ë
TIM9_BASE
)

	)

2092 
	#TIM10
 ((
TIM_Ty≥Def
 *Ë
TIM10_BASE
)

	)

2093 
	#TIM11
 ((
TIM_Ty≥Def
 *Ë
TIM11_BASE
)

	)

2094 
	#SPI5
 ((
SPI_Ty≥Def
 *Ë
SPI5_BASE
)

	)

2095 
	#SPI6
 ((
SPI_Ty≥Def
 *Ë
SPI6_BASE
)

	)

2096 
	#SAI1
 ((
SAI_Ty≥Def
 *Ë
SAI1_BASE
)

	)

2097 
	#SAI1_Block_A
 ((
SAI_Block_Ty≥Def
 *)
SAI1_Block_A_BASE
)

	)

2098 
	#SAI1_Block_B
 ((
SAI_Block_Ty≥Def
 *)
SAI1_Block_B_BASE
)

	)

2099 #i‡
	`deföed
(
STM32F446xx
)

2100 
	#SAI2
 ((
SAI_Ty≥Def
 *Ë
SAI2_BASE
)

	)

2101 
	#SAI2_Block_A
 ((
SAI_Block_Ty≥Def
 *)
SAI2_Block_A_BASE
)

	)

2102 
	#SAI2_Block_B
 ((
SAI_Block_Ty≥Def
 *)
SAI2_Block_B_BASE
)

	)

2104 
	#LTDC
 ((
LTDC_Ty≥Def
 *)
LTDC_BASE
)

	)

2105 
	#LTDC_Layî1
 ((
LTDC_Layî_Ty≥Def
 *)
LTDC_Layî1_BASE
)

	)

2106 
	#LTDC_Layî2
 ((
LTDC_Layî_Ty≥Def
 *)
LTDC_Layî2_BASE
)

	)

2107 #i‡
	`deföed
(
STM32F469_479xx
)

2108 
	#DSI
 ((
DSI_Ty≥Def
 *)
DSI_BASE
)

	)

2110 
	#GPIOA
 ((
GPIO_Ty≥Def
 *Ë
GPIOA_BASE
)

	)

2111 
	#GPIOB
 ((
GPIO_Ty≥Def
 *Ë
GPIOB_BASE
)

	)

2112 
	#GPIOC
 ((
GPIO_Ty≥Def
 *Ë
GPIOC_BASE
)

	)

2113 
	#GPIOD
 ((
GPIO_Ty≥Def
 *Ë
GPIOD_BASE
)

	)

2114 
	#GPIOE
 ((
GPIO_Ty≥Def
 *Ë
GPIOE_BASE
)

	)

2115 
	#GPIOF
 ((
GPIO_Ty≥Def
 *Ë
GPIOF_BASE
)

	)

2116 
	#GPIOG
 ((
GPIO_Ty≥Def
 *Ë
GPIOG_BASE
)

	)

2117 
	#GPIOH
 ((
GPIO_Ty≥Def
 *Ë
GPIOH_BASE
)

	)

2118 
	#GPIOI
 ((
GPIO_Ty≥Def
 *Ë
GPIOI_BASE
)

	)

2119 
	#GPIOJ
 ((
GPIO_Ty≥Def
 *Ë
GPIOJ_BASE
)

	)

2120 
	#GPIOK
 ((
GPIO_Ty≥Def
 *Ë
GPIOK_BASE
)

	)

2121 
	#CRC
 ((
CRC_Ty≥Def
 *Ë
CRC_BASE
)

	)

2122 
	#RCC
 ((
RCC_Ty≥Def
 *Ë
RCC_BASE
)

	)

2123 
	#FLASH
 ((
FLASH_Ty≥Def
 *Ë
FLASH_R_BASE
)

	)

2124 
	#DMA1
 ((
DMA_Ty≥Def
 *Ë
DMA1_BASE
)

	)

2125 
	#DMA1_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm0_BASE
)

	)

2126 
	#DMA1_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm1_BASE
)

	)

2127 
	#DMA1_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm2_BASE
)

	)

2128 
	#DMA1_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm3_BASE
)

	)

2129 
	#DMA1_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm4_BASE
)

	)

2130 
	#DMA1_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm5_BASE
)

	)

2131 
	#DMA1_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm6_BASE
)

	)

2132 
	#DMA1_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm7_BASE
)

	)

2133 
	#DMA2
 ((
DMA_Ty≥Def
 *Ë
DMA2_BASE
)

	)

2134 
	#DMA2_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm0_BASE
)

	)

2135 
	#DMA2_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm1_BASE
)

	)

2136 
	#DMA2_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm2_BASE
)

	)

2137 
	#DMA2_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm3_BASE
)

	)

2138 
	#DMA2_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm4_BASE
)

	)

2139 
	#DMA2_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm5_BASE
)

	)

2140 
	#DMA2_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm6_BASE
)

	)

2141 
	#DMA2_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm7_BASE
)

	)

2142 
	#ETH
 ((
ETH_Ty≥Def
 *Ë
ETH_BASE
)

	)

2143 
	#DMA2D
 ((
DMA2D_Ty≥Def
 *)
DMA2D_BASE
)

	)

2144 
	#DCMI
 ((
DCMI_Ty≥Def
 *Ë
DCMI_BASE
)

	)

2145 
	#CRYP
 ((
CRYP_Ty≥Def
 *Ë
CRYP_BASE
)

	)

2146 
	#HASH
 ((
HASH_Ty≥Def
 *Ë
HASH_BASE
)

	)

2147 
	#HASH_DIGEST
 ((
HASH_DIGEST_Ty≥Def
 *Ë
HASH_DIGEST_BASE
)

	)

2148 
	#RNG
 ((
RNG_Ty≥Def
 *Ë
RNG_BASE
)

	)

2150 #i‡
	`deföed
(
STM32F40_41xxx
)

2151 
	#FSMC_B™k1
 ((
FSMC_B™k1_Ty≥Def
 *Ë
FSMC_B™k1_R_BASE
)

	)

2152 
	#FSMC_B™k1E
 ((
FSMC_B™k1E_Ty≥Def
 *Ë
FSMC_B™k1E_R_BASE
)

	)

2153 
	#FSMC_B™k2
 ((
FSMC_B™k2_Ty≥Def
 *Ë
FSMC_B™k2_R_BASE
)

	)

2154 
	#FSMC_B™k3
 ((
FSMC_B™k3_Ty≥Def
 *Ë
FSMC_B™k3_R_BASE
)

	)

2155 
	#FSMC_B™k4
 ((
FSMC_B™k4_Ty≥Def
 *Ë
FSMC_B™k4_R_BASE
)

	)

2158 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2159 
	#FMC_B™k1
 ((
FMC_B™k1_Ty≥Def
 *Ë
FMC_B™k1_R_BASE
)

	)

2160 
	#FMC_B™k1E
 ((
FMC_B™k1E_Ty≥Def
 *Ë
FMC_B™k1E_R_BASE
)

	)

2161 
	#FMC_B™k2
 ((
FMC_B™k2_Ty≥Def
 *Ë
FMC_B™k2_R_BASE
)

	)

2162 
	#FMC_B™k3
 ((
FMC_B™k3_Ty≥Def
 *Ë
FMC_B™k3_R_BASE
)

	)

2163 
	#FMC_B™k4
 ((
FMC_B™k4_Ty≥Def
 *Ë
FMC_B™k4_R_BASE
)

	)

2164 
	#FMC_B™k5_6
 ((
FMC_B™k5_6_Ty≥Def
 *Ë
FMC_B™k5_6_R_BASE
)

	)

2167 
	#DBGMCU
 ((
DBGMCU_Ty≥Def
 *Ë
DBGMCU_BASE
)

	)

2191 
	#ADC_SR_AWD
 ((
uöt8_t
)0x01Ë

	)

2192 
	#ADC_SR_EOC
 ((
uöt8_t
)0x02Ë

	)

2193 
	#ADC_SR_JEOC
 ((
uöt8_t
)0x04Ë

	)

2194 
	#ADC_SR_JSTRT
 ((
uöt8_t
)0x08Ë

	)

2195 
	#ADC_SR_STRT
 ((
uöt8_t
)0x10Ë

	)

2196 
	#ADC_SR_OVR
 ((
uöt8_t
)0x20Ë

	)

2199 
	#ADC_CR1_AWDCH
 ((
uöt32_t
)0x0000001FË

	)

2200 
	#ADC_CR1_AWDCH_0
 ((
uöt32_t
)0x00000001Ë

	)

2201 
	#ADC_CR1_AWDCH_1
 ((
uöt32_t
)0x00000002Ë

	)

2202 
	#ADC_CR1_AWDCH_2
 ((
uöt32_t
)0x00000004Ë

	)

2203 
	#ADC_CR1_AWDCH_3
 ((
uöt32_t
)0x00000008Ë

	)

2204 
	#ADC_CR1_AWDCH_4
 ((
uöt32_t
)0x00000010Ë

	)

2205 
	#ADC_CR1_EOCIE
 ((
uöt32_t
)0x00000020Ë

	)

2206 
	#ADC_CR1_AWDIE
 ((
uöt32_t
)0x00000040Ë

	)

2207 
	#ADC_CR1_JEOCIE
 ((
uöt32_t
)0x00000080Ë

	)

2208 
	#ADC_CR1_SCAN
 ((
uöt32_t
)0x00000100Ë

	)

2209 
	#ADC_CR1_AWDSGL
 ((
uöt32_t
)0x00000200Ë

	)

2210 
	#ADC_CR1_JAUTO
 ((
uöt32_t
)0x00000400Ë

	)

2211 
	#ADC_CR1_DISCEN
 ((
uöt32_t
)0x00000800Ë

	)

2212 
	#ADC_CR1_JDISCEN
 ((
uöt32_t
)0x00001000Ë

	)

2213 
	#ADC_CR1_DISCNUM
 ((
uöt32_t
)0x0000E000Ë

	)

2214 
	#ADC_CR1_DISCNUM_0
 ((
uöt32_t
)0x00002000Ë

	)

2215 
	#ADC_CR1_DISCNUM_1
 ((
uöt32_t
)0x00004000Ë

	)

2216 
	#ADC_CR1_DISCNUM_2
 ((
uöt32_t
)0x00008000Ë

	)

2217 
	#ADC_CR1_JAWDEN
 ((
uöt32_t
)0x00400000Ë

	)

2218 
	#ADC_CR1_AWDEN
 ((
uöt32_t
)0x00800000Ë

	)

2219 
	#ADC_CR1_RES
 ((
uöt32_t
)0x03000000Ë

	)

2220 
	#ADC_CR1_RES_0
 ((
uöt32_t
)0x01000000Ë

	)

2221 
	#ADC_CR1_RES_1
 ((
uöt32_t
)0x02000000Ë

	)

2222 
	#ADC_CR1_OVRIE
 ((
uöt32_t
)0x04000000Ë

	)

2225 
	#ADC_CR2_ADON
 ((
uöt32_t
)0x00000001Ë

	)

2226 
	#ADC_CR2_CONT
 ((
uöt32_t
)0x00000002Ë

	)

2227 
	#ADC_CR2_DMA
 ((
uöt32_t
)0x00000100Ë

	)

2228 
	#ADC_CR2_DDS
 ((
uöt32_t
)0x00000200Ë

	)

2229 
	#ADC_CR2_EOCS
 ((
uöt32_t
)0x00000400Ë

	)

2230 
	#ADC_CR2_ALIGN
 ((
uöt32_t
)0x00000800Ë

	)

2231 
	#ADC_CR2_JEXTSEL
 ((
uöt32_t
)0x000F0000Ë

	)

2232 
	#ADC_CR2_JEXTSEL_0
 ((
uöt32_t
)0x00010000Ë

	)

2233 
	#ADC_CR2_JEXTSEL_1
 ((
uöt32_t
)0x00020000Ë

	)

2234 
	#ADC_CR2_JEXTSEL_2
 ((
uöt32_t
)0x00040000Ë

	)

2235 
	#ADC_CR2_JEXTSEL_3
 ((
uöt32_t
)0x00080000Ë

	)

2236 
	#ADC_CR2_JEXTEN
 ((
uöt32_t
)0x00300000Ë

	)

2237 
	#ADC_CR2_JEXTEN_0
 ((
uöt32_t
)0x00100000Ë

	)

2238 
	#ADC_CR2_JEXTEN_1
 ((
uöt32_t
)0x00200000Ë

	)

2239 
	#ADC_CR2_JSWSTART
 ((
uöt32_t
)0x00400000Ë

	)

2240 
	#ADC_CR2_EXTSEL
 ((
uöt32_t
)0x0F000000Ë

	)

2241 
	#ADC_CR2_EXTSEL_0
 ((
uöt32_t
)0x01000000Ë

	)

2242 
	#ADC_CR2_EXTSEL_1
 ((
uöt32_t
)0x02000000Ë

	)

2243 
	#ADC_CR2_EXTSEL_2
 ((
uöt32_t
)0x04000000Ë

	)

2244 
	#ADC_CR2_EXTSEL_3
 ((
uöt32_t
)0x08000000Ë

	)

2245 
	#ADC_CR2_EXTEN
 ((
uöt32_t
)0x30000000Ë

	)

2246 
	#ADC_CR2_EXTEN_0
 ((
uöt32_t
)0x10000000Ë

	)

2247 
	#ADC_CR2_EXTEN_1
 ((
uöt32_t
)0x20000000Ë

	)

2248 
	#ADC_CR2_SWSTART
 ((
uöt32_t
)0x40000000Ë

	)

2251 
	#ADC_SMPR1_SMP10
 ((
uöt32_t
)0x00000007Ë

	)

2252 
	#ADC_SMPR1_SMP10_0
 ((
uöt32_t
)0x00000001Ë

	)

2253 
	#ADC_SMPR1_SMP10_1
 ((
uöt32_t
)0x00000002Ë

	)

2254 
	#ADC_SMPR1_SMP10_2
 ((
uöt32_t
)0x00000004Ë

	)

2255 
	#ADC_SMPR1_SMP11
 ((
uöt32_t
)0x00000038Ë

	)

2256 
	#ADC_SMPR1_SMP11_0
 ((
uöt32_t
)0x00000008Ë

	)

2257 
	#ADC_SMPR1_SMP11_1
 ((
uöt32_t
)0x00000010Ë

	)

2258 
	#ADC_SMPR1_SMP11_2
 ((
uöt32_t
)0x00000020Ë

	)

2259 
	#ADC_SMPR1_SMP12
 ((
uöt32_t
)0x000001C0Ë

	)

2260 
	#ADC_SMPR1_SMP12_0
 ((
uöt32_t
)0x00000040Ë

	)

2261 
	#ADC_SMPR1_SMP12_1
 ((
uöt32_t
)0x00000080Ë

	)

2262 
	#ADC_SMPR1_SMP12_2
 ((
uöt32_t
)0x00000100Ë

	)

2263 
	#ADC_SMPR1_SMP13
 ((
uöt32_t
)0x00000E00Ë

	)

2264 
	#ADC_SMPR1_SMP13_0
 ((
uöt32_t
)0x00000200Ë

	)

2265 
	#ADC_SMPR1_SMP13_1
 ((
uöt32_t
)0x00000400Ë

	)

2266 
	#ADC_SMPR1_SMP13_2
 ((
uöt32_t
)0x00000800Ë

	)

2267 
	#ADC_SMPR1_SMP14
 ((
uöt32_t
)0x00007000Ë

	)

2268 
	#ADC_SMPR1_SMP14_0
 ((
uöt32_t
)0x00001000Ë

	)

2269 
	#ADC_SMPR1_SMP14_1
 ((
uöt32_t
)0x00002000Ë

	)

2270 
	#ADC_SMPR1_SMP14_2
 ((
uöt32_t
)0x00004000Ë

	)

2271 
	#ADC_SMPR1_SMP15
 ((
uöt32_t
)0x00038000Ë

	)

2272 
	#ADC_SMPR1_SMP15_0
 ((
uöt32_t
)0x00008000Ë

	)

2273 
	#ADC_SMPR1_SMP15_1
 ((
uöt32_t
)0x00010000Ë

	)

2274 
	#ADC_SMPR1_SMP15_2
 ((
uöt32_t
)0x00020000Ë

	)

2275 
	#ADC_SMPR1_SMP16
 ((
uöt32_t
)0x001C0000Ë

	)

2276 
	#ADC_SMPR1_SMP16_0
 ((
uöt32_t
)0x00040000Ë

	)

2277 
	#ADC_SMPR1_SMP16_1
 ((
uöt32_t
)0x00080000Ë

	)

2278 
	#ADC_SMPR1_SMP16_2
 ((
uöt32_t
)0x00100000Ë

	)

2279 
	#ADC_SMPR1_SMP17
 ((
uöt32_t
)0x00E00000Ë

	)

2280 
	#ADC_SMPR1_SMP17_0
 ((
uöt32_t
)0x00200000Ë

	)

2281 
	#ADC_SMPR1_SMP17_1
 ((
uöt32_t
)0x00400000Ë

	)

2282 
	#ADC_SMPR1_SMP17_2
 ((
uöt32_t
)0x00800000Ë

	)

2283 
	#ADC_SMPR1_SMP18
 ((
uöt32_t
)0x07000000Ë

	)

2284 
	#ADC_SMPR1_SMP18_0
 ((
uöt32_t
)0x01000000Ë

	)

2285 
	#ADC_SMPR1_SMP18_1
 ((
uöt32_t
)0x02000000Ë

	)

2286 
	#ADC_SMPR1_SMP18_2
 ((
uöt32_t
)0x04000000Ë

	)

2289 
	#ADC_SMPR2_SMP0
 ((
uöt32_t
)0x00000007Ë

	)

2290 
	#ADC_SMPR2_SMP0_0
 ((
uöt32_t
)0x00000001Ë

	)

2291 
	#ADC_SMPR2_SMP0_1
 ((
uöt32_t
)0x00000002Ë

	)

2292 
	#ADC_SMPR2_SMP0_2
 ((
uöt32_t
)0x00000004Ë

	)

2293 
	#ADC_SMPR2_SMP1
 ((
uöt32_t
)0x00000038Ë

	)

2294 
	#ADC_SMPR2_SMP1_0
 ((
uöt32_t
)0x00000008Ë

	)

2295 
	#ADC_SMPR2_SMP1_1
 ((
uöt32_t
)0x00000010Ë

	)

2296 
	#ADC_SMPR2_SMP1_2
 ((
uöt32_t
)0x00000020Ë

	)

2297 
	#ADC_SMPR2_SMP2
 ((
uöt32_t
)0x000001C0Ë

	)

2298 
	#ADC_SMPR2_SMP2_0
 ((
uöt32_t
)0x00000040Ë

	)

2299 
	#ADC_SMPR2_SMP2_1
 ((
uöt32_t
)0x00000080Ë

	)

2300 
	#ADC_SMPR2_SMP2_2
 ((
uöt32_t
)0x00000100Ë

	)

2301 
	#ADC_SMPR2_SMP3
 ((
uöt32_t
)0x00000E00Ë

	)

2302 
	#ADC_SMPR2_SMP3_0
 ((
uöt32_t
)0x00000200Ë

	)

2303 
	#ADC_SMPR2_SMP3_1
 ((
uöt32_t
)0x00000400Ë

	)

2304 
	#ADC_SMPR2_SMP3_2
 ((
uöt32_t
)0x00000800Ë

	)

2305 
	#ADC_SMPR2_SMP4
 ((
uöt32_t
)0x00007000Ë

	)

2306 
	#ADC_SMPR2_SMP4_0
 ((
uöt32_t
)0x00001000Ë

	)

2307 
	#ADC_SMPR2_SMP4_1
 ((
uöt32_t
)0x00002000Ë

	)

2308 
	#ADC_SMPR2_SMP4_2
 ((
uöt32_t
)0x00004000Ë

	)

2309 
	#ADC_SMPR2_SMP5
 ((
uöt32_t
)0x00038000Ë

	)

2310 
	#ADC_SMPR2_SMP5_0
 ((
uöt32_t
)0x00008000Ë

	)

2311 
	#ADC_SMPR2_SMP5_1
 ((
uöt32_t
)0x00010000Ë

	)

2312 
	#ADC_SMPR2_SMP5_2
 ((
uöt32_t
)0x00020000Ë

	)

2313 
	#ADC_SMPR2_SMP6
 ((
uöt32_t
)0x001C0000Ë

	)

2314 
	#ADC_SMPR2_SMP6_0
 ((
uöt32_t
)0x00040000Ë

	)

2315 
	#ADC_SMPR2_SMP6_1
 ((
uöt32_t
)0x00080000Ë

	)

2316 
	#ADC_SMPR2_SMP6_2
 ((
uöt32_t
)0x00100000Ë

	)

2317 
	#ADC_SMPR2_SMP7
 ((
uöt32_t
)0x00E00000Ë

	)

2318 
	#ADC_SMPR2_SMP7_0
 ((
uöt32_t
)0x00200000Ë

	)

2319 
	#ADC_SMPR2_SMP7_1
 ((
uöt32_t
)0x00400000Ë

	)

2320 
	#ADC_SMPR2_SMP7_2
 ((
uöt32_t
)0x00800000Ë

	)

2321 
	#ADC_SMPR2_SMP8
 ((
uöt32_t
)0x07000000Ë

	)

2322 
	#ADC_SMPR2_SMP8_0
 ((
uöt32_t
)0x01000000Ë

	)

2323 
	#ADC_SMPR2_SMP8_1
 ((
uöt32_t
)0x02000000Ë

	)

2324 
	#ADC_SMPR2_SMP8_2
 ((
uöt32_t
)0x04000000Ë

	)

2325 
	#ADC_SMPR2_SMP9
 ((
uöt32_t
)0x38000000Ë

	)

2326 
	#ADC_SMPR2_SMP9_0
 ((
uöt32_t
)0x08000000Ë

	)

2327 
	#ADC_SMPR2_SMP9_1
 ((
uöt32_t
)0x10000000Ë

	)

2328 
	#ADC_SMPR2_SMP9_2
 ((
uöt32_t
)0x20000000Ë

	)

2331 
	#ADC_JOFR1_JOFFSET1
 ((
uöt16_t
)0x0FFFË

	)

2334 
	#ADC_JOFR2_JOFFSET2
 ((
uöt16_t
)0x0FFFË

	)

2337 
	#ADC_JOFR3_JOFFSET3
 ((
uöt16_t
)0x0FFFË

	)

2340 
	#ADC_JOFR4_JOFFSET4
 ((
uöt16_t
)0x0FFFË

	)

2343 
	#ADC_HTR_HT
 ((
uöt16_t
)0x0FFFË

	)

2346 
	#ADC_LTR_LT
 ((
uöt16_t
)0x0FFFË

	)

2349 
	#ADC_SQR1_SQ13
 ((
uöt32_t
)0x0000001FË

	)

2350 
	#ADC_SQR1_SQ13_0
 ((
uöt32_t
)0x00000001Ë

	)

2351 
	#ADC_SQR1_SQ13_1
 ((
uöt32_t
)0x00000002Ë

	)

2352 
	#ADC_SQR1_SQ13_2
 ((
uöt32_t
)0x00000004Ë

	)

2353 
	#ADC_SQR1_SQ13_3
 ((
uöt32_t
)0x00000008Ë

	)

2354 
	#ADC_SQR1_SQ13_4
 ((
uöt32_t
)0x00000010Ë

	)

2355 
	#ADC_SQR1_SQ14
 ((
uöt32_t
)0x000003E0Ë

	)

2356 
	#ADC_SQR1_SQ14_0
 ((
uöt32_t
)0x00000020Ë

	)

2357 
	#ADC_SQR1_SQ14_1
 ((
uöt32_t
)0x00000040Ë

	)

2358 
	#ADC_SQR1_SQ14_2
 ((
uöt32_t
)0x00000080Ë

	)

2359 
	#ADC_SQR1_SQ14_3
 ((
uöt32_t
)0x00000100Ë

	)

2360 
	#ADC_SQR1_SQ14_4
 ((
uöt32_t
)0x00000200Ë

	)

2361 
	#ADC_SQR1_SQ15
 ((
uöt32_t
)0x00007C00Ë

	)

2362 
	#ADC_SQR1_SQ15_0
 ((
uöt32_t
)0x00000400Ë

	)

2363 
	#ADC_SQR1_SQ15_1
 ((
uöt32_t
)0x00000800Ë

	)

2364 
	#ADC_SQR1_SQ15_2
 ((
uöt32_t
)0x00001000Ë

	)

2365 
	#ADC_SQR1_SQ15_3
 ((
uöt32_t
)0x00002000Ë

	)

2366 
	#ADC_SQR1_SQ15_4
 ((
uöt32_t
)0x00004000Ë

	)

2367 
	#ADC_SQR1_SQ16
 ((
uöt32_t
)0x000F8000Ë

	)

2368 
	#ADC_SQR1_SQ16_0
 ((
uöt32_t
)0x00008000Ë

	)

2369 
	#ADC_SQR1_SQ16_1
 ((
uöt32_t
)0x00010000Ë

	)

2370 
	#ADC_SQR1_SQ16_2
 ((
uöt32_t
)0x00020000Ë

	)

2371 
	#ADC_SQR1_SQ16_3
 ((
uöt32_t
)0x00040000Ë

	)

2372 
	#ADC_SQR1_SQ16_4
 ((
uöt32_t
)0x00080000Ë

	)

2373 
	#ADC_SQR1_L
 ((
uöt32_t
)0x00F00000Ë

	)

2374 
	#ADC_SQR1_L_0
 ((
uöt32_t
)0x00100000Ë

	)

2375 
	#ADC_SQR1_L_1
 ((
uöt32_t
)0x00200000Ë

	)

2376 
	#ADC_SQR1_L_2
 ((
uöt32_t
)0x00400000Ë

	)

2377 
	#ADC_SQR1_L_3
 ((
uöt32_t
)0x00800000Ë

	)

2380 
	#ADC_SQR2_SQ7
 ((
uöt32_t
)0x0000001FË

	)

2381 
	#ADC_SQR2_SQ7_0
 ((
uöt32_t
)0x00000001Ë

	)

2382 
	#ADC_SQR2_SQ7_1
 ((
uöt32_t
)0x00000002Ë

	)

2383 
	#ADC_SQR2_SQ7_2
 ((
uöt32_t
)0x00000004Ë

	)

2384 
	#ADC_SQR2_SQ7_3
 ((
uöt32_t
)0x00000008Ë

	)

2385 
	#ADC_SQR2_SQ7_4
 ((
uöt32_t
)0x00000010Ë

	)

2386 
	#ADC_SQR2_SQ8
 ((
uöt32_t
)0x000003E0Ë

	)

2387 
	#ADC_SQR2_SQ8_0
 ((
uöt32_t
)0x00000020Ë

	)

2388 
	#ADC_SQR2_SQ8_1
 ((
uöt32_t
)0x00000040Ë

	)

2389 
	#ADC_SQR2_SQ8_2
 ((
uöt32_t
)0x00000080Ë

	)

2390 
	#ADC_SQR2_SQ8_3
 ((
uöt32_t
)0x00000100Ë

	)

2391 
	#ADC_SQR2_SQ8_4
 ((
uöt32_t
)0x00000200Ë

	)

2392 
	#ADC_SQR2_SQ9
 ((
uöt32_t
)0x00007C00Ë

	)

2393 
	#ADC_SQR2_SQ9_0
 ((
uöt32_t
)0x00000400Ë

	)

2394 
	#ADC_SQR2_SQ9_1
 ((
uöt32_t
)0x00000800Ë

	)

2395 
	#ADC_SQR2_SQ9_2
 ((
uöt32_t
)0x00001000Ë

	)

2396 
	#ADC_SQR2_SQ9_3
 ((
uöt32_t
)0x00002000Ë

	)

2397 
	#ADC_SQR2_SQ9_4
 ((
uöt32_t
)0x00004000Ë

	)

2398 
	#ADC_SQR2_SQ10
 ((
uöt32_t
)0x000F8000Ë

	)

2399 
	#ADC_SQR2_SQ10_0
 ((
uöt32_t
)0x00008000Ë

	)

2400 
	#ADC_SQR2_SQ10_1
 ((
uöt32_t
)0x00010000Ë

	)

2401 
	#ADC_SQR2_SQ10_2
 ((
uöt32_t
)0x00020000Ë

	)

2402 
	#ADC_SQR2_SQ10_3
 ((
uöt32_t
)0x00040000Ë

	)

2403 
	#ADC_SQR2_SQ10_4
 ((
uöt32_t
)0x00080000Ë

	)

2404 
	#ADC_SQR2_SQ11
 ((
uöt32_t
)0x01F00000Ë

	)

2405 
	#ADC_SQR2_SQ11_0
 ((
uöt32_t
)0x00100000Ë

	)

2406 
	#ADC_SQR2_SQ11_1
 ((
uöt32_t
)0x00200000Ë

	)

2407 
	#ADC_SQR2_SQ11_2
 ((
uöt32_t
)0x00400000Ë

	)

2408 
	#ADC_SQR2_SQ11_3
 ((
uöt32_t
)0x00800000Ë

	)

2409 
	#ADC_SQR2_SQ11_4
 ((
uöt32_t
)0x01000000Ë

	)

2410 
	#ADC_SQR2_SQ12
 ((
uöt32_t
)0x3E000000Ë

	)

2411 
	#ADC_SQR2_SQ12_0
 ((
uöt32_t
)0x02000000Ë

	)

2412 
	#ADC_SQR2_SQ12_1
 ((
uöt32_t
)0x04000000Ë

	)

2413 
	#ADC_SQR2_SQ12_2
 ((
uöt32_t
)0x08000000Ë

	)

2414 
	#ADC_SQR2_SQ12_3
 ((
uöt32_t
)0x10000000Ë

	)

2415 
	#ADC_SQR2_SQ12_4
 ((
uöt32_t
)0x20000000Ë

	)

2418 
	#ADC_SQR3_SQ1
 ((
uöt32_t
)0x0000001FË

	)

2419 
	#ADC_SQR3_SQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

2420 
	#ADC_SQR3_SQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

2421 
	#ADC_SQR3_SQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

2422 
	#ADC_SQR3_SQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

2423 
	#ADC_SQR3_SQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

2424 
	#ADC_SQR3_SQ2
 ((
uöt32_t
)0x000003E0Ë

	)

2425 
	#ADC_SQR3_SQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

2426 
	#ADC_SQR3_SQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

2427 
	#ADC_SQR3_SQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

2428 
	#ADC_SQR3_SQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

2429 
	#ADC_SQR3_SQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

2430 
	#ADC_SQR3_SQ3
 ((
uöt32_t
)0x00007C00Ë

	)

2431 
	#ADC_SQR3_SQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

2432 
	#ADC_SQR3_SQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

2433 
	#ADC_SQR3_SQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

2434 
	#ADC_SQR3_SQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

2435 
	#ADC_SQR3_SQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

2436 
	#ADC_SQR3_SQ4
 ((
uöt32_t
)0x000F8000Ë

	)

2437 
	#ADC_SQR3_SQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

2438 
	#ADC_SQR3_SQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

2439 
	#ADC_SQR3_SQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

2440 
	#ADC_SQR3_SQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

2441 
	#ADC_SQR3_SQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

2442 
	#ADC_SQR3_SQ5
 ((
uöt32_t
)0x01F00000Ë

	)

2443 
	#ADC_SQR3_SQ5_0
 ((
uöt32_t
)0x00100000Ë

	)

2444 
	#ADC_SQR3_SQ5_1
 ((
uöt32_t
)0x00200000Ë

	)

2445 
	#ADC_SQR3_SQ5_2
 ((
uöt32_t
)0x00400000Ë

	)

2446 
	#ADC_SQR3_SQ5_3
 ((
uöt32_t
)0x00800000Ë

	)

2447 
	#ADC_SQR3_SQ5_4
 ((
uöt32_t
)0x01000000Ë

	)

2448 
	#ADC_SQR3_SQ6
 ((
uöt32_t
)0x3E000000Ë

	)

2449 
	#ADC_SQR3_SQ6_0
 ((
uöt32_t
)0x02000000Ë

	)

2450 
	#ADC_SQR3_SQ6_1
 ((
uöt32_t
)0x04000000Ë

	)

2451 
	#ADC_SQR3_SQ6_2
 ((
uöt32_t
)0x08000000Ë

	)

2452 
	#ADC_SQR3_SQ6_3
 ((
uöt32_t
)0x10000000Ë

	)

2453 
	#ADC_SQR3_SQ6_4
 ((
uöt32_t
)0x20000000Ë

	)

2456 
	#ADC_JSQR_JSQ1
 ((
uöt32_t
)0x0000001FË

	)

2457 
	#ADC_JSQR_JSQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

2458 
	#ADC_JSQR_JSQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

2459 
	#ADC_JSQR_JSQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

2460 
	#ADC_JSQR_JSQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

2461 
	#ADC_JSQR_JSQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

2462 
	#ADC_JSQR_JSQ2
 ((
uöt32_t
)0x000003E0Ë

	)

2463 
	#ADC_JSQR_JSQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

2464 
	#ADC_JSQR_JSQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

2465 
	#ADC_JSQR_JSQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

2466 
	#ADC_JSQR_JSQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

2467 
	#ADC_JSQR_JSQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

2468 
	#ADC_JSQR_JSQ3
 ((
uöt32_t
)0x00007C00Ë

	)

2469 
	#ADC_JSQR_JSQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

2470 
	#ADC_JSQR_JSQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

2471 
	#ADC_JSQR_JSQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

2472 
	#ADC_JSQR_JSQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

2473 
	#ADC_JSQR_JSQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

2474 
	#ADC_JSQR_JSQ4
 ((
uöt32_t
)0x000F8000Ë

	)

2475 
	#ADC_JSQR_JSQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

2476 
	#ADC_JSQR_JSQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

2477 
	#ADC_JSQR_JSQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

2478 
	#ADC_JSQR_JSQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

2479 
	#ADC_JSQR_JSQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

2480 
	#ADC_JSQR_JL
 ((
uöt32_t
)0x00300000Ë

	)

2481 
	#ADC_JSQR_JL_0
 ((
uöt32_t
)0x00100000Ë

	)

2482 
	#ADC_JSQR_JL_1
 ((
uöt32_t
)0x00200000Ë

	)

2485 
	#ADC_JDR1_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2488 
	#ADC_JDR2_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2491 
	#ADC_JDR3_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2494 
	#ADC_JDR4_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2497 
	#ADC_DR_DATA
 ((
uöt32_t
)0x0000FFFFË

	)

2498 
	#ADC_DR_ADC2DATA
 ((
uöt32_t
)0xFFFF0000Ë

	)

2501 
	#ADC_CSR_AWD1
 ((
uöt32_t
)0x00000001Ë

	)

2502 
	#ADC_CSR_EOC1
 ((
uöt32_t
)0x00000002Ë

	)

2503 
	#ADC_CSR_JEOC1
 ((
uöt32_t
)0x00000004Ë

	)

2504 
	#ADC_CSR_JSTRT1
 ((
uöt32_t
)0x00000008Ë

	)

2505 
	#ADC_CSR_STRT1
 ((
uöt32_t
)0x00000010Ë

	)

2506 
	#ADC_CSR_DOVR1
 ((
uöt32_t
)0x00000020Ë

	)

2507 
	#ADC_CSR_AWD2
 ((
uöt32_t
)0x00000100Ë

	)

2508 
	#ADC_CSR_EOC2
 ((
uöt32_t
)0x00000200Ë

	)

2509 
	#ADC_CSR_JEOC2
 ((
uöt32_t
)0x00000400Ë

	)

2510 
	#ADC_CSR_JSTRT2
 ((
uöt32_t
)0x00000800Ë

	)

2511 
	#ADC_CSR_STRT2
 ((
uöt32_t
)0x00001000Ë

	)

2512 
	#ADC_CSR_DOVR2
 ((
uöt32_t
)0x00002000Ë

	)

2513 
	#ADC_CSR_AWD3
 ((
uöt32_t
)0x00010000Ë

	)

2514 
	#ADC_CSR_EOC3
 ((
uöt32_t
)0x00020000Ë

	)

2515 
	#ADC_CSR_JEOC3
 ((
uöt32_t
)0x00040000Ë

	)

2516 
	#ADC_CSR_JSTRT3
 ((
uöt32_t
)0x00080000Ë

	)

2517 
	#ADC_CSR_STRT3
 ((
uöt32_t
)0x00100000Ë

	)

2518 
	#ADC_CSR_DOVR3
 ((
uöt32_t
)0x00200000Ë

	)

2521 
	#ADC_CCR_MULTI
 ((
uöt32_t
)0x0000001FË

	)

2522 
	#ADC_CCR_MULTI_0
 ((
uöt32_t
)0x00000001Ë

	)

2523 
	#ADC_CCR_MULTI_1
 ((
uöt32_t
)0x00000002Ë

	)

2524 
	#ADC_CCR_MULTI_2
 ((
uöt32_t
)0x00000004Ë

	)

2525 
	#ADC_CCR_MULTI_3
 ((
uöt32_t
)0x00000008Ë

	)

2526 
	#ADC_CCR_MULTI_4
 ((
uöt32_t
)0x00000010Ë

	)

2527 
	#ADC_CCR_DELAY
 ((
uöt32_t
)0x00000F00Ë

	)

2528 
	#ADC_CCR_DELAY_0
 ((
uöt32_t
)0x00000100Ë

	)

2529 
	#ADC_CCR_DELAY_1
 ((
uöt32_t
)0x00000200Ë

	)

2530 
	#ADC_CCR_DELAY_2
 ((
uöt32_t
)0x00000400Ë

	)

2531 
	#ADC_CCR_DELAY_3
 ((
uöt32_t
)0x00000800Ë

	)

2532 
	#ADC_CCR_DDS
 ((
uöt32_t
)0x00002000Ë

	)

2533 
	#ADC_CCR_DMA
 ((
uöt32_t
)0x0000C000Ë

	)

2534 
	#ADC_CCR_DMA_0
 ((
uöt32_t
)0x00004000Ë

	)

2535 
	#ADC_CCR_DMA_1
 ((
uöt32_t
)0x00008000Ë

	)

2536 
	#ADC_CCR_ADCPRE
 ((
uöt32_t
)0x00030000Ë

	)

2537 
	#ADC_CCR_ADCPRE_0
 ((
uöt32_t
)0x00010000Ë

	)

2538 
	#ADC_CCR_ADCPRE_1
 ((
uöt32_t
)0x00020000Ë

	)

2539 
	#ADC_CCR_VBATE
 ((
uöt32_t
)0x00400000Ë

	)

2540 
	#ADC_CCR_TSVREFE
 ((
uöt32_t
)0x00800000Ë

	)

2543 
	#ADC_CDR_DATA1
 ((
uöt32_t
)0x0000FFFFË

	)

2544 
	#ADC_CDR_DATA2
 ((
uöt32_t
)0xFFFF0000Ë

	)

2553 
	#CAN_MCR_INRQ
 ((
uöt16_t
)0x0001Ë

	)

2554 
	#CAN_MCR_SLEEP
 ((
uöt16_t
)0x0002Ë

	)

2555 
	#CAN_MCR_TXFP
 ((
uöt16_t
)0x0004Ë

	)

2556 
	#CAN_MCR_RFLM
 ((
uöt16_t
)0x0008Ë

	)

2557 
	#CAN_MCR_NART
 ((
uöt16_t
)0x0010Ë

	)

2558 
	#CAN_MCR_AWUM
 ((
uöt16_t
)0x0020Ë

	)

2559 
	#CAN_MCR_ABOM
 ((
uöt16_t
)0x0040Ë

	)

2560 
	#CAN_MCR_TTCM
 ((
uöt16_t
)0x0080Ë

	)

2561 
	#CAN_MCR_RESET
 ((
uöt16_t
)0x8000Ë

	)

2564 
	#CAN_MSR_INAK
 ((
uöt16_t
)0x0001Ë

	)

2565 
	#CAN_MSR_SLAK
 ((
uöt16_t
)0x0002Ë

	)

2566 
	#CAN_MSR_ERRI
 ((
uöt16_t
)0x0004Ë

	)

2567 
	#CAN_MSR_WKUI
 ((
uöt16_t
)0x0008Ë

	)

2568 
	#CAN_MSR_SLAKI
 ((
uöt16_t
)0x0010Ë

	)

2569 
	#CAN_MSR_TXM
 ((
uöt16_t
)0x0100Ë

	)

2570 
	#CAN_MSR_RXM
 ((
uöt16_t
)0x0200Ë

	)

2571 
	#CAN_MSR_SAMP
 ((
uöt16_t
)0x0400Ë

	)

2572 
	#CAN_MSR_RX
 ((
uöt16_t
)0x0800Ë

	)

2575 
	#CAN_TSR_RQCP0
 ((
uöt32_t
)0x00000001Ë

	)

2576 
	#CAN_TSR_TXOK0
 ((
uöt32_t
)0x00000002Ë

	)

2577 
	#CAN_TSR_ALST0
 ((
uöt32_t
)0x00000004Ë

	)

2578 
	#CAN_TSR_TERR0
 ((
uöt32_t
)0x00000008Ë

	)

2579 
	#CAN_TSR_ABRQ0
 ((
uöt32_t
)0x00000080Ë

	)

2580 
	#CAN_TSR_RQCP1
 ((
uöt32_t
)0x00000100Ë

	)

2581 
	#CAN_TSR_TXOK1
 ((
uöt32_t
)0x00000200Ë

	)

2582 
	#CAN_TSR_ALST1
 ((
uöt32_t
)0x00000400Ë

	)

2583 
	#CAN_TSR_TERR1
 ((
uöt32_t
)0x00000800Ë

	)

2584 
	#CAN_TSR_ABRQ1
 ((
uöt32_t
)0x00008000Ë

	)

2585 
	#CAN_TSR_RQCP2
 ((
uöt32_t
)0x00010000Ë

	)

2586 
	#CAN_TSR_TXOK2
 ((
uöt32_t
)0x00020000Ë

	)

2587 
	#CAN_TSR_ALST2
 ((
uöt32_t
)0x00040000Ë

	)

2588 
	#CAN_TSR_TERR2
 ((
uöt32_t
)0x00080000Ë

	)

2589 
	#CAN_TSR_ABRQ2
 ((
uöt32_t
)0x00800000Ë

	)

2590 
	#CAN_TSR_CODE
 ((
uöt32_t
)0x03000000Ë

	)

2592 
	#CAN_TSR_TME
 ((
uöt32_t
)0x1C000000Ë

	)

2593 
	#CAN_TSR_TME0
 ((
uöt32_t
)0x04000000Ë

	)

2594 
	#CAN_TSR_TME1
 ((
uöt32_t
)0x08000000Ë

	)

2595 
	#CAN_TSR_TME2
 ((
uöt32_t
)0x10000000Ë

	)

2597 
	#CAN_TSR_LOW
 ((
uöt32_t
)0xE0000000Ë

	)

2598 
	#CAN_TSR_LOW0
 ((
uöt32_t
)0x20000000Ë

	)

2599 
	#CAN_TSR_LOW1
 ((
uöt32_t
)0x40000000Ë

	)

2600 
	#CAN_TSR_LOW2
 ((
uöt32_t
)0x80000000Ë

	)

2603 
	#CAN_RF0R_FMP0
 ((
uöt8_t
)0x03Ë

	)

2604 
	#CAN_RF0R_FULL0
 ((
uöt8_t
)0x08Ë

	)

2605 
	#CAN_RF0R_FOVR0
 ((
uöt8_t
)0x10Ë

	)

2606 
	#CAN_RF0R_RFOM0
 ((
uöt8_t
)0x20Ë

	)

2609 
	#CAN_RF1R_FMP1
 ((
uöt8_t
)0x03Ë

	)

2610 
	#CAN_RF1R_FULL1
 ((
uöt8_t
)0x08Ë

	)

2611 
	#CAN_RF1R_FOVR1
 ((
uöt8_t
)0x10Ë

	)

2612 
	#CAN_RF1R_RFOM1
 ((
uöt8_t
)0x20Ë

	)

2615 
	#CAN_IER_TMEIE
 ((
uöt32_t
)0x00000001Ë

	)

2616 
	#CAN_IER_FMPIE0
 ((
uöt32_t
)0x00000002Ë

	)

2617 
	#CAN_IER_FFIE0
 ((
uöt32_t
)0x00000004Ë

	)

2618 
	#CAN_IER_FOVIE0
 ((
uöt32_t
)0x00000008Ë

	)

2619 
	#CAN_IER_FMPIE1
 ((
uöt32_t
)0x00000010Ë

	)

2620 
	#CAN_IER_FFIE1
 ((
uöt32_t
)0x00000020Ë

	)

2621 
	#CAN_IER_FOVIE1
 ((
uöt32_t
)0x00000040Ë

	)

2622 
	#CAN_IER_EWGIE
 ((
uöt32_t
)0x00000100Ë

	)

2623 
	#CAN_IER_EPVIE
 ((
uöt32_t
)0x00000200Ë

	)

2624 
	#CAN_IER_BOFIE
 ((
uöt32_t
)0x00000400Ë

	)

2625 
	#CAN_IER_LECIE
 ((
uöt32_t
)0x00000800Ë

	)

2626 
	#CAN_IER_ERRIE
 ((
uöt32_t
)0x00008000Ë

	)

2627 
	#CAN_IER_WKUIE
 ((
uöt32_t
)0x00010000Ë

	)

2628 
	#CAN_IER_SLKIE
 ((
uöt32_t
)0x00020000Ë

	)

2631 
	#CAN_ESR_EWGF
 ((
uöt32_t
)0x00000001Ë

	)

2632 
	#CAN_ESR_EPVF
 ((
uöt32_t
)0x00000002Ë

	)

2633 
	#CAN_ESR_BOFF
 ((
uöt32_t
)0x00000004Ë

	)

2635 
	#CAN_ESR_LEC
 ((
uöt32_t
)0x00000070Ë

	)

2636 
	#CAN_ESR_LEC_0
 ((
uöt32_t
)0x00000010Ë

	)

2637 
	#CAN_ESR_LEC_1
 ((
uöt32_t
)0x00000020Ë

	)

2638 
	#CAN_ESR_LEC_2
 ((
uöt32_t
)0x00000040Ë

	)

2640 
	#CAN_ESR_TEC
 ((
uöt32_t
)0x00FF0000Ë

	)

2641 
	#CAN_ESR_REC
 ((
uöt32_t
)0xFF000000Ë

	)

2644 
	#CAN_BTR_BRP
 ((
uöt32_t
)0x000003FFË

	)

2645 
	#CAN_BTR_TS1
 ((
uöt32_t
)0x000F0000Ë

	)

2646 
	#CAN_BTR_TS2
 ((
uöt32_t
)0x00700000Ë

	)

2647 
	#CAN_BTR_SJW
 ((
uöt32_t
)0x03000000Ë

	)

2648 
	#CAN_BTR_LBKM
 ((
uöt32_t
)0x40000000Ë

	)

2649 
	#CAN_BTR_SILM
 ((
uöt32_t
)0x80000000Ë

	)

2653 
	#CAN_TI0R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2654 
	#CAN_TI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2655 
	#CAN_TI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2656 
	#CAN_TI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2657 
	#CAN_TI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2660 
	#CAN_TDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2661 
	#CAN_TDT0R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2662 
	#CAN_TDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2665 
	#CAN_TDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2666 
	#CAN_TDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2667 
	#CAN_TDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2668 
	#CAN_TDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2671 
	#CAN_TDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2672 
	#CAN_TDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2673 
	#CAN_TDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2674 
	#CAN_TDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2677 
	#CAN_TI1R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2678 
	#CAN_TI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2679 
	#CAN_TI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2680 
	#CAN_TI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2681 
	#CAN_TI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2684 
	#CAN_TDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2685 
	#CAN_TDT1R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2686 
	#CAN_TDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2689 
	#CAN_TDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2690 
	#CAN_TDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2691 
	#CAN_TDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2692 
	#CAN_TDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2695 
	#CAN_TDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2696 
	#CAN_TDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2697 
	#CAN_TDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2698 
	#CAN_TDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2701 
	#CAN_TI2R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2702 
	#CAN_TI2R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2703 
	#CAN_TI2R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2704 
	#CAN_TI2R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2705 
	#CAN_TI2R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2708 
	#CAN_TDT2R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2709 
	#CAN_TDT2R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2710 
	#CAN_TDT2R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2713 
	#CAN_TDL2R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2714 
	#CAN_TDL2R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2715 
	#CAN_TDL2R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2716 
	#CAN_TDL2R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2719 
	#CAN_TDH2R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2720 
	#CAN_TDH2R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2721 
	#CAN_TDH2R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2722 
	#CAN_TDH2R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2725 
	#CAN_RI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2726 
	#CAN_RI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2727 
	#CAN_RI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2728 
	#CAN_RI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2731 
	#CAN_RDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2732 
	#CAN_RDT0R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

2733 
	#CAN_RDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2736 
	#CAN_RDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2737 
	#CAN_RDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2738 
	#CAN_RDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2739 
	#CAN_RDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2742 
	#CAN_RDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2743 
	#CAN_RDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2744 
	#CAN_RDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2745 
	#CAN_RDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2748 
	#CAN_RI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2749 
	#CAN_RI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2750 
	#CAN_RI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2751 
	#CAN_RI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2754 
	#CAN_RDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2755 
	#CAN_RDT1R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

2756 
	#CAN_RDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2759 
	#CAN_RDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2760 
	#CAN_RDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2761 
	#CAN_RDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2762 
	#CAN_RDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2765 
	#CAN_RDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2766 
	#CAN_RDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2767 
	#CAN_RDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2768 
	#CAN_RDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2772 
	#CAN_FMR_FINIT
 ((
uöt8_t
)0x01Ë

	)

2775 
	#CAN_FM1R_FBM
 ((
uöt16_t
)0x3FFFË

	)

2776 
	#CAN_FM1R_FBM0
 ((
uöt16_t
)0x0001Ë

	)

2777 
	#CAN_FM1R_FBM1
 ((
uöt16_t
)0x0002Ë

	)

2778 
	#CAN_FM1R_FBM2
 ((
uöt16_t
)0x0004Ë

	)

2779 
	#CAN_FM1R_FBM3
 ((
uöt16_t
)0x0008Ë

	)

2780 
	#CAN_FM1R_FBM4
 ((
uöt16_t
)0x0010Ë

	)

2781 
	#CAN_FM1R_FBM5
 ((
uöt16_t
)0x0020Ë

	)

2782 
	#CAN_FM1R_FBM6
 ((
uöt16_t
)0x0040Ë

	)

2783 
	#CAN_FM1R_FBM7
 ((
uöt16_t
)0x0080Ë

	)

2784 
	#CAN_FM1R_FBM8
 ((
uöt16_t
)0x0100Ë

	)

2785 
	#CAN_FM1R_FBM9
 ((
uöt16_t
)0x0200Ë

	)

2786 
	#CAN_FM1R_FBM10
 ((
uöt16_t
)0x0400Ë

	)

2787 
	#CAN_FM1R_FBM11
 ((
uöt16_t
)0x0800Ë

	)

2788 
	#CAN_FM1R_FBM12
 ((
uöt16_t
)0x1000Ë

	)

2789 
	#CAN_FM1R_FBM13
 ((
uöt16_t
)0x2000Ë

	)

2792 
	#CAN_FS1R_FSC
 ((
uöt16_t
)0x3FFFË

	)

2793 
	#CAN_FS1R_FSC0
 ((
uöt16_t
)0x0001Ë

	)

2794 
	#CAN_FS1R_FSC1
 ((
uöt16_t
)0x0002Ë

	)

2795 
	#CAN_FS1R_FSC2
 ((
uöt16_t
)0x0004Ë

	)

2796 
	#CAN_FS1R_FSC3
 ((
uöt16_t
)0x0008Ë

	)

2797 
	#CAN_FS1R_FSC4
 ((
uöt16_t
)0x0010Ë

	)

2798 
	#CAN_FS1R_FSC5
 ((
uöt16_t
)0x0020Ë

	)

2799 
	#CAN_FS1R_FSC6
 ((
uöt16_t
)0x0040Ë

	)

2800 
	#CAN_FS1R_FSC7
 ((
uöt16_t
)0x0080Ë

	)

2801 
	#CAN_FS1R_FSC8
 ((
uöt16_t
)0x0100Ë

	)

2802 
	#CAN_FS1R_FSC9
 ((
uöt16_t
)0x0200Ë

	)

2803 
	#CAN_FS1R_FSC10
 ((
uöt16_t
)0x0400Ë

	)

2804 
	#CAN_FS1R_FSC11
 ((
uöt16_t
)0x0800Ë

	)

2805 
	#CAN_FS1R_FSC12
 ((
uöt16_t
)0x1000Ë

	)

2806 
	#CAN_FS1R_FSC13
 ((
uöt16_t
)0x2000Ë

	)

2809 
	#CAN_FFA1R_FFA
 ((
uöt16_t
)0x3FFFË

	)

2810 
	#CAN_FFA1R_FFA0
 ((
uöt16_t
)0x0001Ë

	)

2811 
	#CAN_FFA1R_FFA1
 ((
uöt16_t
)0x0002Ë

	)

2812 
	#CAN_FFA1R_FFA2
 ((
uöt16_t
)0x0004Ë

	)

2813 
	#CAN_FFA1R_FFA3
 ((
uöt16_t
)0x0008Ë

	)

2814 
	#CAN_FFA1R_FFA4
 ((
uöt16_t
)0x0010Ë

	)

2815 
	#CAN_FFA1R_FFA5
 ((
uöt16_t
)0x0020Ë

	)

2816 
	#CAN_FFA1R_FFA6
 ((
uöt16_t
)0x0040Ë

	)

2817 
	#CAN_FFA1R_FFA7
 ((
uöt16_t
)0x0080Ë

	)

2818 
	#CAN_FFA1R_FFA8
 ((
uöt16_t
)0x0100Ë

	)

2819 
	#CAN_FFA1R_FFA9
 ((
uöt16_t
)0x0200Ë

	)

2820 
	#CAN_FFA1R_FFA10
 ((
uöt16_t
)0x0400Ë

	)

2821 
	#CAN_FFA1R_FFA11
 ((
uöt16_t
)0x0800Ë

	)

2822 
	#CAN_FFA1R_FFA12
 ((
uöt16_t
)0x1000Ë

	)

2823 
	#CAN_FFA1R_FFA13
 ((
uöt16_t
)0x2000Ë

	)

2826 
	#CAN_FA1R_FACT
 ((
uöt16_t
)0x3FFFË

	)

2827 
	#CAN_FA1R_FACT0
 ((
uöt16_t
)0x0001Ë

	)

2828 
	#CAN_FA1R_FACT1
 ((
uöt16_t
)0x0002Ë

	)

2829 
	#CAN_FA1R_FACT2
 ((
uöt16_t
)0x0004Ë

	)

2830 
	#CAN_FA1R_FACT3
 ((
uöt16_t
)0x0008Ë

	)

2831 
	#CAN_FA1R_FACT4
 ((
uöt16_t
)0x0010Ë

	)

2832 
	#CAN_FA1R_FACT5
 ((
uöt16_t
)0x0020Ë

	)

2833 
	#CAN_FA1R_FACT6
 ((
uöt16_t
)0x0040Ë

	)

2834 
	#CAN_FA1R_FACT7
 ((
uöt16_t
)0x0080Ë

	)

2835 
	#CAN_FA1R_FACT8
 ((
uöt16_t
)0x0100Ë

	)

2836 
	#CAN_FA1R_FACT9
 ((
uöt16_t
)0x0200Ë

	)

2837 
	#CAN_FA1R_FACT10
 ((
uöt16_t
)0x0400Ë

	)

2838 
	#CAN_FA1R_FACT11
 ((
uöt16_t
)0x0800Ë

	)

2839 
	#CAN_FA1R_FACT12
 ((
uöt16_t
)0x1000Ë

	)

2840 
	#CAN_FA1R_FACT13
 ((
uöt16_t
)0x2000Ë

	)

2843 
	#CAN_F0R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2844 
	#CAN_F0R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2845 
	#CAN_F0R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2846 
	#CAN_F0R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2847 
	#CAN_F0R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2848 
	#CAN_F0R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2849 
	#CAN_F0R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2850 
	#CAN_F0R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2851 
	#CAN_F0R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2852 
	#CAN_F0R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2853 
	#CAN_F0R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2854 
	#CAN_F0R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2855 
	#CAN_F0R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2856 
	#CAN_F0R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2857 
	#CAN_F0R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2858 
	#CAN_F0R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2859 
	#CAN_F0R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2860 
	#CAN_F0R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2861 
	#CAN_F0R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2862 
	#CAN_F0R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2863 
	#CAN_F0R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2864 
	#CAN_F0R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2865 
	#CAN_F0R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2866 
	#CAN_F0R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2867 
	#CAN_F0R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2868 
	#CAN_F0R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2869 
	#CAN_F0R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2870 
	#CAN_F0R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2871 
	#CAN_F0R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2872 
	#CAN_F0R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2873 
	#CAN_F0R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2874 
	#CAN_F0R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2877 
	#CAN_F1R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2878 
	#CAN_F1R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2879 
	#CAN_F1R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2880 
	#CAN_F1R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2881 
	#CAN_F1R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2882 
	#CAN_F1R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2883 
	#CAN_F1R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2884 
	#CAN_F1R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2885 
	#CAN_F1R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2886 
	#CAN_F1R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2887 
	#CAN_F1R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2888 
	#CAN_F1R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2889 
	#CAN_F1R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2890 
	#CAN_F1R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2891 
	#CAN_F1R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2892 
	#CAN_F1R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2893 
	#CAN_F1R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2894 
	#CAN_F1R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2895 
	#CAN_F1R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2896 
	#CAN_F1R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2897 
	#CAN_F1R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2898 
	#CAN_F1R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2899 
	#CAN_F1R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2900 
	#CAN_F1R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2901 
	#CAN_F1R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2902 
	#CAN_F1R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2903 
	#CAN_F1R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2904 
	#CAN_F1R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2905 
	#CAN_F1R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2906 
	#CAN_F1R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2907 
	#CAN_F1R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2908 
	#CAN_F1R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2911 
	#CAN_F2R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2912 
	#CAN_F2R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2913 
	#CAN_F2R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2914 
	#CAN_F2R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2915 
	#CAN_F2R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2916 
	#CAN_F2R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2917 
	#CAN_F2R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2918 
	#CAN_F2R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2919 
	#CAN_F2R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2920 
	#CAN_F2R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2921 
	#CAN_F2R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2922 
	#CAN_F2R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2923 
	#CAN_F2R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2924 
	#CAN_F2R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2925 
	#CAN_F2R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2926 
	#CAN_F2R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2927 
	#CAN_F2R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2928 
	#CAN_F2R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2929 
	#CAN_F2R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2930 
	#CAN_F2R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2931 
	#CAN_F2R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2932 
	#CAN_F2R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2933 
	#CAN_F2R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2934 
	#CAN_F2R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2935 
	#CAN_F2R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2936 
	#CAN_F2R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2937 
	#CAN_F2R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2938 
	#CAN_F2R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2939 
	#CAN_F2R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2940 
	#CAN_F2R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2941 
	#CAN_F2R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2942 
	#CAN_F2R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2945 
	#CAN_F3R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2946 
	#CAN_F3R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2947 
	#CAN_F3R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2948 
	#CAN_F3R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2949 
	#CAN_F3R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2950 
	#CAN_F3R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2951 
	#CAN_F3R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2952 
	#CAN_F3R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2953 
	#CAN_F3R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2954 
	#CAN_F3R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2955 
	#CAN_F3R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2956 
	#CAN_F3R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2957 
	#CAN_F3R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2958 
	#CAN_F3R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2959 
	#CAN_F3R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2960 
	#CAN_F3R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2961 
	#CAN_F3R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2962 
	#CAN_F3R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2963 
	#CAN_F3R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2964 
	#CAN_F3R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2965 
	#CAN_F3R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2966 
	#CAN_F3R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2967 
	#CAN_F3R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2968 
	#CAN_F3R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2969 
	#CAN_F3R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2970 
	#CAN_F3R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2971 
	#CAN_F3R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2972 
	#CAN_F3R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2973 
	#CAN_F3R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2974 
	#CAN_F3R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2975 
	#CAN_F3R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2976 
	#CAN_F3R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2979 
	#CAN_F4R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2980 
	#CAN_F4R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2981 
	#CAN_F4R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2982 
	#CAN_F4R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2983 
	#CAN_F4R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2984 
	#CAN_F4R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2985 
	#CAN_F4R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2986 
	#CAN_F4R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2987 
	#CAN_F4R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2988 
	#CAN_F4R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2989 
	#CAN_F4R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2990 
	#CAN_F4R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2991 
	#CAN_F4R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2992 
	#CAN_F4R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2993 
	#CAN_F4R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2994 
	#CAN_F4R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2995 
	#CAN_F4R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2996 
	#CAN_F4R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2997 
	#CAN_F4R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2998 
	#CAN_F4R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2999 
	#CAN_F4R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3000 
	#CAN_F4R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3001 
	#CAN_F4R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3002 
	#CAN_F4R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3003 
	#CAN_F4R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3004 
	#CAN_F4R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3005 
	#CAN_F4R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3006 
	#CAN_F4R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3007 
	#CAN_F4R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3008 
	#CAN_F4R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3009 
	#CAN_F4R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3010 
	#CAN_F4R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3013 
	#CAN_F5R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3014 
	#CAN_F5R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3015 
	#CAN_F5R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3016 
	#CAN_F5R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3017 
	#CAN_F5R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3018 
	#CAN_F5R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3019 
	#CAN_F5R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3020 
	#CAN_F5R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3021 
	#CAN_F5R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3022 
	#CAN_F5R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3023 
	#CAN_F5R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3024 
	#CAN_F5R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3025 
	#CAN_F5R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3026 
	#CAN_F5R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3027 
	#CAN_F5R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3028 
	#CAN_F5R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3029 
	#CAN_F5R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3030 
	#CAN_F5R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3031 
	#CAN_F5R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3032 
	#CAN_F5R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3033 
	#CAN_F5R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3034 
	#CAN_F5R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3035 
	#CAN_F5R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3036 
	#CAN_F5R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3037 
	#CAN_F5R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3038 
	#CAN_F5R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3039 
	#CAN_F5R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3040 
	#CAN_F5R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3041 
	#CAN_F5R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3042 
	#CAN_F5R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3043 
	#CAN_F5R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3044 
	#CAN_F5R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3047 
	#CAN_F6R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3048 
	#CAN_F6R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3049 
	#CAN_F6R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3050 
	#CAN_F6R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3051 
	#CAN_F6R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3052 
	#CAN_F6R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3053 
	#CAN_F6R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3054 
	#CAN_F6R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3055 
	#CAN_F6R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3056 
	#CAN_F6R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3057 
	#CAN_F6R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3058 
	#CAN_F6R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3059 
	#CAN_F6R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3060 
	#CAN_F6R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3061 
	#CAN_F6R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3062 
	#CAN_F6R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3063 
	#CAN_F6R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3064 
	#CAN_F6R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3065 
	#CAN_F6R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3066 
	#CAN_F6R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3067 
	#CAN_F6R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3068 
	#CAN_F6R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3069 
	#CAN_F6R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3070 
	#CAN_F6R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3071 
	#CAN_F6R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3072 
	#CAN_F6R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3073 
	#CAN_F6R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3074 
	#CAN_F6R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3075 
	#CAN_F6R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3076 
	#CAN_F6R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3077 
	#CAN_F6R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3078 
	#CAN_F6R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3081 
	#CAN_F7R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3082 
	#CAN_F7R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3083 
	#CAN_F7R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3084 
	#CAN_F7R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3085 
	#CAN_F7R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3086 
	#CAN_F7R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3087 
	#CAN_F7R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3088 
	#CAN_F7R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3089 
	#CAN_F7R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3090 
	#CAN_F7R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3091 
	#CAN_F7R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3092 
	#CAN_F7R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3093 
	#CAN_F7R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3094 
	#CAN_F7R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3095 
	#CAN_F7R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3096 
	#CAN_F7R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3097 
	#CAN_F7R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3098 
	#CAN_F7R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3099 
	#CAN_F7R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3100 
	#CAN_F7R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3101 
	#CAN_F7R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3102 
	#CAN_F7R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3103 
	#CAN_F7R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3104 
	#CAN_F7R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3105 
	#CAN_F7R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3106 
	#CAN_F7R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3107 
	#CAN_F7R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3108 
	#CAN_F7R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3109 
	#CAN_F7R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3110 
	#CAN_F7R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3111 
	#CAN_F7R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3112 
	#CAN_F7R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3115 
	#CAN_F8R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3116 
	#CAN_F8R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3117 
	#CAN_F8R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3118 
	#CAN_F8R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3119 
	#CAN_F8R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3120 
	#CAN_F8R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3121 
	#CAN_F8R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3122 
	#CAN_F8R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3123 
	#CAN_F8R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3124 
	#CAN_F8R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3125 
	#CAN_F8R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3126 
	#CAN_F8R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3127 
	#CAN_F8R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3128 
	#CAN_F8R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3129 
	#CAN_F8R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3130 
	#CAN_F8R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3131 
	#CAN_F8R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3132 
	#CAN_F8R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3133 
	#CAN_F8R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3134 
	#CAN_F8R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3135 
	#CAN_F8R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3136 
	#CAN_F8R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3137 
	#CAN_F8R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3138 
	#CAN_F8R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3139 
	#CAN_F8R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3140 
	#CAN_F8R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3141 
	#CAN_F8R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3142 
	#CAN_F8R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3143 
	#CAN_F8R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3144 
	#CAN_F8R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3145 
	#CAN_F8R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3146 
	#CAN_F8R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3149 
	#CAN_F9R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3150 
	#CAN_F9R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3151 
	#CAN_F9R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3152 
	#CAN_F9R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3153 
	#CAN_F9R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3154 
	#CAN_F9R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3155 
	#CAN_F9R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3156 
	#CAN_F9R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3157 
	#CAN_F9R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3158 
	#CAN_F9R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3159 
	#CAN_F9R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3160 
	#CAN_F9R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3161 
	#CAN_F9R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3162 
	#CAN_F9R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3163 
	#CAN_F9R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3164 
	#CAN_F9R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3165 
	#CAN_F9R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3166 
	#CAN_F9R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3167 
	#CAN_F9R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3168 
	#CAN_F9R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3169 
	#CAN_F9R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3170 
	#CAN_F9R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3171 
	#CAN_F9R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3172 
	#CAN_F9R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3173 
	#CAN_F9R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3174 
	#CAN_F9R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3175 
	#CAN_F9R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3176 
	#CAN_F9R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3177 
	#CAN_F9R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3178 
	#CAN_F9R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3179 
	#CAN_F9R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3180 
	#CAN_F9R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3183 
	#CAN_F10R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3184 
	#CAN_F10R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3185 
	#CAN_F10R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3186 
	#CAN_F10R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3187 
	#CAN_F10R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3188 
	#CAN_F10R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3189 
	#CAN_F10R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3190 
	#CAN_F10R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3191 
	#CAN_F10R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3192 
	#CAN_F10R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3193 
	#CAN_F10R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3194 
	#CAN_F10R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3195 
	#CAN_F10R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3196 
	#CAN_F10R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3197 
	#CAN_F10R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3198 
	#CAN_F10R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3199 
	#CAN_F10R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3200 
	#CAN_F10R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3201 
	#CAN_F10R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3202 
	#CAN_F10R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3203 
	#CAN_F10R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3204 
	#CAN_F10R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3205 
	#CAN_F10R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3206 
	#CAN_F10R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3207 
	#CAN_F10R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3208 
	#CAN_F10R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3209 
	#CAN_F10R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3210 
	#CAN_F10R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3211 
	#CAN_F10R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3212 
	#CAN_F10R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3213 
	#CAN_F10R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3214 
	#CAN_F10R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3217 
	#CAN_F11R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3218 
	#CAN_F11R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3219 
	#CAN_F11R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3220 
	#CAN_F11R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3221 
	#CAN_F11R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3222 
	#CAN_F11R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3223 
	#CAN_F11R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3224 
	#CAN_F11R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3225 
	#CAN_F11R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3226 
	#CAN_F11R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3227 
	#CAN_F11R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3228 
	#CAN_F11R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3229 
	#CAN_F11R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3230 
	#CAN_F11R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3231 
	#CAN_F11R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3232 
	#CAN_F11R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3233 
	#CAN_F11R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3234 
	#CAN_F11R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3235 
	#CAN_F11R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3236 
	#CAN_F11R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3237 
	#CAN_F11R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3238 
	#CAN_F11R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3239 
	#CAN_F11R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3240 
	#CAN_F11R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3241 
	#CAN_F11R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3242 
	#CAN_F11R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3243 
	#CAN_F11R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3244 
	#CAN_F11R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3245 
	#CAN_F11R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3246 
	#CAN_F11R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3247 
	#CAN_F11R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3248 
	#CAN_F11R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3251 
	#CAN_F12R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3252 
	#CAN_F12R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3253 
	#CAN_F12R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3254 
	#CAN_F12R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3255 
	#CAN_F12R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3256 
	#CAN_F12R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3257 
	#CAN_F12R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3258 
	#CAN_F12R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3259 
	#CAN_F12R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3260 
	#CAN_F12R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3261 
	#CAN_F12R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3262 
	#CAN_F12R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3263 
	#CAN_F12R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3264 
	#CAN_F12R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3265 
	#CAN_F12R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3266 
	#CAN_F12R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3267 
	#CAN_F12R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3268 
	#CAN_F12R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3269 
	#CAN_F12R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3270 
	#CAN_F12R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3271 
	#CAN_F12R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3272 
	#CAN_F12R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3273 
	#CAN_F12R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3274 
	#CAN_F12R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3275 
	#CAN_F12R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3276 
	#CAN_F12R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3277 
	#CAN_F12R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3278 
	#CAN_F12R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3279 
	#CAN_F12R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3280 
	#CAN_F12R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3281 
	#CAN_F12R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3282 
	#CAN_F12R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3285 
	#CAN_F13R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3286 
	#CAN_F13R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3287 
	#CAN_F13R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3288 
	#CAN_F13R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3289 
	#CAN_F13R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3290 
	#CAN_F13R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3291 
	#CAN_F13R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3292 
	#CAN_F13R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3293 
	#CAN_F13R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3294 
	#CAN_F13R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3295 
	#CAN_F13R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3296 
	#CAN_F13R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3297 
	#CAN_F13R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3298 
	#CAN_F13R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3299 
	#CAN_F13R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3300 
	#CAN_F13R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3301 
	#CAN_F13R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3302 
	#CAN_F13R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3303 
	#CAN_F13R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3304 
	#CAN_F13R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3305 
	#CAN_F13R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3306 
	#CAN_F13R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3307 
	#CAN_F13R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3308 
	#CAN_F13R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3309 
	#CAN_F13R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3310 
	#CAN_F13R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3311 
	#CAN_F13R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3312 
	#CAN_F13R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3313 
	#CAN_F13R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3314 
	#CAN_F13R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3315 
	#CAN_F13R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3316 
	#CAN_F13R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3319 
	#CAN_F0R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3320 
	#CAN_F0R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3321 
	#CAN_F0R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3322 
	#CAN_F0R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3323 
	#CAN_F0R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3324 
	#CAN_F0R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3325 
	#CAN_F0R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3326 
	#CAN_F0R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3327 
	#CAN_F0R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3328 
	#CAN_F0R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3329 
	#CAN_F0R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3330 
	#CAN_F0R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3331 
	#CAN_F0R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3332 
	#CAN_F0R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3333 
	#CAN_F0R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3334 
	#CAN_F0R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3335 
	#CAN_F0R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3336 
	#CAN_F0R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3337 
	#CAN_F0R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3338 
	#CAN_F0R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3339 
	#CAN_F0R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3340 
	#CAN_F0R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3341 
	#CAN_F0R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3342 
	#CAN_F0R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3343 
	#CAN_F0R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3344 
	#CAN_F0R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3345 
	#CAN_F0R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3346 
	#CAN_F0R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3347 
	#CAN_F0R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3348 
	#CAN_F0R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3349 
	#CAN_F0R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3350 
	#CAN_F0R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3353 
	#CAN_F1R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3354 
	#CAN_F1R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3355 
	#CAN_F1R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3356 
	#CAN_F1R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3357 
	#CAN_F1R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3358 
	#CAN_F1R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3359 
	#CAN_F1R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3360 
	#CAN_F1R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3361 
	#CAN_F1R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3362 
	#CAN_F1R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3363 
	#CAN_F1R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3364 
	#CAN_F1R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3365 
	#CAN_F1R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3366 
	#CAN_F1R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3367 
	#CAN_F1R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3368 
	#CAN_F1R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3369 
	#CAN_F1R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3370 
	#CAN_F1R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3371 
	#CAN_F1R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3372 
	#CAN_F1R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3373 
	#CAN_F1R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3374 
	#CAN_F1R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3375 
	#CAN_F1R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3376 
	#CAN_F1R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3377 
	#CAN_F1R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3378 
	#CAN_F1R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3379 
	#CAN_F1R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3380 
	#CAN_F1R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3381 
	#CAN_F1R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3382 
	#CAN_F1R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3383 
	#CAN_F1R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3384 
	#CAN_F1R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3387 
	#CAN_F2R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3388 
	#CAN_F2R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3389 
	#CAN_F2R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3390 
	#CAN_F2R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3391 
	#CAN_F2R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3392 
	#CAN_F2R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3393 
	#CAN_F2R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3394 
	#CAN_F2R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3395 
	#CAN_F2R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3396 
	#CAN_F2R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3397 
	#CAN_F2R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3398 
	#CAN_F2R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3399 
	#CAN_F2R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3400 
	#CAN_F2R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3401 
	#CAN_F2R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3402 
	#CAN_F2R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3403 
	#CAN_F2R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3404 
	#CAN_F2R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3405 
	#CAN_F2R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3406 
	#CAN_F2R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3407 
	#CAN_F2R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3408 
	#CAN_F2R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3409 
	#CAN_F2R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3410 
	#CAN_F2R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3411 
	#CAN_F2R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3412 
	#CAN_F2R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3413 
	#CAN_F2R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3414 
	#CAN_F2R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3415 
	#CAN_F2R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3416 
	#CAN_F2R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3417 
	#CAN_F2R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3418 
	#CAN_F2R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3421 
	#CAN_F3R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3422 
	#CAN_F3R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3423 
	#CAN_F3R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3424 
	#CAN_F3R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3425 
	#CAN_F3R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3426 
	#CAN_F3R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3427 
	#CAN_F3R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3428 
	#CAN_F3R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3429 
	#CAN_F3R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3430 
	#CAN_F3R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3431 
	#CAN_F3R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3432 
	#CAN_F3R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3433 
	#CAN_F3R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3434 
	#CAN_F3R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3435 
	#CAN_F3R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3436 
	#CAN_F3R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3437 
	#CAN_F3R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3438 
	#CAN_F3R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3439 
	#CAN_F3R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3440 
	#CAN_F3R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3441 
	#CAN_F3R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3442 
	#CAN_F3R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3443 
	#CAN_F3R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3444 
	#CAN_F3R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3445 
	#CAN_F3R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3446 
	#CAN_F3R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3447 
	#CAN_F3R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3448 
	#CAN_F3R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3449 
	#CAN_F3R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3450 
	#CAN_F3R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3451 
	#CAN_F3R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3452 
	#CAN_F3R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3455 
	#CAN_F4R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3456 
	#CAN_F4R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3457 
	#CAN_F4R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3458 
	#CAN_F4R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3459 
	#CAN_F4R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3460 
	#CAN_F4R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3461 
	#CAN_F4R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3462 
	#CAN_F4R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3463 
	#CAN_F4R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3464 
	#CAN_F4R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3465 
	#CAN_F4R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3466 
	#CAN_F4R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3467 
	#CAN_F4R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3468 
	#CAN_F4R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3469 
	#CAN_F4R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3470 
	#CAN_F4R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3471 
	#CAN_F4R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3472 
	#CAN_F4R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3473 
	#CAN_F4R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3474 
	#CAN_F4R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3475 
	#CAN_F4R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3476 
	#CAN_F4R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3477 
	#CAN_F4R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3478 
	#CAN_F4R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3479 
	#CAN_F4R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3480 
	#CAN_F4R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3481 
	#CAN_F4R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3482 
	#CAN_F4R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3483 
	#CAN_F4R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3484 
	#CAN_F4R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3485 
	#CAN_F4R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3486 
	#CAN_F4R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3489 
	#CAN_F5R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3490 
	#CAN_F5R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3491 
	#CAN_F5R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3492 
	#CAN_F5R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3493 
	#CAN_F5R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3494 
	#CAN_F5R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3495 
	#CAN_F5R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3496 
	#CAN_F5R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3497 
	#CAN_F5R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3498 
	#CAN_F5R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3499 
	#CAN_F5R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3500 
	#CAN_F5R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3501 
	#CAN_F5R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3502 
	#CAN_F5R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3503 
	#CAN_F5R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3504 
	#CAN_F5R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3505 
	#CAN_F5R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3506 
	#CAN_F5R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3507 
	#CAN_F5R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3508 
	#CAN_F5R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3509 
	#CAN_F5R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3510 
	#CAN_F5R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3511 
	#CAN_F5R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3512 
	#CAN_F5R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3513 
	#CAN_F5R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3514 
	#CAN_F5R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3515 
	#CAN_F5R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3516 
	#CAN_F5R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3517 
	#CAN_F5R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3518 
	#CAN_F5R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3519 
	#CAN_F5R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3520 
	#CAN_F5R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3523 
	#CAN_F6R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3524 
	#CAN_F6R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3525 
	#CAN_F6R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3526 
	#CAN_F6R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3527 
	#CAN_F6R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3528 
	#CAN_F6R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3529 
	#CAN_F6R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3530 
	#CAN_F6R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3531 
	#CAN_F6R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3532 
	#CAN_F6R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3533 
	#CAN_F6R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3534 
	#CAN_F6R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3535 
	#CAN_F6R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3536 
	#CAN_F6R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3537 
	#CAN_F6R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3538 
	#CAN_F6R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3539 
	#CAN_F6R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3540 
	#CAN_F6R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3541 
	#CAN_F6R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3542 
	#CAN_F6R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3543 
	#CAN_F6R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3544 
	#CAN_F6R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3545 
	#CAN_F6R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3546 
	#CAN_F6R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3547 
	#CAN_F6R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3548 
	#CAN_F6R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3549 
	#CAN_F6R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3550 
	#CAN_F6R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3551 
	#CAN_F6R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3552 
	#CAN_F6R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3553 
	#CAN_F6R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3554 
	#CAN_F6R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3557 
	#CAN_F7R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3558 
	#CAN_F7R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3559 
	#CAN_F7R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3560 
	#CAN_F7R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3561 
	#CAN_F7R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3562 
	#CAN_F7R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3563 
	#CAN_F7R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3564 
	#CAN_F7R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3565 
	#CAN_F7R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3566 
	#CAN_F7R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3567 
	#CAN_F7R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3568 
	#CAN_F7R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3569 
	#CAN_F7R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3570 
	#CAN_F7R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3571 
	#CAN_F7R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3572 
	#CAN_F7R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3573 
	#CAN_F7R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3574 
	#CAN_F7R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3575 
	#CAN_F7R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3576 
	#CAN_F7R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3577 
	#CAN_F7R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3578 
	#CAN_F7R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3579 
	#CAN_F7R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3580 
	#CAN_F7R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3581 
	#CAN_F7R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3582 
	#CAN_F7R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3583 
	#CAN_F7R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3584 
	#CAN_F7R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3585 
	#CAN_F7R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3586 
	#CAN_F7R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3587 
	#CAN_F7R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3588 
	#CAN_F7R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3591 
	#CAN_F8R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3592 
	#CAN_F8R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3593 
	#CAN_F8R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3594 
	#CAN_F8R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3595 
	#CAN_F8R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3596 
	#CAN_F8R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3597 
	#CAN_F8R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3598 
	#CAN_F8R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3599 
	#CAN_F8R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3600 
	#CAN_F8R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3601 
	#CAN_F8R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3602 
	#CAN_F8R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3603 
	#CAN_F8R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3604 
	#CAN_F8R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3605 
	#CAN_F8R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3606 
	#CAN_F8R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3607 
	#CAN_F8R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3608 
	#CAN_F8R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3609 
	#CAN_F8R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3610 
	#CAN_F8R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3611 
	#CAN_F8R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3612 
	#CAN_F8R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3613 
	#CAN_F8R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3614 
	#CAN_F8R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3615 
	#CAN_F8R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3616 
	#CAN_F8R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3617 
	#CAN_F8R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3618 
	#CAN_F8R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3619 
	#CAN_F8R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3620 
	#CAN_F8R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3621 
	#CAN_F8R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3622 
	#CAN_F8R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3625 
	#CAN_F9R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3626 
	#CAN_F9R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3627 
	#CAN_F9R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3628 
	#CAN_F9R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3629 
	#CAN_F9R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3630 
	#CAN_F9R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3631 
	#CAN_F9R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3632 
	#CAN_F9R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3633 
	#CAN_F9R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3634 
	#CAN_F9R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3635 
	#CAN_F9R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3636 
	#CAN_F9R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3637 
	#CAN_F9R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3638 
	#CAN_F9R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3639 
	#CAN_F9R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3640 
	#CAN_F9R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3641 
	#CAN_F9R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3642 
	#CAN_F9R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3643 
	#CAN_F9R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3644 
	#CAN_F9R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3645 
	#CAN_F9R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3646 
	#CAN_F9R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3647 
	#CAN_F9R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3648 
	#CAN_F9R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3649 
	#CAN_F9R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3650 
	#CAN_F9R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3651 
	#CAN_F9R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3652 
	#CAN_F9R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3653 
	#CAN_F9R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3654 
	#CAN_F9R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3655 
	#CAN_F9R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3656 
	#CAN_F9R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3659 
	#CAN_F10R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3660 
	#CAN_F10R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3661 
	#CAN_F10R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3662 
	#CAN_F10R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3663 
	#CAN_F10R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3664 
	#CAN_F10R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3665 
	#CAN_F10R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3666 
	#CAN_F10R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3667 
	#CAN_F10R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3668 
	#CAN_F10R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3669 
	#CAN_F10R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3670 
	#CAN_F10R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3671 
	#CAN_F10R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3672 
	#CAN_F10R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3673 
	#CAN_F10R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3674 
	#CAN_F10R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3675 
	#CAN_F10R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3676 
	#CAN_F10R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3677 
	#CAN_F10R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3678 
	#CAN_F10R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3679 
	#CAN_F10R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3680 
	#CAN_F10R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3681 
	#CAN_F10R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3682 
	#CAN_F10R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3683 
	#CAN_F10R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3684 
	#CAN_F10R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3685 
	#CAN_F10R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3686 
	#CAN_F10R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3687 
	#CAN_F10R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3688 
	#CAN_F10R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3689 
	#CAN_F10R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3690 
	#CAN_F10R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3693 
	#CAN_F11R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3694 
	#CAN_F11R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3695 
	#CAN_F11R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3696 
	#CAN_F11R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3697 
	#CAN_F11R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3698 
	#CAN_F11R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3699 
	#CAN_F11R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3700 
	#CAN_F11R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3701 
	#CAN_F11R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3702 
	#CAN_F11R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3703 
	#CAN_F11R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3704 
	#CAN_F11R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3705 
	#CAN_F11R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3706 
	#CAN_F11R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3707 
	#CAN_F11R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3708 
	#CAN_F11R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3709 
	#CAN_F11R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3710 
	#CAN_F11R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3711 
	#CAN_F11R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3712 
	#CAN_F11R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3713 
	#CAN_F11R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3714 
	#CAN_F11R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3715 
	#CAN_F11R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3716 
	#CAN_F11R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3717 
	#CAN_F11R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3718 
	#CAN_F11R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3719 
	#CAN_F11R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3720 
	#CAN_F11R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3721 
	#CAN_F11R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3722 
	#CAN_F11R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3723 
	#CAN_F11R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3724 
	#CAN_F11R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3727 
	#CAN_F12R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3728 
	#CAN_F12R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3729 
	#CAN_F12R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3730 
	#CAN_F12R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3731 
	#CAN_F12R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3732 
	#CAN_F12R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3733 
	#CAN_F12R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3734 
	#CAN_F12R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3735 
	#CAN_F12R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3736 
	#CAN_F12R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3737 
	#CAN_F12R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3738 
	#CAN_F12R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3739 
	#CAN_F12R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3740 
	#CAN_F12R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3741 
	#CAN_F12R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3742 
	#CAN_F12R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3743 
	#CAN_F12R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3744 
	#CAN_F12R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3745 
	#CAN_F12R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3746 
	#CAN_F12R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3747 
	#CAN_F12R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3748 
	#CAN_F12R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3749 
	#CAN_F12R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3750 
	#CAN_F12R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3751 
	#CAN_F12R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3752 
	#CAN_F12R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3753 
	#CAN_F12R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3754 
	#CAN_F12R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3755 
	#CAN_F12R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3756 
	#CAN_F12R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3757 
	#CAN_F12R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3758 
	#CAN_F12R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3761 
	#CAN_F13R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3762 
	#CAN_F13R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3763 
	#CAN_F13R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3764 
	#CAN_F13R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3765 
	#CAN_F13R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3766 
	#CAN_F13R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3767 
	#CAN_F13R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3768 
	#CAN_F13R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3769 
	#CAN_F13R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3770 
	#CAN_F13R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3771 
	#CAN_F13R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3772 
	#CAN_F13R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3773 
	#CAN_F13R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3774 
	#CAN_F13R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3775 
	#CAN_F13R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3776 
	#CAN_F13R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3777 
	#CAN_F13R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3778 
	#CAN_F13R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3779 
	#CAN_F13R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3780 
	#CAN_F13R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3781 
	#CAN_F13R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3782 
	#CAN_F13R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3783 
	#CAN_F13R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3784 
	#CAN_F13R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3785 
	#CAN_F13R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3786 
	#CAN_F13R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3787 
	#CAN_F13R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3788 
	#CAN_F13R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3789 
	#CAN_F13R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3790 
	#CAN_F13R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3791 
	#CAN_F13R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3792 
	#CAN_F13R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3794 #i‡
	`deföed
(
STM32F446xx
)

3802 
	#CEC_CR_CECEN
 ((
uöt32_t
)0x00000001Ë

	)

3803 
	#CEC_CR_TXSOM
 ((
uöt32_t
)0x00000002Ë

	)

3804 
	#CEC_CR_TXEOM
 ((
uöt32_t
)0x00000004Ë

	)

3807 
	#CEC_CFGR_SFT
 ((
uöt32_t
)0x00000007Ë

	)

3808 
	#CEC_CFGR_RXTOL
 ((
uöt32_t
)0x00000008Ë

	)

3809 
	#CEC_CFGR_BRESTP
 ((
uöt32_t
)0x00000010Ë

	)

3810 
	#CEC_CFGR_BREGEN
 ((
uöt32_t
)0x00000020Ë

	)

3811 
	#CEC_CFGR_LREGEN
 ((
uöt32_t
)0x00000040Ë

	)

3812 
	#CEC_CFGR_SFTOPT
 ((
uöt32_t
)0x00000100Ë

	)

3813 
	#CEC_CFGR_BRDNOGEN
 ((
uöt32_t
)0x00000080Ë

	)

3814 
	#CEC_CFGR_OAR
 ((
uöt32_t
)0x7FFF0000Ë

	)

3815 
	#CEC_CFGR_LSTN
 ((
uöt32_t
)0x80000000Ë

	)

3818 
	#CEC_TXDR_TXD
 ((
uöt32_t
)0x000000FFË

	)

3821 
	#CEC_TXDR_RXD
 ((
uöt32_t
)0x000000FFË

	)

3824 
	#CEC_ISR_RXBR
 ((
uöt32_t
)0x00000001Ë

	)

3825 
	#CEC_ISR_RXEND
 ((
uöt32_t
)0x00000002Ë

	)

3826 
	#CEC_ISR_RXOVR
 ((
uöt32_t
)0x00000004Ë

	)

3827 
	#CEC_ISR_BRE
 ((
uöt32_t
)0x00000008Ë

	)

3828 
	#CEC_ISR_SBPE
 ((
uöt32_t
)0x00000010Ë

	)

3829 
	#CEC_ISR_LBPE
 ((
uöt32_t
)0x00000020Ë

	)

3830 
	#CEC_ISR_RXACKE
 ((
uöt32_t
)0x00000040Ë

	)

3831 
	#CEC_ISR_ARBLST
 ((
uöt32_t
)0x00000080Ë

	)

3832 
	#CEC_ISR_TXBR
 ((
uöt32_t
)0x00000100Ë

	)

3833 
	#CEC_ISR_TXEND
 ((
uöt32_t
)0x00000200Ë

	)

3834 
	#CEC_ISR_TXUDR
 ((
uöt32_t
)0x00000400Ë

	)

3835 
	#CEC_ISR_TXERR
 ((
uöt32_t
)0x00000800Ë

	)

3836 
	#CEC_ISR_TXACKE
 ((
uöt32_t
)0x00001000Ë

	)

3839 
	#CEC_IER_RXBRIE
 ((
uöt32_t
)0x00000001Ë

	)

3840 
	#CEC_IER_RXENDIE
 ((
uöt32_t
)0x00000002Ë

	)

3841 
	#CEC_IER_RXOVRIE
 ((
uöt32_t
)0x00000004Ë

	)

3842 
	#CEC_IER_BREIEIE
 ((
uöt32_t
)0x00000008Ë

	)

3843 
	#CEC_IER_SBPEIE
 ((
uöt32_t
)0x00000010Ë

	)

3844 
	#CEC_IER_LBPEIE
 ((
uöt32_t
)0x00000020Ë

	)

3845 
	#CEC_IER_RXACKEIE
 ((
uöt32_t
)0x00000040Ë

	)

3846 
	#CEC_IER_ARBLSTIE
 ((
uöt32_t
)0x00000080Ë

	)

3847 
	#CEC_IER_TXBRIE
 ((
uöt32_t
)0x00000100Ë

	)

3848 
	#CEC_IER_TXENDIE
 ((
uöt32_t
)0x00000200Ë

	)

3849 
	#CEC_IER_TXUDRIE
 ((
uöt32_t
)0x00000400Ë

	)

3850 
	#CEC_IER_TXERRIE
 ((
uöt32_t
)0x00000800Ë

	)

3851 
	#CEC_IER_TXACKEIE
 ((
uöt32_t
)0x00001000Ë

	)

3860 
	#CRC_DR_DR
 ((
uöt32_t
)0xFFFFFFFFË

	)

3864 
	#CRC_IDR_IDR
 ((
uöt8_t
)0xFFË

	)

3868 
	#CRC_CR_RESET
 ((
uöt8_t
)0x01Ë

	)

3876 
	#CRYP_CR_ALGODIR
 ((
uöt32_t
)0x00000004)

	)

3878 
	#CRYP_CR_ALGOMODE
 ((
uöt32_t
)0x00080038)

	)

3879 
	#CRYP_CR_ALGOMODE_0
 ((
uöt32_t
)0x00000008)

	)

3880 
	#CRYP_CR_ALGOMODE_1
 ((
uöt32_t
)0x00000010)

	)

3881 
	#CRYP_CR_ALGOMODE_2
 ((
uöt32_t
)0x00000020)

	)

3882 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
uöt32_t
)0x00000000)

	)

3883 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
uöt32_t
)0x00000008)

	)

3884 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
uöt32_t
)0x00000010)

	)

3885 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
uöt32_t
)0x00000018)

	)

3886 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
uöt32_t
)0x00000020)

	)

3887 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
uöt32_t
)0x00000028)

	)

3888 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
uöt32_t
)0x00000030)

	)

3889 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
uöt32_t
)0x00000038)

	)

3891 
	#CRYP_CR_DATATYPE
 ((
uöt32_t
)0x000000C0)

	)

3892 
	#CRYP_CR_DATATYPE_0
 ((
uöt32_t
)0x00000040)

	)

3893 
	#CRYP_CR_DATATYPE_1
 ((
uöt32_t
)0x00000080)

	)

3894 
	#CRYP_CR_KEYSIZE
 ((
uöt32_t
)0x00000300)

	)

3895 
	#CRYP_CR_KEYSIZE_0
 ((
uöt32_t
)0x00000100)

	)

3896 
	#CRYP_CR_KEYSIZE_1
 ((
uöt32_t
)0x00000200)

	)

3897 
	#CRYP_CR_FFLUSH
 ((
uöt32_t
)0x00004000)

	)

3898 
	#CRYP_CR_CRYPEN
 ((
uöt32_t
)0x00008000)

	)

3900 
	#CRYP_CR_GCM_CCMPH
 ((
uöt32_t
)0x00030000)

	)

3901 
	#CRYP_CR_GCM_CCMPH_0
 ((
uöt32_t
)0x00010000)

	)

3902 
	#CRYP_CR_GCM_CCMPH_1
 ((
uöt32_t
)0x00020000)

	)

3903 
	#CRYP_CR_ALGOMODE_3
 ((
uöt32_t
)0x00080000)

	)

3906 
	#CRYP_SR_IFEM
 ((
uöt32_t
)0x00000001)

	)

3907 
	#CRYP_SR_IFNF
 ((
uöt32_t
)0x00000002)

	)

3908 
	#CRYP_SR_OFNE
 ((
uöt32_t
)0x00000004)

	)

3909 
	#CRYP_SR_OFFU
 ((
uöt32_t
)0x00000008)

	)

3910 
	#CRYP_SR_BUSY
 ((
uöt32_t
)0x00000010)

	)

3912 
	#CRYP_DMACR_DIEN
 ((
uöt32_t
)0x00000001)

	)

3913 
	#CRYP_DMACR_DOEN
 ((
uöt32_t
)0x00000002)

	)

3915 
	#CRYP_IMSCR_INIM
 ((
uöt32_t
)0x00000001)

	)

3916 
	#CRYP_IMSCR_OUTIM
 ((
uöt32_t
)0x00000002)

	)

3918 
	#CRYP_RISR_OUTRIS
 ((
uöt32_t
)0x00000001)

	)

3919 
	#CRYP_RISR_INRIS
 ((
uöt32_t
)0x00000002)

	)

3921 
	#CRYP_MISR_INMIS
 ((
uöt32_t
)0x00000001)

	)

3922 
	#CRYP_MISR_OUTMIS
 ((
uöt32_t
)0x00000002)

	)

3930 
	#DAC_CR_EN1
 ((
uöt32_t
)0x00000001Ë

	)

3931 
	#DAC_CR_BOFF1
 ((
uöt32_t
)0x00000002Ë

	)

3932 
	#DAC_CR_TEN1
 ((
uöt32_t
)0x00000004Ë

	)

3934 
	#DAC_CR_TSEL1
 ((
uöt32_t
)0x00000038Ë

	)

3935 
	#DAC_CR_TSEL1_0
 ((
uöt32_t
)0x00000008Ë

	)

3936 
	#DAC_CR_TSEL1_1
 ((
uöt32_t
)0x00000010Ë

	)

3937 
	#DAC_CR_TSEL1_2
 ((
uöt32_t
)0x00000020Ë

	)

3939 
	#DAC_CR_WAVE1
 ((
uöt32_t
)0x000000C0Ë

	)

3940 
	#DAC_CR_WAVE1_0
 ((
uöt32_t
)0x00000040Ë

	)

3941 
	#DAC_CR_WAVE1_1
 ((
uöt32_t
)0x00000080Ë

	)

3943 
	#DAC_CR_MAMP1
 ((
uöt32_t
)0x00000F00Ë

	)

3944 
	#DAC_CR_MAMP1_0
 ((
uöt32_t
)0x00000100Ë

	)

3945 
	#DAC_CR_MAMP1_1
 ((
uöt32_t
)0x00000200Ë

	)

3946 
	#DAC_CR_MAMP1_2
 ((
uöt32_t
)0x00000400Ë

	)

3947 
	#DAC_CR_MAMP1_3
 ((
uöt32_t
)0x00000800Ë

	)

3949 
	#DAC_CR_DMAEN1
 ((
uöt32_t
)0x00001000Ë

	)

3950 
	#DAC_CR_EN2
 ((
uöt32_t
)0x00010000Ë

	)

3951 
	#DAC_CR_BOFF2
 ((
uöt32_t
)0x00020000Ë

	)

3952 
	#DAC_CR_TEN2
 ((
uöt32_t
)0x00040000Ë

	)

3954 
	#DAC_CR_TSEL2
 ((
uöt32_t
)0x00380000Ë

	)

3955 
	#DAC_CR_TSEL2_0
 ((
uöt32_t
)0x00080000Ë

	)

3956 
	#DAC_CR_TSEL2_1
 ((
uöt32_t
)0x00100000Ë

	)

3957 
	#DAC_CR_TSEL2_2
 ((
uöt32_t
)0x00200000Ë

	)

3959 
	#DAC_CR_WAVE2
 ((
uöt32_t
)0x00C00000Ë

	)

3960 
	#DAC_CR_WAVE2_0
 ((
uöt32_t
)0x00400000Ë

	)

3961 
	#DAC_CR_WAVE2_1
 ((
uöt32_t
)0x00800000Ë

	)

3963 
	#DAC_CR_MAMP2
 ((
uöt32_t
)0x0F000000Ë

	)

3964 
	#DAC_CR_MAMP2_0
 ((
uöt32_t
)0x01000000Ë

	)

3965 
	#DAC_CR_MAMP2_1
 ((
uöt32_t
)0x02000000Ë

	)

3966 
	#DAC_CR_MAMP2_2
 ((
uöt32_t
)0x04000000Ë

	)

3967 
	#DAC_CR_MAMP2_3
 ((
uöt32_t
)0x08000000Ë

	)

3969 
	#DAC_CR_DMAEN2
 ((
uöt32_t
)0x10000000Ë

	)

3972 
	#DAC_SWTRIGR_SWTRIG1
 ((
uöt8_t
)0x01Ë

	)

3973 
	#DAC_SWTRIGR_SWTRIG2
 ((
uöt8_t
)0x02Ë

	)

3976 
	#DAC_DHR12R1_DACC1DHR
 ((
uöt16_t
)0x0FFFË

	)

3979 
	#DAC_DHR12L1_DACC1DHR
 ((
uöt16_t
)0xFFF0Ë

	)

3982 
	#DAC_DHR8R1_DACC1DHR
 ((
uöt8_t
)0xFFË

	)

3985 
	#DAC_DHR12R2_DACC2DHR
 ((
uöt16_t
)0x0FFFË

	)

3988 
	#DAC_DHR12L2_DACC2DHR
 ((
uöt16_t
)0xFFF0Ë

	)

3991 
	#DAC_DHR8R2_DACC2DHR
 ((
uöt8_t
)0xFFË

	)

3994 
	#DAC_DHR12RD_DACC1DHR
 ((
uöt32_t
)0x00000FFFË

	)

3995 
	#DAC_DHR12RD_DACC2DHR
 ((
uöt32_t
)0x0FFF0000Ë

	)

3998 
	#DAC_DHR12LD_DACC1DHR
 ((
uöt32_t
)0x0000FFF0Ë

	)

3999 
	#DAC_DHR12LD_DACC2DHR
 ((
uöt32_t
)0xFFF00000Ë

	)

4002 
	#DAC_DHR8RD_DACC1DHR
 ((
uöt16_t
)0x00FFË

	)

4003 
	#DAC_DHR8RD_DACC2DHR
 ((
uöt16_t
)0xFF00Ë

	)

4006 
	#DAC_DOR1_DACC1DOR
 ((
uöt16_t
)0x0FFFË

	)

4009 
	#DAC_DOR2_DACC2DOR
 ((
uöt16_t
)0x0FFFË

	)

4012 
	#DAC_SR_DMAUDR1
 ((
uöt32_t
)0x00002000Ë

	)

4013 
	#DAC_SR_DMAUDR2
 ((
uöt32_t
)0x20000000Ë

	)

4027 
	#DCMI_CR_CAPTURE
 ((
uöt32_t
)0x00000001)

	)

4028 
	#DCMI_CR_CM
 ((
uöt32_t
)0x00000002)

	)

4029 
	#DCMI_CR_CROP
 ((
uöt32_t
)0x00000004)

	)

4030 
	#DCMI_CR_JPEG
 ((
uöt32_t
)0x00000008)

	)

4031 
	#DCMI_CR_ESS
 ((
uöt32_t
)0x00000010)

	)

4032 
	#DCMI_CR_PCKPOL
 ((
uöt32_t
)0x00000020)

	)

4033 
	#DCMI_CR_HSPOL
 ((
uöt32_t
)0x00000040)

	)

4034 
	#DCMI_CR_VSPOL
 ((
uöt32_t
)0x00000080)

	)

4035 
	#DCMI_CR_FCRC_0
 ((
uöt32_t
)0x00000100)

	)

4036 
	#DCMI_CR_FCRC_1
 ((
uöt32_t
)0x00000200)

	)

4037 
	#DCMI_CR_EDM_0
 ((
uöt32_t
)0x00000400)

	)

4038 
	#DCMI_CR_EDM_1
 ((
uöt32_t
)0x00000800)

	)

4039 
	#DCMI_CR_CRE
 ((
uöt32_t
)0x00001000)

	)

4040 
	#DCMI_CR_ENABLE
 ((
uöt32_t
)0x00004000)

	)

4043 
	#DCMI_SR_HSYNC
 ((
uöt32_t
)0x00000001)

	)

4044 
	#DCMI_SR_VSYNC
 ((
uöt32_t
)0x00000002)

	)

4045 
	#DCMI_SR_FNE
 ((
uöt32_t
)0x00000004)

	)

4048 
	#DCMI_RISR_FRAME_RIS
 ((
uöt32_t
)0x00000001)

	)

4049 
	#DCMI_RISR_OVF_RIS
 ((
uöt32_t
)0x00000002)

	)

4050 
	#DCMI_RISR_ERR_RIS
 ((
uöt32_t
)0x00000004)

	)

4051 
	#DCMI_RISR_VSYNC_RIS
 ((
uöt32_t
)0x00000008)

	)

4052 
	#DCMI_RISR_LINE_RIS
 ((
uöt32_t
)0x00000010)

	)

4055 
	#DCMI_IER_FRAME_IE
 ((
uöt32_t
)0x00000001)

	)

4056 
	#DCMI_IER_OVF_IE
 ((
uöt32_t
)0x00000002)

	)

4057 
	#DCMI_IER_ERR_IE
 ((
uöt32_t
)0x00000004)

	)

4058 
	#DCMI_IER_VSYNC_IE
 ((
uöt32_t
)0x00000008)

	)

4059 
	#DCMI_IER_LINE_IE
 ((
uöt32_t
)0x00000010)

	)

4062 
	#DCMI_MISR_FRAME_MIS
 ((
uöt32_t
)0x00000001)

	)

4063 
	#DCMI_MISR_OVF_MIS
 ((
uöt32_t
)0x00000002)

	)

4064 
	#DCMI_MISR_ERR_MIS
 ((
uöt32_t
)0x00000004)

	)

4065 
	#DCMI_MISR_VSYNC_MIS
 ((
uöt32_t
)0x00000008)

	)

4066 
	#DCMI_MISR_LINE_MIS
 ((
uöt32_t
)0x00000010)

	)

4069 
	#DCMI_ICR_FRAME_ISC
 ((
uöt32_t
)0x00000001)

	)

4070 
	#DCMI_ICR_OVF_ISC
 ((
uöt32_t
)0x00000002)

	)

4071 
	#DCMI_ICR_ERR_ISC
 ((
uöt32_t
)0x00000004)

	)

4072 
	#DCMI_ICR_VSYNC_ISC
 ((
uöt32_t
)0x00000008)

	)

4073 
	#DCMI_ICR_LINE_ISC
 ((
uöt32_t
)0x00000010)

	)

4081 
	#DMA_SxCR_CHSEL
 ((
uöt32_t
)0x0E000000)

	)

4082 
	#DMA_SxCR_CHSEL_0
 ((
uöt32_t
)0x02000000)

	)

4083 
	#DMA_SxCR_CHSEL_1
 ((
uöt32_t
)0x04000000)

	)

4084 
	#DMA_SxCR_CHSEL_2
 ((
uöt32_t
)0x08000000)

	)

4085 
	#DMA_SxCR_MBURST
 ((
uöt32_t
)0x01800000)

	)

4086 
	#DMA_SxCR_MBURST_0
 ((
uöt32_t
)0x00800000)

	)

4087 
	#DMA_SxCR_MBURST_1
 ((
uöt32_t
)0x01000000)

	)

4088 
	#DMA_SxCR_PBURST
 ((
uöt32_t
)0x00600000)

	)

4089 
	#DMA_SxCR_PBURST_0
 ((
uöt32_t
)0x00200000)

	)

4090 
	#DMA_SxCR_PBURST_1
 ((
uöt32_t
)0x00400000)

	)

4091 
	#DMA_SxCR_ACK
 ((
uöt32_t
)0x00100000)

	)

4092 
	#DMA_SxCR_CT
 ((
uöt32_t
)0x00080000)

	)

4093 
	#DMA_SxCR_DBM
 ((
uöt32_t
)0x00040000)

	)

4094 
	#DMA_SxCR_PL
 ((
uöt32_t
)0x00030000)

	)

4095 
	#DMA_SxCR_PL_0
 ((
uöt32_t
)0x00010000)

	)

4096 
	#DMA_SxCR_PL_1
 ((
uöt32_t
)0x00020000)

	)

4097 
	#DMA_SxCR_PINCOS
 ((
uöt32_t
)0x00008000)

	)

4098 
	#DMA_SxCR_MSIZE
 ((
uöt32_t
)0x00006000)

	)

4099 
	#DMA_SxCR_MSIZE_0
 ((
uöt32_t
)0x00002000)

	)

4100 
	#DMA_SxCR_MSIZE_1
 ((
uöt32_t
)0x00004000)

	)

4101 
	#DMA_SxCR_PSIZE
 ((
uöt32_t
)0x00001800)

	)

4102 
	#DMA_SxCR_PSIZE_0
 ((
uöt32_t
)0x00000800)

	)

4103 
	#DMA_SxCR_PSIZE_1
 ((
uöt32_t
)0x00001000)

	)

4104 
	#DMA_SxCR_MINC
 ((
uöt32_t
)0x00000400)

	)

4105 
	#DMA_SxCR_PINC
 ((
uöt32_t
)0x00000200)

	)

4106 
	#DMA_SxCR_CIRC
 ((
uöt32_t
)0x00000100)

	)

4107 
	#DMA_SxCR_DIR
 ((
uöt32_t
)0x000000C0)

	)

4108 
	#DMA_SxCR_DIR_0
 ((
uöt32_t
)0x00000040)

	)

4109 
	#DMA_SxCR_DIR_1
 ((
uöt32_t
)0x00000080)

	)

4110 
	#DMA_SxCR_PFCTRL
 ((
uöt32_t
)0x00000020)

	)

4111 
	#DMA_SxCR_TCIE
 ((
uöt32_t
)0x00000010)

	)

4112 
	#DMA_SxCR_HTIE
 ((
uöt32_t
)0x00000008)

	)

4113 
	#DMA_SxCR_TEIE
 ((
uöt32_t
)0x00000004)

	)

4114 
	#DMA_SxCR_DMEIE
 ((
uöt32_t
)0x00000002)

	)

4115 
	#DMA_SxCR_EN
 ((
uöt32_t
)0x00000001)

	)

4118 
	#DMA_SxNDT
 ((
uöt32_t
)0x0000FFFF)

	)

4119 
	#DMA_SxNDT_0
 ((
uöt32_t
)0x00000001)

	)

4120 
	#DMA_SxNDT_1
 ((
uöt32_t
)0x00000002)

	)

4121 
	#DMA_SxNDT_2
 ((
uöt32_t
)0x00000004)

	)

4122 
	#DMA_SxNDT_3
 ((
uöt32_t
)0x00000008)

	)

4123 
	#DMA_SxNDT_4
 ((
uöt32_t
)0x00000010)

	)

4124 
	#DMA_SxNDT_5
 ((
uöt32_t
)0x00000020)

	)

4125 
	#DMA_SxNDT_6
 ((
uöt32_t
)0x00000040)

	)

4126 
	#DMA_SxNDT_7
 ((
uöt32_t
)0x00000080)

	)

4127 
	#DMA_SxNDT_8
 ((
uöt32_t
)0x00000100)

	)

4128 
	#DMA_SxNDT_9
 ((
uöt32_t
)0x00000200)

	)

4129 
	#DMA_SxNDT_10
 ((
uöt32_t
)0x00000400)

	)

4130 
	#DMA_SxNDT_11
 ((
uöt32_t
)0x00000800)

	)

4131 
	#DMA_SxNDT_12
 ((
uöt32_t
)0x00001000)

	)

4132 
	#DMA_SxNDT_13
 ((
uöt32_t
)0x00002000)

	)

4133 
	#DMA_SxNDT_14
 ((
uöt32_t
)0x00004000)

	)

4134 
	#DMA_SxNDT_15
 ((
uöt32_t
)0x00008000)

	)

4137 
	#DMA_SxFCR_FEIE
 ((
uöt32_t
)0x00000080)

	)

4138 
	#DMA_SxFCR_FS
 ((
uöt32_t
)0x00000038)

	)

4139 
	#DMA_SxFCR_FS_0
 ((
uöt32_t
)0x00000008)

	)

4140 
	#DMA_SxFCR_FS_1
 ((
uöt32_t
)0x00000010)

	)

4141 
	#DMA_SxFCR_FS_2
 ((
uöt32_t
)0x00000020)

	)

4142 
	#DMA_SxFCR_DMDIS
 ((
uöt32_t
)0x00000004)

	)

4143 
	#DMA_SxFCR_FTH
 ((
uöt32_t
)0x00000003)

	)

4144 
	#DMA_SxFCR_FTH_0
 ((
uöt32_t
)0x00000001)

	)

4145 
	#DMA_SxFCR_FTH_1
 ((
uöt32_t
)0x00000002)

	)

4148 
	#DMA_LISR_TCIF3
 ((
uöt32_t
)0x08000000)

	)

4149 
	#DMA_LISR_HTIF3
 ((
uöt32_t
)0x04000000)

	)

4150 
	#DMA_LISR_TEIF3
 ((
uöt32_t
)0x02000000)

	)

4151 
	#DMA_LISR_DMEIF3
 ((
uöt32_t
)0x01000000)

	)

4152 
	#DMA_LISR_FEIF3
 ((
uöt32_t
)0x00400000)

	)

4153 
	#DMA_LISR_TCIF2
 ((
uöt32_t
)0x00200000)

	)

4154 
	#DMA_LISR_HTIF2
 ((
uöt32_t
)0x00100000)

	)

4155 
	#DMA_LISR_TEIF2
 ((
uöt32_t
)0x00080000)

	)

4156 
	#DMA_LISR_DMEIF2
 ((
uöt32_t
)0x00040000)

	)

4157 
	#DMA_LISR_FEIF2
 ((
uöt32_t
)0x00010000)

	)

4158 
	#DMA_LISR_TCIF1
 ((
uöt32_t
)0x00000800)

	)

4159 
	#DMA_LISR_HTIF1
 ((
uöt32_t
)0x00000400)

	)

4160 
	#DMA_LISR_TEIF1
 ((
uöt32_t
)0x00000200)

	)

4161 
	#DMA_LISR_DMEIF1
 ((
uöt32_t
)0x00000100)

	)

4162 
	#DMA_LISR_FEIF1
 ((
uöt32_t
)0x00000040)

	)

4163 
	#DMA_LISR_TCIF0
 ((
uöt32_t
)0x00000020)

	)

4164 
	#DMA_LISR_HTIF0
 ((
uöt32_t
)0x00000010)

	)

4165 
	#DMA_LISR_TEIF0
 ((
uöt32_t
)0x00000008)

	)

4166 
	#DMA_LISR_DMEIF0
 ((
uöt32_t
)0x00000004)

	)

4167 
	#DMA_LISR_FEIF0
 ((
uöt32_t
)0x00000001)

	)

4170 
	#DMA_HISR_TCIF7
 ((
uöt32_t
)0x08000000)

	)

4171 
	#DMA_HISR_HTIF7
 ((
uöt32_t
)0x04000000)

	)

4172 
	#DMA_HISR_TEIF7
 ((
uöt32_t
)0x02000000)

	)

4173 
	#DMA_HISR_DMEIF7
 ((
uöt32_t
)0x01000000)

	)

4174 
	#DMA_HISR_FEIF7
 ((
uöt32_t
)0x00400000)

	)

4175 
	#DMA_HISR_TCIF6
 ((
uöt32_t
)0x00200000)

	)

4176 
	#DMA_HISR_HTIF6
 ((
uöt32_t
)0x00100000)

	)

4177 
	#DMA_HISR_TEIF6
 ((
uöt32_t
)0x00080000)

	)

4178 
	#DMA_HISR_DMEIF6
 ((
uöt32_t
)0x00040000)

	)

4179 
	#DMA_HISR_FEIF6
 ((
uöt32_t
)0x00010000)

	)

4180 
	#DMA_HISR_TCIF5
 ((
uöt32_t
)0x00000800)

	)

4181 
	#DMA_HISR_HTIF5
 ((
uöt32_t
)0x00000400)

	)

4182 
	#DMA_HISR_TEIF5
 ((
uöt32_t
)0x00000200)

	)

4183 
	#DMA_HISR_DMEIF5
 ((
uöt32_t
)0x00000100)

	)

4184 
	#DMA_HISR_FEIF5
 ((
uöt32_t
)0x00000040)

	)

4185 
	#DMA_HISR_TCIF4
 ((
uöt32_t
)0x00000020)

	)

4186 
	#DMA_HISR_HTIF4
 ((
uöt32_t
)0x00000010)

	)

4187 
	#DMA_HISR_TEIF4
 ((
uöt32_t
)0x00000008)

	)

4188 
	#DMA_HISR_DMEIF4
 ((
uöt32_t
)0x00000004)

	)

4189 
	#DMA_HISR_FEIF4
 ((
uöt32_t
)0x00000001)

	)

4192 
	#DMA_LIFCR_CTCIF3
 ((
uöt32_t
)0x08000000)

	)

4193 
	#DMA_LIFCR_CHTIF3
 ((
uöt32_t
)0x04000000)

	)

4194 
	#DMA_LIFCR_CTEIF3
 ((
uöt32_t
)0x02000000)

	)

4195 
	#DMA_LIFCR_CDMEIF3
 ((
uöt32_t
)0x01000000)

	)

4196 
	#DMA_LIFCR_CFEIF3
 ((
uöt32_t
)0x00400000)

	)

4197 
	#DMA_LIFCR_CTCIF2
 ((
uöt32_t
)0x00200000)

	)

4198 
	#DMA_LIFCR_CHTIF2
 ((
uöt32_t
)0x00100000)

	)

4199 
	#DMA_LIFCR_CTEIF2
 ((
uöt32_t
)0x00080000)

	)

4200 
	#DMA_LIFCR_CDMEIF2
 ((
uöt32_t
)0x00040000)

	)

4201 
	#DMA_LIFCR_CFEIF2
 ((
uöt32_t
)0x00010000)

	)

4202 
	#DMA_LIFCR_CTCIF1
 ((
uöt32_t
)0x00000800)

	)

4203 
	#DMA_LIFCR_CHTIF1
 ((
uöt32_t
)0x00000400)

	)

4204 
	#DMA_LIFCR_CTEIF1
 ((
uöt32_t
)0x00000200)

	)

4205 
	#DMA_LIFCR_CDMEIF1
 ((
uöt32_t
)0x00000100)

	)

4206 
	#DMA_LIFCR_CFEIF1
 ((
uöt32_t
)0x00000040)

	)

4207 
	#DMA_LIFCR_CTCIF0
 ((
uöt32_t
)0x00000020)

	)

4208 
	#DMA_LIFCR_CHTIF0
 ((
uöt32_t
)0x00000010)

	)

4209 
	#DMA_LIFCR_CTEIF0
 ((
uöt32_t
)0x00000008)

	)

4210 
	#DMA_LIFCR_CDMEIF0
 ((
uöt32_t
)0x00000004)

	)

4211 
	#DMA_LIFCR_CFEIF0
 ((
uöt32_t
)0x00000001)

	)

4214 
	#DMA_HIFCR_CTCIF7
 ((
uöt32_t
)0x08000000)

	)

4215 
	#DMA_HIFCR_CHTIF7
 ((
uöt32_t
)0x04000000)

	)

4216 
	#DMA_HIFCR_CTEIF7
 ((
uöt32_t
)0x02000000)

	)

4217 
	#DMA_HIFCR_CDMEIF7
 ((
uöt32_t
)0x01000000)

	)

4218 
	#DMA_HIFCR_CFEIF7
 ((
uöt32_t
)0x00400000)

	)

4219 
	#DMA_HIFCR_CTCIF6
 ((
uöt32_t
)0x00200000)

	)

4220 
	#DMA_HIFCR_CHTIF6
 ((
uöt32_t
)0x00100000)

	)

4221 
	#DMA_HIFCR_CTEIF6
 ((
uöt32_t
)0x00080000)

	)

4222 
	#DMA_HIFCR_CDMEIF6
 ((
uöt32_t
)0x00040000)

	)

4223 
	#DMA_HIFCR_CFEIF6
 ((
uöt32_t
)0x00010000)

	)

4224 
	#DMA_HIFCR_CTCIF5
 ((
uöt32_t
)0x00000800)

	)

4225 
	#DMA_HIFCR_CHTIF5
 ((
uöt32_t
)0x00000400)

	)

4226 
	#DMA_HIFCR_CTEIF5
 ((
uöt32_t
)0x00000200)

	)

4227 
	#DMA_HIFCR_CDMEIF5
 ((
uöt32_t
)0x00000100)

	)

4228 
	#DMA_HIFCR_CFEIF5
 ((
uöt32_t
)0x00000040)

	)

4229 
	#DMA_HIFCR_CTCIF4
 ((
uöt32_t
)0x00000020)

	)

4230 
	#DMA_HIFCR_CHTIF4
 ((
uöt32_t
)0x00000010)

	)

4231 
	#DMA_HIFCR_CTEIF4
 ((
uöt32_t
)0x00000008)

	)

4232 
	#DMA_HIFCR_CDMEIF4
 ((
uöt32_t
)0x00000004)

	)

4233 
	#DMA_HIFCR_CFEIF4
 ((
uöt32_t
)0x00000001)

	)

4243 
	#DMA2D_CR_START
 ((
uöt32_t
)0x00000001Ë

	)

4244 
	#DMA2D_CR_SUSP
 ((
uöt32_t
)0x00000002Ë

	)

4245 
	#DMA2D_CR_ABORT
 ((
uöt32_t
)0x00000004Ë

	)

4246 
	#DMA2D_CR_TEIE
 ((
uöt32_t
)0x00000100Ë

	)

4247 
	#DMA2D_CR_TCIE
 ((
uöt32_t
)0x00000200Ë

	)

4248 
	#DMA2D_CR_TWIE
 ((
uöt32_t
)0x00000400Ë

	)

4249 
	#DMA2D_CR_CAEIE
 ((
uöt32_t
)0x00000800Ë

	)

4250 
	#DMA2D_CR_CTCIE
 ((
uöt32_t
)0x00001000Ë

	)

4251 
	#DMA2D_CR_CEIE
 ((
uöt32_t
)0x00002000Ë

	)

4252 
	#DMA2D_CR_MODE
 ((
uöt32_t
)0x00030000Ë

	)

4256 
	#DMA2D_ISR_TEIF
 ((
uöt32_t
)0x00000001Ë

	)

4257 
	#DMA2D_ISR_TCIF
 ((
uöt32_t
)0x00000002Ë

	)

4258 
	#DMA2D_ISR_TWIF
 ((
uöt32_t
)0x00000004Ë

	)

4259 
	#DMA2D_ISR_CAEIF
 ((
uöt32_t
)0x00000008Ë

	)

4260 
	#DMA2D_ISR_CTCIF
 ((
uöt32_t
)0x00000010Ë

	)

4261 
	#DMA2D_ISR_CEIF
 ((
uöt32_t
)0x00000020Ë

	)

4265 
	#DMA2D_IFSR_CTEIF
 ((
uöt32_t
)0x00000001Ë

	)

4266 
	#DMA2D_IFSR_CTCIF
 ((
uöt32_t
)0x00000002Ë

	)

4267 
	#DMA2D_IFSR_CTWIF
 ((
uöt32_t
)0x00000004Ë

	)

4268 
	#DMA2D_IFSR_CCAEIF
 ((
uöt32_t
)0x00000008Ë

	)

4269 
	#DMA2D_IFSR_CCTCIF
 ((
uöt32_t
)0x00000010Ë

	)

4270 
	#DMA2D_IFSR_CCEIF
 ((
uöt32_t
)0x00000020Ë

	)

4274 
	#DMA2D_FGMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4278 
	#DMA2D_FGOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

4282 
	#DMA2D_BGMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4286 
	#DMA2D_BGOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

4290 
	#DMA2D_FGPFCCR_CM
 ((
uöt32_t
)0x0000000FË

	)

4291 
	#DMA2D_FGPFCCR_CCM
 ((
uöt32_t
)0x00000010Ë

	)

4292 
	#DMA2D_FGPFCCR_START
 ((
uöt32_t
)0x00000020Ë

	)

4293 
	#DMA2D_FGPFCCR_CS
 ((
uöt32_t
)0x0000FF00Ë

	)

4294 
	#DMA2D_FGPFCCR_AM
 ((
uöt32_t
)0x00030000Ë

	)

4295 
	#DMA2D_FGPFCCR_ALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

4299 
	#DMA2D_FGCOLR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

4300 
	#DMA2D_FGCOLR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

4301 
	#DMA2D_FGCOLR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

4305 
	#DMA2D_BGPFCCR_CM
 ((
uöt32_t
)0x0000000FË

	)

4306 
	#DMA2D_BGPFCCR_CCM
 ((
uöt32_t
)0x00000010Ë

	)

4307 
	#DMA2D_BGPFCCR_START
 ((
uöt32_t
)0x00000020Ë

	)

4308 
	#DMA2D_BGPFCCR_CS
 ((
uöt32_t
)0x0000FF00Ë

	)

4309 
	#DMA2D_BGPFCCR_AM
 ((
uöt32_t
)0x00030000Ë

	)

4310 
	#DMA2D_BGPFCCR_ALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

4314 
	#DMA2D_BGCOLR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

4315 
	#DMA2D_BGCOLR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

4316 
	#DMA2D_BGCOLR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

4320 
	#DMA2D_FGCMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4324 
	#DMA2D_BGCMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4328 
	#DMA2D_OPFCCR_CM
 ((
uöt32_t
)0x00000007Ë

	)

4334 
	#DMA2D_OCOLR_BLUE_1
 ((
uöt32_t
)0x000000FFË

	)

4335 
	#DMA2D_OCOLR_GREEN_1
 ((
uöt32_t
)0x0000FF00Ë

	)

4336 
	#DMA2D_OCOLR_RED_1
 ((
uöt32_t
)0x00FF0000Ë

	)

4337 
	#DMA2D_OCOLR_ALPHA_1
 ((
uöt32_t
)0xFF000000Ë

	)

4340 
	#DMA2D_OCOLR_BLUE_2
 ((
uöt32_t
)0x0000001FË

	)

4341 
	#DMA2D_OCOLR_GREEN_2
 ((
uöt32_t
)0x000007E0Ë

	)

4342 
	#DMA2D_OCOLR_RED_2
 ((
uöt32_t
)0x0000F800Ë

	)

4345 
	#DMA2D_OCOLR_BLUE_3
 ((
uöt32_t
)0x0000001FË

	)

4346 
	#DMA2D_OCOLR_GREEN_3
 ((
uöt32_t
)0x000003E0Ë

	)

4347 
	#DMA2D_OCOLR_RED_3
 ((
uöt32_t
)0x00007C00Ë

	)

4348 
	#DMA2D_OCOLR_ALPHA_3
 ((
uöt32_t
)0x00008000Ë

	)

4351 
	#DMA2D_OCOLR_BLUE_4
 ((
uöt32_t
)0x0000000FË

	)

4352 
	#DMA2D_OCOLR_GREEN_4
 ((
uöt32_t
)0x000000F0Ë

	)

4353 
	#DMA2D_OCOLR_RED_4
 ((
uöt32_t
)0x00000F00Ë

	)

4354 
	#DMA2D_OCOLR_ALPHA_4
 ((
uöt32_t
)0x0000F000Ë

	)

4358 
	#DMA2D_OMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4362 
	#DMA2D_OOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

4366 
	#DMA2D_NLR_NL
 ((
uöt32_t
)0x0000FFFFË

	)

4367 
	#DMA2D_NLR_PL
 ((
uöt32_t
)0x3FFF0000Ë

	)

4371 
	#DMA2D_LWR_LW
 ((
uöt32_t
)0x0000FFFFË

	)

4375 
	#DMA2D_AMTCR_EN
 ((
uöt32_t
)0x00000001Ë

	)

4376 
	#DMA2D_AMTCR_DT
 ((
uöt32_t
)0x0000FF00Ë

	)

4391 
	#EXTI_IMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

4392 
	#EXTI_IMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

4393 
	#EXTI_IMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

4394 
	#EXTI_IMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

4395 
	#EXTI_IMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

4396 
	#EXTI_IMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

4397 
	#EXTI_IMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

4398 
	#EXTI_IMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

4399 
	#EXTI_IMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

4400 
	#EXTI_IMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

4401 
	#EXTI_IMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

4402 
	#EXTI_IMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

4403 
	#EXTI_IMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

4404 
	#EXTI_IMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

4405 
	#EXTI_IMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

4406 
	#EXTI_IMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

4407 
	#EXTI_IMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

4408 
	#EXTI_IMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

4409 
	#EXTI_IMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

4410 
	#EXTI_IMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

4411 
	#EXTI_IMR_MR23
 ((
uöt32_t
)0x00800000Ë

	)

4414 
	#EXTI_EMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

4415 
	#EXTI_EMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

4416 
	#EXTI_EMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

4417 
	#EXTI_EMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

4418 
	#EXTI_EMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

4419 
	#EXTI_EMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

4420 
	#EXTI_EMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

4421 
	#EXTI_EMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

4422 
	#EXTI_EMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

4423 
	#EXTI_EMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

4424 
	#EXTI_EMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

4425 
	#EXTI_EMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

4426 
	#EXTI_EMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

4427 
	#EXTI_EMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

4428 
	#EXTI_EMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

4429 
	#EXTI_EMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

4430 
	#EXTI_EMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

4431 
	#EXTI_EMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

4432 
	#EXTI_EMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

4433 
	#EXTI_EMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

4434 
	#EXTI_EMR_MR23
 ((
uöt32_t
)0x00800000Ë

	)

4437 
	#EXTI_RTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

4438 
	#EXTI_RTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

4439 
	#EXTI_RTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

4440 
	#EXTI_RTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

4441 
	#EXTI_RTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

4442 
	#EXTI_RTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

4443 
	#EXTI_RTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

4444 
	#EXTI_RTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

4445 
	#EXTI_RTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

4446 
	#EXTI_RTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

4447 
	#EXTI_RTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

4448 
	#EXTI_RTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

4449 
	#EXTI_RTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

4450 
	#EXTI_RTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

4451 
	#EXTI_RTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

4452 
	#EXTI_RTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

4453 
	#EXTI_RTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

4454 
	#EXTI_RTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

4455 
	#EXTI_RTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

4456 
	#EXTI_RTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

4457 
	#EXTI_RTSR_TR23
 ((
uöt32_t
)0x00800000Ë

	)

4460 
	#EXTI_FTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

4461 
	#EXTI_FTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

4462 
	#EXTI_FTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

4463 
	#EXTI_FTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

4464 
	#EXTI_FTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

4465 
	#EXTI_FTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

4466 
	#EXTI_FTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

4467 
	#EXTI_FTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

4468 
	#EXTI_FTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

4469 
	#EXTI_FTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

4470 
	#EXTI_FTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

4471 
	#EXTI_FTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

4472 
	#EXTI_FTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

4473 
	#EXTI_FTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

4474 
	#EXTI_FTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

4475 
	#EXTI_FTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

4476 
	#EXTI_FTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

4477 
	#EXTI_FTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

4478 
	#EXTI_FTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

4479 
	#EXTI_FTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

4480 
	#EXTI_FTSR_TR23
 ((
uöt32_t
)0x00800000Ë

	)

4483 
	#EXTI_SWIER_SWIER0
 ((
uöt32_t
)0x00000001Ë

	)

4484 
	#EXTI_SWIER_SWIER1
 ((
uöt32_t
)0x00000002Ë

	)

4485 
	#EXTI_SWIER_SWIER2
 ((
uöt32_t
)0x00000004Ë

	)

4486 
	#EXTI_SWIER_SWIER3
 ((
uöt32_t
)0x00000008Ë

	)

4487 
	#EXTI_SWIER_SWIER4
 ((
uöt32_t
)0x00000010Ë

	)

4488 
	#EXTI_SWIER_SWIER5
 ((
uöt32_t
)0x00000020Ë

	)

4489 
	#EXTI_SWIER_SWIER6
 ((
uöt32_t
)0x00000040Ë

	)

4490 
	#EXTI_SWIER_SWIER7
 ((
uöt32_t
)0x00000080Ë

	)

4491 
	#EXTI_SWIER_SWIER8
 ((
uöt32_t
)0x00000100Ë

	)

4492 
	#EXTI_SWIER_SWIER9
 ((
uöt32_t
)0x00000200Ë

	)

4493 
	#EXTI_SWIER_SWIER10
 ((
uöt32_t
)0x00000400Ë

	)

4494 
	#EXTI_SWIER_SWIER11
 ((
uöt32_t
)0x00000800Ë

	)

4495 
	#EXTI_SWIER_SWIER12
 ((
uöt32_t
)0x00001000Ë

	)

4496 
	#EXTI_SWIER_SWIER13
 ((
uöt32_t
)0x00002000Ë

	)

4497 
	#EXTI_SWIER_SWIER14
 ((
uöt32_t
)0x00004000Ë

	)

4498 
	#EXTI_SWIER_SWIER15
 ((
uöt32_t
)0x00008000Ë

	)

4499 
	#EXTI_SWIER_SWIER16
 ((
uöt32_t
)0x00010000Ë

	)

4500 
	#EXTI_SWIER_SWIER17
 ((
uöt32_t
)0x00020000Ë

	)

4501 
	#EXTI_SWIER_SWIER18
 ((
uöt32_t
)0x00040000Ë

	)

4502 
	#EXTI_SWIER_SWIER19
 ((
uöt32_t
)0x00080000Ë

	)

4503 
	#EXTI_SWIER_SWIER23
 ((
uöt32_t
)0x00800000Ë

	)

4506 
	#EXTI_PR_PR0
 ((
uöt32_t
)0x00000001Ë

	)

4507 
	#EXTI_PR_PR1
 ((
uöt32_t
)0x00000002Ë

	)

4508 
	#EXTI_PR_PR2
 ((
uöt32_t
)0x00000004Ë

	)

4509 
	#EXTI_PR_PR3
 ((
uöt32_t
)0x00000008Ë

	)

4510 
	#EXTI_PR_PR4
 ((
uöt32_t
)0x00000010Ë

	)

4511 
	#EXTI_PR_PR5
 ((
uöt32_t
)0x00000020Ë

	)

4512 
	#EXTI_PR_PR6
 ((
uöt32_t
)0x00000040Ë

	)

4513 
	#EXTI_PR_PR7
 ((
uöt32_t
)0x00000080Ë

	)

4514 
	#EXTI_PR_PR8
 ((
uöt32_t
)0x00000100Ë

	)

4515 
	#EXTI_PR_PR9
 ((
uöt32_t
)0x00000200Ë

	)

4516 
	#EXTI_PR_PR10
 ((
uöt32_t
)0x00000400Ë

	)

4517 
	#EXTI_PR_PR11
 ((
uöt32_t
)0x00000800Ë

	)

4518 
	#EXTI_PR_PR12
 ((
uöt32_t
)0x00001000Ë

	)

4519 
	#EXTI_PR_PR13
 ((
uöt32_t
)0x00002000Ë

	)

4520 
	#EXTI_PR_PR14
 ((
uöt32_t
)0x00004000Ë

	)

4521 
	#EXTI_PR_PR15
 ((
uöt32_t
)0x00008000Ë

	)

4522 
	#EXTI_PR_PR16
 ((
uöt32_t
)0x00010000Ë

	)

4523 
	#EXTI_PR_PR17
 ((
uöt32_t
)0x00020000Ë

	)

4524 
	#EXTI_PR_PR18
 ((
uöt32_t
)0x00040000Ë

	)

4525 
	#EXTI_PR_PR19
 ((
uöt32_t
)0x00080000Ë

	)

4526 
	#EXTI_PR_PR23
 ((
uöt32_t
)0x00800000Ë

	)

4534 
	#FLASH_ACR_LATENCY
 ((
uöt32_t
)0x0000000F)

	)

4535 
	#FLASH_ACR_LATENCY_0WS
 ((
uöt32_t
)0x00000000)

	)

4536 
	#FLASH_ACR_LATENCY_1WS
 ((
uöt32_t
)0x00000001)

	)

4537 
	#FLASH_ACR_LATENCY_2WS
 ((
uöt32_t
)0x00000002)

	)

4538 
	#FLASH_ACR_LATENCY_3WS
 ((
uöt32_t
)0x00000003)

	)

4539 
	#FLASH_ACR_LATENCY_4WS
 ((
uöt32_t
)0x00000004)

	)

4540 
	#FLASH_ACR_LATENCY_5WS
 ((
uöt32_t
)0x00000005)

	)

4541 
	#FLASH_ACR_LATENCY_6WS
 ((
uöt32_t
)0x00000006)

	)

4542 
	#FLASH_ACR_LATENCY_7WS
 ((
uöt32_t
)0x00000007)

	)

4543 
	#FLASH_ACR_LATENCY_8WS
 ((
uöt32_t
)0x00000008)

	)

4544 
	#FLASH_ACR_LATENCY_9WS
 ((
uöt32_t
)0x00000009)

	)

4545 
	#FLASH_ACR_LATENCY_10WS
 ((
uöt32_t
)0x0000000A)

	)

4546 
	#FLASH_ACR_LATENCY_11WS
 ((
uöt32_t
)0x0000000B)

	)

4547 
	#FLASH_ACR_LATENCY_12WS
 ((
uöt32_t
)0x0000000C)

	)

4548 
	#FLASH_ACR_LATENCY_13WS
 ((
uöt32_t
)0x0000000D)

	)

4549 
	#FLASH_ACR_LATENCY_14WS
 ((
uöt32_t
)0x0000000E)

	)

4550 
	#FLASH_ACR_LATENCY_15WS
 ((
uöt32_t
)0x0000000F)

	)

4552 
	#FLASH_ACR_PRFTEN
 ((
uöt32_t
)0x00000100)

	)

4553 
	#FLASH_ACR_ICEN
 ((
uöt32_t
)0x00000200)

	)

4554 
	#FLASH_ACR_DCEN
 ((
uöt32_t
)0x00000400)

	)

4555 
	#FLASH_ACR_ICRST
 ((
uöt32_t
)0x00000800)

	)

4556 
	#FLASH_ACR_DCRST
 ((
uöt32_t
)0x00001000)

	)

4557 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C00)

	)

4558 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C03)

	)

4561 
	#FLASH_SR_EOP
 ((
uöt32_t
)0x00000001)

	)

4562 
	#FLASH_SR_SOP
 ((
uöt32_t
)0x00000002)

	)

4563 
	#FLASH_SR_WRPERR
 ((
uöt32_t
)0x00000010)

	)

4564 
	#FLASH_SR_PGAERR
 ((
uöt32_t
)0x00000020)

	)

4565 
	#FLASH_SR_PGPERR
 ((
uöt32_t
)0x00000040)

	)

4566 
	#FLASH_SR_PGSERR
 ((
uöt32_t
)0x00000080)

	)

4567 
	#FLASH_SR_BSY
 ((
uöt32_t
)0x00010000)

	)

4570 
	#FLASH_CR_PG
 ((
uöt32_t
)0x00000001)

	)

4571 
	#FLASH_CR_SER
 ((
uöt32_t
)0x00000002)

	)

4572 
	#FLASH_CR_MER
 ((
uöt32_t
)0x00000004)

	)

4573 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

4574 
	#FLASH_CR_SNB
 ((
uöt32_t
)0x000000F8)

	)

4575 
	#FLASH_CR_SNB_0
 ((
uöt32_t
)0x00000008)

	)

4576 
	#FLASH_CR_SNB_1
 ((
uöt32_t
)0x00000010)

	)

4577 
	#FLASH_CR_SNB_2
 ((
uöt32_t
)0x00000020)

	)

4578 
	#FLASH_CR_SNB_3
 ((
uöt32_t
)0x00000040)

	)

4579 
	#FLASH_CR_SNB_4
 ((
uöt32_t
)0x00000040)

	)

4580 
	#FLASH_CR_PSIZE
 ((
uöt32_t
)0x00000300)

	)

4581 
	#FLASH_CR_PSIZE_0
 ((
uöt32_t
)0x00000100)

	)

4582 
	#FLASH_CR_PSIZE_1
 ((
uöt32_t
)0x00000200)

	)

4583 
	#FLASH_CR_MER2
 ((
uöt32_t
)0x00008000)

	)

4584 
	#FLASH_CR_STRT
 ((
uöt32_t
)0x00010000)

	)

4585 
	#FLASH_CR_EOPIE
 ((
uöt32_t
)0x01000000)

	)

4586 
	#FLASH_CR_LOCK
 ((
uöt32_t
)0x80000000)

	)

4589 
	#FLASH_OPTCR_OPTLOCK
 ((
uöt32_t
)0x00000001)

	)

4590 
	#FLASH_OPTCR_OPTSTRT
 ((
uöt32_t
)0x00000002)

	)

4591 
	#FLASH_OPTCR_BOR_LEV_0
 ((
uöt32_t
)0x00000004)

	)

4592 
	#FLASH_OPTCR_BOR_LEV_1
 ((
uöt32_t
)0x00000008)

	)

4593 
	#FLASH_OPTCR_BOR_LEV
 ((
uöt32_t
)0x0000000C)

	)

4594 
	#FLASH_OPTCR_BFB2
 ((
uöt32_t
)0x00000010)

	)

4596 
	#FLASH_OPTCR_WDG_SW
 ((
uöt32_t
)0x00000020)

	)

4597 
	#FLASH_OPTCR_nRST_STOP
 ((
uöt32_t
)0x00000040)

	)

4598 
	#FLASH_OPTCR_nRST_STDBY
 ((
uöt32_t
)0x00000080)

	)

4599 
	#FLASH_OPTCR_RDP
 ((
uöt32_t
)0x0000FF00)

	)

4600 
	#FLASH_OPTCR_RDP_0
 ((
uöt32_t
)0x00000100)

	)

4601 
	#FLASH_OPTCR_RDP_1
 ((
uöt32_t
)0x00000200)

	)

4602 
	#FLASH_OPTCR_RDP_2
 ((
uöt32_t
)0x00000400)

	)

4603 
	#FLASH_OPTCR_RDP_3
 ((
uöt32_t
)0x00000800)

	)

4604 
	#FLASH_OPTCR_RDP_4
 ((
uöt32_t
)0x00001000)

	)

4605 
	#FLASH_OPTCR_RDP_5
 ((
uöt32_t
)0x00002000)

	)

4606 
	#FLASH_OPTCR_RDP_6
 ((
uöt32_t
)0x00004000)

	)

4607 
	#FLASH_OPTCR_RDP_7
 ((
uöt32_t
)0x00008000)

	)

4608 
	#FLASH_OPTCR_nWRP
 ((
uöt32_t
)0x0FFF0000)

	)

4609 
	#FLASH_OPTCR_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

4610 
	#FLASH_OPTCR_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

4611 
	#FLASH_OPTCR_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

4612 
	#FLASH_OPTCR_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

4613 
	#FLASH_OPTCR_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

4614 
	#FLASH_OPTCR_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

4615 
	#FLASH_OPTCR_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

4616 
	#FLASH_OPTCR_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

4617 
	#FLASH_OPTCR_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

4618 
	#FLASH_OPTCR_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

4619 
	#FLASH_OPTCR_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

4620 
	#FLASH_OPTCR_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

4622 
	#FLASH_OPTCR_DB1M
 ((
uöt32_t
)0x40000000)

	)

4623 
	#FLASH_OPTCR_SPRMOD
 ((
uöt32_t
)0x80000000)

	)

4626 
	#FLASH_OPTCR1_nWRP
 ((
uöt32_t
)0x0FFF0000)

	)

4627 
	#FLASH_OPTCR1_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

4628 
	#FLASH_OPTCR1_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

4629 
	#FLASH_OPTCR1_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

4630 
	#FLASH_OPTCR1_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

4631 
	#FLASH_OPTCR1_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

4632 
	#FLASH_OPTCR1_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

4633 
	#FLASH_OPTCR1_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

4634 
	#FLASH_OPTCR1_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

4635 
	#FLASH_OPTCR1_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

4636 
	#FLASH_OPTCR1_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

4637 
	#FLASH_OPTCR1_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

4638 
	#FLASH_OPTCR1_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

4640 #i‡
	`deföed
(
STM32F40_41xxx
)

4647 
	#FSMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4648 
	#FSMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4650 
	#FSMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4651 
	#FSMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4652 
	#FSMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4654 
	#FSMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4655 
	#FSMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4656 
	#FSMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4658 
	#FSMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4659 
	#FSMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4660 
	#FSMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4661 
	#FSMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4662 
	#FSMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4663 
	#FSMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4664 
	#FSMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4665 
	#FSMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4666 
	#FSMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4667 
	#FSMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4670 
	#FSMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4671 
	#FSMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4673 
	#FSMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4674 
	#FSMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4675 
	#FSMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4677 
	#FSMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4678 
	#FSMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4679 
	#FSMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4681 
	#FSMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4682 
	#FSMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4683 
	#FSMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4684 
	#FSMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4685 
	#FSMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4686 
	#FSMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4687 
	#FSMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4688 
	#FSMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4689 
	#FSMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4690 
	#FSMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4693 
	#FSMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4694 
	#FSMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4696 
	#FSMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4697 
	#FSMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4698 
	#FSMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4700 
	#FSMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4701 
	#FSMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4702 
	#FSMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4704 
	#FSMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4705 
	#FSMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4706 
	#FSMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4707 
	#FSMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4708 
	#FSMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4709 
	#FSMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4710 
	#FSMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4711 
	#FSMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4712 
	#FSMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4713 
	#FSMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4716 
	#FSMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4717 
	#FSMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4719 
	#FSMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4720 
	#FSMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4721 
	#FSMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4723 
	#FSMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4724 
	#FSMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4725 
	#FSMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4727 
	#FSMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4728 
	#FSMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4729 
	#FSMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4730 
	#FSMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4731 
	#FSMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4732 
	#FSMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4733 
	#FSMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4734 
	#FSMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4735 
	#FSMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4736 
	#FSMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4739 
	#FSMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4740 
	#FSMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4741 
	#FSMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4742 
	#FSMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4743 
	#FSMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4745 
	#FSMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4746 
	#FSMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4747 
	#FSMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4748 
	#FSMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4749 
	#FSMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4751 
	#FSMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4752 
	#FSMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4753 
	#FSMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4754 
	#FSMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4755 
	#FSMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4757 
	#FSMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4758 
	#FSMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4759 
	#FSMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4760 
	#FSMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4761 
	#FSMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4763 
	#FSMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4764 
	#FSMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4765 
	#FSMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4766 
	#FSMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4767 
	#FSMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4769 
	#FSMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4770 
	#FSMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4771 
	#FSMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4772 
	#FSMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4773 
	#FSMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4775 
	#FSMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4776 
	#FSMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4777 
	#FSMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4780 
	#FSMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4781 
	#FSMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4782 
	#FSMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4783 
	#FSMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4784 
	#FSMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4786 
	#FSMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4787 
	#FSMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4788 
	#FSMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4789 
	#FSMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4790 
	#FSMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4792 
	#FSMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4793 
	#FSMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4794 
	#FSMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4795 
	#FSMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4796 
	#FSMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4798 
	#FSMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4799 
	#FSMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4800 
	#FSMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4801 
	#FSMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4802 
	#FSMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4804 
	#FSMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4805 
	#FSMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4806 
	#FSMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4807 
	#FSMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4808 
	#FSMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4810 
	#FSMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4811 
	#FSMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4812 
	#FSMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4813 
	#FSMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4814 
	#FSMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4816 
	#FSMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4817 
	#FSMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4818 
	#FSMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4821 
	#FSMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4822 
	#FSMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4823 
	#FSMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4824 
	#FSMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4825 
	#FSMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4827 
	#FSMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4828 
	#FSMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4829 
	#FSMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4830 
	#FSMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4831 
	#FSMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4833 
	#FSMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4834 
	#FSMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4835 
	#FSMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4836 
	#FSMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4837 
	#FSMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4839 
	#FSMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4840 
	#FSMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4841 
	#FSMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4842 
	#FSMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4843 
	#FSMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4845 
	#FSMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4846 
	#FSMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4847 
	#FSMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4848 
	#FSMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4849 
	#FSMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4851 
	#FSMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4852 
	#FSMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4853 
	#FSMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4854 
	#FSMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4855 
	#FSMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4857 
	#FSMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4858 
	#FSMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4859 
	#FSMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4862 
	#FSMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4863 
	#FSMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4864 
	#FSMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4865 
	#FSMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4866 
	#FSMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4868 
	#FSMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4869 
	#FSMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4870 
	#FSMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4871 
	#FSMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4872 
	#FSMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4874 
	#FSMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4875 
	#FSMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4876 
	#FSMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4877 
	#FSMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4878 
	#FSMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4880 
	#FSMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4881 
	#FSMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4882 
	#FSMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4883 
	#FSMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4884 
	#FSMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4886 
	#FSMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4887 
	#FSMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4888 
	#FSMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4889 
	#FSMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4890 
	#FSMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4892 
	#FSMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4893 
	#FSMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4894 
	#FSMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4895 
	#FSMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4896 
	#FSMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4898 
	#FSMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4899 
	#FSMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4900 
	#FSMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4903 
	#FSMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4904 
	#FSMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4905 
	#FSMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4906 
	#FSMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4907 
	#FSMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4909 
	#FSMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4910 
	#FSMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4911 
	#FSMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4912 
	#FSMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4913 
	#FSMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4915 
	#FSMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4916 
	#FSMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4917 
	#FSMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4918 
	#FSMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4919 
	#FSMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4921 
	#FSMC_BWTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4922 
	#FSMC_BWTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4923 
	#FSMC_BWTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4924 
	#FSMC_BWTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4925 
	#FSMC_BWTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4927 
	#FSMC_BWTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4928 
	#FSMC_BWTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4929 
	#FSMC_BWTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4930 
	#FSMC_BWTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4931 
	#FSMC_BWTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4933 
	#FSMC_BWTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4934 
	#FSMC_BWTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4935 
	#FSMC_BWTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4936 
	#FSMC_BWTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4937 
	#FSMC_BWTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4939 
	#FSMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4940 
	#FSMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4941 
	#FSMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4944 
	#FSMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4945 
	#FSMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4946 
	#FSMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4947 
	#FSMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4948 
	#FSMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4950 
	#FSMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4951 
	#FSMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4952 
	#FSMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4953 
	#FSMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4954 
	#FSMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4956 
	#FSMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4957 
	#FSMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4958 
	#FSMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4959 
	#FSMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4960 
	#FSMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4962 
	#FSMC_BWTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4963 
	#FSMC_BWTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4964 
	#FSMC_BWTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4965 
	#FSMC_BWTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4966 
	#FSMC_BWTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4968 
	#FSMC_BWTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4969 
	#FSMC_BWTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4970 
	#FSMC_BWTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4971 
	#FSMC_BWTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4972 
	#FSMC_BWTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4974 
	#FSMC_BWTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4975 
	#FSMC_BWTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4976 
	#FSMC_BWTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4977 
	#FSMC_BWTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4978 
	#FSMC_BWTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4980 
	#FSMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4981 
	#FSMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4982 
	#FSMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4985 
	#FSMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4986 
	#FSMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4987 
	#FSMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4988 
	#FSMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4989 
	#FSMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4991 
	#FSMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4992 
	#FSMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4993 
	#FSMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4994 
	#FSMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4995 
	#FSMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4997 
	#FSMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4998 
	#FSMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4999 
	#FSMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5000 
	#FSMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5001 
	#FSMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5003 
	#FSMC_BWTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5004 
	#FSMC_BWTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5005 
	#FSMC_BWTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5006 
	#FSMC_BWTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5007 
	#FSMC_BWTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5009 
	#FSMC_BWTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5010 
	#FSMC_BWTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5011 
	#FSMC_BWTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5012 
	#FSMC_BWTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5013 
	#FSMC_BWTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5015 
	#FSMC_BWTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5016 
	#FSMC_BWTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5017 
	#FSMC_BWTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5018 
	#FSMC_BWTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5019 
	#FSMC_BWTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5021 
	#FSMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5022 
	#FSMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5023 
	#FSMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5026 
	#FSMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5027 
	#FSMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5028 
	#FSMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5029 
	#FSMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5030 
	#FSMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5032 
	#FSMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5033 
	#FSMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5034 
	#FSMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5035 
	#FSMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5036 
	#FSMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5038 
	#FSMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5039 
	#FSMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5040 
	#FSMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5041 
	#FSMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5042 
	#FSMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5044 
	#FSMC_BWTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5045 
	#FSMC_BWTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5046 
	#FSMC_BWTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5047 
	#FSMC_BWTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5048 
	#FSMC_BWTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5050 
	#FSMC_BWTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5051 
	#FSMC_BWTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5052 
	#FSMC_BWTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5053 
	#FSMC_BWTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5054 
	#FSMC_BWTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5056 
	#FSMC_BWTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5057 
	#FSMC_BWTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5058 
	#FSMC_BWTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5059 
	#FSMC_BWTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5060 
	#FSMC_BWTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5062 
	#FSMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5063 
	#FSMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5064 
	#FSMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5067 
	#FSMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5068 
	#FSMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5069 
	#FSMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5071 
	#FSMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5072 
	#FSMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5073 
	#FSMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5075 
	#FSMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5077 
	#FSMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5078 
	#FSMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5079 
	#FSMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5080 
	#FSMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5081 
	#FSMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5083 
	#FSMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5084 
	#FSMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5085 
	#FSMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5086 
	#FSMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5087 
	#FSMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5089 
	#FSMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5090 
	#FSMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5091 
	#FSMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5092 
	#FSMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5095 
	#FSMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5096 
	#FSMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5097 
	#FSMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5099 
	#FSMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5100 
	#FSMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5101 
	#FSMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5103 
	#FSMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5105 
	#FSMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5106 
	#FSMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5107 
	#FSMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5108 
	#FSMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5109 
	#FSMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5111 
	#FSMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5112 
	#FSMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5113 
	#FSMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5114 
	#FSMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5115 
	#FSMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5117 
	#FSMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5118 
	#FSMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5119 
	#FSMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5120 
	#FSMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5123 
	#FSMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5124 
	#FSMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5125 
	#FSMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5127 
	#FSMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5128 
	#FSMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5129 
	#FSMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5131 
	#FSMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5133 
	#FSMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5134 
	#FSMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5135 
	#FSMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5136 
	#FSMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5137 
	#FSMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5139 
	#FSMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5140 
	#FSMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5141 
	#FSMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5142 
	#FSMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5143 
	#FSMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5145 
	#FSMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5146 
	#FSMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5147 
	#FSMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5148 
	#FSMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5151 
	#FSMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

5152 
	#FSMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

5153 
	#FSMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

5154 
	#FSMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

5155 
	#FSMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

5156 
	#FSMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

5157 
	#FSMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5160 
	#FSMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

5161 
	#FSMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

5162 
	#FSMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

5163 
	#FSMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

5164 
	#FSMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

5165 
	#FSMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

5166 
	#FSMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5169 
	#FSMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

5170 
	#FSMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

5171 
	#FSMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

5172 
	#FSMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

5173 
	#FSMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

5174 
	#FSMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

5175 
	#FSMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5178 
	#FSMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

5179 
	#FSMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5180 
	#FSMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5181 
	#FSMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5182 
	#FSMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5183 
	#FSMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5184 
	#FSMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5185 
	#FSMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5186 
	#FSMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5188 
	#FSMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5189 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5190 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5191 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5192 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5193 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5194 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5195 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5196 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5198 
	#FSMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5199 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5200 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5201 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5202 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5203 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5204 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5205 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5206 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5208 
	#FSMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5209 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5210 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5211 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5212 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5213 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5214 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5215 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5216 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5219 
	#FSMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

5220 
	#FSMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5221 
	#FSMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5222 
	#FSMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5223 
	#FSMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5224 
	#FSMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5225 
	#FSMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5226 
	#FSMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5227 
	#FSMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5229 
	#FSMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5230 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5231 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5232 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5233 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5234 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5235 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5236 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5237 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5239 
	#FSMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5240 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5241 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5242 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5243 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5244 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5245 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5246 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5247 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5249 
	#FSMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5250 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5251 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5252 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5253 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5254 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5255 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5256 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5257 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5260 
	#FSMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

5261 
	#FSMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5262 
	#FSMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5263 
	#FSMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5264 
	#FSMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5265 
	#FSMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5266 
	#FSMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5267 
	#FSMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5268 
	#FSMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5270 
	#FSMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5271 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5272 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5273 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5274 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5275 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5276 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5277 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5278 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5280 
	#FSMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5281 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5282 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5283 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5284 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5285 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5286 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5287 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5288 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5290 
	#FSMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5291 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5292 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5293 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5294 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5295 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5296 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5297 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5298 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5301 
	#FSMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

5302 
	#FSMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5303 
	#FSMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5304 
	#FSMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5305 
	#FSMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5306 
	#FSMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5307 
	#FSMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5308 
	#FSMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5309 
	#FSMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5311 
	#FSMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5312 
	#FSMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5313 
	#FSMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5314 
	#FSMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5315 
	#FSMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5316 
	#FSMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5317 
	#FSMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5318 
	#FSMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5319 
	#FSMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5321 
	#FSMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5322 
	#FSMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5323 
	#FSMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5324 
	#FSMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5325 
	#FSMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5326 
	#FSMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5327 
	#FSMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5328 
	#FSMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5329 
	#FSMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5331 
	#FSMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5332 
	#FSMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5333 
	#FSMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5334 
	#FSMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5335 
	#FSMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5336 
	#FSMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5337 
	#FSMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5338 
	#FSMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5339 
	#FSMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5342 
	#FSMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

5343 
	#FSMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5344 
	#FSMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5345 
	#FSMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5346 
	#FSMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5347 
	#FSMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5348 
	#FSMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5349 
	#FSMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5350 
	#FSMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5352 
	#FSMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5353 
	#FSMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5354 
	#FSMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5355 
	#FSMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5356 
	#FSMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5357 
	#FSMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5358 
	#FSMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5359 
	#FSMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5360 
	#FSMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5362 
	#FSMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5363 
	#FSMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5364 
	#FSMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5365 
	#FSMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5366 
	#FSMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5367 
	#FSMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5368 
	#FSMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5369 
	#FSMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5370 
	#FSMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5372 
	#FSMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5373 
	#FSMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5374 
	#FSMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5375 
	#FSMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5376 
	#FSMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5377 
	#FSMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5378 
	#FSMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5379 
	#FSMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5380 
	#FSMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5383 
	#FSMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

5384 
	#FSMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5385 
	#FSMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5386 
	#FSMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5387 
	#FSMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5388 
	#FSMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5389 
	#FSMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5390 
	#FSMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5391 
	#FSMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5393 
	#FSMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5394 
	#FSMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5395 
	#FSMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5396 
	#FSMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5397 
	#FSMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5398 
	#FSMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5399 
	#FSMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5400 
	#FSMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5401 
	#FSMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5403 
	#FSMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5404 
	#FSMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5405 
	#FSMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5406 
	#FSMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5407 
	#FSMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5408 
	#FSMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5409 
	#FSMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5410 
	#FSMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5411 
	#FSMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5413 
	#FSMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5414 
	#FSMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5415 
	#FSMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5416 
	#FSMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5417 
	#FSMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5418 
	#FSMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5419 
	#FSMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5420 
	#FSMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5421 
	#FSMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5424 
	#FSMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

5425 
	#FSMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5426 
	#FSMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5427 
	#FSMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5428 
	#FSMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5429 
	#FSMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5430 
	#FSMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5431 
	#FSMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5432 
	#FSMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5434 
	#FSMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5435 
	#FSMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5436 
	#FSMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5437 
	#FSMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5438 
	#FSMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5439 
	#FSMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5440 
	#FSMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5441 
	#FSMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5442 
	#FSMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5444 
	#FSMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5445 
	#FSMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5446 
	#FSMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5447 
	#FSMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5448 
	#FSMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5449 
	#FSMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5450 
	#FSMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5451 
	#FSMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5452 
	#FSMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5454 
	#FSMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5455 
	#FSMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5456 
	#FSMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5457 
	#FSMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5458 
	#FSMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5459 
	#FSMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5460 
	#FSMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5461 
	#FSMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5462 
	#FSMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5465 
	#FSMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

5468 
	#FSMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

5471 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

5478 
	#FMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5479 
	#FMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5481 
	#FMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5482 
	#FMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5483 
	#FMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5485 
	#FMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5486 
	#FMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5487 
	#FMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5489 
	#FMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5490 
	#FMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5491 
	#FMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5492 
	#FMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5493 
	#FMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5494 
	#FMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5495 
	#FMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5496 
	#FMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5497 
	#FMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5498 
	#FMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5499 
	#FMC_BCR1_CCLKEN
 ((
uöt32_t
)0x00100000Ë

	)

5502 
	#FMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5503 
	#FMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5505 
	#FMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5506 
	#FMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5507 
	#FMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5509 
	#FMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5510 
	#FMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5511 
	#FMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5513 
	#FMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5514 
	#FMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5515 
	#FMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5516 
	#FMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5517 
	#FMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5518 
	#FMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5519 
	#FMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5520 
	#FMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5521 
	#FMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5522 
	#FMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5525 
	#FMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5526 
	#FMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5528 
	#FMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5529 
	#FMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5530 
	#FMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5532 
	#FMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5533 
	#FMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5534 
	#FMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5536 
	#FMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5537 
	#FMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5538 
	#FMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5539 
	#FMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5540 
	#FMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5541 
	#FMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5542 
	#FMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5543 
	#FMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5544 
	#FMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5545 
	#FMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5548 
	#FMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5549 
	#FMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5551 
	#FMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5552 
	#FMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5553 
	#FMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5555 
	#FMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5556 
	#FMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5557 
	#FMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5559 
	#FMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5560 
	#FMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5561 
	#FMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5562 
	#FMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5563 
	#FMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5564 
	#FMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5565 
	#FMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5566 
	#FMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5567 
	#FMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5568 
	#FMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5571 
	#FMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5572 
	#FMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5573 
	#FMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5574 
	#FMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5575 
	#FMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5577 
	#FMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5578 
	#FMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5579 
	#FMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5580 
	#FMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5581 
	#FMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5583 
	#FMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5584 
	#FMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5585 
	#FMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5586 
	#FMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5587 
	#FMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5588 
	#FMC_BTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5589 
	#FMC_BTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5590 
	#FMC_BTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5591 
	#FMC_BTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5593 
	#FMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5594 
	#FMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5595 
	#FMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5596 
	#FMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5597 
	#FMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5599 
	#FMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5600 
	#FMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5601 
	#FMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5602 
	#FMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5603 
	#FMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5605 
	#FMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5606 
	#FMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5607 
	#FMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5608 
	#FMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5609 
	#FMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5611 
	#FMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5612 
	#FMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5613 
	#FMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5616 
	#FMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5617 
	#FMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5618 
	#FMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5619 
	#FMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5620 
	#FMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5622 
	#FMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5623 
	#FMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5624 
	#FMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5625 
	#FMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5626 
	#FMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5628 
	#FMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5629 
	#FMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5630 
	#FMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5631 
	#FMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5632 
	#FMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5633 
	#FMC_BTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5634 
	#FMC_BTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5635 
	#FMC_BTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5636 
	#FMC_BTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5638 
	#FMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5639 
	#FMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5640 
	#FMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5641 
	#FMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5642 
	#FMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5644 
	#FMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5645 
	#FMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5646 
	#FMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5647 
	#FMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5648 
	#FMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5650 
	#FMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5651 
	#FMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5652 
	#FMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5653 
	#FMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5654 
	#FMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5656 
	#FMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5657 
	#FMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5658 
	#FMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5661 
	#FMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5662 
	#FMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5663 
	#FMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5664 
	#FMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5665 
	#FMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5667 
	#FMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5668 
	#FMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5669 
	#FMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5670 
	#FMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5671 
	#FMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5673 
	#FMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5674 
	#FMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5675 
	#FMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5676 
	#FMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5677 
	#FMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5678 
	#FMC_BTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5679 
	#FMC_BTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5680 
	#FMC_BTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5681 
	#FMC_BTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5683 
	#FMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5684 
	#FMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5685 
	#FMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5686 
	#FMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5687 
	#FMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5689 
	#FMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5690 
	#FMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5691 
	#FMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5692 
	#FMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5693 
	#FMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5695 
	#FMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5696 
	#FMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5697 
	#FMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5698 
	#FMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5699 
	#FMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5701 
	#FMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5702 
	#FMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5703 
	#FMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5706 
	#FMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5707 
	#FMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5708 
	#FMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5709 
	#FMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5710 
	#FMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5712 
	#FMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5713 
	#FMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5714 
	#FMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5715 
	#FMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5716 
	#FMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5718 
	#FMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5719 
	#FMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5720 
	#FMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5721 
	#FMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5722 
	#FMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5723 
	#FMC_BTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5724 
	#FMC_BTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5725 
	#FMC_BTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5726 
	#FMC_BTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5728 
	#FMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5729 
	#FMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5730 
	#FMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5731 
	#FMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5732 
	#FMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5734 
	#FMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5735 
	#FMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5736 
	#FMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5737 
	#FMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5738 
	#FMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5740 
	#FMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5741 
	#FMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5742 
	#FMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5743 
	#FMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5744 
	#FMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5746 
	#FMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5747 
	#FMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5748 
	#FMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5751 
	#FMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5752 
	#FMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5753 
	#FMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5754 
	#FMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5755 
	#FMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5757 
	#FMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5758 
	#FMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5759 
	#FMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5760 
	#FMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5761 
	#FMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5763 
	#FMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5764 
	#FMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5765 
	#FMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5766 
	#FMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5767 
	#FMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5768 
	#FMC_BWTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5769 
	#FMC_BWTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5770 
	#FMC_BWTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5771 
	#FMC_BWTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5773 
	#FMC_BWTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5774 
	#FMC_BWTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5775 
	#FMC_BWTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5776 
	#FMC_BWTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5777 
	#FMC_BWTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5779 
	#FMC_BWTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5780 
	#FMC_BWTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5781 
	#FMC_BWTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5782 
	#FMC_BWTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5783 
	#FMC_BWTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5785 
	#FMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5786 
	#FMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5787 
	#FMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5790 
	#FMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5791 
	#FMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5792 
	#FMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5793 
	#FMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5794 
	#FMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5796 
	#FMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5797 
	#FMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5798 
	#FMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5799 
	#FMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5800 
	#FMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5802 
	#FMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5803 
	#FMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5804 
	#FMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5805 
	#FMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5806 
	#FMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5807 
	#FMC_BWTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5808 
	#FMC_BWTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5809 
	#FMC_BWTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5810 
	#FMC_BWTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5812 
	#FMC_BWTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5813 
	#FMC_BWTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5814 
	#FMC_BWTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5815 
	#FMC_BWTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5816 
	#FMC_BWTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5818 
	#FMC_BWTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5819 
	#FMC_BWTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5820 
	#FMC_BWTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5821 
	#FMC_BWTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5822 
	#FMC_BWTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5824 
	#FMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5825 
	#FMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5826 
	#FMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5829 
	#FMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5830 
	#FMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5831 
	#FMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5832 
	#FMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5833 
	#FMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5835 
	#FMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5836 
	#FMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5837 
	#FMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5838 
	#FMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5839 
	#FMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5841 
	#FMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5842 
	#FMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5843 
	#FMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5844 
	#FMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5845 
	#FMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5846 
	#FMC_BWTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5847 
	#FMC_BWTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5848 
	#FMC_BWTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5849 
	#FMC_BWTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5851 
	#FMC_BWTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5852 
	#FMC_BWTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5853 
	#FMC_BWTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5854 
	#FMC_BWTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5855 
	#FMC_BWTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5857 
	#FMC_BWTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5858 
	#FMC_BWTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5859 
	#FMC_BWTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5860 
	#FMC_BWTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5861 
	#FMC_BWTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5863 
	#FMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5864 
	#FMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5865 
	#FMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5868 
	#FMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5869 
	#FMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5870 
	#FMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5871 
	#FMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5872 
	#FMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5874 
	#FMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5875 
	#FMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5876 
	#FMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5877 
	#FMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5878 
	#FMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5880 
	#FMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5881 
	#FMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5882 
	#FMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5883 
	#FMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5884 
	#FMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5885 
	#FMC_BWTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5886 
	#FMC_BWTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5887 
	#FMC_BWTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5888 
	#FMC_BWTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5890 
	#FMC_BWTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5891 
	#FMC_BWTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5892 
	#FMC_BWTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5893 
	#FMC_BWTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5894 
	#FMC_BWTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5896 
	#FMC_BWTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5897 
	#FMC_BWTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5898 
	#FMC_BWTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5899 
	#FMC_BWTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5900 
	#FMC_BWTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5902 
	#FMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5903 
	#FMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5904 
	#FMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5907 
	#FMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5908 
	#FMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5909 
	#FMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5911 
	#FMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5912 
	#FMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5913 
	#FMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5915 
	#FMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5917 
	#FMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5918 
	#FMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5919 
	#FMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5920 
	#FMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5921 
	#FMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5923 
	#FMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5924 
	#FMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5925 
	#FMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5926 
	#FMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5927 
	#FMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5929 
	#FMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5930 
	#FMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5931 
	#FMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5932 
	#FMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5935 
	#FMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5936 
	#FMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5937 
	#FMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5939 
	#FMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5940 
	#FMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5941 
	#FMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5943 
	#FMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5945 
	#FMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5946 
	#FMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5947 
	#FMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5948 
	#FMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5949 
	#FMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5951 
	#FMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5952 
	#FMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5953 
	#FMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5954 
	#FMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5955 
	#FMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5957 
	#FMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5958 
	#FMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5959 
	#FMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5960 
	#FMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5963 
	#FMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5964 
	#FMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5965 
	#FMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5967 
	#FMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5968 
	#FMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5969 
	#FMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5971 
	#FMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5973 
	#FMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5974 
	#FMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5975 
	#FMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5976 
	#FMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5977 
	#FMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5979 
	#FMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5980 
	#FMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5981 
	#FMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5982 
	#FMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5983 
	#FMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5985 
	#FMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5986 
	#FMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5987 
	#FMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5988 
	#FMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5991 
	#FMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

5992 
	#FMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

5993 
	#FMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

5994 
	#FMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

5995 
	#FMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

5996 
	#FMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

5997 
	#FMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

6000 
	#FMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

6001 
	#FMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

6002 
	#FMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

6003 
	#FMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

6004 
	#FMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

6005 
	#FMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

6006 
	#FMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

6009 
	#FMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

6010 
	#FMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

6011 
	#FMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

6012 
	#FMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

6013 
	#FMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

6014 
	#FMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

6015 
	#FMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

6018 
	#FMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

6019 
	#FMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

6020 
	#FMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

6021 
	#FMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

6022 
	#FMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

6023 
	#FMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

6024 
	#FMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

6025 
	#FMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

6026 
	#FMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

6028 
	#FMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

6029 
	#FMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

6030 
	#FMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

6031 
	#FMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

6032 
	#FMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

6033 
	#FMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

6034 
	#FMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

6035 
	#FMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

6036 
	#FMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

6038 
	#FMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

6039 
	#FMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

6040 
	#FMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

6041 
	#FMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

6042 
	#FMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

6043 
	#FMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

6044 
	#FMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

6045 
	#FMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

6046 
	#FMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

6048 
	#FMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

6049 
	#FMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

6050 
	#FMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

6051 
	#FMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

6052 
	#FMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

6053 
	#FMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

6054 
	#FMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

6055 
	#FMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

6056 
	#FMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

6059 
	#FMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

6060 
	#FMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

6061 
	#FMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

6062 
	#FMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

6063 
	#FMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

6064 
	#FMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

6065 
	#FMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

6066 
	#FMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

6067 
	#FMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

6069 
	#FMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

6070 
	#FMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

6071 
	#FMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

6072 
	#FMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

6073 
	#FMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

6074 
	#FMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

6075 
	#FMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

6076 
	#FMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

6077 
	#FMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

6079 
	#FMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

6080 
	#FMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

6081 
	#FMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

6082 
	#FMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

6083 
	#FMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

6084 
	#FMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

6085 
	#FMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

6086 
	#FMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

6087 
	#FMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

6089 
	#FMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

6090 
	#FMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

6091 
	#FMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

6092 
	#FMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

6093 
	#FMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

6094 
	#FMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

6095 
	#FMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

6096 
	#FMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

6097 
	#FMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

6100 
	#FMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

6101 
	#FMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

6102 
	#FMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

6103 
	#FMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

6104 
	#FMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

6105 
	#FMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

6106 
	#FMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

6107 
	#FMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

6108 
	#FMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

6110 
	#FMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

6111 
	#FMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

6112 
	#FMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

6113 
	#FMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

6114 
	#FMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

6115 
	#FMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

6116 
	#FMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

6117 
	#FMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

6118 
	#FMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

6120 
	#FMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

6121 
	#FMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

6122 
	#FMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

6123 
	#FMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

6124 
	#FMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

6125 
	#FMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

6126 
	#FMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

6127 
	#FMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

6128 
	#FMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

6130 
	#FMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

6131 
	#FMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

6132 
	#FMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

6133 
	#FMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

6134 
	#FMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

6135 
	#FMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

6136 
	#FMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

6137 
	#FMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

6138 
	#FMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

6141 
	#FMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

6142 
	#FMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

6143 
	#FMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

6144 
	#FMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

6145 
	#FMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

6146 
	#FMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

6147 
	#FMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

6148 
	#FMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

6149 
	#FMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

6151 
	#FMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

6152 
	#FMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

6153 
	#FMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

6154 
	#FMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

6155 
	#FMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

6156 
	#FMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

6157 
	#FMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

6158 
	#FMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

6159 
	#FMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

6161 
	#FMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

6162 
	#FMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

6163 
	#FMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

6164 
	#FMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

6165 
	#FMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

6166 
	#FMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

6167 
	#FMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

6168 
	#FMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

6169 
	#FMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

6171 
	#FMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

6172 
	#FMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

6173 
	#FMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

6174 
	#FMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

6175 
	#FMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

6176 
	#FMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

6177 
	#FMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

6178 
	#FMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

6179 
	#FMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

6182 
	#FMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

6183 
	#FMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

6184 
	#FMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

6185 
	#FMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

6186 
	#FMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

6187 
	#FMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

6188 
	#FMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

6189 
	#FMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

6190 
	#FMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

6192 
	#FMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

6193 
	#FMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

6194 
	#FMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

6195 
	#FMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

6196 
	#FMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

6197 
	#FMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

6198 
	#FMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

6199 
	#FMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

6200 
	#FMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

6202 
	#FMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

6203 
	#FMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

6204 
	#FMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

6205 
	#FMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

6206 
	#FMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

6207 
	#FMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

6208 
	#FMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

6209 
	#FMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

6210 
	#FMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

6212 
	#FMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

6213 
	#FMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

6214 
	#FMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

6215 
	#FMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

6216 
	#FMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

6217 
	#FMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

6218 
	#FMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

6219 
	#FMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

6220 
	#FMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

6223 
	#FMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

6224 
	#FMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

6225 
	#FMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

6226 
	#FMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

6227 
	#FMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

6228 
	#FMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

6229 
	#FMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

6230 
	#FMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

6231 
	#FMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

6233 
	#FMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

6234 
	#FMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

6235 
	#FMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

6236 
	#FMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

6237 
	#FMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

6238 
	#FMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

6239 
	#FMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

6240 
	#FMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

6241 
	#FMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

6243 
	#FMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

6244 
	#FMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

6245 
	#FMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

6246 
	#FMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

6247 
	#FMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

6248 
	#FMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

6249 
	#FMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

6250 
	#FMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

6251 
	#FMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

6253 
	#FMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

6254 
	#FMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

6255 
	#FMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

6256 
	#FMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

6257 
	#FMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

6258 
	#FMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

6259 
	#FMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

6260 
	#FMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

6261 
	#FMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

6264 
	#FMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

6265 
	#FMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

6266 
	#FMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

6267 
	#FMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

6268 
	#FMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

6269 
	#FMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

6270 
	#FMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

6271 
	#FMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

6272 
	#FMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

6274 
	#FMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

6275 
	#FMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

6276 
	#FMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

6277 
	#FMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

6278 
	#FMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

6279 
	#FMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

6280 
	#FMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

6281 
	#FMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

6282 
	#FMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

6284 
	#FMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

6285 
	#FMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

6286 
	#FMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

6287 
	#FMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

6288 
	#FMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

6289 
	#FMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

6290 
	#FMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

6291 
	#FMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

6292 
	#FMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

6294 
	#FMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

6295 
	#FMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

6296 
	#FMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

6297 
	#FMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

6298 
	#FMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

6299 
	#FMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

6300 
	#FMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

6301 
	#FMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

6302 
	#FMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

6305 
	#FMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

6308 
	#FMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

6311 
	#FMC_SDCR1_NC
 ((
uöt32_t
)0x00000003Ë

	)

6312 
	#FMC_SDCR1_NC_0
 ((
uöt32_t
)0x00000001Ë

	)

6313 
	#FMC_SDCR1_NC_1
 ((
uöt32_t
)0x00000002Ë

	)

6315 
	#FMC_SDCR1_NR
 ((
uöt32_t
)0x0000000CË

	)

6316 
	#FMC_SDCR1_NR_0
 ((
uöt32_t
)0x00000004Ë

	)

6317 
	#FMC_SDCR1_NR_1
 ((
uöt32_t
)0x00000008Ë

	)

6319 
	#FMC_SDCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

6320 
	#FMC_SDCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6321 
	#FMC_SDCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6323 
	#FMC_SDCR1_NB
 ((
uöt32_t
)0x00000040Ë

	)

6325 
	#FMC_SDCR1_CAS
 ((
uöt32_t
)0x00000180Ë

	)

6326 
	#FMC_SDCR1_CAS_0
 ((
uöt32_t
)0x00000080Ë

	)

6327 
	#FMC_SDCR1_CAS_1
 ((
uöt32_t
)0x00000100Ë

	)

6329 
	#FMC_SDCR1_WP
 ((
uöt32_t
)0x00000200Ë

	)

6331 
	#FMC_SDCR1_SDCLK
 ((
uöt32_t
)0x00000C00Ë

	)

6332 
	#FMC_SDCR1_SDCLK_0
 ((
uöt32_t
)0x00000400Ë

	)

6333 
	#FMC_SDCR1_SDCLK_1
 ((
uöt32_t
)0x00000800Ë

	)

6335 
	#FMC_SDCR1_RBURST
 ((
uöt32_t
)0x00001000Ë

	)

6337 
	#FMC_SDCR1_RPIPE
 ((
uöt32_t
)0x00006000Ë

	)

6338 
	#FMC_SDCR1_RPIPE_0
 ((
uöt32_t
)0x00002000Ë

	)

6339 
	#FMC_SDCR1_RPIPE_1
 ((
uöt32_t
)0x00004000Ë

	)

6342 
	#FMC_SDCR2_NC
 ((
uöt32_t
)0x00000003Ë

	)

6343 
	#FMC_SDCR2_NC_0
 ((
uöt32_t
)0x00000001Ë

	)

6344 
	#FMC_SDCR2_NC_1
 ((
uöt32_t
)0x00000002Ë

	)

6346 
	#FMC_SDCR2_NR
 ((
uöt32_t
)0x0000000CË

	)

6347 
	#FMC_SDCR2_NR_0
 ((
uöt32_t
)0x00000004Ë

	)

6348 
	#FMC_SDCR2_NR_1
 ((
uöt32_t
)0x00000008Ë

	)

6350 
	#FMC_SDCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

6351 
	#FMC_SDCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6352 
	#FMC_SDCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6354 
	#FMC_SDCR2_NB
 ((
uöt32_t
)0x00000040Ë

	)

6356 
	#FMC_SDCR2_CAS
 ((
uöt32_t
)0x00000180Ë

	)

6357 
	#FMC_SDCR2_CAS_0
 ((
uöt32_t
)0x00000080Ë

	)

6358 
	#FMC_SDCR2_CAS_1
 ((
uöt32_t
)0x00000100Ë

	)

6360 
	#FMC_SDCR2_WP
 ((
uöt32_t
)0x00000200Ë

	)

6362 
	#FMC_SDCR2_SDCLK
 ((
uöt32_t
)0x00000C00Ë

	)

6363 
	#FMC_SDCR2_SDCLK_0
 ((
uöt32_t
)0x00000400Ë

	)

6364 
	#FMC_SDCR2_SDCLK_1
 ((
uöt32_t
)0x00000800Ë

	)

6366 
	#FMC_SDCR2_RBURST
 ((
uöt32_t
)0x00001000Ë

	)

6368 
	#FMC_SDCR2_RPIPE
 ((
uöt32_t
)0x00006000Ë

	)

6369 
	#FMC_SDCR2_RPIPE_0
 ((
uöt32_t
)0x00002000Ë

	)

6370 
	#FMC_SDCR2_RPIPE_1
 ((
uöt32_t
)0x00004000Ë

	)

6373 
	#FMC_SDTR1_TMRD
 ((
uöt32_t
)0x0000000FË

	)

6374 
	#FMC_SDTR1_TMRD_0
 ((
uöt32_t
)0x00000001Ë

	)

6375 
	#FMC_SDTR1_TMRD_1
 ((
uöt32_t
)0x00000002Ë

	)

6376 
	#FMC_SDTR1_TMRD_2
 ((
uöt32_t
)0x00000004Ë

	)

6377 
	#FMC_SDTR1_TMRD_3
 ((
uöt32_t
)0x00000008Ë

	)

6379 
	#FMC_SDTR1_TXSR
 ((
uöt32_t
)0x000000F0Ë

	)

6380 
	#FMC_SDTR1_TXSR_0
 ((
uöt32_t
)0x00000010Ë

	)

6381 
	#FMC_SDTR1_TXSR_1
 ((
uöt32_t
)0x00000020Ë

	)

6382 
	#FMC_SDTR1_TXSR_2
 ((
uöt32_t
)0x00000040Ë

	)

6383 
	#FMC_SDTR1_TXSR_3
 ((
uöt32_t
)0x00000080Ë

	)

6385 
	#FMC_SDTR1_TRAS
 ((
uöt32_t
)0x00000F00Ë

	)

6386 
	#FMC_SDTR1_TRAS_0
 ((
uöt32_t
)0x00000100Ë

	)

6387 
	#FMC_SDTR1_TRAS_1
 ((
uöt32_t
)0x00000200Ë

	)

6388 
	#FMC_SDTR1_TRAS_2
 ((
uöt32_t
)0x00000400Ë

	)

6389 
	#FMC_SDTR1_TRAS_3
 ((
uöt32_t
)0x00000800Ë

	)

6391 
	#FMC_SDTR1_TRC
 ((
uöt32_t
)0x0000F000Ë

	)

6392 
	#FMC_SDTR1_TRC_0
 ((
uöt32_t
)0x00001000Ë

	)

6393 
	#FMC_SDTR1_TRC_1
 ((
uöt32_t
)0x00002000Ë

	)

6394 
	#FMC_SDTR1_TRC_2
 ((
uöt32_t
)0x00004000Ë

	)

6396 
	#FMC_SDTR1_TWR
 ((
uöt32_t
)0x000F0000Ë

	)

6397 
	#FMC_SDTR1_TWR_0
 ((
uöt32_t
)0x00010000Ë

	)

6398 
	#FMC_SDTR1_TWR_1
 ((
uöt32_t
)0x00020000Ë

	)

6399 
	#FMC_SDTR1_TWR_2
 ((
uöt32_t
)0x00040000Ë

	)

6401 
	#FMC_SDTR1_TRP
 ((
uöt32_t
)0x00F00000Ë

	)

6402 
	#FMC_SDTR1_TRP_0
 ((
uöt32_t
)0x00100000Ë

	)

6403 
	#FMC_SDTR1_TRP_1
 ((
uöt32_t
)0x00200000Ë

	)

6404 
	#FMC_SDTR1_TRP_2
 ((
uöt32_t
)0x00400000Ë

	)

6406 
	#FMC_SDTR1_TRCD
 ((
uöt32_t
)0x0F000000Ë

	)

6407 
	#FMC_SDTR1_TRCD_0
 ((
uöt32_t
)0x01000000Ë

	)

6408 
	#FMC_SDTR1_TRCD_1
 ((
uöt32_t
)0x02000000Ë

	)

6409 
	#FMC_SDTR1_TRCD_2
 ((
uöt32_t
)0x04000000Ë

	)

6412 
	#FMC_SDTR2_TMRD
 ((
uöt32_t
)0x0000000FË

	)

6413 
	#FMC_SDTR2_TMRD_0
 ((
uöt32_t
)0x00000001Ë

	)

6414 
	#FMC_SDTR2_TMRD_1
 ((
uöt32_t
)0x00000002Ë

	)

6415 
	#FMC_SDTR2_TMRD_2
 ((
uöt32_t
)0x00000004Ë

	)

6416 
	#FMC_SDTR2_TMRD_3
 ((
uöt32_t
)0x00000008Ë

	)

6418 
	#FMC_SDTR2_TXSR
 ((
uöt32_t
)0x000000F0Ë

	)

6419 
	#FMC_SDTR2_TXSR_0
 ((
uöt32_t
)0x00000010Ë

	)

6420 
	#FMC_SDTR2_TXSR_1
 ((
uöt32_t
)0x00000020Ë

	)

6421 
	#FMC_SDTR2_TXSR_2
 ((
uöt32_t
)0x00000040Ë

	)

6422 
	#FMC_SDTR2_TXSR_3
 ((
uöt32_t
)0x00000080Ë

	)

6424 
	#FMC_SDTR2_TRAS
 ((
uöt32_t
)0x00000F00Ë

	)

6425 
	#FMC_SDTR2_TRAS_0
 ((
uöt32_t
)0x00000100Ë

	)

6426 
	#FMC_SDTR2_TRAS_1
 ((
uöt32_t
)0x00000200Ë

	)

6427 
	#FMC_SDTR2_TRAS_2
 ((
uöt32_t
)0x00000400Ë

	)

6428 
	#FMC_SDTR2_TRAS_3
 ((
uöt32_t
)0x00000800Ë

	)

6430 
	#FMC_SDTR2_TRC
 ((
uöt32_t
)0x0000F000Ë

	)

6431 
	#FMC_SDTR2_TRC_0
 ((
uöt32_t
)0x00001000Ë

	)

6432 
	#FMC_SDTR2_TRC_1
 ((
uöt32_t
)0x00002000Ë

	)

6433 
	#FMC_SDTR2_TRC_2
 ((
uöt32_t
)0x00004000Ë

	)

6435 
	#FMC_SDTR2_TWR
 ((
uöt32_t
)0x000F0000Ë

	)

6436 
	#FMC_SDTR2_TWR_0
 ((
uöt32_t
)0x00010000Ë

	)

6437 
	#FMC_SDTR2_TWR_1
 ((
uöt32_t
)0x00020000Ë

	)

6438 
	#FMC_SDTR2_TWR_2
 ((
uöt32_t
)0x00040000Ë

	)

6440 
	#FMC_SDTR2_TRP
 ((
uöt32_t
)0x00F00000Ë

	)

6441 
	#FMC_SDTR2_TRP_0
 ((
uöt32_t
)0x00100000Ë

	)

6442 
	#FMC_SDTR2_TRP_1
 ((
uöt32_t
)0x00200000Ë

	)

6443 
	#FMC_SDTR2_TRP_2
 ((
uöt32_t
)0x00400000Ë

	)

6445 
	#FMC_SDTR2_TRCD
 ((
uöt32_t
)0x0F000000Ë

	)

6446 
	#FMC_SDTR2_TRCD_0
 ((
uöt32_t
)0x01000000Ë

	)

6447 
	#FMC_SDTR2_TRCD_1
 ((
uöt32_t
)0x02000000Ë

	)

6448 
	#FMC_SDTR2_TRCD_2
 ((
uöt32_t
)0x04000000Ë

	)

6451 
	#FMC_SDCMR_MODE
 ((
uöt32_t
)0x00000007Ë

	)

6452 
	#FMC_SDCMR_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

6453 
	#FMC_SDCMR_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

6454 
	#FMC_SDCMR_MODE_2
 ((
uöt32_t
)0x00000003Ë

	)

6456 
	#FMC_SDCMR_CTB2
 ((
uöt32_t
)0x00000008Ë

	)

6458 
	#FMC_SDCMR_CTB1
 ((
uöt32_t
)0x00000010Ë

	)

6460 
	#FMC_SDCMR_NRFS
 ((
uöt32_t
)0x000001E0Ë

	)

6461 
	#FMC_SDCMR_NRFS_0
 ((
uöt32_t
)0x00000020Ë

	)

6462 
	#FMC_SDCMR_NRFS_1
 ((
uöt32_t
)0x00000040Ë

	)

6463 
	#FMC_SDCMR_NRFS_2
 ((
uöt32_t
)0x00000080Ë

	)

6464 
	#FMC_SDCMR_NRFS_3
 ((
uöt32_t
)0x00000100Ë

	)

6466 
	#FMC_SDCMR_MRD
 ((
uöt32_t
)0x003FFE00Ë

	)

6469 
	#FMC_SDRTR_CRE
 ((
uöt32_t
)0x00000001Ë

	)

6471 
	#FMC_SDRTR_COUNT
 ((
uöt32_t
)0x00003FFEË

	)

6473 
	#FMC_SDRTR_REIE
 ((
uöt32_t
)0x00004000Ë

	)

6476 
	#FMC_SDSR_RE
 ((
uöt32_t
)0x00000001Ë

	)

6478 
	#FMC_SDSR_MODES1
 ((
uöt32_t
)0x00000006Ë

	)

6479 
	#FMC_SDSR_MODES1_0
 ((
uöt32_t
)0x00000002Ë

	)

6480 
	#FMC_SDSR_MODES1_1
 ((
uöt32_t
)0x00000004Ë

	)

6482 
	#FMC_SDSR_MODES2
 ((
uöt32_t
)0x00000018Ë

	)

6483 
	#FMC_SDSR_MODES2_0
 ((
uöt32_t
)0x00000008Ë

	)

6484 
	#FMC_SDSR_MODES2_1
 ((
uöt32_t
)0x00000010Ë

	)

6486 
	#FMC_SDSR_BUSY
 ((
uöt32_t
)0x00000020Ë

	)

6496 
	#GPIO_MODER_MODER0
 ((
uöt32_t
)0x00000003)

	)

6497 
	#GPIO_MODER_MODER0_0
 ((
uöt32_t
)0x00000001)

	)

6498 
	#GPIO_MODER_MODER0_1
 ((
uöt32_t
)0x00000002)

	)

6500 
	#GPIO_MODER_MODER1
 ((
uöt32_t
)0x0000000C)

	)

6501 
	#GPIO_MODER_MODER1_0
 ((
uöt32_t
)0x00000004)

	)

6502 
	#GPIO_MODER_MODER1_1
 ((
uöt32_t
)0x00000008)

	)

6504 
	#GPIO_MODER_MODER2
 ((
uöt32_t
)0x00000030)

	)

6505 
	#GPIO_MODER_MODER2_0
 ((
uöt32_t
)0x00000010)

	)

6506 
	#GPIO_MODER_MODER2_1
 ((
uöt32_t
)0x00000020)

	)

6508 
	#GPIO_MODER_MODER3
 ((
uöt32_t
)0x000000C0)

	)

6509 
	#GPIO_MODER_MODER3_0
 ((
uöt32_t
)0x00000040)

	)

6510 
	#GPIO_MODER_MODER3_1
 ((
uöt32_t
)0x00000080)

	)

6512 
	#GPIO_MODER_MODER4
 ((
uöt32_t
)0x00000300)

	)

6513 
	#GPIO_MODER_MODER4_0
 ((
uöt32_t
)0x00000100)

	)

6514 
	#GPIO_MODER_MODER4_1
 ((
uöt32_t
)0x00000200)

	)

6516 
	#GPIO_MODER_MODER5
 ((
uöt32_t
)0x00000C00)

	)

6517 
	#GPIO_MODER_MODER5_0
 ((
uöt32_t
)0x00000400)

	)

6518 
	#GPIO_MODER_MODER5_1
 ((
uöt32_t
)0x00000800)

	)

6520 
	#GPIO_MODER_MODER6
 ((
uöt32_t
)0x00003000)

	)

6521 
	#GPIO_MODER_MODER6_0
 ((
uöt32_t
)0x00001000)

	)

6522 
	#GPIO_MODER_MODER6_1
 ((
uöt32_t
)0x00002000)

	)

6524 
	#GPIO_MODER_MODER7
 ((
uöt32_t
)0x0000C000)

	)

6525 
	#GPIO_MODER_MODER7_0
 ((
uöt32_t
)0x00004000)

	)

6526 
	#GPIO_MODER_MODER7_1
 ((
uöt32_t
)0x00008000)

	)

6528 
	#GPIO_MODER_MODER8
 ((
uöt32_t
)0x00030000)

	)

6529 
	#GPIO_MODER_MODER8_0
 ((
uöt32_t
)0x00010000)

	)

6530 
	#GPIO_MODER_MODER8_1
 ((
uöt32_t
)0x00020000)

	)

6532 
	#GPIO_MODER_MODER9
 ((
uöt32_t
)0x000C0000)

	)

6533 
	#GPIO_MODER_MODER9_0
 ((
uöt32_t
)0x00040000)

	)

6534 
	#GPIO_MODER_MODER9_1
 ((
uöt32_t
)0x00080000)

	)

6536 
	#GPIO_MODER_MODER10
 ((
uöt32_t
)0x00300000)

	)

6537 
	#GPIO_MODER_MODER10_0
 ((
uöt32_t
)0x00100000)

	)

6538 
	#GPIO_MODER_MODER10_1
 ((
uöt32_t
)0x00200000)

	)

6540 
	#GPIO_MODER_MODER11
 ((
uöt32_t
)0x00C00000)

	)

6541 
	#GPIO_MODER_MODER11_0
 ((
uöt32_t
)0x00400000)

	)

6542 
	#GPIO_MODER_MODER11_1
 ((
uöt32_t
)0x00800000)

	)

6544 
	#GPIO_MODER_MODER12
 ((
uöt32_t
)0x03000000)

	)

6545 
	#GPIO_MODER_MODER12_0
 ((
uöt32_t
)0x01000000)

	)

6546 
	#GPIO_MODER_MODER12_1
 ((
uöt32_t
)0x02000000)

	)

6548 
	#GPIO_MODER_MODER13
 ((
uöt32_t
)0x0C000000)

	)

6549 
	#GPIO_MODER_MODER13_0
 ((
uöt32_t
)0x04000000)

	)

6550 
	#GPIO_MODER_MODER13_1
 ((
uöt32_t
)0x08000000)

	)

6552 
	#GPIO_MODER_MODER14
 ((
uöt32_t
)0x30000000)

	)

6553 
	#GPIO_MODER_MODER14_0
 ((
uöt32_t
)0x10000000)

	)

6554 
	#GPIO_MODER_MODER14_1
 ((
uöt32_t
)0x20000000)

	)

6556 
	#GPIO_MODER_MODER15
 ((
uöt32_t
)0xC0000000)

	)

6557 
	#GPIO_MODER_MODER15_0
 ((
uöt32_t
)0x40000000)

	)

6558 
	#GPIO_MODER_MODER15_1
 ((
uöt32_t
)0x80000000)

	)

6561 
	#GPIO_OTYPER_OT_0
 ((
uöt32_t
)0x00000001)

	)

6562 
	#GPIO_OTYPER_OT_1
 ((
uöt32_t
)0x00000002)

	)

6563 
	#GPIO_OTYPER_OT_2
 ((
uöt32_t
)0x00000004)

	)

6564 
	#GPIO_OTYPER_OT_3
 ((
uöt32_t
)0x00000008)

	)

6565 
	#GPIO_OTYPER_OT_4
 ((
uöt32_t
)0x00000010)

	)

6566 
	#GPIO_OTYPER_OT_5
 ((
uöt32_t
)0x00000020)

	)

6567 
	#GPIO_OTYPER_OT_6
 ((
uöt32_t
)0x00000040)

	)

6568 
	#GPIO_OTYPER_OT_7
 ((
uöt32_t
)0x00000080)

	)

6569 
	#GPIO_OTYPER_OT_8
 ((
uöt32_t
)0x00000100)

	)

6570 
	#GPIO_OTYPER_OT_9
 ((
uöt32_t
)0x00000200)

	)

6571 
	#GPIO_OTYPER_OT_10
 ((
uöt32_t
)0x00000400)

	)

6572 
	#GPIO_OTYPER_OT_11
 ((
uöt32_t
)0x00000800)

	)

6573 
	#GPIO_OTYPER_OT_12
 ((
uöt32_t
)0x00001000)

	)

6574 
	#GPIO_OTYPER_OT_13
 ((
uöt32_t
)0x00002000)

	)

6575 
	#GPIO_OTYPER_OT_14
 ((
uöt32_t
)0x00004000)

	)

6576 
	#GPIO_OTYPER_OT_15
 ((
uöt32_t
)0x00008000)

	)

6579 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
uöt32_t
)0x00000003)

	)

6580 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
uöt32_t
)0x00000001)

	)

6581 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
uöt32_t
)0x00000002)

	)

6583 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
uöt32_t
)0x0000000C)

	)

6584 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
uöt32_t
)0x00000004)

	)

6585 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
uöt32_t
)0x00000008)

	)

6587 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
uöt32_t
)0x00000030)

	)

6588 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
uöt32_t
)0x00000010)

	)

6589 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
uöt32_t
)0x00000020)

	)

6591 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
uöt32_t
)0x000000C0)

	)

6592 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
uöt32_t
)0x00000040)

	)

6593 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
uöt32_t
)0x00000080)

	)

6595 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
uöt32_t
)0x00000300)

	)

6596 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
uöt32_t
)0x00000100)

	)

6597 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
uöt32_t
)0x00000200)

	)

6599 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
uöt32_t
)0x00000C00)

	)

6600 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
uöt32_t
)0x00000400)

	)

6601 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
uöt32_t
)0x00000800)

	)

6603 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
uöt32_t
)0x00003000)

	)

6604 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
uöt32_t
)0x00001000)

	)

6605 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
uöt32_t
)0x00002000)

	)

6607 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
uöt32_t
)0x0000C000)

	)

6608 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
uöt32_t
)0x00004000)

	)

6609 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
uöt32_t
)0x00008000)

	)

6611 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
uöt32_t
)0x00030000)

	)

6612 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
uöt32_t
)0x00010000)

	)

6613 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
uöt32_t
)0x00020000)

	)

6615 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
uöt32_t
)0x000C0000)

	)

6616 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
uöt32_t
)0x00040000)

	)

6617 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
uöt32_t
)0x00080000)

	)

6619 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
uöt32_t
)0x00300000)

	)

6620 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
uöt32_t
)0x00100000)

	)

6621 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
uöt32_t
)0x00200000)

	)

6623 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
uöt32_t
)0x00C00000)

	)

6624 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
uöt32_t
)0x00400000)

	)

6625 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
uöt32_t
)0x00800000)

	)

6627 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
uöt32_t
)0x03000000)

	)

6628 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
uöt32_t
)0x01000000)

	)

6629 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
uöt32_t
)0x02000000)

	)

6631 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
uöt32_t
)0x0C000000)

	)

6632 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
uöt32_t
)0x04000000)

	)

6633 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
uöt32_t
)0x08000000)

	)

6635 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
uöt32_t
)0x30000000)

	)

6636 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
uöt32_t
)0x10000000)

	)

6637 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
uöt32_t
)0x20000000)

	)

6639 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
uöt32_t
)0xC0000000)

	)

6640 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
uöt32_t
)0x40000000)

	)

6641 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
uöt32_t
)0x80000000)

	)

6644 
	#GPIO_PUPDR_PUPDR0
 ((
uöt32_t
)0x00000003)

	)

6645 
	#GPIO_PUPDR_PUPDR0_0
 ((
uöt32_t
)0x00000001)

	)

6646 
	#GPIO_PUPDR_PUPDR0_1
 ((
uöt32_t
)0x00000002)

	)

6648 
	#GPIO_PUPDR_PUPDR1
 ((
uöt32_t
)0x0000000C)

	)

6649 
	#GPIO_PUPDR_PUPDR1_0
 ((
uöt32_t
)0x00000004)

	)

6650 
	#GPIO_PUPDR_PUPDR1_1
 ((
uöt32_t
)0x00000008)

	)

6652 
	#GPIO_PUPDR_PUPDR2
 ((
uöt32_t
)0x00000030)

	)

6653 
	#GPIO_PUPDR_PUPDR2_0
 ((
uöt32_t
)0x00000010)

	)

6654 
	#GPIO_PUPDR_PUPDR2_1
 ((
uöt32_t
)0x00000020)

	)

6656 
	#GPIO_PUPDR_PUPDR3
 ((
uöt32_t
)0x000000C0)

	)

6657 
	#GPIO_PUPDR_PUPDR3_0
 ((
uöt32_t
)0x00000040)

	)

6658 
	#GPIO_PUPDR_PUPDR3_1
 ((
uöt32_t
)0x00000080)

	)

6660 
	#GPIO_PUPDR_PUPDR4
 ((
uöt32_t
)0x00000300)

	)

6661 
	#GPIO_PUPDR_PUPDR4_0
 ((
uöt32_t
)0x00000100)

	)

6662 
	#GPIO_PUPDR_PUPDR4_1
 ((
uöt32_t
)0x00000200)

	)

6664 
	#GPIO_PUPDR_PUPDR5
 ((
uöt32_t
)0x00000C00)

	)

6665 
	#GPIO_PUPDR_PUPDR5_0
 ((
uöt32_t
)0x00000400)

	)

6666 
	#GPIO_PUPDR_PUPDR5_1
 ((
uöt32_t
)0x00000800)

	)

6668 
	#GPIO_PUPDR_PUPDR6
 ((
uöt32_t
)0x00003000)

	)

6669 
	#GPIO_PUPDR_PUPDR6_0
 ((
uöt32_t
)0x00001000)

	)

6670 
	#GPIO_PUPDR_PUPDR6_1
 ((
uöt32_t
)0x00002000)

	)

6672 
	#GPIO_PUPDR_PUPDR7
 ((
uöt32_t
)0x0000C000)

	)

6673 
	#GPIO_PUPDR_PUPDR7_0
 ((
uöt32_t
)0x00004000)

	)

6674 
	#GPIO_PUPDR_PUPDR7_1
 ((
uöt32_t
)0x00008000)

	)

6676 
	#GPIO_PUPDR_PUPDR8
 ((
uöt32_t
)0x00030000)

	)

6677 
	#GPIO_PUPDR_PUPDR8_0
 ((
uöt32_t
)0x00010000)

	)

6678 
	#GPIO_PUPDR_PUPDR8_1
 ((
uöt32_t
)0x00020000)

	)

6680 
	#GPIO_PUPDR_PUPDR9
 ((
uöt32_t
)0x000C0000)

	)

6681 
	#GPIO_PUPDR_PUPDR9_0
 ((
uöt32_t
)0x00040000)

	)

6682 
	#GPIO_PUPDR_PUPDR9_1
 ((
uöt32_t
)0x00080000)

	)

6684 
	#GPIO_PUPDR_PUPDR10
 ((
uöt32_t
)0x00300000)

	)

6685 
	#GPIO_PUPDR_PUPDR10_0
 ((
uöt32_t
)0x00100000)

	)

6686 
	#GPIO_PUPDR_PUPDR10_1
 ((
uöt32_t
)0x00200000)

	)

6688 
	#GPIO_PUPDR_PUPDR11
 ((
uöt32_t
)0x00C00000)

	)

6689 
	#GPIO_PUPDR_PUPDR11_0
 ((
uöt32_t
)0x00400000)

	)

6690 
	#GPIO_PUPDR_PUPDR11_1
 ((
uöt32_t
)0x00800000)

	)

6692 
	#GPIO_PUPDR_PUPDR12
 ((
uöt32_t
)0x03000000)

	)

6693 
	#GPIO_PUPDR_PUPDR12_0
 ((
uöt32_t
)0x01000000)

	)

6694 
	#GPIO_PUPDR_PUPDR12_1
 ((
uöt32_t
)0x02000000)

	)

6696 
	#GPIO_PUPDR_PUPDR13
 ((
uöt32_t
)0x0C000000)

	)

6697 
	#GPIO_PUPDR_PUPDR13_0
 ((
uöt32_t
)0x04000000)

	)

6698 
	#GPIO_PUPDR_PUPDR13_1
 ((
uöt32_t
)0x08000000)

	)

6700 
	#GPIO_PUPDR_PUPDR14
 ((
uöt32_t
)0x30000000)

	)

6701 
	#GPIO_PUPDR_PUPDR14_0
 ((
uöt32_t
)0x10000000)

	)

6702 
	#GPIO_PUPDR_PUPDR14_1
 ((
uöt32_t
)0x20000000)

	)

6704 
	#GPIO_PUPDR_PUPDR15
 ((
uöt32_t
)0xC0000000)

	)

6705 
	#GPIO_PUPDR_PUPDR15_0
 ((
uöt32_t
)0x40000000)

	)

6706 
	#GPIO_PUPDR_PUPDR15_1
 ((
uöt32_t
)0x80000000)

	)

6709 
	#GPIO_IDR_IDR_0
 ((
uöt32_t
)0x00000001)

	)

6710 
	#GPIO_IDR_IDR_1
 ((
uöt32_t
)0x00000002)

	)

6711 
	#GPIO_IDR_IDR_2
 ((
uöt32_t
)0x00000004)

	)

6712 
	#GPIO_IDR_IDR_3
 ((
uöt32_t
)0x00000008)

	)

6713 
	#GPIO_IDR_IDR_4
 ((
uöt32_t
)0x00000010)

	)

6714 
	#GPIO_IDR_IDR_5
 ((
uöt32_t
)0x00000020)

	)

6715 
	#GPIO_IDR_IDR_6
 ((
uöt32_t
)0x00000040)

	)

6716 
	#GPIO_IDR_IDR_7
 ((
uöt32_t
)0x00000080)

	)

6717 
	#GPIO_IDR_IDR_8
 ((
uöt32_t
)0x00000100)

	)

6718 
	#GPIO_IDR_IDR_9
 ((
uöt32_t
)0x00000200)

	)

6719 
	#GPIO_IDR_IDR_10
 ((
uöt32_t
)0x00000400)

	)

6720 
	#GPIO_IDR_IDR_11
 ((
uöt32_t
)0x00000800)

	)

6721 
	#GPIO_IDR_IDR_12
 ((
uöt32_t
)0x00001000)

	)

6722 
	#GPIO_IDR_IDR_13
 ((
uöt32_t
)0x00002000)

	)

6723 
	#GPIO_IDR_IDR_14
 ((
uöt32_t
)0x00004000)

	)

6724 
	#GPIO_IDR_IDR_15
 ((
uöt32_t
)0x00008000)

	)

6726 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

6727 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

6728 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

6729 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

6730 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

6731 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

6732 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

6733 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

6734 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

6735 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

6736 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

6737 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

6738 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

6739 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

6740 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

6741 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

6744 
	#GPIO_ODR_ODR_0
 ((
uöt32_t
)0x00000001)

	)

6745 
	#GPIO_ODR_ODR_1
 ((
uöt32_t
)0x00000002)

	)

6746 
	#GPIO_ODR_ODR_2
 ((
uöt32_t
)0x00000004)

	)

6747 
	#GPIO_ODR_ODR_3
 ((
uöt32_t
)0x00000008)

	)

6748 
	#GPIO_ODR_ODR_4
 ((
uöt32_t
)0x00000010)

	)

6749 
	#GPIO_ODR_ODR_5
 ((
uöt32_t
)0x00000020)

	)

6750 
	#GPIO_ODR_ODR_6
 ((
uöt32_t
)0x00000040)

	)

6751 
	#GPIO_ODR_ODR_7
 ((
uöt32_t
)0x00000080)

	)

6752 
	#GPIO_ODR_ODR_8
 ((
uöt32_t
)0x00000100)

	)

6753 
	#GPIO_ODR_ODR_9
 ((
uöt32_t
)0x00000200)

	)

6754 
	#GPIO_ODR_ODR_10
 ((
uöt32_t
)0x00000400)

	)

6755 
	#GPIO_ODR_ODR_11
 ((
uöt32_t
)0x00000800)

	)

6756 
	#GPIO_ODR_ODR_12
 ((
uöt32_t
)0x00001000)

	)

6757 
	#GPIO_ODR_ODR_13
 ((
uöt32_t
)0x00002000)

	)

6758 
	#GPIO_ODR_ODR_14
 ((
uöt32_t
)0x00004000)

	)

6759 
	#GPIO_ODR_ODR_15
 ((
uöt32_t
)0x00008000)

	)

6761 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

6762 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

6763 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

6764 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

6765 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

6766 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

6767 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

6768 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

6769 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

6770 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

6771 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

6772 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

6773 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

6774 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

6775 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

6776 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

6779 
	#GPIO_BSRR_BS_0
 ((
uöt32_t
)0x00000001)

	)

6780 
	#GPIO_BSRR_BS_1
 ((
uöt32_t
)0x00000002)

	)

6781 
	#GPIO_BSRR_BS_2
 ((
uöt32_t
)0x00000004)

	)

6782 
	#GPIO_BSRR_BS_3
 ((
uöt32_t
)0x00000008)

	)

6783 
	#GPIO_BSRR_BS_4
 ((
uöt32_t
)0x00000010)

	)

6784 
	#GPIO_BSRR_BS_5
 ((
uöt32_t
)0x00000020)

	)

6785 
	#GPIO_BSRR_BS_6
 ((
uöt32_t
)0x00000040)

	)

6786 
	#GPIO_BSRR_BS_7
 ((
uöt32_t
)0x00000080)

	)

6787 
	#GPIO_BSRR_BS_8
 ((
uöt32_t
)0x00000100)

	)

6788 
	#GPIO_BSRR_BS_9
 ((
uöt32_t
)0x00000200)

	)

6789 
	#GPIO_BSRR_BS_10
 ((
uöt32_t
)0x00000400)

	)

6790 
	#GPIO_BSRR_BS_11
 ((
uöt32_t
)0x00000800)

	)

6791 
	#GPIO_BSRR_BS_12
 ((
uöt32_t
)0x00001000)

	)

6792 
	#GPIO_BSRR_BS_13
 ((
uöt32_t
)0x00002000)

	)

6793 
	#GPIO_BSRR_BS_14
 ((
uöt32_t
)0x00004000)

	)

6794 
	#GPIO_BSRR_BS_15
 ((
uöt32_t
)0x00008000)

	)

6795 
	#GPIO_BSRR_BR_0
 ((
uöt32_t
)0x00010000)

	)

6796 
	#GPIO_BSRR_BR_1
 ((
uöt32_t
)0x00020000)

	)

6797 
	#GPIO_BSRR_BR_2
 ((
uöt32_t
)0x00040000)

	)

6798 
	#GPIO_BSRR_BR_3
 ((
uöt32_t
)0x00080000)

	)

6799 
	#GPIO_BSRR_BR_4
 ((
uöt32_t
)0x00100000)

	)

6800 
	#GPIO_BSRR_BR_5
 ((
uöt32_t
)0x00200000)

	)

6801 
	#GPIO_BSRR_BR_6
 ((
uöt32_t
)0x00400000)

	)

6802 
	#GPIO_BSRR_BR_7
 ((
uöt32_t
)0x00800000)

	)

6803 
	#GPIO_BSRR_BR_8
 ((
uöt32_t
)0x01000000)

	)

6804 
	#GPIO_BSRR_BR_9
 ((
uöt32_t
)0x02000000)

	)

6805 
	#GPIO_BSRR_BR_10
 ((
uöt32_t
)0x04000000)

	)

6806 
	#GPIO_BSRR_BR_11
 ((
uöt32_t
)0x08000000)

	)

6807 
	#GPIO_BSRR_BR_12
 ((
uöt32_t
)0x10000000)

	)

6808 
	#GPIO_BSRR_BR_13
 ((
uöt32_t
)0x20000000)

	)

6809 
	#GPIO_BSRR_BR_14
 ((
uöt32_t
)0x40000000)

	)

6810 
	#GPIO_BSRR_BR_15
 ((
uöt32_t
)0x80000000)

	)

6818 
	#HASH_CR_INIT
 ((
uöt32_t
)0x00000004)

	)

6819 
	#HASH_CR_DMAE
 ((
uöt32_t
)0x00000008)

	)

6820 
	#HASH_CR_DATATYPE
 ((
uöt32_t
)0x00000030)

	)

6821 
	#HASH_CR_DATATYPE_0
 ((
uöt32_t
)0x00000010)

	)

6822 
	#HASH_CR_DATATYPE_1
 ((
uöt32_t
)0x00000020)

	)

6823 
	#HASH_CR_MODE
 ((
uöt32_t
)0x00000040)

	)

6824 
	#HASH_CR_ALGO
 ((
uöt32_t
)0x00040080)

	)

6825 
	#HASH_CR_ALGO_0
 ((
uöt32_t
)0x00000080)

	)

6826 
	#HASH_CR_ALGO_1
 ((
uöt32_t
)0x00040000)

	)

6827 
	#HASH_CR_NBW
 ((
uöt32_t
)0x00000F00)

	)

6828 
	#HASH_CR_NBW_0
 ((
uöt32_t
)0x00000100)

	)

6829 
	#HASH_CR_NBW_1
 ((
uöt32_t
)0x00000200)

	)

6830 
	#HASH_CR_NBW_2
 ((
uöt32_t
)0x00000400)

	)

6831 
	#HASH_CR_NBW_3
 ((
uöt32_t
)0x00000800)

	)

6832 
	#HASH_CR_DINNE
 ((
uöt32_t
)0x00001000)

	)

6833 
	#HASH_CR_MDMAT
 ((
uöt32_t
)0x00002000)

	)

6834 
	#HASH_CR_LKEY
 ((
uöt32_t
)0x00010000)

	)

6837 
	#HASH_STR_NBW
 ((
uöt32_t
)0x0000001F)

	)

6838 
	#HASH_STR_NBW_0
 ((
uöt32_t
)0x00000001)

	)

6839 
	#HASH_STR_NBW_1
 ((
uöt32_t
)0x00000002)

	)

6840 
	#HASH_STR_NBW_2
 ((
uöt32_t
)0x00000004)

	)

6841 
	#HASH_STR_NBW_3
 ((
uöt32_t
)0x00000008)

	)

6842 
	#HASH_STR_NBW_4
 ((
uöt32_t
)0x00000010)

	)

6843 
	#HASH_STR_DCAL
 ((
uöt32_t
)0x00000100)

	)

6846 
	#HASH_IMR_DINIM
 ((
uöt32_t
)0x00000001)

	)

6847 
	#HASH_IMR_DCIM
 ((
uöt32_t
)0x00000002)

	)

6850 
	#HASH_SR_DINIS
 ((
uöt32_t
)0x00000001)

	)

6851 
	#HASH_SR_DCIS
 ((
uöt32_t
)0x00000002)

	)

6852 
	#HASH_SR_DMAS
 ((
uöt32_t
)0x00000004)

	)

6853 
	#HASH_SR_BUSY
 ((
uöt32_t
)0x00000008)

	)

6861 
	#I2C_CR1_PE
 ((
uöt16_t
)0x0001Ë

	)

6862 
	#I2C_CR1_SMBUS
 ((
uöt16_t
)0x0002Ë

	)

6863 
	#I2C_CR1_SMBTYPE
 ((
uöt16_t
)0x0008Ë

	)

6864 
	#I2C_CR1_ENARP
 ((
uöt16_t
)0x0010Ë

	)

6865 
	#I2C_CR1_ENPEC
 ((
uöt16_t
)0x0020Ë

	)

6866 
	#I2C_CR1_ENGC
 ((
uöt16_t
)0x0040Ë

	)

6867 
	#I2C_CR1_NOSTRETCH
 ((
uöt16_t
)0x0080Ë

	)

6868 
	#I2C_CR1_START
 ((
uöt16_t
)0x0100Ë

	)

6869 
	#I2C_CR1_STOP
 ((
uöt16_t
)0x0200Ë

	)

6870 
	#I2C_CR1_ACK
 ((
uöt16_t
)0x0400Ë

	)

6871 
	#I2C_CR1_POS
 ((
uöt16_t
)0x0800Ë

	)

6872 
	#I2C_CR1_PEC
 ((
uöt16_t
)0x1000Ë

	)

6873 
	#I2C_CR1_ALERT
 ((
uöt16_t
)0x2000Ë

	)

6874 
	#I2C_CR1_SWRST
 ((
uöt16_t
)0x8000Ë

	)

6877 
	#I2C_CR2_FREQ
 ((
uöt16_t
)0x003FË

	)

6878 
	#I2C_CR2_FREQ_0
 ((
uöt16_t
)0x0001Ë

	)

6879 
	#I2C_CR2_FREQ_1
 ((
uöt16_t
)0x0002Ë

	)

6880 
	#I2C_CR2_FREQ_2
 ((
uöt16_t
)0x0004Ë

	)

6881 
	#I2C_CR2_FREQ_3
 ((
uöt16_t
)0x0008Ë

	)

6882 
	#I2C_CR2_FREQ_4
 ((
uöt16_t
)0x0010Ë

	)

6883 
	#I2C_CR2_FREQ_5
 ((
uöt16_t
)0x0020Ë

	)

6885 
	#I2C_CR2_ITERREN
 ((
uöt16_t
)0x0100Ë

	)

6886 
	#I2C_CR2_ITEVTEN
 ((
uöt16_t
)0x0200Ë

	)

6887 
	#I2C_CR2_ITBUFEN
 ((
uöt16_t
)0x0400Ë

	)

6888 
	#I2C_CR2_DMAEN
 ((
uöt16_t
)0x0800Ë

	)

6889 
	#I2C_CR2_LAST
 ((
uöt16_t
)0x1000Ë

	)

6892 
	#I2C_OAR1_ADD1_7
 ((
uöt16_t
)0x00FEË

	)

6893 
	#I2C_OAR1_ADD8_9
 ((
uöt16_t
)0x0300Ë

	)

6895 
	#I2C_OAR1_ADD0
 ((
uöt16_t
)0x0001Ë

	)

6896 
	#I2C_OAR1_ADD1
 ((
uöt16_t
)0x0002Ë

	)

6897 
	#I2C_OAR1_ADD2
 ((
uöt16_t
)0x0004Ë

	)

6898 
	#I2C_OAR1_ADD3
 ((
uöt16_t
)0x0008Ë

	)

6899 
	#I2C_OAR1_ADD4
 ((
uöt16_t
)0x0010Ë

	)

6900 
	#I2C_OAR1_ADD5
 ((
uöt16_t
)0x0020Ë

	)

6901 
	#I2C_OAR1_ADD6
 ((
uöt16_t
)0x0040Ë

	)

6902 
	#I2C_OAR1_ADD7
 ((
uöt16_t
)0x0080Ë

	)

6903 
	#I2C_OAR1_ADD8
 ((
uöt16_t
)0x0100Ë

	)

6904 
	#I2C_OAR1_ADD9
 ((
uöt16_t
)0x0200Ë

	)

6906 
	#I2C_OAR1_ADDMODE
 ((
uöt16_t
)0x8000Ë

	)

6909 
	#I2C_OAR2_ENDUAL
 ((
uöt8_t
)0x01Ë

	)

6910 
	#I2C_OAR2_ADD2
 ((
uöt8_t
)0xFEË

	)

6913 
	#I2C_DR_DR
 ((
uöt8_t
)0xFFË

	)

6916 
	#I2C_SR1_SB
 ((
uöt16_t
)0x0001Ë

	)

6917 
	#I2C_SR1_ADDR
 ((
uöt16_t
)0x0002Ë

	)

6918 
	#I2C_SR1_BTF
 ((
uöt16_t
)0x0004Ë

	)

6919 
	#I2C_SR1_ADD10
 ((
uöt16_t
)0x0008Ë

	)

6920 
	#I2C_SR1_STOPF
 ((
uöt16_t
)0x0010Ë

	)

6921 
	#I2C_SR1_RXNE
 ((
uöt16_t
)0x0040Ë

	)

6922 
	#I2C_SR1_TXE
 ((
uöt16_t
)0x0080Ë

	)

6923 
	#I2C_SR1_BERR
 ((
uöt16_t
)0x0100Ë

	)

6924 
	#I2C_SR1_ARLO
 ((
uöt16_t
)0x0200Ë

	)

6925 
	#I2C_SR1_AF
 ((
uöt16_t
)0x0400Ë

	)

6926 
	#I2C_SR1_OVR
 ((
uöt16_t
)0x0800Ë

	)

6927 
	#I2C_SR1_PECERR
 ((
uöt16_t
)0x1000Ë

	)

6928 
	#I2C_SR1_TIMEOUT
 ((
uöt16_t
)0x4000Ë

	)

6929 
	#I2C_SR1_SMBALERT
 ((
uöt16_t
)0x8000Ë

	)

6932 
	#I2C_SR2_MSL
 ((
uöt16_t
)0x0001Ë

	)

6933 
	#I2C_SR2_BUSY
 ((
uöt16_t
)0x0002Ë

	)

6934 
	#I2C_SR2_TRA
 ((
uöt16_t
)0x0004Ë

	)

6935 
	#I2C_SR2_GENCALL
 ((
uöt16_t
)0x0010Ë

	)

6936 
	#I2C_SR2_SMBDEFAULT
 ((
uöt16_t
)0x0020Ë

	)

6937 
	#I2C_SR2_SMBHOST
 ((
uöt16_t
)0x0040Ë

	)

6938 
	#I2C_SR2_DUALF
 ((
uöt16_t
)0x0080Ë

	)

6939 
	#I2C_SR2_PEC
 ((
uöt16_t
)0xFF00Ë

	)

6942 
	#I2C_CCR_CCR
 ((
uöt16_t
)0x0FFFË

	)

6943 
	#I2C_CCR_DUTY
 ((
uöt16_t
)0x4000Ë

	)

6944 
	#I2C_CCR_FS
 ((
uöt16_t
)0x8000Ë

	)

6947 
	#I2C_TRISE_TRISE
 ((
uöt8_t
)0x3FË

	)

6950 
	#I2C_FLTR_DNF
 ((
uöt8_t
)0x0FË

	)

6951 
	#I2C_FLTR_ANOFF
 ((
uöt8_t
)0x10Ë

	)

6953 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

6960 
	#FMPI2C_CR1_PE
 ((
uöt32_t
)0x00000001Ë

	)

6961 
	#FMPI2C_CR1_TXIE
 ((
uöt32_t
)0x00000002Ë

	)

6962 
	#FMPI2C_CR1_RXIE
 ((
uöt32_t
)0x00000004Ë

	)

6963 
	#FMPI2C_CR1_ADDRIE
 ((
uöt32_t
)0x00000008Ë

	)

6964 
	#FMPI2C_CR1_NACKIE
 ((
uöt32_t
)0x00000010Ë

	)

6965 
	#FMPI2C_CR1_STOPIE
 ((
uöt32_t
)0x00000020Ë

	)

6966 
	#FMPI2C_CR1_TCIE
 ((
uöt32_t
)0x00000040Ë

	)

6967 
	#FMPI2C_CR1_ERRIE
 ((
uöt32_t
)0x00000080Ë

	)

6968 
	#FMPI2C_CR1_DFN
 ((
uöt32_t
)0x00000F00Ë

	)

6969 
	#FMPI2C_CR1_ANFOFF
 ((
uöt32_t
)0x00001000Ë

	)

6970 
	#FMPI2C_CR1_SWRST
 ((
uöt32_t
)0x00002000Ë

	)

6971 
	#FMPI2C_CR1_TXDMAEN
 ((
uöt32_t
)0x00004000Ë

	)

6972 
	#FMPI2C_CR1_RXDMAEN
 ((
uöt32_t
)0x00008000Ë

	)

6973 
	#FMPI2C_CR1_SBC
 ((
uöt32_t
)0x00010000Ë

	)

6974 
	#FMPI2C_CR1_NOSTRETCH
 ((
uöt32_t
)0x00020000Ë

	)

6975 
	#FMPI2C_CR1_WUPEN
 ((
uöt32_t
)0x00040000Ë

	)

6976 
	#FMPI2C_CR1_GCEN
 ((
uöt32_t
)0x00080000Ë

	)

6977 
	#FMPI2C_CR1_SMBHEN
 ((
uöt32_t
)0x00100000Ë

	)

6978 
	#FMPI2C_CR1_SMBDEN
 ((
uöt32_t
)0x00200000Ë

	)

6979 
	#FMPI2C_CR1_ALERTEN
 ((
uöt32_t
)0x00400000Ë

	)

6980 
	#FMPI2C_CR1_PECEN
 ((
uöt32_t
)0x00800000Ë

	)

6983 
	#FMPI2C_CR2_SADD
 ((
uöt32_t
)0x000003FFË

	)

6984 
	#FMPI2C_CR2_RD_WRN
 ((
uöt32_t
)0x00000400Ë

	)

6985 
	#FMPI2C_CR2_ADD10
 ((
uöt32_t
)0x00000800Ë

	)

6986 
	#FMPI2C_CR2_HEAD10R
 ((
uöt32_t
)0x00001000Ë

	)

6987 
	#FMPI2C_CR2_START
 ((
uöt32_t
)0x00002000Ë

	)

6988 
	#FMPI2C_CR2_STOP
 ((
uöt32_t
)0x00004000Ë

	)

6989 
	#FMPI2C_CR2_NACK
 ((
uöt32_t
)0x00008000Ë

	)

6990 
	#FMPI2C_CR2_NBYTES
 ((
uöt32_t
)0x00FF0000Ë

	)

6991 
	#FMPI2C_CR2_RELOAD
 ((
uöt32_t
)0x01000000Ë

	)

6992 
	#FMPI2C_CR2_AUTOEND
 ((
uöt32_t
)0x02000000Ë

	)

6993 
	#FMPI2C_CR2_PECBYTE
 ((
uöt32_t
)0x04000000Ë

	)

6996 
	#FMPI2C_OAR1_OA1
 ((
uöt32_t
)0x000003FFË

	)

6997 
	#FMPI2C_OAR1_OA1MODE
 ((
uöt32_t
)0x00000400Ë

	)

6998 
	#FMPI2C_OAR1_OA1EN
 ((
uöt32_t
)0x00008000Ë

	)

7001 
	#FMPI2C_OAR2_OA2
 ((
uöt32_t
)0x000000FEË

	)

7002 
	#FMPI2C_OAR2_OA2MSK
 ((
uöt32_t
)0x00000700Ë

	)

7003 
	#FMPI2C_OAR2_OA2EN
 ((
uöt32_t
)0x00008000Ë

	)

7006 
	#FMPI2C_TIMINGR_SCLL
 ((
uöt32_t
)0x000000FFË

	)

7007 
	#FMPI2C_TIMINGR_SCLH
 ((
uöt32_t
)0x0000FF00Ë

	)

7008 
	#FMPI2C_TIMINGR_SDADEL
 ((
uöt32_t
)0x000F0000Ë

	)

7009 
	#FMPI2C_TIMINGR_SCLDEL
 ((
uöt32_t
)0x00F00000Ë

	)

7010 
	#FMPI2C_TIMINGR_PRESC
 ((
uöt32_t
)0xF0000000Ë

	)

7013 
	#FMPI2C_TIMEOUTR_TIMEOUTA
 ((
uöt32_t
)0x00000FFFË

	)

7014 
	#FMPI2C_TIMEOUTR_TIDLE
 ((
uöt32_t
)0x00001000Ë

	)

7015 
	#FMPI2C_TIMEOUTR_TIMOUTEN
 ((
uöt32_t
)0x00008000Ë

	)

7016 
	#FMPI2C_TIMEOUTR_TIMEOUTB
 ((
uöt32_t
)0x0FFF0000Ë

	)

7017 
	#FMPI2C_TIMEOUTR_TEXTEN
 ((
uöt32_t
)0x80000000Ë

	)

7020 
	#FMPI2C_ISR_TXE
 ((
uöt32_t
)0x00000001Ë

	)

7021 
	#FMPI2C_ISR_TXIS
 ((
uöt32_t
)0x00000002Ë

	)

7022 
	#FMPI2C_ISR_RXNE
 ((
uöt32_t
)0x00000004Ë

	)

7023 
	#FMPI2C_ISR_ADDR
 ((
uöt32_t
)0x00000008Ë

	)

7024 
	#FMPI2C_ISR_NACKF
 ((
uöt32_t
)0x00000010Ë

	)

7025 
	#FMPI2C_ISR_STOPF
 ((
uöt32_t
)0x00000020Ë

	)

7026 
	#FMPI2C_ISR_TC
 ((
uöt32_t
)0x00000040Ë

	)

7027 
	#FMPI2C_ISR_TCR
 ((
uöt32_t
)0x00000080Ë

	)

7028 
	#FMPI2C_ISR_BERR
 ((
uöt32_t
)0x00000100Ë

	)

7029 
	#FMPI2C_ISR_ARLO
 ((
uöt32_t
)0x00000200Ë

	)

7030 
	#FMPI2C_ISR_OVR
 ((
uöt32_t
)0x00000400Ë

	)

7031 
	#FMPI2C_ISR_PECERR
 ((
uöt32_t
)0x00000800Ë

	)

7032 
	#FMPI2C_ISR_TIMEOUT
 ((
uöt32_t
)0x00001000Ë

	)

7033 
	#FMPI2C_ISR_ALERT
 ((
uöt32_t
)0x00002000Ë

	)

7034 
	#FMPI2C_ISR_BUSY
 ((
uöt32_t
)0x00008000Ë

	)

7035 
	#FMPI2C_ISR_DIR
 ((
uöt32_t
)0x00010000Ë

	)

7036 
	#FMPI2C_ISR_ADDCODE
 ((
uöt32_t
)0x00FE0000Ë

	)

7039 
	#FMPI2C_ICR_ADDRCF
 ((
uöt32_t
)0x00000008Ë

	)

7040 
	#FMPI2C_ICR_NACKCF
 ((
uöt32_t
)0x00000010Ë

	)

7041 
	#FMPI2C_ICR_STOPCF
 ((
uöt32_t
)0x00000020Ë

	)

7042 
	#FMPI2C_ICR_BERRCF
 ((
uöt32_t
)0x00000100Ë

	)

7043 
	#FMPI2C_ICR_ARLOCF
 ((
uöt32_t
)0x00000200Ë

	)

7044 
	#FMPI2C_ICR_OVRCF
 ((
uöt32_t
)0x00000400Ë

	)

7045 
	#FMPI2C_ICR_PECCF
 ((
uöt32_t
)0x00000800Ë

	)

7046 
	#FMPI2C_ICR_TIMOUTCF
 ((
uöt32_t
)0x00001000Ë

	)

7047 
	#FMPI2C_ICR_ALERTCF
 ((
uöt32_t
)0x00002000Ë

	)

7050 
	#FMPI2C_PECR_PEC
 ((
uöt32_t
)0x000000FFË

	)

7053 
	#FMPI2C_RXDR_RXDATA
 ((
uöt32_t
)0x000000FFË

	)

7056 
	#FMPI2C_TXDR_TXDATA
 ((
uöt32_t
)0x000000FFË

	)

7064 
	#IWDG_KR_KEY
 ((
uöt16_t
)0xFFFFË

	)

7067 
	#IWDG_PR_PR
 ((
uöt8_t
)0x07Ë

	)

7068 
	#IWDG_PR_PR_0
 ((
uöt8_t
)0x01Ë

	)

7069 
	#IWDG_PR_PR_1
 ((
uöt8_t
)0x02Ë

	)

7070 
	#IWDG_PR_PR_2
 ((
uöt8_t
)0x04Ë

	)

7073 
	#IWDG_RLR_RL
 ((
uöt16_t
)0x0FFFË

	)

7076 
	#IWDG_SR_PVU
 ((
uöt8_t
)0x01Ë

	)

7077 
	#IWDG_SR_RVU
 ((
uöt8_t
)0x02Ë

	)

7087 
	#LTDC_SSCR_VSH
 ((
uöt32_t
)0x000007FFË

	)

7088 
	#LTDC_SSCR_HSW
 ((
uöt32_t
)0x0FFF0000Ë

	)

7092 
	#LTDC_BPCR_AVBP
 ((
uöt32_t
)0x000007FFË

	)

7093 
	#LTDC_BPCR_AHBP
 ((
uöt32_t
)0x0FFF0000Ë

	)

7097 
	#LTDC_AWCR_AAH
 ((
uöt32_t
)0x000007FFË

	)

7098 
	#LTDC_AWCR_AAW
 ((
uöt32_t
)0x0FFF0000Ë

	)

7102 
	#LTDC_TWCR_TOTALH
 ((
uöt32_t
)0x000007FFË

	)

7103 
	#LTDC_TWCR_TOTALW
 ((
uöt32_t
)0x0FFF0000Ë

	)

7107 
	#LTDC_GCR_LTDCEN
 ((
uöt32_t
)0x00000001Ë

	)

7108 
	#LTDC_GCR_DBW
 ((
uöt32_t
)0x00000070Ë

	)

7109 
	#LTDC_GCR_DGW
 ((
uöt32_t
)0x00000700Ë

	)

7110 
	#LTDC_GCR_DRW
 ((
uöt32_t
)0x00007000Ë

	)

7111 
	#LTDC_GCR_DTEN
 ((
uöt32_t
)0x00010000Ë

	)

7112 
	#LTDC_GCR_PCPOL
 ((
uöt32_t
)0x10000000Ë

	)

7113 
	#LTDC_GCR_DEPOL
 ((
uöt32_t
)0x20000000Ë

	)

7114 
	#LTDC_GCR_VSPOL
 ((
uöt32_t
)0x40000000Ë

	)

7115 
	#LTDC_GCR_HSPOL
 ((
uöt32_t
)0x80000000Ë

	)

7119 
	#LTDC_SRCR_IMR
 ((
uöt32_t
)0x00000001Ë

	)

7120 
	#LTDC_SRCR_VBR
 ((
uöt32_t
)0x00000002Ë

	)

7124 
	#LTDC_BCCR_BCBLUE
 ((
uöt32_t
)0x000000FFË

	)

7125 
	#LTDC_BCCR_BCGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7126 
	#LTDC_BCCR_BCRED
 ((
uöt32_t
)0x00FF0000Ë

	)

7130 
	#LTDC_IER_LIE
 ((
uöt32_t
)0x00000001Ë

	)

7131 
	#LTDC_IER_FUIE
 ((
uöt32_t
)0x00000002Ë

	)

7132 
	#LTDC_IER_TERRIE
 ((
uöt32_t
)0x00000004Ë

	)

7133 
	#LTDC_IER_RRIE
 ((
uöt32_t
)0x00000008Ë

	)

7137 
	#LTDC_ISR_LIF
 ((
uöt32_t
)0x00000001Ë

	)

7138 
	#LTDC_ISR_FUIF
 ((
uöt32_t
)0x00000002Ë

	)

7139 
	#LTDC_ISR_TERRIF
 ((
uöt32_t
)0x00000004Ë

	)

7140 
	#LTDC_ISR_RRIF
 ((
uöt32_t
)0x00000008Ë

	)

7144 
	#LTDC_ICR_CLIF
 ((
uöt32_t
)0x00000001Ë

	)

7145 
	#LTDC_ICR_CFUIF
 ((
uöt32_t
)0x00000002Ë

	)

7146 
	#LTDC_ICR_CTERRIF
 ((
uöt32_t
)0x00000004Ë

	)

7147 
	#LTDC_ICR_CRRIF
 ((
uöt32_t
)0x00000008Ë

	)

7151 
	#LTDC_LIPCR_LIPOS
 ((
uöt32_t
)0x000007FFË

	)

7155 
	#LTDC_CPSR_CYPOS
 ((
uöt32_t
)0x0000FFFFË

	)

7156 
	#LTDC_CPSR_CXPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

7160 
	#LTDC_CDSR_VDES
 ((
uöt32_t
)0x00000001Ë

	)

7161 
	#LTDC_CDSR_HDES
 ((
uöt32_t
)0x00000002Ë

	)

7162 
	#LTDC_CDSR_VSYNCS
 ((
uöt32_t
)0x00000004Ë

	)

7163 
	#LTDC_CDSR_HSYNCS
 ((
uöt32_t
)0x00000008Ë

	)

7167 
	#LTDC_LxCR_LEN
 ((
uöt32_t
)0x00000001Ë

	)

7168 
	#LTDC_LxCR_COLKEN
 ((
uöt32_t
)0x00000002Ë

	)

7169 
	#LTDC_LxCR_CLUTEN
 ((
uöt32_t
)0x00000010Ë

	)

7173 
	#LTDC_LxWHPCR_WHSTPOS
 ((
uöt32_t
)0x00000FFFË

	)

7174 
	#LTDC_LxWHPCR_WHSPPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

7178 
	#LTDC_LxWVPCR_WVSTPOS
 ((
uöt32_t
)0x00000FFFË

	)

7179 
	#LTDC_LxWVPCR_WVSPPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

7183 
	#LTDC_LxCKCR_CKBLUE
 ((
uöt32_t
)0x000000FFË

	)

7184 
	#LTDC_LxCKCR_CKGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7185 
	#LTDC_LxCKCR_CKRED
 ((
uöt32_t
)0x00FF0000Ë

	)

7189 
	#LTDC_LxPFCR_PF
 ((
uöt32_t
)0x00000007Ë

	)

7193 
	#LTDC_LxCACR_CONSTA
 ((
uöt32_t
)0x000000FFË

	)

7197 
	#LTDC_LxDCCR_DCBLUE
 ((
uöt32_t
)0x000000FFË

	)

7198 
	#LTDC_LxDCCR_DCGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7199 
	#LTDC_LxDCCR_DCRED
 ((
uöt32_t
)0x00FF0000Ë

	)

7200 
	#LTDC_LxDCCR_DCALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

7204 
	#LTDC_LxBFCR_BF2
 ((
uöt32_t
)0x00000007Ë

	)

7205 
	#LTDC_LxBFCR_BF1
 ((
uöt32_t
)0x00000700Ë

	)

7209 
	#LTDC_LxCFBAR_CFBADD
 ((
uöt32_t
)0xFFFFFFFFË

	)

7213 
	#LTDC_LxCFBLR_CFBLL
 ((
uöt32_t
)0x00001FFFË

	)

7214 
	#LTDC_LxCFBLR_CFBP
 ((
uöt32_t
)0x1FFF0000Ë

	)

7218 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
uöt32_t
)0x000007FFË

	)

7222 
	#LTDC_LxCLUTWR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

7223 
	#LTDC_LxCLUTWR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7224 
	#LTDC_LxCLUTWR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

7225 
	#LTDC_LxCLUTWR_CLUTADD
 ((
uöt32_t
)0xFF000000Ë

	)

7227 #i‡
	`deföed
(
STM32F469_479xx
)

7234 
	#DSI_VR
 ((
uöt32_t
)0x3133302AË

	)

7237 
	#DSI_CR_EN
 ((
uöt32_t
)0x00000001Ë

	)

7240 
	#DSI_CCR_TXECKDIV
 ((
uöt32_t
)0x000000FFË

	)

7241 
	#DSI_CCR_TXECKDIV0
 ((
uöt32_t
)0x00000001)

	)

7242 
	#DSI_CCR_TXECKDIV1
 ((
uöt32_t
)0x00000002)

	)

7243 
	#DSI_CCR_TXECKDIV2
 ((
uöt32_t
)0x00000004)

	)

7244 
	#DSI_CCR_TXECKDIV3
 ((
uöt32_t
)0x00000008)

	)

7245 
	#DSI_CCR_TXECKDIV4
 ((
uöt32_t
)0x00000010)

	)

7246 
	#DSI_CCR_TXECKDIV5
 ((
uöt32_t
)0x00000020)

	)

7247 
	#DSI_CCR_TXECKDIV6
 ((
uöt32_t
)0x00000040)

	)

7248 
	#DSI_CCR_TXECKDIV7
 ((
uöt32_t
)0x00000080)

	)

7250 
	#DSI_CCR_TOCKDIV
 ((
uöt32_t
)0x0000FF00Ë

	)

7251 
	#DSI_CCR_TOCKDIV0
 ((
uöt32_t
)0x00000100)

	)

7252 
	#DSI_CCR_TOCKDIV1
 ((
uöt32_t
)0x00000200)

	)

7253 
	#DSI_CCR_TOCKDIV2
 ((
uöt32_t
)0x00000400)

	)

7254 
	#DSI_CCR_TOCKDIV3
 ((
uöt32_t
)0x00000800)

	)

7255 
	#DSI_CCR_TOCKDIV4
 ((
uöt32_t
)0x00001000)

	)

7256 
	#DSI_CCR_TOCKDIV5
 ((
uöt32_t
)0x00002000)

	)

7257 
	#DSI_CCR_TOCKDIV6
 ((
uöt32_t
)0x00004000)

	)

7258 
	#DSI_CCR_TOCKDIV7
 ((
uöt32_t
)0x00008000)

	)

7261 
	#DSI_LVCIDR_VCID
 ((
uöt32_t
)0x00000003Ë

	)

7262 
	#DSI_LVCIDR_VCID0
 ((
uöt32_t
)0x00000001)

	)

7263 
	#DSI_LVCIDR_VCID1
 ((
uöt32_t
)0x00000002)

	)

7266 
	#DSI_LCOLCR_COLC
 ((
uöt32_t
)0x0000000FË

	)

7267 
	#DSI_LCOLCR_COLC0
 ((
uöt32_t
)0x00000001)

	)

7268 
	#DSI_LCOLCR_COLC1
 ((
uöt32_t
)0x00000020)

	)

7269 
	#DSI_LCOLCR_COLC2
 ((
uöt32_t
)0x00000040)

	)

7270 
	#DSI_LCOLCR_COLC3
 ((
uöt32_t
)0x00000080)

	)

7272 
	#DSI_LCOLCR_LPE
 ((
uöt32_t
)0x00000100Ë

	)

7275 
	#DSI_LPCR_DEP
 ((
uöt32_t
)0x00000001Ë

	)

7276 
	#DSI_LPCR_VSP
 ((
uöt32_t
)0x00000002Ë

	)

7277 
	#DSI_LPCR_HSP
 ((
uöt32_t
)0x00000004Ë

	)

7280 
	#DSI_LPMCR_VLPSIZE
 ((
uöt32_t
)0x000000FFË

	)

7281 
	#DSI_LPMCR_VLPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7282 
	#DSI_LPMCR_VLPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7283 
	#DSI_LPMCR_VLPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7284 
	#DSI_LPMCR_VLPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7285 
	#DSI_LPMCR_VLPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7286 
	#DSI_LPMCR_VLPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7287 
	#DSI_LPMCR_VLPSIZE6
 ((
uöt32_t
)0x00000040)

	)

7288 
	#DSI_LPMCR_VLPSIZE7
 ((
uöt32_t
)0x00000080)

	)

7290 
	#DSI_LPMCR_LPSIZE
 ((
uöt32_t
)0x00FF0000Ë

	)

7291 
	#DSI_LPMCR_LPSIZE0
 ((
uöt32_t
)0x00010000)

	)

7292 
	#DSI_LPMCR_LPSIZE1
 ((
uöt32_t
)0x00020000)

	)

7293 
	#DSI_LPMCR_LPSIZE2
 ((
uöt32_t
)0x00040000)

	)

7294 
	#DSI_LPMCR_LPSIZE3
 ((
uöt32_t
)0x00080000)

	)

7295 
	#DSI_LPMCR_LPSIZE4
 ((
uöt32_t
)0x00100000)

	)

7296 
	#DSI_LPMCR_LPSIZE5
 ((
uöt32_t
)0x00200000)

	)

7297 
	#DSI_LPMCR_LPSIZE6
 ((
uöt32_t
)0x00400000)

	)

7298 
	#DSI_LPMCR_LPSIZE7
 ((
uöt32_t
)0x00800000)

	)

7301 
	#DSI_PCR_ETTXE
 ((
uöt32_t
)0x00000001Ë

	)

7302 
	#DSI_PCR_ETRXE
 ((
uöt32_t
)0x00000002Ë

	)

7303 
	#DSI_PCR_BTAE
 ((
uöt32_t
)0x00000004Ë

	)

7304 
	#DSI_PCR_ECCRXE
 ((
uöt32_t
)0x00000008Ë

	)

7305 
	#DSI_PCR_CRCRXE
 ((
uöt32_t
)0x00000010Ë

	)

7308 
	#DSI_GVCIDR_VCID
 ((
uöt32_t
)0x00000003Ë

	)

7309 
	#DSI_GVCIDR_VCID0
 ((
uöt32_t
)0x00000001)

	)

7310 
	#DSI_GVCIDR_VCID1
 ((
uöt32_t
)0x00000002)

	)

7313 
	#DSI_MCR_CMDM
 ((
uöt32_t
)0x00000001Ë

	)

7316 
	#DSI_VMCR_VMT
 ((
uöt32_t
)0x00000003Ë

	)

7317 
	#DSI_VMCR_VMT0
 ((
uöt32_t
)0x00000001)

	)

7318 
	#DSI_VMCR_VMT1
 ((
uöt32_t
)0x00000002)

	)

7320 
	#DSI_VMCR_LPVSAE
 ((
uöt32_t
)0x00000100Ë

	)

7321 
	#DSI_VMCR_LPVBPE
 ((
uöt32_t
)0x00000200Ë

	)

7322 
	#DSI_VMCR_LPVFPE
 ((
uöt32_t
)0x00000400Ë

	)

7323 
	#DSI_VMCR_LPVAE
 ((
uöt32_t
)0x00000800Ë

	)

7324 
	#DSI_VMCR_LPHBPE
 ((
uöt32_t
)0x00001000Ë

	)

7325 
	#DSI_VMCR_LPHFPE
 ((
uöt32_t
)0x00002000Ë

	)

7326 
	#DSI_VMCR_FBTAAE
 ((
uöt32_t
)0x00004000Ë

	)

7327 
	#DSI_VMCR_LPCE
 ((
uöt32_t
)0x00008000Ë

	)

7328 
	#DSI_VMCR_PGE
 ((
uöt32_t
)0x00010000Ë

	)

7329 
	#DSI_VMCR_PGM
 ((
uöt32_t
)0x00100000Ë

	)

7330 
	#DSI_VMCR_PGO
 ((
uöt32_t
)0x01000000Ë

	)

7333 
	#DSI_VPCR_VPSIZE
 ((
uöt32_t
)0x00003FFFË

	)

7334 
	#DSI_VPCR_VPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7335 
	#DSI_VPCR_VPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7336 
	#DSI_VPCR_VPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7337 
	#DSI_VPCR_VPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7338 
	#DSI_VPCR_VPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7339 
	#DSI_VPCR_VPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7340 
	#DSI_VPCR_VPSIZE6
 ((
uöt32_t
)0x00000040)

	)

7341 
	#DSI_VPCR_VPSIZE7
 ((
uöt32_t
)0x00000080)

	)

7342 
	#DSI_VPCR_VPSIZE8
 ((
uöt32_t
)0x00000100)

	)

7343 
	#DSI_VPCR_VPSIZE9
 ((
uöt32_t
)0x00000200)

	)

7344 
	#DSI_VPCR_VPSIZE10
 ((
uöt32_t
)0x00000400)

	)

7345 
	#DSI_VPCR_VPSIZE11
 ((
uöt32_t
)0x00000800)

	)

7346 
	#DSI_VPCR_VPSIZE12
 ((
uöt32_t
)0x00001000)

	)

7347 
	#DSI_VPCR_VPSIZE13
 ((
uöt32_t
)0x00002000)

	)

7350 
	#DSI_VCCR_NUMC
 ((
uöt32_t
)0x00001FFFË

	)

7351 
	#DSI_VCCR_NUMC0
 ((
uöt32_t
)0x00000001)

	)

7352 
	#DSI_VCCR_NUMC1
 ((
uöt32_t
)0x00000002)

	)

7353 
	#DSI_VCCR_NUMC2
 ((
uöt32_t
)0x00000004)

	)

7354 
	#DSI_VCCR_NUMC3
 ((
uöt32_t
)0x00000008)

	)

7355 
	#DSI_VCCR_NUMC4
 ((
uöt32_t
)0x00000010)

	)

7356 
	#DSI_VCCR_NUMC5
 ((
uöt32_t
)0x00000020)

	)

7357 
	#DSI_VCCR_NUMC6
 ((
uöt32_t
)0x00000040)

	)

7358 
	#DSI_VCCR_NUMC7
 ((
uöt32_t
)0x00000080)

	)

7359 
	#DSI_VCCR_NUMC8
 ((
uöt32_t
)0x00000100)

	)

7360 
	#DSI_VCCR_NUMC9
 ((
uöt32_t
)0x00000200)

	)

7361 
	#DSI_VCCR_NUMC10
 ((
uöt32_t
)0x00000400)

	)

7362 
	#DSI_VCCR_NUMC11
 ((
uöt32_t
)0x00000800)

	)

7363 
	#DSI_VCCR_NUMC12
 ((
uöt32_t
)0x00001000)

	)

7366 
	#DSI_VNPCR_NPSIZE
 ((
uöt32_t
)0x00001FFFË

	)

7367 
	#DSI_VNPCR_NPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7368 
	#DSI_VNPCR_NPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7369 
	#DSI_VNPCR_NPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7370 
	#DSI_VNPCR_NPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7371 
	#DSI_VNPCR_NPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7372 
	#DSI_VNPCR_NPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7373 
	#DSI_VNPCR_NPSIZE6
 ((
uöt32_t
)0x00000040)

	)

7374 
	#DSI_VNPCR_NPSIZE7
 ((
uöt32_t
)0x00000080)

	)

7375 
	#DSI_VNPCR_NPSIZE8
 ((
uöt32_t
)0x00000100)

	)

7376 
	#DSI_VNPCR_NPSIZE9
 ((
uöt32_t
)0x00000200)

	)

7377 
	#DSI_VNPCR_NPSIZE10
 ((
uöt32_t
)0x00000400)

	)

7378 
	#DSI_VNPCR_NPSIZE11
 ((
uöt32_t
)0x00000800)

	)

7379 
	#DSI_VNPCR_NPSIZE12
 ((
uöt32_t
)0x00001000)

	)

7382 
	#DSI_VHSACR_HSA
 ((
uöt32_t
)0x00000FFFË

	)

7383 
	#DSI_VHSACR_HSA0
 ((
uöt32_t
)0x00000001)

	)

7384 
	#DSI_VHSACR_HSA1
 ((
uöt32_t
)0x00000002)

	)

7385 
	#DSI_VHSACR_HSA2
 ((
uöt32_t
)0x00000004)

	)

7386 
	#DSI_VHSACR_HSA3
 ((
uöt32_t
)0x00000008)

	)

7387 
	#DSI_VHSACR_HSA4
 ((
uöt32_t
)0x00000010)

	)

7388 
	#DSI_VHSACR_HSA5
 ((
uöt32_t
)0x00000020)

	)

7389 
	#DSI_VHSACR_HSA6
 ((
uöt32_t
)0x00000040)

	)

7390 
	#DSI_VHSACR_HSA7
 ((
uöt32_t
)0x00000080)

	)

7391 
	#DSI_VHSACR_HSA8
 ((
uöt32_t
)0x00000100)

	)

7392 
	#DSI_VHSACR_HSA9
 ((
uöt32_t
)0x00000200)

	)

7393 
	#DSI_VHSACR_HSA10
 ((
uöt32_t
)0x00000400)

	)

7394 
	#DSI_VHSACR_HSA11
 ((
uöt32_t
)0x00000800)

	)

7397 
	#DSI_VHBPCR_HBP
 ((
uöt32_t
)0x00000FFFË

	)

7398 
	#DSI_VHBPCR_HBP0
 ((
uöt32_t
)0x00000001)

	)

7399 
	#DSI_VHBPCR_HBP1
 ((
uöt32_t
)0x00000002)

	)

7400 
	#DSI_VHBPCR_HBP2
 ((
uöt32_t
)0x00000004)

	)

7401 
	#DSI_VHBPCR_HBP3
 ((
uöt32_t
)0x00000008)

	)

7402 
	#DSI_VHBPCR_HBP4
 ((
uöt32_t
)0x00000010)

	)

7403 
	#DSI_VHBPCR_HBP5
 ((
uöt32_t
)0x00000020)

	)

7404 
	#DSI_VHBPCR_HBP6
 ((
uöt32_t
)0x00000040)

	)

7405 
	#DSI_VHBPCR_HBP7
 ((
uöt32_t
)0x00000080)

	)

7406 
	#DSI_VHBPCR_HBP8
 ((
uöt32_t
)0x00000100)

	)

7407 
	#DSI_VHBPCR_HBP9
 ((
uöt32_t
)0x00000200)

	)

7408 
	#DSI_VHBPCR_HBP10
 ((
uöt32_t
)0x00000400)

	)

7409 
	#DSI_VHBPCR_HBP11
 ((
uöt32_t
)0x00000800)

	)

7412 
	#DSI_VLCR_HLINE
 ((
uöt32_t
)0x00007FFFË

	)

7413 
	#DSI_VLCR_HLINE0
 ((
uöt32_t
)0x00000001)

	)

7414 
	#DSI_VLCR_HLINE1
 ((
uöt32_t
)0x00000002)

	)

7415 
	#DSI_VLCR_HLINE2
 ((
uöt32_t
)0x00000004)

	)

7416 
	#DSI_VLCR_HLINE3
 ((
uöt32_t
)0x00000008)

	)

7417 
	#DSI_VLCR_HLINE4
 ((
uöt32_t
)0x00000010)

	)

7418 
	#DSI_VLCR_HLINE5
 ((
uöt32_t
)0x00000020)

	)

7419 
	#DSI_VLCR_HLINE6
 ((
uöt32_t
)0x00000040)

	)

7420 
	#DSI_VLCR_HLINE7
 ((
uöt32_t
)0x00000080)

	)

7421 
	#DSI_VLCR_HLINE8
 ((
uöt32_t
)0x00000100)

	)

7422 
	#DSI_VLCR_HLINE9
 ((
uöt32_t
)0x00000200)

	)

7423 
	#DSI_VLCR_HLINE10
 ((
uöt32_t
)0x00000400)

	)

7424 
	#DSI_VLCR_HLINE11
 ((
uöt32_t
)0x00000800)

	)

7425 
	#DSI_VLCR_HLINE12
 ((
uöt32_t
)0x00001000)

	)

7426 
	#DSI_VLCR_HLINE13
 ((
uöt32_t
)0x00002000)

	)

7427 
	#DSI_VLCR_HLINE14
 ((
uöt32_t
)0x00004000)

	)

7430 
	#DSI_VVSACR_VSA
 ((
uöt32_t
)0x000003FFË

	)

7431 
	#DSI_VVSACR_VSA0
 ((
uöt32_t
)0x00000001)

	)

7432 
	#DSI_VVSACR_VSA1
 ((
uöt32_t
)0x00000002)

	)

7433 
	#DSI_VVSACR_VSA2
 ((
uöt32_t
)0x00000004)

	)

7434 
	#DSI_VVSACR_VSA3
 ((
uöt32_t
)0x00000008)

	)

7435 
	#DSI_VVSACR_VSA4
 ((
uöt32_t
)0x00000010)

	)

7436 
	#DSI_VVSACR_VSA5
 ((
uöt32_t
)0x00000020)

	)

7437 
	#DSI_VVSACR_VSA6
 ((
uöt32_t
)0x00000040)

	)

7438 
	#DSI_VVSACR_VSA7
 ((
uöt32_t
)0x00000080)

	)

7439 
	#DSI_VVSACR_VSA8
 ((
uöt32_t
)0x00000100)

	)

7440 
	#DSI_VVSACR_VSA9
 ((
uöt32_t
)0x00000200)

	)

7443 
	#DSI_VVBPCR_VBP
 ((
uöt32_t
)0x000003FFË

	)

7444 
	#DSI_VVBPCR_VBP0
 ((
uöt32_t
)0x00000001)

	)

7445 
	#DSI_VVBPCR_VBP1
 ((
uöt32_t
)0x00000002)

	)

7446 
	#DSI_VVBPCR_VBP2
 ((
uöt32_t
)0x00000004)

	)

7447 
	#DSI_VVBPCR_VBP3
 ((
uöt32_t
)0x00000008)

	)

7448 
	#DSI_VVBPCR_VBP4
 ((
uöt32_t
)0x00000010)

	)

7449 
	#DSI_VVBPCR_VBP5
 ((
uöt32_t
)0x00000020)

	)

7450 
	#DSI_VVBPCR_VBP6
 ((
uöt32_t
)0x00000040)

	)

7451 
	#DSI_VVBPCR_VBP7
 ((
uöt32_t
)0x00000080)

	)

7452 
	#DSI_VVBPCR_VBP8
 ((
uöt32_t
)0x00000100)

	)

7453 
	#DSI_VVBPCR_VBP9
 ((
uöt32_t
)0x00000200)

	)

7456 
	#DSI_VVFPCR_VFP
 ((
uöt32_t
)0x000003FFË

	)

7457 
	#DSI_VVFPCR_VFP0
 ((
uöt32_t
)0x00000001)

	)

7458 
	#DSI_VVFPCR_VFP1
 ((
uöt32_t
)0x00000002)

	)

7459 
	#DSI_VVFPCR_VFP2
 ((
uöt32_t
)0x00000004)

	)

7460 
	#DSI_VVFPCR_VFP3
 ((
uöt32_t
)0x00000008)

	)

7461 
	#DSI_VVFPCR_VFP4
 ((
uöt32_t
)0x00000010)

	)

7462 
	#DSI_VVFPCR_VFP5
 ((
uöt32_t
)0x00000020)

	)

7463 
	#DSI_VVFPCR_VFP6
 ((
uöt32_t
)0x00000040)

	)

7464 
	#DSI_VVFPCR_VFP7
 ((
uöt32_t
)0x00000080)

	)

7465 
	#DSI_VVFPCR_VFP8
 ((
uöt32_t
)0x00000100)

	)

7466 
	#DSI_VVFPCR_VFP9
 ((
uöt32_t
)0x00000200)

	)

7469 
	#DSI_VVACR_VA
 ((
uöt32_t
)0x00003FFFË

	)

7470 
	#DSI_VVACR_VA0
 ((
uöt32_t
)0x00000001)

	)

7471 
	#DSI_VVACR_VA1
 ((
uöt32_t
)0x00000002)

	)

7472 
	#DSI_VVACR_VA2
 ((
uöt32_t
)0x00000004)

	)

7473 
	#DSI_VVACR_VA3
 ((
uöt32_t
)0x00000008)

	)

7474 
	#DSI_VVACR_VA4
 ((
uöt32_t
)0x00000010)

	)

7475 
	#DSI_VVACR_VA5
 ((
uöt32_t
)0x00000020)

	)

7476 
	#DSI_VVACR_VA6
 ((
uöt32_t
)0x00000040)

	)

7477 
	#DSI_VVACR_VA7
 ((
uöt32_t
)0x00000080)

	)

7478 
	#DSI_VVACR_VA8
 ((
uöt32_t
)0x00000100)

	)

7479 
	#DSI_VVACR_VA9
 ((
uöt32_t
)0x00000200)

	)

7480 
	#DSI_VVACR_VA10
 ((
uöt32_t
)0x00000400)

	)

7481 
	#DSI_VVACR_VA11
 ((
uöt32_t
)0x00000800)

	)

7482 
	#DSI_VVACR_VA12
 ((
uöt32_t
)0x00001000)

	)

7483 
	#DSI_VVACR_VA13
 ((
uöt32_t
)0x00002000)

	)

7486 
	#DSI_LCCR_CMDSIZE
 ((
uöt32_t
)0x0000FFFFË

	)

7487 
	#DSI_LCCR_CMDSIZE0
 ((
uöt32_t
)0x00000001)

	)

7488 
	#DSI_LCCR_CMDSIZE1
 ((
uöt32_t
)0x00000002)

	)

7489 
	#DSI_LCCR_CMDSIZE2
 ((
uöt32_t
)0x00000004)

	)

7490 
	#DSI_LCCR_CMDSIZE3
 ((
uöt32_t
)0x00000008)

	)

7491 
	#DSI_LCCR_CMDSIZE4
 ((
uöt32_t
)0x00000010)

	)

7492 
	#DSI_LCCR_CMDSIZE5
 ((
uöt32_t
)0x00000020)

	)

7493 
	#DSI_LCCR_CMDSIZE6
 ((
uöt32_t
)0x00000040)

	)

7494 
	#DSI_LCCR_CMDSIZE7
 ((
uöt32_t
)0x00000080)

	)

7495 
	#DSI_LCCR_CMDSIZE8
 ((
uöt32_t
)0x00000100)

	)

7496 
	#DSI_LCCR_CMDSIZE9
 ((
uöt32_t
)0x00000200)

	)

7497 
	#DSI_LCCR_CMDSIZE10
 ((
uöt32_t
)0x00000400)

	)

7498 
	#DSI_LCCR_CMDSIZE11
 ((
uöt32_t
)0x00000800)

	)

7499 
	#DSI_LCCR_CMDSIZE12
 ((
uöt32_t
)0x00001000)

	)

7500 
	#DSI_LCCR_CMDSIZE13
 ((
uöt32_t
)0x00002000)

	)

7501 
	#DSI_LCCR_CMDSIZE14
 ((
uöt32_t
)0x00004000)

	)

7502 
	#DSI_LCCR_CMDSIZE15
 ((
uöt32_t
)0x00008000)

	)

7505 
	#DSI_CMCR_TEARE
 ((
uöt32_t
)0x00000001Ë

	)

7506 
	#DSI_CMCR_ARE
 ((
uöt32_t
)0x00000002Ë

	)

7507 
	#DSI_CMCR_GSW0TX
 ((
uöt32_t
)0x00000100Ë

	)

7508 
	#DSI_CMCR_GSW1TX
 ((
uöt32_t
)0x00000200Ë

	)

7509 
	#DSI_CMCR_GSW2TX
 ((
uöt32_t
)0x00000400Ë

	)

7510 
	#DSI_CMCR_GSR0TX
 ((
uöt32_t
)0x00000800Ë

	)

7511 
	#DSI_CMCR_GSR1TX
 ((
uöt32_t
)0x00001000Ë

	)

7512 
	#DSI_CMCR_GSR2TX
 ((
uöt32_t
)0x00002000Ë

	)

7513 
	#DSI_CMCR_GLWTX
 ((
uöt32_t
)0x00004000Ë

	)

7514 
	#DSI_CMCR_DSW0TX
 ((
uöt32_t
)0x00010000Ë

	)

7515 
	#DSI_CMCR_DSW1TX
 ((
uöt32_t
)0x00020000Ë

	)

7516 
	#DSI_CMCR_DSR0TX
 ((
uöt32_t
)0x00040000Ë

	)

7517 
	#DSI_CMCR_DLWTX
 ((
uöt32_t
)0x00080000Ë

	)

7518 
	#DSI_CMCR_MRDPS
 ((
uöt32_t
)0x01000000Ë

	)

7521 
	#DSI_GHCR_DT
 ((
uöt32_t
)0x0000003FË

	)

7522 
	#DSI_GHCR_DT0
 ((
uöt32_t
)0x00000001)

	)

7523 
	#DSI_GHCR_DT1
 ((
uöt32_t
)0x00000002)

	)

7524 
	#DSI_GHCR_DT2
 ((
uöt32_t
)0x00000004)

	)

7525 
	#DSI_GHCR_DT3
 ((
uöt32_t
)0x00000008)

	)

7526 
	#DSI_GHCR_DT4
 ((
uöt32_t
)0x00000010)

	)

7527 
	#DSI_GHCR_DT5
 ((
uöt32_t
)0x00000020)

	)

7529 
	#DSI_GHCR_VCID
 ((
uöt32_t
)0x000000C0Ë

	)

7530 
	#DSI_GHCR_VCID0
 ((
uöt32_t
)0x00000040)

	)

7531 
	#DSI_GHCR_VCID1
 ((
uöt32_t
)0x00000080)

	)

7533 
	#DSI_GHCR_WCLSB
 ((
uöt32_t
)0x0000FF00Ë

	)

7534 
	#DSI_GHCR_WCLSB0
 ((
uöt32_t
)0x00000100)

	)

7535 
	#DSI_GHCR_WCLSB1
 ((
uöt32_t
)0x00000200)

	)

7536 
	#DSI_GHCR_WCLSB2
 ((
uöt32_t
)0x00000400)

	)

7537 
	#DSI_GHCR_WCLSB3
 ((
uöt32_t
)0x00000800)

	)

7538 
	#DSI_GHCR_WCLSB4
 ((
uöt32_t
)0x00001000)

	)

7539 
	#DSI_GHCR_WCLSB5
 ((
uöt32_t
)0x00002000)

	)

7540 
	#DSI_GHCR_WCLSB6
 ((
uöt32_t
)0x00004000)

	)

7541 
	#DSI_GHCR_WCLSB7
 ((
uöt32_t
)0x00008000)

	)

7543 
	#DSI_GHCR_WCMSB
 ((
uöt32_t
)0x00FF0000Ë

	)

7544 
	#DSI_GHCR_WCMSB0
 ((
uöt32_t
)0x00010000)

	)

7545 
	#DSI_GHCR_WCMSB1
 ((
uöt32_t
)0x00020000)

	)

7546 
	#DSI_GHCR_WCMSB2
 ((
uöt32_t
)0x00040000)

	)

7547 
	#DSI_GHCR_WCMSB3
 ((
uöt32_t
)0x00080000)

	)

7548 
	#DSI_GHCR_WCMSB4
 ((
uöt32_t
)0x00100000)

	)

7549 
	#DSI_GHCR_WCMSB5
 ((
uöt32_t
)0x00200000)

	)

7550 
	#DSI_GHCR_WCMSB6
 ((
uöt32_t
)0x00400000)

	)

7551 
	#DSI_GHCR_WCMSB7
 ((
uöt32_t
)0x00800000)

	)

7554 
	#DSI_GPDR_DATA1
 ((
uöt32_t
)0x000000FFË

	)

7555 
	#DSI_GPDR_DATA1_0
 ((
uöt32_t
)0x00000001)

	)

7556 
	#DSI_GPDR_DATA1_1
 ((
uöt32_t
)0x00000002)

	)

7557 
	#DSI_GPDR_DATA1_2
 ((
uöt32_t
)0x00000004)

	)

7558 
	#DSI_GPDR_DATA1_3
 ((
uöt32_t
)0x00000008)

	)

7559 
	#DSI_GPDR_DATA1_4
 ((
uöt32_t
)0x00000010)

	)

7560 
	#DSI_GPDR_DATA1_5
 ((
uöt32_t
)0x00000020)

	)

7561 
	#DSI_GPDR_DATA1_6
 ((
uöt32_t
)0x00000040)

	)

7562 
	#DSI_GPDR_DATA1_7
 ((
uöt32_t
)0x00000080)

	)

7564 
	#DSI_GPDR_DATA2
 ((
uöt32_t
)0x0000FF00Ë

	)

7565 
	#DSI_GPDR_DATA2_0
 ((
uöt32_t
)0x00000100)

	)

7566 
	#DSI_GPDR_DATA2_1
 ((
uöt32_t
)0x00000200)

	)

7567 
	#DSI_GPDR_DATA2_2
 ((
uöt32_t
)0x00000400)

	)

7568 
	#DSI_GPDR_DATA2_3
 ((
uöt32_t
)0x00000800)

	)

7569 
	#DSI_GPDR_DATA2_4
 ((
uöt32_t
)0x00001000)

	)

7570 
	#DSI_GPDR_DATA2_5
 ((
uöt32_t
)0x00002000)

	)

7571 
	#DSI_GPDR_DATA2_6
 ((
uöt32_t
)0x00004000)

	)

7572 
	#DSI_GPDR_DATA2_7
 ((
uöt32_t
)0x00008000)

	)

7574 
	#DSI_GPDR_DATA3
 ((
uöt32_t
)0x00FF0000Ë

	)

7575 
	#DSI_GPDR_DATA3_0
 ((
uöt32_t
)0x00010000)

	)

7576 
	#DSI_GPDR_DATA3_1
 ((
uöt32_t
)0x00020000)

	)

7577 
	#DSI_GPDR_DATA3_2
 ((
uöt32_t
)0x00040000)

	)

7578 
	#DSI_GPDR_DATA3_3
 ((
uöt32_t
)0x00080000)

	)

7579 
	#DSI_GPDR_DATA3_4
 ((
uöt32_t
)0x00100000)

	)

7580 
	#DSI_GPDR_DATA3_5
 ((
uöt32_t
)0x00200000)

	)

7581 
	#DSI_GPDR_DATA3_6
 ((
uöt32_t
)0x00400000)

	)

7582 
	#DSI_GPDR_DATA3_7
 ((
uöt32_t
)0x00800000)

	)

7584 
	#DSI_GPDR_DATA4
 ((
uöt32_t
)0xFF000000Ë

	)

7585 
	#DSI_GPDR_DATA4_0
 ((
uöt32_t
)0x01000000)

	)

7586 
	#DSI_GPDR_DATA4_1
 ((
uöt32_t
)0x02000000)

	)

7587 
	#DSI_GPDR_DATA4_2
 ((
uöt32_t
)0x04000000)

	)

7588 
	#DSI_GPDR_DATA4_3
 ((
uöt32_t
)0x08000000)

	)

7589 
	#DSI_GPDR_DATA4_4
 ((
uöt32_t
)0x10000000)

	)

7590 
	#DSI_GPDR_DATA4_5
 ((
uöt32_t
)0x20000000)

	)

7591 
	#DSI_GPDR_DATA4_6
 ((
uöt32_t
)0x40000000)

	)

7592 
	#DSI_GPDR_DATA4_7
 ((
uöt32_t
)0x80000000)

	)

7595 
	#DSI_GPSR_CMDFE
 ((
uöt32_t
)0x00000001Ë

	)

7596 
	#DSI_GPSR_CMDFF
 ((
uöt32_t
)0x00000002Ë

	)

7597 
	#DSI_GPSR_PWRFE
 ((
uöt32_t
)0x00000004Ë

	)

7598 
	#DSI_GPSR_PWRFF
 ((
uöt32_t
)0x00000008Ë

	)

7599 
	#DSI_GPSR_PRDFE
 ((
uöt32_t
)0x00000010Ë

	)

7600 
	#DSI_GPSR_PRDFF
 ((
uöt32_t
)0x00000020Ë

	)

7601 
	#DSI_GPSR_RCB
 ((
uöt32_t
)0x00000040Ë

	)

7604 
	#DSI_TCCR1_LPRX_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

7605 
	#DSI_TCCR1_LPRX_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

7606 
	#DSI_TCCR1_LPRX_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

7607 
	#DSI_TCCR1_LPRX_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

7608 
	#DSI_TCCR1_LPRX_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

7609 
	#DSI_TCCR1_LPRX_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

7610 
	#DSI_TCCR1_LPRX_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

7611 
	#DSI_TCCR1_LPRX_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

7612 
	#DSI_TCCR1_LPRX_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

7613 
	#DSI_TCCR1_LPRX_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

7614 
	#DSI_TCCR1_LPRX_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

7615 
	#DSI_TCCR1_LPRX_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

7616 
	#DSI_TCCR1_LPRX_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

7617 
	#DSI_TCCR1_LPRX_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

7618 
	#DSI_TCCR1_LPRX_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

7619 
	#DSI_TCCR1_LPRX_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

7620 
	#DSI_TCCR1_LPRX_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

7622 
	#DSI_TCCR1_HSTX_TOCNT
 ((
uöt32_t
)0xFFFF0000Ë

	)

7623 
	#DSI_TCCR1_HSTX_TOCNT0
 ((
uöt32_t
)0x00010000)

	)

7624 
	#DSI_TCCR1_HSTX_TOCNT1
 ((
uöt32_t
)0x00020000)

	)

7625 
	#DSI_TCCR1_HSTX_TOCNT2
 ((
uöt32_t
)0x00040000)

	)

7626 
	#DSI_TCCR1_HSTX_TOCNT3
 ((
uöt32_t
)0x00080000)

	)

7627 
	#DSI_TCCR1_HSTX_TOCNT4
 ((
uöt32_t
)0x00100000)

	)

7628 
	#DSI_TCCR1_HSTX_TOCNT5
 ((
uöt32_t
)0x00200000)

	)

7629 
	#DSI_TCCR1_HSTX_TOCNT6
 ((
uöt32_t
)0x00400000)

	)

7630 
	#DSI_TCCR1_HSTX_TOCNT7
 ((
uöt32_t
)0x00800000)

	)

7631 
	#DSI_TCCR1_HSTX_TOCNT8
 ((
uöt32_t
)0x01000000)

	)

7632 
	#DSI_TCCR1_HSTX_TOCNT9
 ((
uöt32_t
)0x02000000)

	)

7633 
	#DSI_TCCR1_HSTX_TOCNT10
 ((
uöt32_t
)0x04000000)

	)

7634 
	#DSI_TCCR1_HSTX_TOCNT11
 ((
uöt32_t
)0x08000000)

	)

7635 
	#DSI_TCCR1_HSTX_TOCNT12
 ((
uöt32_t
)0x10000000)

	)

7636 
	#DSI_TCCR1_HSTX_TOCNT13
 ((
uöt32_t
)0x20000000)

	)

7637 
	#DSI_TCCR1_HSTX_TOCNT14
 ((
uöt32_t
)0x40000000)

	)

7638 
	#DSI_TCCR1_HSTX_TOCNT15
 ((
uöt32_t
)0x80000000)

	)

7641 
	#DSI_TCCR2_HSRD_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

7642 
	#DSI_TCCR2_HSRD_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

7643 
	#DSI_TCCR2_HSRD_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

7644 
	#DSI_TCCR2_HSRD_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

7645 
	#DSI_TCCR2_HSRD_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

7646 
	#DSI_TCCR2_HSRD_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

7647 
	#DSI_TCCR2_HSRD_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

7648 
	#DSI_TCCR2_HSRD_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

7649 
	#DSI_TCCR2_HSRD_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

7650 
	#DSI_TCCR2_HSRD_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

7651 
	#DSI_TCCR2_HSRD_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

7652 
	#DSI_TCCR2_HSRD_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

7653 
	#DSI_TCCR2_HSRD_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

7654 
	#DSI_TCCR2_HSRD_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

7655 
	#DSI_TCCR2_HSRD_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

7656 
	#DSI_TCCR2_HSRD_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

7657 
	#DSI_TCCR2_HSRD_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

7660 
	#DSI_TCCR3_LPRD_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

7661 
	#DSI_TCCR3_LPRD_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

7662 
	#DSI_TCCR3_LPRD_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

7663 
	#DSI_TCCR3_LPRD_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

7664 
	#DSI_TCCR3_LPRD_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

7665 
	#DSI_TCCR3_LPRD_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

7666 
	#DSI_TCCR3_LPRD_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

7667 
	#DSI_TCCR3_LPRD_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

7668 
	#DSI_TCCR3_LPRD_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

7669 
	#DSI_TCCR3_LPRD_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

7670 
	#DSI_TCCR3_LPRD_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

7671 
	#DSI_TCCR3_LPRD_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

7672 
	#DSI_TCCR3_LPRD_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

7673 
	#DSI_TCCR3_LPRD_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

7674 
	#DSI_TCCR3_LPRD_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

7675 
	#DSI_TCCR3_LPRD_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

7676 
	#DSI_TCCR3_LPRD_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

7679 
	#DSI_TCCR4_HSWR_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

7680 
	#DSI_TCCR4_HSWR_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

7681 
	#DSI_TCCR4_HSWR_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

7682 
	#DSI_TCCR4_HSWR_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

7683 
	#DSI_TCCR4_HSWR_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

7684 
	#DSI_TCCR4_HSWR_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

7685 
	#DSI_TCCR4_HSWR_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

7686 
	#DSI_TCCR4_HSWR_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

7687 
	#DSI_TCCR4_HSWR_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

7688 
	#DSI_TCCR4_HSWR_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

7689 
	#DSI_TCCR4_HSWR_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

7690 
	#DSI_TCCR4_HSWR_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

7691 
	#DSI_TCCR4_HSWR_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

7692 
	#DSI_TCCR4_HSWR_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

7693 
	#DSI_TCCR4_HSWR_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

7694 
	#DSI_TCCR4_HSWR_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

7695 
	#DSI_TCCR4_HSWR_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

7697 
	#DSI_TCCR4_PM
 ((
uöt32_t
)0x01000000Ë

	)

7700 
	#DSI_TCCR5_LPWR_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

7701 
	#DSI_TCCR5_LPWR_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

7702 
	#DSI_TCCR5_LPWR_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

7703 
	#DSI_TCCR5_LPWR_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

7704 
	#DSI_TCCR5_LPWR_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

7705 
	#DSI_TCCR5_LPWR_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

7706 
	#DSI_TCCR5_LPWR_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

7707 
	#DSI_TCCR5_LPWR_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

7708 
	#DSI_TCCR5_LPWR_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

7709 
	#DSI_TCCR5_LPWR_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

7710 
	#DSI_TCCR5_LPWR_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

7711 
	#DSI_TCCR5_LPWR_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

7712 
	#DSI_TCCR5_LPWR_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

7713 
	#DSI_TCCR5_LPWR_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

7714 
	#DSI_TCCR5_LPWR_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

7715 
	#DSI_TCCR5_LPWR_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

7716 
	#DSI_TCCR5_LPWR_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

7719 
	#DSI_TCCR6_BTA_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

7720 
	#DSI_TCCR6_BTA_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

7721 
	#DSI_TCCR6_BTA_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

7722 
	#DSI_TCCR6_BTA_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

7723 
	#DSI_TCCR6_BTA_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

7724 
	#DSI_TCCR6_BTA_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

7725 
	#DSI_TCCR6_BTA_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

7726 
	#DSI_TCCR6_BTA_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

7727 
	#DSI_TCCR6_BTA_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

7728 
	#DSI_TCCR6_BTA_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

7729 
	#DSI_TCCR6_BTA_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

7730 
	#DSI_TCCR6_BTA_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

7731 
	#DSI_TCCR6_BTA_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

7732 
	#DSI_TCCR6_BTA_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

7733 
	#DSI_TCCR6_BTA_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

7734 
	#DSI_TCCR6_BTA_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

7735 
	#DSI_TCCR6_BTA_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

7738 
	#DSI_TDCR_3DM
 ((
uöt32_t
)0x00000003Ë

	)

7739 
	#DSI_TDCR_3DM0
 ((
uöt32_t
)0x00000001)

	)

7740 
	#DSI_TDCR_3DM1
 ((
uöt32_t
)0x00000002)

	)

7742 
	#DSI_TDCR_3DF
 ((
uöt32_t
)0x0000000CË

	)

7743 
	#DSI_TDCR_3DF0
 ((
uöt32_t
)0x00000004)

	)

7744 
	#DSI_TDCR_3DF1
 ((
uöt32_t
)0x00000008)

	)

7746 
	#DSI_TDCR_SVS
 ((
uöt32_t
)0x00000010Ë

	)

7747 
	#DSI_TDCR_RF
 ((
uöt32_t
)0x00000020Ë

	)

7748 
	#DSI_TDCR_S3DC
 ((
uöt32_t
)0x00010000Ë

	)

7751 
	#DSI_CLCR_DPCC
 ((
uöt32_t
)0x00000001Ë

	)

7752 
	#DSI_CLCR_ACR
 ((
uöt32_t
)0x00000002Ë

	)

7755 
	#DSI_CLTCR_LP2HS_TIME
 ((
uöt32_t
)0x000003FFË

	)

7756 
	#DSI_CLTCR_LP2HS_TIME0
 ((
uöt32_t
)0x00000001)

	)

7757 
	#DSI_CLTCR_LP2HS_TIME1
 ((
uöt32_t
)0x00000002)

	)

7758 
	#DSI_CLTCR_LP2HS_TIME2
 ((
uöt32_t
)0x00000004)

	)

7759 
	#DSI_CLTCR_LP2HS_TIME3
 ((
uöt32_t
)0x00000008)

	)

7760 
	#DSI_CLTCR_LP2HS_TIME4
 ((
uöt32_t
)0x00000010)

	)

7761 
	#DSI_CLTCR_LP2HS_TIME5
 ((
uöt32_t
)0x00000020)

	)

7762 
	#DSI_CLTCR_LP2HS_TIME6
 ((
uöt32_t
)0x00000040)

	)

7763 
	#DSI_CLTCR_LP2HS_TIME7
 ((
uöt32_t
)0x00000080)

	)

7764 
	#DSI_CLTCR_LP2HS_TIME8
 ((
uöt32_t
)0x00000100)

	)

7765 
	#DSI_CLTCR_LP2HS_TIME9
 ((
uöt32_t
)0x00000200)

	)

7767 
	#DSI_CLTCR_HS2LP_TIME
 ((
uöt32_t
)0x03FF0000Ë

	)

7768 
	#DSI_CLTCR_HS2LP_TIME0
 ((
uöt32_t
)0x00010000)

	)

7769 
	#DSI_CLTCR_HS2LP_TIME1
 ((
uöt32_t
)0x00020000)

	)

7770 
	#DSI_CLTCR_HS2LP_TIME2
 ((
uöt32_t
)0x00040000)

	)

7771 
	#DSI_CLTCR_HS2LP_TIME3
 ((
uöt32_t
)0x00080000)

	)

7772 
	#DSI_CLTCR_HS2LP_TIME4
 ((
uöt32_t
)0x00100000)

	)

7773 
	#DSI_CLTCR_HS2LP_TIME5
 ((
uöt32_t
)0x00200000)

	)

7774 
	#DSI_CLTCR_HS2LP_TIME6
 ((
uöt32_t
)0x00400000)

	)

7775 
	#DSI_CLTCR_HS2LP_TIME7
 ((
uöt32_t
)0x00800000)

	)

7776 
	#DSI_CLTCR_HS2LP_TIME8
 ((
uöt32_t
)0x01000000)

	)

7777 
	#DSI_CLTCR_HS2LP_TIME9
 ((
uöt32_t
)0x02000000)

	)

7780 
	#DSI_DLTCR_MRD_TIME
 ((
uöt32_t
)0x00007FFFË

	)

7781 
	#DSI_DLTCR_MRD_TIME0
 ((
uöt32_t
)0x00000001)

	)

7782 
	#DSI_DLTCR_MRD_TIME1
 ((
uöt32_t
)0x00000002)

	)

7783 
	#DSI_DLTCR_MRD_TIME2
 ((
uöt32_t
)0x00000004)

	)

7784 
	#DSI_DLTCR_MRD_TIME3
 ((
uöt32_t
)0x00000008)

	)

7785 
	#DSI_DLTCR_MRD_TIME4
 ((
uöt32_t
)0x00000010)

	)

7786 
	#DSI_DLTCR_MRD_TIME5
 ((
uöt32_t
)0x00000020)

	)

7787 
	#DSI_DLTCR_MRD_TIME6
 ((
uöt32_t
)0x00000040)

	)

7788 
	#DSI_DLTCR_MRD_TIME7
 ((
uöt32_t
)0x00000080)

	)

7789 
	#DSI_DLTCR_MRD_TIME8
 ((
uöt32_t
)0x00000100)

	)

7790 
	#DSI_DLTCR_MRD_TIME9
 ((
uöt32_t
)0x00000200)

	)

7791 
	#DSI_DLTCR_MRD_TIME10
 ((
uöt32_t
)0x00000400)

	)

7792 
	#DSI_DLTCR_MRD_TIME11
 ((
uöt32_t
)0x00000800)

	)

7793 
	#DSI_DLTCR_MRD_TIME12
 ((
uöt32_t
)0x00001000)

	)

7794 
	#DSI_DLTCR_MRD_TIME13
 ((
uöt32_t
)0x00002000)

	)

7795 
	#DSI_DLTCR_MRD_TIME14
 ((
uöt32_t
)0x00004000)

	)

7797 
	#DSI_DLTCR_LP2HS_TIME
 ((
uöt32_t
)0x00FF0000Ë

	)

7798 
	#DSI_DLTCR_LP2HS_TIME0
 ((
uöt32_t
)0x00010000)

	)

7799 
	#DSI_DLTCR_LP2HS_TIME1
 ((
uöt32_t
)0x00020000)

	)

7800 
	#DSI_DLTCR_LP2HS_TIME2
 ((
uöt32_t
)0x00040000)

	)

7801 
	#DSI_DLTCR_LP2HS_TIME3
 ((
uöt32_t
)0x00080000)

	)

7802 
	#DSI_DLTCR_LP2HS_TIME4
 ((
uöt32_t
)0x00100000)

	)

7803 
	#DSI_DLTCR_LP2HS_TIME5
 ((
uöt32_t
)0x00200000)

	)

7804 
	#DSI_DLTCR_LP2HS_TIME6
 ((
uöt32_t
)0x00400000)

	)

7805 
	#DSI_DLTCR_LP2HS_TIME7
 ((
uöt32_t
)0x00800000)

	)

7807 
	#DSI_DLTCR_HS2LP_TIME
 ((
uöt32_t
)0xFF000000Ë

	)

7808 
	#DSI_DLTCR_HS2LP_TIME0
 ((
uöt32_t
)0x01000000)

	)

7809 
	#DSI_DLTCR_HS2LP_TIME1
 ((
uöt32_t
)0x02000000)

	)

7810 
	#DSI_DLTCR_HS2LP_TIME2
 ((
uöt32_t
)0x04000000)

	)

7811 
	#DSI_DLTCR_HS2LP_TIME3
 ((
uöt32_t
)0x08000000)

	)

7812 
	#DSI_DLTCR_HS2LP_TIME4
 ((
uöt32_t
)0x10000000)

	)

7813 
	#DSI_DLTCR_HS2LP_TIME5
 ((
uöt32_t
)0x20000000)

	)

7814 
	#DSI_DLTCR_HS2LP_TIME6
 ((
uöt32_t
)0x40000000)

	)

7815 
	#DSI_DLTCR_HS2LP_TIME7
 ((
uöt32_t
)0x80000000)

	)

7818 
	#DSI_PCTLR_DEN
 ((
uöt32_t
)0x00000002Ë

	)

7819 
	#DSI_PCTLR_CKE
 ((
uöt32_t
)0x00000004Ë

	)

7822 
	#DSI_PCONFR_NL
 ((
uöt32_t
)0x00000003Ë

	)

7823 
	#DSI_PCONFR_NL0
 ((
uöt32_t
)0x00000001)

	)

7824 
	#DSI_PCONFR_NL1
 ((
uöt32_t
)0x00000002)

	)

7826 
	#DSI_PCONFR_SW_TIME
 ((
uöt32_t
)0x0000FF00Ë

	)

7827 
	#DSI_PCONFR_SW_TIME0
 ((
uöt32_t
)0x00000100)

	)

7828 
	#DSI_PCONFR_SW_TIME1
 ((
uöt32_t
)0x00000200)

	)

7829 
	#DSI_PCONFR_SW_TIME2
 ((
uöt32_t
)0x00000400)

	)

7830 
	#DSI_PCONFR_SW_TIME3
 ((
uöt32_t
)0x00000800)

	)

7831 
	#DSI_PCONFR_SW_TIME4
 ((
uöt32_t
)0x00001000)

	)

7832 
	#DSI_PCONFR_SW_TIME5
 ((
uöt32_t
)0x00002000)

	)

7833 
	#DSI_PCONFR_SW_TIME6
 ((
uöt32_t
)0x00004000)

	)

7834 
	#DSI_PCONFR_SW_TIME7
 ((
uöt32_t
)0x00008000)

	)

7837 
	#DSI_PUCR_URCL
 ((
uöt32_t
)0x00000001Ë

	)

7838 
	#DSI_PUCR_UECL
 ((
uöt32_t
)0x00000002Ë

	)

7839 
	#DSI_PUCR_URDL
 ((
uöt32_t
)0x00000004Ë

	)

7840 
	#DSI_PUCR_UEDL
 ((
uöt32_t
)0x00000008Ë

	)

7843 
	#DSI_PTTCR_TX_TRIG
 ((
uöt32_t
)0x0000000FË

	)

7844 
	#DSI_PTTCR_TX_TRIG0
 ((
uöt32_t
)0x00000001)

	)

7845 
	#DSI_PTTCR_TX_TRIG1
 ((
uöt32_t
)0x00000002)

	)

7846 
	#DSI_PTTCR_TX_TRIG2
 ((
uöt32_t
)0x00000004)

	)

7847 
	#DSI_PTTCR_TX_TRIG3
 ((
uöt32_t
)0x00000008)

	)

7850 
	#DSI_PSR_PD
 ((
uöt32_t
)0x00000002Ë

	)

7851 
	#DSI_PSR_PSSC
 ((
uöt32_t
)0x00000004Ë

	)

7852 
	#DSI_PSR_UANC
 ((
uöt32_t
)0x00000008Ë

	)

7853 
	#DSI_PSR_PSS0
 ((
uöt32_t
)0x00000010Ë

	)

7854 
	#DSI_PSR_UAN0
 ((
uöt32_t
)0x00000020Ë

	)

7855 
	#DSI_PSR_RUE0
 ((
uöt32_t
)0x00000040Ë

	)

7856 
	#DSI_PSR_PSS1
 ((
uöt32_t
)0x00000080Ë

	)

7857 
	#DSI_PSR_UAN1
 ((
uöt32_t
)0x00000100Ë

	)

7860 
	#DSI_ISR0_AE0
 ((
uöt32_t
)0x00000001Ë

	)

7861 
	#DSI_ISR0_AE1
 ((
uöt32_t
)0x00000002Ë

	)

7862 
	#DSI_ISR0_AE2
 ((
uöt32_t
)0x00000004Ë

	)

7863 
	#DSI_ISR0_AE3
 ((
uöt32_t
)0x00000008Ë

	)

7864 
	#DSI_ISR0_AE4
 ((
uöt32_t
)0x00000010Ë

	)

7865 
	#DSI_ISR0_AE5
 ((
uöt32_t
)0x00000020Ë

	)

7866 
	#DSI_ISR0_AE6
 ((
uöt32_t
)0x00000040Ë

	)

7867 
	#DSI_ISR0_AE7
 ((
uöt32_t
)0x00000080Ë

	)

7868 
	#DSI_ISR0_AE8
 ((
uöt32_t
)0x00000100Ë

	)

7869 
	#DSI_ISR0_AE9
 ((
uöt32_t
)0x00000200Ë

	)

7870 
	#DSI_ISR0_AE10
 ((
uöt32_t
)0x00000400Ë

	)

7871 
	#DSI_ISR0_AE11
 ((
uöt32_t
)0x00000800Ë

	)

7872 
	#DSI_ISR0_AE12
 ((
uöt32_t
)0x00001000Ë

	)

7873 
	#DSI_ISR0_AE13
 ((
uöt32_t
)0x00002000Ë

	)

7874 
	#DSI_ISR0_AE14
 ((
uöt32_t
)0x00004000Ë

	)

7875 
	#DSI_ISR0_AE15
 ((
uöt32_t
)0x00008000Ë

	)

7876 
	#DSI_ISR0_PE0
 ((
uöt32_t
)0x00010000Ë

	)

7877 
	#DSI_ISR0_PE1
 ((
uöt32_t
)0x00020000Ë

	)

7878 
	#DSI_ISR0_PE2
 ((
uöt32_t
)0x00040000Ë

	)

7879 
	#DSI_ISR0_PE3
 ((
uöt32_t
)0x00080000Ë

	)

7880 
	#DSI_ISR0_PE4
 ((
uöt32_t
)0x00100000Ë

	)

7883 
	#DSI_ISR1_TOHSTX
 ((
uöt32_t
)0x00000001Ë

	)

7884 
	#DSI_ISR1_TOLPRX
 ((
uöt32_t
)0x00000002Ë

	)

7885 
	#DSI_ISR1_ECCSE
 ((
uöt32_t
)0x00000004Ë

	)

7886 
	#DSI_ISR1_ECCME
 ((
uöt32_t
)0x00000008Ë

	)

7887 
	#DSI_ISR1_CRCE
 ((
uöt32_t
)0x00000010Ë

	)

7888 
	#DSI_ISR1_PSE
 ((
uöt32_t
)0x00000020Ë

	)

7889 
	#DSI_ISR1_EOTPE
 ((
uöt32_t
)0x00000040Ë

	)

7890 
	#DSI_ISR1_LPWRE
 ((
uöt32_t
)0x00000080Ë

	)

7891 
	#DSI_ISR1_GCWRE
 ((
uöt32_t
)0x00000100Ë

	)

7892 
	#DSI_ISR1_GPWRE
 ((
uöt32_t
)0x00000200Ë

	)

7893 
	#DSI_ISR1_GPTXE
 ((
uöt32_t
)0x00000400Ë

	)

7894 
	#DSI_ISR1_GPRDE
 ((
uöt32_t
)0x00000800Ë

	)

7895 
	#DSI_ISR1_GPRXE
 ((
uöt32_t
)0x00001000Ë

	)

7898 
	#DSI_IER0_AE0IE
 ((
uöt32_t
)0x00000001Ë

	)

7899 
	#DSI_IER0_AE1IE
 ((
uöt32_t
)0x00000002Ë

	)

7900 
	#DSI_IER0_AE2IE
 ((
uöt32_t
)0x00000004Ë

	)

7901 
	#DSI_IER0_AE3IE
 ((
uöt32_t
)0x00000008Ë

	)

7902 
	#DSI_IER0_AE4IE
 ((
uöt32_t
)0x00000010Ë

	)

7903 
	#DSI_IER0_AE5IE
 ((
uöt32_t
)0x00000020Ë

	)

7904 
	#DSI_IER0_AE6IE
 ((
uöt32_t
)0x00000040Ë

	)

7905 
	#DSI_IER0_AE7IE
 ((
uöt32_t
)0x00000080Ë

	)

7906 
	#DSI_IER0_AE8IE
 ((
uöt32_t
)0x00000100Ë

	)

7907 
	#DSI_IER0_AE9IE
 ((
uöt32_t
)0x00000200Ë

	)

7908 
	#DSI_IER0_AE10IE
 ((
uöt32_t
)0x00000400Ë

	)

7909 
	#DSI_IER0_AE11IE
 ((
uöt32_t
)0x00000800Ë

	)

7910 
	#DSI_IER0_AE12IE
 ((
uöt32_t
)0x00001000Ë

	)

7911 
	#DSI_IER0_AE13IE
 ((
uöt32_t
)0x00002000Ë

	)

7912 
	#DSI_IER0_AE14IE
 ((
uöt32_t
)0x00004000Ë

	)

7913 
	#DSI_IER0_AE15IE
 ((
uöt32_t
)0x00008000Ë

	)

7914 
	#DSI_IER0_PE0IE
 ((
uöt32_t
)0x00010000Ë

	)

7915 
	#DSI_IER0_PE1IE
 ((
uöt32_t
)0x00020000Ë

	)

7916 
	#DSI_IER0_PE2IE
 ((
uöt32_t
)0x00040000Ë

	)

7917 
	#DSI_IER0_PE3IE
 ((
uöt32_t
)0x00080000Ë

	)

7918 
	#DSI_IER0_PE4IE
 ((
uöt32_t
)0x00100000Ë

	)

7921 
	#DSI_IER1_TOHSTXIE
 ((
uöt32_t
)0x00000001Ë

	)

7922 
	#DSI_IER1_TOLPRXIE
 ((
uöt32_t
)0x00000002Ë

	)

7923 
	#DSI_IER1_ECCSEIE
 ((
uöt32_t
)0x00000004Ë

	)

7924 
	#DSI_IER1_ECCMEIE
 ((
uöt32_t
)0x00000008Ë

	)

7925 
	#DSI_IER1_CRCEIE
 ((
uöt32_t
)0x00000010Ë

	)

7926 
	#DSI_IER1_PSEIE
 ((
uöt32_t
)0x00000020Ë

	)

7927 
	#DSI_IER1_EOTPEIE
 ((
uöt32_t
)0x00000040Ë

	)

7928 
	#DSI_IER1_LPWREIE
 ((
uöt32_t
)0x00000080Ë

	)

7929 
	#DSI_IER1_GCWREIE
 ((
uöt32_t
)0x00000100Ë

	)

7930 
	#DSI_IER1_GPWREIE
 ((
uöt32_t
)0x00000200Ë

	)

7931 
	#DSI_IER1_GPTXEIE
 ((
uöt32_t
)0x00000400Ë

	)

7932 
	#DSI_IER1_GPRDEIE
 ((
uöt32_t
)0x00000800Ë

	)

7933 
	#DSI_IER1_GPRXEIE
 ((
uöt32_t
)0x00001000Ë

	)

7936 
	#DSI_FIR0_FAE0
 ((
uöt32_t
)0x00000001Ë

	)

7937 
	#DSI_FIR0_FAE1
 ((
uöt32_t
)0x00000002Ë

	)

7938 
	#DSI_FIR0_FAE2
 ((
uöt32_t
)0x00000004Ë

	)

7939 
	#DSI_FIR0_FAE3
 ((
uöt32_t
)0x00000008Ë

	)

7940 
	#DSI_FIR0_FAE4
 ((
uöt32_t
)0x00000010Ë

	)

7941 
	#DSI_FIR0_FAE5
 ((
uöt32_t
)0x00000020Ë

	)

7942 
	#DSI_FIR0_FAE6
 ((
uöt32_t
)0x00000040Ë

	)

7943 
	#DSI_FIR0_FAE7
 ((
uöt32_t
)0x00000080Ë

	)

7944 
	#DSI_FIR0_FAE8
 ((
uöt32_t
)0x00000100Ë

	)

7945 
	#DSI_FIR0_FAE9
 ((
uöt32_t
)0x00000200Ë

	)

7946 
	#DSI_FIR0_FAE10
 ((
uöt32_t
)0x00000400Ë

	)

7947 
	#DSI_FIR0_FAE11
 ((
uöt32_t
)0x00000800Ë

	)

7948 
	#DSI_FIR0_FAE12
 ((
uöt32_t
)0x00001000Ë

	)

7949 
	#DSI_FIR0_FAE13
 ((
uöt32_t
)0x00002000Ë

	)

7950 
	#DSI_FIR0_FAE14
 ((
uöt32_t
)0x00004000Ë

	)

7951 
	#DSI_FIR0_FAE15
 ((
uöt32_t
)0x00008000Ë

	)

7952 
	#DSI_FIR0_FPE0
 ((
uöt32_t
)0x00010000Ë

	)

7953 
	#DSI_FIR0_FPE1
 ((
uöt32_t
)0x00020000Ë

	)

7954 
	#DSI_FIR0_FPE2
 ((
uöt32_t
)0x00040000Ë

	)

7955 
	#DSI_FIR0_FPE3
 ((
uöt32_t
)0x00080000Ë

	)

7956 
	#DSI_FIR0_FPE4
 ((
uöt32_t
)0x00100000Ë

	)

7959 
	#DSI_FIR1_FTOHSTX
 ((
uöt32_t
)0x00000001Ë

	)

7960 
	#DSI_FIR1_FTOLPRX
 ((
uöt32_t
)0x00000002Ë

	)

7961 
	#DSI_FIR1_FECCSE
 ((
uöt32_t
)0x00000004Ë

	)

7962 
	#DSI_FIR1_FECCME
 ((
uöt32_t
)0x00000008Ë

	)

7963 
	#DSI_FIR1_FCRCE
 ((
uöt32_t
)0x00000010Ë

	)

7964 
	#DSI_FIR1_FPSE
 ((
uöt32_t
)0x00000020Ë

	)

7965 
	#DSI_FIR1_FEOTPE
 ((
uöt32_t
)0x00000040Ë

	)

7966 
	#DSI_FIR1_FLPWRE
 ((
uöt32_t
)0x00000080Ë

	)

7967 
	#DSI_FIR1_FGCWRE
 ((
uöt32_t
)0x00000100Ë

	)

7968 
	#DSI_FIR1_FGPWRE
 ((
uöt32_t
)0x00000200Ë

	)

7969 
	#DSI_FIR1_FGPTXE
 ((
uöt32_t
)0x00000400Ë

	)

7970 
	#DSI_FIR1_FGPRDE
 ((
uöt32_t
)0x00000800Ë

	)

7971 
	#DSI_FIR1_FGPRXE
 ((
uöt32_t
)0x00001000Ë

	)

7974 
	#DSI_VSCR_EN
 ((
uöt32_t
)0x00000001Ë

	)

7975 
	#DSI_VSCR_UR
 ((
uöt32_t
)0x00000100Ë

	)

7978 
	#DSI_LCVCIDR_VCID
 ((
uöt32_t
)0x00000003Ë

	)

7979 
	#DSI_LCVCIDR_VCID0
 ((
uöt32_t
)0x00000001)

	)

7980 
	#DSI_LCVCIDR_VCID1
 ((
uöt32_t
)0x00000002)

	)

7983 
	#DSI_LCCCR_COLC
 ((
uöt32_t
)0x0000000FË

	)

7984 
	#DSI_LCCCR_COLC0
 ((
uöt32_t
)0x00000001)

	)

7985 
	#DSI_LCCCR_COLC1
 ((
uöt32_t
)0x00000002)

	)

7986 
	#DSI_LCCCR_COLC2
 ((
uöt32_t
)0x00000004)

	)

7987 
	#DSI_LCCCR_COLC3
 ((
uöt32_t
)0x00000008)

	)

7989 
	#DSI_LCCCR_LPE
 ((
uöt32_t
)0x00000100Ë

	)

7992 
	#DSI_LPMCCR_VLPSIZE
 ((
uöt32_t
)0x000000FFË

	)

7993 
	#DSI_LPMCCR_VLPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7994 
	#DSI_LPMCCR_VLPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7995 
	#DSI_LPMCCR_VLPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7996 
	#DSI_LPMCCR_VLPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7997 
	#DSI_LPMCCR_VLPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7998 
	#DSI_LPMCCR_VLPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7999 
	#DSI_LPMCCR_VLPSIZE6
 ((
uöt32_t
)0x00000040)

	)

8000 
	#DSI_LPMCCR_VLPSIZE7
 ((
uöt32_t
)0x00000080)

	)

8002 
	#DSI_LPMCCR_LPSIZE
 ((
uöt32_t
)0x00FF0000Ë

	)

8003 
	#DSI_LPMCCR_LPSIZE0
 ((
uöt32_t
)0x00010000)

	)

8004 
	#DSI_LPMCCR_LPSIZE1
 ((
uöt32_t
)0x00020000)

	)

8005 
	#DSI_LPMCCR_LPSIZE2
 ((
uöt32_t
)0x00040000)

	)

8006 
	#DSI_LPMCCR_LPSIZE3
 ((
uöt32_t
)0x00080000)

	)

8007 
	#DSI_LPMCCR_LPSIZE4
 ((
uöt32_t
)0x00100000)

	)

8008 
	#DSI_LPMCCR_LPSIZE5
 ((
uöt32_t
)0x00200000)

	)

8009 
	#DSI_LPMCCR_LPSIZE6
 ((
uöt32_t
)0x00400000)

	)

8010 
	#DSI_LPMCCR_LPSIZE7
 ((
uöt32_t
)0x00800000)

	)

8013 
	#DSI_VMCCR_VMT
 ((
uöt32_t
)0x00000003Ë

	)

8014 
	#DSI_VMCCR_VMT0
 ((
uöt32_t
)0x00000001)

	)

8015 
	#DSI_VMCCR_VMT1
 ((
uöt32_t
)0x00000002)

	)

8017 
	#DSI_VMCCR_LPVSAE
 ((
uöt32_t
)0x00000100Ë

	)

8018 
	#DSI_VMCCR_LPVBPE
 ((
uöt32_t
)0x00000200Ë

	)

8019 
	#DSI_VMCCR_LPVFPE
 ((
uöt32_t
)0x00000400Ë

	)

8020 
	#DSI_VMCCR_LPVAE
 ((
uöt32_t
)0x00000800Ë

	)

8021 
	#DSI_VMCCR_LPHBPE
 ((
uöt32_t
)0x00001000Ë

	)

8022 
	#DSI_VMCCR_LPHFE
 ((
uöt32_t
)0x00002000Ë

	)

8023 
	#DSI_VMCCR_FBTAAE
 ((
uöt32_t
)0x00004000Ë

	)

8024 
	#DSI_VMCCR_LPCE
 ((
uöt32_t
)0x00008000Ë

	)

8027 
	#DSI_VPCCR_VPSIZE
 ((
uöt32_t
)0x00003FFFË

	)

8028 
	#DSI_VPCCR_VPSIZE0
 ((
uöt32_t
)0x00000001)

	)

8029 
	#DSI_VPCCR_VPSIZE1
 ((
uöt32_t
)0x00000002)

	)

8030 
	#DSI_VPCCR_VPSIZE2
 ((
uöt32_t
)0x00000004)

	)

8031 
	#DSI_VPCCR_VPSIZE3
 ((
uöt32_t
)0x00000008)

	)

8032 
	#DSI_VPCCR_VPSIZE4
 ((
uöt32_t
)0x00000010)

	)

8033 
	#DSI_VPCCR_VPSIZE5
 ((
uöt32_t
)0x00000020)

	)

8034 
	#DSI_VPCCR_VPSIZE6
 ((
uöt32_t
)0x00000040)

	)

8035 
	#DSI_VPCCR_VPSIZE7
 ((
uöt32_t
)0x00000080)

	)

8036 
	#DSI_VPCCR_VPSIZE8
 ((
uöt32_t
)0x00000100)

	)

8037 
	#DSI_VPCCR_VPSIZE9
 ((
uöt32_t
)0x00000200)

	)

8038 
	#DSI_VPCCR_VPSIZE10
 ((
uöt32_t
)0x00000400)

	)

8039 
	#DSI_VPCCR_VPSIZE11
 ((
uöt32_t
)0x00000800)

	)

8040 
	#DSI_VPCCR_VPSIZE12
 ((
uöt32_t
)0x00001000)

	)

8041 
	#DSI_VPCCR_VPSIZE13
 ((
uöt32_t
)0x00002000)

	)

8044 
	#DSI_VCCCR_NUMC
 ((
uöt32_t
)0x00001FFFË

	)

8045 
	#DSI_VCCCR_NUMC0
 ((
uöt32_t
)0x00000001)

	)

8046 
	#DSI_VCCCR_NUMC1
 ((
uöt32_t
)0x00000002)

	)

8047 
	#DSI_VCCCR_NUMC2
 ((
uöt32_t
)0x00000004)

	)

8048 
	#DSI_VCCCR_NUMC3
 ((
uöt32_t
)0x00000008)

	)

8049 
	#DSI_VCCCR_NUMC4
 ((
uöt32_t
)0x00000010)

	)

8050 
	#DSI_VCCCR_NUMC5
 ((
uöt32_t
)0x00000020)

	)

8051 
	#DSI_VCCCR_NUMC6
 ((
uöt32_t
)0x00000040)

	)

8052 
	#DSI_VCCCR_NUMC7
 ((
uöt32_t
)0x00000080)

	)

8053 
	#DSI_VCCCR_NUMC8
 ((
uöt32_t
)0x00000100)

	)

8054 
	#DSI_VCCCR_NUMC9
 ((
uöt32_t
)0x00000200)

	)

8055 
	#DSI_VCCCR_NUMC10
 ((
uöt32_t
)0x00000400)

	)

8056 
	#DSI_VCCCR_NUMC11
 ((
uöt32_t
)0x00000800)

	)

8057 
	#DSI_VCCCR_NUMC12
 ((
uöt32_t
)0x00001000)

	)

8060 
	#DSI_VNPCCR_NPSIZE
 ((
uöt32_t
)0x00001FFFË

	)

8061 
	#DSI_VNPCCR_NPSIZE0
 ((
uöt32_t
)0x00000001)

	)

8062 
	#DSI_VNPCCR_NPSIZE1
 ((
uöt32_t
)0x00000002)

	)

8063 
	#DSI_VNPCCR_NPSIZE2
 ((
uöt32_t
)0x00000004)

	)

8064 
	#DSI_VNPCCR_NPSIZE3
 ((
uöt32_t
)0x00000008)

	)

8065 
	#DSI_VNPCCR_NPSIZE4
 ((
uöt32_t
)0x00000010)

	)

8066 
	#DSI_VNPCCR_NPSIZE5
 ((
uöt32_t
)0x00000020)

	)

8067 
	#DSI_VNPCCR_NPSIZE6
 ((
uöt32_t
)0x00000040)

	)

8068 
	#DSI_VNPCCR_NPSIZE7
 ((
uöt32_t
)0x00000080)

	)

8069 
	#DSI_VNPCCR_NPSIZE8
 ((
uöt32_t
)0x00000100)

	)

8070 
	#DSI_VNPCCR_NPSIZE9
 ((
uöt32_t
)0x00000200)

	)

8071 
	#DSI_VNPCCR_NPSIZE10
 ((
uöt32_t
)0x00000400)

	)

8072 
	#DSI_VNPCCR_NPSIZE11
 ((
uöt32_t
)0x00000800)

	)

8073 
	#DSI_VNPCCR_NPSIZE12
 ((
uöt32_t
)0x00001000)

	)

8076 
	#DSI_VHSACCR_HSA
 ((
uöt32_t
)0x00000FFFË

	)

8077 
	#DSI_VHSACCR_HSA0
 ((
uöt32_t
)0x00000001)

	)

8078 
	#DSI_VHSACCR_HSA1
 ((
uöt32_t
)0x00000002)

	)

8079 
	#DSI_VHSACCR_HSA2
 ((
uöt32_t
)0x00000004)

	)

8080 
	#DSI_VHSACCR_HSA3
 ((
uöt32_t
)0x00000008)

	)

8081 
	#DSI_VHSACCR_HSA4
 ((
uöt32_t
)0x00000010)

	)

8082 
	#DSI_VHSACCR_HSA5
 ((
uöt32_t
)0x00000020)

	)

8083 
	#DSI_VHSACCR_HSA6
 ((
uöt32_t
)0x00000040)

	)

8084 
	#DSI_VHSACCR_HSA7
 ((
uöt32_t
)0x00000080)

	)

8085 
	#DSI_VHSACCR_HSA8
 ((
uöt32_t
)0x00000100)

	)

8086 
	#DSI_VHSACCR_HSA9
 ((
uöt32_t
)0x00000200)

	)

8087 
	#DSI_VHSACCR_HSA10
 ((
uöt32_t
)0x00000400)

	)

8088 
	#DSI_VHSACCR_HSA11
 ((
uöt32_t
)0x00000800)

	)

8091 
	#DSI_VHBPCCR_HBP
 ((
uöt32_t
)0x00000FFFË

	)

8092 
	#DSI_VHBPCCR_HBP0
 ((
uöt32_t
)0x00000001)

	)

8093 
	#DSI_VHBPCCR_HBP1
 ((
uöt32_t
)0x00000002)

	)

8094 
	#DSI_VHBPCCR_HBP2
 ((
uöt32_t
)0x00000004)

	)

8095 
	#DSI_VHBPCCR_HBP3
 ((
uöt32_t
)0x00000008)

	)

8096 
	#DSI_VHBPCCR_HBP4
 ((
uöt32_t
)0x00000010)

	)

8097 
	#DSI_VHBPCCR_HBP5
 ((
uöt32_t
)0x00000020)

	)

8098 
	#DSI_VHBPCCR_HBP6
 ((
uöt32_t
)0x00000040)

	)

8099 
	#DSI_VHBPCCR_HBP7
 ((
uöt32_t
)0x00000080)

	)

8100 
	#DSI_VHBPCCR_HBP8
 ((
uöt32_t
)0x00000100)

	)

8101 
	#DSI_VHBPCCR_HBP9
 ((
uöt32_t
)0x00000200)

	)

8102 
	#DSI_VHBPCCR_HBP10
 ((
uöt32_t
)0x00000400)

	)

8103 
	#DSI_VHBPCCR_HBP11
 ((
uöt32_t
)0x00000800)

	)

8106 
	#DSI_VLCCR_HLINE
 ((
uöt32_t
)0x00007FFFË

	)

8107 
	#DSI_VLCCR_HLINE0
 ((
uöt32_t
)0x00000001)

	)

8108 
	#DSI_VLCCR_HLINE1
 ((
uöt32_t
)0x00000002)

	)

8109 
	#DSI_VLCCR_HLINE2
 ((
uöt32_t
)0x00000004)

	)

8110 
	#DSI_VLCCR_HLINE3
 ((
uöt32_t
)0x00000008)

	)

8111 
	#DSI_VLCCR_HLINE4
 ((
uöt32_t
)0x00000010)

	)

8112 
	#DSI_VLCCR_HLINE5
 ((
uöt32_t
)0x00000020)

	)

8113 
	#DSI_VLCCR_HLINE6
 ((
uöt32_t
)0x00000040)

	)

8114 
	#DSI_VLCCR_HLINE7
 ((
uöt32_t
)0x00000080)

	)

8115 
	#DSI_VLCCR_HLINE8
 ((
uöt32_t
)0x00000100)

	)

8116 
	#DSI_VLCCR_HLINE9
 ((
uöt32_t
)0x00000200)

	)

8117 
	#DSI_VLCCR_HLINE10
 ((
uöt32_t
)0x00000400)

	)

8118 
	#DSI_VLCCR_HLINE11
 ((
uöt32_t
)0x00000800)

	)

8119 
	#DSI_VLCCR_HLINE12
 ((
uöt32_t
)0x00001000)

	)

8120 
	#DSI_VLCCR_HLINE13
 ((
uöt32_t
)0x00002000)

	)

8121 
	#DSI_VLCCR_HLINE14
 ((
uöt32_t
)0x00004000)

	)

8124 
	#DSI_VVSACCR_VSA
 ((
uöt32_t
)0x000003FFË

	)

8125 
	#DSI_VVSACCR_VSA0
 ((
uöt32_t
)0x00000001)

	)

8126 
	#DSI_VVSACCR_VSA1
 ((
uöt32_t
)0x00000002)

	)

8127 
	#DSI_VVSACCR_VSA2
 ((
uöt32_t
)0x00000004)

	)

8128 
	#DSI_VVSACCR_VSA3
 ((
uöt32_t
)0x00000008)

	)

8129 
	#DSI_VVSACCR_VSA4
 ((
uöt32_t
)0x00000010)

	)

8130 
	#DSI_VVSACCR_VSA5
 ((
uöt32_t
)0x00000020)

	)

8131 
	#DSI_VVSACCR_VSA6
 ((
uöt32_t
)0x00000040)

	)

8132 
	#DSI_VVSACCR_VSA7
 ((
uöt32_t
)0x00000080)

	)

8133 
	#DSI_VVSACCR_VSA8
 ((
uöt32_t
)0x00000100)

	)

8134 
	#DSI_VVSACCR_VSA9
 ((
uöt32_t
)0x00000200)

	)

8137 
	#DSI_VVBPCCR_VBP
 ((
uöt32_t
)0x000003FFË

	)

8138 
	#DSI_VVBPCCR_VBP0
 ((
uöt32_t
)0x00000001)

	)

8139 
	#DSI_VVBPCCR_VBP1
 ((
uöt32_t
)0x00000002)

	)

8140 
	#DSI_VVBPCCR_VBP2
 ((
uöt32_t
)0x00000004)

	)

8141 
	#DSI_VVBPCCR_VBP3
 ((
uöt32_t
)0x00000008)

	)

8142 
	#DSI_VVBPCCR_VBP4
 ((
uöt32_t
)0x00000010)

	)

8143 
	#DSI_VVBPCCR_VBP5
 ((
uöt32_t
)0x00000020)

	)

8144 
	#DSI_VVBPCCR_VBP6
 ((
uöt32_t
)0x00000040)

	)

8145 
	#DSI_VVBPCCR_VBP7
 ((
uöt32_t
)0x00000080)

	)

8146 
	#DSI_VVBPCCR_VBP8
 ((
uöt32_t
)0x00000100)

	)

8147 
	#DSI_VVBPCCR_VBP9
 ((
uöt32_t
)0x00000200)

	)

8150 
	#DSI_VVFPCCR_VFP
 ((
uöt32_t
)0x000003FFË

	)

8151 
	#DSI_VVFPCCR_VFP0
 ((
uöt32_t
)0x00000001)

	)

8152 
	#DSI_VVFPCCR_VFP1
 ((
uöt32_t
)0x00000002)

	)

8153 
	#DSI_VVFPCCR_VFP2
 ((
uöt32_t
)0x00000004)

	)

8154 
	#DSI_VVFPCCR_VFP3
 ((
uöt32_t
)0x00000008)

	)

8155 
	#DSI_VVFPCCR_VFP4
 ((
uöt32_t
)0x00000010)

	)

8156 
	#DSI_VVFPCCR_VFP5
 ((
uöt32_t
)0x00000020)

	)

8157 
	#DSI_VVFPCCR_VFP6
 ((
uöt32_t
)0x00000040)

	)

8158 
	#DSI_VVFPCCR_VFP7
 ((
uöt32_t
)0x00000080)

	)

8159 
	#DSI_VVFPCCR_VFP8
 ((
uöt32_t
)0x00000100)

	)

8160 
	#DSI_VVFPCCR_VFP9
 ((
uöt32_t
)0x00000200)

	)

8163 
	#DSI_VVACCR_VA
 ((
uöt32_t
)0x00003FFFË

	)

8164 
	#DSI_VVACCR_VA0
 ((
uöt32_t
)0x00000001)

	)

8165 
	#DSI_VVACCR_VA1
 ((
uöt32_t
)0x00000002)

	)

8166 
	#DSI_VVACCR_VA2
 ((
uöt32_t
)0x00000004)

	)

8167 
	#DSI_VVACCR_VA3
 ((
uöt32_t
)0x00000008)

	)

8168 
	#DSI_VVACCR_VA4
 ((
uöt32_t
)0x00000010)

	)

8169 
	#DSI_VVACCR_VA5
 ((
uöt32_t
)0x00000020)

	)

8170 
	#DSI_VVACCR_VA6
 ((
uöt32_t
)0x00000040)

	)

8171 
	#DSI_VVACCR_VA7
 ((
uöt32_t
)0x00000080)

	)

8172 
	#DSI_VVACCR_VA8
 ((
uöt32_t
)0x00000100)

	)

8173 
	#DSI_VVACCR_VA9
 ((
uöt32_t
)0x00000200)

	)

8174 
	#DSI_VVACCR_VA10
 ((
uöt32_t
)0x00000400)

	)

8175 
	#DSI_VVACCR_VA11
 ((
uöt32_t
)0x00000800)

	)

8176 
	#DSI_VVACCR_VA12
 ((
uöt32_t
)0x00001000)

	)

8177 
	#DSI_VVACCR_VA13
 ((
uöt32_t
)0x00002000)

	)

8180 
	#DSI_TDCCR_3DM
 ((
uöt32_t
)0x00000003Ë

	)

8181 
	#DSI_TDCCR_3DM0
 ((
uöt32_t
)0x00000001)

	)

8182 
	#DSI_TDCCR_3DM1
 ((
uöt32_t
)0x00000002)

	)

8184 
	#DSI_TDCCR_3DF
 ((
uöt32_t
)0x0000000CË

	)

8185 
	#DSI_TDCCR_3DF0
 ((
uöt32_t
)0x00000004)

	)

8186 
	#DSI_TDCCR_3DF1
 ((
uöt32_t
)0x00000008)

	)

8188 
	#DSI_TDCCR_SVS
 ((
uöt32_t
)0x00000010Ë

	)

8189 
	#DSI_TDCCR_RF
 ((
uöt32_t
)0x00000020Ë

	)

8190 
	#DSI_TDCCR_S3DC
 ((
uöt32_t
)0x00010000Ë

	)

8193 
	#DSI_WCFGR_DSIM
 ((
uöt32_t
)0x00000001Ë

	)

8194 
	#DSI_WCFGR_COLMUX
 ((
uöt32_t
)0x0000000EË

	)

8195 
	#DSI_WCFGR_COLMUX0
 ((
uöt32_t
)0x00000002)

	)

8196 
	#DSI_WCFGR_COLMUX1
 ((
uöt32_t
)0x00000004)

	)

8197 
	#DSI_WCFGR_COLMUX2
 ((
uöt32_t
)0x00000008)

	)

8199 
	#DSI_WCFGR_TESRC
 ((
uöt32_t
)0x00000010Ë

	)

8200 
	#DSI_WCFGR_TEPOL
 ((
uöt32_t
)0x00000020Ë

	)

8201 
	#DSI_WCFGR_AR
 ((
uöt32_t
)0x00000040Ë

	)

8202 
	#DSI_WCFGR_VSPOL
 ((
uöt32_t
)0x00000080Ë

	)

8205 
	#DSI_WCR_COLM
 ((
uöt32_t
)0x00000001Ë

	)

8206 
	#DSI_WCR_SHTDN
 ((
uöt32_t
)0x00000002Ë

	)

8207 
	#DSI_WCR_LTDCEN
 ((
uöt32_t
)0x00000004Ë

	)

8208 
	#DSI_WCR_DSIEN
 ((
uöt32_t
)0x00000008Ë

	)

8211 
	#DSI_WIER_TEIE
 ((
uöt32_t
)0x00000001Ë

	)

8212 
	#DSI_WIER_ERIE
 ((
uöt32_t
)0x00000002Ë

	)

8213 
	#DSI_WIER_PLLLIE
 ((
uöt32_t
)0x00000200Ë

	)

8214 
	#DSI_WIER_PLLUIE
 ((
uöt32_t
)0x00000400Ë

	)

8215 
	#DSI_WIER_RRIE
 ((
uöt32_t
)0x00002000Ë

	)

8218 
	#DSI_WISR_TEIF
 ((
uöt32_t
)0x00000001Ë

	)

8219 
	#DSI_WISR_ERIF
 ((
uöt32_t
)0x00000002Ë

	)

8220 
	#DSI_WISR_BUSY
 ((
uöt32_t
)0x00000004Ë

	)

8221 
	#DSI_WISR_PLLLS
 ((
uöt32_t
)0x00000100Ë

	)

8222 
	#DSI_WISR_PLLLIF
 ((
uöt32_t
)0x00000200Ë

	)

8223 
	#DSI_WISR_PLLUIF
 ((
uöt32_t
)0x00000400Ë

	)

8224 
	#DSI_WISR_RRS
 ((
uöt32_t
)0x00001000Ë

	)

8225 
	#DSI_WISR_RRIF
 ((
uöt32_t
)0x00002000Ë

	)

8228 
	#DSI_WIFCR_CTEIF
 ((
uöt32_t
)0x00000001Ë

	)

8229 
	#DSI_WIFCR_CERIF
 ((
uöt32_t
)0x00000002Ë

	)

8230 
	#DSI_WIFCR_CPLLLIF
 ((
uöt32_t
)0x00000200Ë

	)

8231 
	#DSI_WIFCR_CPLLUIF
 ((
uöt32_t
)0x00000400Ë

	)

8232 
	#DSI_WIFCR_CRRIF
 ((
uöt32_t
)0x00002000Ë

	)

8235 
	#DSI_WPCR1_UIX4
 ((
uöt32_t
)0x0000003FË

	)

8236 
	#DSI_WPCR1_UIX4_0
 ((
uöt32_t
)0x00000001)

	)

8237 
	#DSI_WPCR1_UIX4_1
 ((
uöt32_t
)0x00000002)

	)

8238 
	#DSI_WPCR1_UIX4_2
 ((
uöt32_t
)0x00000004)

	)

8239 
	#DSI_WPCR1_UIX4_3
 ((
uöt32_t
)0x00000008)

	)

8240 
	#DSI_WPCR1_UIX4_4
 ((
uöt32_t
)0x00000010)

	)

8241 
	#DSI_WPCR1_UIX4_5
 ((
uöt32_t
)0x00000020)

	)

8243 
	#DSI_WPCR1_SWCL
 ((
uöt32_t
)0x00000040Ë

	)

8244 
	#DSI_WPCR1_SWDL0
 ((
uöt32_t
)0x00000080Ë

	)

8245 
	#DSI_WPCR1_SWDL1
 ((
uöt32_t
)0x00000100Ë

	)

8246 
	#DSI_WPCR1_HSICL
 ((
uöt32_t
)0x00000200Ë

	)

8247 
	#DSI_WPCR1_HSIDL0
 ((
uöt32_t
)0x00000400Ë

	)

8248 
	#DSI_WPCR1_HSIDL1
 ((
uöt32_t
)0x00000800Ë

	)

8249 
	#DSI_WPCR1_FTXSMCL
 ((
uöt32_t
)0x00001000Ë

	)

8250 
	#DSI_WPCR1_FTXSMDL
 ((
uöt32_t
)0x00002000Ë

	)

8251 
	#DSI_WPCR1_CDOFFDL
 ((
uöt32_t
)0x00004000Ë

	)

8252 
	#DSI_WPCR1_TDDL
 ((
uöt32_t
)0x00010000Ë

	)

8253 
	#DSI_WPCR1_PDEN
 ((
uöt32_t
)0x00040000Ë

	)

8254 
	#DSI_WPCR1_TCLKPREPEN
 ((
uöt32_t
)0x00080000Ë

	)

8255 
	#DSI_WPCR1_TCLKZEROEN
 ((
uöt32_t
)0x00100000Ë

	)

8256 
	#DSI_WPCR1_THSPREPEN
 ((
uöt32_t
)0x00200000Ë

	)

8257 
	#DSI_WPCR1_THSTRAILEN
 ((
uöt32_t
)0x00400000Ë

	)

8258 
	#DSI_WPCR1_THSZEROEN
 ((
uöt32_t
)0x00800000Ë

	)

8259 
	#DSI_WPCR1_TLPXDEN
 ((
uöt32_t
)0x01000000Ë

	)

8260 
	#DSI_WPCR1_THSEXITEN
 ((
uöt32_t
)0x02000000Ë

	)

8261 
	#DSI_WPCR1_TLPXCEN
 ((
uöt32_t
)0x04000000Ë

	)

8262 
	#DSI_WPCR1_TCLKPOSTEN
 ((
uöt32_t
)0x08000000Ë

	)

8265 
	#DSI_WPCR2_HSTXDCL
 ((
uöt32_t
)0x00000003Ë

	)

8266 
	#DSI_WPCR2_HSTXDCL0
 ((
uöt32_t
)0x00000001)

	)

8267 
	#DSI_WPCR2_HSTXDCL1
 ((
uöt32_t
)0x00000002)

	)

8269 
	#DSI_WPCR2_HSTXDDL
 ((
uöt32_t
)0x0000000CË

	)

8270 
	#DSI_WPCR2_HSTXDDL0
 ((
uöt32_t
)0x00000004)

	)

8271 
	#DSI_WPCR2_HSTXDDL1
 ((
uöt32_t
)0x00000008)

	)

8273 
	#DSI_WPCR2_LPSRCCL
 ((
uöt32_t
)0x000000C0Ë

	)

8274 
	#DSI_WPCR2_LPSRCCL0
 ((
uöt32_t
)0x00000040)

	)

8275 
	#DSI_WPCR2_LPSRCCL1
 ((
uöt32_t
)0x00000080)

	)

8277 
	#DSI_WPCR2_LPSRCDL
 ((
uöt32_t
)0x00000300Ë

	)

8278 
	#DSI_WPCR2_LPSRCDL0
 ((
uöt32_t
)0x00000100)

	)

8279 
	#DSI_WPCR2_LPSRCDL1
 ((
uöt32_t
)0x00000200)

	)

8281 
	#DSI_WPCR2_SDDC
 ((
uöt32_t
)0x00001000Ë

	)

8283 
	#DSI_WPCR2_LPRXVCDL
 ((
uöt32_t
)0x0000C000Ë

	)

8284 
	#DSI_WPCR2_LPRXVCDL0
 ((
uöt32_t
)0x00004000)

	)

8285 
	#DSI_WPCR2_LPRXVCDL1
 ((
uöt32_t
)0x00008000)

	)

8287 
	#DSI_WPCR2_HSTXSRCCL
 ((
uöt32_t
)0x00030000Ë

	)

8288 
	#DSI_WPCR2_HSTXSRCCL0
 ((
uöt32_t
)0x00010000)

	)

8289 
	#DSI_WPCR2_HSTXSRCCL1
 ((
uöt32_t
)0x00020000)

	)

8291 
	#DSI_WPCR2_HSTXSRCDL
 ((
uöt32_t
)0x000C0000Ë

	)

8292 
	#DSI_WPCR2_HSTXSRCDL0
 ((
uöt32_t
)0x00040000)

	)

8293 
	#DSI_WPCR2_HSTXSRCDL1
 ((
uöt32_t
)0x00080000)

	)

8295 
	#DSI_WPCR2_FLPRXLPM
 ((
uöt32_t
)0x00400000Ë

	)

8297 
	#DSI_WPCR2_LPRXFT
 ((
uöt32_t
)0x06000000Ë

	)

8298 
	#DSI_WPCR2_LPRXFT0
 ((
uöt32_t
)0x02000000)

	)

8299 
	#DSI_WPCR2_LPRXFT1
 ((
uöt32_t
)0x04000000)

	)

8302 
	#DSI_WPCR3_TCLKPREP
 ((
uöt32_t
)0x000000FFË

	)

8303 
	#DSI_WPCR3_TCLKPREP0
 ((
uöt32_t
)0x00000001)

	)

8304 
	#DSI_WPCR3_TCLKPREP1
 ((
uöt32_t
)0x00000002)

	)

8305 
	#DSI_WPCR3_TCLKPREP2
 ((
uöt32_t
)0x00000004)

	)

8306 
	#DSI_WPCR3_TCLKPREP3
 ((
uöt32_t
)0x00000008)

	)

8307 
	#DSI_WPCR3_TCLKPREP4
 ((
uöt32_t
)0x00000010)

	)

8308 
	#DSI_WPCR3_TCLKPREP5
 ((
uöt32_t
)0x00000020)

	)

8309 
	#DSI_WPCR3_TCLKPREP6
 ((
uöt32_t
)0x00000040)

	)

8310 
	#DSI_WPCR3_TCLKPREP7
 ((
uöt32_t
)0x00000080)

	)

8312 
	#DSI_WPCR3_TCLKZERO
 ((
uöt32_t
)0x0000FF00Ë

	)

8313 
	#DSI_WPCR3_TCLKZERO0
 ((
uöt32_t
)0x00000100)

	)

8314 
	#DSI_WPCR3_TCLKZERO1
 ((
uöt32_t
)0x00000200)

	)

8315 
	#DSI_WPCR3_TCLKZERO2
 ((
uöt32_t
)0x00000400)

	)

8316 
	#DSI_WPCR3_TCLKZERO3
 ((
uöt32_t
)0x00000800)

	)

8317 
	#DSI_WPCR3_TCLKZERO4
 ((
uöt32_t
)0x00001000)

	)

8318 
	#DSI_WPCR3_TCLKZERO5
 ((
uöt32_t
)0x00002000)

	)

8319 
	#DSI_WPCR3_TCLKZERO6
 ((
uöt32_t
)0x00004000)

	)

8320 
	#DSI_WPCR3_TCLKZERO7
 ((
uöt32_t
)0x00008000)

	)

8322 
	#DSI_WPCR3_THSPREP
 ((
uöt32_t
)0x00FF0000Ë

	)

8323 
	#DSI_WPCR3_THSPREP0
 ((
uöt32_t
)0x00010000)

	)

8324 
	#DSI_WPCR3_THSPREP1
 ((
uöt32_t
)0x00020000)

	)

8325 
	#DSI_WPCR3_THSPREP2
 ((
uöt32_t
)0x00040000)

	)

8326 
	#DSI_WPCR3_THSPREP3
 ((
uöt32_t
)0x00080000)

	)

8327 
	#DSI_WPCR3_THSPREP4
 ((
uöt32_t
)0x00100000)

	)

8328 
	#DSI_WPCR3_THSPREP5
 ((
uöt32_t
)0x00200000)

	)

8329 
	#DSI_WPCR3_THSPREP6
 ((
uöt32_t
)0x00400000)

	)

8330 
	#DSI_WPCR3_THSPREP7
 ((
uöt32_t
)0x00800000)

	)

8332 
	#DSI_WPCR3_THSTRAIL
 ((
uöt32_t
)0xFF000000Ë

	)

8333 
	#DSI_WPCR3_THSTRAIL0
 ((
uöt32_t
)0x01000000)

	)

8334 
	#DSI_WPCR3_THSTRAIL1
 ((
uöt32_t
)0x02000000)

	)

8335 
	#DSI_WPCR3_THSTRAIL2
 ((
uöt32_t
)0x04000000)

	)

8336 
	#DSI_WPCR3_THSTRAIL3
 ((
uöt32_t
)0x08000000)

	)

8337 
	#DSI_WPCR3_THSTRAIL4
 ((
uöt32_t
)0x10000000)

	)

8338 
	#DSI_WPCR3_THSTRAIL5
 ((
uöt32_t
)0x20000000)

	)

8339 
	#DSI_WPCR3_THSTRAIL6
 ((
uöt32_t
)0x40000000)

	)

8340 
	#DSI_WPCR3_THSTRAIL7
 ((
uöt32_t
)0x80000000)

	)

8343 
	#DSI_WPCR4_THSZERO
 ((
uöt32_t
)0x000000FFË

	)

8344 
	#DSI_WPCR4_THSZERO0
 ((
uöt32_t
)0x00000001)

	)

8345 
	#DSI_WPCR4_THSZERO1
 ((
uöt32_t
)0x00000002)

	)

8346 
	#DSI_WPCR4_THSZERO2
 ((
uöt32_t
)0x00000004)

	)

8347 
	#DSI_WPCR4_THSZERO3
 ((
uöt32_t
)0x00000008)

	)

8348 
	#DSI_WPCR4_THSZERO4
 ((
uöt32_t
)0x00000010)

	)

8349 
	#DSI_WPCR4_THSZERO5
 ((
uöt32_t
)0x00000020)

	)

8350 
	#DSI_WPCR4_THSZERO6
 ((
uöt32_t
)0x00000040)

	)

8351 
	#DSI_WPCR4_THSZERO7
 ((
uöt32_t
)0x00000080)

	)

8353 
	#DSI_WPCR4_TLPXD
 ((
uöt32_t
)0x0000FF00Ë

	)

8354 
	#DSI_WPCR4_TLPXD0
 ((
uöt32_t
)0x00000100)

	)

8355 
	#DSI_WPCR4_TLPXD1
 ((
uöt32_t
)0x00000200)

	)

8356 
	#DSI_WPCR4_TLPXD2
 ((
uöt32_t
)0x00000400)

	)

8357 
	#DSI_WPCR4_TLPXD3
 ((
uöt32_t
)0x00000800)

	)

8358 
	#DSI_WPCR4_TLPXD4
 ((
uöt32_t
)0x00001000)

	)

8359 
	#DSI_WPCR4_TLPXD5
 ((
uöt32_t
)0x00002000)

	)

8360 
	#DSI_WPCR4_TLPXD6
 ((
uöt32_t
)0x00004000)

	)

8361 
	#DSI_WPCR4_TLPXD7
 ((
uöt32_t
)0x00008000)

	)

8363 
	#DSI_WPCR4_THSEXIT
 ((
uöt32_t
)0x00FF0000Ë

	)

8364 
	#DSI_WPCR4_THSEXIT0
 ((
uöt32_t
)0x00010000)

	)

8365 
	#DSI_WPCR4_THSEXIT1
 ((
uöt32_t
)0x00020000)

	)

8366 
	#DSI_WPCR4_THSEXIT2
 ((
uöt32_t
)0x00040000)

	)

8367 
	#DSI_WPCR4_THSEXIT3
 ((
uöt32_t
)0x00080000)

	)

8368 
	#DSI_WPCR4_THSEXIT4
 ((
uöt32_t
)0x00100000)

	)

8369 
	#DSI_WPCR4_THSEXIT5
 ((
uöt32_t
)0x00200000)

	)

8370 
	#DSI_WPCR4_THSEXIT6
 ((
uöt32_t
)0x00400000)

	)

8371 
	#DSI_WPCR4_THSEXIT7
 ((
uöt32_t
)0x00800000)

	)

8373 
	#DSI_WPCR4_TLPXC
 ((
uöt32_t
)0xFF000000Ë

	)

8374 
	#DSI_WPCR4_TLPXC0
 ((
uöt32_t
)0x01000000)

	)

8375 
	#DSI_WPCR4_TLPXC1
 ((
uöt32_t
)0x02000000)

	)

8376 
	#DSI_WPCR4_TLPXC2
 ((
uöt32_t
)0x04000000)

	)

8377 
	#DSI_WPCR4_TLPXC3
 ((
uöt32_t
)0x08000000)

	)

8378 
	#DSI_WPCR4_TLPXC4
 ((
uöt32_t
)0x10000000)

	)

8379 
	#DSI_WPCR4_TLPXC5
 ((
uöt32_t
)0x20000000)

	)

8380 
	#DSI_WPCR4_TLPXC6
 ((
uöt32_t
)0x40000000)

	)

8381 
	#DSI_WPCR4_TLPXC7
 ((
uöt32_t
)0x80000000)

	)

8384 
	#DSI_WPCR5_TCLKPOST
 ((
uöt32_t
)0x000000FFË

	)

8385 
	#DSI_WPCR5_TCLKPOST0
 ((
uöt32_t
)0x00000001)

	)

8386 
	#DSI_WPCR5_TCLKPOST1
 ((
uöt32_t
)0x00000002)

	)

8387 
	#DSI_WPCR5_TCLKPOST2
 ((
uöt32_t
)0x00000004)

	)

8388 
	#DSI_WPCR5_TCLKPOST3
 ((
uöt32_t
)0x00000008)

	)

8389 
	#DSI_WPCR5_TCLKPOST4
 ((
uöt32_t
)0x00000010)

	)

8390 
	#DSI_WPCR5_TCLKPOST5
 ((
uöt32_t
)0x00000020)

	)

8391 
	#DSI_WPCR5_TCLKPOST6
 ((
uöt32_t
)0x00000040)

	)

8392 
	#DSI_WPCR5_TCLKPOST7
 ((
uöt32_t
)0x00000080)

	)

8395 
	#DSI_WRPCR_PLLEN
 ((
uöt32_t
)0x00000001Ë

	)

8396 
	#DSI_WRPCR_PLL_NDIV
 ((
uöt32_t
)0x000001FCË

	)

8397 
	#DSI_WRPCR_PLL_NDIV0
 ((
uöt32_t
)0x00000004)

	)

8398 
	#DSI_WRPCR_PLL_NDIV1
 ((
uöt32_t
)0x00000008)

	)

8399 
	#DSI_WRPCR_PLL_NDIV2
 ((
uöt32_t
)0x00000010)

	)

8400 
	#DSI_WRPCR_PLL_NDIV3
 ((
uöt32_t
)0x00000020)

	)

8401 
	#DSI_WRPCR_PLL_NDIV4
 ((
uöt32_t
)0x00000040)

	)

8402 
	#DSI_WRPCR_PLL_NDIV5
 ((
uöt32_t
)0x00000080)

	)

8403 
	#DSI_WRPCR_PLL_NDIV6
 ((
uöt32_t
)0x00000100)

	)

8405 
	#DSI_WRPCR_PLL_IDF
 ((
uöt32_t
)0x00007800Ë

	)

8406 
	#DSI_WRPCR_PLL_IDF0
 ((
uöt32_t
)0x00000800)

	)

8407 
	#DSI_WRPCR_PLL_IDF1
 ((
uöt32_t
)0x00001000)

	)

8408 
	#DSI_WRPCR_PLL_IDF2
 ((
uöt32_t
)0x00002000)

	)

8409 
	#DSI_WRPCR_PLL_IDF3
 ((
uöt32_t
)0x00004000)

	)

8411 
	#DSI_WRPCR_PLL_ODF
 ((
uöt32_t
)0x00030000Ë

	)

8412 
	#DSI_WRPCR_PLL_ODF0
 ((
uöt32_t
)0x00010000)

	)

8413 
	#DSI_WRPCR_PLL_ODF1
 ((
uöt32_t
)0x00020000)

	)

8415 
	#DSI_WRPCR_REGEN
 ((
uöt32_t
)0x01000000Ë

	)

8424 
	#PWR_CR_LPDS
 ((
uöt32_t
)0x00000001Ë

	)

8425 
	#PWR_CR_PDDS
 ((
uöt32_t
)0x00000002Ë

	)

8426 
	#PWR_CR_CWUF
 ((
uöt32_t
)0x00000004Ë

	)

8427 
	#PWR_CR_CSBF
 ((
uöt32_t
)0x00000008Ë

	)

8428 
	#PWR_CR_PVDE
 ((
uöt32_t
)0x00000010Ë

	)

8430 
	#PWR_CR_PLS
 ((
uöt32_t
)0x000000E0Ë

	)

8431 
	#PWR_CR_PLS_0
 ((
uöt32_t
)0x00000020Ë

	)

8432 
	#PWR_CR_PLS_1
 ((
uöt32_t
)0x00000040Ë

	)

8433 
	#PWR_CR_PLS_2
 ((
uöt32_t
)0x00000080Ë

	)

8436 
	#PWR_CR_PLS_LEV0
 ((
uöt32_t
)0x00000000Ë

	)

8437 
	#PWR_CR_PLS_LEV1
 ((
uöt32_t
)0x00000020Ë

	)

8438 
	#PWR_CR_PLS_LEV2
 ((
uöt32_t
)0x00000040Ë

	)

8439 
	#PWR_CR_PLS_LEV3
 ((
uöt32_t
)0x00000060Ë

	)

8440 
	#PWR_CR_PLS_LEV4
 ((
uöt32_t
)0x00000080Ë

	)

8441 
	#PWR_CR_PLS_LEV5
 ((
uöt32_t
)0x000000A0Ë

	)

8442 
	#PWR_CR_PLS_LEV6
 ((
uöt32_t
)0x000000C0Ë

	)

8443 
	#PWR_CR_PLS_LEV7
 ((
uöt32_t
)0x000000E0Ë

	)

8445 
	#PWR_CR_DBP
 ((
uöt32_t
)0x00000100Ë

	)

8446 
	#PWR_CR_FPDS
 ((
uöt32_t
)0x00000200Ë

	)

8447 
	#PWR_CR_LPUDS
 ((
uöt32_t
)0x00000400Ë

	)

8448 
	#PWR_CR_MRUDS
 ((
uöt32_t
)0x00000800Ë

	)

8450 
	#PWR_CR_LPLVDS
 ((
uöt32_t
)0x00000400Ë

	)

8451 
	#PWR_CR_MRLVDS
 ((
uöt32_t
)0x00000800Ë

	)

8453 
	#PWR_CR_ADCDC1
 ((
uöt32_t
)0x00002000Ë

	)

8455 
	#PWR_CR_VOS
 ((
uöt32_t
)0x0000C000Ë

	)

8456 
	#PWR_CR_VOS_0
 ((
uöt32_t
)0x00004000Ë

	)

8457 
	#PWR_CR_VOS_1
 ((
uöt32_t
)0x00008000Ë

	)

8459 
	#PWR_CR_ODEN
 ((
uöt32_t
)0x00010000Ë

	)

8460 
	#PWR_CR_ODSWEN
 ((
uöt32_t
)0x00020000Ë

	)

8461 
	#PWR_CR_UDEN
 ((
uöt32_t
)0x000C0000Ë

	)

8462 
	#PWR_CR_UDEN_0
 ((
uöt32_t
)0x00040000Ë

	)

8463 
	#PWR_CR_UDEN_1
 ((
uöt32_t
)0x00080000Ë

	)

8465 
	#PWR_CR_FMSSR
 ((
uöt32_t
)0x00100000Ë

	)

8466 
	#PWR_CR_FISSR
 ((
uöt32_t
)0x00200000Ë

	)

8469 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

8472 
	#PWR_CSR_WUF
 ((
uöt32_t
)0x00000001Ë

	)

8473 
	#PWR_CSR_SBF
 ((
uöt32_t
)0x00000002Ë

	)

8474 
	#PWR_CSR_PVDO
 ((
uöt32_t
)0x00000004Ë

	)

8475 
	#PWR_CSR_BRR
 ((
uöt32_t
)0x00000008Ë

	)

8476 
	#PWR_CSR_WUPP
 ((
uöt32_t
)0x00000080Ë

	)

8477 
	#PWR_CSR_EWUP
 ((
uöt32_t
)0x00000100Ë

	)

8478 
	#PWR_CSR_BRE
 ((
uöt32_t
)0x00000200Ë

	)

8479 
	#PWR_CSR_VOSRDY
 ((
uöt32_t
)0x00004000Ë

	)

8480 
	#PWR_CSR_ODRDY
 ((
uöt32_t
)0x00010000Ë

	)

8481 
	#PWR_CSR_ODSWRDY
 ((
uöt32_t
)0x00020000Ë

	)

8482 
	#PWR_CSR_UDSWRDY
 ((
uöt32_t
)0x000C0000Ë

	)

8485 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

8487 #i‡
	`deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

8494 
	#QUADSPI_CR_EN
 ((
uöt32_t
)0x00000001Ë

	)

8495 
	#QUADSPI_CR_ABORT
 ((
uöt32_t
)0x00000002Ë

	)

8496 
	#QUADSPI_CR_DMAEN
 ((
uöt32_t
)0x00000004Ë

	)

8497 
	#QUADSPI_CR_TCEN
 ((
uöt32_t
)0x00000008Ë

	)

8498 
	#QUADSPI_CR_SSHIFT
 ((
uöt32_t
)0x00000030Ë

	)

8499 
	#QUADSPI_CR_SSHIFT_0
 ((
uöt32_t
)0x00000010Ë

	)

8500 
	#QUADSPI_CR_SSHIFT_1
 ((
uöt32_t
)0x00000020Ë

	)

8501 
	#QUADSPI_CR_DFM
 ((
uöt32_t
)0x00000040Ë

	)

8502 
	#QUADSPI_CR_FSEL
 ((
uöt32_t
)0x00000080Ë

	)

8503 
	#QUADSPI_CR_FTHRES
 ((
uöt32_t
)0x00000F00Ë

	)

8504 
	#QUADSPI_CR_FTHRES_0
 ((
uöt32_t
)0x00000100Ë

	)

8505 
	#QUADSPI_CR_FTHRES_1
 ((
uöt32_t
)0x00000200Ë

	)

8506 
	#QUADSPI_CR_FTHRES_2
 ((
uöt32_t
)0x00000400Ë

	)

8507 
	#QUADSPI_CR_FTHRES_3
 ((
uöt32_t
)0x00000800Ë

	)

8508 
	#QUADSPI_CR_TEIE
 ((
uöt32_t
)0x00010000Ë

	)

8509 
	#QUADSPI_CR_TCIE
 ((
uöt32_t
)0x00020000Ë

	)

8510 
	#QUADSPI_CR_FTIE
 ((
uöt32_t
)0x00040000Ë

	)

8511 
	#QUADSPI_CR_SMIE
 ((
uöt32_t
)0x00080000Ë

	)

8512 
	#QUADSPI_CR_TOIE
 ((
uöt32_t
)0x00100000Ë

	)

8513 
	#QUADSPI_CR_APMS
 ((
uöt32_t
)0x00400000Ë

	)

8514 
	#QUADSPI_CR_PMM
 ((
uöt32_t
)0x00800000Ë

	)

8515 
	#QUADSPI_CR_PRESCALER
 ((
uöt32_t
)0xFF000000Ë

	)

8516 
	#QUADSPI_CR_PRESCALER_0
 ((
uöt32_t
)0x01000000Ë

	)

8517 
	#QUADSPI_CR_PRESCALER_1
 ((
uöt32_t
)0x02000000Ë

	)

8518 
	#QUADSPI_CR_PRESCALER_2
 ((
uöt32_t
)0x04000000Ë

	)

8519 
	#QUADSPI_CR_PRESCALER_3
 ((
uöt32_t
)0x08000000Ë

	)

8520 
	#QUADSPI_CR_PRESCALER_4
 ((
uöt32_t
)0x10000000Ë

	)

8521 
	#QUADSPI_CR_PRESCALER_5
 ((
uöt32_t
)0x20000000Ë

	)

8522 
	#QUADSPI_CR_PRESCALER_6
 ((
uöt32_t
)0x40000000Ë

	)

8523 
	#QUADSPI_CR_PRESCALER_7
 ((
uöt32_t
)0x80000000Ë

	)

8526 
	#QUADSPI_DCR_CKMODE
 ((
uöt32_t
)0x00000001Ë

	)

8527 
	#QUADSPI_DCR_CSHT
 ((
uöt32_t
)0x00000700Ë

	)

8528 
	#QUADSPI_DCR_CSHT_0
 ((
uöt32_t
)0x00000100Ë

	)

8529 
	#QUADSPI_DCR_CSHT_1
 ((
uöt32_t
)0x00000200Ë

	)

8530 
	#QUADSPI_DCR_CSHT_2
 ((
uöt32_t
)0x00000400Ë

	)

8531 
	#QUADSPI_DCR_FSIZE
 ((
uöt32_t
)0x001F0000Ë

	)

8532 
	#QUADSPI_DCR_FSIZE_0
 ((
uöt32_t
)0x00010000Ë

	)

8533 
	#QUADSPI_DCR_FSIZE_1
 ((
uöt32_t
)0x00020000Ë

	)

8534 
	#QUADSPI_DCR_FSIZE_2
 ((
uöt32_t
)0x00040000Ë

	)

8535 
	#QUADSPI_DCR_FSIZE_3
 ((
uöt32_t
)0x00080000Ë

	)

8536 
	#QUADSPI_DCR_FSIZE_4
 ((
uöt32_t
)0x00100000Ë

	)

8539 
	#QUADSPI_SR_TEF
 ((
uöt32_t
)0x00000001Ë

	)

8540 
	#QUADSPI_SR_TCF
 ((
uöt32_t
)0x00000002Ë

	)

8541 
	#QUADSPI_SR_FTF
 ((
uöt32_t
)0x00000004Ë

	)

8542 
	#QUADSPI_SR_SMF
 ((
uöt32_t
)0x00000008Ë

	)

8543 
	#QUADSPI_SR_TOF
 ((
uöt32_t
)0x00000010Ë

	)

8544 
	#QUADSPI_SR_BUSY
 ((
uöt32_t
)0x00000020Ë

	)

8545 
	#QUADSPI_SR_FLEVEL
 ((
uöt32_t
)0x00003F00Ë

	)

8546 
	#QUADSPI_SR_FLEVEL_0
 ((
uöt32_t
)0x00000100Ë

	)

8547 
	#QUADSPI_SR_FLEVEL_1
 ((
uöt32_t
)0x00000200Ë

	)

8548 
	#QUADSPI_SR_FLEVEL_2
 ((
uöt32_t
)0x00000400Ë

	)

8549 
	#QUADSPI_SR_FLEVEL_3
 ((
uöt32_t
)0x00000800Ë

	)

8550 
	#QUADSPI_SR_FLEVEL_4
 ((
uöt32_t
)0x00001000Ë

	)

8551 
	#QUADSPI_SR_FLEVEL_5
 ((
uöt32_t
)0x00002000Ë

	)

8554 
	#QUADSPI_FCR_CTEF
 ((
uöt32_t
)0x00000001Ë

	)

8555 
	#QUADSPI_FCR_CTCF
 ((
uöt32_t
)0x00000002Ë

	)

8556 
	#QUADSPI_FCR_CSMF
 ((
uöt32_t
)0x00000008Ë

	)

8557 
	#QUADSPI_FCR_CTOF
 ((
uöt32_t
)0x00000010Ë

	)

8560 
	#QUADSPI_DLR_DL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8563 
	#QUADSPI_CCR_INSTRUCTION
 ((
uöt32_t
)0x000000FFË

	)

8564 
	#QUADSPI_CCR_INSTRUCTION_0
 ((
uöt32_t
)0x00000001Ë

	)

8565 
	#QUADSPI_CCR_INSTRUCTION_1
 ((
uöt32_t
)0x00000002Ë

	)

8566 
	#QUADSPI_CCR_INSTRUCTION_2
 ((
uöt32_t
)0x00000004Ë

	)

8567 
	#QUADSPI_CCR_INSTRUCTION_3
 ((
uöt32_t
)0x00000008Ë

	)

8568 
	#QUADSPI_CCR_INSTRUCTION_4
 ((
uöt32_t
)0x00000010Ë

	)

8569 
	#QUADSPI_CCR_INSTRUCTION_5
 ((
uöt32_t
)0x00000020Ë

	)

8570 
	#QUADSPI_CCR_INSTRUCTION_6
 ((
uöt32_t
)0x00000040Ë

	)

8571 
	#QUADSPI_CCR_INSTRUCTION_7
 ((
uöt32_t
)0x00000080Ë

	)

8572 
	#QUADSPI_CCR_IMODE
 ((
uöt32_t
)0x00000300Ë

	)

8573 
	#QUADSPI_CCR_IMODE_0
 ((
uöt32_t
)0x00000100Ë

	)

8574 
	#QUADSPI_CCR_IMODE_1
 ((
uöt32_t
)0x00000200Ë

	)

8575 
	#QUADSPI_CCR_ADMODE
 ((
uöt32_t
)0x00000C00Ë

	)

8576 
	#QUADSPI_CCR_ADMODE_0
 ((
uöt32_t
)0x00000400Ë

	)

8577 
	#QUADSPI_CCR_ADMODE_1
 ((
uöt32_t
)0x00000800Ë

	)

8578 
	#QUADSPI_CCR_ADSIZE
 ((
uöt32_t
)0x00003000Ë

	)

8579 
	#QUADSPI_CCR_ADSIZE_0
 ((
uöt32_t
)0x00001000Ë

	)

8580 
	#QUADSPI_CCR_ADSIZE_1
 ((
uöt32_t
)0x00002000Ë

	)

8581 
	#QUADSPI_CCR_ABMODE
 ((
uöt32_t
)0x0000C000Ë

	)

8582 
	#QUADSPI_CCR_ABMODE_0
 ((
uöt32_t
)0x00004000Ë

	)

8583 
	#QUADSPI_CCR_ABMODE_1
 ((
uöt32_t
)0x00008000Ë

	)

8584 
	#QUADSPI_CCR_ABSIZE
 ((
uöt32_t
)0x00030000Ë

	)

8585 
	#QUADSPI_CCR_ABSIZE_0
 ((
uöt32_t
)0x00010000Ë

	)

8586 
	#QUADSPI_CCR_ABSIZE_1
 ((
uöt32_t
)0x00020000Ë

	)

8587 
	#QUADSPI_CCR_DCYC
 ((
uöt32_t
)0x007C0000Ë

	)

8588 
	#QUADSPI_CCR_DCYC_0
 ((
uöt32_t
)0x00040000Ë

	)

8589 
	#QUADSPI_CCR_DCYC_1
 ((
uöt32_t
)0x00080000Ë

	)

8590 
	#QUADSPI_CCR_DCYC_2
 ((
uöt32_t
)0x00100000Ë

	)

8591 
	#QUADSPI_CCR_DCYC_3
 ((
uöt32_t
)0x00200000Ë

	)

8592 
	#QUADSPI_CCR_DCYC_4
 ((
uöt32_t
)0x00400000Ë

	)

8593 
	#QUADSPI_CCR_DMODE
 ((
uöt32_t
)0x03000000Ë

	)

8594 
	#QUADSPI_CCR_DMODE_0
 ((
uöt32_t
)0x01000000Ë

	)

8595 
	#QUADSPI_CCR_DMODE_1
 ((
uöt32_t
)0x02000000Ë

	)

8596 
	#QUADSPI_CCR_FMODE
 ((
uöt32_t
)0x0C000000Ë

	)

8597 
	#QUADSPI_CCR_FMODE_0
 ((
uöt32_t
)0x04000000Ë

	)

8598 
	#QUADSPI_CCR_FMODE_1
 ((
uöt32_t
)0x08000000Ë

	)

8599 
	#QUADSPI_CCR_SIOO
 ((
uöt32_t
)0x10000000Ë

	)

8600 
	#QUADSPI_CCR_DHHC
 ((
uöt32_t
)0x40000000Ë

	)

8601 
	#QUADSPI_CCR_DDRM
 ((
uöt32_t
)0x80000000Ë

	)

8603 
	#QUADSPI_AR_ADDRESS
 ((
uöt32_t
)0xFFFFFFFFË

	)

8606 
	#QUADSPI_ABR_ALTERNATE
 ((
uöt32_t
)0xFFFFFFFFË

	)

8609 
	#QUADSPI_DR_DATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

8612 
	#QUADSPI_PSMKR_MASK
 ((
uöt32_t
)0xFFFFFFFFË

	)

8615 
	#QUADSPI_PSMAR_MATCH
 ((
uöt32_t
)0xFFFFFFFFË

	)

8618 
	#QUADSPI_PIR_INTERVAL
 ((
uöt32_t
)0x0000FFFFË

	)

8621 
	#QUADSPI_LPTR_TIMEOUT
 ((
uöt32_t
)0x0000FFFFË

	)

8630 
	#RCC_CR_HSION
 ((
uöt32_t
)0x00000001)

	)

8631 
	#RCC_CR_HSIRDY
 ((
uöt32_t
)0x00000002)

	)

8633 
	#RCC_CR_HSITRIM
 ((
uöt32_t
)0x000000F8)

	)

8634 
	#RCC_CR_HSITRIM_0
 ((
uöt32_t
)0x00000008)

	)

8635 
	#RCC_CR_HSITRIM_1
 ((
uöt32_t
)0x00000010)

	)

8636 
	#RCC_CR_HSITRIM_2
 ((
uöt32_t
)0x00000020)

	)

8637 
	#RCC_CR_HSITRIM_3
 ((
uöt32_t
)0x00000040)

	)

8638 
	#RCC_CR_HSITRIM_4
 ((
uöt32_t
)0x00000080)

	)

8640 
	#RCC_CR_HSICAL
 ((
uöt32_t
)0x0000FF00)

	)

8641 
	#RCC_CR_HSICAL_0
 ((
uöt32_t
)0x00000100)

	)

8642 
	#RCC_CR_HSICAL_1
 ((
uöt32_t
)0x00000200)

	)

8643 
	#RCC_CR_HSICAL_2
 ((
uöt32_t
)0x00000400)

	)

8644 
	#RCC_CR_HSICAL_3
 ((
uöt32_t
)0x00000800)

	)

8645 
	#RCC_CR_HSICAL_4
 ((
uöt32_t
)0x00001000)

	)

8646 
	#RCC_CR_HSICAL_5
 ((
uöt32_t
)0x00002000)

	)

8647 
	#RCC_CR_HSICAL_6
 ((
uöt32_t
)0x00004000)

	)

8648 
	#RCC_CR_HSICAL_7
 ((
uöt32_t
)0x00008000)

	)

8650 
	#RCC_CR_HSEON
 ((
uöt32_t
)0x00010000)

	)

8651 
	#RCC_CR_HSERDY
 ((
uöt32_t
)0x00020000)

	)

8652 
	#RCC_CR_HSEBYP
 ((
uöt32_t
)0x00040000)

	)

8653 
	#RCC_CR_CSSON
 ((
uöt32_t
)0x00080000)

	)

8654 
	#RCC_CR_PLLON
 ((
uöt32_t
)0x01000000)

	)

8655 
	#RCC_CR_PLLRDY
 ((
uöt32_t
)0x02000000)

	)

8656 
	#RCC_CR_PLLI2SON
 ((
uöt32_t
)0x04000000)

	)

8657 
	#RCC_CR_PLLI2SRDY
 ((
uöt32_t
)0x08000000)

	)

8658 
	#RCC_CR_PLLSAION
 ((
uöt32_t
)0x10000000)

	)

8659 
	#RCC_CR_PLLSAIRDY
 ((
uöt32_t
)0x20000000)

	)

8662 
	#RCC_PLLCFGR_PLLM
 ((
uöt32_t
)0x0000003F)

	)

8663 
	#RCC_PLLCFGR_PLLM_0
 ((
uöt32_t
)0x00000001)

	)

8664 
	#RCC_PLLCFGR_PLLM_1
 ((
uöt32_t
)0x00000002)

	)

8665 
	#RCC_PLLCFGR_PLLM_2
 ((
uöt32_t
)0x00000004)

	)

8666 
	#RCC_PLLCFGR_PLLM_3
 ((
uöt32_t
)0x00000008)

	)

8667 
	#RCC_PLLCFGR_PLLM_4
 ((
uöt32_t
)0x00000010)

	)

8668 
	#RCC_PLLCFGR_PLLM_5
 ((
uöt32_t
)0x00000020)

	)

8670 
	#RCC_PLLCFGR_PLLN
 ((
uöt32_t
)0x00007FC0)

	)

8671 
	#RCC_PLLCFGR_PLLN_0
 ((
uöt32_t
)0x00000040)

	)

8672 
	#RCC_PLLCFGR_PLLN_1
 ((
uöt32_t
)0x00000080)

	)

8673 
	#RCC_PLLCFGR_PLLN_2
 ((
uöt32_t
)0x00000100)

	)

8674 
	#RCC_PLLCFGR_PLLN_3
 ((
uöt32_t
)0x00000200)

	)

8675 
	#RCC_PLLCFGR_PLLN_4
 ((
uöt32_t
)0x00000400)

	)

8676 
	#RCC_PLLCFGR_PLLN_5
 ((
uöt32_t
)0x00000800)

	)

8677 
	#RCC_PLLCFGR_PLLN_6
 ((
uöt32_t
)0x00001000)

	)

8678 
	#RCC_PLLCFGR_PLLN_7
 ((
uöt32_t
)0x00002000)

	)

8679 
	#RCC_PLLCFGR_PLLN_8
 ((
uöt32_t
)0x00004000)

	)

8681 
	#RCC_PLLCFGR_PLLP
 ((
uöt32_t
)0x00030000)

	)

8682 
	#RCC_PLLCFGR_PLLP_0
 ((
uöt32_t
)0x00010000)

	)

8683 
	#RCC_PLLCFGR_PLLP_1
 ((
uöt32_t
)0x00020000)

	)

8685 
	#RCC_PLLCFGR_PLLSRC
 ((
uöt32_t
)0x00400000)

	)

8686 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
uöt32_t
)0x00400000)

	)

8687 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
uöt32_t
)0x00000000)

	)

8689 
	#RCC_PLLCFGR_PLLQ
 ((
uöt32_t
)0x0F000000)

	)

8690 
	#RCC_PLLCFGR_PLLQ_0
 ((
uöt32_t
)0x01000000)

	)

8691 
	#RCC_PLLCFGR_PLLQ_1
 ((
uöt32_t
)0x02000000)

	)

8692 
	#RCC_PLLCFGR_PLLQ_2
 ((
uöt32_t
)0x04000000)

	)

8693 
	#RCC_PLLCFGR_PLLQ_3
 ((
uöt32_t
)0x08000000)

	)

8695 #i‡
	`deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

8696 
	#RCC_PLLCFGR_PLLR
 ((
uöt32_t
)0x70000000)

	)

8697 
	#RCC_PLLCFGR_PLLR_0
 ((
uöt32_t
)0x10000000)

	)

8698 
	#RCC_PLLCFGR_PLLR_1
 ((
uöt32_t
)0x20000000)

	)

8699 
	#RCC_PLLCFGR_PLLR_2
 ((
uöt32_t
)0x40000000)

	)

8704 
	#RCC_CFGR_SW
 ((
uöt32_t
)0x00000003Ë

	)

8705 
	#RCC_CFGR_SW_0
 ((
uöt32_t
)0x00000001Ë

	)

8706 
	#RCC_CFGR_SW_1
 ((
uöt32_t
)0x00000002Ë

	)

8708 
	#RCC_CFGR_SW_HSI
 ((
uöt32_t
)0x00000000Ë

	)

8709 
	#RCC_CFGR_SW_HSE
 ((
uöt32_t
)0x00000001Ë

	)

8710 
	#RCC_CFGR_SW_PLL
 ((
uöt32_t
)0x00000002Ë

	)

8711 #i‡
	`deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

8712 
	#RCC_CFGR_SW_PLLR
 ((
uöt32_t
)0x00000003Ë

	)

8716 
	#RCC_CFGR_SWS
 ((
uöt32_t
)0x0000000CË

	)

8717 
	#RCC_CFGR_SWS_0
 ((
uöt32_t
)0x00000004Ë

	)

8718 
	#RCC_CFGR_SWS_1
 ((
uöt32_t
)0x00000008Ë

	)

8720 
	#RCC_CFGR_SWS_HSI
 ((
uöt32_t
)0x00000000Ë

	)

8721 
	#RCC_CFGR_SWS_HSE
 ((
uöt32_t
)0x00000004Ë

	)

8722 
	#RCC_CFGR_SWS_PLL
 ((
uöt32_t
)0x00000008Ë

	)

8723 #i‡
	`deföed
(
STM32F469_479xx
Ë|| deföed(
STM32F446xx
)

8724 
	#RCC_CFGR_SWS_PLLR
 ((
uöt32_t
)0x0000000CË

	)

8728 
	#RCC_CFGR_HPRE
 ((
uöt32_t
)0x000000F0Ë

	)

8729 
	#RCC_CFGR_HPRE_0
 ((
uöt32_t
)0x00000010Ë

	)

8730 
	#RCC_CFGR_HPRE_1
 ((
uöt32_t
)0x00000020Ë

	)

8731 
	#RCC_CFGR_HPRE_2
 ((
uöt32_t
)0x00000040Ë

	)

8732 
	#RCC_CFGR_HPRE_3
 ((
uöt32_t
)0x00000080Ë

	)

8734 
	#RCC_CFGR_HPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

8735 
	#RCC_CFGR_HPRE_DIV2
 ((
uöt32_t
)0x00000080Ë

	)

8736 
	#RCC_CFGR_HPRE_DIV4
 ((
uöt32_t
)0x00000090Ë

	)

8737 
	#RCC_CFGR_HPRE_DIV8
 ((
uöt32_t
)0x000000A0Ë

	)

8738 
	#RCC_CFGR_HPRE_DIV16
 ((
uöt32_t
)0x000000B0Ë

	)

8739 
	#RCC_CFGR_HPRE_DIV64
 ((
uöt32_t
)0x000000C0Ë

	)

8740 
	#RCC_CFGR_HPRE_DIV128
 ((
uöt32_t
)0x000000D0Ë

	)

8741 
	#RCC_CFGR_HPRE_DIV256
 ((
uöt32_t
)0x000000E0Ë

	)

8742 
	#RCC_CFGR_HPRE_DIV512
 ((
uöt32_t
)0x000000F0Ë

	)

8744 #i‡
	`deföed
(
STM32F410xx
)

8746 
	#RCC_CFGR_MCO1EN
 ((
uöt32_t
)0x00000100Ë

	)

8748 
	#RCC_CFGR_MCO2EN
 ((
uöt32_t
)0x00000200Ë

	)

8751 
	#RCC_CFGR_PPRE1
 ((
uöt32_t
)0x00001C00Ë

	)

8752 
	#RCC_CFGR_PPRE1_0
 ((
uöt32_t
)0x00000400Ë

	)

8753 
	#RCC_CFGR_PPRE1_1
 ((
uöt32_t
)0x00000800Ë

	)

8754 
	#RCC_CFGR_PPRE1_2
 ((
uöt32_t
)0x00001000Ë

	)

8756 
	#RCC_CFGR_PPRE1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

8757 
	#RCC_CFGR_PPRE1_DIV2
 ((
uöt32_t
)0x00001000Ë

	)

8758 
	#RCC_CFGR_PPRE1_DIV4
 ((
uöt32_t
)0x00001400Ë

	)

8759 
	#RCC_CFGR_PPRE1_DIV8
 ((
uöt32_t
)0x00001800Ë

	)

8760 
	#RCC_CFGR_PPRE1_DIV16
 ((
uöt32_t
)0x00001C00Ë

	)

8763 
	#RCC_CFGR_PPRE2
 ((
uöt32_t
)0x0000E000Ë

	)

8764 
	#RCC_CFGR_PPRE2_0
 ((
uöt32_t
)0x00002000Ë

	)

8765 
	#RCC_CFGR_PPRE2_1
 ((
uöt32_t
)0x00004000Ë

	)

8766 
	#RCC_CFGR_PPRE2_2
 ((
uöt32_t
)0x00008000Ë

	)

8768 
	#RCC_CFGR_PPRE2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

8769 
	#RCC_CFGR_PPRE2_DIV2
 ((
uöt32_t
)0x00008000Ë

	)

8770 
	#RCC_CFGR_PPRE2_DIV4
 ((
uöt32_t
)0x0000A000Ë

	)

8771 
	#RCC_CFGR_PPRE2_DIV8
 ((
uöt32_t
)0x0000C000Ë

	)

8772 
	#RCC_CFGR_PPRE2_DIV16
 ((
uöt32_t
)0x0000E000Ë

	)

8775 
	#RCC_CFGR_RTCPRE
 ((
uöt32_t
)0x001F0000)

	)

8776 
	#RCC_CFGR_RTCPRE_0
 ((
uöt32_t
)0x00010000)

	)

8777 
	#RCC_CFGR_RTCPRE_1
 ((
uöt32_t
)0x00020000)

	)

8778 
	#RCC_CFGR_RTCPRE_2
 ((
uöt32_t
)0x00040000)

	)

8779 
	#RCC_CFGR_RTCPRE_3
 ((
uöt32_t
)0x00080000)

	)

8780 
	#RCC_CFGR_RTCPRE_4
 ((
uöt32_t
)0x00100000)

	)

8783 
	#RCC_CFGR_MCO1
 ((
uöt32_t
)0x00600000)

	)

8784 
	#RCC_CFGR_MCO1_0
 ((
uöt32_t
)0x00200000)

	)

8785 
	#RCC_CFGR_MCO1_1
 ((
uöt32_t
)0x00400000)

	)

8787 
	#RCC_CFGR_I2SSRC
 ((
uöt32_t
)0x00800000)

	)

8789 
	#RCC_CFGR_MCO1PRE
 ((
uöt32_t
)0x07000000)

	)

8790 
	#RCC_CFGR_MCO1PRE_0
 ((
uöt32_t
)0x01000000)

	)

8791 
	#RCC_CFGR_MCO1PRE_1
 ((
uöt32_t
)0x02000000)

	)

8792 
	#RCC_CFGR_MCO1PRE_2
 ((
uöt32_t
)0x04000000)

	)

8794 
	#RCC_CFGR_MCO2PRE
 ((
uöt32_t
)0x38000000)

	)

8795 
	#RCC_CFGR_MCO2PRE_0
 ((
uöt32_t
)0x08000000)

	)

8796 
	#RCC_CFGR_MCO2PRE_1
 ((
uöt32_t
)0x10000000)

	)

8797 
	#RCC_CFGR_MCO2PRE_2
 ((
uöt32_t
)0x20000000)

	)

8799 
	#RCC_CFGR_MCO2
 ((
uöt32_t
)0xC0000000)

	)

8800 
	#RCC_CFGR_MCO2_0
 ((
uöt32_t
)0x40000000)

	)

8801 
	#RCC_CFGR_MCO2_1
 ((
uöt32_t
)0x80000000)

	)

8804 
	#RCC_CIR_LSIRDYF
 ((
uöt32_t
)0x00000001)

	)

8805 
	#RCC_CIR_LSERDYF
 ((
uöt32_t
)0x00000002)

	)

8806 
	#RCC_CIR_HSIRDYF
 ((
uöt32_t
)0x00000004)

	)

8807 
	#RCC_CIR_HSERDYF
 ((
uöt32_t
)0x00000008)

	)

8808 
	#RCC_CIR_PLLRDYF
 ((
uöt32_t
)0x00000010)

	)

8809 
	#RCC_CIR_PLLI2SRDYF
 ((
uöt32_t
)0x00000020)

	)

8810 
	#RCC_CIR_PLLSAIRDYF
 ((
uöt32_t
)0x00000040)

	)

8811 
	#RCC_CIR_CSSF
 ((
uöt32_t
)0x00000080)

	)

8812 
	#RCC_CIR_LSIRDYIE
 ((
uöt32_t
)0x00000100)

	)

8813 
	#RCC_CIR_LSERDYIE
 ((
uöt32_t
)0x00000200)

	)

8814 
	#RCC_CIR_HSIRDYIE
 ((
uöt32_t
)0x00000400)

	)

8815 
	#RCC_CIR_HSERDYIE
 ((
uöt32_t
)0x00000800)

	)

8816 
	#RCC_CIR_PLLRDYIE
 ((
uöt32_t
)0x00001000)

	)

8817 
	#RCC_CIR_PLLI2SRDYIE
 ((
uöt32_t
)0x00002000)

	)

8818 
	#RCC_CIR_PLLSAIRDYIE
 ((
uöt32_t
)0x00004000)

	)

8819 
	#RCC_CIR_LSIRDYC
 ((
uöt32_t
)0x00010000)

	)

8820 
	#RCC_CIR_LSERDYC
 ((
uöt32_t
)0x00020000)

	)

8821 
	#RCC_CIR_HSIRDYC
 ((
uöt32_t
)0x00040000)

	)

8822 
	#RCC_CIR_HSERDYC
 ((
uöt32_t
)0x00080000)

	)

8823 
	#RCC_CIR_PLLRDYC
 ((
uöt32_t
)0x00100000)

	)

8824 
	#RCC_CIR_PLLI2SRDYC
 ((
uöt32_t
)0x00200000)

	)

8825 
	#RCC_CIR_PLLSAIRDYC
 ((
uöt32_t
)0x00400000)

	)

8826 
	#RCC_CIR_CSSC
 ((
uöt32_t
)0x00800000)

	)

8829 
	#RCC_AHB1RSTR_GPIOARST
 ((
uöt32_t
)0x00000001)

	)

8830 
	#RCC_AHB1RSTR_GPIOBRST
 ((
uöt32_t
)0x00000002)

	)

8831 
	#RCC_AHB1RSTR_GPIOCRST
 ((
uöt32_t
)0x00000004)

	)

8832 
	#RCC_AHB1RSTR_GPIODRST
 ((
uöt32_t
)0x00000008)

	)

8833 
	#RCC_AHB1RSTR_GPIOERST
 ((
uöt32_t
)0x00000010)

	)

8834 
	#RCC_AHB1RSTR_GPIOFRST
 ((
uöt32_t
)0x00000020)

	)

8835 
	#RCC_AHB1RSTR_GPIOGRST
 ((
uöt32_t
)0x00000040)

	)

8836 
	#RCC_AHB1RSTR_GPIOHRST
 ((
uöt32_t
)0x00000080)

	)

8837 
	#RCC_AHB1RSTR_GPIOIRST
 ((
uöt32_t
)0x00000100)

	)

8838 
	#RCC_AHB1RSTR_GPIOJRST
 ((
uöt32_t
)0x00000200)

	)

8839 
	#RCC_AHB1RSTR_GPIOKRST
 ((
uöt32_t
)0x00000400)

	)

8840 
	#RCC_AHB1RSTR_CRCRST
 ((
uöt32_t
)0x00001000)

	)

8841 
	#RCC_AHB1RSTR_DMA1RST
 ((
uöt32_t
)0x00200000)

	)

8842 
	#RCC_AHB1RSTR_DMA2RST
 ((
uöt32_t
)0x00400000)

	)

8843 
	#RCC_AHB1RSTR_DMA2DRST
 ((
uöt32_t
)0x00800000)

	)

8844 
	#RCC_AHB1RSTR_ETHMACRST
 ((
uöt32_t
)0x02000000)

	)

8845 
	#RCC_AHB1RSTR_OTGHRST
 ((
uöt32_t
)0x10000000)

	)

8848 
	#RCC_AHB2RSTR_DCMIRST
 ((
uöt32_t
)0x00000001)

	)

8849 
	#RCC_AHB2RSTR_CRYPRST
 ((
uöt32_t
)0x00000010)

	)

8850 
	#RCC_AHB2RSTR_HASHRST
 ((
uöt32_t
)0x00000020)

	)

8852 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

8853 
	#RCC_AHB2RSTR_RNGRST
 ((
uöt32_t
)0x00000040)

	)

8854 
	#RCC_AHB2RSTR_OTGFSRST
 ((
uöt32_t
)0x00000080)

	)

8857 #i‡
	`deföed
(
STM32F40_41xxx
)

8858 
	#RCC_AHB3RSTR_FSMCRST
 ((
uöt32_t
)0x00000001)

	)

8861 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

8862 
	#RCC_AHB3RSTR_FMCRST
 ((
uöt32_t
)0x00000001)

	)

8864 #i‡
	`deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

8865 
	#RCC_AHB3RSTR_QSPIRST
 ((
uöt32_t
)0x00000002)

	)

8869 
	#RCC_APB1RSTR_TIM2RST
 ((
uöt32_t
)0x00000001)

	)

8870 
	#RCC_APB1RSTR_TIM3RST
 ((
uöt32_t
)0x00000002)

	)

8871 
	#RCC_APB1RSTR_TIM4RST
 ((
uöt32_t
)0x00000004)

	)

8872 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008)

	)

8873 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010)

	)

8874 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020)

	)

8875 
	#RCC_APB1RSTR_TIM12RST
 ((
uöt32_t
)0x00000040)

	)

8876 
	#RCC_APB1RSTR_TIM13RST
 ((
uöt32_t
)0x00000080)

	)

8877 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100)

	)

8878 #i‡
	`deföed
(
STM32F410xx
)

8879 
	#RCC_APB1RSTR_LPTIM1RST
 ((
uöt32_t
)0x00000200)

	)

8881 
	#RCC_APB1RSTR_WWDGRST
 ((
uöt32_t
)0x00000800)

	)

8882 
	#RCC_APB1RSTR_SPI2RST
 ((
uöt32_t
)0x00004000)

	)

8883 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00008000)

	)

8884 #i‡
	`deföed
(
STM32F446xx
)

8885 
	#RCC_APB1RSTR_SPDIFRXRST
 ((
uöt32_t
)0x00010000)

	)

8887 
	#RCC_APB1RSTR_USART2RST
 ((
uöt32_t
)0x00020000)

	)

8888 
	#RCC_APB1RSTR_USART3RST
 ((
uöt32_t
)0x00040000)

	)

8889 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000)

	)

8890 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000)

	)

8891 
	#RCC_APB1RSTR_I2C1RST
 ((
uöt32_t
)0x00200000)

	)

8892 
	#RCC_APB1RSTR_I2C2RST
 ((
uöt32_t
)0x00400000)

	)

8893 
	#RCC_APB1RSTR_I2C3RST
 ((
uöt32_t
)0x00800000)

	)

8894 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

8895 
	#RCC_APB1RSTR_FMPI2C1RST
 ((
uöt32_t
)0x01000000)

	)

8897 
	#RCC_APB1RSTR_CAN1RST
 ((
uöt32_t
)0x02000000)

	)

8898 
	#RCC_APB1RSTR_CAN2RST
 ((
uöt32_t
)0x04000000)

	)

8899 #i‡
	`deföed
(
STM32F446xx
)

8900 
	#RCC_APB1RSTR_CECRST
 ((
uöt32_t
)0x08000000)

	)

8902 
	#RCC_APB1RSTR_PWRRST
 ((
uöt32_t
)0x10000000)

	)

8903 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000)

	)

8904 
	#RCC_APB1RSTR_UART7RST
 ((
uöt32_t
)0x40000000)

	)

8905 
	#RCC_APB1RSTR_UART8RST
 ((
uöt32_t
)0x80000000)

	)

8908 
	#RCC_APB2RSTR_TIM1RST
 ((
uöt32_t
)0x00000001)

	)

8909 
	#RCC_APB2RSTR_TIM8RST
 ((
uöt32_t
)0x00000002)

	)

8910 
	#RCC_APB2RSTR_USART1RST
 ((
uöt32_t
)0x00000010)

	)

8911 
	#RCC_APB2RSTR_USART6RST
 ((
uöt32_t
)0x00000020)

	)

8912 
	#RCC_APB2RSTR_ADCRST
 ((
uöt32_t
)0x00000100)

	)

8913 
	#RCC_APB2RSTR_SDIORST
 ((
uöt32_t
)0x00000800)

	)

8914 
	#RCC_APB2RSTR_SPI1RST
 ((
uöt32_t
)0x00001000)

	)

8915 
	#RCC_APB2RSTR_SPI4RST
 ((
uöt32_t
)0x00002000)

	)

8916 
	#RCC_APB2RSTR_SYSCFGRST
 ((
uöt32_t
)0x00004000)

	)

8917 
	#RCC_APB2RSTR_TIM9RST
 ((
uöt32_t
)0x00010000)

	)

8918 
	#RCC_APB2RSTR_TIM10RST
 ((
uöt32_t
)0x00020000)

	)

8919 
	#RCC_APB2RSTR_TIM11RST
 ((
uöt32_t
)0x00040000)

	)

8920 
	#RCC_APB2RSTR_SPI5RST
 ((
uöt32_t
)0x00100000)

	)

8921 
	#RCC_APB2RSTR_SPI6RST
 ((
uöt32_t
)0x00200000)

	)

8922 
	#RCC_APB2RSTR_SAI1RST
 ((
uöt32_t
)0x00400000)

	)

8923 #i‡
	`deföed
(
STM32F446xx
)

8924 
	#RCC_APB2RSTR_SAI2RST
 ((
uöt32_t
)0x00800000)

	)

8926 
	#RCC_APB2RSTR_LTDCRST
 ((
uöt32_t
)0x04000000)

	)

8927 #i‡
	`deföed
(
STM32F469_479xx
)

8928 
	#RCC_APB2RSTR_DSIRST
 ((
uöt32_t
)0x08000000)

	)

8931 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

8934 
	#RCC_AHB1ENR_GPIOAEN
 ((
uöt32_t
)0x00000001)

	)

8935 
	#RCC_AHB1ENR_GPIOBEN
 ((
uöt32_t
)0x00000002)

	)

8936 
	#RCC_AHB1ENR_GPIOCEN
 ((
uöt32_t
)0x00000004)

	)

8937 
	#RCC_AHB1ENR_GPIODEN
 ((
uöt32_t
)0x00000008)

	)

8938 
	#RCC_AHB1ENR_GPIOEEN
 ((
uöt32_t
)0x00000010)

	)

8939 
	#RCC_AHB1ENR_GPIOFEN
 ((
uöt32_t
)0x00000020)

	)

8940 
	#RCC_AHB1ENR_GPIOGEN
 ((
uöt32_t
)0x00000040)

	)

8941 
	#RCC_AHB1ENR_GPIOHEN
 ((
uöt32_t
)0x00000080)

	)

8942 
	#RCC_AHB1ENR_GPIOIEN
 ((
uöt32_t
)0x00000100)

	)

8943 
	#RCC_AHB1ENR_GPIOJEN
 ((
uöt32_t
)0x00000200)

	)

8944 
	#RCC_AHB1ENR_GPIOKEN
 ((
uöt32_t
)0x00000400)

	)

8945 
	#RCC_AHB1ENR_CRCEN
 ((
uöt32_t
)0x00001000)

	)

8946 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
uöt32_t
)0x00040000)

	)

8947 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
uöt32_t
)0x00100000)

	)

8948 
	#RCC_AHB1ENR_DMA1EN
 ((
uöt32_t
)0x00200000)

	)

8949 
	#RCC_AHB1ENR_DMA2EN
 ((
uöt32_t
)0x00400000)

	)

8950 
	#RCC_AHB1ENR_DMA2DEN
 ((
uöt32_t
)0x00800000)

	)

8951 
	#RCC_AHB1ENR_ETHMACEN
 ((
uöt32_t
)0x02000000)

	)

8952 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
uöt32_t
)0x04000000)

	)

8953 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
uöt32_t
)0x08000000)

	)

8954 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
uöt32_t
)0x10000000)

	)

8955 
	#RCC_AHB1ENR_OTGHSEN
 ((
uöt32_t
)0x20000000)

	)

8956 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
uöt32_t
)0x40000000)

	)

8959 
	#RCC_AHB2ENR_DCMIEN
 ((
uöt32_t
)0x00000001)

	)

8960 
	#RCC_AHB2ENR_CRYPEN
 ((
uöt32_t
)0x00000010)

	)

8961 
	#RCC_AHB2ENR_HASHEN
 ((
uöt32_t
)0x00000020)

	)

8962 
	#RCC_AHB2ENR_RNGEN
 ((
uöt32_t
)0x00000040)

	)

8963 
	#RCC_AHB2ENR_OTGFSEN
 ((
uöt32_t
)0x00000080)

	)

8967 #i‡
	`deföed
(
STM32F40_41xxx
)

8968 
	#RCC_AHB3ENR_FSMCEN
 ((
uöt32_t
)0x00000001)

	)

8971 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

8972 
	#RCC_AHB3ENR_FMCEN
 ((
uöt32_t
)0x00000001)

	)

8975 #i‡
	`deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

8976 
	#RCC_AHB3ENR_QSPIEN
 ((
uöt32_t
)0x00000002)

	)

8980 
	#RCC_APB1ENR_TIM2EN
 ((
uöt32_t
)0x00000001)

	)

8981 
	#RCC_APB1ENR_TIM3EN
 ((
uöt32_t
)0x00000002)

	)

8982 
	#RCC_APB1ENR_TIM4EN
 ((
uöt32_t
)0x00000004)

	)

8983 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008)

	)

8984 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010)

	)

8985 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020)

	)

8986 
	#RCC_APB1ENR_TIM12EN
 ((
uöt32_t
)0x00000040)

	)

8987 
	#RCC_APB1ENR_TIM13EN
 ((
uöt32_t
)0x00000080)

	)

8988 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100)

	)

8989 #i‡
	`deföed
(
STM32F410xx
)

8990 
	#RCC_APB1ENR_LPTIM1EN
 ((
uöt32_t
)0x00000200)

	)

8992 
	#RCC_APB1ENR_WWDGEN
 ((
uöt32_t
)0x00000800)

	)

8993 
	#RCC_APB1ENR_SPI2EN
 ((
uöt32_t
)0x00004000)

	)

8994 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000)

	)

8995 #i‡
	`deföed
(
STM32F446xx
)

8996 
	#RCC_APB1ENR_SPDIFRXEN
 ((
uöt32_t
)0x00010000)

	)

8998 
	#RCC_APB1ENR_USART2EN
 ((
uöt32_t
)0x00020000)

	)

8999 
	#RCC_APB1ENR_USART3EN
 ((
uöt32_t
)0x00040000)

	)

9000 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000)

	)

9001 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000)

	)

9002 
	#RCC_APB1ENR_I2C1EN
 ((
uöt32_t
)0x00200000)

	)

9003 
	#RCC_APB1ENR_I2C2EN
 ((
uöt32_t
)0x00400000)

	)

9004 
	#RCC_APB1ENR_I2C3EN
 ((
uöt32_t
)0x00800000)

	)

9005 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

9006 
	#RCC_APB1ENR_FMPI2C1EN
 ((
uöt32_t
)0x01000000)

	)

9008 
	#RCC_APB1ENR_CAN1EN
 ((
uöt32_t
)0x02000000)

	)

9009 
	#RCC_APB1ENR_CAN2EN
 ((
uöt32_t
)0x04000000)

	)

9010 #i‡
	`deföed
(
STM32F446xx
)

9011 
	#RCC_APB1ENR_CECEN
 ((
uöt32_t
)0x08000000)

	)

9013 
	#RCC_APB1ENR_PWREN
 ((
uöt32_t
)0x10000000)

	)

9014 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000)

	)

9015 
	#RCC_APB1ENR_UART7EN
 ((
uöt32_t
)0x40000000)

	)

9016 
	#RCC_APB1ENR_UART8EN
 ((
uöt32_t
)0x80000000)

	)

9019 
	#RCC_APB2ENR_TIM1EN
 ((
uöt32_t
)0x00000001)

	)

9020 
	#RCC_APB2ENR_TIM8EN
 ((
uöt32_t
)0x00000002)

	)

9021 
	#RCC_APB2ENR_USART1EN
 ((
uöt32_t
)0x00000010)

	)

9022 
	#RCC_APB2ENR_USART6EN
 ((
uöt32_t
)0x00000020)

	)

9023 
	#RCC_APB2ENR_ADC1EN
 ((
uöt32_t
)0x00000100)

	)

9024 
	#RCC_APB2ENR_ADC2EN
 ((
uöt32_t
)0x00000200)

	)

9025 
	#RCC_APB2ENR_ADC3EN
 ((
uöt32_t
)0x00000400)

	)

9026 
	#RCC_APB2ENR_SDIOEN
 ((
uöt32_t
)0x00000800)

	)

9027 
	#RCC_APB2ENR_SPI1EN
 ((
uöt32_t
)0x00001000)

	)

9028 
	#RCC_APB2ENR_SPI4EN
 ((
uöt32_t
)0x00002000)

	)

9029 
	#RCC_APB2ENR_SYSCFGEN
 ((
uöt32_t
)0x00004000)

	)

9030 
	#RCC_APB2ENR_TIM9EN
 ((
uöt32_t
)0x00010000)

	)

9031 
	#RCC_APB2ENR_TIM10EN
 ((
uöt32_t
)0x00020000)

	)

9032 
	#RCC_APB2ENR_TIM11EN
 ((
uöt32_t
)0x00040000)

	)

9033 
	#RCC_APB2ENR_SPI5EN
 ((
uöt32_t
)0x00100000)

	)

9034 
	#RCC_APB2ENR_SPI6EN
 ((
uöt32_t
)0x00200000)

	)

9035 
	#RCC_APB2ENR_SAI1EN
 ((
uöt32_t
)0x00400000)

	)

9036 #i‡
	`deföed
(
STM32F446xx
)

9037 
	#RCC_APB2ENR_SAI2EN
 ((
uöt32_t
)0x00800000)

	)

9039 
	#RCC_APB2ENR_LTDCEN
 ((
uöt32_t
)0x04000000)

	)

9040 #i‡
	`deföed
(
STM32F469_479xx
)

9041 
	#RCC_APB2ENR_DSIEN
 ((
uöt32_t
)0x08000000)

	)

9045 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
uöt32_t
)0x00000001)

	)

9046 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
uöt32_t
)0x00000002)

	)

9047 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
uöt32_t
)0x00000004)

	)

9048 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
uöt32_t
)0x00000008)

	)

9049 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
uöt32_t
)0x00000010)

	)

9050 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
uöt32_t
)0x00000020)

	)

9051 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
uöt32_t
)0x00000040)

	)

9052 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
uöt32_t
)0x00000080)

	)

9053 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
uöt32_t
)0x00000100)

	)

9054 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
uöt32_t
)0x00000200)

	)

9055 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
uöt32_t
)0x00000400)

	)

9056 
	#RCC_AHB1LPENR_CRCLPEN
 ((
uöt32_t
)0x00001000)

	)

9057 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
uöt32_t
)0x00008000)

	)

9058 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
uöt32_t
)0x00010000)

	)

9059 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
uöt32_t
)0x00020000)

	)

9060 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
uöt32_t
)0x00040000)

	)

9061 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
uöt32_t
)0x00080000)

	)

9062 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
uöt32_t
)0x00200000)

	)

9063 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
uöt32_t
)0x00400000)

	)

9064 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
uöt32_t
)0x00800000)

	)

9065 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
uöt32_t
)0x02000000)

	)

9066 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
uöt32_t
)0x04000000)

	)

9067 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
uöt32_t
)0x08000000)

	)

9068 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
uöt32_t
)0x10000000)

	)

9069 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
uöt32_t
)0x20000000)

	)

9070 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
uöt32_t
)0x40000000)

	)

9073 
	#RCC_AHB2LPENR_DCMILPEN
 ((
uöt32_t
)0x00000001)

	)

9074 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
uöt32_t
)0x00000010)

	)

9075 
	#RCC_AHB2LPENR_HASHLPEN
 ((
uöt32_t
)0x00000020)

	)

9076 
	#RCC_AHB2LPENR_RNGLPEN
 ((
uöt32_t
)0x00000040)

	)

9077 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
uöt32_t
)0x00000080)

	)

9080 #i‡
	`deföed
(
STM32F40_41xxx
)

9081 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
uöt32_t
)0x00000001)

	)

9084 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9085 
	#RCC_AHB3LPENR_FMCLPEN
 ((
uöt32_t
)0x00000001)

	)

9087 #i‡
	`deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9088 
	#RCC_AHB3LPENR_QSPILPEN
 ((
uöt32_t
)0x00000002)

	)

9092 
	#RCC_APB1LPENR_TIM2LPEN
 ((
uöt32_t
)0x00000001)

	)

9093 
	#RCC_APB1LPENR_TIM3LPEN
 ((
uöt32_t
)0x00000002)

	)

9094 
	#RCC_APB1LPENR_TIM4LPEN
 ((
uöt32_t
)0x00000004)

	)

9095 
	#RCC_APB1LPENR_TIM5LPEN
 ((
uöt32_t
)0x00000008)

	)

9096 
	#RCC_APB1LPENR_TIM6LPEN
 ((
uöt32_t
)0x00000010)

	)

9097 
	#RCC_APB1LPENR_TIM7LPEN
 ((
uöt32_t
)0x00000020)

	)

9098 
	#RCC_APB1LPENR_TIM12LPEN
 ((
uöt32_t
)0x00000040)

	)

9099 
	#RCC_APB1LPENR_TIM13LPEN
 ((
uöt32_t
)0x00000080)

	)

9100 
	#RCC_APB1LPENR_TIM14LPEN
 ((
uöt32_t
)0x00000100)

	)

9101 #i‡
	`deföed
(
STM32F410xx
)

9102 
	#RCC_APB1LPENR_LPTIM1LPEN
 ((
uöt32_t
)0x00000200)

	)

9104 
	#RCC_APB1LPENR_WWDGLPEN
 ((
uöt32_t
)0x00000800)

	)

9105 
	#RCC_APB1LPENR_SPI2LPEN
 ((
uöt32_t
)0x00004000)

	)

9106 
	#RCC_APB1LPENR_SPI3LPEN
 ((
uöt32_t
)0x00008000)

	)

9107 #i‡
	`deföed
(
STM32F446xx
)

9108 
	#RCC_APB1LPENR_SPDIFRXLPEN
 ((
uöt32_t
)0x00010000)

	)

9110 
	#RCC_APB1LPENR_USART2LPEN
 ((
uöt32_t
)0x00020000)

	)

9111 
	#RCC_APB1LPENR_USART3LPEN
 ((
uöt32_t
)0x00040000)

	)

9112 
	#RCC_APB1LPENR_UART4LPEN
 ((
uöt32_t
)0x00080000)

	)

9113 
	#RCC_APB1LPENR_UART5LPEN
 ((
uöt32_t
)0x00100000)

	)

9114 
	#RCC_APB1LPENR_I2C1LPEN
 ((
uöt32_t
)0x00200000)

	)

9115 
	#RCC_APB1LPENR_I2C2LPEN
 ((
uöt32_t
)0x00400000)

	)

9116 
	#RCC_APB1LPENR_I2C3LPEN
 ((
uöt32_t
)0x00800000)

	)

9117 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

9118 
	#RCC_APB1LPENR_FMPI2C1LPEN
 ((
uöt32_t
)0x01000000)

	)

9120 
	#RCC_APB1LPENR_CAN1LPEN
 ((
uöt32_t
)0x02000000)

	)

9121 
	#RCC_APB1LPENR_CAN2LPEN
 ((
uöt32_t
)0x04000000)

	)

9122 #i‡
	`deföed
(
STM32F446xx
)

9123 
	#RCC_APB1LPENR_CECLPEN
 ((
uöt32_t
)0x08000000)

	)

9125 
	#RCC_APB1LPENR_PWRLPEN
 ((
uöt32_t
)0x10000000)

	)

9126 
	#RCC_APB1LPENR_DACLPEN
 ((
uöt32_t
)0x20000000)

	)

9127 
	#RCC_APB1LPENR_UART7LPEN
 ((
uöt32_t
)0x40000000)

	)

9128 
	#RCC_APB1LPENR_UART8LPEN
 ((
uöt32_t
)0x80000000)

	)

9131 
	#RCC_APB2LPENR_TIM1LPEN
 ((
uöt32_t
)0x00000001)

	)

9132 
	#RCC_APB2LPENR_TIM8LPEN
 ((
uöt32_t
)0x00000002)

	)

9133 
	#RCC_APB2LPENR_USART1LPEN
 ((
uöt32_t
)0x00000010)

	)

9134 
	#RCC_APB2LPENR_USART6LPEN
 ((
uöt32_t
)0x00000020)

	)

9135 
	#RCC_APB2LPENR_ADC1LPEN
 ((
uöt32_t
)0x00000100)

	)

9136 
	#RCC_APB2LPENR_ADC2PEN
 ((
uöt32_t
)0x00000200)

	)

9137 
	#RCC_APB2LPENR_ADC3LPEN
 ((
uöt32_t
)0x00000400)

	)

9138 
	#RCC_APB2LPENR_SDIOLPEN
 ((
uöt32_t
)0x00000800)

	)

9139 
	#RCC_APB2LPENR_SPI1LPEN
 ((
uöt32_t
)0x00001000)

	)

9140 
	#RCC_APB2LPENR_SPI4LPEN
 ((
uöt32_t
)0x00002000)

	)

9141 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
uöt32_t
)0x00004000)

	)

9142 
	#RCC_APB2LPENR_TIM9LPEN
 ((
uöt32_t
)0x00010000)

	)

9143 
	#RCC_APB2LPENR_TIM10LPEN
 ((
uöt32_t
)0x00020000)

	)

9144 
	#RCC_APB2LPENR_TIM11LPEN
 ((
uöt32_t
)0x00040000)

	)

9145 
	#RCC_APB2LPENR_SPI5LPEN
 ((
uöt32_t
)0x00100000)

	)

9146 
	#RCC_APB2LPENR_SPI6LPEN
 ((
uöt32_t
)0x00200000)

	)

9147 
	#RCC_APB2LPENR_SAI1LPEN
 ((
uöt32_t
)0x00400000)

	)

9148 #i‡
	`deföed
(
STM32F446xx
)

9149 
	#RCC_APB2LPENR_SAI2LPEN
 ((
uöt32_t
)0x00800000)

	)

9151 
	#RCC_APB2LPENR_LTDCLPEN
 ((
uöt32_t
)0x04000000)

	)

9152 #i‡
	`deföed
(
STM32F469_479xx
)

9153 
	#RCC_APB2LPENR_DSILPEN
 ((
uöt32_t
)0x08000000)

	)

9157 
	#RCC_BDCR_LSEON
 ((
uöt32_t
)0x00000001)

	)

9158 
	#RCC_BDCR_LSERDY
 ((
uöt32_t
)0x00000002)

	)

9159 
	#RCC_BDCR_LSEBYP
 ((
uöt32_t
)0x00000004)

	)

9160 
	#RCC_BDCR_LSEMOD
 ((
uöt32_t
)0x00000008)

	)

9162 
	#RCC_BDCR_RTCSEL
 ((
uöt32_t
)0x00000300)

	)

9163 
	#RCC_BDCR_RTCSEL_0
 ((
uöt32_t
)0x00000100)

	)

9164 
	#RCC_BDCR_RTCSEL_1
 ((
uöt32_t
)0x00000200)

	)

9166 
	#RCC_BDCR_RTCEN
 ((
uöt32_t
)0x00008000)

	)

9167 
	#RCC_BDCR_BDRST
 ((
uöt32_t
)0x00010000)

	)

9170 
	#RCC_CSR_LSION
 ((
uöt32_t
)0x00000001)

	)

9171 
	#RCC_CSR_LSIRDY
 ((
uöt32_t
)0x00000002)

	)

9172 
	#RCC_CSR_RMVF
 ((
uöt32_t
)0x01000000)

	)

9173 
	#RCC_CSR_BORRSTF
 ((
uöt32_t
)0x02000000)

	)

9174 
	#RCC_CSR_PADRSTF
 ((
uöt32_t
)0x04000000)

	)

9175 
	#RCC_CSR_PORRSTF
 ((
uöt32_t
)0x08000000)

	)

9176 
	#RCC_CSR_SFTRSTF
 ((
uöt32_t
)0x10000000)

	)

9177 
	#RCC_CSR_WDGRSTF
 ((
uöt32_t
)0x20000000)

	)

9178 
	#RCC_CSR_WWDGRSTF
 ((
uöt32_t
)0x40000000)

	)

9179 
	#RCC_CSR_LPWRRSTF
 ((
uöt32_t
)0x80000000)

	)

9182 
	#RCC_SSCGR_MODPER
 ((
uöt32_t
)0x00001FFF)

	)

9183 
	#RCC_SSCGR_INCSTEP
 ((
uöt32_t
)0x0FFFE000)

	)

9184 
	#RCC_SSCGR_SPREADSEL
 ((
uöt32_t
)0x40000000)

	)

9185 
	#RCC_SSCGR_SSCGEN
 ((
uöt32_t
)0x80000000)

	)

9188 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
uöt32_t
)0x0000003F)

	)

9189 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
uöt32_t
)0x00000001)

	)

9190 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
uöt32_t
)0x00000002)

	)

9191 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
uöt32_t
)0x00000004)

	)

9192 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
uöt32_t
)0x00000008)

	)

9193 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
uöt32_t
)0x00000010)

	)

9194 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
uöt32_t
)0x00000020)

	)

9196 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
uöt32_t
)0x00007FC0)

	)

9197 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
uöt32_t
)0x00000040)

	)

9198 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
uöt32_t
)0x00000080)

	)

9199 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
uöt32_t
)0x00000100)

	)

9200 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
uöt32_t
)0x00000200)

	)

9201 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
uöt32_t
)0x00000400)

	)

9202 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
uöt32_t
)0x00000800)

	)

9203 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
uöt32_t
)0x00001000)

	)

9204 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
uöt32_t
)0x00002000)

	)

9205 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
uöt32_t
)0x00004000)

	)

9207 #i‡
	`deföed
(
STM32F446xx
)

9208 
	#RCC_PLLI2SCFGR_PLLI2SP
 ((
uöt32_t
)0x00030000)

	)

9209 
	#RCC_PLLI2SCFGR_PLLI2SP_0
 ((
uöt32_t
)0x00010000)

	)

9210 
	#RCC_PLLI2SCFGR_PLLI2SP_1
 ((
uöt32_t
)0x00020000)

	)

9213 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
uöt32_t
)0x0F000000)

	)

9214 
	#RCC_PLLI2SCFGR_PLLI2SQ_0
 ((
uöt32_t
)0x01000000)

	)

9215 
	#RCC_PLLI2SCFGR_PLLI2SQ_1
 ((
uöt32_t
)0x02000000)

	)

9216 
	#RCC_PLLI2SCFGR_PLLI2SQ_2
 ((
uöt32_t
)0x04000000)

	)

9217 
	#RCC_PLLI2SCFGR_PLLI2SQ_3
 ((
uöt32_t
)0x08000000)

	)

9219 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
uöt32_t
)0x70000000)

	)

9220 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
uöt32_t
)0x10000000)

	)

9221 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
uöt32_t
)0x20000000)

	)

9222 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
uöt32_t
)0x40000000)

	)

9225 #i‡
	`deföed
(
STM32F446xx
)

9226 
	#RCC_PLLSAICFGR_PLLSAIM
 ((
uöt32_t
)0x0000003F)

	)

9227 
	#RCC_PLLSAICFGR_PLLSAIM_0
 ((
uöt32_t
)0x00000001)

	)

9228 
	#RCC_PLLSAICFGR_PLLSAIM_1
 ((
uöt32_t
)0x00000002)

	)

9229 
	#RCC_PLLSAICFGR_PLLSAIM_2
 ((
uöt32_t
)0x00000004)

	)

9230 
	#RCC_PLLSAICFGR_PLLSAIM_3
 ((
uöt32_t
)0x00000008)

	)

9231 
	#RCC_PLLSAICFGR_PLLSAIM_4
 ((
uöt32_t
)0x00000010)

	)

9232 
	#RCC_PLLSAICFGR_PLLSAIM_5
 ((
uöt32_t
)0x00000020)

	)

9235 
	#RCC_PLLSAICFGR_PLLSAIN
 ((
uöt32_t
)0x00007FC0)

	)

9236 
	#RCC_PLLSAICFGR_PLLSAIN_0
 ((
uöt32_t
)0x00000040)

	)

9237 
	#RCC_PLLSAICFGR_PLLSAIN_1
 ((
uöt32_t
)0x00000080)

	)

9238 
	#RCC_PLLSAICFGR_PLLSAIN_2
 ((
uöt32_t
)0x00000100)

	)

9239 
	#RCC_PLLSAICFGR_PLLSAIN_3
 ((
uöt32_t
)0x00000200)

	)

9240 
	#RCC_PLLSAICFGR_PLLSAIN_4
 ((
uöt32_t
)0x00000400)

	)

9241 
	#RCC_PLLSAICFGR_PLLSAIN_5
 ((
uöt32_t
)0x00000800)

	)

9242 
	#RCC_PLLSAICFGR_PLLSAIN_6
 ((
uöt32_t
)0x00001000)

	)

9243 
	#RCC_PLLSAICFGR_PLLSAIN_7
 ((
uöt32_t
)0x00002000)

	)

9244 
	#RCC_PLLSAICFGR_PLLSAIN_8
 ((
uöt32_t
)0x00004000)

	)

9246 #i‡
	`deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9247 
	#RCC_PLLSAICFGR_PLLSAIP
 ((
uöt32_t
)0x00030000)

	)

9248 
	#RCC_PLLSAICFGR_PLLSAIP_0
 ((
uöt32_t
)0x00010000)

	)

9249 
	#RCC_PLLSAICFGR_PLLSAIP_1
 ((
uöt32_t
)0x00020000)

	)

9252 
	#RCC_PLLSAICFGR_PLLSAIQ
 ((
uöt32_t
)0x0F000000)

	)

9253 
	#RCC_PLLSAICFGR_PLLSAIQ_0
 ((
uöt32_t
)0x01000000)

	)

9254 
	#RCC_PLLSAICFGR_PLLSAIQ_1
 ((
uöt32_t
)0x02000000)

	)

9255 
	#RCC_PLLSAICFGR_PLLSAIQ_2
 ((
uöt32_t
)0x04000000)

	)

9256 
	#RCC_PLLSAICFGR_PLLSAIQ_3
 ((
uöt32_t
)0x08000000)

	)

9258 
	#RCC_PLLSAICFGR_PLLSAIR
 ((
uöt32_t
)0x70000000)

	)

9259 
	#RCC_PLLSAICFGR_PLLSAIR_0
 ((
uöt32_t
)0x10000000)

	)

9260 
	#RCC_PLLSAICFGR_PLLSAIR_1
 ((
uöt32_t
)0x20000000)

	)

9261 
	#RCC_PLLSAICFGR_PLLSAIR_2
 ((
uöt32_t
)0x40000000)

	)

9264 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
uöt32_t
)0x0000001F)

	)

9265 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
uöt32_t
)0x00001F00)

	)

9266 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
uöt32_t
)0x00030000)

	)

9268 
	#RCC_DCKCFGR_SAI1ASRC
 ((
uöt32_t
)0x00300000)

	)

9269 
	#RCC_DCKCFGR_SAI1ASRC_0
 ((
uöt32_t
)0x00100000)

	)

9270 
	#RCC_DCKCFGR_SAI1ASRC_1
 ((
uöt32_t
)0x00200000)

	)

9271 #i‡
	`deföed
(
STM32F446xx
)

9272 
	#RCC_DCKCFGR_SAI1SRC
 ((
uöt32_t
)0x00300000)

	)

9273 
	#RCC_DCKCFGR_SAI1SRC_0
 ((
uöt32_t
)0x00100000)

	)

9274 
	#RCC_DCKCFGR_SAI1SRC_1
 ((
uöt32_t
)0x00200000)

	)

9277 
	#RCC_DCKCFGR_SAI1BSRC
 ((
uöt32_t
)0x00C00000)

	)

9278 
	#RCC_DCKCFGR_SAI1BSRC_0
 ((
uöt32_t
)0x00400000)

	)

9279 
	#RCC_DCKCFGR_SAI1BSRC_1
 ((
uöt32_t
)0x00800000)

	)

9280 #i‡
	`deföed
(
STM32F446xx
)

9281 
	#RCC_DCKCFGR_SAI2SRC
 ((
uöt32_t
)0x00C00000)

	)

9282 
	#RCC_DCKCFGR_SAI2SRC_0
 ((
uöt32_t
)0x00400000)

	)

9283 
	#RCC_DCKCFGR_SAI2SRC_1
 ((
uöt32_t
)0x00800000)

	)

9286 
	#RCC_DCKCFGR_TIMPRE
 ((
uöt32_t
)0x01000000)

	)

9287 #i‡
	`deföed
(
STM32F469_479xx
)

9288 
	#RCC_DCKCFGR_CK48MSEL
 ((
uöt32_t
)0x08000000)

	)

9289 
	#RCC_DCKCFGR_SDIOSEL
 ((
uöt32_t
)0x10000000)

	)

9290 
	#RCC_DCKCFGR_DSISEL
 ((
uöt32_t
)0x20000000)

	)

9293 #i‡
	`deföed
(
STM32F446xx
)

9294 
	#RCC_DCKCFGR_I2S1SRC
 ((
uöt32_t
)0x06000000)

	)

9295 
	#RCC_DCKCFGR_I2S1SRC_0
 ((
uöt32_t
)0x02000000)

	)

9296 
	#RCC_DCKCFGR_I2S1SRC_1
 ((
uöt32_t
)0x04000000)

	)

9297 
	#RCC_DCKCFGR_I2S2SRC
 ((
uöt32_t
)0x18000000)

	)

9298 
	#RCC_DCKCFGR_I2S2SRC_0
 ((
uöt32_t
)0x08000000)

	)

9299 
	#RCC_DCKCFGR_I2S2SRC_1
 ((
uöt32_t
)0x10000000)

	)

9302 
	#RCC_CKGATENR_AHB2APB1_CKEN
 ((
uöt32_t
)0x00000001)

	)

9303 
	#RCC_CKGATENR_AHB2APB2_CKEN
 ((
uöt32_t
)0x00000002)

	)

9304 
	#RCC_CKGATENR_CM4DBG_CKEN
 ((
uöt32_t
)0x00000004)

	)

9305 
	#RCC_CKGATENR_SPARE_CKEN
 ((
uöt32_t
)0x00000008)

	)

9306 
	#RCC_CKGATENR_SRAM_CKEN
 ((
uöt32_t
)0x00000010)

	)

9307 
	#RCC_CKGATENR_FLITF_CKEN
 ((
uöt32_t
)0x00000020)

	)

9308 
	#RCC_CKGATENR_RCC_CKEN
 ((
uöt32_t
)0x00000040)

	)

9311 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
uöt32_t
)0x00C00000)

	)

9312 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
uöt32_t
)0x00400000)

	)

9313 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
uöt32_t
)0x00800000)

	)

9314 
	#RCC_DCKCFGR2_CECSEL
 ((
uöt32_t
)0x04000000)

	)

9315 
	#RCC_DCKCFGR2_CK48MSEL
 ((
uöt32_t
)0x08000000)

	)

9316 
	#RCC_DCKCFGR2_SDIOSEL
 ((
uöt32_t
)0x10000000)

	)

9317 
	#RCC_DCKCFGR2_SPDIFRXSEL
 ((
uöt32_t
)0x20000000)

	)

9320 #i‡
	`deföed
(
STM32F410xx
)

9321 
	#RCC_DCKCFGR_I2SSRC
 ((
uöt32_t
)0x06000000)

	)

9322 
	#RCC_DCKCFGR_I2SSRC_0
 ((
uöt32_t
)0x02000000)

	)

9323 
	#RCC_DCKCFGR_I2SSRC_1
 ((
uöt32_t
)0x04000000)

	)

9326 #i‡
	`deföed
(
STM32F410xx
)

9328 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
uöt32_t
)0x00C00000)

	)

9329 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
uöt32_t
)0x00400000)

	)

9330 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
uöt32_t
)0x00800000)

	)

9331 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
uöt32_t
)0xC0000000)

	)

9332 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
uöt32_t
)0x40000000)

	)

9333 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
uöt32_t
)0x80000000)

	)

9341 
	#RNG_CR_RNGEN
 ((
uöt32_t
)0x00000004)

	)

9342 
	#RNG_CR_IE
 ((
uöt32_t
)0x00000008)

	)

9345 
	#RNG_SR_DRDY
 ((
uöt32_t
)0x00000001)

	)

9346 
	#RNG_SR_CECS
 ((
uöt32_t
)0x00000002)

	)

9347 
	#RNG_SR_SECS
 ((
uöt32_t
)0x00000004)

	)

9348 
	#RNG_SR_CEIS
 ((
uöt32_t
)0x00000020)

	)

9349 
	#RNG_SR_SEIS
 ((
uöt32_t
)0x00000040)

	)

9357 
	#RTC_TR_PM
 ((
uöt32_t
)0x00400000)

	)

9358 
	#RTC_TR_HT
 ((
uöt32_t
)0x00300000)

	)

9359 
	#RTC_TR_HT_0
 ((
uöt32_t
)0x00100000)

	)

9360 
	#RTC_TR_HT_1
 ((
uöt32_t
)0x00200000)

	)

9361 
	#RTC_TR_HU
 ((
uöt32_t
)0x000F0000)

	)

9362 
	#RTC_TR_HU_0
 ((
uöt32_t
)0x00010000)

	)

9363 
	#RTC_TR_HU_1
 ((
uöt32_t
)0x00020000)

	)

9364 
	#RTC_TR_HU_2
 ((
uöt32_t
)0x00040000)

	)

9365 
	#RTC_TR_HU_3
 ((
uöt32_t
)0x00080000)

	)

9366 
	#RTC_TR_MNT
 ((
uöt32_t
)0x00007000)

	)

9367 
	#RTC_TR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

9368 
	#RTC_TR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

9369 
	#RTC_TR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

9370 
	#RTC_TR_MNU
 ((
uöt32_t
)0x00000F00)

	)

9371 
	#RTC_TR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

9372 
	#RTC_TR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

9373 
	#RTC_TR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

9374 
	#RTC_TR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

9375 
	#RTC_TR_ST
 ((
uöt32_t
)0x00000070)

	)

9376 
	#RTC_TR_ST_0
 ((
uöt32_t
)0x00000010)

	)

9377 
	#RTC_TR_ST_1
 ((
uöt32_t
)0x00000020)

	)

9378 
	#RTC_TR_ST_2
 ((
uöt32_t
)0x00000040)

	)

9379 
	#RTC_TR_SU
 ((
uöt32_t
)0x0000000F)

	)

9380 
	#RTC_TR_SU_0
 ((
uöt32_t
)0x00000001)

	)

9381 
	#RTC_TR_SU_1
 ((
uöt32_t
)0x00000002)

	)

9382 
	#RTC_TR_SU_2
 ((
uöt32_t
)0x00000004)

	)

9383 
	#RTC_TR_SU_3
 ((
uöt32_t
)0x00000008)

	)

9386 
	#RTC_DR_YT
 ((
uöt32_t
)0x00F00000)

	)

9387 
	#RTC_DR_YT_0
 ((
uöt32_t
)0x00100000)

	)

9388 
	#RTC_DR_YT_1
 ((
uöt32_t
)0x00200000)

	)

9389 
	#RTC_DR_YT_2
 ((
uöt32_t
)0x00400000)

	)

9390 
	#RTC_DR_YT_3
 ((
uöt32_t
)0x00800000)

	)

9391 
	#RTC_DR_YU
 ((
uöt32_t
)0x000F0000)

	)

9392 
	#RTC_DR_YU_0
 ((
uöt32_t
)0x00010000)

	)

9393 
	#RTC_DR_YU_1
 ((
uöt32_t
)0x00020000)

	)

9394 
	#RTC_DR_YU_2
 ((
uöt32_t
)0x00040000)

	)

9395 
	#RTC_DR_YU_3
 ((
uöt32_t
)0x00080000)

	)

9396 
	#RTC_DR_WDU
 ((
uöt32_t
)0x0000E000)

	)

9397 
	#RTC_DR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

9398 
	#RTC_DR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

9399 
	#RTC_DR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

9400 
	#RTC_DR_MT
 ((
uöt32_t
)0x00001000)

	)

9401 
	#RTC_DR_MU
 ((
uöt32_t
)0x00000F00)

	)

9402 
	#RTC_DR_MU_0
 ((
uöt32_t
)0x00000100)

	)

9403 
	#RTC_DR_MU_1
 ((
uöt32_t
)0x00000200)

	)

9404 
	#RTC_DR_MU_2
 ((
uöt32_t
)0x00000400)

	)

9405 
	#RTC_DR_MU_3
 ((
uöt32_t
)0x00000800)

	)

9406 
	#RTC_DR_DT
 ((
uöt32_t
)0x00000030)

	)

9407 
	#RTC_DR_DT_0
 ((
uöt32_t
)0x00000010)

	)

9408 
	#RTC_DR_DT_1
 ((
uöt32_t
)0x00000020)

	)

9409 
	#RTC_DR_DU
 ((
uöt32_t
)0x0000000F)

	)

9410 
	#RTC_DR_DU_0
 ((
uöt32_t
)0x00000001)

	)

9411 
	#RTC_DR_DU_1
 ((
uöt32_t
)0x00000002)

	)

9412 
	#RTC_DR_DU_2
 ((
uöt32_t
)0x00000004)

	)

9413 
	#RTC_DR_DU_3
 ((
uöt32_t
)0x00000008)

	)

9416 
	#RTC_CR_COE
 ((
uöt32_t
)0x00800000)

	)

9417 
	#RTC_CR_OSEL
 ((
uöt32_t
)0x00600000)

	)

9418 
	#RTC_CR_OSEL_0
 ((
uöt32_t
)0x00200000)

	)

9419 
	#RTC_CR_OSEL_1
 ((
uöt32_t
)0x00400000)

	)

9420 
	#RTC_CR_POL
 ((
uöt32_t
)0x00100000)

	)

9421 
	#RTC_CR_COSEL
 ((
uöt32_t
)0x00080000)

	)

9422 
	#RTC_CR_BCK
 ((
uöt32_t
)0x00040000)

	)

9423 
	#RTC_CR_SUB1H
 ((
uöt32_t
)0x00020000)

	)

9424 
	#RTC_CR_ADD1H
 ((
uöt32_t
)0x00010000)

	)

9425 
	#RTC_CR_TSIE
 ((
uöt32_t
)0x00008000)

	)

9426 
	#RTC_CR_WUTIE
 ((
uöt32_t
)0x00004000)

	)

9427 
	#RTC_CR_ALRBIE
 ((
uöt32_t
)0x00002000)

	)

9428 
	#RTC_CR_ALRAIE
 ((
uöt32_t
)0x00001000)

	)

9429 
	#RTC_CR_TSE
 ((
uöt32_t
)0x00000800)

	)

9430 
	#RTC_CR_WUTE
 ((
uöt32_t
)0x00000400)

	)

9431 
	#RTC_CR_ALRBE
 ((
uöt32_t
)0x00000200)

	)

9432 
	#RTC_CR_ALRAE
 ((
uöt32_t
)0x00000100)

	)

9433 
	#RTC_CR_DCE
 ((
uöt32_t
)0x00000080)

	)

9434 
	#RTC_CR_FMT
 ((
uöt32_t
)0x00000040)

	)

9435 
	#RTC_CR_BYPSHAD
 ((
uöt32_t
)0x00000020)

	)

9436 
	#RTC_CR_REFCKON
 ((
uöt32_t
)0x00000010)

	)

9437 
	#RTC_CR_TSEDGE
 ((
uöt32_t
)0x00000008)

	)

9438 
	#RTC_CR_WUCKSEL
 ((
uöt32_t
)0x00000007)

	)

9439 
	#RTC_CR_WUCKSEL_0
 ((
uöt32_t
)0x00000001)

	)

9440 
	#RTC_CR_WUCKSEL_1
 ((
uöt32_t
)0x00000002)

	)

9441 
	#RTC_CR_WUCKSEL_2
 ((
uöt32_t
)0x00000004)

	)

9444 
	#RTC_ISR_RECALPF
 ((
uöt32_t
)0x00010000)

	)

9445 
	#RTC_ISR_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

9446 
	#RTC_ISR_TSOVF
 ((
uöt32_t
)0x00001000)

	)

9447 
	#RTC_ISR_TSF
 ((
uöt32_t
)0x00000800)

	)

9448 
	#RTC_ISR_WUTF
 ((
uöt32_t
)0x00000400)

	)

9449 
	#RTC_ISR_ALRBF
 ((
uöt32_t
)0x00000200)

	)

9450 
	#RTC_ISR_ALRAF
 ((
uöt32_t
)0x00000100)

	)

9451 
	#RTC_ISR_INIT
 ((
uöt32_t
)0x00000080)

	)

9452 
	#RTC_ISR_INITF
 ((
uöt32_t
)0x00000040)

	)

9453 
	#RTC_ISR_RSF
 ((
uöt32_t
)0x00000020)

	)

9454 
	#RTC_ISR_INITS
 ((
uöt32_t
)0x00000010)

	)

9455 
	#RTC_ISR_SHPF
 ((
uöt32_t
)0x00000008)

	)

9456 
	#RTC_ISR_WUTWF
 ((
uöt32_t
)0x00000004)

	)

9457 
	#RTC_ISR_ALRBWF
 ((
uöt32_t
)0x00000002)

	)

9458 
	#RTC_ISR_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

9461 
	#RTC_PRER_PREDIV_A
 ((
uöt32_t
)0x007F0000)

	)

9462 
	#RTC_PRER_PREDIV_S
 ((
uöt32_t
)0x00001FFF)

	)

9465 
	#RTC_WUTR_WUT
 ((
uöt32_t
)0x0000FFFF)

	)

9468 
	#RTC_CALIBR_DCS
 ((
uöt32_t
)0x00000080)

	)

9469 
	#RTC_CALIBR_DC
 ((
uöt32_t
)0x0000001F)

	)

9472 
	#RTC_ALRMAR_MSK4
 ((
uöt32_t
)0x80000000)

	)

9473 
	#RTC_ALRMAR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

9474 
	#RTC_ALRMAR_DT
 ((
uöt32_t
)0x30000000)

	)

9475 
	#RTC_ALRMAR_DT_0
 ((
uöt32_t
)0x10000000)

	)

9476 
	#RTC_ALRMAR_DT_1
 ((
uöt32_t
)0x20000000)

	)

9477 
	#RTC_ALRMAR_DU
 ((
uöt32_t
)0x0F000000)

	)

9478 
	#RTC_ALRMAR_DU_0
 ((
uöt32_t
)0x01000000)

	)

9479 
	#RTC_ALRMAR_DU_1
 ((
uöt32_t
)0x02000000)

	)

9480 
	#RTC_ALRMAR_DU_2
 ((
uöt32_t
)0x04000000)

	)

9481 
	#RTC_ALRMAR_DU_3
 ((
uöt32_t
)0x08000000)

	)

9482 
	#RTC_ALRMAR_MSK3
 ((
uöt32_t
)0x00800000)

	)

9483 
	#RTC_ALRMAR_PM
 ((
uöt32_t
)0x00400000)

	)

9484 
	#RTC_ALRMAR_HT
 ((
uöt32_t
)0x00300000)

	)

9485 
	#RTC_ALRMAR_HT_0
 ((
uöt32_t
)0x00100000)

	)

9486 
	#RTC_ALRMAR_HT_1
 ((
uöt32_t
)0x00200000)

	)

9487 
	#RTC_ALRMAR_HU
 ((
uöt32_t
)0x000F0000)

	)

9488 
	#RTC_ALRMAR_HU_0
 ((
uöt32_t
)0x00010000)

	)

9489 
	#RTC_ALRMAR_HU_1
 ((
uöt32_t
)0x00020000)

	)

9490 
	#RTC_ALRMAR_HU_2
 ((
uöt32_t
)0x00040000)

	)

9491 
	#RTC_ALRMAR_HU_3
 ((
uöt32_t
)0x00080000)

	)

9492 
	#RTC_ALRMAR_MSK2
 ((
uöt32_t
)0x00008000)

	)

9493 
	#RTC_ALRMAR_MNT
 ((
uöt32_t
)0x00007000)

	)

9494 
	#RTC_ALRMAR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

9495 
	#RTC_ALRMAR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

9496 
	#RTC_ALRMAR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

9497 
	#RTC_ALRMAR_MNU
 ((
uöt32_t
)0x00000F00)

	)

9498 
	#RTC_ALRMAR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

9499 
	#RTC_ALRMAR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

9500 
	#RTC_ALRMAR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

9501 
	#RTC_ALRMAR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

9502 
	#RTC_ALRMAR_MSK1
 ((
uöt32_t
)0x00000080)

	)

9503 
	#RTC_ALRMAR_ST
 ((
uöt32_t
)0x00000070)

	)

9504 
	#RTC_ALRMAR_ST_0
 ((
uöt32_t
)0x00000010)

	)

9505 
	#RTC_ALRMAR_ST_1
 ((
uöt32_t
)0x00000020)

	)

9506 
	#RTC_ALRMAR_ST_2
 ((
uöt32_t
)0x00000040)

	)

9507 
	#RTC_ALRMAR_SU
 ((
uöt32_t
)0x0000000F)

	)

9508 
	#RTC_ALRMAR_SU_0
 ((
uöt32_t
)0x00000001)

	)

9509 
	#RTC_ALRMAR_SU_1
 ((
uöt32_t
)0x00000002)

	)

9510 
	#RTC_ALRMAR_SU_2
 ((
uöt32_t
)0x00000004)

	)

9511 
	#RTC_ALRMAR_SU_3
 ((
uöt32_t
)0x00000008)

	)

9514 
	#RTC_ALRMBR_MSK4
 ((
uöt32_t
)0x80000000)

	)

9515 
	#RTC_ALRMBR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

9516 
	#RTC_ALRMBR_DT
 ((
uöt32_t
)0x30000000)

	)

9517 
	#RTC_ALRMBR_DT_0
 ((
uöt32_t
)0x10000000)

	)

9518 
	#RTC_ALRMBR_DT_1
 ((
uöt32_t
)0x20000000)

	)

9519 
	#RTC_ALRMBR_DU
 ((
uöt32_t
)0x0F000000)

	)

9520 
	#RTC_ALRMBR_DU_0
 ((
uöt32_t
)0x01000000)

	)

9521 
	#RTC_ALRMBR_DU_1
 ((
uöt32_t
)0x02000000)

	)

9522 
	#RTC_ALRMBR_DU_2
 ((
uöt32_t
)0x04000000)

	)

9523 
	#RTC_ALRMBR_DU_3
 ((
uöt32_t
)0x08000000)

	)

9524 
	#RTC_ALRMBR_MSK3
 ((
uöt32_t
)0x00800000)

	)

9525 
	#RTC_ALRMBR_PM
 ((
uöt32_t
)0x00400000)

	)

9526 
	#RTC_ALRMBR_HT
 ((
uöt32_t
)0x00300000)

	)

9527 
	#RTC_ALRMBR_HT_0
 ((
uöt32_t
)0x00100000)

	)

9528 
	#RTC_ALRMBR_HT_1
 ((
uöt32_t
)0x00200000)

	)

9529 
	#RTC_ALRMBR_HU
 ((
uöt32_t
)0x000F0000)

	)

9530 
	#RTC_ALRMBR_HU_0
 ((
uöt32_t
)0x00010000)

	)

9531 
	#RTC_ALRMBR_HU_1
 ((
uöt32_t
)0x00020000)

	)

9532 
	#RTC_ALRMBR_HU_2
 ((
uöt32_t
)0x00040000)

	)

9533 
	#RTC_ALRMBR_HU_3
 ((
uöt32_t
)0x00080000)

	)

9534 
	#RTC_ALRMBR_MSK2
 ((
uöt32_t
)0x00008000)

	)

9535 
	#RTC_ALRMBR_MNT
 ((
uöt32_t
)0x00007000)

	)

9536 
	#RTC_ALRMBR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

9537 
	#RTC_ALRMBR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

9538 
	#RTC_ALRMBR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

9539 
	#RTC_ALRMBR_MNU
 ((
uöt32_t
)0x00000F00)

	)

9540 
	#RTC_ALRMBR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

9541 
	#RTC_ALRMBR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

9542 
	#RTC_ALRMBR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

9543 
	#RTC_ALRMBR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

9544 
	#RTC_ALRMBR_MSK1
 ((
uöt32_t
)0x00000080)

	)

9545 
	#RTC_ALRMBR_ST
 ((
uöt32_t
)0x00000070)

	)

9546 
	#RTC_ALRMBR_ST_0
 ((
uöt32_t
)0x00000010)

	)

9547 
	#RTC_ALRMBR_ST_1
 ((
uöt32_t
)0x00000020)

	)

9548 
	#RTC_ALRMBR_ST_2
 ((
uöt32_t
)0x00000040)

	)

9549 
	#RTC_ALRMBR_SU
 ((
uöt32_t
)0x0000000F)

	)

9550 
	#RTC_ALRMBR_SU_0
 ((
uöt32_t
)0x00000001)

	)

9551 
	#RTC_ALRMBR_SU_1
 ((
uöt32_t
)0x00000002)

	)

9552 
	#RTC_ALRMBR_SU_2
 ((
uöt32_t
)0x00000004)

	)

9553 
	#RTC_ALRMBR_SU_3
 ((
uöt32_t
)0x00000008)

	)

9556 
	#RTC_WPR_KEY
 ((
uöt32_t
)0x000000FF)

	)

9559 
	#RTC_SSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

9562 
	#RTC_SHIFTR_SUBFS
 ((
uöt32_t
)0x00007FFF)

	)

9563 
	#RTC_SHIFTR_ADD1S
 ((
uöt32_t
)0x80000000)

	)

9566 
	#RTC_TSTR_PM
 ((
uöt32_t
)0x00400000)

	)

9567 
	#RTC_TSTR_HT
 ((
uöt32_t
)0x00300000)

	)

9568 
	#RTC_TSTR_HT_0
 ((
uöt32_t
)0x00100000)

	)

9569 
	#RTC_TSTR_HT_1
 ((
uöt32_t
)0x00200000)

	)

9570 
	#RTC_TSTR_HU
 ((
uöt32_t
)0x000F0000)

	)

9571 
	#RTC_TSTR_HU_0
 ((
uöt32_t
)0x00010000)

	)

9572 
	#RTC_TSTR_HU_1
 ((
uöt32_t
)0x00020000)

	)

9573 
	#RTC_TSTR_HU_2
 ((
uöt32_t
)0x00040000)

	)

9574 
	#RTC_TSTR_HU_3
 ((
uöt32_t
)0x00080000)

	)

9575 
	#RTC_TSTR_MNT
 ((
uöt32_t
)0x00007000)

	)

9576 
	#RTC_TSTR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

9577 
	#RTC_TSTR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

9578 
	#RTC_TSTR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

9579 
	#RTC_TSTR_MNU
 ((
uöt32_t
)0x00000F00)

	)

9580 
	#RTC_TSTR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

9581 
	#RTC_TSTR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

9582 
	#RTC_TSTR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

9583 
	#RTC_TSTR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

9584 
	#RTC_TSTR_ST
 ((
uöt32_t
)0x00000070)

	)

9585 
	#RTC_TSTR_ST_0
 ((
uöt32_t
)0x00000010)

	)

9586 
	#RTC_TSTR_ST_1
 ((
uöt32_t
)0x00000020)

	)

9587 
	#RTC_TSTR_ST_2
 ((
uöt32_t
)0x00000040)

	)

9588 
	#RTC_TSTR_SU
 ((
uöt32_t
)0x0000000F)

	)

9589 
	#RTC_TSTR_SU_0
 ((
uöt32_t
)0x00000001)

	)

9590 
	#RTC_TSTR_SU_1
 ((
uöt32_t
)0x00000002)

	)

9591 
	#RTC_TSTR_SU_2
 ((
uöt32_t
)0x00000004)

	)

9592 
	#RTC_TSTR_SU_3
 ((
uöt32_t
)0x00000008)

	)

9595 
	#RTC_TSDR_WDU
 ((
uöt32_t
)0x0000E000)

	)

9596 
	#RTC_TSDR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

9597 
	#RTC_TSDR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

9598 
	#RTC_TSDR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

9599 
	#RTC_TSDR_MT
 ((
uöt32_t
)0x00001000)

	)

9600 
	#RTC_TSDR_MU
 ((
uöt32_t
)0x00000F00)

	)

9601 
	#RTC_TSDR_MU_0
 ((
uöt32_t
)0x00000100)

	)

9602 
	#RTC_TSDR_MU_1
 ((
uöt32_t
)0x00000200)

	)

9603 
	#RTC_TSDR_MU_2
 ((
uöt32_t
)0x00000400)

	)

9604 
	#RTC_TSDR_MU_3
 ((
uöt32_t
)0x00000800)

	)

9605 
	#RTC_TSDR_DT
 ((
uöt32_t
)0x00000030)

	)

9606 
	#RTC_TSDR_DT_0
 ((
uöt32_t
)0x00000010)

	)

9607 
	#RTC_TSDR_DT_1
 ((
uöt32_t
)0x00000020)

	)

9608 
	#RTC_TSDR_DU
 ((
uöt32_t
)0x0000000F)

	)

9609 
	#RTC_TSDR_DU_0
 ((
uöt32_t
)0x00000001)

	)

9610 
	#RTC_TSDR_DU_1
 ((
uöt32_t
)0x00000002)

	)

9611 
	#RTC_TSDR_DU_2
 ((
uöt32_t
)0x00000004)

	)

9612 
	#RTC_TSDR_DU_3
 ((
uöt32_t
)0x00000008)

	)

9615 
	#RTC_TSSSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

9618 
	#RTC_CALR_CALP
 ((
uöt32_t
)0x00008000)

	)

9619 
	#RTC_CALR_CALW8
 ((
uöt32_t
)0x00004000)

	)

9620 
	#RTC_CALR_CALW16
 ((
uöt32_t
)0x00002000)

	)

9621 
	#RTC_CALR_CALM
 ((
uöt32_t
)0x000001FF)

	)

9622 
	#RTC_CALR_CALM_0
 ((
uöt32_t
)0x00000001)

	)

9623 
	#RTC_CALR_CALM_1
 ((
uöt32_t
)0x00000002)

	)

9624 
	#RTC_CALR_CALM_2
 ((
uöt32_t
)0x00000004)

	)

9625 
	#RTC_CALR_CALM_3
 ((
uöt32_t
)0x00000008)

	)

9626 
	#RTC_CALR_CALM_4
 ((
uöt32_t
)0x00000010)

	)

9627 
	#RTC_CALR_CALM_5
 ((
uöt32_t
)0x00000020)

	)

9628 
	#RTC_CALR_CALM_6
 ((
uöt32_t
)0x00000040)

	)

9629 
	#RTC_CALR_CALM_7
 ((
uöt32_t
)0x00000080)

	)

9630 
	#RTC_CALR_CALM_8
 ((
uöt32_t
)0x00000100)

	)

9633 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
uöt32_t
)0x00040000)

	)

9634 
	#RTC_TAFCR_TSINSEL
 ((
uöt32_t
)0x00020000)

	)

9635 
	#RTC_TAFCR_TAMPINSEL
 ((
uöt32_t
)0x00010000)

	)

9636 
	#RTC_TAFCR_TAMPPUDIS
 ((
uöt32_t
)0x00008000)

	)

9637 
	#RTC_TAFCR_TAMPPRCH
 ((
uöt32_t
)0x00006000)

	)

9638 
	#RTC_TAFCR_TAMPPRCH_0
 ((
uöt32_t
)0x00002000)

	)

9639 
	#RTC_TAFCR_TAMPPRCH_1
 ((
uöt32_t
)0x00004000)

	)

9640 
	#RTC_TAFCR_TAMPFLT
 ((
uöt32_t
)0x00001800)

	)

9641 
	#RTC_TAFCR_TAMPFLT_0
 ((
uöt32_t
)0x00000800)

	)

9642 
	#RTC_TAFCR_TAMPFLT_1
 ((
uöt32_t
)0x00001000)

	)

9643 
	#RTC_TAFCR_TAMPFREQ
 ((
uöt32_t
)0x00000700)

	)

9644 
	#RTC_TAFCR_TAMPFREQ_0
 ((
uöt32_t
)0x00000100)

	)

9645 
	#RTC_TAFCR_TAMPFREQ_1
 ((
uöt32_t
)0x00000200)

	)

9646 
	#RTC_TAFCR_TAMPFREQ_2
 ((
uöt32_t
)0x00000400)

	)

9647 
	#RTC_TAFCR_TAMPTS
 ((
uöt32_t
)0x00000080)

	)

9648 
	#RTC_TAFCR_TAMPIE
 ((
uöt32_t
)0x00000004)

	)

9649 
	#RTC_TAFCR_TAMP1TRG
 ((
uöt32_t
)0x00000002)

	)

9650 
	#RTC_TAFCR_TAMP1E
 ((
uöt32_t
)0x00000001)

	)

9653 
	#RTC_ALRMASSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

9654 
	#RTC_ALRMASSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

9655 
	#RTC_ALRMASSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

9656 
	#RTC_ALRMASSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

9657 
	#RTC_ALRMASSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

9658 
	#RTC_ALRMASSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

9661 
	#RTC_ALRMBSSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

9662 
	#RTC_ALRMBSSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

9663 
	#RTC_ALRMBSSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

9664 
	#RTC_ALRMBSSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

9665 
	#RTC_ALRMBSSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

9666 
	#RTC_ALRMBSSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

9669 
	#RTC_BKP0R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9672 
	#RTC_BKP1R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9675 
	#RTC_BKP2R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9678 
	#RTC_BKP3R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9681 
	#RTC_BKP4R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9684 
	#RTC_BKP5R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9687 
	#RTC_BKP6R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9690 
	#RTC_BKP7R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9693 
	#RTC_BKP8R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9696 
	#RTC_BKP9R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9699 
	#RTC_BKP10R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9702 
	#RTC_BKP11R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9705 
	#RTC_BKP12R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9708 
	#RTC_BKP13R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9711 
	#RTC_BKP14R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9714 
	#RTC_BKP15R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9717 
	#RTC_BKP16R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9720 
	#RTC_BKP17R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9723 
	#RTC_BKP18R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9726 
	#RTC_BKP19R
 ((
uöt32_t
)0xFFFFFFFF)

	)

9734 
	#SAI_GCR_SYNCIN
 ((
uöt32_t
)0x00000003Ë

	)

9735 
	#SAI_GCR_SYNCIN_0
 ((
uöt32_t
)0x00000001Ë

	)

9736 
	#SAI_GCR_SYNCIN_1
 ((
uöt32_t
)0x00000002Ë

	)

9738 
	#SAI_GCR_SYNCOUT
 ((
uöt32_t
)0x00000030Ë

	)

9739 
	#SAI_GCR_SYNCOUT_0
 ((
uöt32_t
)0x00000010Ë

	)

9740 
	#SAI_GCR_SYNCOUT_1
 ((
uöt32_t
)0x00000020Ë

	)

9743 
	#SAI_xCR1_MODE
 ((
uöt32_t
)0x00000003Ë

	)

9744 
	#SAI_xCR1_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

9745 
	#SAI_xCR1_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

9747 
	#SAI_xCR1_PRTCFG
 ((
uöt32_t
)0x0000000CË

	)

9748 
	#SAI_xCR1_PRTCFG_0
 ((
uöt32_t
)0x00000004Ë

	)

9749 
	#SAI_xCR1_PRTCFG_1
 ((
uöt32_t
)0x00000008Ë

	)

9751 
	#SAI_xCR1_DS
 ((
uöt32_t
)0x000000E0Ë

	)

9752 
	#SAI_xCR1_DS_0
 ((
uöt32_t
)0x00000020Ë

	)

9753 
	#SAI_xCR1_DS_1
 ((
uöt32_t
)0x00000040Ë

	)

9754 
	#SAI_xCR1_DS_2
 ((
uöt32_t
)0x00000080Ë

	)

9756 
	#SAI_xCR1_LSBFIRST
 ((
uöt32_t
)0x00000100Ë

	)

9757 
	#SAI_xCR1_CKSTR
 ((
uöt32_t
)0x00000200Ë

	)

9759 
	#SAI_xCR1_SYNCEN
 ((
uöt32_t
)0x00000C00Ë

	)

9760 
	#SAI_xCR1_SYNCEN_0
 ((
uöt32_t
)0x00000400Ë

	)

9761 
	#SAI_xCR1_SYNCEN_1
 ((
uöt32_t
)0x00000800Ë

	)

9763 
	#SAI_xCR1_MONO
 ((
uöt32_t
)0x00001000Ë

	)

9764 
	#SAI_xCR1_OUTDRIV
 ((
uöt32_t
)0x00002000Ë

	)

9765 
	#SAI_xCR1_SAIEN
 ((
uöt32_t
)0x00010000Ë

	)

9766 
	#SAI_xCR1_DMAEN
 ((
uöt32_t
)0x00020000Ë

	)

9767 
	#SAI_xCR1_NODIV
 ((
uöt32_t
)0x00080000Ë

	)

9769 
	#SAI_xCR1_MCKDIV
 ((
uöt32_t
)0x00780000Ë

	)

9770 
	#SAI_xCR1_MCKDIV_0
 ((
uöt32_t
)0x00080000Ë

	)

9771 
	#SAI_xCR1_MCKDIV_1
 ((
uöt32_t
)0x00100000Ë

	)

9772 
	#SAI_xCR1_MCKDIV_2
 ((
uöt32_t
)0x00200000Ë

	)

9773 
	#SAI_xCR1_MCKDIV_3
 ((
uöt32_t
)0x00400000Ë

	)

9776 
	#SAI_xCR2_FTH
 ((
uöt32_t
)0x00000003Ë

	)

9777 
	#SAI_xCR2_FTH_0
 ((
uöt32_t
)0x00000001Ë

	)

9778 
	#SAI_xCR2_FTH_1
 ((
uöt32_t
)0x00000002Ë

	)

9780 
	#SAI_xCR2_FFLUSH
 ((
uöt32_t
)0x00000008Ë

	)

9781 
	#SAI_xCR2_TRIS
 ((
uöt32_t
)0x00000010Ë

	)

9782 
	#SAI_xCR2_MUTE
 ((
uöt32_t
)0x00000020Ë

	)

9783 
	#SAI_xCR2_MUTEVAL
 ((
uöt32_t
)0x00000040Ë

	)

9785 
	#SAI_xCR2_MUTECNT
 ((
uöt32_t
)0x00001F80Ë

	)

9786 
	#SAI_xCR2_MUTECNT_0
 ((
uöt32_t
)0x00000080Ë

	)

9787 
	#SAI_xCR2_MUTECNT_1
 ((
uöt32_t
)0x00000100Ë

	)

9788 
	#SAI_xCR2_MUTECNT_2
 ((
uöt32_t
)0x00000200Ë

	)

9789 
	#SAI_xCR2_MUTECNT_3
 ((
uöt32_t
)0x00000400Ë

	)

9790 
	#SAI_xCR2_MUTECNT_4
 ((
uöt32_t
)0x00000800Ë

	)

9791 
	#SAI_xCR2_MUTECNT_5
 ((
uöt32_t
)0x00001000Ë

	)

9793 
	#SAI_xCR2_CPL
 ((
uöt32_t
)0x00080000Ë

	)

9795 
	#SAI_xCR2_COMP
 ((
uöt32_t
)0x0000C000Ë

	)

9796 
	#SAI_xCR2_COMP_0
 ((
uöt32_t
)0x00004000Ë

	)

9797 
	#SAI_xCR2_COMP_1
 ((
uöt32_t
)0x00008000Ë

	)

9800 
	#SAI_xFRCR_FRL
 ((
uöt32_t
)0x000000FFË

	)

9801 
	#SAI_xFRCR_FRL_0
 ((
uöt32_t
)0x00000001Ë

	)

9802 
	#SAI_xFRCR_FRL_1
 ((
uöt32_t
)0x00000002Ë

	)

9803 
	#SAI_xFRCR_FRL_2
 ((
uöt32_t
)0x00000004Ë

	)

9804 
	#SAI_xFRCR_FRL_3
 ((
uöt32_t
)0x00000008Ë

	)

9805 
	#SAI_xFRCR_FRL_4
 ((
uöt32_t
)0x00000010Ë

	)

9806 
	#SAI_xFRCR_FRL_5
 ((
uöt32_t
)0x00000020Ë

	)

9807 
	#SAI_xFRCR_FRL_6
 ((
uöt32_t
)0x00000040Ë

	)

9808 
	#SAI_xFRCR_FRL_7
 ((
uöt32_t
)0x00000080Ë

	)

9810 
	#SAI_xFRCR_FSALL
 ((
uöt32_t
)0x00007F00Ë

	)

9811 
	#SAI_xFRCR_FSALL_0
 ((
uöt32_t
)0x00000100Ë

	)

9812 
	#SAI_xFRCR_FSALL_1
 ((
uöt32_t
)0x00000200Ë

	)

9813 
	#SAI_xFRCR_FSALL_2
 ((
uöt32_t
)0x00000400Ë

	)

9814 
	#SAI_xFRCR_FSALL_3
 ((
uöt32_t
)0x00000800Ë

	)

9815 
	#SAI_xFRCR_FSALL_4
 ((
uöt32_t
)0x00001000Ë

	)

9816 
	#SAI_xFRCR_FSALL_5
 ((
uöt32_t
)0x00002000Ë

	)

9817 
	#SAI_xFRCR_FSALL_6
 ((
uöt32_t
)0x00004000Ë

	)

9819 
	#SAI_xFRCR_FSDEF
 ((
uöt32_t
)0x00010000Ë

	)

9820 
	#SAI_xFRCR_FSPO
 ((
uöt32_t
)0x00020000Ë

	)

9821 
	#SAI_xFRCR_FSOFF
 ((
uöt32_t
)0x00040000Ë

	)

9824 
	#SAI_xSLOTR_FBOFF
 ((
uöt32_t
)0x0000001FË

	)

9825 
	#SAI_xSLOTR_FBOFF_0
 ((
uöt32_t
)0x00000001Ë

	)

9826 
	#SAI_xSLOTR_FBOFF_1
 ((
uöt32_t
)0x00000002Ë

	)

9827 
	#SAI_xSLOTR_FBOFF_2
 ((
uöt32_t
)0x00000004Ë

	)

9828 
	#SAI_xSLOTR_FBOFF_3
 ((
uöt32_t
)0x00000008Ë

	)

9829 
	#SAI_xSLOTR_FBOFF_4
 ((
uöt32_t
)0x00000010Ë

	)

9831 
	#SAI_xSLOTR_SLOTSZ
 ((
uöt32_t
)0x000000C0Ë

	)

9832 
	#SAI_xSLOTR_SLOTSZ_0
 ((
uöt32_t
)0x00000040Ë

	)

9833 
	#SAI_xSLOTR_SLOTSZ_1
 ((
uöt32_t
)0x00000080Ë

	)

9835 
	#SAI_xSLOTR_NBSLOT
 ((
uöt32_t
)0x00000F00Ë

	)

9836 
	#SAI_xSLOTR_NBSLOT_0
 ((
uöt32_t
)0x00000100Ë

	)

9837 
	#SAI_xSLOTR_NBSLOT_1
 ((
uöt32_t
)0x00000200Ë

	)

9838 
	#SAI_xSLOTR_NBSLOT_2
 ((
uöt32_t
)0x00000400Ë

	)

9839 
	#SAI_xSLOTR_NBSLOT_3
 ((
uöt32_t
)0x00000800Ë

	)

9841 
	#SAI_xSLOTR_SLOTEN
 ((
uöt32_t
)0xFFFF0000Ë

	)

9844 
	#SAI_xIMR_OVRUDRIE
 ((
uöt32_t
)0x00000001Ë

	)

9845 
	#SAI_xIMR_MUTEDETIE
 ((
uöt32_t
)0x00000002Ë

	)

9846 
	#SAI_xIMR_WCKCFGIE
 ((
uöt32_t
)0x00000004Ë

	)

9847 
	#SAI_xIMR_FREQIE
 ((
uöt32_t
)0x00000008Ë

	)

9848 
	#SAI_xIMR_CNRDYIE
 ((
uöt32_t
)0x00000010Ë

	)

9849 
	#SAI_xIMR_AFSDETIE
 ((
uöt32_t
)0x00000020Ë

	)

9850 
	#SAI_xIMR_LFSDETIE
 ((
uöt32_t
)0x00000040Ë

	)

9853 
	#SAI_xSR_OVRUDR
 ((
uöt32_t
)0x00000001Ë

	)

9854 
	#SAI_xSR_MUTEDET
 ((
uöt32_t
)0x00000002Ë

	)

9855 
	#SAI_xSR_WCKCFG
 ((
uöt32_t
)0x00000004Ë

	)

9856 
	#SAI_xSR_FREQ
 ((
uöt32_t
)0x00000008Ë

	)

9857 
	#SAI_xSR_CNRDY
 ((
uöt32_t
)0x00000010Ë

	)

9858 
	#SAI_xSR_AFSDET
 ((
uöt32_t
)0x00000020Ë

	)

9859 
	#SAI_xSR_LFSDET
 ((
uöt32_t
)0x00000040Ë

	)

9861 
	#SAI_xSR_FLVL
 ((
uöt32_t
)0x00070000Ë

	)

9862 
	#SAI_xSR_FLVL_0
 ((
uöt32_t
)0x00010000Ë

	)

9863 
	#SAI_xSR_FLVL_1
 ((
uöt32_t
)0x00020000Ë

	)

9864 
	#SAI_xSR_FLVL_2
 ((
uöt32_t
)0x00030000Ë

	)

9867 
	#SAI_xCLRFR_COVRUDR
 ((
uöt32_t
)0x00000001Ë

	)

9868 
	#SAI_xCLRFR_CMUTEDET
 ((
uöt32_t
)0x00000002Ë

	)

9869 
	#SAI_xCLRFR_CWCKCFG
 ((
uöt32_t
)0x00000004Ë

	)

9870 
	#SAI_xCLRFR_CFREQ
 ((
uöt32_t
)0x00000008Ë

	)

9871 
	#SAI_xCLRFR_CCNRDY
 ((
uöt32_t
)0x00000010Ë

	)

9872 
	#SAI_xCLRFR_CAFSDET
 ((
uöt32_t
)0x00000020Ë

	)

9873 
	#SAI_xCLRFR_CLFSDET
 ((
uöt32_t
)0x00000040Ë

	)

9876 
	#SAI_xDR_DATA
 ((
uöt32_t
)0xFFFFFFFF)

	)

9878 #i‡
	`deföed
(
STM32F446xx
)

9885 
	#SPDIFRX_CR_SPDIFEN
 ((
uöt32_t
)0x00000003Ë

	)

9886 
	#SPDIFRX_CR_RXDMAEN
 ((
uöt32_t
)0x00000004Ë

	)

9887 
	#SPDIFRX_CR_RXSTEO
 ((
uöt32_t
)0x00000008Ë

	)

9888 
	#SPDIFRX_CR_DRFMT
 ((
uöt32_t
)0x00000030Ë

	)

9889 
	#SPDIFRX_CR_PMSK
 ((
uöt32_t
)0x00000040Ë

	)

9890 
	#SPDIFRX_CR_VMSK
 ((
uöt32_t
)0x00000080Ë

	)

9891 
	#SPDIFRX_CR_CUMSK
 ((
uöt32_t
)0x00000100Ë

	)

9892 
	#SPDIFRX_CR_PTMSK
 ((
uöt32_t
)0x00000200Ë

	)

9893 
	#SPDIFRX_CR_CBDMAEN
 ((
uöt32_t
)0x00000400Ë

	)

9894 
	#SPDIFRX_CR_CHSEL
 ((
uöt32_t
)0x00000800Ë

	)

9895 
	#SPDIFRX_CR_NBTR
 ((
uöt32_t
)0x00003000Ë

	)

9896 
	#SPDIFRX_CR_WFA
 ((
uöt32_t
)0x00004000Ë

	)

9897 
	#SPDIFRX_CR_INSEL
 ((
uöt32_t
)0x00070000Ë

	)

9900 
	#SPDIFRX_IMR_RXNEIE
 ((
uöt32_t
)0x00000001Ë

	)

9901 
	#SPDIFRX_IMR_CSRNEIE
 ((
uöt32_t
)0x00000002Ë

	)

9902 
	#SPDIFRX_IMR_PERRIE
 ((
uöt32_t
)0x00000004Ë

	)

9903 
	#SPDIFRX_IMR_OVRIE
 ((
uöt32_t
)0x00000008Ë

	)

9904 
	#SPDIFRX_IMR_SBLKIE
 ((
uöt32_t
)0x00000010Ë

	)

9905 
	#SPDIFRX_IMR_SYNCDIE
 ((
uöt32_t
)0x00000020Ë

	)

9906 
	#SPDIFRX_IMR_IFEIE
 ((
uöt32_t
)0x00000040Ë

	)

9909 
	#SPDIFRX_SR_RXNE
 ((
uöt32_t
)0x00000001Ë

	)

9910 
	#SPDIFRX_SR_CSRNE
 ((
uöt32_t
)0x00000002Ë

	)

9911 
	#SPDIFRX_SR_PERR
 ((
uöt32_t
)0x00000004Ë

	)

9912 
	#SPDIFRX_SR_OVR
 ((
uöt32_t
)0x00000008Ë

	)

9913 
	#SPDIFRX_SR_SBD
 ((
uöt32_t
)0x00000010Ë

	)

9914 
	#SPDIFRX_SR_SYNCD
 ((
uöt32_t
)0x00000020Ë

	)

9915 
	#SPDIFRX_SR_FERR
 ((
uöt32_t
)0x00000040Ë

	)

9916 
	#SPDIFRX_SR_SERR
 ((
uöt32_t
)0x00000080Ë

	)

9917 
	#SPDIFRX_SR_TERR
 ((
uöt32_t
)0x00000100Ë

	)

9918 
	#SPDIFRX_SR_WIDTH5
 ((
uöt32_t
)0x7FFF0000Ë

	)

9921 
	#SPDIFRX_IFCR_PERRCF
 ((
uöt32_t
)0x00000004Ë

	)

9922 
	#SPDIFRX_IFCR_OVRCF
 ((
uöt32_t
)0x00000008Ë

	)

9923 
	#SPDIFRX_IFCR_SBDCF
 ((
uöt32_t
)0x00000010Ë

	)

9924 
	#SPDIFRX_IFCR_SYNCDCF
 ((
uöt32_t
)0x00000020Ë

	)

9927 
	#SPDIFRX_DR0_DR
 ((
uöt32_t
)0x00FFFFFFË

	)

9928 
	#SPDIFRX_DR0_PE
 ((
uöt32_t
)0x01000000Ë

	)

9929 
	#SPDIFRX_DR0_V
 ((
uöt32_t
)0x02000000Ë

	)

9930 
	#SPDIFRX_DR0_U
 ((
uöt32_t
)0x04000000Ë

	)

9931 
	#SPDIFRX_DR0_C
 ((
uöt32_t
)0x08000000Ë

	)

9932 
	#SPDIFRX_DR0_PT
 ((
uöt32_t
)0x30000000Ë

	)

9935 
	#SPDIFRX_DR1_DR
 ((
uöt32_t
)0xFFFFFF00Ë

	)

9936 
	#SPDIFRX_DR1_PT
 ((
uöt32_t
)0x00000030Ë

	)

9937 
	#SPDIFRX_DR1_C
 ((
uöt32_t
)0x00000008Ë

	)

9938 
	#SPDIFRX_DR1_U
 ((
uöt32_t
)0x00000004Ë

	)

9939 
	#SPDIFRX_DR1_V
 ((
uöt32_t
)0x00000002Ë

	)

9940 
	#SPDIFRX_DR1_PE
 ((
uöt32_t
)0x00000001Ë

	)

9943 
	#SPDIFRX_DR1_DRNL1
 ((
uöt32_t
)0xFFFF0000Ë

	)

9944 
	#SPDIFRX_DR1_DRNL2
 ((
uöt32_t
)0x0000FFFFË

	)

9947 
	#SPDIFRX_CSR_USR
 ((
uöt32_t
)0x0000FFFFË

	)

9948 
	#SPDIFRX_CSR_CS
 ((
uöt32_t
)0x00FF0000Ë

	)

9949 
	#SPDIFRX_CSR_SOB
 ((
uöt32_t
)0x01000000Ë

	)

9952 
	#SPDIFRX_DIR_THI
 ((
uöt32_t
)0x000013FFË

	)

9953 
	#SPDIFRX_DIR_TLO
 ((
uöt32_t
)0x1FFF0000Ë

	)

9962 
	#SDIO_POWER_PWRCTRL
 ((
uöt8_t
)0x03Ë

	)

9963 
	#SDIO_POWER_PWRCTRL_0
 ((
uöt8_t
)0x01Ë

	)

9964 
	#SDIO_POWER_PWRCTRL_1
 ((
uöt8_t
)0x02Ë

	)

9967 
	#SDIO_CLKCR_CLKDIV
 ((
uöt16_t
)0x00FFË

	)

9968 
	#SDIO_CLKCR_CLKEN
 ((
uöt16_t
)0x0100Ë

	)

9969 
	#SDIO_CLKCR_PWRSAV
 ((
uöt16_t
)0x0200Ë

	)

9970 
	#SDIO_CLKCR_BYPASS
 ((
uöt16_t
)0x0400Ë

	)

9972 
	#SDIO_CLKCR_WIDBUS
 ((
uöt16_t
)0x1800Ë

	)

9973 
	#SDIO_CLKCR_WIDBUS_0
 ((
uöt16_t
)0x0800Ë

	)

9974 
	#SDIO_CLKCR_WIDBUS_1
 ((
uöt16_t
)0x1000Ë

	)

9976 
	#SDIO_CLKCR_NEGEDGE
 ((
uöt16_t
)0x2000Ë

	)

9977 
	#SDIO_CLKCR_HWFC_EN
 ((
uöt16_t
)0x4000Ë

	)

9980 
	#SDIO_ARG_CMDARG
 ((
uöt32_t
)0xFFFFFFFFË

	)

9983 
	#SDIO_CMD_CMDINDEX
 ((
uöt16_t
)0x003FË

	)

9985 
	#SDIO_CMD_WAITRESP
 ((
uöt16_t
)0x00C0Ë

	)

9986 
	#SDIO_CMD_WAITRESP_0
 ((
uöt16_t
)0x0040Ë

	)

9987 
	#SDIO_CMD_WAITRESP_1
 ((
uöt16_t
)0x0080Ë

	)

9989 
	#SDIO_CMD_WAITINT
 ((
uöt16_t
)0x0100Ë

	)

9990 
	#SDIO_CMD_WAITPEND
 ((
uöt16_t
)0x0200Ë

	)

9991 
	#SDIO_CMD_CPSMEN
 ((
uöt16_t
)0x0400Ë

	)

9992 
	#SDIO_CMD_SDIOSUSPEND
 ((
uöt16_t
)0x0800Ë

	)

9993 
	#SDIO_CMD_ENCMDCOMPL
 ((
uöt16_t
)0x1000Ë

	)

9994 
	#SDIO_CMD_NIEN
 ((
uöt16_t
)0x2000Ë

	)

9995 
	#SDIO_CMD_CEATACMD
 ((
uöt16_t
)0x4000Ë

	)

9998 
	#SDIO_RESPCMD_RESPCMD
 ((
uöt8_t
)0x3FË

	)

10001 
	#SDIO_RESP0_CARDSTATUS0
 ((
uöt32_t
)0xFFFFFFFFË

	)

10004 
	#SDIO_RESP1_CARDSTATUS1
 ((
uöt32_t
)0xFFFFFFFFË

	)

10007 
	#SDIO_RESP2_CARDSTATUS2
 ((
uöt32_t
)0xFFFFFFFFË

	)

10010 
	#SDIO_RESP3_CARDSTATUS3
 ((
uöt32_t
)0xFFFFFFFFË

	)

10013 
	#SDIO_RESP4_CARDSTATUS4
 ((
uöt32_t
)0xFFFFFFFFË

	)

10016 
	#SDIO_DTIMER_DATATIME
 ((
uöt32_t
)0xFFFFFFFFË

	)

10019 
	#SDIO_DLEN_DATALENGTH
 ((
uöt32_t
)0x01FFFFFFË

	)

10022 
	#SDIO_DCTRL_DTEN
 ((
uöt16_t
)0x0001Ë

	)

10023 
	#SDIO_DCTRL_DTDIR
 ((
uöt16_t
)0x0002Ë

	)

10024 
	#SDIO_DCTRL_DTMODE
 ((
uöt16_t
)0x0004Ë

	)

10025 
	#SDIO_DCTRL_DMAEN
 ((
uöt16_t
)0x0008Ë

	)

10027 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
uöt16_t
)0x00F0Ë

	)

10028 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
uöt16_t
)0x0010Ë

	)

10029 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
uöt16_t
)0x0020Ë

	)

10030 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
uöt16_t
)0x0040Ë

	)

10031 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
uöt16_t
)0x0080Ë

	)

10033 
	#SDIO_DCTRL_RWSTART
 ((
uöt16_t
)0x0100Ë

	)

10034 
	#SDIO_DCTRL_RWSTOP
 ((
uöt16_t
)0x0200Ë

	)

10035 
	#SDIO_DCTRL_RWMOD
 ((
uöt16_t
)0x0400Ë

	)

10036 
	#SDIO_DCTRL_SDIOEN
 ((
uöt16_t
)0x0800Ë

	)

10039 
	#SDIO_DCOUNT_DATACOUNT
 ((
uöt32_t
)0x01FFFFFFË

	)

10042 
	#SDIO_STA_CCRCFAIL
 ((
uöt32_t
)0x00000001Ë

	)

10043 
	#SDIO_STA_DCRCFAIL
 ((
uöt32_t
)0x00000002Ë

	)

10044 
	#SDIO_STA_CTIMEOUT
 ((
uöt32_t
)0x00000004Ë

	)

10045 
	#SDIO_STA_DTIMEOUT
 ((
uöt32_t
)0x00000008Ë

	)

10046 
	#SDIO_STA_TXUNDERR
 ((
uöt32_t
)0x00000010Ë

	)

10047 
	#SDIO_STA_RXOVERR
 ((
uöt32_t
)0x00000020Ë

	)

10048 
	#SDIO_STA_CMDREND
 ((
uöt32_t
)0x00000040Ë

	)

10049 
	#SDIO_STA_CMDSENT
 ((
uöt32_t
)0x00000080Ë

	)

10050 
	#SDIO_STA_DATAEND
 ((
uöt32_t
)0x00000100Ë

	)

10051 
	#SDIO_STA_STBITERR
 ((
uöt32_t
)0x00000200Ë

	)

10052 
	#SDIO_STA_DBCKEND
 ((
uöt32_t
)0x00000400Ë

	)

10053 
	#SDIO_STA_CMDACT
 ((
uöt32_t
)0x00000800Ë

	)

10054 
	#SDIO_STA_TXACT
 ((
uöt32_t
)0x00001000Ë

	)

10055 
	#SDIO_STA_RXACT
 ((
uöt32_t
)0x00002000Ë

	)

10056 
	#SDIO_STA_TXFIFOHE
 ((
uöt32_t
)0x00004000Ë

	)

10057 
	#SDIO_STA_RXFIFOHF
 ((
uöt32_t
)0x00008000Ë

	)

10058 
	#SDIO_STA_TXFIFOF
 ((
uöt32_t
)0x00010000Ë

	)

10059 
	#SDIO_STA_RXFIFOF
 ((
uöt32_t
)0x00020000Ë

	)

10060 
	#SDIO_STA_TXFIFOE
 ((
uöt32_t
)0x00040000Ë

	)

10061 
	#SDIO_STA_RXFIFOE
 ((
uöt32_t
)0x00080000Ë

	)

10062 
	#SDIO_STA_TXDAVL
 ((
uöt32_t
)0x00100000Ë

	)

10063 
	#SDIO_STA_RXDAVL
 ((
uöt32_t
)0x00200000Ë

	)

10064 
	#SDIO_STA_SDIOIT
 ((
uöt32_t
)0x00400000Ë

	)

10065 
	#SDIO_STA_CEATAEND
 ((
uöt32_t
)0x00800000Ë

	)

10068 
	#SDIO_ICR_CCRCFAILC
 ((
uöt32_t
)0x00000001Ë

	)

10069 
	#SDIO_ICR_DCRCFAILC
 ((
uöt32_t
)0x00000002Ë

	)

10070 
	#SDIO_ICR_CTIMEOUTC
 ((
uöt32_t
)0x00000004Ë

	)

10071 
	#SDIO_ICR_DTIMEOUTC
 ((
uöt32_t
)0x00000008Ë

	)

10072 
	#SDIO_ICR_TXUNDERRC
 ((
uöt32_t
)0x00000010Ë

	)

10073 
	#SDIO_ICR_RXOVERRC
 ((
uöt32_t
)0x00000020Ë

	)

10074 
	#SDIO_ICR_CMDRENDC
 ((
uöt32_t
)0x00000040Ë

	)

10075 
	#SDIO_ICR_CMDSENTC
 ((
uöt32_t
)0x00000080Ë

	)

10076 
	#SDIO_ICR_DATAENDC
 ((
uöt32_t
)0x00000100Ë

	)

10077 
	#SDIO_ICR_STBITERRC
 ((
uöt32_t
)0x00000200Ë

	)

10078 
	#SDIO_ICR_DBCKENDC
 ((
uöt32_t
)0x00000400Ë

	)

10079 
	#SDIO_ICR_SDIOITC
 ((
uöt32_t
)0x00400000Ë

	)

10080 
	#SDIO_ICR_CEATAENDC
 ((
uöt32_t
)0x00800000Ë

	)

10083 
	#SDIO_MASK_CCRCFAILIE
 ((
uöt32_t
)0x00000001Ë

	)

10084 
	#SDIO_MASK_DCRCFAILIE
 ((
uöt32_t
)0x00000002Ë

	)

10085 
	#SDIO_MASK_CTIMEOUTIE
 ((
uöt32_t
)0x00000004Ë

	)

10086 
	#SDIO_MASK_DTIMEOUTIE
 ((
uöt32_t
)0x00000008Ë

	)

10087 
	#SDIO_MASK_TXUNDERRIE
 ((
uöt32_t
)0x00000010Ë

	)

10088 
	#SDIO_MASK_RXOVERRIE
 ((
uöt32_t
)0x00000020Ë

	)

10089 
	#SDIO_MASK_CMDRENDIE
 ((
uöt32_t
)0x00000040Ë

	)

10090 
	#SDIO_MASK_CMDSENTIE
 ((
uöt32_t
)0x00000080Ë

	)

10091 
	#SDIO_MASK_DATAENDIE
 ((
uöt32_t
)0x00000100Ë

	)

10092 
	#SDIO_MASK_STBITERRIE
 ((
uöt32_t
)0x00000200Ë

	)

10093 
	#SDIO_MASK_DBCKENDIE
 ((
uöt32_t
)0x00000400Ë

	)

10094 
	#SDIO_MASK_CMDACTIE
 ((
uöt32_t
)0x00000800Ë

	)

10095 
	#SDIO_MASK_TXACTIE
 ((
uöt32_t
)0x00001000Ë

	)

10096 
	#SDIO_MASK_RXACTIE
 ((
uöt32_t
)0x00002000Ë

	)

10097 
	#SDIO_MASK_TXFIFOHEIE
 ((
uöt32_t
)0x00004000Ë

	)

10098 
	#SDIO_MASK_RXFIFOHFIE
 ((
uöt32_t
)0x00008000Ë

	)

10099 
	#SDIO_MASK_TXFIFOFIE
 ((
uöt32_t
)0x00010000Ë

	)

10100 
	#SDIO_MASK_RXFIFOFIE
 ((
uöt32_t
)0x00020000Ë

	)

10101 
	#SDIO_MASK_TXFIFOEIE
 ((
uöt32_t
)0x00040000Ë

	)

10102 
	#SDIO_MASK_RXFIFOEIE
 ((
uöt32_t
)0x00080000Ë

	)

10103 
	#SDIO_MASK_TXDAVLIE
 ((
uöt32_t
)0x00100000Ë

	)

10104 
	#SDIO_MASK_RXDAVLIE
 ((
uöt32_t
)0x00200000Ë

	)

10105 
	#SDIO_MASK_SDIOITIE
 ((
uöt32_t
)0x00400000Ë

	)

10106 
	#SDIO_MASK_CEATAENDIE
 ((
uöt32_t
)0x00800000Ë

	)

10109 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
uöt32_t
)0x00FFFFFFË

	)

10112 
	#SDIO_FIFO_FIFODATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

10120 
	#SPI_CR1_CPHA
 ((
uöt16_t
)0x0001Ë

	)

10121 
	#SPI_CR1_CPOL
 ((
uöt16_t
)0x0002Ë

	)

10122 
	#SPI_CR1_MSTR
 ((
uöt16_t
)0x0004Ë

	)

10124 
	#SPI_CR1_BR
 ((
uöt16_t
)0x0038Ë

	)

10125 
	#SPI_CR1_BR_0
 ((
uöt16_t
)0x0008Ë

	)

10126 
	#SPI_CR1_BR_1
 ((
uöt16_t
)0x0010Ë

	)

10127 
	#SPI_CR1_BR_2
 ((
uöt16_t
)0x0020Ë

	)

10129 
	#SPI_CR1_SPE
 ((
uöt16_t
)0x0040Ë

	)

10130 
	#SPI_CR1_LSBFIRST
 ((
uöt16_t
)0x0080Ë

	)

10131 
	#SPI_CR1_SSI
 ((
uöt16_t
)0x0100Ë

	)

10132 
	#SPI_CR1_SSM
 ((
uöt16_t
)0x0200Ë

	)

10133 
	#SPI_CR1_RXONLY
 ((
uöt16_t
)0x0400Ë

	)

10134 
	#SPI_CR1_DFF
 ((
uöt16_t
)0x0800Ë

	)

10135 
	#SPI_CR1_CRCNEXT
 ((
uöt16_t
)0x1000Ë

	)

10136 
	#SPI_CR1_CRCEN
 ((
uöt16_t
)0x2000Ë

	)

10137 
	#SPI_CR1_BIDIOE
 ((
uöt16_t
)0x4000Ë

	)

10138 
	#SPI_CR1_BIDIMODE
 ((
uöt16_t
)0x8000Ë

	)

10141 
	#SPI_CR2_RXDMAEN
 ((
uöt8_t
)0x01Ë

	)

10142 
	#SPI_CR2_TXDMAEN
 ((
uöt8_t
)0x02Ë

	)

10143 
	#SPI_CR2_SSOE
 ((
uöt8_t
)0x04Ë

	)

10144 
	#SPI_CR2_ERRIE
 ((
uöt8_t
)0x20Ë

	)

10145 
	#SPI_CR2_RXNEIE
 ((
uöt8_t
)0x40Ë

	)

10146 
	#SPI_CR2_TXEIE
 ((
uöt8_t
)0x80Ë

	)

10149 
	#SPI_SR_RXNE
 ((
uöt8_t
)0x01Ë

	)

10150 
	#SPI_SR_TXE
 ((
uöt8_t
)0x02Ë

	)

10151 
	#SPI_SR_CHSIDE
 ((
uöt8_t
)0x04Ë

	)

10152 
	#SPI_SR_UDR
 ((
uöt8_t
)0x08Ë

	)

10153 
	#SPI_SR_CRCERR
 ((
uöt8_t
)0x10Ë

	)

10154 
	#SPI_SR_MODF
 ((
uöt8_t
)0x20Ë

	)

10155 
	#SPI_SR_OVR
 ((
uöt8_t
)0x40Ë

	)

10156 
	#SPI_SR_BSY
 ((
uöt8_t
)0x80Ë

	)

10159 
	#SPI_DR_DR
 ((
uöt16_t
)0xFFFFË

	)

10162 
	#SPI_CRCPR_CRCPOLY
 ((
uöt16_t
)0xFFFFË

	)

10165 
	#SPI_RXCRCR_RXCRC
 ((
uöt16_t
)0xFFFFË

	)

10168 
	#SPI_TXCRCR_TXCRC
 ((
uöt16_t
)0xFFFFË

	)

10171 
	#SPI_I2SCFGR_CHLEN
 ((
uöt16_t
)0x0001Ë

	)

10173 
	#SPI_I2SCFGR_DATLEN
 ((
uöt16_t
)0x0006Ë

	)

10174 
	#SPI_I2SCFGR_DATLEN_0
 ((
uöt16_t
)0x0002Ë

	)

10175 
	#SPI_I2SCFGR_DATLEN_1
 ((
uöt16_t
)0x0004Ë

	)

10177 
	#SPI_I2SCFGR_CKPOL
 ((
uöt16_t
)0x0008Ë

	)

10179 
	#SPI_I2SCFGR_I2SSTD
 ((
uöt16_t
)0x0030Ë

	)

10180 
	#SPI_I2SCFGR_I2SSTD_0
 ((
uöt16_t
)0x0010Ë

	)

10181 
	#SPI_I2SCFGR_I2SSTD_1
 ((
uöt16_t
)0x0020Ë

	)

10183 
	#SPI_I2SCFGR_PCMSYNC
 ((
uöt16_t
)0x0080Ë

	)

10185 
	#SPI_I2SCFGR_I2SCFG
 ((
uöt16_t
)0x0300Ë

	)

10186 
	#SPI_I2SCFGR_I2SCFG_0
 ((
uöt16_t
)0x0100Ë

	)

10187 
	#SPI_I2SCFGR_I2SCFG_1
 ((
uöt16_t
)0x0200Ë

	)

10189 
	#SPI_I2SCFGR_I2SE
 ((
uöt16_t
)0x0400Ë

	)

10190 
	#SPI_I2SCFGR_I2SMOD
 ((
uöt16_t
)0x0800Ë

	)

10193 
	#SPI_I2SPR_I2SDIV
 ((
uöt16_t
)0x00FFË

	)

10194 
	#SPI_I2SPR_ODD
 ((
uöt16_t
)0x0100Ë

	)

10195 
	#SPI_I2SPR_MCKOE
 ((
uöt16_t
)0x0200Ë

	)

10203 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
uöt32_t
)0x00000007Ë

	)

10204 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

10205 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

10206 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
uöt32_t
)0x00000004Ë

	)

10208 
	#SYSCFG_MEMRMP_FB_MODE
 ((
uöt32_t
)0x00000100Ë

	)

10210 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
uöt32_t
)0x00000C00Ë

	)

10211 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
uöt32_t
)0x00000400Ë

	)

10212 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
uöt32_t
)0x00000800Ë

	)

10216 
	#SYSCFG_PMC_ADCxDC2
 ((
uöt32_t
)0x00070000Ë

	)

10217 
	#SYSCFG_PMC_ADC1DC2
 ((
uöt32_t
)0x00010000Ë

	)

10218 
	#SYSCFG_PMC_ADC2DC2
 ((
uöt32_t
)0x00020000Ë

	)

10219 
	#SYSCFG_PMC_ADC3DC2
 ((
uöt32_t
)0x00040000Ë

	)

10221 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
uöt32_t
)0x00800000Ë

	)

10223 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

10226 
	#SYSCFG_EXTICR1_EXTI0
 ((
uöt16_t
)0x000FË

	)

10227 
	#SYSCFG_EXTICR1_EXTI1
 ((
uöt16_t
)0x00F0Ë

	)

10228 
	#SYSCFG_EXTICR1_EXTI2
 ((
uöt16_t
)0x0F00Ë

	)

10229 
	#SYSCFG_EXTICR1_EXTI3
 ((
uöt16_t
)0xF000Ë

	)

10233 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
uöt16_t
)0x0000Ë

	)

10234 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
uöt16_t
)0x0001Ë

	)

10235 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
uöt16_t
)0x0002Ë

	)

10236 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
uöt16_t
)0x0003Ë

	)

10237 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
uöt16_t
)0x0004Ë

	)

10238 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
uöt16_t
)0x0005Ë

	)

10239 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
uöt16_t
)0x0006Ë

	)

10240 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
uöt16_t
)0x0007Ë

	)

10241 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
uöt16_t
)0x0008Ë

	)

10242 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
uöt16_t
)0x0009Ë

	)

10243 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
uöt16_t
)0x000AË

	)

10248 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
uöt16_t
)0x0000Ë

	)

10249 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
uöt16_t
)0x0010Ë

	)

10250 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
uöt16_t
)0x0020Ë

	)

10251 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
uöt16_t
)0x0030Ë

	)

10252 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
uöt16_t
)0x0040Ë

	)

10253 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
uöt16_t
)0x0050Ë

	)

10254 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
uöt16_t
)0x0060Ë

	)

10255 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
uöt16_t
)0x0070Ë

	)

10256 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
uöt16_t
)0x0080Ë

	)

10257 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
uöt16_t
)0x0090Ë

	)

10258 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
uöt16_t
)0x00A0Ë

	)

10263 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
uöt16_t
)0x0000Ë

	)

10264 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
uöt16_t
)0x0100Ë

	)

10265 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
uöt16_t
)0x0200Ë

	)

10266 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
uöt16_t
)0x0300Ë

	)

10267 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
uöt16_t
)0x0400Ë

	)

10268 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
uöt16_t
)0x0500Ë

	)

10269 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
uöt16_t
)0x0600Ë

	)

10270 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
uöt16_t
)0x0700Ë

	)

10271 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
uöt16_t
)0x0800Ë

	)

10272 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
uöt16_t
)0x0900Ë

	)

10273 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
uöt16_t
)0x0A00Ë

	)

10278 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
uöt16_t
)0x0000Ë

	)

10279 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
uöt16_t
)0x1000Ë

	)

10280 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
uöt16_t
)0x2000Ë

	)

10281 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
uöt16_t
)0x3000Ë

	)

10282 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
uöt16_t
)0x4000Ë

	)

10283 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
uöt16_t
)0x5000Ë

	)

10284 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
uöt16_t
)0x6000Ë

	)

10285 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
uöt16_t
)0x7000Ë

	)

10286 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
uöt16_t
)0x8000Ë

	)

10287 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
uöt16_t
)0x9000Ë

	)

10288 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
uöt16_t
)0xA000Ë

	)

10291 
	#SYSCFG_EXTICR2_EXTI4
 ((
uöt16_t
)0x000FË

	)

10292 
	#SYSCFG_EXTICR2_EXTI5
 ((
uöt16_t
)0x00F0Ë

	)

10293 
	#SYSCFG_EXTICR2_EXTI6
 ((
uöt16_t
)0x0F00Ë

	)

10294 
	#SYSCFG_EXTICR2_EXTI7
 ((
uöt16_t
)0xF000Ë

	)

10298 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
uöt16_t
)0x0000Ë

	)

10299 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
uöt16_t
)0x0001Ë

	)

10300 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
uöt16_t
)0x0002Ë

	)

10301 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
uöt16_t
)0x0003Ë

	)

10302 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
uöt16_t
)0x0004Ë

	)

10303 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
uöt16_t
)0x0005Ë

	)

10304 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
uöt16_t
)0x0006Ë

	)

10305 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
uöt16_t
)0x0007Ë

	)

10306 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
uöt16_t
)0x0008Ë

	)

10307 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
uöt16_t
)0x0009Ë

	)

10308 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
uöt16_t
)0x000AË

	)

10313 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
uöt16_t
)0x0000Ë

	)

10314 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
uöt16_t
)0x0010Ë

	)

10315 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
uöt16_t
)0x0020Ë

	)

10316 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
uöt16_t
)0x0030Ë

	)

10317 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
uöt16_t
)0x0040Ë

	)

10318 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
uöt16_t
)0x0050Ë

	)

10319 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
uöt16_t
)0x0060Ë

	)

10320 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
uöt16_t
)0x0070Ë

	)

10321 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
uöt16_t
)0x0080Ë

	)

10322 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
uöt16_t
)0x0090Ë

	)

10323 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
uöt16_t
)0x00A0Ë

	)

10328 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
uöt16_t
)0x0000Ë

	)

10329 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
uöt16_t
)0x0100Ë

	)

10330 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
uöt16_t
)0x0200Ë

	)

10331 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
uöt16_t
)0x0300Ë

	)

10332 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
uöt16_t
)0x0400Ë

	)

10333 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
uöt16_t
)0x0500Ë

	)

10334 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
uöt16_t
)0x0600Ë

	)

10335 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
uöt16_t
)0x0700Ë

	)

10336 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
uöt16_t
)0x0800Ë

	)

10337 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
uöt16_t
)0x0900Ë

	)

10338 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
uöt16_t
)0x0A00Ë

	)

10343 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
uöt16_t
)0x0000Ë

	)

10344 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
uöt16_t
)0x1000Ë

	)

10345 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
uöt16_t
)0x2000Ë

	)

10346 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
uöt16_t
)0x3000Ë

	)

10347 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
uöt16_t
)0x4000Ë

	)

10348 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
uöt16_t
)0x5000Ë

	)

10349 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
uöt16_t
)0x6000Ë

	)

10350 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
uöt16_t
)0x7000Ë

	)

10351 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
uöt16_t
)0x8000Ë

	)

10352 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
uöt16_t
)0x9000Ë

	)

10353 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
uöt16_t
)0xA000Ë

	)

10356 
	#SYSCFG_EXTICR3_EXTI8
 ((
uöt16_t
)0x000FË

	)

10357 
	#SYSCFG_EXTICR3_EXTI9
 ((
uöt16_t
)0x00F0Ë

	)

10358 
	#SYSCFG_EXTICR3_EXTI10
 ((
uöt16_t
)0x0F00Ë

	)

10359 
	#SYSCFG_EXTICR3_EXTI11
 ((
uöt16_t
)0xF000Ë

	)

10364 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
uöt16_t
)0x0000Ë

	)

10365 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
uöt16_t
)0x0001Ë

	)

10366 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
uöt16_t
)0x0002Ë

	)

10367 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
uöt16_t
)0x0003Ë

	)

10368 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
uöt16_t
)0x0004Ë

	)

10369 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
uöt16_t
)0x0005Ë

	)

10370 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
uöt16_t
)0x0006Ë

	)

10371 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
uöt16_t
)0x0007Ë

	)

10372 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
uöt16_t
)0x0008Ë

	)

10373 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
uöt16_t
)0x0009Ë

	)

10378 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
uöt16_t
)0x0000Ë

	)

10379 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
uöt16_t
)0x0010Ë

	)

10380 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
uöt16_t
)0x0020Ë

	)

10381 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
uöt16_t
)0x0030Ë

	)

10382 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
uöt16_t
)0x0040Ë

	)

10383 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
uöt16_t
)0x0050Ë

	)

10384 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
uöt16_t
)0x0060Ë

	)

10385 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
uöt16_t
)0x0070Ë

	)

10386 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
uöt16_t
)0x0080Ë

	)

10387 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
uöt16_t
)0x0090Ë

	)

10392 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
uöt16_t
)0x0000Ë

	)

10393 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
uöt16_t
)0x0100Ë

	)

10394 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
uöt16_t
)0x0200Ë

	)

10395 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
uöt16_t
)0x0300Ë

	)

10396 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
uöt16_t
)0x0400Ë

	)

10397 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
uöt16_t
)0x0500Ë

	)

10398 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
uöt16_t
)0x0600Ë

	)

10399 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
uöt16_t
)0x0700Ë

	)

10400 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
uöt16_t
)0x0800Ë

	)

10401 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
uöt16_t
)0x0900Ë

	)

10406 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
uöt16_t
)0x0000Ë

	)

10407 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
uöt16_t
)0x1000Ë

	)

10408 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
uöt16_t
)0x2000Ë

	)

10409 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
uöt16_t
)0x3000Ë

	)

10410 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
uöt16_t
)0x4000Ë

	)

10411 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
uöt16_t
)0x5000Ë

	)

10412 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
uöt16_t
)0x6000Ë

	)

10413 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
uöt16_t
)0x7000Ë

	)

10414 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
uöt16_t
)0x8000Ë

	)

10415 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
uöt16_t
)0x9000Ë

	)

10418 
	#SYSCFG_EXTICR4_EXTI12
 ((
uöt16_t
)0x000FË

	)

10419 
	#SYSCFG_EXTICR4_EXTI13
 ((
uöt16_t
)0x00F0Ë

	)

10420 
	#SYSCFG_EXTICR4_EXTI14
 ((
uöt16_t
)0x0F00Ë

	)

10421 
	#SYSCFG_EXTICR4_EXTI15
 ((
uöt16_t
)0xF000Ë

	)

10425 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
uöt16_t
)0x0000Ë

	)

10426 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
uöt16_t
)0x0001Ë

	)

10427 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
uöt16_t
)0x0002Ë

	)

10428 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
uöt16_t
)0x0003Ë

	)

10429 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
uöt16_t
)0x0004Ë

	)

10430 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
uöt16_t
)0x0005Ë

	)

10431 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
uöt16_t
)0x0006Ë

	)

10432 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
uöt16_t
)0x0007Ë

	)

10433 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
uöt16_t
)0x0008Ë

	)

10434 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
uöt16_t
)0x0009Ë

	)

10439 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
uöt16_t
)0x0000Ë

	)

10440 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
uöt16_t
)0x0010Ë

	)

10441 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
uöt16_t
)0x0020Ë

	)

10442 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
uöt16_t
)0x0030Ë

	)

10443 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
uöt16_t
)0x0040Ë

	)

10444 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
uöt16_t
)0x0050Ë

	)

10445 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
uöt16_t
)0x0060Ë

	)

10446 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
uöt16_t
)0x0070Ë

	)

10447 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
uöt16_t
)0x0008Ë

	)

10448 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
uöt16_t
)0x0009Ë

	)

10453 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
uöt16_t
)0x0000Ë

	)

10454 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
uöt16_t
)0x0100Ë

	)

10455 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
uöt16_t
)0x0200Ë

	)

10456 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
uöt16_t
)0x0300Ë

	)

10457 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
uöt16_t
)0x0400Ë

	)

10458 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
uöt16_t
)0x0500Ë

	)

10459 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
uöt16_t
)0x0600Ë

	)

10460 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
uöt16_t
)0x0700Ë

	)

10461 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
uöt16_t
)0x0800Ë

	)

10462 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
uöt16_t
)0x0900Ë

	)

10467 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
uöt16_t
)0x0000Ë

	)

10468 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
uöt16_t
)0x1000Ë

	)

10469 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
uöt16_t
)0x2000Ë

	)

10470 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
uöt16_t
)0x3000Ë

	)

10471 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
uöt16_t
)0x4000Ë

	)

10472 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
uöt16_t
)0x5000Ë

	)

10473 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
uöt16_t
)0x6000Ë

	)

10474 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
uöt16_t
)0x7000Ë

	)

10475 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
uöt16_t
)0x8000Ë

	)

10476 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
uöt16_t
)0x9000Ë

	)

10478 #i‡
	`deföed
 (
STM32F410xx
)

10480 
	#SYSCFG_CFGR2_CLL
 ((
uöt32_t
)0x00000001Ë

	)

10481 
	#SYSCFG_CFGR2_PVDL
 ((
uöt32_t
)0x00000004Ë

	)

10484 
	#SYSCFG_CMPCR_CMP_PD
 ((
uöt32_t
)0x00000001Ë

	)

10485 
	#SYSCFG_CMPCR_READY
 ((
uöt32_t
)0x00000100Ë

	)

10493 
	#TIM_CR1_CEN
 ((
uöt16_t
)0x0001Ë

	)

10494 
	#TIM_CR1_UDIS
 ((
uöt16_t
)0x0002Ë

	)

10495 
	#TIM_CR1_URS
 ((
uöt16_t
)0x0004Ë

	)

10496 
	#TIM_CR1_OPM
 ((
uöt16_t
)0x0008Ë

	)

10497 
	#TIM_CR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

10499 
	#TIM_CR1_CMS
 ((
uöt16_t
)0x0060Ë

	)

10500 
	#TIM_CR1_CMS_0
 ((
uöt16_t
)0x0020Ë

	)

10501 
	#TIM_CR1_CMS_1
 ((
uöt16_t
)0x0040Ë

	)

10503 
	#TIM_CR1_ARPE
 ((
uöt16_t
)0x0080Ë

	)

10505 
	#TIM_CR1_CKD
 ((
uöt16_t
)0x0300Ë

	)

10506 
	#TIM_CR1_CKD_0
 ((
uöt16_t
)0x0100Ë

	)

10507 
	#TIM_CR1_CKD_1
 ((
uöt16_t
)0x0200Ë

	)

10510 
	#TIM_CR2_CCPC
 ((
uöt16_t
)0x0001Ë

	)

10511 
	#TIM_CR2_CCUS
 ((
uöt16_t
)0x0004Ë

	)

10512 
	#TIM_CR2_CCDS
 ((
uöt16_t
)0x0008Ë

	)

10514 
	#TIM_CR2_MMS
 ((
uöt16_t
)0x0070Ë

	)

10515 
	#TIM_CR2_MMS_0
 ((
uöt16_t
)0x0010Ë

	)

10516 
	#TIM_CR2_MMS_1
 ((
uöt16_t
)0x0020Ë

	)

10517 
	#TIM_CR2_MMS_2
 ((
uöt16_t
)0x0040Ë

	)

10519 
	#TIM_CR2_TI1S
 ((
uöt16_t
)0x0080Ë

	)

10520 
	#TIM_CR2_OIS1
 ((
uöt16_t
)0x0100Ë

	)

10521 
	#TIM_CR2_OIS1N
 ((
uöt16_t
)0x0200Ë

	)

10522 
	#TIM_CR2_OIS2
 ((
uöt16_t
)0x0400Ë

	)

10523 
	#TIM_CR2_OIS2N
 ((
uöt16_t
)0x0800Ë

	)

10524 
	#TIM_CR2_OIS3
 ((
uöt16_t
)0x1000Ë

	)

10525 
	#TIM_CR2_OIS3N
 ((
uöt16_t
)0x2000Ë

	)

10526 
	#TIM_CR2_OIS4
 ((
uöt16_t
)0x4000Ë

	)

10529 
	#TIM_SMCR_SMS
 ((
uöt16_t
)0x0007Ë

	)

10530 
	#TIM_SMCR_SMS_0
 ((
uöt16_t
)0x0001Ë

	)

10531 
	#TIM_SMCR_SMS_1
 ((
uöt16_t
)0x0002Ë

	)

10532 
	#TIM_SMCR_SMS_2
 ((
uöt16_t
)0x0004Ë

	)

10534 
	#TIM_SMCR_TS
 ((
uöt16_t
)0x0070Ë

	)

10535 
	#TIM_SMCR_TS_0
 ((
uöt16_t
)0x0010Ë

	)

10536 
	#TIM_SMCR_TS_1
 ((
uöt16_t
)0x0020Ë

	)

10537 
	#TIM_SMCR_TS_2
 ((
uöt16_t
)0x0040Ë

	)

10539 
	#TIM_SMCR_MSM
 ((
uöt16_t
)0x0080Ë

	)

10541 
	#TIM_SMCR_ETF
 ((
uöt16_t
)0x0F00Ë

	)

10542 
	#TIM_SMCR_ETF_0
 ((
uöt16_t
)0x0100Ë

	)

10543 
	#TIM_SMCR_ETF_1
 ((
uöt16_t
)0x0200Ë

	)

10544 
	#TIM_SMCR_ETF_2
 ((
uöt16_t
)0x0400Ë

	)

10545 
	#TIM_SMCR_ETF_3
 ((
uöt16_t
)0x0800Ë

	)

10547 
	#TIM_SMCR_ETPS
 ((
uöt16_t
)0x3000Ë

	)

10548 
	#TIM_SMCR_ETPS_0
 ((
uöt16_t
)0x1000Ë

	)

10549 
	#TIM_SMCR_ETPS_1
 ((
uöt16_t
)0x2000Ë

	)

10551 
	#TIM_SMCR_ECE
 ((
uöt16_t
)0x4000Ë

	)

10552 
	#TIM_SMCR_ETP
 ((
uöt16_t
)0x8000Ë

	)

10555 
	#TIM_DIER_UIE
 ((
uöt16_t
)0x0001Ë

	)

10556 
	#TIM_DIER_CC1IE
 ((
uöt16_t
)0x0002Ë

	)

10557 
	#TIM_DIER_CC2IE
 ((
uöt16_t
)0x0004Ë

	)

10558 
	#TIM_DIER_CC3IE
 ((
uöt16_t
)0x0008Ë

	)

10559 
	#TIM_DIER_CC4IE
 ((
uöt16_t
)0x0010Ë

	)

10560 
	#TIM_DIER_COMIE
 ((
uöt16_t
)0x0020Ë

	)

10561 
	#TIM_DIER_TIE
 ((
uöt16_t
)0x0040Ë

	)

10562 
	#TIM_DIER_BIE
 ((
uöt16_t
)0x0080Ë

	)

10563 
	#TIM_DIER_UDE
 ((
uöt16_t
)0x0100Ë

	)

10564 
	#TIM_DIER_CC1DE
 ((
uöt16_t
)0x0200Ë

	)

10565 
	#TIM_DIER_CC2DE
 ((
uöt16_t
)0x0400Ë

	)

10566 
	#TIM_DIER_CC3DE
 ((
uöt16_t
)0x0800Ë

	)

10567 
	#TIM_DIER_CC4DE
 ((
uöt16_t
)0x1000Ë

	)

10568 
	#TIM_DIER_COMDE
 ((
uöt16_t
)0x2000Ë

	)

10569 
	#TIM_DIER_TDE
 ((
uöt16_t
)0x4000Ë

	)

10572 
	#TIM_SR_UIF
 ((
uöt16_t
)0x0001Ë

	)

10573 
	#TIM_SR_CC1IF
 ((
uöt16_t
)0x0002Ë

	)

10574 
	#TIM_SR_CC2IF
 ((
uöt16_t
)0x0004Ë

	)

10575 
	#TIM_SR_CC3IF
 ((
uöt16_t
)0x0008Ë

	)

10576 
	#TIM_SR_CC4IF
 ((
uöt16_t
)0x0010Ë

	)

10577 
	#TIM_SR_COMIF
 ((
uöt16_t
)0x0020Ë

	)

10578 
	#TIM_SR_TIF
 ((
uöt16_t
)0x0040Ë

	)

10579 
	#TIM_SR_BIF
 ((
uöt16_t
)0x0080Ë

	)

10580 
	#TIM_SR_CC1OF
 ((
uöt16_t
)0x0200Ë

	)

10581 
	#TIM_SR_CC2OF
 ((
uöt16_t
)0x0400Ë

	)

10582 
	#TIM_SR_CC3OF
 ((
uöt16_t
)0x0800Ë

	)

10583 
	#TIM_SR_CC4OF
 ((
uöt16_t
)0x1000Ë

	)

10586 
	#TIM_EGR_UG
 ((
uöt8_t
)0x01Ë

	)

10587 
	#TIM_EGR_CC1G
 ((
uöt8_t
)0x02Ë

	)

10588 
	#TIM_EGR_CC2G
 ((
uöt8_t
)0x04Ë

	)

10589 
	#TIM_EGR_CC3G
 ((
uöt8_t
)0x08Ë

	)

10590 
	#TIM_EGR_CC4G
 ((
uöt8_t
)0x10Ë

	)

10591 
	#TIM_EGR_COMG
 ((
uöt8_t
)0x20Ë

	)

10592 
	#TIM_EGR_TG
 ((
uöt8_t
)0x40Ë

	)

10593 
	#TIM_EGR_BG
 ((
uöt8_t
)0x80Ë

	)

10596 
	#TIM_CCMR1_CC1S
 ((
uöt16_t
)0x0003Ë

	)

10597 
	#TIM_CCMR1_CC1S_0
 ((
uöt16_t
)0x0001Ë

	)

10598 
	#TIM_CCMR1_CC1S_1
 ((
uöt16_t
)0x0002Ë

	)

10600 
	#TIM_CCMR1_OC1FE
 ((
uöt16_t
)0x0004Ë

	)

10601 
	#TIM_CCMR1_OC1PE
 ((
uöt16_t
)0x0008Ë

	)

10603 
	#TIM_CCMR1_OC1M
 ((
uöt16_t
)0x0070Ë

	)

10604 
	#TIM_CCMR1_OC1M_0
 ((
uöt16_t
)0x0010Ë

	)

10605 
	#TIM_CCMR1_OC1M_1
 ((
uöt16_t
)0x0020Ë

	)

10606 
	#TIM_CCMR1_OC1M_2
 ((
uöt16_t
)0x0040Ë

	)

10608 
	#TIM_CCMR1_OC1CE
 ((
uöt16_t
)0x0080Ë

	)

10610 
	#TIM_CCMR1_CC2S
 ((
uöt16_t
)0x0300Ë

	)

10611 
	#TIM_CCMR1_CC2S_0
 ((
uöt16_t
)0x0100Ë

	)

10612 
	#TIM_CCMR1_CC2S_1
 ((
uöt16_t
)0x0200Ë

	)

10614 
	#TIM_CCMR1_OC2FE
 ((
uöt16_t
)0x0400Ë

	)

10615 
	#TIM_CCMR1_OC2PE
 ((
uöt16_t
)0x0800Ë

	)

10617 
	#TIM_CCMR1_OC2M
 ((
uöt16_t
)0x7000Ë

	)

10618 
	#TIM_CCMR1_OC2M_0
 ((
uöt16_t
)0x1000Ë

	)

10619 
	#TIM_CCMR1_OC2M_1
 ((
uöt16_t
)0x2000Ë

	)

10620 
	#TIM_CCMR1_OC2M_2
 ((
uöt16_t
)0x4000Ë

	)

10622 
	#TIM_CCMR1_OC2CE
 ((
uöt16_t
)0x8000Ë

	)

10626 
	#TIM_CCMR1_IC1PSC
 ((
uöt16_t
)0x000CË

	)

10627 
	#TIM_CCMR1_IC1PSC_0
 ((
uöt16_t
)0x0004Ë

	)

10628 
	#TIM_CCMR1_IC1PSC_1
 ((
uöt16_t
)0x0008Ë

	)

10630 
	#TIM_CCMR1_IC1F
 ((
uöt16_t
)0x00F0Ë

	)

10631 
	#TIM_CCMR1_IC1F_0
 ((
uöt16_t
)0x0010Ë

	)

10632 
	#TIM_CCMR1_IC1F_1
 ((
uöt16_t
)0x0020Ë

	)

10633 
	#TIM_CCMR1_IC1F_2
 ((
uöt16_t
)0x0040Ë

	)

10634 
	#TIM_CCMR1_IC1F_3
 ((
uöt16_t
)0x0080Ë

	)

10636 
	#TIM_CCMR1_IC2PSC
 ((
uöt16_t
)0x0C00Ë

	)

10637 
	#TIM_CCMR1_IC2PSC_0
 ((
uöt16_t
)0x0400Ë

	)

10638 
	#TIM_CCMR1_IC2PSC_1
 ((
uöt16_t
)0x0800Ë

	)

10640 
	#TIM_CCMR1_IC2F
 ((
uöt16_t
)0xF000Ë

	)

10641 
	#TIM_CCMR1_IC2F_0
 ((
uöt16_t
)0x1000Ë

	)

10642 
	#TIM_CCMR1_IC2F_1
 ((
uöt16_t
)0x2000Ë

	)

10643 
	#TIM_CCMR1_IC2F_2
 ((
uöt16_t
)0x4000Ë

	)

10644 
	#TIM_CCMR1_IC2F_3
 ((
uöt16_t
)0x8000Ë

	)

10647 
	#TIM_CCMR2_CC3S
 ((
uöt16_t
)0x0003Ë

	)

10648 
	#TIM_CCMR2_CC3S_0
 ((
uöt16_t
)0x0001Ë

	)

10649 
	#TIM_CCMR2_CC3S_1
 ((
uöt16_t
)0x0002Ë

	)

10651 
	#TIM_CCMR2_OC3FE
 ((
uöt16_t
)0x0004Ë

	)

10652 
	#TIM_CCMR2_OC3PE
 ((
uöt16_t
)0x0008Ë

	)

10654 
	#TIM_CCMR2_OC3M
 ((
uöt16_t
)0x0070Ë

	)

10655 
	#TIM_CCMR2_OC3M_0
 ((
uöt16_t
)0x0010Ë

	)

10656 
	#TIM_CCMR2_OC3M_1
 ((
uöt16_t
)0x0020Ë

	)

10657 
	#TIM_CCMR2_OC3M_2
 ((
uöt16_t
)0x0040Ë

	)

10659 
	#TIM_CCMR2_OC3CE
 ((
uöt16_t
)0x0080Ë

	)

10661 
	#TIM_CCMR2_CC4S
 ((
uöt16_t
)0x0300Ë

	)

10662 
	#TIM_CCMR2_CC4S_0
 ((
uöt16_t
)0x0100Ë

	)

10663 
	#TIM_CCMR2_CC4S_1
 ((
uöt16_t
)0x0200Ë

	)

10665 
	#TIM_CCMR2_OC4FE
 ((
uöt16_t
)0x0400Ë

	)

10666 
	#TIM_CCMR2_OC4PE
 ((
uöt16_t
)0x0800Ë

	)

10668 
	#TIM_CCMR2_OC4M
 ((
uöt16_t
)0x7000Ë

	)

10669 
	#TIM_CCMR2_OC4M_0
 ((
uöt16_t
)0x1000Ë

	)

10670 
	#TIM_CCMR2_OC4M_1
 ((
uöt16_t
)0x2000Ë

	)

10671 
	#TIM_CCMR2_OC4M_2
 ((
uöt16_t
)0x4000Ë

	)

10673 
	#TIM_CCMR2_OC4CE
 ((
uöt16_t
)0x8000Ë

	)

10677 
	#TIM_CCMR2_IC3PSC
 ((
uöt16_t
)0x000CË

	)

10678 
	#TIM_CCMR2_IC3PSC_0
 ((
uöt16_t
)0x0004Ë

	)

10679 
	#TIM_CCMR2_IC3PSC_1
 ((
uöt16_t
)0x0008Ë

	)

10681 
	#TIM_CCMR2_IC3F
 ((
uöt16_t
)0x00F0Ë

	)

10682 
	#TIM_CCMR2_IC3F_0
 ((
uöt16_t
)0x0010Ë

	)

10683 
	#TIM_CCMR2_IC3F_1
 ((
uöt16_t
)0x0020Ë

	)

10684 
	#TIM_CCMR2_IC3F_2
 ((
uöt16_t
)0x0040Ë

	)

10685 
	#TIM_CCMR2_IC3F_3
 ((
uöt16_t
)0x0080Ë

	)

10687 
	#TIM_CCMR2_IC4PSC
 ((
uöt16_t
)0x0C00Ë

	)

10688 
	#TIM_CCMR2_IC4PSC_0
 ((
uöt16_t
)0x0400Ë

	)

10689 
	#TIM_CCMR2_IC4PSC_1
 ((
uöt16_t
)0x0800Ë

	)

10691 
	#TIM_CCMR2_IC4F
 ((
uöt16_t
)0xF000Ë

	)

10692 
	#TIM_CCMR2_IC4F_0
 ((
uöt16_t
)0x1000Ë

	)

10693 
	#TIM_CCMR2_IC4F_1
 ((
uöt16_t
)0x2000Ë

	)

10694 
	#TIM_CCMR2_IC4F_2
 ((
uöt16_t
)0x4000Ë

	)

10695 
	#TIM_CCMR2_IC4F_3
 ((
uöt16_t
)0x8000Ë

	)

10698 
	#TIM_CCER_CC1E
 ((
uöt16_t
)0x0001Ë

	)

10699 
	#TIM_CCER_CC1P
 ((
uöt16_t
)0x0002Ë

	)

10700 
	#TIM_CCER_CC1NE
 ((
uöt16_t
)0x0004Ë

	)

10701 
	#TIM_CCER_CC1NP
 ((
uöt16_t
)0x0008Ë

	)

10702 
	#TIM_CCER_CC2E
 ((
uöt16_t
)0x0010Ë

	)

10703 
	#TIM_CCER_CC2P
 ((
uöt16_t
)0x0020Ë

	)

10704 
	#TIM_CCER_CC2NE
 ((
uöt16_t
)0x0040Ë

	)

10705 
	#TIM_CCER_CC2NP
 ((
uöt16_t
)0x0080Ë

	)

10706 
	#TIM_CCER_CC3E
 ((
uöt16_t
)0x0100Ë

	)

10707 
	#TIM_CCER_CC3P
 ((
uöt16_t
)0x0200Ë

	)

10708 
	#TIM_CCER_CC3NE
 ((
uöt16_t
)0x0400Ë

	)

10709 
	#TIM_CCER_CC3NP
 ((
uöt16_t
)0x0800Ë

	)

10710 
	#TIM_CCER_CC4E
 ((
uöt16_t
)0x1000Ë

	)

10711 
	#TIM_CCER_CC4P
 ((
uöt16_t
)0x2000Ë

	)

10712 
	#TIM_CCER_CC4NP
 ((
uöt16_t
)0x8000Ë

	)

10715 
	#TIM_CNT_CNT
 ((
uöt16_t
)0xFFFFË

	)

10718 
	#TIM_PSC_PSC
 ((
uöt16_t
)0xFFFFË

	)

10721 
	#TIM_ARR_ARR
 ((
uöt16_t
)0xFFFFË

	)

10724 
	#TIM_RCR_REP
 ((
uöt8_t
)0xFFË

	)

10727 
	#TIM_CCR1_CCR1
 ((
uöt16_t
)0xFFFFË

	)

10730 
	#TIM_CCR2_CCR2
 ((
uöt16_t
)0xFFFFË

	)

10733 
	#TIM_CCR3_CCR3
 ((
uöt16_t
)0xFFFFË

	)

10736 
	#TIM_CCR4_CCR4
 ((
uöt16_t
)0xFFFFË

	)

10739 
	#TIM_BDTR_DTG
 ((
uöt16_t
)0x00FFË

	)

10740 
	#TIM_BDTR_DTG_0
 ((
uöt16_t
)0x0001Ë

	)

10741 
	#TIM_BDTR_DTG_1
 ((
uöt16_t
)0x0002Ë

	)

10742 
	#TIM_BDTR_DTG_2
 ((
uöt16_t
)0x0004Ë

	)

10743 
	#TIM_BDTR_DTG_3
 ((
uöt16_t
)0x0008Ë

	)

10744 
	#TIM_BDTR_DTG_4
 ((
uöt16_t
)0x0010Ë

	)

10745 
	#TIM_BDTR_DTG_5
 ((
uöt16_t
)0x0020Ë

	)

10746 
	#TIM_BDTR_DTG_6
 ((
uöt16_t
)0x0040Ë

	)

10747 
	#TIM_BDTR_DTG_7
 ((
uöt16_t
)0x0080Ë

	)

10749 
	#TIM_BDTR_LOCK
 ((
uöt16_t
)0x0300Ë

	)

10750 
	#TIM_BDTR_LOCK_0
 ((
uöt16_t
)0x0100Ë

	)

10751 
	#TIM_BDTR_LOCK_1
 ((
uöt16_t
)0x0200Ë

	)

10753 
	#TIM_BDTR_OSSI
 ((
uöt16_t
)0x0400Ë

	)

10754 
	#TIM_BDTR_OSSR
 ((
uöt16_t
)0x0800Ë

	)

10755 
	#TIM_BDTR_BKE
 ((
uöt16_t
)0x1000Ë

	)

10756 
	#TIM_BDTR_BKP
 ((
uöt16_t
)0x2000Ë

	)

10757 
	#TIM_BDTR_AOE
 ((
uöt16_t
)0x4000Ë

	)

10758 
	#TIM_BDTR_MOE
 ((
uöt16_t
)0x8000Ë

	)

10761 
	#TIM_DCR_DBA
 ((
uöt16_t
)0x001FË

	)

10762 
	#TIM_DCR_DBA_0
 ((
uöt16_t
)0x0001Ë

	)

10763 
	#TIM_DCR_DBA_1
 ((
uöt16_t
)0x0002Ë

	)

10764 
	#TIM_DCR_DBA_2
 ((
uöt16_t
)0x0004Ë

	)

10765 
	#TIM_DCR_DBA_3
 ((
uöt16_t
)0x0008Ë

	)

10766 
	#TIM_DCR_DBA_4
 ((
uöt16_t
)0x0010Ë

	)

10768 
	#TIM_DCR_DBL
 ((
uöt16_t
)0x1F00Ë

	)

10769 
	#TIM_DCR_DBL_0
 ((
uöt16_t
)0x0100Ë

	)

10770 
	#TIM_DCR_DBL_1
 ((
uöt16_t
)0x0200Ë

	)

10771 
	#TIM_DCR_DBL_2
 ((
uöt16_t
)0x0400Ë

	)

10772 
	#TIM_DCR_DBL_3
 ((
uöt16_t
)0x0800Ë

	)

10773 
	#TIM_DCR_DBL_4
 ((
uöt16_t
)0x1000Ë

	)

10776 
	#TIM_DMAR_DMAB
 ((
uöt16_t
)0xFFFFË

	)

10779 
	#TIM_OR_TI4_RMP
 ((
uöt16_t
)0x00C0Ë

	)

10780 
	#TIM_OR_TI4_RMP_0
 ((
uöt16_t
)0x0040Ë

	)

10781 
	#TIM_OR_TI4_RMP_1
 ((
uöt16_t
)0x0080Ë

	)

10782 
	#TIM_OR_ITR1_RMP
 ((
uöt16_t
)0x0C00Ë

	)

10783 
	#TIM_OR_ITR1_RMP_0
 ((
uöt16_t
)0x0400Ë

	)

10784 
	#TIM_OR_ITR1_RMP_1
 ((
uöt16_t
)0x0800Ë

	)

10786 #i‡
	`deföed
(
STM32F410xx
)

10793 
	#LPTIM_ISR_CMPM
 ((
uöt32_t
)0x00000001Ë

	)

10794 
	#LPTIM_ISR_ARRM
 ((
uöt32_t
)0x00000002Ë

	)

10795 
	#LPTIM_ISR_EXTTRIG
 ((
uöt32_t
)0x00000004Ë

	)

10796 
	#LPTIM_ISR_CMPOK
 ((
uöt32_t
)0x00000008Ë

	)

10797 
	#LPTIM_ISR_ARROK
 ((
uöt32_t
)0x00000010Ë

	)

10798 
	#LPTIM_ISR_UP
 ((
uöt32_t
)0x00000020Ë

	)

10799 
	#LPTIM_ISR_DOWN
 ((
uöt32_t
)0x00000040Ë

	)

10802 
	#LPTIM_ICR_CMPMCF
 ((
uöt32_t
)0x00000001Ë

	)

10803 
	#LPTIM_ICR_ARRMCF
 ((
uöt32_t
)0x00000002Ë

	)

10804 
	#LPTIM_ICR_EXTTRIGCF
 ((
uöt32_t
)0x00000004Ë

	)

10805 
	#LPTIM_ICR_CMPOKCF
 ((
uöt32_t
)0x00000008Ë

	)

10806 
	#LPTIM_ICR_ARROKCF
 ((
uöt32_t
)0x00000010Ë

	)

10807 
	#LPTIM_ICR_UPCF
 ((
uöt32_t
)0x00000020Ë

	)

10808 
	#LPTIM_ICR_DOWNCF
 ((
uöt32_t
)0x00000040Ë

	)

10811 
	#LPTIM_IER_CMPMIE
 ((
uöt32_t
)0x00000001Ë

	)

10812 
	#LPTIM_IER_ARRMIE
 ((
uöt32_t
)0x00000002Ë

	)

10813 
	#LPTIM_IER_EXTTRIGIE
 ((
uöt32_t
)0x00000004Ë

	)

10814 
	#LPTIM_IER_CMPOKIE
 ((
uöt32_t
)0x00000008Ë

	)

10815 
	#LPTIM_IER_ARROKIE
 ((
uöt32_t
)0x00000010Ë

	)

10816 
	#LPTIM_IER_UPIE
 ((
uöt32_t
)0x00000020Ë

	)

10817 
	#LPTIM_IER_DOWNIE
 ((
uöt32_t
)0x00000040Ë

	)

10820 
	#LPTIM_CFGR_CKSEL
 ((
uöt32_t
)0x00000001Ë

	)

10822 
	#LPTIM_CFGR_CKPOL
 ((
uöt32_t
)0x00000006Ë

	)

10823 
	#LPTIM_CFGR_CKPOL_0
 ((
uöt32_t
)0x00000002Ë

	)

10824 
	#LPTIM_CFGR_CKPOL_1
 ((
uöt32_t
)0x00000004Ë

	)

10826 
	#LPTIM_CFGR_CKFLT
 ((
uöt32_t
)0x00000018Ë

	)

10827 
	#LPTIM_CFGR_CKFLT_0
 ((
uöt32_t
)0x00000008Ë

	)

10828 
	#LPTIM_CFGR_CKFLT_1
 ((
uöt32_t
)0x00000010Ë

	)

10830 
	#LPTIM_CFGR_TRGFLT
 ((
uöt32_t
)0x000000C0Ë

	)

10831 
	#LPTIM_CFGR_TRGFLT_0
 ((
uöt32_t
)0x00000040Ë

	)

10832 
	#LPTIM_CFGR_TRGFLT_1
 ((
uöt32_t
)0x00000080Ë

	)

10834 
	#LPTIM_CFGR_PRESC
 ((
uöt32_t
)0x00000E00Ë

	)

10835 
	#LPTIM_CFGR_PRESC_0
 ((
uöt32_t
)0x00000200Ë

	)

10836 
	#LPTIM_CFGR_PRESC_1
 ((
uöt32_t
)0x00000400Ë

	)

10837 
	#LPTIM_CFGR_PRESC_2
 ((
uöt32_t
)0x00000800Ë

	)

10839 
	#LPTIM_CFGR_TRIGSEL
 ((
uöt32_t
)0x0000E000Ë

	)

10840 
	#LPTIM_CFGR_TRIGSEL_0
 ((
uöt32_t
)0x00002000Ë

	)

10841 
	#LPTIM_CFGR_TRIGSEL_1
 ((
uöt32_t
)0x00004000Ë

	)

10842 
	#LPTIM_CFGR_TRIGSEL_2
 ((
uöt32_t
)0x00008000Ë

	)

10844 
	#LPTIM_CFGR_TRIGEN
 ((
uöt32_t
)0x00060000Ë

	)

10845 
	#LPTIM_CFGR_TRIGEN_0
 ((
uöt32_t
)0x00020000Ë

	)

10846 
	#LPTIM_CFGR_TRIGEN_1
 ((
uöt32_t
)0x00040000Ë

	)

10848 
	#LPTIM_CFGR_TIMOUT
 ((
uöt32_t
)0x00080000Ë

	)

10849 
	#LPTIM_CFGR_WAVE
 ((
uöt32_t
)0x00100000Ë

	)

10850 
	#LPTIM_CFGR_WAVPOL
 ((
uöt32_t
)0x00200000Ë

	)

10851 
	#LPTIM_CFGR_PRELOAD
 ((
uöt32_t
)0x00400000Ë

	)

10852 
	#LPTIM_CFGR_COUNTMODE
 ((
uöt32_t
)0x00800000Ë

	)

10853 
	#LPTIM_CFGR_ENC
 ((
uöt32_t
)0x01000000Ë

	)

10856 
	#LPTIM_CR_ENABLE
 ((
uöt32_t
)0x00000001Ë

	)

10857 
	#LPTIM_CR_SNGSTRT
 ((
uöt32_t
)0x00080002Ë

	)

10858 
	#LPTIM_CR_CNTSTRT
 ((
uöt32_t
)0x00000004Ë

	)

10861 
	#LPTIM_CMP_CMP
 ((
uöt32_t
)0x0000FFFFË

	)

10864 
	#LPTIM_ARR_ARR
 ((
uöt32_t
)0x0000FFFFË

	)

10867 
	#LPTIM_CNT_CNT
 ((
uöt32_t
)0x0000FFFFË

	)

10870 
	#LPTIM_OR_OR
 ((
uöt32_t
)0x00000003Ë

	)

10871 
	#LPTIM_OR_OR_0
 ((
uöt32_t
)0x00000001Ë

	)

10872 
	#LPTIM_OR_OR_1
 ((
uöt32_t
)0x00000002Ë

	)

10881 
	#USART_SR_PE
 ((
uöt16_t
)0x0001Ë

	)

10882 
	#USART_SR_FE
 ((
uöt16_t
)0x0002Ë

	)

10883 
	#USART_SR_NE
 ((
uöt16_t
)0x0004Ë

	)

10884 
	#USART_SR_ORE
 ((
uöt16_t
)0x0008Ë

	)

10885 
	#USART_SR_IDLE
 ((
uöt16_t
)0x0010Ë

	)

10886 
	#USART_SR_RXNE
 ((
uöt16_t
)0x0020Ë

	)

10887 
	#USART_SR_TC
 ((
uöt16_t
)0x0040Ë

	)

10888 
	#USART_SR_TXE
 ((
uöt16_t
)0x0080Ë

	)

10889 
	#USART_SR_LBD
 ((
uöt16_t
)0x0100Ë

	)

10890 
	#USART_SR_CTS
 ((
uöt16_t
)0x0200Ë

	)

10893 
	#USART_DR_DR
 ((
uöt16_t
)0x01FFË

	)

10896 
	#USART_BRR_DIV_Fø˘i⁄
 ((
uöt16_t
)0x000FË

	)

10897 
	#USART_BRR_DIV_M™tisß
 ((
uöt16_t
)0xFFF0Ë

	)

10900 
	#USART_CR1_SBK
 ((
uöt16_t
)0x0001Ë

	)

10901 
	#USART_CR1_RWU
 ((
uöt16_t
)0x0002Ë

	)

10902 
	#USART_CR1_RE
 ((
uöt16_t
)0x0004Ë

	)

10903 
	#USART_CR1_TE
 ((
uöt16_t
)0x0008Ë

	)

10904 
	#USART_CR1_IDLEIE
 ((
uöt16_t
)0x0010Ë

	)

10905 
	#USART_CR1_RXNEIE
 ((
uöt16_t
)0x0020Ë

	)

10906 
	#USART_CR1_TCIE
 ((
uöt16_t
)0x0040Ë

	)

10907 
	#USART_CR1_TXEIE
 ((
uöt16_t
)0x0080Ë

	)

10908 
	#USART_CR1_PEIE
 ((
uöt16_t
)0x0100Ë

	)

10909 
	#USART_CR1_PS
 ((
uöt16_t
)0x0200Ë

	)

10910 
	#USART_CR1_PCE
 ((
uöt16_t
)0x0400Ë

	)

10911 
	#USART_CR1_WAKE
 ((
uöt16_t
)0x0800Ë

	)

10912 
	#USART_CR1_M
 ((
uöt16_t
)0x1000Ë

	)

10913 
	#USART_CR1_UE
 ((
uöt16_t
)0x2000Ë

	)

10914 
	#USART_CR1_OVER8
 ((
uöt16_t
)0x8000Ë

	)

10917 
	#USART_CR2_ADD
 ((
uöt16_t
)0x000FË

	)

10918 
	#USART_CR2_LBDL
 ((
uöt16_t
)0x0020Ë

	)

10919 
	#USART_CR2_LBDIE
 ((
uöt16_t
)0x0040Ë

	)

10920 
	#USART_CR2_LBCL
 ((
uöt16_t
)0x0100Ë

	)

10921 
	#USART_CR2_CPHA
 ((
uöt16_t
)0x0200Ë

	)

10922 
	#USART_CR2_CPOL
 ((
uöt16_t
)0x0400Ë

	)

10923 
	#USART_CR2_CLKEN
 ((
uöt16_t
)0x0800Ë

	)

10925 
	#USART_CR2_STOP
 ((
uöt16_t
)0x3000Ë

	)

10926 
	#USART_CR2_STOP_0
 ((
uöt16_t
)0x1000Ë

	)

10927 
	#USART_CR2_STOP_1
 ((
uöt16_t
)0x2000Ë

	)

10929 
	#USART_CR2_LINEN
 ((
uöt16_t
)0x4000Ë

	)

10932 
	#USART_CR3_EIE
 ((
uöt16_t
)0x0001Ë

	)

10933 
	#USART_CR3_IREN
 ((
uöt16_t
)0x0002Ë

	)

10934 
	#USART_CR3_IRLP
 ((
uöt16_t
)0x0004Ë

	)

10935 
	#USART_CR3_HDSEL
 ((
uöt16_t
)0x0008Ë

	)

10936 
	#USART_CR3_NACK
 ((
uöt16_t
)0x0010Ë

	)

10937 
	#USART_CR3_SCEN
 ((
uöt16_t
)0x0020Ë

	)

10938 
	#USART_CR3_DMAR
 ((
uöt16_t
)0x0040Ë

	)

10939 
	#USART_CR3_DMAT
 ((
uöt16_t
)0x0080Ë

	)

10940 
	#USART_CR3_RTSE
 ((
uöt16_t
)0x0100Ë

	)

10941 
	#USART_CR3_CTSE
 ((
uöt16_t
)0x0200Ë

	)

10942 
	#USART_CR3_CTSIE
 ((
uöt16_t
)0x0400Ë

	)

10943 
	#USART_CR3_ONEBIT
 ((
uöt16_t
)0x0800Ë

	)

10946 
	#USART_GTPR_PSC
 ((
uöt16_t
)0x00FFË

	)

10947 
	#USART_GTPR_PSC_0
 ((
uöt16_t
)0x0001Ë

	)

10948 
	#USART_GTPR_PSC_1
 ((
uöt16_t
)0x0002Ë

	)

10949 
	#USART_GTPR_PSC_2
 ((
uöt16_t
)0x0004Ë

	)

10950 
	#USART_GTPR_PSC_3
 ((
uöt16_t
)0x0008Ë

	)

10951 
	#USART_GTPR_PSC_4
 ((
uöt16_t
)0x0010Ë

	)

10952 
	#USART_GTPR_PSC_5
 ((
uöt16_t
)0x0020Ë

	)

10953 
	#USART_GTPR_PSC_6
 ((
uöt16_t
)0x0040Ë

	)

10954 
	#USART_GTPR_PSC_7
 ((
uöt16_t
)0x0080Ë

	)

10956 
	#USART_GTPR_GT
 ((
uöt16_t
)0xFF00Ë

	)

10964 
	#WWDG_CR_T
 ((
uöt8_t
)0x7FË

	)

10965 
	#WWDG_CR_T0
 ((
uöt8_t
)0x01Ë

	)

10966 
	#WWDG_CR_T1
 ((
uöt8_t
)0x02Ë

	)

10967 
	#WWDG_CR_T2
 ((
uöt8_t
)0x04Ë

	)

10968 
	#WWDG_CR_T3
 ((
uöt8_t
)0x08Ë

	)

10969 
	#WWDG_CR_T4
 ((
uöt8_t
)0x10Ë

	)

10970 
	#WWDG_CR_T5
 ((
uöt8_t
)0x20Ë

	)

10971 
	#WWDG_CR_T6
 ((
uöt8_t
)0x40Ë

	)

10973 
	#WWDG_CR_WDGA
 ((
uöt8_t
)0x80Ë

	)

10976 
	#WWDG_CFR_W
 ((
uöt16_t
)0x007FË

	)

10977 
	#WWDG_CFR_W0
 ((
uöt16_t
)0x0001Ë

	)

10978 
	#WWDG_CFR_W1
 ((
uöt16_t
)0x0002Ë

	)

10979 
	#WWDG_CFR_W2
 ((
uöt16_t
)0x0004Ë

	)

10980 
	#WWDG_CFR_W3
 ((
uöt16_t
)0x0008Ë

	)

10981 
	#WWDG_CFR_W4
 ((
uöt16_t
)0x0010Ë

	)

10982 
	#WWDG_CFR_W5
 ((
uöt16_t
)0x0020Ë

	)

10983 
	#WWDG_CFR_W6
 ((
uöt16_t
)0x0040Ë

	)

10985 
	#WWDG_CFR_WDGTB
 ((
uöt16_t
)0x0180Ë

	)

10986 
	#WWDG_CFR_WDGTB0
 ((
uöt16_t
)0x0080Ë

	)

10987 
	#WWDG_CFR_WDGTB1
 ((
uöt16_t
)0x0100Ë

	)

10989 
	#WWDG_CFR_EWI
 ((
uöt16_t
)0x0200Ë

	)

10992 
	#WWDG_SR_EWIF
 ((
uöt8_t
)0x01Ë

	)

11001 
	#DBGMCU_IDCODE_DEV_ID
 ((
uöt32_t
)0x00000FFF)

	)

11002 
	#DBGMCU_IDCODE_REV_ID
 ((
uöt32_t
)0xFFFF0000)

	)

11005 
	#DBGMCU_CR_DBG_SLEEP
 ((
uöt32_t
)0x00000001)

	)

11006 
	#DBGMCU_CR_DBG_STOP
 ((
uöt32_t
)0x00000002)

	)

11007 
	#DBGMCU_CR_DBG_STANDBY
 ((
uöt32_t
)0x00000004)

	)

11008 
	#DBGMCU_CR_TRACE_IOEN
 ((
uöt32_t
)0x00000020)

	)

11010 
	#DBGMCU_CR_TRACE_MODE
 ((
uöt32_t
)0x000000C0)

	)

11011 
	#DBGMCU_CR_TRACE_MODE_0
 ((
uöt32_t
)0x00000040)

	)

11012 
	#DBGMCU_CR_TRACE_MODE_1
 ((
uöt32_t
)0x00000080)

	)

11015 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
uöt32_t
)0x00000001)

	)

11016 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
uöt32_t
)0x00000002)

	)

11017 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
uöt32_t
)0x00000004)

	)

11018 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
uöt32_t
)0x00000008)

	)

11019 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
uöt32_t
)0x00000010)

	)

11020 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
uöt32_t
)0x00000020)

	)

11021 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
uöt32_t
)0x00000040)

	)

11022 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
uöt32_t
)0x00000080)

	)

11023 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
uöt32_t
)0x00000100)

	)

11024 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
uöt32_t
)0x00000400)

	)

11025 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
uöt32_t
)0x00000800)

	)

11026 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
uöt32_t
)0x00001000)

	)

11027 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000)

	)

11028 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00400000)

	)

11029 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00800000)

	)

11030 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
uöt32_t
)0x02000000)

	)

11031 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
uöt32_t
)0x04000000)

	)

11033 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

11036 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
uöt32_t
)0x00000001)

	)

11037 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
uöt32_t
)0x00000002)

	)

11038 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
uöt32_t
)0x00010000)

	)

11039 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
uöt32_t
)0x00020000)

	)

11040 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
uöt32_t
)0x00040000)

	)

11048 
	#ETH_MACCR_WD
 ((
uöt32_t
)0x00800000Ë

	)

11049 
	#ETH_MACCR_JD
 ((
uöt32_t
)0x00400000Ë

	)

11050 
	#ETH_MACCR_IFG
 ((
uöt32_t
)0x000E0000Ë

	)

11051 
	#ETH_MACCR_IFG_96Bô
 ((
uöt32_t
)0x00000000Ë

	)

11052 
	#ETH_MACCR_IFG_88Bô
 ((
uöt32_t
)0x00020000Ë

	)

11053 
	#ETH_MACCR_IFG_80Bô
 ((
uöt32_t
)0x00040000Ë

	)

11054 
	#ETH_MACCR_IFG_72Bô
 ((
uöt32_t
)0x00060000Ë

	)

11055 
	#ETH_MACCR_IFG_64Bô
 ((
uöt32_t
)0x00080000Ë

	)

11056 
	#ETH_MACCR_IFG_56Bô
 ((
uöt32_t
)0x000A0000Ë

	)

11057 
	#ETH_MACCR_IFG_48Bô
 ((
uöt32_t
)0x000C0000Ë

	)

11058 
	#ETH_MACCR_IFG_40Bô
 ((
uöt32_t
)0x000E0000Ë

	)

11059 
	#ETH_MACCR_CSD
 ((
uöt32_t
)0x00010000Ë

	)

11060 
	#ETH_MACCR_FES
 ((
uöt32_t
)0x00004000Ë

	)

11061 
	#ETH_MACCR_ROD
 ((
uöt32_t
)0x00002000Ë

	)

11062 
	#ETH_MACCR_LM
 ((
uöt32_t
)0x00001000Ë

	)

11063 
	#ETH_MACCR_DM
 ((
uöt32_t
)0x00000800Ë

	)

11064 
	#ETH_MACCR_IPCO
 ((
uöt32_t
)0x00000400Ë

	)

11065 
	#ETH_MACCR_RD
 ((
uöt32_t
)0x00000200Ë

	)

11066 
	#ETH_MACCR_APCS
 ((
uöt32_t
)0x00000080Ë

	)

11067 
	#ETH_MACCR_BL
 ((
uöt32_t
)0x00000060Ë

	)

11069 
	#ETH_MACCR_BL_10
 ((
uöt32_t
)0x00000000Ë

	)

11070 
	#ETH_MACCR_BL_8
 ((
uöt32_t
)0x00000020Ë

	)

11071 
	#ETH_MACCR_BL_4
 ((
uöt32_t
)0x00000040Ë

	)

11072 
	#ETH_MACCR_BL_1
 ((
uöt32_t
)0x00000060Ë

	)

11073 
	#ETH_MACCR_DC
 ((
uöt32_t
)0x00000010Ë

	)

11074 
	#ETH_MACCR_TE
 ((
uöt32_t
)0x00000008Ë

	)

11075 
	#ETH_MACCR_RE
 ((
uöt32_t
)0x00000004Ë

	)

11078 
	#ETH_MACFFR_RA
 ((
uöt32_t
)0x80000000Ë

	)

11079 
	#ETH_MACFFR_HPF
 ((
uöt32_t
)0x00000400Ë

	)

11080 
	#ETH_MACFFR_SAF
 ((
uöt32_t
)0x00000200Ë

	)

11081 
	#ETH_MACFFR_SAIF
 ((
uöt32_t
)0x00000100Ë

	)

11082 
	#ETH_MACFFR_PCF
 ((
uöt32_t
)0x000000C0Ë

	)

11083 
	#ETH_MACFFR_PCF_BlockAŒ
 ((
uöt32_t
)0x00000040Ë

	)

11084 
	#ETH_MACFFR_PCF_F‹w¨dAŒ
 ((
uöt32_t
)0x00000080Ë

	)

11085 
	#ETH_MACFFR_PCF_F‹w¨dPas£dAddrFûãr
 ((
uöt32_t
)0x000000C0Ë

	)

11086 
	#ETH_MACFFR_BFD
 ((
uöt32_t
)0x00000020Ë

	)

11087 
	#ETH_MACFFR_PAM
 ((
uöt32_t
)0x00000010Ë

	)

11088 
	#ETH_MACFFR_DAIF
 ((
uöt32_t
)0x00000008Ë

	)

11089 
	#ETH_MACFFR_HM
 ((
uöt32_t
)0x00000004Ë

	)

11090 
	#ETH_MACFFR_HU
 ((
uöt32_t
)0x00000002Ë

	)

11091 
	#ETH_MACFFR_PM
 ((
uöt32_t
)0x00000001Ë

	)

11094 
	#ETH_MACHTHR_HTH
 ((
uöt32_t
)0xFFFFFFFFË

	)

11097 
	#ETH_MACHTLR_HTL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11100 
	#ETH_MACMIIAR_PA
 ((
uöt32_t
)0x0000F800Ë

	)

11101 
	#ETH_MACMIIAR_MR
 ((
uöt32_t
)0x000007C0Ë

	)

11102 
	#ETH_MACMIIAR_CR
 ((
uöt32_t
)0x0000001CË

	)

11103 
	#ETH_MACMIIAR_CR_Div42
 ((
uöt32_t
)0x00000000Ë

	)

11104 
	#ETH_MACMIIAR_CR_Div62
 ((
uöt32_t
)0x00000004Ë

	)

11105 
	#ETH_MACMIIAR_CR_Div16
 ((
uöt32_t
)0x00000008Ë

	)

11106 
	#ETH_MACMIIAR_CR_Div26
 ((
uöt32_t
)0x0000000CË

	)

11107 
	#ETH_MACMIIAR_CR_Div102
 ((
uöt32_t
)0x00000010Ë

	)

11108 
	#ETH_MACMIIAR_MW
 ((
uöt32_t
)0x00000002Ë

	)

11109 
	#ETH_MACMIIAR_MB
 ((
uöt32_t
)0x00000001Ë

	)

11112 
	#ETH_MACMIIDR_MD
 ((
uöt32_t
)0x0000FFFFË

	)

11115 
	#ETH_MACFCR_PT
 ((
uöt32_t
)0xFFFF0000Ë

	)

11116 
	#ETH_MACFCR_ZQPD
 ((
uöt32_t
)0x00000080Ë

	)

11117 
	#ETH_MACFCR_PLT
 ((
uöt32_t
)0x00000030Ë

	)

11118 
	#ETH_MACFCR_PLT_Möus4
 ((
uöt32_t
)0x00000000Ë

	)

11119 
	#ETH_MACFCR_PLT_Möus28
 ((
uöt32_t
)0x00000010Ë

	)

11120 
	#ETH_MACFCR_PLT_Möus144
 ((
uöt32_t
)0x00000020Ë

	)

11121 
	#ETH_MACFCR_PLT_Möus256
 ((
uöt32_t
)0x00000030Ë

	)

11122 
	#ETH_MACFCR_UPFD
 ((
uöt32_t
)0x00000008Ë

	)

11123 
	#ETH_MACFCR_RFCE
 ((
uöt32_t
)0x00000004Ë

	)

11124 
	#ETH_MACFCR_TFCE
 ((
uöt32_t
)0x00000002Ë

	)

11125 
	#ETH_MACFCR_FCBBPA
 ((
uöt32_t
)0x00000001Ë

	)

11128 
	#ETH_MACVLANTR_VLANTC
 ((
uöt32_t
)0x00010000Ë

	)

11129 
	#ETH_MACVLANTR_VLANTI
 ((
uöt32_t
)0x0000FFFFË

	)

11132 
	#ETH_MACRWUFFR_D
 ((
uöt32_t
)0xFFFFFFFFË

	)

11146 
	#ETH_MACPMTCSR_WFFRPR
 ((
uöt32_t
)0x80000000Ë

	)

11147 
	#ETH_MACPMTCSR_GU
 ((
uöt32_t
)0x00000200Ë

	)

11148 
	#ETH_MACPMTCSR_WFR
 ((
uöt32_t
)0x00000040Ë

	)

11149 
	#ETH_MACPMTCSR_MPR
 ((
uöt32_t
)0x00000020Ë

	)

11150 
	#ETH_MACPMTCSR_WFE
 ((
uöt32_t
)0x00000004Ë

	)

11151 
	#ETH_MACPMTCSR_MPE
 ((
uöt32_t
)0x00000002Ë

	)

11152 
	#ETH_MACPMTCSR_PD
 ((
uöt32_t
)0x00000001Ë

	)

11155 
	#ETH_MACSR_TSTS
 ((
uöt32_t
)0x00000200Ë

	)

11156 
	#ETH_MACSR_MMCTS
 ((
uöt32_t
)0x00000040Ë

	)

11157 
	#ETH_MACSR_MMMCRS
 ((
uöt32_t
)0x00000020Ë

	)

11158 
	#ETH_MACSR_MMCS
 ((
uöt32_t
)0x00000010Ë

	)

11159 
	#ETH_MACSR_PMTS
 ((
uöt32_t
)0x00000008Ë

	)

11162 
	#ETH_MACIMR_TSTIM
 ((
uöt32_t
)0x00000200Ë

	)

11163 
	#ETH_MACIMR_PMTIM
 ((
uöt32_t
)0x00000008Ë

	)

11166 
	#ETH_MACA0HR_MACA0H
 ((
uöt32_t
)0x0000FFFFË

	)

11169 
	#ETH_MACA0LR_MACA0L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11172 
	#ETH_MACA1HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

11173 
	#ETH_MACA1HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

11174 
	#ETH_MACA1HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

11175 
	#ETH_MACA1HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

11176 
	#ETH_MACA1HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

11177 
	#ETH_MACA1HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

11178 
	#ETH_MACA1HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

11179 
	#ETH_MACA1HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

11180 
	#ETH_MACA1HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

11181 
	#ETH_MACA1HR_MACA1H
 ((
uöt32_t
)0x0000FFFFË

	)

11184 
	#ETH_MACA1LR_MACA1L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11187 
	#ETH_MACA2HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

11188 
	#ETH_MACA2HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

11189 
	#ETH_MACA2HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

11190 
	#ETH_MACA2HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

11191 
	#ETH_MACA2HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

11192 
	#ETH_MACA2HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

11193 
	#ETH_MACA2HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

11194 
	#ETH_MACA2HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

11195 
	#ETH_MACA2HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

11196 
	#ETH_MACA2HR_MACA2H
 ((
uöt32_t
)0x0000FFFFË

	)

11199 
	#ETH_MACA2LR_MACA2L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11202 
	#ETH_MACA3HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

11203 
	#ETH_MACA3HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

11204 
	#ETH_MACA3HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

11205 
	#ETH_MACA3HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

11206 
	#ETH_MACA3HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

11207 
	#ETH_MACA3HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

11208 
	#ETH_MACA3HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

11209 
	#ETH_MACA3HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

11210 
	#ETH_MACA3HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

11211 
	#ETH_MACA3HR_MACA3H
 ((
uöt32_t
)0x0000FFFFË

	)

11214 
	#ETH_MACA3LR_MACA3L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11221 
	#ETH_MMCCR_MCFHP
 ((
uöt32_t
)0x00000020Ë

	)

11222 
	#ETH_MMCCR_MCP
 ((
uöt32_t
)0x00000010Ë

	)

11223 
	#ETH_MMCCR_MCF
 ((
uöt32_t
)0x00000008Ë

	)

11224 
	#ETH_MMCCR_ROR
 ((
uöt32_t
)0x00000004Ë

	)

11225 
	#ETH_MMCCR_CSR
 ((
uöt32_t
)0x00000002Ë

	)

11226 
	#ETH_MMCCR_CR
 ((
uöt32_t
)0x00000001Ë

	)

11229 
	#ETH_MMCRIR_RGUFS
 ((
uöt32_t
)0x00020000Ë

	)

11230 
	#ETH_MMCRIR_RFAES
 ((
uöt32_t
)0x00000040Ë

	)

11231 
	#ETH_MMCRIR_RFCES
 ((
uöt32_t
)0x00000020Ë

	)

11234 
	#ETH_MMCTIR_TGFS
 ((
uöt32_t
)0x00200000Ë

	)

11235 
	#ETH_MMCTIR_TGFMSCS
 ((
uöt32_t
)0x00008000Ë

	)

11236 
	#ETH_MMCTIR_TGFSCS
 ((
uöt32_t
)0x00004000Ë

	)

11239 
	#ETH_MMCRIMR_RGUFM
 ((
uöt32_t
)0x00020000Ë

	)

11240 
	#ETH_MMCRIMR_RFAEM
 ((
uöt32_t
)0x00000040Ë

	)

11241 
	#ETH_MMCRIMR_RFCEM
 ((
uöt32_t
)0x00000020Ë

	)

11244 
	#ETH_MMCTIMR_TGFM
 ((
uöt32_t
)0x00200000Ë

	)

11245 
	#ETH_MMCTIMR_TGFMSCM
 ((
uöt32_t
)0x00008000Ë

	)

11246 
	#ETH_MMCTIMR_TGFSCM
 ((
uöt32_t
)0x00004000Ë

	)

11249 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11252 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11255 
	#ETH_MMCTGFCR_TGFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11258 
	#ETH_MMCRFCECR_RFCEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11261 
	#ETH_MMCRFAECR_RFAEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11264 
	#ETH_MMCRGUFCR_RGUFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11271 
	#ETH_PTPTSCR_TSCNT
 ((
uöt32_t
)0x00030000Ë

	)

11272 
	#ETH_PTPTSSR_TSSMRME
 ((
uöt32_t
)0x00008000Ë

	)

11273 
	#ETH_PTPTSSR_TSSEME
 ((
uöt32_t
)0x00004000Ë

	)

11274 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
uöt32_t
)0x00002000Ë

	)

11275 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
uöt32_t
)0x00001000Ë

	)

11276 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
uöt32_t
)0x00000800Ë

	)

11277 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
uöt32_t
)0x00000400Ë

	)

11278 
	#ETH_PTPTSSR_TSSSR
 ((
uöt32_t
)0x00000200Ë

	)

11279 
	#ETH_PTPTSSR_TSSARFE
 ((
uöt32_t
)0x00000100Ë

	)

11281 
	#ETH_PTPTSCR_TSARU
 ((
uöt32_t
)0x00000020Ë

	)

11282 
	#ETH_PTPTSCR_TSITE
 ((
uöt32_t
)0x00000010Ë

	)

11283 
	#ETH_PTPTSCR_TSSTU
 ((
uöt32_t
)0x00000008Ë

	)

11284 
	#ETH_PTPTSCR_TSSTI
 ((
uöt32_t
)0x00000004Ë

	)

11285 
	#ETH_PTPTSCR_TSFCU
 ((
uöt32_t
)0x00000002Ë

	)

11286 
	#ETH_PTPTSCR_TSE
 ((
uöt32_t
)0x00000001Ë

	)

11289 
	#ETH_PTPSSIR_STSSI
 ((
uöt32_t
)0x000000FFË

	)

11292 
	#ETH_PTPTSHR_STS
 ((
uöt32_t
)0xFFFFFFFFË

	)

11295 
	#ETH_PTPTSLR_STPNS
 ((
uöt32_t
)0x80000000Ë

	)

11296 
	#ETH_PTPTSLR_STSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

11299 
	#ETH_PTPTSHUR_TSUS
 ((
uöt32_t
)0xFFFFFFFFË

	)

11302 
	#ETH_PTPTSLUR_TSUPNS
 ((
uöt32_t
)0x80000000Ë

	)

11303 
	#ETH_PTPTSLUR_TSUSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

11306 
	#ETH_PTPTSAR_TSA
 ((
uöt32_t
)0xFFFFFFFFË

	)

11309 
	#ETH_PTPTTHR_TTSH
 ((
uöt32_t
)0xFFFFFFFFË

	)

11312 
	#ETH_PTPTTLR_TTSL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11315 
	#ETH_PTPTSSR_TSTTR
 ((
uöt32_t
)0x00000020Ë

	)

11316 
	#ETH_PTPTSSR_TSSO
 ((
uöt32_t
)0x00000010Ë

	)

11323 
	#ETH_DMABMR_AAB
 ((
uöt32_t
)0x02000000Ë

	)

11324 
	#ETH_DMABMR_FPM
 ((
uöt32_t
)0x01000000Ë

	)

11325 
	#ETH_DMABMR_USP
 ((
uöt32_t
)0x00800000Ë

	)

11326 
	#ETH_DMABMR_RDP
 ((
uöt32_t
)0x007E0000Ë

	)

11327 
	#ETH_DMABMR_RDP_1Bót
 ((
uöt32_t
)0x00020000Ë

	)

11328 
	#ETH_DMABMR_RDP_2Bót
 ((
uöt32_t
)0x00040000Ë

	)

11329 
	#ETH_DMABMR_RDP_4Bót
 ((
uöt32_t
)0x00080000Ë

	)

11330 
	#ETH_DMABMR_RDP_8Bót
 ((
uöt32_t
)0x00100000Ë

	)

11331 
	#ETH_DMABMR_RDP_16Bót
 ((
uöt32_t
)0x00200000Ë

	)

11332 
	#ETH_DMABMR_RDP_32Bót
 ((
uöt32_t
)0x00400000Ë

	)

11333 
	#ETH_DMABMR_RDP_4xPBL_4Bót
 ((
uöt32_t
)0x01020000Ë

	)

11334 
	#ETH_DMABMR_RDP_4xPBL_8Bót
 ((
uöt32_t
)0x01040000Ë

	)

11335 
	#ETH_DMABMR_RDP_4xPBL_16Bót
 ((
uöt32_t
)0x01080000Ë

	)

11336 
	#ETH_DMABMR_RDP_4xPBL_32Bót
 ((
uöt32_t
)0x01100000Ë

	)

11337 
	#ETH_DMABMR_RDP_4xPBL_64Bót
 ((
uöt32_t
)0x01200000Ë

	)

11338 
	#ETH_DMABMR_RDP_4xPBL_128Bót
 ((
uöt32_t
)0x01400000Ë

	)

11339 
	#ETH_DMABMR_FB
 ((
uöt32_t
)0x00010000Ë

	)

11340 
	#ETH_DMABMR_RTPR
 ((
uöt32_t
)0x0000C000Ë

	)

11341 
	#ETH_DMABMR_RTPR_1_1
 ((
uöt32_t
)0x00000000Ë

	)

11342 
	#ETH_DMABMR_RTPR_2_1
 ((
uöt32_t
)0x00004000Ë

	)

11343 
	#ETH_DMABMR_RTPR_3_1
 ((
uöt32_t
)0x00008000Ë

	)

11344 
	#ETH_DMABMR_RTPR_4_1
 ((
uöt32_t
)0x0000C000Ë

	)

11345 
	#ETH_DMABMR_PBL
 ((
uöt32_t
)0x00003F00Ë

	)

11346 
	#ETH_DMABMR_PBL_1Bót
 ((
uöt32_t
)0x00000100Ë

	)

11347 
	#ETH_DMABMR_PBL_2Bót
 ((
uöt32_t
)0x00000200Ë

	)

11348 
	#ETH_DMABMR_PBL_4Bót
 ((
uöt32_t
)0x00000400Ë

	)

11349 
	#ETH_DMABMR_PBL_8Bót
 ((
uöt32_t
)0x00000800Ë

	)

11350 
	#ETH_DMABMR_PBL_16Bót
 ((
uöt32_t
)0x00001000Ë

	)

11351 
	#ETH_DMABMR_PBL_32Bót
 ((
uöt32_t
)0x00002000Ë

	)

11352 
	#ETH_DMABMR_PBL_4xPBL_4Bót
 ((
uöt32_t
)0x01000100Ë

	)

11353 
	#ETH_DMABMR_PBL_4xPBL_8Bót
 ((
uöt32_t
)0x01000200Ë

	)

11354 
	#ETH_DMABMR_PBL_4xPBL_16Bót
 ((
uöt32_t
)0x01000400Ë

	)

11355 
	#ETH_DMABMR_PBL_4xPBL_32Bót
 ((
uöt32_t
)0x01000800Ë

	)

11356 
	#ETH_DMABMR_PBL_4xPBL_64Bót
 ((
uöt32_t
)0x01001000Ë

	)

11357 
	#ETH_DMABMR_PBL_4xPBL_128Bót
 ((
uöt32_t
)0x01002000Ë

	)

11358 
	#ETH_DMABMR_EDE
 ((
uöt32_t
)0x00000080Ë

	)

11359 
	#ETH_DMABMR_DSL
 ((
uöt32_t
)0x0000007CË

	)

11360 
	#ETH_DMABMR_DA
 ((
uöt32_t
)0x00000002Ë

	)

11361 
	#ETH_DMABMR_SR
 ((
uöt32_t
)0x00000001Ë

	)

11364 
	#ETH_DMATPDR_TPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

11367 
	#ETH_DMARPDR_RPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

11370 
	#ETH_DMARDLAR_SRL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11373 
	#ETH_DMATDLAR_STL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11376 
	#ETH_DMASR_TSTS
 ((
uöt32_t
)0x20000000Ë

	)

11377 
	#ETH_DMASR_PMTS
 ((
uöt32_t
)0x10000000Ë

	)

11378 
	#ETH_DMASR_MMCS
 ((
uöt32_t
)0x08000000Ë

	)

11379 
	#ETH_DMASR_EBS
 ((
uöt32_t
)0x03800000Ë

	)

11381 
	#ETH_DMASR_EBS_DescAc˚ss
 ((
uöt32_t
)0x02000000Ë

	)

11382 
	#ETH_DMASR_EBS_RódTønsf
 ((
uöt32_t
)0x01000000Ë

	)

11383 
	#ETH_DMASR_EBS_D©aTønsfTx
 ((
uöt32_t
)0x00800000Ë

	)

11384 
	#ETH_DMASR_TPS
 ((
uöt32_t
)0x00700000Ë

	)

11385 
	#ETH_DMASR_TPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

11386 
	#ETH_DMASR_TPS_Fëchög
 ((
uöt32_t
)0x00100000Ë

	)

11387 
	#ETH_DMASR_TPS_Waôög
 ((
uöt32_t
)0x00200000Ë

	)

11388 
	#ETH_DMASR_TPS_Ródög
 ((
uöt32_t
)0x00300000Ë

	)

11389 
	#ETH_DMASR_TPS_Su•íded
 ((
uöt32_t
)0x00600000Ë

	)

11390 
	#ETH_DMASR_TPS_Closög
 ((
uöt32_t
)0x00700000Ë

	)

11391 
	#ETH_DMASR_RPS
 ((
uöt32_t
)0x000E0000Ë

	)

11392 
	#ETH_DMASR_RPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

11393 
	#ETH_DMASR_RPS_Fëchög
 ((
uöt32_t
)0x00020000Ë

	)

11394 
	#ETH_DMASR_RPS_Waôög
 ((
uöt32_t
)0x00060000Ë

	)

11395 
	#ETH_DMASR_RPS_Su•íded
 ((
uöt32_t
)0x00080000Ë

	)

11396 
	#ETH_DMASR_RPS_Closög
 ((
uöt32_t
)0x000A0000Ë

	)

11397 
	#ETH_DMASR_RPS_Queuög
 ((
uöt32_t
)0x000E0000Ë

	)

11398 
	#ETH_DMASR_NIS
 ((
uöt32_t
)0x00010000Ë

	)

11399 
	#ETH_DMASR_AIS
 ((
uöt32_t
)0x00008000Ë

	)

11400 
	#ETH_DMASR_ERS
 ((
uöt32_t
)0x00004000Ë

	)

11401 
	#ETH_DMASR_FBES
 ((
uöt32_t
)0x00002000Ë

	)

11402 
	#ETH_DMASR_ETS
 ((
uöt32_t
)0x00000400Ë

	)

11403 
	#ETH_DMASR_RWTS
 ((
uöt32_t
)0x00000200Ë

	)

11404 
	#ETH_DMASR_RPSS
 ((
uöt32_t
)0x00000100Ë

	)

11405 
	#ETH_DMASR_RBUS
 ((
uöt32_t
)0x00000080Ë

	)

11406 
	#ETH_DMASR_RS
 ((
uöt32_t
)0x00000040Ë

	)

11407 
	#ETH_DMASR_TUS
 ((
uöt32_t
)0x00000020Ë

	)

11408 
	#ETH_DMASR_ROS
 ((
uöt32_t
)0x00000010Ë

	)

11409 
	#ETH_DMASR_TJTS
 ((
uöt32_t
)0x00000008Ë

	)

11410 
	#ETH_DMASR_TBUS
 ((
uöt32_t
)0x00000004Ë

	)

11411 
	#ETH_DMASR_TPSS
 ((
uöt32_t
)0x00000002Ë

	)

11412 
	#ETH_DMASR_TS
 ((
uöt32_t
)0x00000001Ë

	)

11415 
	#ETH_DMAOMR_DTCEFD
 ((
uöt32_t
)0x04000000Ë

	)

11416 
	#ETH_DMAOMR_RSF
 ((
uöt32_t
)0x02000000Ë

	)

11417 
	#ETH_DMAOMR_DFRF
 ((
uöt32_t
)0x01000000Ë

	)

11418 
	#ETH_DMAOMR_TSF
 ((
uöt32_t
)0x00200000Ë

	)

11419 
	#ETH_DMAOMR_FTF
 ((
uöt32_t
)0x00100000Ë

	)

11420 
	#ETH_DMAOMR_TTC
 ((
uöt32_t
)0x0001C000Ë

	)

11421 
	#ETH_DMAOMR_TTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

11422 
	#ETH_DMAOMR_TTC_128Byãs
 ((
uöt32_t
)0x00004000Ë

	)

11423 
	#ETH_DMAOMR_TTC_192Byãs
 ((
uöt32_t
)0x00008000Ë

	)

11424 
	#ETH_DMAOMR_TTC_256Byãs
 ((
uöt32_t
)0x0000C000Ë

	)

11425 
	#ETH_DMAOMR_TTC_40Byãs
 ((
uöt32_t
)0x00010000Ë

	)

11426 
	#ETH_DMAOMR_TTC_32Byãs
 ((
uöt32_t
)0x00014000Ë

	)

11427 
	#ETH_DMAOMR_TTC_24Byãs
 ((
uöt32_t
)0x00018000Ë

	)

11428 
	#ETH_DMAOMR_TTC_16Byãs
 ((
uöt32_t
)0x0001C000Ë

	)

11429 
	#ETH_DMAOMR_ST
 ((
uöt32_t
)0x00002000Ë

	)

11430 
	#ETH_DMAOMR_FEF
 ((
uöt32_t
)0x00000080Ë

	)

11431 
	#ETH_DMAOMR_FUGF
 ((
uöt32_t
)0x00000040Ë

	)

11432 
	#ETH_DMAOMR_RTC
 ((
uöt32_t
)0x00000018Ë

	)

11433 
	#ETH_DMAOMR_RTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

11434 
	#ETH_DMAOMR_RTC_32Byãs
 ((
uöt32_t
)0x00000008Ë

	)

11435 
	#ETH_DMAOMR_RTC_96Byãs
 ((
uöt32_t
)0x00000010Ë

	)

11436 
	#ETH_DMAOMR_RTC_128Byãs
 ((
uöt32_t
)0x00000018Ë

	)

11437 
	#ETH_DMAOMR_OSF
 ((
uöt32_t
)0x00000004Ë

	)

11438 
	#ETH_DMAOMR_SR
 ((
uöt32_t
)0x00000002Ë

	)

11441 
	#ETH_DMAIER_NISE
 ((
uöt32_t
)0x00010000Ë

	)

11442 
	#ETH_DMAIER_AISE
 ((
uöt32_t
)0x00008000Ë

	)

11443 
	#ETH_DMAIER_ERIE
 ((
uöt32_t
)0x00004000Ë

	)

11444 
	#ETH_DMAIER_FBEIE
 ((
uöt32_t
)0x00002000Ë

	)

11445 
	#ETH_DMAIER_ETIE
 ((
uöt32_t
)0x00000400Ë

	)

11446 
	#ETH_DMAIER_RWTIE
 ((
uöt32_t
)0x00000200Ë

	)

11447 
	#ETH_DMAIER_RPSIE
 ((
uöt32_t
)0x00000100Ë

	)

11448 
	#ETH_DMAIER_RBUIE
 ((
uöt32_t
)0x00000080Ë

	)

11449 
	#ETH_DMAIER_RIE
 ((
uöt32_t
)0x00000040Ë

	)

11450 
	#ETH_DMAIER_TUIE
 ((
uöt32_t
)0x00000020Ë

	)

11451 
	#ETH_DMAIER_ROIE
 ((
uöt32_t
)0x00000010Ë

	)

11452 
	#ETH_DMAIER_TJTIE
 ((
uöt32_t
)0x00000008Ë

	)

11453 
	#ETH_DMAIER_TBUIE
 ((
uöt32_t
)0x00000004Ë

	)

11454 
	#ETH_DMAIER_TPSIE
 ((
uöt32_t
)0x00000002Ë

	)

11455 
	#ETH_DMAIER_TIE
 ((
uöt32_t
)0x00000001Ë

	)

11458 
	#ETH_DMAMFBOCR_OFOC
 ((
uöt32_t
)0x10000000Ë

	)

11459 
	#ETH_DMAMFBOCR_MFA
 ((
uöt32_t
)0x0FFE0000Ë

	)

11460 
	#ETH_DMAMFBOCR_OMFC
 ((
uöt32_t
)0x00010000Ë

	)

11461 
	#ETH_DMAMFBOCR_MFC
 ((
uöt32_t
)0x0000FFFFË

	)

11464 
	#ETH_DMACHTDR_HTDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

11467 
	#ETH_DMACHRDR_HRDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

11470 
	#ETH_DMACHTBAR_HTBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

11473 
	#ETH_DMACHRBAR_HRBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

11483 #ifde‡
USE_STDPERIPH_DRIVER


11484 
	~"°m32f4xx_c⁄f.h
"

11491 
	#SET_BIT
(
REG
, 
BIT
Ë((REGË|(BIT))

	)

11493 
	#CLEAR_BIT
(
REG
, 
BIT
Ë((REGË&~(BIT))

	)

11495 
	#READ_BIT
(
REG
, 
BIT
Ë((REGË& (BIT))

	)

11497 
	#CLEAR_REG
(
REG
Ë((REGË(0x0))

	)

11499 
	#WRITE_REG
(
REG
, 
VAL
Ë((REGË(VAL))

	)

11501 
	#READ_REG
(
REG
Ë((REG))

	)

11503 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
Ë
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)Ë& (~(CLEARMASK))Ë| (SETMASK)))

	)

11509 #ifde‡
__˝lu•lus


11510 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\STM32F~2.H

23 #i‚de‡
__STM32F4xx_CONF_H


24 
	#__STM32F4xx_CONF_H


	)

26 #i‡
deföed
 (
HSE_VALUE
)

28 #unde‡
HSE_VALUE


29 
	#HSE_VALUE
 ((
uöt32_t
)8000000)

	)

34 
	~"°m32f4xx_adc.h
"

35 
	~"°m32f4xx_ˇn.h
"

36 
	~"°m32f4xx_¸c.h
"

37 
	~"°m32f4xx_¸yp.h
"

38 
	~"°m32f4xx_dac.h
"

39 
	~"°m32f4xx_dbgmcu.h
"

40 
	~"°m32f4xx_dcmi.h
"

41 
	~"°m32f4xx_dma.h
"

42 
	~"°m32f4xx_exti.h
"

43 
	~"°m32f4xx_Êash.h
"

44 
	~"°m32f4xx_fsmc.h
"

45 
	~"°m32f4xx_hash.h
"

46 
	~"°m32f4xx_gpio.h
"

47 
	~"°m32f4xx_i2c.h
"

48 
	~"°m32f4xx_iwdg.h
"

49 
	~"°m32f4xx_pwr.h
"

50 
	~"°m32f4xx_rcc.h
"

51 
	~"°m32f4xx_∫g.h
"

52 
	~"°m32f4xx_πc.h
"

53 
	~"°m32f4xx_sdio.h
"

54 
	~"°m32f4xx_•i.h
"

55 
	~"°m32f4xx_syscfg.h
"

56 
	~"°m32f4xx_tim.h
"

57 
	~"°m32f4xx_ußπ.h
"

58 
	~"°m32f4xx_wwdg.h
"

59 
	~"misc.h
"

75 #ifde‡ 
USE_FULL_ASSERT


85 
	#as£π_∑øm
(
ex¥
Ë(”x¥Ë? ()0 : 
	`as£π_Áûed
((
uöt8_t
 *)
__FILE__
, 
__LINE__
))

	)

87 
as£π_Áûed
(
uöt8_t
* 
fûe
, 
uöt32_t
 
löe
);

89 
	#as£π_∑øm
(
ex¥
Ë(()0)

	)

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\STM32F~3.H

24 #i‚de‡
__STM32F4_DISCOVERY_H


25 
	#__STM32F4_DISCOVERY_H


	)

27 #ifde‡
__˝lu•lus


32 
	~"°m32f4xx.h
"

51 
LED4
 = 0,

52 
LED3
 = 1,

53 
LED5
 = 2,

54 
LED6
 = 3

55 } 
	tLed_Ty≥Def
;

59 
BUTTON_USER
 = 0,

60 } 
	tBuâ⁄_Ty≥Def
;

64 
BUTTON_MODE_GPIO
 = 0,

65 
BUTTON_MODE_EXTI
 = 1

66 } 
	tBuâ⁄Mode_Ty≥Def
;

78 
	#LEDn
 4

	)

80 
	#LED4_PIN
 
GPIO_Pö_12


	)

81 
	#LED4_GPIO_PORT
 
GPIOD


	)

82 
	#LED4_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

84 
	#LED3_PIN
 
GPIO_Pö_13


	)

85 
	#LED3_GPIO_PORT
 
GPIOD


	)

86 
	#LED3_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

88 
	#LED5_PIN
 
GPIO_Pö_14


	)

89 
	#LED5_GPIO_PORT
 
GPIOD


	)

90 
	#LED5_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

92 
	#LED6_PIN
 
GPIO_Pö_15


	)

93 
	#LED6_GPIO_PORT
 
GPIOD


	)

94 
	#LED6_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

102 
	#BUTTONn
 1

	)

107 
	#USER_BUTTON_PIN
 
GPIO_Pö_0


	)

108 
	#USER_BUTTON_GPIO_PORT
 
GPIOA


	)

109 
	#USER_BUTTON_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOA


	)

110 
	#USER_BUTTON_EXTI_LINE
 
EXTI_Löe0


	)

111 
	#USER_BUTTON_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOA


	)

112 
	#USER_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PöSour˚0


	)

113 
	#USER_BUTTON_EXTI_IRQn
 
EXTI0_IRQn


	)

129 
STM_EVAL_LEDInô
(
Led_Ty≥Def
 
Led
);

130 
STM_EVAL_LEDOn
(
Led_Ty≥Def
 
Led
);

131 
STM_EVAL_LEDOff
(
Led_Ty≥Def
 
Led
);

132 
STM_EVAL_LEDToggÀ
(
Led_Ty≥Def
 
Led
);

133 
STM_EVAL_PBInô
(
Buâ⁄_Ty≥Def
 
Buâ⁄
, 
Buâ⁄Mode_Ty≥Def
 
Buâ⁄_Mode
);

134 
uöt32_t
 
STM_EVAL_PBGëSèã
(
Buâ⁄_Ty≥Def
 
Buâ⁄
);

139 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\SYSTEM~1.H

39 #i‚de‡
__SYSTEM_STM32F4XX_H


40 
	#__SYSTEM_STM32F4XX_H


	)

42 #ifde‡
__˝lu•lus


59 
uöt32_t
 
Sy°emC‹eClock
;

86 
Sy°emInô
();

87 
Sy°emC‹eClockUpd©e
();

92 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\arm_math.h

251 #i‚de‡
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #i‡
deföed
 (
ARM_MATH_CM4
)

257 
	~"c‹e_cm4.h
"

258 #ñi‡
deföed
 (
ARM_MATH_CM3
)

259 
	~"c‹e_cm3.h
"

260 #ñi‡
deföed
 (
ARM_MATH_CM0
)

261 
	~"c‹e_cm0.h
"

263 
	~"ARMCM4.h
"

267 #unde‡
__CMSIS_GENERIC


268 
	~"°rög.h
"

269 
	~"m©h.h
"

270 #ifdef 
__˝lu•lus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

314 } 
	t¨m_°©us
;

319 
öt8_t
 
	tq7_t
;

324 
öt16_t
 
	tq15_t
;

329 
öt32_t
 
	tq31_t
;

334 
öt64_t
 
	tq63_t
;

339 
	tÊﬂt32_t
;

344 
	tÊﬂt64_t
;

349 
	#__SIMD32
(
addr
Ë(*(
öt32_t
 **Ë& (addr))

	)

351 #i‡
deföed
 (
ARM_MATH_CM3
Ë|| deföed (
ARM_MATH_CM0
)

355 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
Ë–(((
öt32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

356 (((
öt32_t
)(
ARG2
Ë<< 
ARG3
Ë& (öt32_t)0xFFFF0000Ë)

	)

364 #i‚de‡
ARM_MATH_BIG_ENDIAN


366 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
Ë–(((
öt32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

367 (((
öt32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

368 (((
öt32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

369 (((
öt32_t
)(
v3
Ë<< 24Ë& (öt32_t)0xFF000000Ë)

	)

372 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
Ë–(((
öt32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

373 (((
öt32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

374 (((
öt32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

375 (((
öt32_t
)(
v0
Ë<< 24Ë& (öt32_t)0xFF000000Ë)

	)

383 
__INLINE
 
q31_t
 
˛ù_q63_to_q31
(

384 
q63_t
 
x
)

386  ((
q31_t
Ë(
x
 >> 32) != ((q31_t) x >> 31)) ?

387 ((0x7FFFFFFF ^ ((
q31_t
Ë(
x
 >> 63)))) : (q31_t) x;

393 
__INLINE
 
q15_t
 
˛ù_q63_to_q15
(

394 
q63_t
 
x
)

396  ((
q31_t
Ë(
x
 >> 32) != ((q31_t) x >> 31)) ?

397 ((0x7FFF ^ ((
q15_t
Ë(
x
 >> 63)))) : (q15_t) (x >> 15);

403 
__INLINE
 
q7_t
 
˛ù_q31_to_q7
(

404 
q31_t
 
x
)

406  ((
q31_t
Ë(
x
 >> 24) != ((q31_t) x >> 23)) ?

407 ((0x7F ^ ((
q7_t
Ë(
x
 >> 31)))) : (q7_t) x;

413 
__INLINE
 
q15_t
 
˛ù_q31_to_q15
(

414 
q31_t
 
x
)

416  ((
q31_t
Ë(
x
 >> 16) != ((q31_t) x >> 15)) ?

417 ((0x7FFF ^ ((
q15_t
Ë(
x
 >> 31)))) : (q15_t) x;

424 
__INLINE
 
q63_t
 
mu…32x64
(

425 
q63_t
 
x
,

426 
q31_t
 
y
)

428  ((((
q63_t
Ë(
x
 & 0x00000000FFFFFFFFË* 
y
) >> 32) +

429 (((
q63_t
Ë(
x
 >> 32Ë* 
y
)));

433 #i‡
deföed
 (
ARM_MATH_CM0
Ë&& deföed ( 
__CC_ARM
 )

434 
	#__CLZ
 
__˛z


	)

437 #i‡
deföed
 (
ARM_MATH_CM0
Ë&& ((deföed (
__ICCARM__
)Ë||(deföed (
__GNUC__
)Ë|| deföed (
__TASKING__
) )

439 
__INLINE
 
uöt32_t
 
__CLZ
(
q31_t
 
d©a
);

442 
__INLINE
 
uöt32_t
 
__CLZ
(
q31_t
 
d©a
)

444 
uöt32_t
 
cou¡
 = 0;

445 
uöt32_t
 
mask
 = 0x80000000;

447 (
d©a
 & 
mask
) == 0)

449 
cou¡
 += 1u;

450 
mask
 = mask >> 1u;

453 (
cou¡
);

463 
__INLINE
 
uöt32_t
 
¨m_ªcù_q31
(

464 
q31_t
 
ö
,

465 
q31_t
 * 
d°
,

466 
q31_t
 * 
pRecùTabÀ
)

469 
uöt32_t
 
out
, 
ãmpVÆ
;

470 
uöt32_t
 
ödex
, 
i
;

471 
uöt32_t
 
signBôs
;

473 if(
ö
 > 0)

475 
signBôs
 = 
__CLZ
(
ö
) - 1;

479 
signBôs
 = 
__CLZ
(-
ö
) - 1;

483 
ö
 = i¿<< 
signBôs
;

486 
ödex
 = (
uöt32_t
Ë(
ö
 >> 24u);

487 
ödex
 = (ödex & 
INDEX_MASK
);

490 
out
 = 
pRecùTabÀ
[
ödex
];

494 
i
 = 0u; i < 2u; i++)

496 
ãmpVÆ
 = (
q31_t
Ë(((
q63_t
Ë
ö
 * 
out
) >> 31u);

497 
ãmpVÆ
 = 0x7FFFFFFF -ÅempVal;

500 
out
 = (
q31_t
Ë
˛ù_q63_to_q31
(((
q63_t
Ëouà* 
ãmpVÆ
) >> 30u);

504 *
d°
 = 
out
;

507  (
signBôs
 + 1u);

514 
__INLINE
 
uöt32_t
 
¨m_ªcù_q15
(

515 
q15_t
 
ö
,

516 
q15_t
 * 
d°
,

517 
q15_t
 * 
pRecùTabÀ
)

520 
uöt32_t
 
out
 = 0, 
ãmpVÆ
 = 0;

521 
uöt32_t
 
ödex
 = 0, 
i
 = 0;

522 
uöt32_t
 
signBôs
 = 0;

524 if(
ö
 > 0)

526 
signBôs
 = 
__CLZ
(
ö
) - 17;

530 
signBôs
 = 
__CLZ
(-
ö
) - 17;

534 
ö
 = i¿<< 
signBôs
;

537 
ödex
 = 
ö
 >> 8;

538 
ödex
 = (ödex & 
INDEX_MASK
);

541 
out
 = 
pRecùTabÀ
[
ödex
];

545 
i
 = 0; i < 2; i++)

547 
ãmpVÆ
 = (
q15_t
Ë(((
q31_t
Ë
ö
 * 
out
) >> 15);

548 
ãmpVÆ
 = 0x7FFF -ÅempVal;

550 
out
 = (
q15_t
Ë(((
q31_t
Ëouà* 
ãmpVÆ
) >> 14);

554 *
d°
 = 
out
;

557  (
signBôs
 + 1);

565 #i‡
deföed
(
ARM_MATH_CM0
)

567 
__INLINE
 
q31_t
 
__SSAT
(

568 
q31_t
 
x
,

569 
uöt32_t
 
y
)

571 
öt32_t
 
posMax
, 
√gMö
;

572 
uöt32_t
 
i
;

574 
posMax
 = 1;

575 
i
 = 0; i < (
y
 - 1); i++)

577 
posMax
 =ÖosMax * 2;

580 if(
x
 > 0)

582 
posMax
 = (posMax - 1);

584 if(
x
 > 
posMax
)

586 
x
 = 
posMax
;

591 
√gMö
 = -
posMax
;

593 if(
x
 < 
√gMö
)

595 
x
 = 
√gMö
;

598  (
x
);

610 #i‡
deföed
 (
ARM_MATH_CM3
Ë|| deföed (
ARM_MATH_CM0
)

615 
__INLINE
 
q31_t
 
__QADD8
(

616 
q31_t
 
x
,

617 
q31_t
 
y
)

620 
q31_t
 
sum
;

621 
q7_t
 
r
, 
s
, 
t
, 
u
;

623 
r
 = (Ë
x
;

624 
s
 = (Ë
y
;

626 
r
 = 
__SSAT
((
q31_t
Ë‘ + 
s
), 8);

627 
s
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 16Ë>> 24Ë+ ((
y
 << 16) >> 24))), 8);

628 
t
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 8Ë>> 24Ë+ ((
y
 << 8) >> 24))), 8);

629 
u
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 24Ë+ (
y
 >> 24))), 8);

631 
sum
 = (((
q31_t
Ë
u
 << 24Ë& 0xFF000000Ë| (((q31_tË
t
 << 16) & 0x00FF0000) |

632 (((
q31_t
Ë
s
 << 8Ë& 0x0000FF00Ë| (
r
 & 0x000000FF);

634  
sum
;

641 
__INLINE
 
q31_t
 
__QSUB8
(

642 
q31_t
 
x
,

643 
q31_t
 
y
)

646 
q31_t
 
sum
;

647 
q31_t
 
r
, 
s
, 
t
, 
u
;

649 
r
 = (Ë
x
;

650 
s
 = (Ë
y
;

652 
r
 = 
__SSAT
(‘ - 
s
), 8);

653 
s
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 16Ë>> 24Ë- ((
y
 << 16) >> 24))), 8) << 8;

654 
t
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 8Ë>> 24Ë- ((
y
 << 8) >> 24))), 8) << 16;

655 
u
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 24Ë- (
y
 >> 24))), 8) << 24;

657 
sum
 =

658 (
u
 & 0xFF000000Ë| (
t
 & 0x00FF0000Ë| (
s
 & 0x0000FF00Ë| (
r
 & 0x000000FF);

660  
sum
;

670 
__INLINE
 
q31_t
 
__QADD16
(

671 
q31_t
 
x
,

672 
q31_t
 
y
)

675 
q31_t
 
sum
;

676 
q31_t
 
r
, 
s
;

678 
r
 = (Ë
x
;

679 
s
 = (Ë
y
;

681 
r
 = 
__SSAT
‘ + 
s
, 16);

682 
s
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 16Ë+ (
y
 >> 16))), 16) << 16;

684 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

686  
sum
;

693 
__INLINE
 
q31_t
 
__SHADD16
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q31_t
 
r
, 
s
;

701 
r
 = (Ë
x
;

702 
s
 = (Ë
y
;

704 
r
 = (‘ >> 1Ë+ (
s
 >> 1));

705 
s
 = ((
q31_t
Ë((
x
 >> 17Ë+ (
y
 >> 17))) << 16;

707 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

709  
sum
;

716 
__INLINE
 
q31_t
 
__QSUB16
(

717 
q31_t
 
x
,

718 
q31_t
 
y
)

721 
q31_t
 
sum
;

722 
q31_t
 
r
, 
s
;

724 
r
 = (Ë
x
;

725 
s
 = (Ë
y
;

727 
r
 = 
__SSAT
‘ - 
s
, 16);

728 
s
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 16Ë- (
y
 >> 16))), 16) << 16;

730 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

732  
sum
;

738 
__INLINE
 
q31_t
 
__SHSUB16
(

739 
q31_t
 
x
,

740 
q31_t
 
y
)

743 
q31_t
 
diff
;

744 
q31_t
 
r
, 
s
;

746 
r
 = (Ë
x
;

747 
s
 = (Ë
y
;

749 
r
 = (‘ >> 1Ë- (
s
 >> 1));

750 
s
 = (((
x
 >> 17Ë- (
y
 >> 17)) << 16);

752 
diff
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

754  
diff
;

760 
__INLINE
 
q31_t
 
__QASX
(

761 
q31_t
 
x
,

762 
q31_t
 
y
)

765 
q31_t
 
sum
 = 0;

767 
sum
 = ((sum + 
˛ù_q31_to_q15
((
q31_t
Ë((Ë(
x
 >> 16Ë+ (Ë
y
))) << 16) +

768 
˛ù_q31_to_q15
((
q31_t
Ë((Ë
x
 - (Ë(
y
 >> 16)));

770  
sum
;

776 
__INLINE
 
q31_t
 
__SHASX
(

777 
q31_t
 
x
,

778 
q31_t
 
y
)

781 
q31_t
 
sum
;

782 
q31_t
 
r
, 
s
;

784 
r
 = (Ë
x
;

785 
s
 = (Ë
y
;

787 
r
 = (‘ >> 1Ë- (
y
 >> 17));

788 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

790 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

792  
sum
;

799 
__INLINE
 
q31_t
 
__QSAX
(

800 
q31_t
 
x
,

801 
q31_t
 
y
)

804 
q31_t
 
sum
 = 0;

806 
sum
 = ((sum + 
˛ù_q31_to_q15
((
q31_t
Ë((Ë(
x
 >> 16Ë- (Ë
y
))) << 16) +

807 
˛ù_q31_to_q15
((
q31_t
Ë((Ë
x
 + (Ë(
y
 >> 16)));

809  
sum
;

815 
__INLINE
 
q31_t
 
__SHSAX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
;

821 
q31_t
 
r
, 
s
;

823 
r
 = (Ë
x
;

824 
s
 = (Ë
y
;

826 
r
 = (‘ >> 1Ë+ (
y
 >> 17));

827 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

829 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

831  
sum
;

837 
__INLINE
 
q31_t
 
__SMUSDX
(

838 
q31_t
 
x
,

839 
q31_t
 
y
)

842  ((
q31_t
)(((Ë
x
 * (Ë(
y
 >> 16)) -

843 ((Ë(
x
 >> 16Ë* (Ë
y
)));

849 
__INLINE
 
q31_t
 
__SMUADX
(

850 
q31_t
 
x
,

851 
q31_t
 
y
)

854  ((
q31_t
)(((Ë
x
 * (Ë(
y
 >> 16)) +

855 ((Ë(
x
 >> 16Ë* (Ë
y
)));

861 
__INLINE
 
q31_t
 
__QADD
(

862 
q31_t
 
x
,

863 
q31_t
 
y
)

865  
˛ù_q63_to_q31
((
q63_t
Ë
x
 + 
y
);

871 
__INLINE
 
q31_t
 
__QSUB
(

872 
q31_t
 
x
,

873 
q31_t
 
y
)

875  
˛ù_q63_to_q31
((
q63_t
Ë
x
 - 
y
);

881 
__INLINE
 
q31_t
 
__SMLAD
(

882 
q31_t
 
x
,

883 
q31_t
 
y
,

884 
q31_t
 
sum
)

887  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë(
y
 >> 16)) +

888 ((Ë
x
 * (Ë
y
));

894 
__INLINE
 
q31_t
 
__SMLADX
(

895 
q31_t
 
x
,

896 
q31_t
 
y
,

897 
q31_t
 
sum
)

900  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë(
y
)) +

901 ((Ë
x
 * (Ë(
y
 >> 16)));

907 
__INLINE
 
q31_t
 
__SMLSDX
(

908 
q31_t
 
x
,

909 
q31_t
 
y
,

910 
q31_t
 
sum
)

913  (
sum
 - ((Ë(
x
 >> 16Ë* (Ë(
y
)) +

914 ((Ë
x
 * (Ë(
y
 >> 16)));

920 
__INLINE
 
q63_t
 
__SMLALD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
,

923 
q63_t
 
sum
)

926  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë(
y
 >> 16)) +

927 ((Ë
x
 * (Ë
y
));

933 
__INLINE
 
q63_t
 
__SMLALDX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
,

936 
q63_t
 
sum
)

939  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë
y
)) +

940 ((Ë
x
 * (Ë(
y
 >> 16));

946 
__INLINE
 
q31_t
 
__SMUAD
(

947 
q31_t
 
x
,

948 
q31_t
 
y
)

951  (((
x
 >> 16Ë* (
y
 >> 16)) +

952 (((
x
 << 16Ë>> 16Ë* ((
y
 << 16) >> 16)));

958 
__INLINE
 
q31_t
 
__SMUSD
(

959 
q31_t
 
x
,

960 
q31_t
 
y
)

963  (-((
x
 >> 16Ë* (
y
 >> 16)) +

964 (((
x
 << 16Ë>> 16Ë* ((
y
 << 16) >> 16)));

978 
uöt16_t
 
numT≠s
;

979 
q7_t
 *
pSèã
;

980 
q7_t
 *
pC€ffs
;

981 } 
	t¨m_fú_ö°™˚_q7
;

988 
uöt16_t
 
numT≠s
;

989 
q15_t
 *
pSèã
;

990 
q15_t
 *
pC€ffs
;

991 } 
	t¨m_fú_ö°™˚_q15
;

998 
uöt16_t
 
numT≠s
;

999 
q31_t
 *
pSèã
;

1000 
q31_t
 *
pC€ffs
;

1001 } 
	t¨m_fú_ö°™˚_q31
;

1008 
uöt16_t
 
numT≠s
;

1009 
Êﬂt32_t
 *
pSèã
;

1010 
Êﬂt32_t
 *
pC€ffs
;

1011 } 
	t¨m_fú_ö°™˚_f32
;

1022 
¨m_fú_q7
(

1023 c⁄° 
¨m_fú_ö°™˚_q7
 * 
S
,

1024 
q7_t
 * 
pSrc
,

1025 
q7_t
 * 
pD°
,

1026 
uöt32_t
 
blockSize
);

1038 
¨m_fú_öô_q7
(

1039 
¨m_fú_ö°™˚_q7
 * 
S
,

1040 
uöt16_t
 
numT≠s
,

1041 
q7_t
 * 
pC€ffs
,

1042 
q7_t
 * 
pSèã
,

1043 
uöt32_t
 
blockSize
);

1054 
¨m_fú_q15
(

1055 c⁄° 
¨m_fú_ö°™˚_q15
 * 
S
,

1056 
q15_t
 * 
pSrc
,

1057 
q15_t
 * 
pD°
,

1058 
uöt32_t
 
blockSize
);

1068 
¨m_fú_Á°_q15
(

1069 c⁄° 
¨m_fú_ö°™˚_q15
 * 
S
,

1070 
q15_t
 * 
pSrc
,

1071 
q15_t
 * 
pD°
,

1072 
uöt32_t
 
blockSize
);

1085 
¨m_°©us
 
¨m_fú_öô_q15
(

1086 
¨m_fú_ö°™˚_q15
 * 
S
,

1087 
uöt16_t
 
numT≠s
,

1088 
q15_t
 * 
pC€ffs
,

1089 
q15_t
 * 
pSèã
,

1090 
uöt32_t
 
blockSize
);

1100 
¨m_fú_q31
(

1101 c⁄° 
¨m_fú_ö°™˚_q31
 * 
S
,

1102 
q31_t
 * 
pSrc
,

1103 
q31_t
 * 
pD°
,

1104 
uöt32_t
 
blockSize
);

1114 
¨m_fú_Á°_q31
(

1115 c⁄° 
¨m_fú_ö°™˚_q31
 * 
S
,

1116 
q31_t
 * 
pSrc
,

1117 
q31_t
 * 
pD°
,

1118 
uöt32_t
 
blockSize
);

1129 
¨m_fú_öô_q31
(

1130 
¨m_fú_ö°™˚_q31
 * 
S
,

1131 
uöt16_t
 
numT≠s
,

1132 
q31_t
 * 
pC€ffs
,

1133 
q31_t
 * 
pSèã
,

1134 
uöt32_t
 
blockSize
);

1144 
¨m_fú_f32
(

1145 c⁄° 
¨m_fú_ö°™˚_f32
 * 
S
,

1146 
Êﬂt32_t
 * 
pSrc
,

1147 
Êﬂt32_t
 * 
pD°
,

1148 
uöt32_t
 
blockSize
);

1159 
¨m_fú_öô_f32
(

1160 
¨m_fú_ö°™˚_f32
 * 
S
,

1161 
uöt16_t
 
numT≠s
,

1162 
Êﬂt32_t
 * 
pC€ffs
,

1163 
Êﬂt32_t
 * 
pSèã
,

1164 
uöt32_t
 
blockSize
);

1172 
öt8_t
 
numSèges
;

1173 
q15_t
 *
pSèã
;

1174 
q15_t
 *
pC€ffs
;

1175 
öt8_t
 
po°Shi·
;

1177 } 
	t¨m_biquad_ˇsd_df1_ö°_q15
;

1185 
uöt32_t
 
numSèges
;

1186 
q31_t
 *
pSèã
;

1187 
q31_t
 *
pC€ffs
;

1188 
uöt8_t
 
po°Shi·
;

1190 } 
	t¨m_biquad_ˇsd_df1_ö°_q31
;

1197 
uöt32_t
 
numSèges
;

1198 
Êﬂt32_t
 *
pSèã
;

1199 
Êﬂt32_t
 *
pC€ffs
;

1202 } 
	t¨m_biquad_ˇsd_df1_ö°_f32
;

1215 
¨m_biquad_ˇsˇde_df1_q15
(

1216 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1217 
q15_t
 * 
pSrc
,

1218 
q15_t
 * 
pD°
,

1219 
uöt32_t
 
blockSize
);

1231 
¨m_biquad_ˇsˇde_df1_öô_q15
(

1232 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1233 
uöt8_t
 
numSèges
,

1234 
q15_t
 * 
pC€ffs
,

1235 
q15_t
 * 
pSèã
,

1236 
öt8_t
 
po°Shi·
);

1248 
¨m_biquad_ˇsˇde_df1_Á°_q15
(

1249 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1250 
q15_t
 * 
pSrc
,

1251 
q15_t
 * 
pD°
,

1252 
uöt32_t
 
blockSize
);

1264 
¨m_biquad_ˇsˇde_df1_q31
(

1265 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1266 
q31_t
 * 
pSrc
,

1267 
q31_t
 * 
pD°
,

1268 
uöt32_t
 
blockSize
);

1279 
¨m_biquad_ˇsˇde_df1_Á°_q31
(

1280 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1281 
q31_t
 * 
pSrc
,

1282 
q31_t
 * 
pD°
,

1283 
uöt32_t
 
blockSize
);

1295 
¨m_biquad_ˇsˇde_df1_öô_q31
(

1296 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1297 
uöt8_t
 
numSèges
,

1298 
q31_t
 * 
pC€ffs
,

1299 
q31_t
 * 
pSèã
,

1300 
öt8_t
 
po°Shi·
);

1311 
¨m_biquad_ˇsˇde_df1_f32
(

1312 c⁄° 
¨m_biquad_ˇsd_df1_ö°_f32
 * 
S
,

1313 
Êﬂt32_t
 * 
pSrc
,

1314 
Êﬂt32_t
 * 
pD°
,

1315 
uöt32_t
 
blockSize
);

1326 
¨m_biquad_ˇsˇde_df1_öô_f32
(

1327 
¨m_biquad_ˇsd_df1_ö°_f32
 * 
S
,

1328 
uöt8_t
 
numSèges
,

1329 
Êﬂt32_t
 * 
pC€ffs
,

1330 
Êﬂt32_t
 * 
pSèã
);

1339 
uöt16_t
 
numRows
;

1340 
uöt16_t
 
numCﬁs
;

1341 
Êﬂt32_t
 *
pD©a
;

1342 } 
	t¨m_m©rix_ö°™˚_f32
;

1350 
uöt16_t
 
numRows
;

1351 
uöt16_t
 
numCﬁs
;

1352 
q15_t
 *
pD©a
;

1354 } 
	t¨m_m©rix_ö°™˚_q15
;

1362 
uöt16_t
 
numRows
;

1363 
uöt16_t
 
numCﬁs
;

1364 
q31_t
 *
pD©a
;

1366 } 
	t¨m_m©rix_ö°™˚_q31
;

1379 
¨m_°©us
 
¨m_m©_add_f32
(

1380 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1381 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1382 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1393 
¨m_°©us
 
¨m_m©_add_q15
(

1394 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1395 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1396 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1407 
¨m_°©us
 
¨m_m©_add_q31
(

1408 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1409 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1410 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1421 
¨m_°©us
 
¨m_m©_å™s_f32
(

1422 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrc
,

1423 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1434 
¨m_°©us
 
¨m_m©_å™s_q15
(

1435 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrc
,

1436 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1446 
¨m_°©us
 
¨m_m©_å™s_q31
(

1447 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrc
,

1448 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1460 
¨m_°©us
 
¨m_m©_mu…_f32
(

1461 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1462 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1463 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1474 
¨m_°©us
 
¨m_m©_mu…_q15
(

1475 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1476 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1477 
¨m_m©rix_ö°™˚_q15
 * 
pD°
,

1478 
q15_t
 * 
pSèã
);

1490 
¨m_°©us
 
¨m_m©_mu…_Á°_q15
(

1491 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1492 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1493 
¨m_m©rix_ö°™˚_q15
 * 
pD°
,

1494 
q15_t
 * 
pSèã
);

1505 
¨m_°©us
 
¨m_m©_mu…_q31
(

1506 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1507 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1508 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1519 
¨m_°©us
 
¨m_m©_mu…_Á°_q31
(

1520 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1521 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1522 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1534 
¨m_°©us
 
¨m_m©_sub_f32
(

1535 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1536 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1537 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1548 
¨m_°©us
 
¨m_m©_sub_q15
(

1549 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1550 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1551 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1562 
¨m_°©us
 
¨m_m©_sub_q31
(

1563 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1564 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1565 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1576 
¨m_°©us
 
¨m_m©_sˇÀ_f32
(

1577 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrc
,

1578 
Êﬂt32_t
 
sˇÀ
,

1579 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1591 
¨m_°©us
 
¨m_m©_sˇÀ_q15
(

1592 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrc
,

1593 
q15_t
 
sˇÀFø˘
,

1594 
öt32_t
 
shi·
,

1595 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1607 
¨m_°©us
 
¨m_m©_sˇÀ_q31
(

1608 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrc
,

1609 
q31_t
 
sˇÀFø˘
,

1610 
öt32_t
 
shi·
,

1611 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1623 
¨m_m©_öô_q31
(

1624 
¨m_m©rix_ö°™˚_q31
 * 
S
,

1625 
uöt16_t
 
nRows
,

1626 
uöt16_t
 
nCﬁumns
,

1627 
q31_t
 *
pD©a
);

1638 
¨m_m©_öô_q15
(

1639 
¨m_m©rix_ö°™˚_q15
 * 
S
,

1640 
uöt16_t
 
nRows
,

1641 
uöt16_t
 
nCﬁumns
,

1642 
q15_t
 *
pD©a
);

1653 
¨m_m©_öô_f32
(

1654 
¨m_m©rix_ö°™˚_f32
 * 
S
,

1655 
uöt16_t
 
nRows
,

1656 
uöt16_t
 
nCﬁumns
,

1657 
Êﬂt32_t
 *
pD©a
);

1666 
q15_t
 
A0
;

1667 #ifde‡
ARM_MATH_CM0


1668 
q15_t
 
A1
;

1669 
q15_t
 
A2
;

1671 
q31_t
 
A1
;

1673 
q15_t
 
°©e
[3];

1674 
q15_t
 
Kp
;

1675 
q15_t
 
Ki
;

1676 
q15_t
 
Kd
;

1677 } 
	t¨m_pid_ö°™˚_q15
;

1684 
q31_t
 
A0
;

1685 
q31_t
 
A1
;

1686 
q31_t
 
A2
;

1687 
q31_t
 
°©e
[3];

1688 
q31_t
 
Kp
;

1689 
q31_t
 
Ki
;

1690 
q31_t
 
Kd
;

1692 } 
	t¨m_pid_ö°™˚_q31
;

1699 
Êﬂt32_t
 
A0
;

1700 
Êﬂt32_t
 
A1
;

1701 
Êﬂt32_t
 
A2
;

1702 
Êﬂt32_t
 
°©e
[3];

1703 
Êﬂt32_t
 
Kp
;

1704 
Êﬂt32_t
 
Ki
;

1705 
Êﬂt32_t
 
Kd
;

1706 } 
	t¨m_pid_ö°™˚_f32
;

1716 
¨m_pid_öô_f32
(

1717 
¨m_pid_ö°™˚_f32
 * 
S
,

1718 
öt32_t
 
ª£tSèãFœg
);

1725 
¨m_pid_ª£t_f32
(

1726 
¨m_pid_ö°™˚_f32
 * 
S
);

1735 
¨m_pid_öô_q31
(

1736 
¨m_pid_ö°™˚_q31
 * 
S
,

1737 
öt32_t
 
ª£tSèãFœg
);

1746 
¨m_pid_ª£t_q31
(

1747 
¨m_pid_ö°™˚_q31
 * 
S
);

1755 
¨m_pid_öô_q15
(

1756 
¨m_pid_ö°™˚_q15
 * 
S
,

1757 
öt32_t
 
ª£tSèãFœg
);

1764 
¨m_pid_ª£t_q15
(

1765 
¨m_pid_ö°™˚_q15
 * 
S
);

1773 
uöt32_t
 
nVÆues
;

1774 
Êﬂt32_t
 
x1
;

1775 
Êﬂt32_t
 
xS∑cög
;

1776 
Êﬂt32_t
 *
pYD©a
;

1777 } 
	t¨m_löór_öãΩ_ö°™˚_f32
;

1785 
uöt16_t
 
numRows
;

1786 
uöt16_t
 
numCﬁs
;

1787 
Êﬂt32_t
 *
pD©a
;

1788 } 
	t¨m_bûöór_öãΩ_ö°™˚_f32
;

1796 
uöt16_t
 
numRows
;

1797 
uöt16_t
 
numCﬁs
;

1798 
q31_t
 *
pD©a
;

1799 } 
	t¨m_bûöór_öãΩ_ö°™˚_q31
;

1807 
uöt16_t
 
numRows
;

1808 
uöt16_t
 
numCﬁs
;

1809 
q15_t
 *
pD©a
;

1810 } 
	t¨m_bûöór_öãΩ_ö°™˚_q15
;

1818 
uöt16_t
 
numRows
;

1819 
uöt16_t
 
numCﬁs
;

1820 
q7_t
 *
pD©a
;

1821 } 
	t¨m_bûöór_öãΩ_ö°™˚_q7
;

1833 
¨m_mu…_q7
(

1834 
q7_t
 * 
pSrcA
,

1835 
q7_t
 * 
pSrcB
,

1836 
q7_t
 * 
pD°
,

1837 
uöt32_t
 
blockSize
);

1848 
¨m_mu…_q15
(

1849 
q15_t
 * 
pSrcA
,

1850 
q15_t
 * 
pSrcB
,

1851 
q15_t
 * 
pD°
,

1852 
uöt32_t
 
blockSize
);

1863 
¨m_mu…_q31
(

1864 
q31_t
 * 
pSrcA
,

1865 
q31_t
 * 
pSrcB
,

1866 
q31_t
 * 
pD°
,

1867 
uöt32_t
 
blockSize
);

1878 
¨m_mu…_f32
(

1879 
Êﬂt32_t
 * 
pSrcA
,

1880 
Êﬂt32_t
 * 
pSrcB
,

1881 
Êﬂt32_t
 * 
pD°
,

1882 
uöt32_t
 
blockSize
);

1891 
uöt16_t
 
f·Lí
;

1892 
uöt8_t
 
if·Fœg
;

1893 
uöt8_t
 
bôRevî£Fœg
;

1894 
q15_t
 *
pTwiddÀ
;

1895 
uöt16_t
 *
pBôRevTabÀ
;

1896 
uöt16_t
 
twidC€fModifõr
;

1897 
uöt16_t
 
bôRevFa˘‹
;

1898 } 
	t¨m_cf·_ødix4_ö°™˚_q15
;

1906 
uöt16_t
 
f·Lí
;

1907 
uöt8_t
 
if·Fœg
;

1908 
uöt8_t
 
bôRevî£Fœg
;

1909 
q31_t
 *
pTwiddÀ
;

1910 
uöt16_t
 *
pBôRevTabÀ
;

1911 
uöt16_t
 
twidC€fModifõr
;

1912 
uöt16_t
 
bôRevFa˘‹
;

1913 } 
	t¨m_cf·_ødix4_ö°™˚_q31
;

1921 
uöt16_t
 
f·Lí
;

1922 
uöt8_t
 
if·Fœg
;

1923 
uöt8_t
 
bôRevî£Fœg
;

1924 
Êﬂt32_t
 *
pTwiddÀ
;

1925 
uöt16_t
 *
pBôRevTabÀ
;

1926 
uöt16_t
 
twidC€fModifõr
;

1927 
uöt16_t
 
bôRevFa˘‹
;

1928 
Êﬂt32_t
 
⁄ebyf·Lí
;

1929 } 
	t¨m_cf·_ødix4_ö°™˚_f32
;

1938 
¨m_cf·_ødix4_q15
(

1939 c⁄° 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S
,

1940 
q15_t
 * 
pSrc
);

1951 
¨m_°©us
 
¨m_cf·_ødix4_öô_q15
(

1952 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S
,

1953 
uöt16_t
 
f·Lí
,

1954 
uöt8_t
 
if·Fœg
,

1955 
uöt8_t
 
bôRevî£Fœg
);

1964 
¨m_cf·_ødix4_q31
(

1965 c⁄° 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S
,

1966 
q31_t
 * 
pSrc
);

1977 
¨m_°©us
 
¨m_cf·_ødix4_öô_q31
(

1978 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S
,

1979 
uöt16_t
 
f·Lí
,

1980 
uöt8_t
 
if·Fœg
,

1981 
uöt8_t
 
bôRevî£Fœg
);

1990 
¨m_cf·_ødix4_f32
(

1991 c⁄° 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S
,

1992 
Êﬂt32_t
 * 
pSrc
);

2003 
¨m_°©us
 
¨m_cf·_ødix4_öô_f32
(

2004 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S
,

2005 
uöt16_t
 
f·Lí
,

2006 
uöt8_t
 
if·Fœg
,

2007 
uöt8_t
 
bôRevî£Fœg
);

2024 
¨m_ødix4_buâîÊy_f32
(

2025 
Êﬂt32_t
 * 
pSrc
,

2026 
uöt16_t
 
f·Lí
,

2027 
Êﬂt32_t
 * 
pC€f
,

2028 
uöt16_t
 
twidC€fModifõr
);

2040 
¨m_ødix4_buâîÊy_övî£_f32
(

2041 
Êﬂt32_t
 * 
pSrc
,

2042 
uöt16_t
 
f·Lí
,

2043 
Êﬂt32_t
 * 
pC€f
,

2044 
uöt16_t
 
twidC€fModifõr
,

2045 
Êﬂt32_t
 
⁄ebyf·Lí
);

2056 
¨m_bôªvîßl_f32
(

2057 
Êﬂt32_t
 *
pSrc
,

2058 
uöt16_t
 
f·Size
,

2059 
uöt16_t
 
bôRevFa˘‹
,

2060 
uöt16_t
 *
pBôRevTab
);

2071 
¨m_ødix4_buâîÊy_q31
(

2072 
q31_t
 *
pSrc
,

2073 
uöt32_t
 
f·Lí
,

2074 
q31_t
 *
pC€f
,

2075 
uöt32_t
 
twidC€fModifõr
);

2086 
¨m_ødix4_buâîÊy_övî£_q31
(

2087 
q31_t
 * 
pSrc
,

2088 
uöt32_t
 
f·Lí
,

2089 
q31_t
 * 
pC€f
,

2090 
uöt32_t
 
twidC€fModifõr
);

2101 
¨m_bôªvîßl_q31
(

2102 
q31_t
 * 
pSrc
,

2103 
uöt32_t
 
f·Lí
,

2104 
uöt16_t
 
bôRevFa˘‹
,

2105 
uöt16_t
 *
pBôRevTab
);

2116 
¨m_ødix4_buâîÊy_q15
(

2117 
q15_t
 *
pSrc16
,

2118 
uöt32_t
 
f·Lí
,

2119 
q15_t
 *
pC€f16
,

2120 
uöt32_t
 
twidC€fModifõr
);

2131 
¨m_ødix4_buâîÊy_övî£_q15
(

2132 
q15_t
 *
pSrc16
,

2133 
uöt32_t
 
f·Lí
,

2134 
q15_t
 *
pC€f16
,

2135 
uöt32_t
 
twidC€fModifõr
);

2146 
¨m_bôªvîßl_q15
(

2147 
q15_t
 * 
pSrc
,

2148 
uöt32_t
 
f·Lí
,

2149 
uöt16_t
 
bôRevFa˘‹
,

2150 
uöt16_t
 *
pBôRevTab
);

2158 
uöt32_t
 
f·LíRól
;

2159 
uöt32_t
 
f·LíBy2
;

2160 
uöt8_t
 
if·FœgR
;

2161 
uöt8_t
 
bôRevî£FœgR
;

2162 
uöt32_t
 
twidC€fRModifõr
;

2163 
q15_t
 *
pTwiddÀARól
;

2164 
q15_t
 *
pTwiddÀBRól
;

2165 
¨m_cf·_ødix4_ö°™˚_q15
 *
pCf·
;

2166 } 
	t¨m_rf·_ö°™˚_q15
;

2174 
uöt32_t
 
f·LíRól
;

2175 
uöt32_t
 
f·LíBy2
;

2176 
uöt8_t
 
if·FœgR
;

2177 
uöt8_t
 
bôRevî£FœgR
;

2178 
uöt32_t
 
twidC€fRModifõr
;

2179 
q31_t
 *
pTwiddÀARól
;

2180 
q31_t
 *
pTwiddÀBRól
;

2181 
¨m_cf·_ødix4_ö°™˚_q31
 *
pCf·
;

2182 } 
	t¨m_rf·_ö°™˚_q31
;

2190 
uöt32_t
 
f·LíRól
;

2191 
uöt16_t
 
f·LíBy2
;

2192 
uöt8_t
 
if·FœgR
;

2193 
uöt8_t
 
bôRevî£FœgR
;

2194 
uöt32_t
 
twidC€fRModifõr
;

2195 
Êﬂt32_t
 *
pTwiddÀARól
;

2196 
Êﬂt32_t
 *
pTwiddÀBRól
;

2197 
¨m_cf·_ødix4_ö°™˚_f32
 *
pCf·
;

2198 } 
	t¨m_rf·_ö°™˚_f32
;

2208 
¨m_rf·_q15
(

2209 c⁄° 
¨m_rf·_ö°™˚_q15
 * 
S
,

2210 
q15_t
 * 
pSrc
,

2211 
q15_t
 * 
pD°
);

2223 
¨m_°©us
 
¨m_rf·_öô_q15
(

2224 
¨m_rf·_ö°™˚_q15
 * 
S
,

2225 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S_CFFT
,

2226 
uöt32_t
 
f·LíRól
,

2227 
uöt32_t
 
if·FœgR
,

2228 
uöt32_t
 
bôRevî£Fœg
);

2238 
¨m_rf·_q31
(

2239 c⁄° 
¨m_rf·_ö°™˚_q31
 * 
S
,

2240 
q31_t
 * 
pSrc
,

2241 
q31_t
 * 
pD°
);

2253 
¨m_°©us
 
¨m_rf·_öô_q31
(

2254 
¨m_rf·_ö°™˚_q31
 * 
S
,

2255 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S_CFFT
,

2256 
uöt32_t
 
f·LíRól
,

2257 
uöt32_t
 
if·FœgR
,

2258 
uöt32_t
 
bôRevî£Fœg
);

2270 
¨m_°©us
 
¨m_rf·_öô_f32
(

2271 
¨m_rf·_ö°™˚_f32
 * 
S
,

2272 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S_CFFT
,

2273 
uöt32_t
 
f·LíRól
,

2274 
uöt32_t
 
if·FœgR
,

2275 
uöt32_t
 
bôRevî£Fœg
);

2285 
¨m_rf·_f32
(

2286 c⁄° 
¨m_rf·_ö°™˚_f32
 * 
S
,

2287 
Êﬂt32_t
 * 
pSrc
,

2288 
Êﬂt32_t
 * 
pD°
);

2296 
uöt16_t
 
N
;

2297 
uöt16_t
 
Nby2
;

2298 
Êﬂt32_t
 
n‹mÆize
;

2299 
Êﬂt32_t
 *
pTwiddÀ
;

2300 
Êﬂt32_t
 *
pCosFa˘‹
;

2301 
¨m_rf·_ö°™˚_f32
 *
pRf·
;

2302 
¨m_cf·_ødix4_ö°™˚_f32
 *
pCf·
;

2303 } 
	t¨m_d˘4_ö°™˚_f32
;

2316 
¨m_°©us
 
¨m_d˘4_öô_f32
(

2317 
¨m_d˘4_ö°™˚_f32
 * 
S
,

2318 
¨m_rf·_ö°™˚_f32
 * 
S_RFFT
,

2319 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S_CFFT
,

2320 
uöt16_t
 
N
,

2321 
uöt16_t
 
Nby2
,

2322 
Êﬂt32_t
 
n‹mÆize
);

2332 
¨m_d˘4_f32
(

2333 c⁄° 
¨m_d˘4_ö°™˚_f32
 * 
S
,

2334 
Êﬂt32_t
 * 
pSèã
,

2335 
Êﬂt32_t
 * 
pI∆öeBuf„r
);

2343 
uöt16_t
 
N
;

2344 
uöt16_t
 
Nby2
;

2345 
q31_t
 
n‹mÆize
;

2346 
q31_t
 *
pTwiddÀ
;

2347 
q31_t
 *
pCosFa˘‹
;

2348 
¨m_rf·_ö°™˚_q31
 *
pRf·
;

2349 
¨m_cf·_ødix4_ö°™˚_q31
 *
pCf·
;

2350 } 
	t¨m_d˘4_ö°™˚_q31
;

2363 
¨m_°©us
 
¨m_d˘4_öô_q31
(

2364 
¨m_d˘4_ö°™˚_q31
 * 
S
,

2365 
¨m_rf·_ö°™˚_q31
 * 
S_RFFT
,

2366 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S_CFFT
,

2367 
uöt16_t
 
N
,

2368 
uöt16_t
 
Nby2
,

2369 
q31_t
 
n‹mÆize
);

2379 
¨m_d˘4_q31
(

2380 c⁄° 
¨m_d˘4_ö°™˚_q31
 * 
S
,

2381 
q31_t
 * 
pSèã
,

2382 
q31_t
 * 
pI∆öeBuf„r
);

2390 
uöt16_t
 
N
;

2391 
uöt16_t
 
Nby2
;

2392 
q15_t
 
n‹mÆize
;

2393 
q15_t
 *
pTwiddÀ
;

2394 
q15_t
 *
pCosFa˘‹
;

2395 
¨m_rf·_ö°™˚_q15
 *
pRf·
;

2396 
¨m_cf·_ødix4_ö°™˚_q15
 *
pCf·
;

2397 } 
	t¨m_d˘4_ö°™˚_q15
;

2410 
¨m_°©us
 
¨m_d˘4_öô_q15
(

2411 
¨m_d˘4_ö°™˚_q15
 * 
S
,

2412 
¨m_rf·_ö°™˚_q15
 * 
S_RFFT
,

2413 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S_CFFT
,

2414 
uöt16_t
 
N
,

2415 
uöt16_t
 
Nby2
,

2416 
q15_t
 
n‹mÆize
);

2426 
¨m_d˘4_q15
(

2427 c⁄° 
¨m_d˘4_ö°™˚_q15
 * 
S
,

2428 
q15_t
 * 
pSèã
,

2429 
q15_t
 * 
pI∆öeBuf„r
);

2440 
¨m_add_f32
(

2441 
Êﬂt32_t
 * 
pSrcA
,

2442 
Êﬂt32_t
 * 
pSrcB
,

2443 
Êﬂt32_t
 * 
pD°
,

2444 
uöt32_t
 
blockSize
);

2455 
¨m_add_q7
(

2456 
q7_t
 * 
pSrcA
,

2457 
q7_t
 * 
pSrcB
,

2458 
q7_t
 * 
pD°
,

2459 
uöt32_t
 
blockSize
);

2470 
¨m_add_q15
(

2471 
q15_t
 * 
pSrcA
,

2472 
q15_t
 * 
pSrcB
,

2473 
q15_t
 * 
pD°
,

2474 
uöt32_t
 
blockSize
);

2485 
¨m_add_q31
(

2486 
q31_t
 * 
pSrcA
,

2487 
q31_t
 * 
pSrcB
,

2488 
q31_t
 * 
pD°
,

2489 
uöt32_t
 
blockSize
);

2500 
¨m_sub_f32
(

2501 
Êﬂt32_t
 * 
pSrcA
,

2502 
Êﬂt32_t
 * 
pSrcB
,

2503 
Êﬂt32_t
 * 
pD°
,

2504 
uöt32_t
 
blockSize
);

2515 
¨m_sub_q7
(

2516 
q7_t
 * 
pSrcA
,

2517 
q7_t
 * 
pSrcB
,

2518 
q7_t
 * 
pD°
,

2519 
uöt32_t
 
blockSize
);

2530 
¨m_sub_q15
(

2531 
q15_t
 * 
pSrcA
,

2532 
q15_t
 * 
pSrcB
,

2533 
q15_t
 * 
pD°
,

2534 
uöt32_t
 
blockSize
);

2545 
¨m_sub_q31
(

2546 
q31_t
 * 
pSrcA
,

2547 
q31_t
 * 
pSrcB
,

2548 
q31_t
 * 
pD°
,

2549 
uöt32_t
 
blockSize
);

2560 
¨m_sˇÀ_f32
(

2561 
Êﬂt32_t
 * 
pSrc
,

2562 
Êﬂt32_t
 
sˇÀ
,

2563 
Êﬂt32_t
 * 
pD°
,

2564 
uöt32_t
 
blockSize
);

2576 
¨m_sˇÀ_q7
(

2577 
q7_t
 * 
pSrc
,

2578 
q7_t
 
sˇÀFø˘
,

2579 
öt8_t
 
shi·
,

2580 
q7_t
 * 
pD°
,

2581 
uöt32_t
 
blockSize
);

2593 
¨m_sˇÀ_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 
sˇÀFø˘
,

2596 
öt8_t
 
shi·
,

2597 
q15_t
 * 
pD°
,

2598 
uöt32_t
 
blockSize
);

2610 
¨m_sˇÀ_q31
(

2611 
q31_t
 * 
pSrc
,

2612 
q31_t
 
sˇÀFø˘
,

2613 
öt8_t
 
shi·
,

2614 
q31_t
 * 
pD°
,

2615 
uöt32_t
 
blockSize
);

2625 
¨m_abs_q7
(

2626 
q7_t
 * 
pSrc
,

2627 
q7_t
 * 
pD°
,

2628 
uöt32_t
 
blockSize
);

2638 
¨m_abs_f32
(

2639 
Êﬂt32_t
 * 
pSrc
,

2640 
Êﬂt32_t
 * 
pD°
,

2641 
uöt32_t
 
blockSize
);

2651 
¨m_abs_q15
(

2652 
q15_t
 * 
pSrc
,

2653 
q15_t
 * 
pD°
,

2654 
uöt32_t
 
blockSize
);

2664 
¨m_abs_q31
(

2665 
q31_t
 * 
pSrc
,

2666 
q31_t
 * 
pD°
,

2667 
uöt32_t
 
blockSize
);

2678 
¨m_dŸ_¥od_f32
(

2679 
Êﬂt32_t
 * 
pSrcA
,

2680 
Êﬂt32_t
 * 
pSrcB
,

2681 
uöt32_t
 
blockSize
,

2682 
Êﬂt32_t
 * 
ªsu…
);

2693 
¨m_dŸ_¥od_q7
(

2694 
q7_t
 * 
pSrcA
,

2695 
q7_t
 * 
pSrcB
,

2696 
uöt32_t
 
blockSize
,

2697 
q31_t
 * 
ªsu…
);

2708 
¨m_dŸ_¥od_q15
(

2709 
q15_t
 * 
pSrcA
,

2710 
q15_t
 * 
pSrcB
,

2711 
uöt32_t
 
blockSize
,

2712 
q63_t
 * 
ªsu…
);

2723 
¨m_dŸ_¥od_q31
(

2724 
q31_t
 * 
pSrcA
,

2725 
q31_t
 * 
pSrcB
,

2726 
uöt32_t
 
blockSize
,

2727 
q63_t
 * 
ªsu…
);

2738 
¨m_shi·_q7
(

2739 
q7_t
 * 
pSrc
,

2740 
öt8_t
 
shi·Bôs
,

2741 
q7_t
 * 
pD°
,

2742 
uöt32_t
 
blockSize
);

2753 
¨m_shi·_q15
(

2754 
q15_t
 * 
pSrc
,

2755 
öt8_t
 
shi·Bôs
,

2756 
q15_t
 * 
pD°
,

2757 
uöt32_t
 
blockSize
);

2768 
¨m_shi·_q31
(

2769 
q31_t
 * 
pSrc
,

2770 
öt8_t
 
shi·Bôs
,

2771 
q31_t
 * 
pD°
,

2772 
uöt32_t
 
blockSize
);

2783 
¨m_off£t_f32
(

2784 
Êﬂt32_t
 * 
pSrc
,

2785 
Êﬂt32_t
 
off£t
,

2786 
Êﬂt32_t
 * 
pD°
,

2787 
uöt32_t
 
blockSize
);

2798 
¨m_off£t_q7
(

2799 
q7_t
 * 
pSrc
,

2800 
q7_t
 
off£t
,

2801 
q7_t
 * 
pD°
,

2802 
uöt32_t
 
blockSize
);

2813 
¨m_off£t_q15
(

2814 
q15_t
 * 
pSrc
,

2815 
q15_t
 
off£t
,

2816 
q15_t
 * 
pD°
,

2817 
uöt32_t
 
blockSize
);

2828 
¨m_off£t_q31
(

2829 
q31_t
 * 
pSrc
,

2830 
q31_t
 
off£t
,

2831 
q31_t
 * 
pD°
,

2832 
uöt32_t
 
blockSize
);

2842 
¨m_√g©e_f32
(

2843 
Êﬂt32_t
 * 
pSrc
,

2844 
Êﬂt32_t
 * 
pD°
,

2845 
uöt32_t
 
blockSize
);

2855 
¨m_√g©e_q7
(

2856 
q7_t
 * 
pSrc
,

2857 
q7_t
 * 
pD°
,

2858 
uöt32_t
 
blockSize
);

2868 
¨m_√g©e_q15
(

2869 
q15_t
 * 
pSrc
,

2870 
q15_t
 * 
pD°
,

2871 
uöt32_t
 
blockSize
);

2881 
¨m_√g©e_q31
(

2882 
q31_t
 * 
pSrc
,

2883 
q31_t
 * 
pD°
,

2884 
uöt32_t
 
blockSize
);

2892 
¨m_c›y_f32
(

2893 
Êﬂt32_t
 * 
pSrc
,

2894 
Êﬂt32_t
 * 
pD°
,

2895 
uöt32_t
 
blockSize
);

2904 
¨m_c›y_q7
(

2905 
q7_t
 * 
pSrc
,

2906 
q7_t
 * 
pD°
,

2907 
uöt32_t
 
blockSize
);

2916 
¨m_c›y_q15
(

2917 
q15_t
 * 
pSrc
,

2918 
q15_t
 * 
pD°
,

2919 
uöt32_t
 
blockSize
);

2928 
¨m_c›y_q31
(

2929 
q31_t
 * 
pSrc
,

2930 
q31_t
 * 
pD°
,

2931 
uöt32_t
 
blockSize
);

2939 
¨m_fûl_f32
(

2940 
Êﬂt32_t
 
vÆue
,

2941 
Êﬂt32_t
 * 
pD°
,

2942 
uöt32_t
 
blockSize
);

2951 
¨m_fûl_q7
(

2952 
q7_t
 
vÆue
,

2953 
q7_t
 * 
pD°
,

2954 
uöt32_t
 
blockSize
);

2963 
¨m_fûl_q15
(

2964 
q15_t
 
vÆue
,

2965 
q15_t
 * 
pD°
,

2966 
uöt32_t
 
blockSize
);

2975 
¨m_fûl_q31
(

2976 
q31_t
 
vÆue
,

2977 
q31_t
 * 
pD°
,

2978 
uöt32_t
 
blockSize
);

2990 
¨m_c⁄v_f32
(

2991 
Êﬂt32_t
 * 
pSrcA
,

2992 
uöt32_t
 
§cALí
,

2993 
Êﬂt32_t
 * 
pSrcB
,

2994 
uöt32_t
 
§cBLí
,

2995 
Êﬂt32_t
 * 
pD°
);

3007 
¨m_c⁄v_q15
(

3008 
q15_t
 * 
pSrcA
,

3009 
uöt32_t
 
§cALí
,

3010 
q15_t
 * 
pSrcB
,

3011 
uöt32_t
 
§cBLí
,

3012 
q15_t
 * 
pD°
);

3024 
¨m_c⁄v_Á°_q15
(

3025 
q15_t
 * 
pSrcA
,

3026 
uöt32_t
 
§cALí
,

3027 
q15_t
 * 
pSrcB
,

3028 
uöt32_t
 
§cBLí
,

3029 
q15_t
 * 
pD°
);

3041 
¨m_c⁄v_q31
(

3042 
q31_t
 * 
pSrcA
,

3043 
uöt32_t
 
§cALí
,

3044 
q31_t
 * 
pSrcB
,

3045 
uöt32_t
 
§cBLí
,

3046 
q31_t
 * 
pD°
);

3058 
¨m_c⁄v_Á°_q31
(

3059 
q31_t
 * 
pSrcA
,

3060 
uöt32_t
 
§cALí
,

3061 
q31_t
 * 
pSrcB
,

3062 
uöt32_t
 
§cBLí
,

3063 
q31_t
 * 
pD°
);

3075 
¨m_c⁄v_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
uöt32_t
 
§cALí
,

3078 
q7_t
 * 
pSrcB
,

3079 
uöt32_t
 
§cBLí
,

3080 
q7_t
 * 
pD°
);

3094 
¨m_°©us
 
¨m_c⁄v_∑πül_f32
(

3095 
Êﬂt32_t
 * 
pSrcA
,

3096 
uöt32_t
 
§cALí
,

3097 
Êﬂt32_t
 * 
pSrcB
,

3098 
uöt32_t
 
§cBLí
,

3099 
Êﬂt32_t
 * 
pD°
,

3100 
uöt32_t
 
fú°Index
,

3101 
uöt32_t
 
numPoöts
);

3115 
¨m_°©us
 
¨m_c⁄v_∑πül_q15
(

3116 
q15_t
 * 
pSrcA
,

3117 
uöt32_t
 
§cALí
,

3118 
q15_t
 * 
pSrcB
,

3119 
uöt32_t
 
§cBLí
,

3120 
q15_t
 * 
pD°
,

3121 
uöt32_t
 
fú°Index
,

3122 
uöt32_t
 
numPoöts
);

3136 
¨m_°©us
 
¨m_c⁄v_∑πül_Á°_q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
uöt32_t
 
§cALí
,

3139 
q15_t
 * 
pSrcB
,

3140 
uöt32_t
 
§cBLí
,

3141 
q15_t
 * 
pD°
,

3142 
uöt32_t
 
fú°Index
,

3143 
uöt32_t
 
numPoöts
);

3157 
¨m_°©us
 
¨m_c⁄v_∑πül_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
uöt32_t
 
§cALí
,

3160 
q31_t
 * 
pSrcB
,

3161 
uöt32_t
 
§cBLí
,

3162 
q31_t
 * 
pD°
,

3163 
uöt32_t
 
fú°Index
,

3164 
uöt32_t
 
numPoöts
);

3179 
¨m_°©us
 
¨m_c⁄v_∑πül_Á°_q31
(

3180 
q31_t
 * 
pSrcA
,

3181 
uöt32_t
 
§cALí
,

3182 
q31_t
 * 
pSrcB
,

3183 
uöt32_t
 
§cBLí
,

3184 
q31_t
 * 
pD°
,

3185 
uöt32_t
 
fú°Index
,

3186 
uöt32_t
 
numPoöts
);

3200 
¨m_°©us
 
¨m_c⁄v_∑πül_q7
(

3201 
q7_t
 * 
pSrcA
,

3202 
uöt32_t
 
§cALí
,

3203 
q7_t
 * 
pSrcB
,

3204 
uöt32_t
 
§cBLí
,

3205 
q7_t
 * 
pD°
,

3206 
uöt32_t
 
fú°Index
,

3207 
uöt32_t
 
numPoöts
);

3216 
uöt8_t
 
M
;

3217 
uöt16_t
 
numT≠s
;

3218 
q15_t
 *
pC€ffs
;

3219 
q15_t
 *
pSèã
;

3220 } 
	t¨m_fú_decim©e_ö°™˚_q15
;

3228 
uöt8_t
 
M
;

3229 
uöt16_t
 
numT≠s
;

3230 
q31_t
 *
pC€ffs
;

3231 
q31_t
 *
pSèã
;

3233 } 
	t¨m_fú_decim©e_ö°™˚_q31
;

3241 
uöt8_t
 
M
;

3242 
uöt16_t
 
numT≠s
;

3243 
Êﬂt32_t
 *
pC€ffs
;

3244 
Êﬂt32_t
 *
pSèã
;

3246 } 
	t¨m_fú_decim©e_ö°™˚_f32
;

3259 
¨m_fú_decim©e_f32
(

3260 c⁄° 
¨m_fú_decim©e_ö°™˚_f32
 * 
S
,

3261 
Êﬂt32_t
 * 
pSrc
,

3262 
Êﬂt32_t
 * 
pD°
,

3263 
uöt32_t
 
blockSize
);

3278 
¨m_°©us
 
¨m_fú_decim©e_öô_f32
(

3279 
¨m_fú_decim©e_ö°™˚_f32
 * 
S
,

3280 
uöt16_t
 
numT≠s
,

3281 
uöt8_t
 
M
,

3282 
Êﬂt32_t
 * 
pC€ffs
,

3283 
Êﬂt32_t
 * 
pSèã
,

3284 
uöt32_t
 
blockSize
);

3295 
¨m_fú_decim©e_q15
(

3296 c⁄° 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3297 
q15_t
 * 
pSrc
,

3298 
q15_t
 * 
pD°
,

3299 
uöt32_t
 
blockSize
);

3310 
¨m_fú_decim©e_Á°_q15
(

3311 c⁄° 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3312 
q15_t
 * 
pSrc
,

3313 
q15_t
 * 
pD°
,

3314 
uöt32_t
 
blockSize
);

3330 
¨m_°©us
 
¨m_fú_decim©e_öô_q15
(

3331 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3332 
uöt16_t
 
numT≠s
,

3333 
uöt8_t
 
M
,

3334 
q15_t
 * 
pC€ffs
,

3335 
q15_t
 * 
pSèã
,

3336 
uöt32_t
 
blockSize
);

3347 
¨m_fú_decim©e_q31
(

3348 c⁄° 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3349 
q31_t
 * 
pSrc
,

3350 
q31_t
 * 
pD°
,

3351 
uöt32_t
 
blockSize
);

3362 
¨m_fú_decim©e_Á°_q31
(

3363 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3364 
q31_t
 * 
pSrc
,

3365 
q31_t
 * 
pD°
,

3366 
uöt32_t
 
blockSize
);

3381 
¨m_°©us
 
¨m_fú_decim©e_öô_q31
(

3382 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3383 
uöt16_t
 
numT≠s
,

3384 
uöt8_t
 
M
,

3385 
q31_t
 * 
pC€ffs
,

3386 
q31_t
 * 
pSèã
,

3387 
uöt32_t
 
blockSize
);

3397 
uöt8_t
 
L
;

3398 
uöt16_t
 
pha£Lígth
;

3399 
q15_t
 *
pC€ffs
;

3400 
q15_t
 *
pSèã
;

3401 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_q15
;

3409 
uöt8_t
 
L
;

3410 
uöt16_t
 
pha£Lígth
;

3411 
q31_t
 *
pC€ffs
;

3412 
q31_t
 *
pSèã
;

3413 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_q31
;

3421 
uöt8_t
 
L
;

3422 
uöt16_t
 
pha£Lígth
;

3423 
Êﬂt32_t
 *
pC€ffs
;

3424 
Êﬂt32_t
 *
pSèã
;

3425 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_f32
;

3437 
¨m_fú_öãΩﬁ©e_q15
(

3438 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_q15
 * 
S
,

3439 
q15_t
 * 
pSrc
,

3440 
q15_t
 * 
pD°
,

3441 
uöt32_t
 
blockSize
);

3456 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_q15
(

3457 
¨m_fú_öãΩﬁ©e_ö°™˚_q15
 * 
S
,

3458 
uöt8_t
 
L
,

3459 
uöt16_t
 
numT≠s
,

3460 
q15_t
 * 
pC€ffs
,

3461 
q15_t
 * 
pSèã
,

3462 
uöt32_t
 
blockSize
);

3473 
¨m_fú_öãΩﬁ©e_q31
(

3474 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_q31
 * 
S
,

3475 
q31_t
 * 
pSrc
,

3476 
q31_t
 * 
pD°
,

3477 
uöt32_t
 
blockSize
);

3491 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_q31
(

3492 
¨m_fú_öãΩﬁ©e_ö°™˚_q31
 * 
S
,

3493 
uöt8_t
 
L
,

3494 
uöt16_t
 
numT≠s
,

3495 
q31_t
 * 
pC€ffs
,

3496 
q31_t
 * 
pSèã
,

3497 
uöt32_t
 
blockSize
);

3509 
¨m_fú_öãΩﬁ©e_f32
(

3510 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_f32
 * 
S
,

3511 
Êﬂt32_t
 * 
pSrc
,

3512 
Êﬂt32_t
 * 
pD°
,

3513 
uöt32_t
 
blockSize
);

3527 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_f32
(

3528 
¨m_fú_öãΩﬁ©e_ö°™˚_f32
 * 
S
,

3529 
uöt8_t
 
L
,

3530 
uöt16_t
 
numT≠s
,

3531 
Êﬂt32_t
 * 
pC€ffs
,

3532 
Êﬂt32_t
 * 
pSèã
,

3533 
uöt32_t
 
blockSize
);

3541 
uöt8_t
 
numSèges
;

3542 
q63_t
 *
pSèã
;

3543 
q31_t
 *
pC€ffs
;

3544 
uöt8_t
 
po°Shi·
;

3546 } 
	t¨m_biquad_ˇs_df1_32x64_ös_q31
;

3557 
¨m_biquad_ˇs_df1_32x64_q31
(

3558 c⁄° 
¨m_biquad_ˇs_df1_32x64_ös_q31
 * 
S
,

3559 
q31_t
 * 
pSrc
,

3560 
q31_t
 * 
pD°
,

3561 
uöt32_t
 
blockSize
);

3573 
¨m_biquad_ˇs_df1_32x64_öô_q31
(

3574 
¨m_biquad_ˇs_df1_32x64_ös_q31
 * 
S
,

3575 
uöt8_t
 
numSèges
,

3576 
q31_t
 * 
pC€ffs
,

3577 
q63_t
 * 
pSèã
,

3578 
uöt8_t
 
po°Shi·
);

3588 
uöt8_t
 
numSèges
;

3589 
Êﬂt32_t
 *
pSèã
;

3590 
Êﬂt32_t
 *
pC€ffs
;

3591 } 
	t¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
;

3603 
¨m_biquad_ˇsˇde_df2T_f32
(

3604 c⁄° 
¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
 * 
S
,

3605 
Êﬂt32_t
 * 
pSrc
,

3606 
Êﬂt32_t
 * 
pD°
,

3607 
uöt32_t
 
blockSize
);

3619 
¨m_biquad_ˇsˇde_df2T_öô_f32
(

3620 
¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
 * 
S
,

3621 
uöt8_t
 
numSèges
,

3622 
Êﬂt32_t
 * 
pC€ffs
,

3623 
Êﬂt32_t
 * 
pSèã
);

3633 
uöt16_t
 
numSèges
;

3634 
q15_t
 *
pSèã
;

3635 
q15_t
 *
pC€ffs
;

3636 } 
	t¨m_fú_œâi˚_ö°™˚_q15
;

3644 
uöt16_t
 
numSèges
;

3645 
q31_t
 *
pSèã
;

3646 
q31_t
 *
pC€ffs
;

3647 } 
	t¨m_fú_œâi˚_ö°™˚_q31
;

3655 
uöt16_t
 
numSèges
;

3656 
Êﬂt32_t
 *
pSèã
;

3657 
Êﬂt32_t
 *
pC€ffs
;

3658 } 
	t¨m_fú_œâi˚_ö°™˚_f32
;

3669 
¨m_fú_œâi˚_öô_q15
(

3670 
¨m_fú_œâi˚_ö°™˚_q15
 * 
S
,

3671 
uöt16_t
 
numSèges
,

3672 
q15_t
 * 
pC€ffs
,

3673 
q15_t
 * 
pSèã
);

3684 
¨m_fú_œâi˚_q15
(

3685 c⁄° 
¨m_fú_œâi˚_ö°™˚_q15
 * 
S
,

3686 
q15_t
 * 
pSrc
,

3687 
q15_t
 * 
pD°
,

3688 
uöt32_t
 
blockSize
);

3699 
¨m_fú_œâi˚_öô_q31
(

3700 
¨m_fú_œâi˚_ö°™˚_q31
 * 
S
,

3701 
uöt16_t
 
numSèges
,

3702 
q31_t
 * 
pC€ffs
,

3703 
q31_t
 * 
pSèã
);

3715 
¨m_fú_œâi˚_q31
(

3716 c⁄° 
¨m_fú_œâi˚_ö°™˚_q31
 * 
S
,

3717 
q31_t
 * 
pSrc
,

3718 
q31_t
 * 
pD°
,

3719 
uöt32_t
 
blockSize
);

3730 
¨m_fú_œâi˚_öô_f32
(

3731 
¨m_fú_œâi˚_ö°™˚_f32
 * 
S
,

3732 
uöt16_t
 
numSèges
,

3733 
Êﬂt32_t
 * 
pC€ffs
,

3734 
Êﬂt32_t
 * 
pSèã
);

3745 
¨m_fú_œâi˚_f32
(

3746 c⁄° 
¨m_fú_œâi˚_ö°™˚_f32
 * 
S
,

3747 
Êﬂt32_t
 * 
pSrc
,

3748 
Êﬂt32_t
 * 
pD°
,

3749 
uöt32_t
 
blockSize
);

3756 
uöt16_t
 
numSèges
;

3757 
q15_t
 *
pSèã
;

3758 
q15_t
 *
pkC€ffs
;

3759 
q15_t
 *
pvC€ffs
;

3760 } 
	t¨m_iú_œâi˚_ö°™˚_q15
;

3767 
uöt16_t
 
numSèges
;

3768 
q31_t
 *
pSèã
;

3769 
q31_t
 *
pkC€ffs
;

3770 
q31_t
 *
pvC€ffs
;

3771 } 
	t¨m_iú_œâi˚_ö°™˚_q31
;

3778 
uöt16_t
 
numSèges
;

3779 
Êﬂt32_t
 *
pSèã
;

3780 
Êﬂt32_t
 *
pkC€ffs
;

3781 
Êﬂt32_t
 *
pvC€ffs
;

3782 } 
	t¨m_iú_œâi˚_ö°™˚_f32
;

3793 
¨m_iú_œâi˚_f32
(

3794 c⁄° 
¨m_iú_œâi˚_ö°™˚_f32
 * 
S
,

3795 
Êﬂt32_t
 * 
pSrc
,

3796 
Êﬂt32_t
 * 
pD°
,

3797 
uöt32_t
 
blockSize
);

3810 
¨m_iú_œâi˚_öô_f32
(

3811 
¨m_iú_œâi˚_ö°™˚_f32
 * 
S
,

3812 
uöt16_t
 
numSèges
,

3813 
Êﬂt32_t
 *
pkC€ffs
,

3814 
Êﬂt32_t
 *
pvC€ffs
,

3815 
Êﬂt32_t
 *
pSèã
,

3816 
uöt32_t
 
blockSize
);

3828 
¨m_iú_œâi˚_q31
(

3829 c⁄° 
¨m_iú_œâi˚_ö°™˚_q31
 * 
S
,

3830 
q31_t
 * 
pSrc
,

3831 
q31_t
 * 
pD°
,

3832 
uöt32_t
 
blockSize
);

3846 
¨m_iú_œâi˚_öô_q31
(

3847 
¨m_iú_œâi˚_ö°™˚_q31
 * 
S
,

3848 
uöt16_t
 
numSèges
,

3849 
q31_t
 *
pkC€ffs
,

3850 
q31_t
 *
pvC€ffs
,

3851 
q31_t
 *
pSèã
,

3852 
uöt32_t
 
blockSize
);

3864 
¨m_iú_œâi˚_q15
(

3865 c⁄° 
¨m_iú_œâi˚_ö°™˚_q15
 * 
S
,

3866 
q15_t
 * 
pSrc
,

3867 
q15_t
 * 
pD°
,

3868 
uöt32_t
 
blockSize
);

3882 
¨m_iú_œâi˚_öô_q15
(

3883 
¨m_iú_œâi˚_ö°™˚_q15
 * 
S
,

3884 
uöt16_t
 
numSèges
,

3885 
q15_t
 *
pkC€ffs
,

3886 
q15_t
 *
pvC€ffs
,

3887 
q15_t
 *
pSèã
,

3888 
uöt32_t
 
blockSize
);

3896 
uöt16_t
 
numT≠s
;

3897 
Êﬂt32_t
 *
pSèã
;

3898 
Êﬂt32_t
 *
pC€ffs
;

3899 
Êﬂt32_t
 
mu
;

3900 } 
	t¨m_lms_ö°™˚_f32
;

3913 
¨m_lms_f32
(

3914 c⁄° 
¨m_lms_ö°™˚_f32
 * 
S
,

3915 
Êﬂt32_t
 * 
pSrc
,

3916 
Êﬂt32_t
 * 
pRef
,

3917 
Êﬂt32_t
 * 
pOut
,

3918 
Êﬂt32_t
 * 
pEº
,

3919 
uöt32_t
 
blockSize
);

3932 
¨m_lms_öô_f32
(

3933 
¨m_lms_ö°™˚_f32
 * 
S
,

3934 
uöt16_t
 
numT≠s
,

3935 
Êﬂt32_t
 * 
pC€ffs
,

3936 
Êﬂt32_t
 * 
pSèã
,

3937 
Êﬂt32_t
 
mu
,

3938 
uöt32_t
 
blockSize
);

3946 
uöt16_t
 
numT≠s
;

3947 
q15_t
 *
pSèã
;

3948 
q15_t
 *
pC€ffs
;

3949 
q15_t
 
mu
;

3950 
uöt32_t
 
po°Shi·
;

3951 } 
	t¨m_lms_ö°™˚_q15
;

3966 
¨m_lms_öô_q15
(

3967 
¨m_lms_ö°™˚_q15
 * 
S
,

3968 
uöt16_t
 
numT≠s
,

3969 
q15_t
 * 
pC€ffs
,

3970 
q15_t
 * 
pSèã
,

3971 
q15_t
 
mu
,

3972 
uöt32_t
 
blockSize
,

3973 
uöt32_t
 
po°Shi·
);

3986 
¨m_lms_q15
(

3987 c⁄° 
¨m_lms_ö°™˚_q15
 * 
S
,

3988 
q15_t
 * 
pSrc
,

3989 
q15_t
 * 
pRef
,

3990 
q15_t
 * 
pOut
,

3991 
q15_t
 * 
pEº
,

3992 
uöt32_t
 
blockSize
);

4001 
uöt16_t
 
numT≠s
;

4002 
q31_t
 *
pSèã
;

4003 
q31_t
 *
pC€ffs
;

4004 
q31_t
 
mu
;

4005 
uöt32_t
 
po°Shi·
;

4007 } 
	t¨m_lms_ö°™˚_q31
;

4020 
¨m_lms_q31
(

4021 c⁄° 
¨m_lms_ö°™˚_q31
 * 
S
,

4022 
q31_t
 * 
pSrc
,

4023 
q31_t
 * 
pRef
,

4024 
q31_t
 * 
pOut
,

4025 
q31_t
 * 
pEº
,

4026 
uöt32_t
 
blockSize
);

4040 
¨m_lms_öô_q31
(

4041 
¨m_lms_ö°™˚_q31
 * 
S
,

4042 
uöt16_t
 
numT≠s
,

4043 
q31_t
 *
pC€ffs
,

4044 
q31_t
 *
pSèã
,

4045 
q31_t
 
mu
,

4046 
uöt32_t
 
blockSize
,

4047 
uöt32_t
 
po°Shi·
);

4055 
uöt16_t
 
numT≠s
;

4056 
Êﬂt32_t
 *
pSèã
;

4057 
Êﬂt32_t
 *
pC€ffs
;

4058 
Êﬂt32_t
 
mu
;

4059 
Êﬂt32_t
 
íîgy
;

4060 
Êﬂt32_t
 
x0
;

4061 } 
	t¨m_lms_n‹m_ö°™˚_f32
;

4074 
¨m_lms_n‹m_f32
(

4075 
¨m_lms_n‹m_ö°™˚_f32
 * 
S
,

4076 
Êﬂt32_t
 * 
pSrc
,

4077 
Êﬂt32_t
 * 
pRef
,

4078 
Êﬂt32_t
 * 
pOut
,

4079 
Êﬂt32_t
 * 
pEº
,

4080 
uöt32_t
 
blockSize
);

4093 
¨m_lms_n‹m_öô_f32
(

4094 
¨m_lms_n‹m_ö°™˚_f32
 * 
S
,

4095 
uöt16_t
 
numT≠s
,

4096 
Êﬂt32_t
 * 
pC€ffs
,

4097 
Êﬂt32_t
 * 
pSèã
,

4098 
Êﬂt32_t
 
mu
,

4099 
uöt32_t
 
blockSize
);

4107 
uöt16_t
 
numT≠s
;

4108 
q31_t
 *
pSèã
;

4109 
q31_t
 *
pC€ffs
;

4110 
q31_t
 
mu
;

4111 
uöt8_t
 
po°Shi·
;

4112 
q31_t
 *
ªcùTabÀ
;

4113 
q31_t
 
íîgy
;

4114 
q31_t
 
x0
;

4115 } 
	t¨m_lms_n‹m_ö°™˚_q31
;

4128 
¨m_lms_n‹m_q31
(

4129 
¨m_lms_n‹m_ö°™˚_q31
 * 
S
,

4130 
q31_t
 * 
pSrc
,

4131 
q31_t
 * 
pRef
,

4132 
q31_t
 * 
pOut
,

4133 
q31_t
 * 
pEº
,

4134 
uöt32_t
 
blockSize
);

4148 
¨m_lms_n‹m_öô_q31
(

4149 
¨m_lms_n‹m_ö°™˚_q31
 * 
S
,

4150 
uöt16_t
 
numT≠s
,

4151 
q31_t
 * 
pC€ffs
,

4152 
q31_t
 * 
pSèã
,

4153 
q31_t
 
mu
,

4154 
uöt32_t
 
blockSize
,

4155 
uöt8_t
 
po°Shi·
);

4163 
uöt16_t
 
numT≠s
;

4164 
q15_t
 *
pSèã
;

4165 
q15_t
 *
pC€ffs
;

4166 
q15_t
 
mu
;

4167 
uöt8_t
 
po°Shi·
;

4168 
q15_t
 *
ªcùTabÀ
;

4169 
q15_t
 
íîgy
;

4170 
q15_t
 
x0
;

4171 } 
	t¨m_lms_n‹m_ö°™˚_q15
;

4184 
¨m_lms_n‹m_q15
(

4185 
¨m_lms_n‹m_ö°™˚_q15
 * 
S
,

4186 
q15_t
 * 
pSrc
,

4187 
q15_t
 * 
pRef
,

4188 
q15_t
 * 
pOut
,

4189 
q15_t
 * 
pEº
,

4190 
uöt32_t
 
blockSize
);

4205 
¨m_lms_n‹m_öô_q15
(

4206 
¨m_lms_n‹m_ö°™˚_q15
 * 
S
,

4207 
uöt16_t
 
numT≠s
,

4208 
q15_t
 * 
pC€ffs
,

4209 
q15_t
 * 
pSèã
,

4210 
q15_t
 
mu
,

4211 
uöt32_t
 
blockSize
,

4212 
uöt8_t
 
po°Shi·
);

4224 
¨m_c‹ªœã_f32
(

4225 
Êﬂt32_t
 * 
pSrcA
,

4226 
uöt32_t
 
§cALí
,

4227 
Êﬂt32_t
 * 
pSrcB
,

4228 
uöt32_t
 
§cBLí
,

4229 
Êﬂt32_t
 * 
pD°
);

4241 
¨m_c‹ªœã_q15
(

4242 
q15_t
 * 
pSrcA
,

4243 
uöt32_t
 
§cALí
,

4244 
q15_t
 * 
pSrcB
,

4245 
uöt32_t
 
§cBLí
,

4246 
q15_t
 * 
pD°
);

4258 
¨m_c‹ªœã_Á°_q15
(

4259 
q15_t
 * 
pSrcA
,

4260 
uöt32_t
 
§cALí
,

4261 
q15_t
 * 
pSrcB
,

4262 
uöt32_t
 
§cBLí
,

4263 
q15_t
 * 
pD°
);

4275 
¨m_c‹ªœã_q31
(

4276 
q31_t
 * 
pSrcA
,

4277 
uöt32_t
 
§cALí
,

4278 
q31_t
 * 
pSrcB
,

4279 
uöt32_t
 
§cBLí
,

4280 
q31_t
 * 
pD°
);

4292 
¨m_c‹ªœã_Á°_q31
(

4293 
q31_t
 * 
pSrcA
,

4294 
uöt32_t
 
§cALí
,

4295 
q31_t
 * 
pSrcB
,

4296 
uöt32_t
 
§cBLí
,

4297 
q31_t
 * 
pD°
);

4309 
¨m_c‹ªœã_q7
(

4310 
q7_t
 * 
pSrcA
,

4311 
uöt32_t
 
§cALí
,

4312 
q7_t
 * 
pSrcB
,

4313 
uöt32_t
 
§cBLí
,

4314 
q7_t
 * 
pD°
);

4321 
uöt16_t
 
numT≠s
;

4322 
uöt16_t
 
°©eIndex
;

4323 
Êﬂt32_t
 *
pSèã
;

4324 
Êﬂt32_t
 *
pC€ffs
;

4325 
uöt16_t
 
maxDñay
;

4326 
öt32_t
 *
pT≠Dñay
;

4327 } 
	t¨m_fú_•¨£_ö°™˚_f32
;

4335 
uöt16_t
 
numT≠s
;

4336 
uöt16_t
 
°©eIndex
;

4337 
q31_t
 *
pSèã
;

4338 
q31_t
 *
pC€ffs
;

4339 
uöt16_t
 
maxDñay
;

4340 
öt32_t
 *
pT≠Dñay
;

4341 } 
	t¨m_fú_•¨£_ö°™˚_q31
;

4349 
uöt16_t
 
numT≠s
;

4350 
uöt16_t
 
°©eIndex
;

4351 
q15_t
 *
pSèã
;

4352 
q15_t
 *
pC€ffs
;

4353 
uöt16_t
 
maxDñay
;

4354 
öt32_t
 *
pT≠Dñay
;

4355 } 
	t¨m_fú_•¨£_ö°™˚_q15
;

4363 
uöt16_t
 
numT≠s
;

4364 
uöt16_t
 
°©eIndex
;

4365 
q7_t
 *
pSèã
;

4366 
q7_t
 *
pC€ffs
;

4367 
uöt16_t
 
maxDñay
;

4368 
öt32_t
 *
pT≠Dñay
;

4369 } 
	t¨m_fú_•¨£_ö°™˚_q7
;

4381 
¨m_fú_•¨£_f32
(

4382 
¨m_fú_•¨£_ö°™˚_f32
 * 
S
,

4383 
Êﬂt32_t
 * 
pSrc
,

4384 
Êﬂt32_t
 * 
pD°
,

4385 
Êﬂt32_t
 * 
pS¸©chIn
,

4386 
uöt32_t
 
blockSize
);

4400 
¨m_fú_•¨£_öô_f32
(

4401 
¨m_fú_•¨£_ö°™˚_f32
 * 
S
,

4402 
uöt16_t
 
numT≠s
,

4403 
Êﬂt32_t
 * 
pC€ffs
,

4404 
Êﬂt32_t
 * 
pSèã
,

4405 
öt32_t
 * 
pT≠Dñay
,

4406 
uöt16_t
 
maxDñay
,

4407 
uöt32_t
 
blockSize
);

4419 
¨m_fú_•¨£_q31
(

4420 
¨m_fú_•¨£_ö°™˚_q31
 * 
S
,

4421 
q31_t
 * 
pSrc
,

4422 
q31_t
 * 
pD°
,

4423 
q31_t
 * 
pS¸©chIn
,

4424 
uöt32_t
 
blockSize
);

4438 
¨m_fú_•¨£_öô_q31
(

4439 
¨m_fú_•¨£_ö°™˚_q31
 * 
S
,

4440 
uöt16_t
 
numT≠s
,

4441 
q31_t
 * 
pC€ffs
,

4442 
q31_t
 * 
pSèã
,

4443 
öt32_t
 * 
pT≠Dñay
,

4444 
uöt16_t
 
maxDñay
,

4445 
uöt32_t
 
blockSize
);

4458 
¨m_fú_•¨£_q15
(

4459 
¨m_fú_•¨£_ö°™˚_q15
 * 
S
,

4460 
q15_t
 * 
pSrc
,

4461 
q15_t
 * 
pD°
,

4462 
q15_t
 * 
pS¸©chIn
,

4463 
q31_t
 * 
pS¸©chOut
,

4464 
uöt32_t
 
blockSize
);

4479 
¨m_fú_•¨£_öô_q15
(

4480 
¨m_fú_•¨£_ö°™˚_q15
 * 
S
,

4481 
uöt16_t
 
numT≠s
,

4482 
q15_t
 * 
pC€ffs
,

4483 
q15_t
 * 
pSèã
,

4484 
öt32_t
 * 
pT≠Dñay
,

4485 
uöt16_t
 
maxDñay
,

4486 
uöt32_t
 
blockSize
);

4499 
¨m_fú_•¨£_q7
(

4500 
¨m_fú_•¨£_ö°™˚_q7
 * 
S
,

4501 
q7_t
 * 
pSrc
,

4502 
q7_t
 * 
pD°
,

4503 
q7_t
 * 
pS¸©chIn
,

4504 
q31_t
 * 
pS¸©chOut
,

4505 
uöt32_t
 
blockSize
);

4519 
¨m_fú_•¨£_öô_q7
(

4520 
¨m_fú_•¨£_ö°™˚_q7
 * 
S
,

4521 
uöt16_t
 
numT≠s
,

4522 
q7_t
 * 
pC€ffs
,

4523 
q7_t
 * 
pSèã
,

4524 
öt32_t
 *
pT≠Dñay
,

4525 
uöt16_t
 
maxDñay
,

4526 
uöt32_t
 
blockSize
);

4537 
¨m_sö_cos_f32
(

4538 
Êﬂt32_t
 
thëa
,

4539 
Êﬂt32_t
 *
pSöVÆ
,

4540 
Êﬂt32_t
 *
pCcosVÆ
);

4550 
¨m_sö_cos_q31
(

4551 
q31_t
 
thëa
,

4552 
q31_t
 *
pSöVÆ
,

4553 
q31_t
 *
pCosVÆ
);

4564 
¨m_cm∂x_c⁄j_f32
(

4565 
Êﬂt32_t
 * 
pSrc
,

4566 
Êﬂt32_t
 * 
pD°
,

4567 
uöt32_t
 
numSam∂es
);

4577 
¨m_cm∂x_c⁄j_q31
(

4578 
q31_t
 * 
pSrc
,

4579 
q31_t
 * 
pD°
,

4580 
uöt32_t
 
numSam∂es
);

4590 
¨m_cm∂x_c⁄j_q15
(

4591 
q15_t
 * 
pSrc
,

4592 
q15_t
 * 
pD°
,

4593 
uöt32_t
 
numSam∂es
);

4605 
¨m_cm∂x_mag_squ¨ed_f32
(

4606 
Êﬂt32_t
 * 
pSrc
,

4607 
Êﬂt32_t
 * 
pD°
,

4608 
uöt32_t
 
numSam∂es
);

4618 
¨m_cm∂x_mag_squ¨ed_q31
(

4619 
q31_t
 * 
pSrc
,

4620 
q31_t
 * 
pD°
,

4621 
uöt32_t
 
numSam∂es
);

4631 
¨m_cm∂x_mag_squ¨ed_q15
(

4632 
q15_t
 * 
pSrc
,

4633 
q15_t
 * 
pD°
,

4634 
uöt32_t
 
numSam∂es
);

4711 
__INLINE
 
Êﬂt32_t
 
¨m_pid_f32
(

4712 
¨m_pid_ö°™˚_f32
 * 
S
,

4713 
Êﬂt32_t
 
ö
)

4715 
Êﬂt32_t
 
out
;

4718 
out
 = (
S
->
A0
 * 
ö
) +

4719 (
S
->
A1
 * S->
°©e
[0]Ë+ (S->
A2
 * S->state[1]) + (S->state[2]);

4722 
S
->
°©e
[1] = S->state[0];

4723 
S
->
°©e
[0] = 
ö
;

4724 
S
->
°©e
[2] = 
out
;

4727  (
out
);

4746 
__INLINE
 
q31_t
 
¨m_pid_q31
(

4747 
¨m_pid_ö°™˚_q31
 * 
S
,

4748 
q31_t
 
ö
)

4750 
q63_t
 
acc
;

4751 
q31_t
 
out
;

4754 
acc
 = (
q63_t
Ë
S
->
A0
 * 
ö
;

4757 
acc
 +(
q63_t
Ë
S
->
A1
 * S->
°©e
[0];

4760 
acc
 +(
q63_t
Ë
S
->
A2
 * S->
°©e
[1];

4763 
out
 = (
q31_t
Ë(
acc
 >> 31u);

4766 
out
 +
S
->
°©e
[2];

4769 
S
->
°©e
[1] = S->state[0];

4770 
S
->
°©e
[0] = 
ö
;

4771 
S
->
°©e
[2] = 
out
;

4774  (
out
);

4794 
__INLINE
 
q15_t
 
¨m_pid_q15
(

4795 
¨m_pid_ö°™˚_q15
 * 
S
,

4796 
q15_t
 
ö
)

4798 
q63_t
 
acc
;

4799 
q15_t
 
out
;

4803 #ifde‡
ARM_MATH_CM0


4806 
acc
 = ((
q31_t
Ë
S
->
A0
 )* 
ö
 ;

4811 
acc
 = (
q31_t
Ë
__SMUAD
(
S
->
A0
, 
ö
);

4815 #ifde‡
ARM_MATH_CM0


4818 
acc
 +(
q31_t
Ë
S
->
A1
 * S->
°©e
[0] ;

4819 
acc
 +(
q31_t
Ë
S
->
A2
 * S->
°©e
[1] ;

4824 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
°©e
),ácc);

4829 
acc
 +(
q31_t
Ë
S
->
°©e
[2] << 15;

4832 
out
 = (
q15_t
Ë(
__SSAT
((
acc
 >> 15), 16));

4835 
S
->
°©e
[1] = S->state[0];

4836 
S
->
°©e
[0] = 
ö
;

4837 
S
->
°©e
[2] = 
out
;

4840  (
out
);

4857 
¨m_°©us
 
¨m_m©_övî£_f32
(

4858 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
§c
,

4859 
¨m_m©rix_ö°™˚_f32
 * 
d°
);

4905 
__INLINE
 
¨m_˛¨ke_f32
(

4906 
Êﬂt32_t
 
Ia
,

4907 
Êﬂt32_t
 
Ib
,

4908 
Êﬂt32_t
 * 
pIÆpha
,

4909 
Êﬂt32_t
 * 
pIbëa
)

4912 *
pIÆpha
 = 
Ia
;

4915 *
pIbëa
 = ((
Êﬂt32_t
Ë0.57735026919 * 
Ia
 + (Êﬂt32_tË1.15470053838 * 
Ib
);

4934 
__INLINE
 
¨m_˛¨ke_q31
(

4935 
q31_t
 
Ia
,

4936 
q31_t
 
Ib
,

4937 
q31_t
 * 
pIÆpha
,

4938 
q31_t
 * 
pIbëa
)

4940 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

4943 *
pIÆpha
 = 
Ia
;

4946 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë
Ia
 * 0x24F34E8B) >> 30);

4949 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë
Ib
 * 0x49E69D16) >> 30);

4952 *
pIbëa
 = 
__QADD
(
¥odu˘1
, 
¥odu˘2
);

4966 
¨m_q7_to_q31
(

4967 
q7_t
 * 
pSrc
,

4968 
q31_t
 * 
pD°
,

4969 
uöt32_t
 
blockSize
);

5009 
__INLINE
 
¨m_öv_˛¨ke_f32
(

5010 
Êﬂt32_t
 
IÆpha
,

5011 
Êﬂt32_t
 
Ibëa
,

5012 
Êﬂt32_t
 * 
pIa
,

5013 
Êﬂt32_t
 * 
pIb
)

5016 *
pIa
 = 
IÆpha
;

5019 *
pIb
 = -0.5 * 
IÆpha
 + (
Êﬂt32_t
Ë0.8660254039 *
Ibëa
;

5038 
__INLINE
 
¨m_öv_˛¨ke_q31
(

5039 
q31_t
 
IÆpha
,

5040 
q31_t
 
Ibëa
,

5041 
q31_t
 * 
pIa
,

5042 
q31_t
 * 
pIb
)

5044 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5047 *
pIa
 = 
IÆpha
;

5050 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
) * (0x40000000)) >> 31);

5053 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
) * (0x6ED9EBA1)) >> 31);

5056 *
pIb
 = 
__QSUB
(
¥odu˘2
, 
¥odu˘1
);

5071 
¨m_q7_to_q15
(

5072 
q7_t
 * 
pSrc
,

5073 
q15_t
 * 
pD°
,

5074 
uöt32_t
 
blockSize
);

5125 
__INLINE
 
¨m_∑rk_f32
(

5126 
Êﬂt32_t
 
IÆpha
,

5127 
Êﬂt32_t
 
Ibëa
,

5128 
Êﬂt32_t
 * 
pId
,

5129 
Êﬂt32_t
 * 
pIq
,

5130 
Êﬂt32_t
 
söVÆ
,

5131 
Êﬂt32_t
 
cosVÆ
)

5134 *
pId
 = 
IÆpha
 * 
cosVÆ
 + 
Ibëa
 * 
söVÆ
;

5137 *
pIq
 = -
IÆpha
 * 
söVÆ
 + 
Ibëa
 * 
cosVÆ
;

5159 
__INLINE
 
¨m_∑rk_q31
(

5160 
q31_t
 
IÆpha
,

5161 
q31_t
 
Ibëa
,

5162 
q31_t
 * 
pId
,

5163 
q31_t
 * 
pIq
,

5164 
q31_t
 
söVÆ
,

5165 
q31_t
 
cosVÆ
)

5167 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5168 
q31_t
 
¥odu˘3
, 
¥odu˘4
;

5171 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
Ë* (
cosVÆ
)) >> 31);

5174 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
Ë* (
söVÆ
)) >> 31);

5178 
¥odu˘3
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
Ë* (
söVÆ
)) >> 31);

5181 
¥odu˘4
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
Ë* (
cosVÆ
)) >> 31);

5184 *
pId
 = 
__QADD
(
¥odu˘1
, 
¥odu˘2
);

5187 *
pIq
 = 
__QSUB
(
¥odu˘4
, 
¥odu˘3
);

5201 
¨m_q7_to_Êﬂt
(

5202 
q7_t
 * 
pSrc
,

5203 
Êﬂt32_t
 * 
pD°
,

5204 
uöt32_t
 
blockSize
);

5244 
__INLINE
 
¨m_öv_∑rk_f32
(

5245 
Êﬂt32_t
 
Id
,

5246 
Êﬂt32_t
 
Iq
,

5247 
Êﬂt32_t
 * 
pIÆpha
,

5248 
Êﬂt32_t
 * 
pIbëa
,

5249 
Êﬂt32_t
 
söVÆ
,

5250 
Êﬂt32_t
 
cosVÆ
)

5253 *
pIÆpha
 = 
Id
 * 
cosVÆ
 - 
Iq
 * 
söVÆ
;

5256 *
pIbëa
 = 
Id
 * 
söVÆ
 + 
Iq
 * 
cosVÆ
;

5279 
__INLINE
 
¨m_öv_∑rk_q31
(

5280 
q31_t
 
Id
,

5281 
q31_t
 
Iq
,

5282 
q31_t
 * 
pIÆpha
,

5283 
q31_t
 * 
pIbëa
,

5284 
q31_t
 
söVÆ
,

5285 
q31_t
 
cosVÆ
)

5287 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5288 
q31_t
 
¥odu˘3
, 
¥odu˘4
;

5291 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
Id
Ë* (
cosVÆ
)) >> 31);

5294 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Iq
Ë* (
söVÆ
)) >> 31);

5298 
¥odu˘3
 = (
q31_t
Ë(((
q63_t
Ë(
Id
Ë* (
söVÆ
)) >> 31);

5301 
¥odu˘4
 = (
q31_t
Ë(((
q63_t
Ë(
Iq
Ë* (
cosVÆ
)) >> 31);

5304 *
pIÆpha
 = 
__QSUB
(
¥odu˘1
, 
¥odu˘2
);

5307 *
pIbëa
 = 
__QADD
(
¥odu˘4
, 
¥odu˘3
);

5323 
¨m_q31_to_Êﬂt
(

5324 
q31_t
 * 
pSrc
,

5325 
Êﬂt32_t
 * 
pD°
,

5326 
uöt32_t
 
blockSize
);

5377 
__INLINE
 
Êﬂt32_t
 
¨m_löór_öãΩ_f32
(

5378 
¨m_löór_öãΩ_ö°™˚_f32
 * 
S
,

5379 
Êﬂt32_t
 
x
)

5382 
Êﬂt32_t
 
y
;

5383 
Êﬂt32_t
 
x0
, 
x1
;

5384 
Êﬂt32_t
 
y0
, 
y1
;

5385 
Êﬂt32_t
 
xS∑cög
 = 
S
->xSpacing;

5386 
öt32_t
 
i
;

5387 
Êﬂt32_t
 *
pYD©a
 = 
S
->pYData;

5390 
i
 = (
x
 - 
S
->
x1
Ë/ 
xS∑cög
;

5392 if(
i
 < 0)

5395 
y
 = 
pYD©a
[0];

5397 if(
i
 >
S
->
nVÆues
)

5400 
y
 = 
pYD©a
[
S
->
nVÆues
-1];

5405 
x0
 = 
S
->
x1
 + 
i
 * 
xS∑cög
;

5406 
x1
 = 
S
->x1 + (
i
 +1Ë* 
xS∑cög
;

5409 
y0
 = 
pYD©a
[
i
];

5410 
y1
 = 
pYD©a
[
i
 + 1];

5413 
y
 = 
y0
 + (
x
 - 
x0
Ë* ((
y1
 - y0)/(
x1
-x0));

5418  (
y
);

5436 
__INLINE
 
q31_t
 
¨m_löór_öãΩ_q31
(q31_à*
pYD©a
,

5437 
q31_t
 
x
, 
uöt32_t
 
nVÆues
)

5439 
q31_t
 
y
;

5440 
q31_t
 
y0
, 
y1
;

5441 
q31_t
 
‰a˘
;

5442 
öt32_t
 
ödex
;

5447 
ödex
 = ((
x
 & 0xFFF00000) >> 20);

5449 if(
ödex
 >(
nVÆues
 - 1))

5451 (
pYD©a
[
nVÆues
 - 1]);

5453 if(
ödex
 < 0)

5455 (
pYD©a
[0]);

5462 
‰a˘
 = (
x
 & 0x000FFFFF) << 11;

5465 
y0
 = 
pYD©a
[
ödex
];

5466 
y1
 = 
pYD©a
[
ödex
 + 1u];

5469 
y
 = ((
q31_t
Ë((
q63_t
Ë
y0
 * (0x7FFFFFFF - 
‰a˘
) >> 32));

5472 
y
 +((
q31_t
Ë(((
q63_t
Ë
y1
 * 
‰a˘
) >> 32));

5475  (
y
 << 1u);

5496 
__INLINE
 
q15_t
 
¨m_löór_öãΩ_q15
(q15_à*
pYD©a
, 
q31_t
 
x
, 
uöt32_t
 
nVÆues
)

5498 
q63_t
 
y
;

5499 
q15_t
 
y0
, 
y1
;

5500 
q31_t
 
‰a˘
;

5501 
öt32_t
 
ödex
;

5506 
ödex
 = ((
x
 & 0xFFF00000) >> 20u);

5508 if(
ödex
 >(
nVÆues
 - 1))

5510 (
pYD©a
[
nVÆues
 - 1]);

5512 if(
ödex
 < 0)

5514 (
pYD©a
[0]);

5520 
‰a˘
 = (
x
 & 0x000FFFFF);

5523 
y0
 = 
pYD©a
[
ödex
];

5524 
y1
 = 
pYD©a
[
ödex
 + 1u];

5527 
y
 = ((
q63_t
Ë
y0
 * (0xFFFFF - 
‰a˘
));

5530 
y
 +((
q63_t
Ë
y1
 * (
‰a˘
));

5533  (
y
 >> 20);

5553 
__INLINE
 
q7_t
 
¨m_löór_öãΩ_q7
(q7_à*
pYD©a
, 
q31_t
 
x
, 
uöt32_t
 
nVÆues
)

5555 
q31_t
 
y
;

5556 
q7_t
 
y0
, 
y1
;

5557 
q31_t
 
‰a˘
;

5558 
öt32_t
 
ödex
;

5563 
ödex
 = ((
x
 & 0xFFF00000) >> 20u);

5566 if(
ödex
 >(
nVÆues
 - 1))

5568 (
pYD©a
[
nVÆues
 - 1]);

5570 if(
ödex
 < 0)

5572 (
pYD©a
[0]);

5579 
‰a˘
 = (
x
 & 0x000FFFFF);

5582 
y0
 = 
pYD©a
[
ödex
];

5583 
y1
 = 
pYD©a
[
ödex
 + 1u];

5586 
y
 = ((
y0
 * (0xFFFFF - 
‰a˘
)));

5589 
y
 +(
y1
 * 
‰a˘
);

5592  (
y
 >> 20u);

5607 
Êﬂt32_t
 
¨m_sö_f32
(

5608 
Êﬂt32_t
 
x
);

5616 
q31_t
 
¨m_sö_q31
(

5617 
q31_t
 
x
);

5625 
q15_t
 
¨m_sö_q15
(

5626 
q15_t
 
x
);

5634 
Êﬂt32_t
 
¨m_cos_f32
(

5635 
Êﬂt32_t
 
x
);

5643 
q31_t
 
¨m_cos_q31
(

5644 
q31_t
 
x
);

5652 
q15_t
 
¨m_cos_q15
(

5653 
q15_t
 
x
);

5695 
__INLINE
 
¨m_°©us
 
¨m_sqπ_f32
(

5696 
Êﬂt32_t
 
ö
, flﬂt32_à*
pOut
)

5698 if(
ö
 > 0)

5702 #i‡(
__FPU_USED
 =1Ë&& 
deföed
 ( 
__CC_ARM
 )

5703 *
pOut
 = 
__sqπf
(
ö
);

5705 *
pOut
 = 
sqπf
(
ö
);

5708  (
ARM_MATH_SUCCESS
);

5712 *
pOut
 = 0.0f;

5713  (
ARM_MATH_ARGUMENT_ERROR
);

5726 
¨m_°©us
 
¨m_sqπ_q31
(

5727 
q31_t
 
ö
, q31_à*
pOut
);

5736 
¨m_°©us
 
¨m_sqπ_q15
(

5737 
q15_t
 
ö
, q15_à*
pOut
);

5752 
__INLINE
 
¨m_cúcuœrWrôe_f32
(

5753 
öt32_t
 * 
cúcBuf„r
,

5754 
öt32_t
 
L
,

5755 
uöt16_t
 * 
wrôeOff£t
,

5756 
öt32_t
 
buf„rInc
,

5757 c⁄° 
öt32_t
 * 
§c
,

5758 
öt32_t
 
§cInc
,

5759 
uöt32_t
 
blockSize
)

5761 
uöt32_t
 
i
 = 0u;

5762 
öt32_t
 
wOff£t
;

5766 
wOff£t
 = *
wrôeOff£t
;

5769 
i
 = 
blockSize
;

5771 
i
 > 0u)

5774 
cúcBuf„r
[
wOff£t
] = *
§c
;

5777 
§c
 +
§cInc
;

5780 
wOff£t
 +
buf„rInc
;

5781 if(
wOff£t
 >
L
)

5782 
wOff£t
 -
L
;

5785 
i
--;

5789 *
wrôeOff£t
 = 
wOff£t
;

5797 
__INLINE
 
¨m_cúcuœrRód_f32
(

5798 
öt32_t
 * 
cúcBuf„r
,

5799 
öt32_t
 
L
,

5800 
öt32_t
 * 
ªadOff£t
,

5801 
öt32_t
 
buf„rInc
,

5802 
öt32_t
 * 
d°
,

5803 
öt32_t
 * 
d°_ba£
,

5804 
öt32_t
 
d°_Àngth
,

5805 
öt32_t
 
d°Inc
,

5806 
uöt32_t
 
blockSize
)

5808 
uöt32_t
 
i
 = 0u;

5809 
öt32_t
 
rOff£t
, 
d°_íd
;

5813 
rOff£t
 = *
ªadOff£t
;

5814 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

5817 
i
 = 
blockSize
;

5819 
i
 > 0u)

5822 *
d°
 = 
cúcBuf„r
[
rOff£t
];

5825 
d°
 +
d°Inc
;

5827 if(
d°
 =(
öt32_t
 *Ë
d°_íd
)

5829 
d°
 = 
d°_ba£
;

5833 
rOff£t
 +
buf„rInc
;

5835 if(
rOff£t
 >
L
)

5837 
rOff£t
 -
L
;

5841 
i
--;

5845 *
ªadOff£t
 = 
rOff£t
;

5852 
__INLINE
 
¨m_cúcuœrWrôe_q15
(

5853 
q15_t
 * 
cúcBuf„r
,

5854 
öt32_t
 
L
,

5855 
uöt16_t
 * 
wrôeOff£t
,

5856 
öt32_t
 
buf„rInc
,

5857 c⁄° 
q15_t
 * 
§c
,

5858 
öt32_t
 
§cInc
,

5859 
uöt32_t
 
blockSize
)

5861 
uöt32_t
 
i
 = 0u;

5862 
öt32_t
 
wOff£t
;

5866 
wOff£t
 = *
wrôeOff£t
;

5869 
i
 = 
blockSize
;

5871 
i
 > 0u)

5874 
cúcBuf„r
[
wOff£t
] = *
§c
;

5877 
§c
 +
§cInc
;

5880 
wOff£t
 +
buf„rInc
;

5881 if(
wOff£t
 >
L
)

5882 
wOff£t
 -
L
;

5885 
i
--;

5889 *
wrôeOff£t
 = 
wOff£t
;

5897 
__INLINE
 
¨m_cúcuœrRód_q15
(

5898 
q15_t
 * 
cúcBuf„r
,

5899 
öt32_t
 
L
,

5900 
öt32_t
 * 
ªadOff£t
,

5901 
öt32_t
 
buf„rInc
,

5902 
q15_t
 * 
d°
,

5903 
q15_t
 * 
d°_ba£
,

5904 
öt32_t
 
d°_Àngth
,

5905 
öt32_t
 
d°Inc
,

5906 
uöt32_t
 
blockSize
)

5908 
uöt32_t
 
i
 = 0;

5909 
öt32_t
 
rOff£t
, 
d°_íd
;

5913 
rOff£t
 = *
ªadOff£t
;

5915 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

5918 
i
 = 
blockSize
;

5920 
i
 > 0u)

5923 *
d°
 = 
cúcBuf„r
[
rOff£t
];

5926 
d°
 +
d°Inc
;

5928 if(
d°
 =(
q15_t
 *Ë
d°_íd
)

5930 
d°
 = 
d°_ba£
;

5934 
rOff£t
 +
buf„rInc
;

5936 if(
rOff£t
 >
L
)

5938 
rOff£t
 -
L
;

5942 
i
--;

5946 *
ªadOff£t
 = 
rOff£t
;

5954 
__INLINE
 
¨m_cúcuœrWrôe_q7
(

5955 
q7_t
 * 
cúcBuf„r
,

5956 
öt32_t
 
L
,

5957 
uöt16_t
 * 
wrôeOff£t
,

5958 
öt32_t
 
buf„rInc
,

5959 c⁄° 
q7_t
 * 
§c
,

5960 
öt32_t
 
§cInc
,

5961 
uöt32_t
 
blockSize
)

5963 
uöt32_t
 
i
 = 0u;

5964 
öt32_t
 
wOff£t
;

5968 
wOff£t
 = *
wrôeOff£t
;

5971 
i
 = 
blockSize
;

5973 
i
 > 0u)

5976 
cúcBuf„r
[
wOff£t
] = *
§c
;

5979 
§c
 +
§cInc
;

5982 
wOff£t
 +
buf„rInc
;

5983 if(
wOff£t
 >
L
)

5984 
wOff£t
 -
L
;

5987 
i
--;

5991 *
wrôeOff£t
 = 
wOff£t
;

5999 
__INLINE
 
¨m_cúcuœrRód_q7
(

6000 
q7_t
 * 
cúcBuf„r
,

6001 
öt32_t
 
L
,

6002 
öt32_t
 * 
ªadOff£t
,

6003 
öt32_t
 
buf„rInc
,

6004 
q7_t
 * 
d°
,

6005 
q7_t
 * 
d°_ba£
,

6006 
öt32_t
 
d°_Àngth
,

6007 
öt32_t
 
d°Inc
,

6008 
uöt32_t
 
blockSize
)

6010 
uöt32_t
 
i
 = 0;

6011 
öt32_t
 
rOff£t
, 
d°_íd
;

6015 
rOff£t
 = *
ªadOff£t
;

6017 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

6020 
i
 = 
blockSize
;

6022 
i
 > 0u)

6025 *
d°
 = 
cúcBuf„r
[
rOff£t
];

6028 
d°
 +
d°Inc
;

6030 if(
d°
 =(
q7_t
 *Ë
d°_íd
)

6032 
d°
 = 
d°_ba£
;

6036 
rOff£t
 +
buf„rInc
;

6038 if(
rOff£t
 >
L
)

6040 
rOff£t
 -
L
;

6044 
i
--;

6048 *
ªadOff£t
 = 
rOff£t
;

6060 
¨m_powî_q31
(

6061 
q31_t
 * 
pSrc
,

6062 
uöt32_t
 
blockSize
,

6063 
q63_t
 * 
pResu…
);

6073 
¨m_powî_f32
(

6074 
Êﬂt32_t
 * 
pSrc
,

6075 
uöt32_t
 
blockSize
,

6076 
Êﬂt32_t
 * 
pResu…
);

6086 
¨m_powî_q15
(

6087 
q15_t
 * 
pSrc
,

6088 
uöt32_t
 
blockSize
,

6089 
q63_t
 * 
pResu…
);

6099 
¨m_powî_q7
(

6100 
q7_t
 * 
pSrc
,

6101 
uöt32_t
 
blockSize
,

6102 
q31_t
 * 
pResu…
);

6112 
¨m_món_q7
(

6113 
q7_t
 * 
pSrc
,

6114 
uöt32_t
 
blockSize
,

6115 
q7_t
 * 
pResu…
);

6124 
¨m_món_q15
(

6125 
q15_t
 * 
pSrc
,

6126 
uöt32_t
 
blockSize
,

6127 
q15_t
 * 
pResu…
);

6136 
¨m_món_q31
(

6137 
q31_t
 * 
pSrc
,

6138 
uöt32_t
 
blockSize
,

6139 
q31_t
 * 
pResu…
);

6148 
¨m_món_f32
(

6149 
Êﬂt32_t
 * 
pSrc
,

6150 
uöt32_t
 
blockSize
,

6151 
Êﬂt32_t
 * 
pResu…
);

6161 
¨m_v¨_f32
(

6162 
Êﬂt32_t
 * 
pSrc
,

6163 
uöt32_t
 
blockSize
,

6164 
Êﬂt32_t
 * 
pResu…
);

6174 
¨m_v¨_q31
(

6175 
q31_t
 * 
pSrc
,

6176 
uöt32_t
 
blockSize
,

6177 
q63_t
 * 
pResu…
);

6187 
¨m_v¨_q15
(

6188 
q15_t
 * 
pSrc
,

6189 
uöt32_t
 
blockSize
,

6190 
q31_t
 * 
pResu…
);

6200 
¨m_rms_f32
(

6201 
Êﬂt32_t
 * 
pSrc
,

6202 
uöt32_t
 
blockSize
,

6203 
Êﬂt32_t
 * 
pResu…
);

6213 
¨m_rms_q31
(

6214 
q31_t
 * 
pSrc
,

6215 
uöt32_t
 
blockSize
,

6216 
q31_t
 * 
pResu…
);

6226 
¨m_rms_q15
(

6227 
q15_t
 * 
pSrc
,

6228 
uöt32_t
 
blockSize
,

6229 
q15_t
 * 
pResu…
);

6239 
¨m_°d_f32
(

6240 
Êﬂt32_t
 * 
pSrc
,

6241 
uöt32_t
 
blockSize
,

6242 
Êﬂt32_t
 * 
pResu…
);

6252 
¨m_°d_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
uöt32_t
 
blockSize
,

6255 
q31_t
 * 
pResu…
);

6265 
¨m_°d_q15
(

6266 
q15_t
 * 
pSrc
,

6267 
uöt32_t
 
blockSize
,

6268 
q15_t
 * 
pResu…
);

6278 
¨m_cm∂x_mag_f32
(

6279 
Êﬂt32_t
 * 
pSrc
,

6280 
Êﬂt32_t
 * 
pD°
,

6281 
uöt32_t
 
numSam∂es
);

6291 
¨m_cm∂x_mag_q31
(

6292 
q31_t
 * 
pSrc
,

6293 
q31_t
 * 
pD°
,

6294 
uöt32_t
 
numSam∂es
);

6304 
¨m_cm∂x_mag_q15
(

6305 
q15_t
 * 
pSrc
,

6306 
q15_t
 * 
pD°
,

6307 
uöt32_t
 
numSam∂es
);

6319 
¨m_cm∂x_dŸ_¥od_q15
(

6320 
q15_t
 * 
pSrcA
,

6321 
q15_t
 * 
pSrcB
,

6322 
uöt32_t
 
numSam∂es
,

6323 
q31_t
 * 
ªÆResu…
,

6324 
q31_t
 * 
imagResu…
);

6336 
¨m_cm∂x_dŸ_¥od_q31
(

6337 
q31_t
 * 
pSrcA
,

6338 
q31_t
 * 
pSrcB
,

6339 
uöt32_t
 
numSam∂es
,

6340 
q63_t
 * 
ªÆResu…
,

6341 
q63_t
 * 
imagResu…
);

6353 
¨m_cm∂x_dŸ_¥od_f32
(

6354 
Êﬂt32_t
 * 
pSrcA
,

6355 
Êﬂt32_t
 * 
pSrcB
,

6356 
uöt32_t
 
numSam∂es
,

6357 
Êﬂt32_t
 * 
ªÆResu…
,

6358 
Êﬂt32_t
 * 
imagResu…
);

6369 
¨m_cm∂x_mu…_ªÆ_q15
(

6370 
q15_t
 * 
pSrcCm∂x
,

6371 
q15_t
 * 
pSrcRól
,

6372 
q15_t
 * 
pCm∂xD°
,

6373 
uöt32_t
 
numSam∂es
);

6384 
¨m_cm∂x_mu…_ªÆ_q31
(

6385 
q31_t
 * 
pSrcCm∂x
,

6386 
q31_t
 * 
pSrcRól
,

6387 
q31_t
 * 
pCm∂xD°
,

6388 
uöt32_t
 
numSam∂es
);

6399 
¨m_cm∂x_mu…_ªÆ_f32
(

6400 
Êﬂt32_t
 * 
pSrcCm∂x
,

6401 
Êﬂt32_t
 * 
pSrcRól
,

6402 
Êﬂt32_t
 * 
pCm∂xD°
,

6403 
uöt32_t
 
numSam∂es
);

6414 
¨m_mö_q7
(

6415 
q7_t
 * 
pSrc
,

6416 
uöt32_t
 
blockSize
,

6417 
q7_t
 * 
ªsu…
,

6418 
uöt32_t
 * 
ödex
);

6429 
¨m_mö_q15
(

6430 
q15_t
 * 
pSrc
,

6431 
uöt32_t
 
blockSize
,

6432 
q15_t
 * 
pResu…
,

6433 
uöt32_t
 * 
pIndex
);

6443 
¨m_mö_q31
(

6444 
q31_t
 * 
pSrc
,

6445 
uöt32_t
 
blockSize
,

6446 
q31_t
 * 
pResu…
,

6447 
uöt32_t
 * 
pIndex
);

6458 
¨m_mö_f32
(

6459 
Êﬂt32_t
 * 
pSrc
,

6460 
uöt32_t
 
blockSize
,

6461 
Êﬂt32_t
 * 
pResu…
,

6462 
uöt32_t
 * 
pIndex
);

6473 
¨m_max_q7
(

6474 
q7_t
 * 
pSrc
,

6475 
uöt32_t
 
blockSize
,

6476 
q7_t
 * 
pResu…
,

6477 
uöt32_t
 * 
pIndex
);

6488 
¨m_max_q15
(

6489 
q15_t
 * 
pSrc
,

6490 
uöt32_t
 
blockSize
,

6491 
q15_t
 * 
pResu…
,

6492 
uöt32_t
 * 
pIndex
);

6503 
¨m_max_q31
(

6504 
q31_t
 * 
pSrc
,

6505 
uöt32_t
 
blockSize
,

6506 
q31_t
 * 
pResu…
,

6507 
uöt32_t
 * 
pIndex
);

6518 
¨m_max_f32
(

6519 
Êﬂt32_t
 * 
pSrc
,

6520 
uöt32_t
 
blockSize
,

6521 
Êﬂt32_t
 * 
pResu…
,

6522 
uöt32_t
 * 
pIndex
);

6533 
¨m_cm∂x_mu…_cm∂x_q15
(

6534 
q15_t
 * 
pSrcA
,

6535 
q15_t
 * 
pSrcB
,

6536 
q15_t
 * 
pD°
,

6537 
uöt32_t
 
numSam∂es
);

6548 
¨m_cm∂x_mu…_cm∂x_q31
(

6549 
q31_t
 * 
pSrcA
,

6550 
q31_t
 * 
pSrcB
,

6551 
q31_t
 * 
pD°
,

6552 
uöt32_t
 
numSam∂es
);

6563 
¨m_cm∂x_mu…_cm∂x_f32
(

6564 
Êﬂt32_t
 * 
pSrcA
,

6565 
Êﬂt32_t
 * 
pSrcB
,

6566 
Êﬂt32_t
 * 
pD°
,

6567 
uöt32_t
 
numSam∂es
);

6576 
¨m_Êﬂt_to_q31
(

6577 
Êﬂt32_t
 * 
pSrc
,

6578 
q31_t
 * 
pD°
,

6579 
uöt32_t
 
blockSize
);

6588 
¨m_Êﬂt_to_q15
(

6589 
Êﬂt32_t
 * 
pSrc
,

6590 
q15_t
 * 
pD°
,

6591 
uöt32_t
 
blockSize
);

6600 
¨m_Êﬂt_to_q7
(

6601 
Êﬂt32_t
 * 
pSrc
,

6602 
q7_t
 * 
pD°
,

6603 
uöt32_t
 
blockSize
);

6613 
¨m_q31_to_q15
(

6614 
q31_t
 * 
pSrc
,

6615 
q15_t
 * 
pD°
,

6616 
uöt32_t
 
blockSize
);

6625 
¨m_q31_to_q7
(

6626 
q31_t
 * 
pSrc
,

6627 
q7_t
 * 
pD°
,

6628 
uöt32_t
 
blockSize
);

6637 
¨m_q15_to_Êﬂt
(

6638 
q15_t
 * 
pSrc
,

6639 
Êﬂt32_t
 * 
pD°
,

6640 
uöt32_t
 
blockSize
);

6650 
¨m_q15_to_q31
(

6651 
q15_t
 * 
pSrc
,

6652 
q31_t
 * 
pD°
,

6653 
uöt32_t
 
blockSize
);

6663 
¨m_q15_to_q7
(

6664 
q15_t
 * 
pSrc
,

6665 
q7_t
 * 
pD°
,

6666 
uöt32_t
 
blockSize
);

6740 
__INLINE
 
Êﬂt32_t
 
¨m_bûöór_öãΩ_f32
(

6741 c⁄° 
¨m_bûöór_öãΩ_ö°™˚_f32
 * 
S
,

6742 
Êﬂt32_t
 
X
,

6743 
Êﬂt32_t
 
Y
)

6745 
Êﬂt32_t
 
out
;

6746 
Êﬂt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6747 
Êﬂt32_t
 *
pD©a
 = 
S
->pData;

6748 
öt32_t
 
xIndex
, 
yIndex
, 
ödex
;

6749 
Êﬂt32_t
 
xdiff
, 
ydiff
;

6750 
Êﬂt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6752 
xIndex
 = (
öt32_t
Ë
X
;

6753 
yIndex
 = (
öt32_t
Ë
Y
;

6757 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1Ë|| 
yIndex
 < 0 || yIndex > ( S->
numCﬁs
-1))

6763 
ödex
 = (
xIndex
 - 1Ë+ (
yIndex
-1Ë* 
S
->
numCﬁs
 ;

6767 
f00
 = 
pD©a
[
ödex
];

6768 
f01
 = 
pD©a
[
ödex
 + 1];

6771 
ödex
 = (
xIndex
-1Ë+ (
yIndex
Ë* 
S
->
numCﬁs
;

6775 
f10
 = 
pD©a
[
ödex
];

6776 
f11
 = 
pD©a
[
ödex
 + 1];

6779 
b1
 = 
f00
;

6780 
b2
 = 
f01
 - 
f00
;

6781 
b3
 = 
f10
 - 
f00
;

6782 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6785 
xdiff
 = 
X
 - 
xIndex
;

6788 
ydiff
 = 
Y
 - 
yIndex
;

6791 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6794  (
out
);

6807 
__INLINE
 
q31_t
 
¨m_bûöór_öãΩ_q31
(

6808 
¨m_bûöór_öãΩ_ö°™˚_q31
 * 
S
,

6809 
q31_t
 
X
,

6810 
q31_t
 
Y
)

6812 
q31_t
 
out
;

6813 
q31_t
 
acc
 = 0;

6814 
q31_t
 
x‰a˘
, 
y‰a˘
;

6815 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6816 
öt32_t
 
rI
, 
cI
;

6817 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6818 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

6824 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6829 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6833 if(
rI
 < 0 ||ÑI > (
S
->
numRows
-1Ë|| 
cI
 < 0 || cI > ( S->
numCﬁs
-1))

6840 
x‰a˘
 = (
X
 & 0x000FFFFF) << 11u;

6843 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

6844 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

6848 
y‰a˘
 = (
Y
 & 0x000FFFFF) << 11u;

6851 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

6852 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

6855 
out
 = ((
q31_t
Ë(((
q63_t
Ë
x1
 * (0x7FFFFFFF - 
x‰a˘
)) >> 32));

6856 
acc
 = ((
q31_t
Ë(((
q63_t
Ë
out
 * (0x7FFFFFFF - 
y‰a˘
)) >> 32));

6859 
out
 = ((
q31_t
Ë((
q63_t
Ë
x2
 * (0x7FFFFFFF - 
y‰a˘
) >> 32));

6860 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
x‰a˘
) >> 32));

6863 
out
 = ((
q31_t
Ë((
q63_t
Ë
y1
 * (0x7FFFFFFF - 
x‰a˘
) >> 32));

6864 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
y‰a˘
) >> 32));

6867 
out
 = ((
q31_t
Ë((
q63_t
Ë
y2
 * (
x‰a˘
) >> 32));

6868 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
y‰a˘
) >> 32));

6871  (
acc
 << 2u);

6883 
__INLINE
 
q15_t
 
¨m_bûöór_öãΩ_q15
(

6884 
¨m_bûöór_öãΩ_ö°™˚_q15
 * 
S
,

6885 
q31_t
 
X
,

6886 
q31_t
 
Y
)

6888 
q63_t
 
acc
 = 0;

6889 
q31_t
 
out
;

6890 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6891 
q31_t
 
x‰a˘
, 
y‰a˘
;

6892 
öt32_t
 
rI
, 
cI
;

6893 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6894 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

6899 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6904 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6908 if(
rI
 < 0 ||ÑI > (
S
->
numRows
-1Ë|| 
cI
 < 0 || cI > ( S->
numCﬁs
-1))

6915 
x‰a˘
 = (
X
 & 0x000FFFFF);

6918 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

6919 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

6924 
y‰a˘
 = (
Y
 & 0x000FFFFF);

6927 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

6928 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

6934 
out
 = (
q31_t
Ë(((
q63_t
Ë
x1
 * (0xFFFFF - 
x‰a˘
)) >> 4u);

6935 
acc
 = ((
q63_t
Ë
out
 * (0xFFFFF - 
y‰a˘
));

6938 
out
 = (
q31_t
Ë(((
q63_t
Ë
x2
 * (0xFFFFF - 
y‰a˘
)) >> 4u);

6939 
acc
 +((
q63_t
Ë
out
 * (
x‰a˘
));

6942 
out
 = (
q31_t
Ë(((
q63_t
Ë
y1
 * (0xFFFFF - 
x‰a˘
)) >> 4u);

6943 
acc
 +((
q63_t
Ë
out
 * (
y‰a˘
));

6946 
out
 = (
q31_t
Ë(((
q63_t
Ë
y2
 * (
x‰a˘
)) >> 4u);

6947 
acc
 +((
q63_t
Ë
out
 * (
y‰a˘
));

6951  (
acc
 >> 36);

6963 
__INLINE
 
q7_t
 
¨m_bûöór_öãΩ_q7
(

6964 
¨m_bûöór_öãΩ_ö°™˚_q7
 * 
S
,

6965 
q31_t
 
X
,

6966 
q31_t
 
Y
)

6968 
q63_t
 
acc
 = 0;

6969 
q31_t
 
out
;

6970 
q31_t
 
x‰a˘
, 
y‰a˘
;

6971 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6972 
öt32_t
 
rI
, 
cI
;

6973 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6974 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

6979 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6984 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6988 if(
rI
 < 0 ||ÑI > (
S
->
numRows
-1Ë|| 
cI
 < 0 || cI > ( S->
numCﬁs
-1))

6995 
x‰a˘
 = (
X
 & 0x000FFFFF);

6998 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

6999 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

7004 
y‰a˘
 = (
Y
 & 0x000FFFFF);

7007 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

7008 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

7011 
out
 = ((
x1
 * (0xFFFFF - 
x‰a˘
)));

7012 
acc
 = (((
q63_t
Ë
out
 * (0xFFFFF - 
y‰a˘
)));

7015 
out
 = ((
x2
 * (0xFFFFF - 
y‰a˘
)));

7016 
acc
 +(((
q63_t
Ë
out
 * (
x‰a˘
)));

7019 
out
 = ((
y1
 * (0xFFFFF - 
x‰a˘
)));

7020 
acc
 +(((
q63_t
Ë
out
 * (
y‰a˘
)));

7023 
out
 = ((
y2
 * (
y‰a˘
)));

7024 
acc
 +(((
q63_t
Ë
out
 * (
x‰a˘
)));

7027  (
acc
 >> 40);

7040 #ifdef 
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\cdc\inc\USBD_C~1.H

30 #i‚de‡
__USB_CDC_CORE_H_


31 
	#__USB_CDC_CORE_H_


	)

33 
	~"usbd_i‹eq.h
"

48 
	#USB_CDC_CONFIG_DESC_SIZ
 (67)

	)

49 
	#USB_CDC_DESC_SIZ
 (67-9)

	)

51 
	#DEVICE_CLASS_CDC
 0x02

	)

52 
	#DEVICE_SUBCLASS_CDC
 0x00

	)

55 
	#USB_DEVICE_DESCRIPTOR_TYPE
 0x01

	)

56 
	#USB_CONFIGURATION_DESCRIPTOR_TYPE
 0x02

	)

57 
	#USB_STRING_DESCRIPTOR_TYPE
 0x03

	)

58 
	#USB_INTERFACE_DESCRIPTOR_TYPE
 0x04

	)

59 
	#USB_ENDPOINT_DESCRIPTOR_TYPE
 0x05

	)

61 
	#STANDARD_ENDPOINT_DESC_SIZE
 0x09

	)

63 
	#CDC_DATA_IN_PACKET_SIZE
 
CDC_DATA_MAX_PACKET_SIZE


	)

65 
	#CDC_DATA_OUT_PACKET_SIZE
 
CDC_DATA_MAX_PACKET_SIZE


	)

74 
	#SEND_ENCAPSULATED_COMMAND
 0x00

	)

75 
	#GET_ENCAPSULATED_RESPONSE
 0x01

	)

76 
	#SET_COMM_FEATURE
 0x02

	)

77 
	#GET_COMM_FEATURE
 0x03

	)

78 
	#CLEAR_COMM_FEATURE
 0x04

	)

79 
	#SET_LINE_CODING
 0x20

	)

80 
	#GET_LINE_CODING
 0x21

	)

81 
	#SET_CONTROL_LINE_STATE
 0x22

	)

82 
	#SEND_BREAK
 0x23

	)

83 
	#NO_CMD
 0xFF

	)

93 
	s_CDC_IF_PROP


95 
uöt16_t
 (*
pIf_Inô
) ();

96 
uöt16_t
 (*
pIf_DeInô
) ();

97 
uöt16_t
 (*
pIf_Cål
Ë(
uöt32_t
 
	mCmd
, 
uöt8_t
* 
	mBuf
, uöt32_à
	mLí
);

98 
uöt16_t
 (*
pIf_D©aTx
) ();

99 
uöt16_t
 (*
pIf_D©aRx
Ë(
uöt8_t
* 
	mBuf
, 
uöt32_t
 
	mLí
);

101 
	tCDC_IF_Pr›_Ty≥Def
;

120 
USBD_Cœss_cb_Ty≥Def
 
USBD_CDC_cb
;

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\cdc\inc\USBD_C~2.H

29 #i‚de‡
__USBD_CDC_IF_TEMPLATE_H


30 
	#__USBD_CDC_IF_TEMPLATE_H


	)

33 
	~"usb_c⁄f.h
"

34 
	~"usbd_c⁄f.h
"

35 
	~"usbd_cdc_c‹e.h
"

40 
CDC_IF_Pr›_Ty≥Def
 
TEMPLATE_f›s
;

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\cdc\src\USBD_C~1.C

67 
	~"usbd_cdc_c‹e.h
"

68 
	~"usbd_desc.h
"

69 
	~"usbd_ªq.h
"

94 
	#USB_CDC_IDLE
 0

	)

95 
	#USB_CDC_BUSY
 1

	)

96 
	#USB_CDC_ZLP
 2

	)

118 
uöt8_t
 
usbd_cdc_Inô
 (*
pdev
, uöt8_à
cfgidx
);

119 
uöt8_t
 
usbd_cdc_DeInô
 (*
pdev
, uöt8_à
cfgidx
);

120 
uöt8_t
 
usbd_cdc_Sëup
 (*
pdev
, 
USB_SETUP_REQ
 *
ªq
);

121 
uöt8_t
 
usbd_cdc_EP0_RxRódy
 (*
pdev
);

122 
uöt8_t
 
usbd_cdc_D©aIn
 (*
pdev
, uöt8_à
ïnum
);

123 
uöt8_t
 
usbd_cdc_D©aOut
 (*
pdev
, uöt8_à
ïnum
);

124 
uöt8_t
 
usbd_cdc_SOF
 (*
pdev
);

129 
H™dÀ_USBAsynchX„r
 (*
pdev
);

130 
uöt8_t
 *
USBD_cdc_GëCfgDesc
 (uöt8_à
•ìd
, 
uöt16_t
 *
Àngth
);

131 #ifde‡
USE_USB_OTG_HS


132 
uöt8_t
 *
USBD_cdc_GëOthîCfgDesc
 (uöt8_à
•ìd
, 
uöt16_t
 *
Àngth
);

141 
CDC_IF_Pr›_Ty≥Def
 
APP_FOPS
;

142 
uöt8_t
 
USBD_Devi˚Desc
 [
USB_SIZ_DEVICE_DESC
];

144 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


145 #i‡
deföed
 ( 
__ICCARM__
 )

146 #¥agm®
d©a_Æignmít
=4

149 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_cdc_CfgDesc
 [
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

151 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


152 #i‡
deföed
 ( 
__ICCARM__
 )

153 #¥agm®
d©a_Æignmít
=4

156 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_cdc_OthîCfgDesc
 [
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

158 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


159 #i‡
deföed
 ( 
__ICCARM__
 )

160 #¥agm®
d©a_Æignmít
=4

163 
__ALIGN_BEGIN
 
__IO
 
uöt32_t
 
usbd_cdc_A…Së
 
	g__ALIGN_END
 = 0;

165 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


166 #i‡
deföed
 ( 
__ICCARM__
 )

167 #¥agm®
d©a_Æignmít
=4

170 
__ALIGN_BEGIN
 
uöt8_t
 
	gUSB_Rx_Buf„r
 [
CDC_DATA_MAX_PACKET_SIZE
] 
	g__ALIGN_END
 ;

172 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


173 #i‡
deföed
 ( 
__ICCARM__
 )

174 #¥agm®
d©a_Æignmít
=4

177 
__ALIGN_BEGIN
 
uöt8_t
 
	gAPP_Rx_Buf„r
 [
APP_RX_DATA_SIZE
] 
	g__ALIGN_END
 ;

180 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


181 #i‡
deföed
 ( 
__ICCARM__
 )

182 #¥agm®
d©a_Æignmít
=4

185 
__ALIGN_BEGIN
 
uöt8_t
 
	gCmdBuff
[
CDC_CMD_PACKET_SZE
] 
	g__ALIGN_END
 ;

187 
uöt32_t
 
	gAPP_Rx_±r_ö
 = 0;

188 
uöt32_t
 
	gAPP_Rx_±r_out
 = 0;

189 
uöt32_t
 
	gAPP_Rx_Àngth
 = 0;

191 
uöt8_t
 
	gUSB_Tx_Sèã
 = 
USB_CDC_IDLE
;

193 
uöt32_t
 
	gcdcCmd
 = 0xFF;

194 
uöt32_t
 
	gcdcLí
 = 0;

197 
USBD_Cœss_cb_Ty≥Def
 
	gUSBD_CDC_cb
 =

199 
usbd_cdc_Inô
,

200 
usbd_cdc_DeInô
,

201 
usbd_cdc_Sëup
,

202 
NULL
,

203 
usbd_cdc_EP0_RxRódy
,

204 
usbd_cdc_D©aIn
,

205 
usbd_cdc_D©aOut
,

206 
usbd_cdc_SOF
,

207 
NULL
,

208 
NULL
,

209 
USBD_cdc_GëCfgDesc
,

210 #ifde‡
USE_USB_OTG_HS


211 
USBD_cdc_GëOthîCfgDesc
,

215 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


216 #i‡
deföed
 ( 
__ICCARM__
 )

217 #¥agm®
d©a_Æignmít
=4

221 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_cdc_CfgDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

225 
USB_CONFIGURATION_DESCRIPTOR_TYPE
,

226 
USB_CDC_CONFIG_DESC_SIZ
,

238 
USB_INTERFACE_DESCRIPTOR_TYPE
,

277 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

278 
CDC_CMD_EP
,

280 
LOBYTE
(
CDC_CMD_PACKET_SZE
),

281 
HIBYTE
(
CDC_CMD_PACKET_SZE
),

282 #ifde‡
USE_USB_OTG_HS


292 
USB_INTERFACE_DESCRIPTOR_TYPE
,

303 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

304 
CDC_OUT_EP
,

306 
LOBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

307 
HIBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

312 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

313 
CDC_IN_EP
,

315 
LOBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

316 
HIBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

320 #ifde‡
USE_USB_OTG_HS


321 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


322 #i‡
deföed
 ( 
__ICCARM__
 )

323 #¥agm®
d©a_Æignmít
=4

326 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_cdc_OthîCfgDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

329 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
,

330 
USB_CDC_CONFIG_DESC_SIZ
,

340 
USB_INTERFACE_DESCRIPTOR_TYPE
,

379 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

380 
CDC_CMD_EP
,

382 
LOBYTE
(
CDC_CMD_PACKET_SZE
),

383 
HIBYTE
(
CDC_CMD_PACKET_SZE
),

390 
USB_INTERFACE_DESCRIPTOR_TYPE
,

401 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

402 
CDC_OUT_EP
,

410 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

411 
CDC_IN_EP
,

434 
uöt8_t
 
	$usbd_cdc_Inô
 (*
pdev
,

435 
uöt8_t
 
cfgidx
)

437 
uöt8_t
 *
pbuf
;

440 
	`DCD_EP_O≥n
(
pdev
,

441 
CDC_IN_EP
,

442 
CDC_DATA_IN_PACKET_SIZE
,

443 
USB_OTG_EP_BULK
);

446 
	`DCD_EP_O≥n
(
pdev
,

447 
CDC_OUT_EP
,

448 
CDC_DATA_OUT_PACKET_SIZE
,

449 
USB_OTG_EP_BULK
);

452 
	`DCD_EP_O≥n
(
pdev
,

453 
CDC_CMD_EP
,

454 
CDC_CMD_PACKET_SZE
,

455 
USB_OTG_EP_INT
);

457 
pbuf
 = (
uöt8_t
 *)
USBD_Devi˚Desc
;

458 
pbuf
[4] = 
DEVICE_CLASS_CDC
;

459 
pbuf
[5] = 
DEVICE_SUBCLASS_CDC
;

462 
APP_FOPS
.
	`pIf_Inô
();

465 
	`DCD_EP_Pª∑ªRx
(
pdev
,

466 
CDC_OUT_EP
,

467 (
uöt8_t
*)(
USB_Rx_Buf„r
),

468 
CDC_DATA_OUT_PACKET_SIZE
);

470  
USBD_OK
;

471 
	}
}

480 
uöt8_t
 
	$usbd_cdc_DeInô
 (*
pdev
,

481 
uöt8_t
 
cfgidx
)

484 
	`DCD_EP_Clo£
(
pdev
,

485 
CDC_IN_EP
);

488 
	`DCD_EP_Clo£
(
pdev
,

489 
CDC_OUT_EP
);

492 
	`DCD_EP_Clo£
(
pdev
,

493 
CDC_CMD_EP
);

496 
APP_FOPS
.
	`pIf_DeInô
();

498  
USBD_OK
;

499 
	}
}

508 
uöt8_t
 
	$usbd_cdc_Sëup
 (*
pdev
,

509 
USB_SETUP_REQ
 *
ªq
)

511 
ªq
->
bmReque°
 & 
USB_REQ_TYPE_MASK
)

514 
USB_REQ_TYPE_CLASS
 :

516 i‡(
ªq
->
wLígth
)

519 i‡(
ªq
->
bmReque°
 & 0x80)

522 
APP_FOPS
.
	`pIf_Cål
(
ªq
->
bReque°
, 
CmdBuff
,Ñeq->
wLígth
);

525 
	`USBD_CéSídD©a
 (
pdev
,

526 
CmdBuff
,

527 
ªq
->
wLígth
);

532 
cdcCmd
 = 
ªq
->
bReque°
;

533 
cdcLí
 = 
ªq
->
wLígth
;

538 
	`USBD_CéPª∑ªRx
 (
pdev
,

539 
CmdBuff
,

540 
ªq
->
wLígth
);

546 
APP_FOPS
.
	`pIf_Cål
(
ªq
->
bReque°
, 
NULL
, 0);

549  
USBD_OK
;

552 
	`USBD_CéEº‹
 (
pdev
, 
ªq
);

553  
USBD_FAIL
;

556 
USB_REQ_TYPE_STANDARD
:

557 
ªq
->
bReque°
)

559 
USB_REQ_GET_DESCRIPTOR
:

560 
	`USBD_CéEº‹
 (
pdev
, 
ªq
);

561  
USBD_FAIL
;

563 
USB_REQ_GET_INTERFACE
 :

564 
	`USBD_CéSídD©a
 (
pdev
,

565 (
uöt8_t
 *)&
usbd_cdc_A…Së
,

569 
USB_REQ_SET_INTERFACE
 :

570 i‡((
uöt8_t
)(
ªq
->
wVÆue
Ë< 
USBD_ITF_MAX_NUM
)

572 
usbd_cdc_A…Së
 = (
uöt8_t
)(
ªq
->
wVÆue
);

577 
	`USBD_CéEº‹
 (
pdev
, 
ªq
);

582  
USBD_OK
;

583 
	}
}

591 
uöt8_t
 
	$usbd_cdc_EP0_RxRódy
 (*
pdev
)

593 i‡(
cdcCmd
 !
NO_CMD
)

596 
APP_FOPS
.
	`pIf_Cål
(
cdcCmd
, 
CmdBuff
, 
cdcLí
);

599 
cdcCmd
 = 
NO_CMD
;

602  
USBD_OK
;

603 
	}
}

613 
uöt8_t
 
	$usbd_cdc_D©aIn
 (*
pdev
, 
uöt8_t
 
ïnum
)

615 
uöt16_t
 
USB_Tx_±r
;

616 
uöt16_t
 
USB_Tx_Àngth
;

618 i‡(
USB_Tx_Sèã
 =
USB_CDC_BUSY
)

620 i‡(
APP_Rx_Àngth
 == 0)

622 
USB_Tx_Sèã
 = 
USB_CDC_IDLE
;

626 i‡(
APP_Rx_Àngth
 > 
CDC_DATA_IN_PACKET_SIZE
){

627 
USB_Tx_±r
 = 
APP_Rx_±r_out
;

628 
USB_Tx_Àngth
 = 
CDC_DATA_IN_PACKET_SIZE
;

630 
APP_Rx_±r_out
 +
CDC_DATA_IN_PACKET_SIZE
;

631 
APP_Rx_Àngth
 -
CDC_DATA_IN_PACKET_SIZE
;

635 
USB_Tx_±r
 = 
APP_Rx_±r_out
;

636 
USB_Tx_Àngth
 = 
APP_Rx_Àngth
;

638 
APP_Rx_±r_out
 +
APP_Rx_Àngth
;

639 
APP_Rx_Àngth
 = 0;

640 if(
USB_Tx_Àngth
 =
CDC_DATA_IN_PACKET_SIZE
)

642 
USB_Tx_Sèã
 = 
USB_CDC_ZLP
;

647 
	`DCD_EP_Tx
 (
pdev
,

648 
CDC_IN_EP
,

649 (
uöt8_t
*)&
APP_Rx_Buf„r
[
USB_Tx_±r
],

650 
USB_Tx_Àngth
);

651  
USBD_OK
;

656 i‡(
USB_Tx_Sèã
 =
USB_CDC_ZLP
)

659 
	`DCD_EP_Tx
 (
pdev
,

660 
CDC_IN_EP
,

661 
NULL
,

664 
USB_Tx_Sèã
 = 
USB_CDC_IDLE
;

666  
USBD_OK
;

667 
	}
}

676 
uöt8_t
 
	$usbd_cdc_D©aOut
 (*
pdev
, 
uöt8_t
 
ïnum
)

678 
uöt16_t
 
USB_Rx_C¡
;

681 
USB_Rx_C¡
 = ((
USB_OTG_CORE_HANDLE
*)
pdev
)->
dev
.
out_ï
[
ïnum
].
x„r_cou¡
;

685 
APP_FOPS
.
	`pIf_D©aRx
(
USB_Rx_Buf„r
, 
USB_Rx_C¡
);

688 
	`DCD_EP_Pª∑ªRx
(
pdev
,

689 
CDC_OUT_EP
,

690 (
uöt8_t
*)(
USB_Rx_Buf„r
),

691 
CDC_DATA_OUT_PACKET_SIZE
);

693  
USBD_OK
;

694 
	}
}

703 
uöt8_t
 
	$usbd_cdc_SOF
 (*
pdev
)

705 
uöt32_t
 
FømeCou¡
 = 0;

707 i‡(
FømeCou¡
++ =
CDC_IN_FRAME_INTERVAL
)

710 
FømeCou¡
 = 0;

713 
	`H™dÀ_USBAsynchX„r
(
pdev
);

716  
USBD_OK
;

717 
	}
}

725 
	$H™dÀ_USBAsynchX„r
 (*
pdev
)

727 
uöt16_t
 
USB_Tx_±r
;

728 
uöt16_t
 
USB_Tx_Àngth
;

730 if(
USB_Tx_Sèã
 =
USB_CDC_IDLE
)

732 i‡(
APP_Rx_±r_out
 =
APP_RX_DATA_SIZE
)

734 
APP_Rx_±r_out
 = 0;

737 if(
APP_Rx_±r_out
 =
APP_Rx_±r_ö
)

739 
USB_Tx_Sèã
 = 
USB_CDC_IDLE
;

743 if(
APP_Rx_±r_out
 > 
APP_Rx_±r_ö
)

745 
APP_Rx_Àngth
 = 
APP_RX_DATA_SIZE
 - 
APP_Rx_±r_out
;

750 
APP_Rx_Àngth
 = 
APP_Rx_±r_ö
 - 
APP_Rx_±r_out
;

753 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


754 
APP_Rx_Àngth
 &= ~0x03;

757 i‡(
APP_Rx_Àngth
 > 
CDC_DATA_IN_PACKET_SIZE
)

759 
USB_Tx_±r
 = 
APP_Rx_±r_out
;

760 
USB_Tx_Àngth
 = 
CDC_DATA_IN_PACKET_SIZE
;

762 
APP_Rx_±r_out
 +
CDC_DATA_IN_PACKET_SIZE
;

763 
APP_Rx_Àngth
 -
CDC_DATA_IN_PACKET_SIZE
;

764 
USB_Tx_Sèã
 = 
USB_CDC_BUSY
;

768 
USB_Tx_±r
 = 
APP_Rx_±r_out
;

769 
USB_Tx_Àngth
 = 
APP_Rx_Àngth
;

771 
APP_Rx_±r_out
 +
APP_Rx_Àngth
;

772 
APP_Rx_Àngth
 = 0;

773 if(
USB_Tx_Àngth
 =
CDC_DATA_IN_PACKET_SIZE
)

775 
USB_Tx_Sèã
 = 
USB_CDC_ZLP
;

779 
USB_Tx_Sèã
 = 
USB_CDC_BUSY
;

783 
	`DCD_EP_Tx
 (
pdev
,

784 
CDC_IN_EP
,

785 (
uöt8_t
*)&
APP_Rx_Buf„r
[
USB_Tx_±r
],

786 
USB_Tx_Àngth
);

788 
	}
}

797 
uöt8_t
 *
	$USBD_cdc_GëCfgDesc
 (
uöt8_t
 
•ìd
, 
uöt16_t
 *
Àngth
)

799 *
Àngth
 =  (
usbd_cdc_CfgDesc
);

800  
usbd_cdc_CfgDesc
;

801 
	}
}

810 #ifde‡
USE_USB_OTG_HS


811 
uöt8_t
 *
	$USBD_cdc_GëOthîCfgDesc
 (
uöt8_t
 
•ìd
, 
uöt16_t
 *
Àngth
)

813 *
Àngth
 =  (
usbd_cdc_OthîCfgDesc
);

814  
usbd_cdc_OthîCfgDesc
;

815 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\USBD_C~2.H

29 #i‚de‡
__USBD_CORE_H


30 
	#__USBD_CORE_H


	)

33 
	~"usb_dcd.h
"

34 
	~"usbd_def.h
"

35 
	~"usbd_c⁄f.h
"

52 
	mUSBD_OK
 = 0,

53 
	mUSBD_BUSY
,

54 
	mUSBD_FAIL
,

55 }
	tUSBD_Sètus
;

91 
USBD_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
,

92 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
,

93 
USBD_DEVICE
 *
pDevi˚
,

94 
USBD_Cœss_cb_Ty≥Def
 *
˛ass_cb
,

95 
USBD_U§_cb_Ty≥Def
 *
u§_cb
);

97 
USBD_Sètus
 
USBD_DeInô
(
USB_OTG_CORE_HANDLE
 *
pdev
);

99 
USBD_Sètus
 
USBD_CÃCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
cfgidx
);

101 
USBD_Sètus
 
USBD_SëCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
cfgidx
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\USBD_I~1.H

30 #i‚de‡
__USBD_IOREQ_H_


31 
	#__USBD_IOREQ_H_


	)

34 
	~"usbd_def.h
"

35 
	~"usbd_c‹e.h
"

85 
USBD_Sètus
 
USBD_CéSídD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

86 
uöt8_t
 *
buf
,

87 
uöt16_t
 
Àn
);

89 
USBD_Sètus
 
USBD_CéC⁄töueSídD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

90 
uöt8_t
 *
pbuf
,

91 
uöt16_t
 
Àn
);

93 
USBD_Sètus
 
USBD_CéPª∑ªRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

94 
uöt8_t
 *
pbuf
,

95 
uöt16_t
 
Àn
);

97 
USBD_Sètus
 
USBD_CéC⁄töueRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

98 
uöt8_t
 *
pbuf
,

99 
uöt16_t
 
Àn
);

101 
USBD_Sètus
 
USBD_CéSídSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

103 
USBD_Sètus
 
USBD_CéRe˚iveSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

105 
uöt16_t
 
USBD_GëRxCou¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

106 
uöt8_t
 
ïnum
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\USBH_C~1.H

23 #i‚de‡
__USBH_CORE_H


24 
	#__USBH_CORE_H


	)

27 
	~"usb_hcd.h
"

28 
	~"usbh_def.h
"

29 
	~"usbh_c⁄f.h
"

49 
	#MSC_CLASS
 0x08

	)

50 
	#HID_CLASS
 0x03

	)

51 
	#MSC_PROTOCOL
 0x50

	)

52 
	#CBI_PROTOCOL
 0x01

	)

55 
	#USBH_MAX_ERROR_COUNT
 2

	)

56 
	#USBH_DEVICE_ADDRESS_DEFAULT
 0

	)

57 
	#USBH_DEVICE_ADDRESS
 1

	)

70 
	mUSBH_OK
 = 0,

71 
	mUSBH_BUSY
,

72 
	mUSBH_FAIL
,

73 
	mUSBH_NOT_SUPPORTED
,

74 
	mUSBH_UNRECOVERED_ERROR
,

75 
	mUSBH_ERROR_SPEED_UNKNOWN
,

76 
	mUSBH_APPLY_DEINIT


77 }
	tUSBH_Sètus
;

81 
	mHOST_IDLE
 =0,

82 
	mHOST_ISSUE_CORE_RESET
,

83 
	mHOST_DEV_ATTACHED
,

84 
	mHOST_DEV_DISCONNECTED
,

85 
	mHOST_ISSUE_RESET
,

86 
	mHOST_DETECT_DEVICE_SPEED
,

87 
	mHOST_ENUMERATION
,

88 
	mHOST_CLASS_REQUEST
,

89 
	mHOST_CLASS
,

90 
	mHOST_CTRL_XFER
,

91 
	mHOST_USR_INPUT
,

92 
	mHOST_SUSPENDED
,

93 
	mHOST_ERROR_STATE


94 }
	tHOST_Sèã
;

98 
	mENUM_IDLE
 = 0,

99 
	mENUM_GET_FULL_DEV_DESC
,

100 
	mENUM_SET_ADDR
,

101 
	mENUM_GET_CFG_DESC
,

102 
	mENUM_GET_FULL_CFG_DESC
,

103 
	mENUM_GET_MFC_STRING_DESC
,

104 
	mENUM_GET_PRODUCT_STRING_DESC
,

105 
	mENUM_GET_SERIALNUM_STRING_DESC
,

106 
	mENUM_SET_CONFIGURATION
,

107 
	mENUM_DEV_CONFIGURED


108 } 
	tENUM_Sèã
;

114 
	mCTRL_IDLE
 =0,

115 
	mCTRL_SETUP
,

116 
	mCTRL_SETUP_WAIT
,

117 
	mCTRL_DATA_IN
,

118 
	mCTRL_DATA_IN_WAIT
,

119 
	mCTRL_DATA_OUT
,

120 
	mCTRL_DATA_OUT_WAIT
,

121 
	mCTRL_STATUS_IN
,

122 
	mCTRL_STATUS_IN_WAIT
,

123 
	mCTRL_STATUS_OUT
,

124 
	mCTRL_STATUS_OUT_WAIT
,

125 
	mCTRL_ERROR


127 
	tCTRL_Sèã
;

130 
	mUSBH_USR_NO_RESP
 = 0,

131 
	mUSBH_USR_RESP_OK
 = 1,

133 
	tUSBH_USR_Sètus
;

137 
	mCMD_IDLE
 =0,

138 
	mCMD_SEND
,

139 
	mCMD_WAIT


140 } 
	tCMD_Sèã
;

144 
	s_Cål


146 
uöt8_t
 
	mhc_num_ö
;

147 
uöt8_t
 
	mhc_num_out
;

148 
uöt8_t
 
	mï0size
;

149 
uöt8_t
 *
	mbuff
;

150 
uöt16_t
 
	mÀngth
;

151 
uöt8_t
 
	mîr‹cou¡
;

152 
uöt16_t
 
	mtimî
;

153 
CTRL_STATUS
 
	m°©us
;

154 
USB_Sëup_Ty≥Def
 
	m£tup
;

155 
CTRL_Sèã
 
	m°©e
;

157 } 
	tUSBH_Cål_Ty≥Def
;

161 
	s_Devi˚Pr›


164 
uöt8_t
 
	maddªss
;

165 
uöt8_t
 
	m•ìd
;

166 
USBH_DevDesc_Ty≥Def
 
	mDev_Desc
;

167 
USBH_CfgDesc_Ty≥Def
 
	mCfg_Desc
;

168 
USBH_I¡îÁ˚Desc_Ty≥Def
 
	mItf_Desc
[
USBH_MAX_NUM_INTERFACES
];

169 
USBH_EpDesc_Ty≥Def
 
	mEp_Desc
[
USBH_MAX_NUM_INTERFACES
][
USBH_MAX_NUM_ENDPOINTS
];

170 
USBH_HIDDesc_Ty≥Def
 
	mHID_Desc
;

172 }
	tUSBH_Devi˚_Ty≥Def
;

174 
	s_USBH_Cœss_cb


176 
USBH_Sètus
 (*
Inô
)\

177 (
USB_OTG_CORE_HANDLE
 *
	mpdev
 , *
	mpho°
);

178 (*
	mDeInô
)\

179 (
USB_OTG_CORE_HANDLE
 *
	mpdev
 , *
	mpho°
);

180 
USBH_Sètus
 (*
Reque°s
)\

181 (
USB_OTG_CORE_HANDLE
 *
	mpdev
 , *
	mpho°
);

182 
USBH_Sètus
 (*
Machöe
)\

183 (
USB_OTG_CORE_HANDLE
 *
	mpdev
 , *
	mpho°
);

185 } 
	tUSBH_Cœss_cb_Ty≥Def
;

188 
	s_USBH_USR_PROP


190 (*
	mInô
)();

191 (*
	mDeInô
)();

192 (*
	mDevi˚Aâached
)();

193 (*
	mRe£tDevi˚
)();

194 (*
	mDevi˚Disc⁄√˘ed
)();

195 (*
	mOvîCuºítDëe˘ed
)();

196 (*
	mDevi˚S≥edDëe˘ed
)(
uöt8_t
 
	mDevi˚S≥ed
);

197 (*
	mDevi˚DescAvaûabÀ
)(*);

198 (*
	mDevi˚AddªssAssig√d
)();

199 (*
	mC⁄figuøti⁄DescAvaûabÀ
)(
	mUSBH_CfgDesc_Ty≥Def
 *,

200 
	mUSBH_I¡îÁ˚Desc_Ty≥Def
 *,

201 
	mUSBH_EpDesc_Ty≥Def
 *);

203 (*
	mM™uÁ˘uªrSåög
)(*);

204 (*
	mProdu˘Såög
)(*);

205 (*
	mSîülNumSåög
)(*);

206 (*
	mEnumî©i⁄D⁄e
)();

207 
USBH_USR_Sètus
 (*
U£rI≈ut
)();

208 (*
	mUSBH_USR_MSC_Aµliˇti⁄
) ();

209 (*
	mUSBH_USR_Devi˚NŸSuµ‹ãd
)();

210 (*
	mUƒecovîedEº‹
)();

213 
	tUSBH_U§_cb_Ty≥Def
;

215 
	s_Ho°_Ty≥Def


217 
HOST_Sèã
 
	mgSèã
;

218 
HOST_Sèã
 
	mgSèãBkp
;

219 
ENUM_Sèã
 
	mEnumSèã
;

220 
CMD_Sèã
 
	mReque°Sèã
;

221 
USBH_Cål_Ty≥Def
 
	mC⁄åﬁ
;

223 
USBH_Devi˚_Ty≥Def
 
	mdevi˚_¥›
;

225 
USBH_Cœss_cb_Ty≥Def
 *
	m˛ass_cb
;

226 
USBH_U§_cb_Ty≥Def
 *
	mu§_cb
;

229 } 
	tUSBH_HOST
, *
	tpUSBH_HOST
;

256 
USBH_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
,

257 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
,

258 
USBH_HOST
 *
pho°
,

259 
USBH_Cœss_cb_Ty≥Def
 *
˛ass_cb
,

260 
USBH_U§_cb_Ty≥Def
 *
u§_cb
);

262 
USBH_Sètus
 
USBH_DeInô
(
USB_OTG_CORE_HANDLE
 *
pdev
,

263 
USBH_HOST
 *
pho°
);

264 
USBH_Pro˚ss
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

265 
USBH_HOST
 *
pho°
);

266 
USBH_Eº‹H™dÀ
(
USBH_HOST
 *
pho°
,

267 
USBH_Sètus
 
îrTy≥
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\USB_DC~1.H

29 #i‚de‡
USB_DCD_INT_H__


30 
	#USB_DCD_INT_H__


	)

33 
	~"usb_dcd.h
"

51 
	s_USBD_DCD_INT


53 
uöt8_t
 (* 
D©aOutSège
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
 , uöt8_à
	mïnum
);

54 
uöt8_t
 (* 
D©aInSège
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
 , uöt8_à
	mïnum
);

55 
uöt8_t
 (* 
SëupSège
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

56 
uöt8_t
 (* 
SOF
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

57 
uöt8_t
 (* 
Re£t
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

58 
uöt8_t
 (* 
Su•íd
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

59 
uöt8_t
 (* 
Resume
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

60 
uöt8_t
 (* 
IsoINIncom∂ëe
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

61 
uöt8_t
 (* 
IsoOUTIncom∂ëe
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

63 
uöt8_t
 (* 
DevC⁄√˘ed
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

64 
uöt8_t
 (* 
DevDisc⁄√˘ed
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

66 }
	tUSBD_DCD_INT_cb_Ty≥Def
;

68 
USBD_DCD_INT_cb_Ty≥Def
 *
USBD_DCD_INT_f›s
;

85 
	#CLEAR_IN_EP_INTR
(
ïnum
,
öå
) \

86 
dõpöt
.
d32
=0; \

87 
dõpöt
.
b
.
öå
 = 1; \

88 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ïnum
]->
DIEPINT
,
dõpöt
.
d32
);

	)

90 
	#CLEAR_OUT_EP_INTR
(
ïnum
,
öå
) \

91 
d€pöt
.
d32
=0; \

92 
d€pöt
.
b
.
öå
 = 1; \

93 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[(
ïnum
)]->
DOEPINT
,
d€pöt
.
d32
);

	)

110 
uöt32_t
 
USBD_OTG_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

111 
uöt32_t
 
USBD_OTG_EP1OUT_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

112 
uöt32_t
 
USBD_OTG_EP1IN_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\USB_DE~1.H

29 #i‚de‡
__USB_DEF_H__


30 
	#__USB_DEF_H__


	)

33 
	~"usb_c⁄f.h
"

57 
	#USB_OTG_SPEED_PARAM_HIGH
 0

	)

58 
	#USB_OTG_SPEED_PARAM_HIGH_IN_FULL
 1

	)

59 
	#USB_OTG_SPEED_PARAM_FULL
 3

	)

61 
	#USB_OTG_SPEED_HIGH
 0

	)

62 
	#USB_OTG_SPEED_FULL
 1

	)

64 
	#USB_OTG_ULPI_PHY
 1

	)

65 
	#USB_OTG_EMBEDDED_PHY
 2

	)

75 
	#GAHBCFG_TXFEMPTYLVL_EMPTY
 1

	)

76 
	#GAHBCFG_TXFEMPTYLVL_HALFEMPTY
 0

	)

77 
	#GAHBCFG_GLBINT_ENABLE
 1

	)

78 
	#GAHBCFG_INT_DMA_BURST_SINGLE
 0

	)

79 
	#GAHBCFG_INT_DMA_BURST_INCR
 1

	)

80 
	#GAHBCFG_INT_DMA_BURST_INCR4
 3

	)

81 
	#GAHBCFG_INT_DMA_BURST_INCR8
 5

	)

82 
	#GAHBCFG_INT_DMA_BURST_INCR16
 7

	)

83 
	#GAHBCFG_DMAENABLE
 1

	)

84 
	#GAHBCFG_TXFEMPTYLVL_EMPTY
 1

	)

85 
	#GAHBCFG_TXFEMPTYLVL_HALFEMPTY
 0

	)

86 
	#GRXSTS_PKTSTS_IN
 2

	)

87 
	#GRXSTS_PKTSTS_IN_XFER_COMP
 3

	)

88 
	#GRXSTS_PKTSTS_DATA_TOGGLE_ERR
 5

	)

89 
	#GRXSTS_PKTSTS_CH_HALTED
 7

	)

98 
	#MODE_HNP_SRP_CAPABLE
 0

	)

99 
	#MODE_SRP_ONLY_CAPABLE
 1

	)

100 
	#MODE_NO_HNP_SRP_CAPABLE
 2

	)

101 
	#MODE_SRP_CAPABLE_DEVICE
 3

	)

102 
	#MODE_NO_SRP_CAPABLE_DEVICE
 4

	)

103 
	#MODE_SRP_CAPABLE_HOST
 5

	)

104 
	#MODE_NO_SRP_CAPABLE_HOST
 6

	)

105 
	#A_HOST
 1

	)

106 
	#A_SUSPEND
 2

	)

107 
	#A_PERIPHERAL
 3

	)

108 
	#B_PERIPHERAL
 4

	)

109 
	#B_HOST
 5

	)

110 
	#DEVICE_MODE
 0

	)

111 
	#HOST_MODE
 1

	)

112 
	#OTG_MODE
 2

	)

121 
	#DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
 0

	)

122 
	#DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
 1

	)

123 
	#DSTS_ENUMSPD_LS_PHY_6MHZ
 2

	)

124 
	#DSTS_ENUMSPD_FS_PHY_48MHZ
 3

	)

126 
	#DCFG_FRAME_INTERVAL_80
 0

	)

127 
	#DCFG_FRAME_INTERVAL_85
 1

	)

128 
	#DCFG_FRAME_INTERVAL_90
 2

	)

129 
	#DCFG_FRAME_INTERVAL_95
 3

	)

131 
	#DEP0CTL_MPS_64
 0

	)

132 
	#DEP0CTL_MPS_32
 1

	)

133 
	#DEP0CTL_MPS_16
 2

	)

134 
	#DEP0CTL_MPS_8
 3

	)

136 
	#EP_SPEED_LOW
 0

	)

137 
	#EP_SPEED_FULL
 1

	)

138 
	#EP_SPEED_HIGH
 2

	)

140 
	#EP_TYPE_CTRL
 0

	)

141 
	#EP_TYPE_ISOC
 1

	)

142 
	#EP_TYPE_BULK
 2

	)

143 
	#EP_TYPE_INTR
 3

	)

144 
	#EP_TYPE_MSK
 3

	)

146 
	#STS_GOUT_NAK
 1

	)

147 
	#STS_DATA_UPDT
 2

	)

148 
	#STS_XFER_COMP
 3

	)

149 
	#STS_SETUP_COMP
 4

	)

150 
	#STS_SETUP_UPDT
 6

	)

159 
	#HC_PID_DATA0
 0

	)

160 
	#HC_PID_DATA2
 1

	)

161 
	#HC_PID_DATA1
 2

	)

162 
	#HC_PID_SETUP
 3

	)

164 
	#HPRT0_PRTSPD_HIGH_SPEED
 0

	)

165 
	#HPRT0_PRTSPD_FULL_SPEED
 1

	)

166 
	#HPRT0_PRTSPD_LOW_SPEED
 2

	)

168 
	#HCFG_30_60_MHZ
 0

	)

169 
	#HCFG_48_MHZ
 1

	)

170 
	#HCFG_6_MHZ
 2

	)

172 
	#HCCHAR_CTRL
 0

	)

173 
	#HCCHAR_ISOC
 1

	)

174 
	#HCCHAR_BULK
 2

	)

175 
	#HCCHAR_INTR
 3

	)

177 
	#MIN
(
a
, 
b
Ë((◊Ë< (b)Ë? (aË: (b))

	)

190 
	mUSB_OTG_HS_CORE_ID
 = 0,

191 
	mUSB_OTG_FS_CORE_ID
 = 1

192 }
	tUSB_OTG_CORE_ID_Ty≥Def
;

223 
	#USB_OTG_READ_REG32
(
ªg
Ë(*(
__IO
 
uöt32_t
 *)‘eg))

	)

224 
	#USB_OTG_WRITE_REG32
(
ªg
,
vÆue
Ë(*(
__IO
 
uöt32_t
 *)‘egË(vÆue))

	)

225 
	#USB_OTG_MODIFY_REG32
(
ªg
,
˛ór_mask
,
£t_mask
) \

226 
	`USB_OTG_WRITE_REG32
((
ªg
), (((
	`USB_OTG_READ_REG32
‘eg)Ë& ~(
˛ór_mask
)Ë| (
£t_mask
)Ë)

	)

231 
	eUSB_OTG_SPEED
 {

232 
	mUSB_SPEED_UNKNOWN
 = 0,

233 
	mUSB_SPEED_LOW
,

234 
	mUSB_SPEED_FULL
,

235 
	mUSB_SPEED_HIGH


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usb_bsp.h

29 #i‚de‡
__USB_BSP__H__


30 
	#__USB_BSP__H__


	)

33 
	~"usb_c‹e.h
"

78 
BSP_Inô
();

80 
USB_OTG_BSP_Inô
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
USB_OTG_BSP_uDñay
 (c⁄° 
uöt32_t
 
u£c
);

82 
USB_OTG_BSP_mDñay
 (c⁄° 
uöt32_t
 
m£c
);

83 
USB_OTG_BSP_E«bÀI¡îru±
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
USB_OTG_BSP_TimîIRQ
 ();

85 #ifde‡
USE_HOST_MODE


86 
USB_OTG_BSP_C⁄figVBUS
(
USB_OTG_CORE_HANDLE
 *
pdev
);

87 
USB_OTG_BSP_DriveVBUS
(
USB_OTG_CORE_HANDLE
 *
pdev
,
uöt8_t
 
°©e
);

88 
USB_OTG_BSP_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
) ;

89 
USB_OTG_BSP_Su•íd
(
USB_OTG_CORE_HANDLE
 *
pdev
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usb_core.h

29 #i‚de‡
__USB_CORE_H__


30 
	#__USB_CORE_H__


	)

33 
	~"usb_c⁄f.h
"

34 
	~"usb_ªgs.h
"

35 
	~"usb_deföes.h
"

52 
	#USB_OTG_EP0_IDLE
 0

	)

53 
	#USB_OTG_EP0_SETUP
 1

	)

54 
	#USB_OTG_EP0_DATA_IN
 2

	)

55 
	#USB_OTG_EP0_DATA_OUT
 3

	)

56 
	#USB_OTG_EP0_STATUS_IN
 4

	)

57 
	#USB_OTG_EP0_STATUS_OUT
 5

	)

58 
	#USB_OTG_EP0_STALL
 6

	)

60 
	#USB_OTG_EP_TX_DIS
 0x0000

	)

61 
	#USB_OTG_EP_TX_STALL
 0x0010

	)

62 
	#USB_OTG_EP_TX_NAK
 0x0020

	)

63 
	#USB_OTG_EP_TX_VALID
 0x0030

	)

65 
	#USB_OTG_EP_RX_DIS
 0x0000

	)

66 
	#USB_OTG_EP_RX_STALL
 0x1000

	)

67 
	#USB_OTG_EP_RX_NAK
 0x2000

	)

68 
	#USB_OTG_EP_RX_VALID
 0x3000

	)

72 
	#MAX_DATA_LENGTH
 0x200

	)

80 
	mUSB_OTG_OK
 = 0,

81 
	mUSB_OTG_FAIL


82 }
	tUSB_OTG_STS
;

85 
	mHC_IDLE
 = 0,

86 
	mHC_XFRC
,

87 
	mHC_HALTED
,

88 
	mHC_NAK
,

89 
	mHC_NYET
,

90 
	mHC_STALL
,

91 
	mHC_XACTERR
,

92 
	mHC_BBLERR
,

93 
	mHC_DATATGLERR
,

94 }
	tHC_STATUS
;

97 
	mURB_IDLE
 = 0,

98 
	mURB_DONE
,

99 
	mURB_NOTREADY
,

100 
	mURB_ERROR
,

101 
	mURB_STALL


102 }
	tURB_STATE
;

105 
	mCTRL_START
 = 0,

106 
	mCTRL_XFRC
,

107 
	mCTRL_HALTED
,

108 
	mCTRL_NAK
,

109 
	mCTRL_STALL
,

110 
	mCTRL_XACTERR
,

111 
	mCTRL_BBLERR
,

112 
	mCTRL_DATATGLERR
,

113 
	mCTRL_FAIL


114 }
	tCTRL_STATUS
;

117 
	sUSB_OTG_hc


119 
uöt8_t
 
	mdev_addr
 ;

120 
uöt8_t
 
	mï_num
;

121 
uöt8_t
 
	mï_is_ö
;

122 
uöt8_t
 
	m•ìd
;

123 
uöt8_t
 
	mdo_pög
;

124 
uöt8_t
 
	mï_ty≥
;

125 
uöt16_t
 
	mmax_∑ckë
;

126 
uöt8_t
 
	md©a_pid
;

127 
uöt8_t
 *
	mx„r_buff
;

128 
uöt32_t
 
	mx„r_Àn
;

129 
uöt32_t
 
	mx„r_cou¡
;

130 
uöt8_t
 
	mtoggÀ_ö
;

131 
uöt8_t
 
	mtoggÀ_out
;

132 
uöt32_t
 
	mdma_addr
;

134 
	tUSB_OTG_HC
 , *
	tPUSB_OTG_HC
;

136 
	sUSB_OTG_ï


138 
uöt8_t
 
	mnum
;

139 
uöt8_t
 
	mis_ö
;

140 
uöt8_t
 
	mis_°Æl
;

141 
uöt8_t
 
	mty≥
;

142 
uöt8_t
 
	md©a_pid_°¨t
;

143 
uöt8_t
 
	meví_odd_‰ame
;

144 
uöt16_t
 
	mtx_fifo_num
;

145 
uöt32_t
 
	mmax∑ckë
;

147 
uöt8_t
 *
	mx„r_buff
;

148 
uöt32_t
 
	mdma_addr
;

149 
uöt32_t
 
	mx„r_Àn
;

150 
uöt32_t
 
	mx„r_cou¡
;

152 
uöt32_t
 
	mªm_d©a_Àn
;

153 
uöt32_t
 
	mtŸÆ_d©a_Àn
;

154 
uöt32_t
 
	m˘l_d©a_Àn
;

158 
	tUSB_OTG_EP
 , *
	tPUSB_OTG_EP
;

162 
	sUSB_OTG_c‹e_cfg


164 
uöt8_t
 
	mho°_ch™√ls
;

165 
uöt8_t
 
	mdev_ídpoöts
;

166 
uöt8_t
 
	m•ìd
;

167 
uöt8_t
 
	mdma_íabÀ
;

168 
uöt16_t
 
	mmps
;

169 
uöt16_t
 
	mTŸÆFifoSize
;

170 
uöt8_t
 
	mphy_ôÁ˚
;

171 
uöt8_t
 
	mSof_ouçut
;

172 
uöt8_t
 
	mlow_powî
;

173 
uöt8_t
 
	mc‹eID
;

176 
	tUSB_OTG_CORE_CFGS
, *
	tPUSB_OTG_CORE_CFGS
;

180 
	susb_£tup_ªq
 {

182 
uöt8_t
 
	mbmReque°
;

183 
uöt8_t
 
	mbReque°
;

184 
uöt16_t
 
	mwVÆue
;

185 
uöt16_t
 
	mwIndex
;

186 
uöt16_t
 
	mwLígth
;

187 } 
	tUSB_SETUP_REQ
;

189 
	s_Devi˚_Ty≥Def


191 
	muöt8_t
 *(*
	mGëDevi˚Des¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

192 
	muöt8_t
 *(*
	mGëL™gIDSåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

193 
	muöt8_t
 *(*
	mGëM™uÁ˘uªrSåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

194 
	muöt8_t
 *(*
	mGëProdu˘SåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

195 
	muöt8_t
 *(*
	mGëSîülSåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

196 
	muöt8_t
 *(*
	mGëC⁄figuøti⁄SåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

197 
	muöt8_t
 *(*
	mGëI¡îÁ˚SåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

199 #i‡(
USBD_LPM_ENABLED
 == 1)

200 
	muöt8_t
 *(*
	mGëBOSDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

202 } 
	tUSBD_DEVICE
, *
	tpUSBD_DEVICE
;

204 
	s_Devi˚_cb


206 
uöt8_t
 (*
Inô
Ë(*
	mpdev
 , uöt8_à
	mcfgidx
);

207 
uöt8_t
 (*
DeInô
Ë(*
	mpdev
 , uöt8_à
	mcfgidx
);

209 
uöt8_t
 (*
Sëup
Ë(*
	mpdev
 , 
USB_SETUP_REQ
 *
	mªq
);

210 
uöt8_t
 (*
EP0_TxSít
Ë(*
	mpdev
 );

211 
uöt8_t
 (*
EP0_RxRódy
Ë(*
	mpdev
 );

213 
uöt8_t
 (*
D©aIn
Ë(*
	mpdev
 , uöt8_à
	mïnum
);

214 
uöt8_t
 (*
D©aOut
Ë(*
	mpdev
 , uöt8_à
	mïnum
);

215 
uöt8_t
 (*
SOF
Ë(*
	mpdev
);

216 
uöt8_t
 (*
IsoINIncom∂ëe
Ë(*
	mpdev
);

217 
uöt8_t
 (*
IsoOUTIncom∂ëe
Ë(*
	mpdev
);

219 
	muöt8_t
 *(*
	mGëC⁄figDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

220 #ifde‡
USB_OTG_HS_CORE


221 
	muöt8_t
 *(*
	mGëOthîC⁄figDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

224 #ifde‡
USB_SUPPORT_USER_STRING_DESC


225 
	muöt8_t
 *(*
	mGëU§SåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 ,uöt8_à
	mödex
, 
uöt16_t
 *
	mÀngth
);

228 } 
	tUSBD_Cœss_cb_Ty≥Def
;

232 
	s_USBD_USR_PROP


234 (*
	mInô
)();

235 (*
	mDevi˚Re£t
)(
uöt8_t
 
	m•ìd
);

236 (*
	mDevi˚C⁄figuªd
)();

237 (*
	mDevi˚Su•íded
)();

238 (*
	mDevi˚Resumed
)();

240 (*
	mDevi˚C⁄√˘ed
)();

241 (*
	mDevi˚Disc⁄√˘ed
)();

244 
	tUSBD_U§_cb_Ty≥Def
;

246 
	s_DCD


248 
uöt8_t
 
	mdevi˚_c⁄fig
;

249 
uöt8_t
 
	mdevi˚_°©e
;

250 
uöt8_t
 
	mdevi˚_°©us
;

251 
uöt8_t
 
	mdevi˚_ﬁd_°©us
;

252 
uöt8_t
 
	mdevi˚_addªss
;

253 
uöt8_t
 
	mc⁄√˘i⁄_°©us
;

254 
uöt8_t
 
	mã°_mode
;

255 
uöt32_t
 
	mDevRemŸeWakeup
;

256 
USB_OTG_EP
 
	mö_ï
 [
USB_OTG_MAX_TX_FIFOS
];

257 
USB_OTG_EP
 
	mout_ï
 [
USB_OTG_MAX_TX_FIFOS
];

258 
uöt8_t
 
	m£tup_∑ckë
 [8*3];

259 
USBD_Cœss_cb_Ty≥Def
 *
	m˛ass_cb
;

260 
USBD_U§_cb_Ty≥Def
 *
	mu§_cb
;

261 
USBD_DEVICE
 *
	mu§_devi˚
;

262 
uöt8_t
 *
	mpC⁄fig_des¸ùt‹
;

264 
	tDCD_DEV
 , *
	tDCD_PDEV
;

267 
	s_HCD


269 
uöt8_t
 
	mRx_Buf„r
 [
MAX_DATA_LENGTH
];

270 
__IO
 
uöt32_t
 
	mC⁄nSts
;

271 
__IO
 
uöt32_t
 
	mP‹tE«bÀd
;

272 
__IO
 
uöt32_t
 
	mEºC¡
[
USB_OTG_MAX_TX_FIFOS
];

273 
__IO
 
uöt32_t
 
	mX„rC¡
[
USB_OTG_MAX_TX_FIFOS
];

274 
__IO
 
HC_STATUS
 
	mHC_Sètus
[
USB_OTG_MAX_TX_FIFOS
];

275 
__IO
 
URB_STATE
 
	mURB_Sèã
[
USB_OTG_MAX_TX_FIFOS
];

276 
USB_OTG_HC
 
	mhc
 [
USB_OTG_MAX_TX_FIFOS
];

277 
uöt16_t
 
	mch™√l
 [
USB_OTG_MAX_TX_FIFOS
];

279 
	tHCD_DEV
 , *
	tUSB_OTG_USBH_PDEV
;

282 
	s_OTG


284 
uöt8_t
 
	mOTG_Sèã
;

285 
uöt8_t
 
	mOTG_PªvSèã
;

286 
uöt8_t
 
	mOTG_Mode
;

288 
	tOTG_DEV
 , *
	tUSB_OTG_USBO_PDEV
;

290 
	sUSB_OTG_h™dÀ


292 
USB_OTG_CORE_CFGS
 
	mcfg
;

293 
USB_OTG_CORE_REGS
 
	mªgs
;

294 #ifde‡
USE_DEVICE_MODE


295 
DCD_DEV
 
	mdev
;

297 #ifde‡
USE_HOST_MODE


298 
HCD_DEV
 
	mho°
;

300 #ifde‡
USE_OTG_MODE


301 
OTG_DEV
 
	mŸg
;

304 
	tUSB_OTG_CORE_HANDLE
 , *
	tPUSB_OTG_CORE_HANDLE
;

331 
USB_OTG_STS
 
USB_OTG_C‹eInô
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

332 
USB_OTG_STS
 
USB_OTG_Sñe˘C‹e
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

333 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
);

334 
USB_OTG_STS
 
USB_OTG_E«bÀGlobÆI¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

335 
USB_OTG_STS
 
USB_OTG_DißbÀGlobÆI¡
(
USB_OTG_CORE_HANDLE
 *
pdev
);

336 * 
USB_OTG_RódPackë
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

337 
uöt8_t
 *
de°
,

338 
uöt16_t
 
Àn
);

339 
USB_OTG_STS
 
USB_OTG_WrôePackë
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

340 
uöt8_t
 *
§c
,

341 
uöt8_t
 
ch_ï_num
,

342 
uöt16_t
 
Àn
);

343 
USB_OTG_STS
 
USB_OTG_FlushTxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt32_t
 
num
);

344 
USB_OTG_STS
 
USB_OTG_FlushRxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

346 
uöt32_t
 
USB_OTG_RódC‹eIå
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

347 
uöt32_t
 
USB_OTG_RódOtgIå
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

348 
uöt8_t
 
USB_OTG_IsHo°Mode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

349 
uöt8_t
 
USB_OTG_IsDevi˚Mode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

350 
uöt32_t
 
USB_OTG_GëMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

351 
USB_OTG_STS
 
USB_OTG_PhyInô
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

352 
USB_OTG_STS
 
USB_OTG_SëCuºítMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

353 
uöt8_t
 
mode
);

356 #ifde‡
USE_HOST_MODE


357 
USB_OTG_STS
 
USB_OTG_C‹eInôHo°
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

358 
USB_OTG_STS
 
USB_OTG_E«bÀHo°I¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

359 
USB_OTG_STS
 
USB_OTG_HC_Inô
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
hc_num
);

360 
USB_OTG_STS
 
USB_OTG_HC_HÆt
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
hc_num
);

361 
USB_OTG_STS
 
USB_OTG_HC_SèπX„r
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
hc_num
);

362 
USB_OTG_STS
 
USB_OTG_HC_DoPög
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
hc_num
);

363 
uöt32_t
 
USB_OTG_RódHo°AŒCh™√ls_öå
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

364 
uöt32_t
 
USB_OTG_Re£tP‹t
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

365 
uöt32_t
 
USB_OTG_RódHPRT0
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

366 
USB_OTG_DriveVbus
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
°©e
);

367 
USB_OTG_InôFSLSPClkSñ
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,
uöt8_t
 
‰eq
);

368 
uöt8_t
 
USB_OTG_IsEvíFøme
 (
USB_OTG_CORE_HANDLE
 *
pdev
) ;

369 
USB_OTG_St›Ho°
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

372 #ifde‡
USE_DEVICE_MODE


373 
USB_OTG_STS
 
USB_OTG_C‹eInôDev
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

374 
USB_OTG_STS
 
USB_OTG_E«bÀDevI¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

375 
uöt32_t
 
USB_OTG_RódDevAŒInEPIå
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

376 
USB_OTG_SPEED
 
USB_OTG_GëDevi˚S≥ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

377 
USB_OTG_STS
 
USB_OTG_EP0A˘iv©e
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

378 
USB_OTG_STS
 
USB_OTG_EPA˘iv©e
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
);

379 
USB_OTG_STS
 
USB_OTG_EPDó˘iv©e
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
);

380 
USB_OTG_STS
 
USB_OTG_EPSèπX„r
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
);

381 
USB_OTG_STS
 
USB_OTG_EP0SèπX„r
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
);

382 
USB_OTG_STS
 
USB_OTG_EPSëSèŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
);

383 
USB_OTG_STS
 
USB_OTG_EPCÀ¨SèŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
);

384 
uöt32_t
 
USB_OTG_RódDevAŒOutEp_ôr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

385 
uöt32_t
 
USB_OTG_RódDevOutEP_ôr
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
);

386 
uöt32_t
 
USB_OTG_RódDevAŒInEPIå
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

387 
USB_OTG_InôDevS≥ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
•ìd
);

388 
uöt8_t
 
USBH_IsEvíFøme
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

389 
USB_OTG_EP0_OutSèπ
(
USB_OTG_CORE_HANDLE
 *
pdev
);

390 
USB_OTG_A˘iveRemŸeWakeup
(
USB_OTG_CORE_HANDLE
 *
pdev
);

391 
USB_OTG_Ung©eClock
(
USB_OTG_CORE_HANDLE
 *
pdev
);

392 
USB_OTG_St›Devi˚
(
USB_OTG_CORE_HANDLE
 *
pdev
);

393 
USB_OTG_SëEPSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
 , 
uöt32_t
 
Sètus
);

394 
uöt32_t
 
USB_OTG_GëEPSètus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
USB_OTG_EP
 *
ï
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usb_dcd.h

29 #i‚de‡
__DCD_H__


30 
	#__DCD_H__


	)

33 
	~"usb_c‹e.h
"

49 
	#USB_OTG_EP_CONTROL
 0

	)

50 
	#USB_OTG_EP_ISOC
 1

	)

51 
	#USB_OTG_EP_BULK
 2

	)

52 
	#USB_OTG_EP_INT
 3

	)

53 
	#USB_OTG_EP_MASK
 3

	)

56 
	#USB_OTG_DEFAULT
 1

	)

57 
	#USB_OTG_ADDRESSED
 2

	)

58 
	#USB_OTG_CONFIGURED
 3

	)

59 
	#USB_OTG_SUSPENDED
 4

	)

74 
uöt8_t
 
	mbLígth
;

75 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

76 
uöt8_t
 
	mbEndpoötAddªss
;

77 
uöt8_t
 
	mbmAâribuãs
;

78 
uöt16_t
 
	mwMaxPackëSize
;

79 
uöt8_t
 
	mbI¡îvÆ
;

81 
	tEP_DESCRIPTOR
 , *
	tPEP_DESCRIPTOR
;

108 
DCD_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

109 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
);

111 
DCD_DevC⁄√˘
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

112 
DCD_DevDisc⁄√˘
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

113 
DCD_EP_SëAddªss
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

114 
uöt8_t
 
addªss
);

115 
uöt32_t
 
DCD_EP_O≥n
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

116 
uöt8_t
 
ï_addr
,

117 
uöt16_t
 
ï_mps
,

118 
uöt8_t
 
ï_ty≥
);

120 
uöt32_t
 
DCD_EP_Clo£
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

121 
uöt8_t
 
ï_addr
);

124 
uöt32_t
 
DCD_EP_Pª∑ªRx
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

125 
uöt8_t
 
ï_addr
,

126 
uöt8_t
 *
pbuf
,

127 
uöt16_t
 
buf_Àn
);

129 
uöt32_t
 
DCD_EP_Tx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

130 
uöt8_t
 
ï_addr
,

131 
uöt8_t
 *
pbuf
,

132 
uöt32_t
 
buf_Àn
);

133 
uöt32_t
 
DCD_EP_SèŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

134 
uöt8_t
 
ïnum
);

135 
uöt32_t
 
DCD_EP_CÃSèŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

136 
uöt8_t
 
ïnum
);

137 
uöt32_t
 
DCD_EP_Flush
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

138 
uöt8_t
 
ïnum
);

139 
uöt32_t
 
DCD_H™dÀ_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

141 
uöt32_t
 
DCD_GëEPSètus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

142 
uöt8_t
 
ïnum
);

144 
DCD_SëEPSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

145 
uöt8_t
 
ïnum
 ,

146 
uöt32_t
 
Sètus
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usb_otg.h

29 #i‚de‡
__USB_OTG__


30 
	#__USB_OTG__


	)

48 
USB_OTG_InôüãSRP
();

49 
USB_OTG_InôüãHNP
(
uöt8_t
 
°©e
 , uöt8_à
mode
);

50 
USB_OTG_Swôchback
 (
USB_OTG_CORE_DEVICE
 *
pdev
);

51 
uöt32_t
 
USB_OTG_GëCuºítSèã
 (
USB_OTG_CORE_DEVICE
 *
pdev
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usb_regs.h

29 #i‚de‡
__USB_OTG_REGS_H__


30 
	#__USB_OTG_REGS_H__


	)

33 
	~"usb_c⁄f.h
"

50 
	#USB_OTG_HS_BASE_ADDR
 0x40040000

	)

51 
	#USB_OTG_FS_BASE_ADDR
 0x50000000

	)

53 
	#USB_OTG_CORE_GLOBAL_REGS_OFFSET
 0x000

	)

54 
	#USB_OTG_DEV_GLOBAL_REG_OFFSET
 0x800

	)

55 
	#USB_OTG_DEV_IN_EP_REG_OFFSET
 0x900

	)

56 
	#USB_OTG_EP_REG_OFFSET
 0x20

	)

57 
	#USB_OTG_DEV_OUT_EP_REG_OFFSET
 0xB00

	)

58 
	#USB_OTG_HOST_GLOBAL_REG_OFFSET
 0x400

	)

59 
	#USB_OTG_HOST_PORT_REGS_OFFSET
 0x440

	)

60 
	#USB_OTG_HOST_CHAN_REGS_OFFSET
 0x500

	)

61 
	#USB_OTG_CHAN_REGS_OFFSET
 0x20

	)

62 
	#USB_OTG_PCGCCTL_OFFSET
 0xE00

	)

63 
	#USB_OTG_DATA_FIFO_OFFSET
 0x1000

	)

64 
	#USB_OTG_DATA_FIFO_SIZE
 0x1000

	)

67 
	#USB_OTG_MAX_TX_FIFOS
 15

	)

69 
	#USB_OTG_HS_MAX_PACKET_SIZE
 512

	)

70 
	#USB_OTG_FS_MAX_PACKET_SIZE
 64

	)

71 
	#USB_OTG_MAX_EP0_SIZE
 64

	)

83 
	s_USB_OTG_GREGS


85 
__IO
 
uöt32_t
 
	mGOTGCTL
;

86 
__IO
 
uöt32_t
 
	mGOTGINT
;

87 
__IO
 
uöt32_t
 
	mGAHBCFG
;

88 
__IO
 
uöt32_t
 
	mGUSBCFG
;

89 
__IO
 
uöt32_t
 
	mGRSTCTL
;

90 
__IO
 
uöt32_t
 
	mGINTSTS
;

91 
__IO
 
uöt32_t
 
	mGINTMSK
;

92 
__IO
 
uöt32_t
 
	mGRXSTSR
;

93 
__IO
 
uöt32_t
 
	mGRXSTSP
;

94 
__IO
 
uöt32_t
 
	mGRXFSIZ
;

95 
__IO
 
uöt32_t
 
	mDIEPTXF0_HNPTXFSIZ
;

96 
__IO
 
uöt32_t
 
	mHNPTXSTS
;

97 
uöt32_t
 
	mRe£rved30
[2];

98 
__IO
 
uöt32_t
 
	mGCCFG
;

99 
__IO
 
uöt32_t
 
	mCID
;

100 
uöt32_t
 
	mRe£rved40
[48];

101 
__IO
 
uöt32_t
 
	mHPTXFSIZ
;

102 
__IO
 
uöt32_t
 
	mDIEPTXF
[
USB_OTG_MAX_TX_FIFOS
];

104 
	tUSB_OTG_GREGS
;

113 
	s_USB_OTG_DREGS


115 
__IO
 
uöt32_t
 
	mDCFG
;

116 
__IO
 
uöt32_t
 
	mDCTL
;

117 
__IO
 
uöt32_t
 
	mDSTS
;

118 
uöt32_t
 
	mRe£rved0C
;

119 
__IO
 
uöt32_t
 
	mDIEPMSK
;

120 
__IO
 
uöt32_t
 
	mDOEPMSK
;

121 
__IO
 
uöt32_t
 
	mDAINT
;

122 
__IO
 
uöt32_t
 
	mDAINTMSK
;

123 
uöt32_t
 
	mRe£rved20
;

124 
uöt32_t
 
	mRe£rved9
;

125 
__IO
 
uöt32_t
 
	mDVBUSDIS
;

126 
__IO
 
uöt32_t
 
	mDVBUSPULSE
;

127 
__IO
 
uöt32_t
 
	mDTHRCTL
;

128 
__IO
 
uöt32_t
 
	mDIEPEMPMSK
;

129 
__IO
 
uöt32_t
 
	mDEACHINT
;

130 
__IO
 
uöt32_t
 
	mDEACHMSK
;

131 
uöt32_t
 
	mRe£rved40
;

132 
__IO
 
uöt32_t
 
	mDINEP1MSK
;

133 
uöt32_t
 
	mRe£rved44
[15];

134 
__IO
 
uöt32_t
 
	mDOUTEP1MSK
;

136 
	tUSB_OTG_DREGS
;

145 
	s_USB_OTG_INEPREGS


147 
__IO
 
uöt32_t
 
	mDIEPCTL
;

148 
uöt32_t
 
	mRe£rved04
;

149 
__IO
 
uöt32_t
 
	mDIEPINT
;

150 
uöt32_t
 
	mRe£rved0C
;

151 
__IO
 
uöt32_t
 
	mDIEPTSIZ
;

152 
__IO
 
uöt32_t
 
	mDIEPDMA
;

153 
__IO
 
uöt32_t
 
	mDTXFSTS
;

154 
uöt32_t
 
	mRe£rved18
;

156 
	tUSB_OTG_INEPREGS
;

165 
	s_USB_OTG_OUTEPREGS


167 
__IO
 
uöt32_t
 
	mDOEPCTL
;

168 
uöt32_t
 
	mRe£rved04
;

169 
__IO
 
uöt32_t
 
	mDOEPINT
;

170 
uöt32_t
 
	mRe£rved0C
;

171 
__IO
 
uöt32_t
 
	mDOEPTSIZ
;

172 
__IO
 
uöt32_t
 
	mDOEPDMA
;

173 
uöt32_t
 
	mRe£rved18
[2];

175 
	tUSB_OTG_OUTEPREGS
;

184 
	s_USB_OTG_HREGS


186 
__IO
 
uöt32_t
 
	mHCFG
;

187 
__IO
 
uöt32_t
 
	mHFIR
;

188 
__IO
 
uöt32_t
 
	mHFNUM
;

189 
uöt32_t
 
	mRe£rved40C
;

190 
__IO
 
uöt32_t
 
	mHPTXSTS
;

191 
__IO
 
uöt32_t
 
	mHAINT
;

192 
__IO
 
uöt32_t
 
	mHAINTMSK
;

194 
	tUSB_OTG_HREGS
;

203 
	s_USB_OTG_HC_REGS


205 
__IO
 
uöt32_t
 
	mHCCHAR
;

206 
__IO
 
uöt32_t
 
	mHCSPLT
;

207 
__IO
 
uöt32_t
 
	mHCINT
;

208 
__IO
 
uöt32_t
 
	mHCINTMSK
;

209 
__IO
 
uöt32_t
 
	mHCTSIZ
;

210 
__IO
 
uöt32_t
 
	mHCDMA
;

211 
uöt32_t
 
	mRe£rved
[2];

213 
	tUSB_OTG_HC_REGS
;

222 
	sUSB_OTG_c‹e_ªgs


224 
USB_OTG_GREGS
 *
	mGREGS
;

225 
USB_OTG_DREGS
 *
	mDREGS
;

226 
USB_OTG_HREGS
 *
	mHREGS
;

227 
USB_OTG_INEPREGS
 *
	mINEP_REGS
[
USB_OTG_MAX_TX_FIFOS
];

228 
USB_OTG_OUTEPREGS
 *
	mOUTEP_REGS
[
USB_OTG_MAX_TX_FIFOS
];

229 
USB_OTG_HC_REGS
 *
	mHC_REGS
[
USB_OTG_MAX_TX_FIFOS
];

230 
__IO
 
uöt32_t
 *
	mHPRT0
;

231 
__IO
 
uöt32_t
 *
	mDFIFO
[
USB_OTG_MAX_TX_FIFOS
];

232 
__IO
 
uöt32_t
 *
	mPCGCCTL
;

234 
	tUSB_OTG_CORE_REGS
 , *
	tPUSB_OTG_CORE_REGS
;

235 
	u_USB_OTG_GOTGCTL_Ty≥Def


237 
uöt32_t
 
	md32
;

240 
uöt32_t
 
	m£§eqscs
 :

242 
uöt32_t
 
	m£§eq
 :

244 
uöt32_t
 
	mRe£rved2_7
 :

246 
uöt32_t
 
	mh°√gscs
 :

248 
uöt32_t
 
	mh≈ªq
 :

250 
uöt32_t
 
	mh°£th≈í
 :

252 
uöt32_t
 
	mdevh≈í
 :

254 
uöt32_t
 
	mRe£rved12_15
 :

256 
uöt32_t
 
	mc⁄id°s
 :

258 
uöt32_t
 
	mdb˘
 :

260 
uöt32_t
 
	ma£svld
 :

262 
uöt32_t
 
	mb£svld
 :

264 
uöt32_t
 
	mRe£rved20_31
 :

267 
	mb
;

268 } 
	tUSB_OTG_GOTGCTL_Ty≥Def
 ;

270 
	u_USB_OTG_GOTGINT_Ty≥Def


272 
uöt32_t
 
	md32
;

275 
uöt32_t
 
	mRe£rved0_1
 :

277 
uöt32_t
 
	m££nddë
 :

279 
uöt32_t
 
	mRe£rved3_7
 :

281 
uöt32_t
 
	m£§eqsuc°schng
 :

283 
uöt32_t
 
	mh°√gsuc°schng
 :

285 
uöt32_t
 
	mª£rvî10_16
 :

287 
uöt32_t
 
	mh°√gdë
 :

289 
uöt32_t
 
	madevtoutchng
 :

291 
uöt32_t
 
	mdebd⁄e
 :

293 
uöt32_t
 
	mRe£rved31_20
 :

296 
	mb
;

297 } 
	tUSB_OTG_GOTGINT_Ty≥Def
 ;

298 
	u_USB_OTG_GAHBCFG_Ty≥Def


300 
uöt32_t
 
	md32
;

303 
uöt32_t
 
	mglblöåmsk
 :

305 
uöt32_t
 
	mhbur°Àn
 :

307 
uöt32_t
 
	mdm´«bÀ
 :

309 
uöt32_t
 
	mRe£rved
 :

311 
uöt32_t
 
	m≈tx„m∂vl_tx„m∂vl
 :

313 
uöt32_t
 
	m±x„m∂vl
 :

315 
uöt32_t
 
	mRe£rved9_31
 :

318 
	mb
;

319 } 
	tUSB_OTG_GAHBCFG_Ty≥Def
 ;

320 
	u_USB_OTG_GUSBCFG_Ty≥Def


322 
uöt32_t
 
	md32
;

325 
uöt32_t
 
	mtoutˇl
 :

327 
uöt32_t
 
	mRe£rved3_5
 :

329 
uöt32_t
 
	mphy£l
 :

331 
uöt32_t
 
	mRe£rved7
 :

333 
uöt32_t
 
	m§pˇp
 :

335 
uöt32_t
 
	mh≈ˇp
 :

337 
uöt32_t
 
	musbådtim
 :

339 
uöt32_t
 
	mRe£rved14
 :

341 
uöt32_t
 
	mphyÕwr˛k£l
 :

343 
uöt32_t
 
	mRe£rved16
 :

345 
uöt32_t
 
	muÕi_f¶s
 :

347 
uöt32_t
 
	muÕi_auto_ªs
 :

349 
uöt32_t
 
	muÕi_˛k_sus_m
 :

351 
uöt32_t
 
	muÕi_ext_vbus_drv
 :

353 
uöt32_t
 
	muÕi_öt_vbus_öd
 :

355 
uöt32_t
 
	mãrm_£l_dl_pul£
 :

357 
uöt32_t
 
	muÕi_öd_˝l
 :

359 
uöt32_t
 
	muÕi_∑s°hrough
 :

361 
uöt32_t
 
	muÕi_¥Ÿe˘_dißbÀ
 :

363 
uöt32_t
 
	mRe£rved26_28
 :

365 
uöt32_t
 
	mf‹˚_ho°
 :

367 
uöt32_t
 
	mf‹˚_dev
 :

369 
uöt32_t
 
	mc‹ru±_tx
 :

372 
	mb
;

373 } 
	tUSB_OTG_GUSBCFG_Ty≥Def
 ;

374 
	u_USB_OTG_GRSTCTL_Ty≥Def


376 
uöt32_t
 
	md32
;

379 
uöt32_t
 
	mcs·r°
 :

381 
uöt32_t
 
	mhs·r°
 :

383 
uöt32_t
 
	mh°‰m
 :

385 
uöt32_t
 
	mRe£rved3
 :

387 
uöt32_t
 
	mrxfÊsh
 :

389 
uöt32_t
 
	mtxfÊsh
 :

391 
uöt32_t
 
	mtx‚um
 :

393 
uöt32_t
 
	mRe£rved11_29
 :

395 
uöt32_t
 
	mdm¨eq
 :

397 
uöt32_t
 
	mahbidÀ
 :

400 
	mb
;

401 } 
	tUSB_OTG_GRSTCTL_Ty≥Def
 ;

402 
	u_USB_OTG_GINTMSK_Ty≥Def


404 
uöt32_t
 
	md32
;

407 
uöt32_t
 
	mRe£rved0
 :

409 
uöt32_t
 
	mmodemism©ch
 :

411 
uöt32_t
 
	mŸgöå
 :

413 
uöt32_t
 
	msoföå
 :

415 
uöt32_t
 
	mrx°sqlvl
 :

417 
uöt32_t
 
	m≈tx„m±y
 :

419 
uöt32_t
 
	mgö«keff
 :

421 
uöt32_t
 
	mgouäakeff
 :

423 
uöt32_t
 
	mRe£rved8_9
 :

425 
uöt32_t
 
	mîlysu•íd
 :

427 
uöt32_t
 
	musbsu•íd
 :

429 
uöt32_t
 
	musbª£t
 :

431 
uöt32_t
 
	míumd⁄e
 :

433 
uöt32_t
 
	misooutdr›
 :

435 
uöt32_t
 
	me›‰ame
 :

437 
uöt32_t
 
	mRe£rved16
 :

439 
uöt32_t
 
	mïmism©ch
 :

441 
uöt32_t
 
	möïöå
 :

443 
uöt32_t
 
	mouãpöå
 :

445 
uöt32_t
 
	möcom∂isoö
 :

447 
uöt32_t
 
	möcom∂isoout
 :

449 
uöt32_t
 
	mRe£rved22_23
 :

451 
uöt32_t
 
	mp‹töå
 :

453 
uöt32_t
 
	mhcöå
 :

455 
uöt32_t
 
	m±x„m±y
 :

457 
uöt32_t
 
	mRe£rved27
 :

459 
uöt32_t
 
	mc⁄id°schng
 :

461 
uöt32_t
 
	mdisc⁄√˘
 :

463 
uöt32_t
 
	m£s§eqöå
 :

465 
uöt32_t
 
	mwkupöå
 :

468 
	mb
;

469 } 
	tUSB_OTG_GINTMSK_Ty≥Def
 ;

470 
	u_USB_OTG_GINTSTS_Ty≥Def


472 
uöt32_t
 
	md32
;

475 
uöt32_t
 
	mcurmode
 :

477 
uöt32_t
 
	mmodemism©ch
 :

479 
uöt32_t
 
	mŸgöå
 :

481 
uöt32_t
 
	msoföå
 :

483 
uöt32_t
 
	mrx°sqlvl
 :

485 
uöt32_t
 
	m≈tx„m±y
 :

487 
uöt32_t
 
	mgö«keff
 :

489 
uöt32_t
 
	mgouäakeff
 :

491 
uöt32_t
 
	mRe£rved8_9
 :

493 
uöt32_t
 
	mîlysu•íd
 :

495 
uöt32_t
 
	musbsu•íd
 :

497 
uöt32_t
 
	musbª£t
 :

499 
uöt32_t
 
	míumd⁄e
 :

501 
uöt32_t
 
	misooutdr›
 :

503 
uöt32_t
 
	me›‰ame
 :

505 
uöt32_t
 
	mRe£rved16_17
 :

507 
uöt32_t
 
	möïöt
:

509 
uöt32_t
 
	mouãpöå
 :

511 
uöt32_t
 
	möcom∂isoö
 :

513 
uöt32_t
 
	möcom∂isoout
 :

515 
uöt32_t
 
	mRe£rved22_23
 :

517 
uöt32_t
 
	mp‹töå
 :

519 
uöt32_t
 
	mhcöå
 :

521 
uöt32_t
 
	m±x„m±y
 :

523 
uöt32_t
 
	mRe£rved27
 :

525 
uöt32_t
 
	mc⁄id°schng
 :

527 
uöt32_t
 
	mdisc⁄√˘
 :

529 
uöt32_t
 
	m£s§eqöå
 :

531 
uöt32_t
 
	mwkupöå
 :

534 
	mb
;

535 } 
	tUSB_OTG_GINTSTS_Ty≥Def
 ;

536 
	u_USB_OTG_DRXSTS_Ty≥Def


538 
uöt32_t
 
	md32
;

541 
uöt32_t
 
	mïnum
 :

543 
uöt32_t
 
	mb˙t
 :

545 
uöt32_t
 
	mdpid
 :

547 
uöt32_t
 
	mpkt°s
 :

549 
uöt32_t
 
	m‚
 :

551 
uöt32_t
 
	mRe£rved
 :

554 
	mb
;

555 } 
	tUSB_OTG_DRXSTS_Ty≥Def
 ;

556 
	u_USB_OTG_GRXSTS_Ty≥Def


558 
uöt32_t
 
	md32
;

561 
uöt32_t
 
	mchnum
 :

563 
uöt32_t
 
	mb˙t
 :

565 
uöt32_t
 
	mdpid
 :

567 
uöt32_t
 
	mpkt°s
 :

569 
uöt32_t
 
	mRe£rved
 :

572 
	mb
;

573 } 
	tUSB_OTG_GRXFSTS_Ty≥Def
 ;

574 
	u_USB_OTG_FSIZ_Ty≥Def


576 
uöt32_t
 
	md32
;

579 
uöt32_t
 
	m°¨èddr
 :

581 
uöt32_t
 
	mdïth
 :

584 
	mb
;

585 } 
	tUSB_OTG_FSIZ_Ty≥Def
 ;

586 
	u_USB_OTG_HNPTXSTS_Ty≥Def


588 
uöt32_t
 
	md32
;

591 
uöt32_t
 
	m≈txf•ˇvaû
 :

593 
uöt32_t
 
	m≈txq•ˇvaû
 :

597 
uöt32_t
 
	mãrmö©e
 :

599 
uöt32_t
 
	mtokí
 :

601 
uöt32_t
 
	mchnum
 :

603 } 
	m≈txqt›
;

604 
uöt32_t
 
	mRe£rved
 :

607 
	mb
;

608 } 
	tUSB_OTG_HNPTXSTS_Ty≥Def
 ;

609 
	u_USB_OTG_DTXFSTSn_Ty≥Def


611 
uöt32_t
 
	md32
;

614 
uöt32_t
 
	mtxf•ˇvaû
 :

616 
uöt32_t
 
	mRe£rved
 :

619 
	mb
;

620 } 
	tUSB_OTG_DTXFSTSn_Ty≥Def
 ;

622 
	u_USB_OTG_GCCFG_Ty≥Def


624 
uöt32_t
 
	md32
;

627 
uöt32_t
 
	mRe£rved_ö
 :

629 
uöt32_t
 
	mpwdn
 :

631 
uöt32_t
 
	mRe£rved_17
 :

633 
uöt32_t
 
	mvbus£nsögA
 :

635 
uöt32_t
 
	mvbus£nsögB
 :

637 
uöt32_t
 
	msofouãn
 :

639 
uöt32_t
 
	mdißbÀvbus£nsög
 :

641 
uöt32_t
 
	mRe£rved_out
 :

644 
	mb
;

645 } 
	tUSB_OTG_GCCFG_Ty≥Def
 ;

647 
	u_USB_OTG_DCFG_Ty≥Def


649 
uöt32_t
 
	md32
;

652 
uöt32_t
 
	mdev•d
 :

654 
uöt32_t
 
	mnz°southshk
 :

656 
uöt32_t
 
	mRe£rved3
 :

658 
uöt32_t
 
	mdevaddr
 :

660 
uöt32_t
 
	m≥r‰öt
 :

662 
uöt32_t
 
	mRe£rved12_31
 :

665 
	mb
;

666 } 
	tUSB_OTG_DCFG_Ty≥Def
 ;

667 
	u_USB_OTG_DCTL_Ty≥Def


669 
uöt32_t
 
	md32
;

672 
uöt32_t
 
	mrmtwkupsig
 :

674 
uöt32_t
 
	ms·disc⁄
 :

676 
uöt32_t
 
	mg≈ö«k°s
 :

678 
uöt32_t
 
	mgouäak°s
 :

680 
uöt32_t
 
	mt°˘l
 :

682 
uöt32_t
 
	msg≈ö«k
 :

684 
uöt32_t
 
	mcg≈ö«k
 :

686 
uöt32_t
 
	msgouäak
 :

688 
uöt32_t
 
	mcgouäak
 :

690 
uöt32_t
 
	mp›rg_d⁄e
 :

692 
uöt32_t
 
	mRe£rved
 :

695 
	mb
;

696 } 
	tUSB_OTG_DCTL_Ty≥Def
 ;

697 
	u_USB_OTG_DSTS_Ty≥Def


699 
uöt32_t
 
	md32
;

702 
uöt32_t
 
	msu•°s
 :

704 
uöt32_t
 
	míum•d
 :

706 
uöt32_t
 
	mîπi˚º
 :

708 
uöt32_t
 
	mRe£rved4_7
:

710 
uöt32_t
 
	msof‚
 :

712 
uöt32_t
 
	mRe£rved22_31
 :

715 
	mb
;

716 } 
	tUSB_OTG_DSTS_Ty≥Def
 ;

717 
	u_USB_OTG_DIEPINTn_Ty≥Def


719 
uöt32_t
 
	md32
;

722 
uöt32_t
 
	mx„rcom∂
 :

724 
uöt32_t
 
	mïdißbÀd
 :

726 
uöt32_t
 
	mRe£rved2
 :

728 
uöt32_t
 
	mtimeout
 :

730 
uöt32_t
 
	mötktx„mp
 :

732 
uöt32_t
 
	mRe£rved5
 :

734 
uöt32_t
 
	möï«keff
 :

736 
uöt32_t
 
	mem±yöå
 :

738 
uöt32_t
 
	mtxfifound∫
 :

740 
uöt32_t
 
	mRe£rved14_31
 :

743 
	mb
;

744 } 
	tUSB_OTG_DIEPINTn_Ty≥Def
 ;

745 
_USB_OTG_DIEPINTn_Ty≥Def
 
	tUSB_OTG_DIEPMSK_Ty≥Def
 ;

746 
	u_USB_OTG_DOEPINTn_Ty≥Def


748 
uöt32_t
 
	md32
;

751 
uöt32_t
 
	mx„rcom∂
 :

753 
uöt32_t
 
	mïdißbÀd
 :

755 
uöt32_t
 
	mRe£rved2
 :

757 
uöt32_t
 
	m£tup
 :

759 
uöt32_t
 
	mRe£rved04_31
 :

762 
	mb
;

763 } 
	tUSB_OTG_DOEPINTn_Ty≥Def
 ;

764 
_USB_OTG_DOEPINTn_Ty≥Def
 
	tUSB_OTG_DOEPMSK_Ty≥Def
 ;

766 
	u_USB_OTG_DAINT_Ty≥Def


768 
uöt32_t
 
	md32
;

771 
uöt32_t
 
	mö
 :

773 
uöt32_t
 
	mout
 :

776 
	mï
;

777 } 
	tUSB_OTG_DAINT_Ty≥Def
 ;

779 
	u_USB_OTG_DTHRCTL_Ty≥Def


781 
uöt32_t
 
	md32
;

784 
uöt32_t
 
	mn⁄_iso_thr_í
 :

786 
uöt32_t
 
	miso_thr_í
 :

788 
uöt32_t
 
	mtx_thr_Àn
 :

790 
uöt32_t
 
	mRe£rved11_15
 :

792 
uöt32_t
 
	mrx_thr_í
 :

794 
uöt32_t
 
	mrx_thr_Àn
 :

796 
uöt32_t
 
	mRe£rved26
 :

798 
uöt32_t
 
	m¨p_í
 :

800 
uöt32_t
 
	mRe£rved28_31
 :

803 
	mb
;

804 } 
	tUSB_OTG_DTHRCTL_Ty≥Def
 ;

805 
	u_USB_OTG_DEPCTL_Ty≥Def


807 
uöt32_t
 
	md32
;

810 
uöt32_t
 
	mmps
 :

812 
uöt32_t
 
	mª£rved
 :

814 
uöt32_t
 
	musba˘ï
 :

816 
uöt32_t
 
	mdpid
 :

818 
uöt32_t
 
	m«k°s
 :

820 
uöt32_t
 
	mïty≥
 :

822 
uöt32_t
 
	m¢p
 :

824 
uöt32_t
 
	m°Æl
 :

826 
uöt32_t
 
	mtx‚um
 :

828 
uöt32_t
 
	m˙ak
 :

830 
uöt32_t
 
	m¢ak
 :

832 
uöt32_t
 
	m£td0pid
 :

834 
uöt32_t
 
	m£td1pid
 :

836 
uöt32_t
 
	mïdis
 :

838 
uöt32_t
 
	mïía
 :

841 
	mb
;

842 } 
	tUSB_OTG_DEPCTL_Ty≥Def
 ;

843 
	u_USB_OTG_DEPXFRSIZ_Ty≥Def


845 
uöt32_t
 
	md32
;

848 
uöt32_t
 
	mx„rsize
 :

850 
uöt32_t
 
	mpkt˙t
 :

852 
uöt32_t
 
	mmc
 :

854 
uöt32_t
 
	mRe£rved
 :

857 
	mb
;

858 } 
	tUSB_OTG_DEPXFRSIZ_Ty≥Def
 ;

859 
	u_USB_OTG_DEP0XFRSIZ_Ty≥Def


861 
uöt32_t
 
	md32
;

864 
uöt32_t
 
	mx„rsize
 :

866 
uöt32_t
 
	mRe£rved7_18
 :

868 
uöt32_t
 
	mpkt˙t
 :

870 
uöt32_t
 
	mRe£rved20_28
 :

872 
uöt32_t
 
	msup˙t
 :

874 
uöt32_t
 
	mRe£rved31
 :

877 
	mb
;

878 } 
	tUSB_OTG_DEP0XFRSIZ_Ty≥Def
 ;

879 
	u_USB_OTG_HCFG_Ty≥Def


881 
uöt32_t
 
	md32
;

884 
uöt32_t
 
	mf¶•˛k£l
 :

886 
uöt32_t
 
	mf¶ssuµ
 :

889 
	mb
;

890 } 
	tUSB_OTG_HCFG_Ty≥Def
 ;

891 
	u_USB_OTG_HFRMINTRVL_Ty≥Def


893 
uöt32_t
 
	md32
;

896 
uöt32_t
 
	m‰öt
 :

898 
uöt32_t
 
	mRe£rved
 :

901 
	mb
;

902 } 
	tUSB_OTG_HFRMINTRVL_Ty≥Def
 ;

904 
	u_USB_OTG_HFNUM_Ty≥Def


906 
uöt32_t
 
	md32
;

909 
uöt32_t
 
	m‰num
 :

911 
uöt32_t
 
	m‰ªm
 :

914 
	mb
;

915 } 
	tUSB_OTG_HFNUM_Ty≥Def
 ;

916 
	u_USB_OTG_HPTXSTS_Ty≥Def


918 
uöt32_t
 
	md32
;

921 
uöt32_t
 
	m±xf•ˇvaû
 :

923 
uöt32_t
 
	m±xq•ˇvaû
 :

927 
uöt32_t
 
	mãrmö©e
 :

929 
uöt32_t
 
	mtokí
 :

931 
uöt32_t
 
	mchnum
 :

933 
uöt32_t
 
	modd_eví
 :

935 } 
	m±xqt›
;

937 
	mb
;

938 } 
	tUSB_OTG_HPTXSTS_Ty≥Def
 ;

939 
	u_USB_OTG_HPRT0_Ty≥Def


941 
uöt32_t
 
	md32
;

944 
uöt32_t
 
	m¥tc⁄n°s
 :

946 
uöt32_t
 
	m¥tc⁄ndë
 :

948 
uöt32_t
 
	m¥ã«
 :

950 
uöt32_t
 
	m¥ãnchng
 :

952 
uöt32_t
 
	m¥tovrcuºa˘
 :

954 
uöt32_t
 
	m¥tovrcuºchng
 :

956 
uöt32_t
 
	m¥åes
 :

958 
uöt32_t
 
	m¥tsu•
 :

960 
uöt32_t
 
	m¥å°
 :

962 
uöt32_t
 
	mRe£rved9
 :

964 
uöt32_t
 
	m¥én°s
 :

966 
uöt32_t
 
	m¥çwr
 :

968 
uöt32_t
 
	m¥â°˘l
 :

970 
uöt32_t
 
	m¥t•d
 :

972 
uöt32_t
 
	mRe£rved19_31
 :

975 
	mb
;

976 } 
	tUSB_OTG_HPRT0_Ty≥Def
 ;

977 
	u_USB_OTG_HAINT_Ty≥Def


979 
uöt32_t
 
	md32
;

982 
uöt32_t
 
	mchöt
 :

984 
uöt32_t
 
	mRe£rved
 :

987 
	mb
;

988 } 
	tUSB_OTG_HAINT_Ty≥Def
 ;

989 
	u_USB_OTG_HAINTMSK_Ty≥Def


991 
uöt32_t
 
	md32
;

994 
uöt32_t
 
	mchöt
 :

996 
uöt32_t
 
	mRe£rved
 :

999 
	mb
;

1000 } 
	tUSB_OTG_HAINTMSK_Ty≥Def
 ;

1001 
	u_USB_OTG_HCCHAR_Ty≥Def


1003 
uöt32_t
 
	md32
;

1006 
uöt32_t
 
	mmps
 :

1008 
uöt32_t
 
	mïnum
 :

1010 
uöt32_t
 
	mïdú
 :

1012 
uöt32_t
 
	mRe£rved
 :

1014 
uöt32_t
 
	ml•ddev
 :

1016 
uöt32_t
 
	mïty≥
 :

1018 
uöt32_t
 
	mmu…i˙t
 :

1020 
uöt32_t
 
	mdevaddr
 :

1022 
uöt32_t
 
	modd‰m
 :

1024 
uöt32_t
 
	mchdis
 :

1026 
uöt32_t
 
	mchí
 :

1029 
	mb
;

1030 } 
	tUSB_OTG_HCCHAR_Ty≥Def
 ;

1031 
	u_USB_OTG_HCSPLT_Ty≥Def


1033 
uöt32_t
 
	md32
;

1036 
uöt32_t
 
	m¥èddr
 :

1038 
uöt32_t
 
	mhubaddr
 :

1040 
uöt32_t
 
	mxa˘pos
 :

1042 
uöt32_t
 
	mcomp•…
 :

1044 
uöt32_t
 
	mRe£rved
 :

1046 
uöt32_t
 
	m•…ía
 :

1049 
	mb
;

1050 } 
	tUSB_OTG_HCSPLT_Ty≥Def
 ;

1051 
	u_USB_OTG_HCINTn_Ty≥Def


1053 
uöt32_t
 
	md32
;

1056 
uöt32_t
 
	mx„rcom∂
 :

1058 
uöt32_t
 
	mchh…d
 :

1060 
uöt32_t
 
	mahbîr
 :

1062 
uöt32_t
 
	m°Æl
 :

1064 
uöt32_t
 
	m«k
 :

1066 
uöt32_t
 
	mack
 :

1068 
uöt32_t
 
	mnyë
 :

1070 
uöt32_t
 
	mxa˘îr
 :

1072 
uöt32_t
 
	mbbÀº
 :

1074 
uöt32_t
 
	m‰movrun
 :

1076 
uöt32_t
 
	md©©gÀº
 :

1078 
uöt32_t
 
	mRe£rved
 :

1081 
	mb
;

1082 } 
	tUSB_OTG_HCINTn_Ty≥Def
 ;

1083 
	u_USB_OTG_HCTSIZn_Ty≥Def


1085 
uöt32_t
 
	md32
;

1088 
uöt32_t
 
	mx„rsize
 :

1090 
uöt32_t
 
	mpkt˙t
 :

1092 
uöt32_t
 
	mpid
 :

1094 
uöt32_t
 
	md›ng
 :

1097 
	mb
;

1098 } 
	tUSB_OTG_HCTSIZn_Ty≥Def
 ;

1099 
	u_USB_OTG_HCINTMSK_Ty≥Def


1101 
uöt32_t
 
	md32
;

1104 
uöt32_t
 
	mx„rcom∂
 :

1106 
uöt32_t
 
	mchh…d
 :

1108 
uöt32_t
 
	mahbîr
 :

1110 
uöt32_t
 
	m°Æl
 :

1112 
uöt32_t
 
	m«k
 :

1114 
uöt32_t
 
	mack
 :

1116 
uöt32_t
 
	mnyë
 :

1118 
uöt32_t
 
	mxa˘îr
 :

1120 
uöt32_t
 
	mbbÀº
 :

1122 
uöt32_t
 
	m‰movrun
 :

1124 
uöt32_t
 
	md©©gÀº
 :

1126 
uöt32_t
 
	mRe£rved
 :

1129 
	mb
;

1130 } 
	tUSB_OTG_HCINTMSK_Ty≥Def
 ;

1132 
	u_USB_OTG_PCGCCTL_Ty≥Def


1134 
uöt32_t
 
	md32
;

1137 
uöt32_t
 
	m°›p˛k
 :

1139 
uöt32_t
 
	mg©eh˛k
 :

1141 
uöt32_t
 
	mRe£rved2_3
 :

1143 
uöt32_t
 
	mphy_su•
 :

1145 
uöt32_t
 
	mRe£rved5_31
 :

1148 
	mb
;

1149 } 
	tUSB_OTG_PCGCCTL_Ty≥Def
 ;

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usbd_def.h

30 #i‚de‡
__USBD_DEF_H


31 
	#__USBD_DEF_H


	)

34 
	~"usbd_c⁄f.h
"

49 #i‚de‡
NULL


50 
	#NULL
 0

	)

53 
	#USB_LEN_DEV_QUALIFIER_DESC
 0x0A

	)

54 
	#USB_LEN_DEV_DESC
 0x12

	)

55 
	#USB_LEN_CFG_DESC
 0x09

	)

56 
	#USB_LEN_IF_DESC
 0x09

	)

57 
	#USB_LEN_EP_DESC
 0x07

	)

58 
	#USB_LEN_OTG_DESC
 0x03

	)

60 
	#USBD_IDX_LANGID_STR
 0x00

	)

61 
	#USBD_IDX_MFC_STR
 0x01

	)

62 
	#USBD_IDX_PRODUCT_STR
 0x02

	)

63 
	#USBD_IDX_SERIAL_STR
 0x03

	)

64 
	#USBD_IDX_CONFIG_STR
 0x04

	)

65 
	#USBD_IDX_INTERFACE_STR
 0x05

	)

67 
	#USB_REQ_TYPE_STANDARD
 0x00

	)

68 
	#USB_REQ_TYPE_CLASS
 0x20

	)

69 
	#USB_REQ_TYPE_VENDOR
 0x40

	)

70 
	#USB_REQ_TYPE_MASK
 0x60

	)

72 
	#USB_REQ_RECIPIENT_DEVICE
 0x00

	)

73 
	#USB_REQ_RECIPIENT_INTERFACE
 0x01

	)

74 
	#USB_REQ_RECIPIENT_ENDPOINT
 0x02

	)

75 
	#USB_REQ_RECIPIENT_MASK
 0x03

	)

77 
	#USB_REQ_GET_STATUS
 0x00

	)

78 
	#USB_REQ_CLEAR_FEATURE
 0x01

	)

79 
	#USB_REQ_SET_FEATURE
 0x03

	)

80 
	#USB_REQ_SET_ADDRESS
 0x05

	)

81 
	#USB_REQ_GET_DESCRIPTOR
 0x06

	)

82 
	#USB_REQ_SET_DESCRIPTOR
 0x07

	)

83 
	#USB_REQ_GET_CONFIGURATION
 0x08

	)

84 
	#USB_REQ_SET_CONFIGURATION
 0x09

	)

85 
	#USB_REQ_GET_INTERFACE
 0x0A

	)

86 
	#USB_REQ_SET_INTERFACE
 0x0B

	)

87 
	#USB_REQ_SYNCH_FRAME
 0x0C

	)

89 
	#USB_DESC_TYPE_DEVICE
 1

	)

90 
	#USB_DESC_TYPE_CONFIGURATION
 2

	)

91 
	#USB_DESC_TYPE_STRING
 3

	)

92 
	#USB_DESC_TYPE_INTERFACE
 4

	)

93 
	#USB_DESC_TYPE_ENDPOINT
 5

	)

94 
	#USB_DESC_TYPE_DEVICE_QUALIFIER
 6

	)

95 
	#USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 7

	)

96 
	#USB_DESC_TYPE_BOS
 0x0F

	)

98 
	#USB_CONFIG_REMOTE_WAKEUP
 2

	)

99 
	#USB_CONFIG_SELF_POWERED
 1

	)

101 
	#USB_FEATURE_EP_HALT
 0

	)

102 
	#USB_FEATURE_REMOTE_WAKEUP
 1

	)

103 
	#USB_FEATURE_TEST_MODE
 2

	)

122 
	#SWAPBYTE
(
addr
Ë(((
uöt16_t
)(*((
uöt8_t
 *)(addr)))) + \

123 (((
uöt16_t
)(*(((
uöt8_t
 *)(
addr
)Ë+ 1))Ë<< 8))

	)

125 
	#LOBYTE
(
x
Ë((
uöt8_t
)((xË& 0x00FF))

	)

126 
	#HIBYTE
(
x
Ë((
uöt8_t
)(((xË& 0xFF00Ë>>8))

	)

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usbd_req.h

30 #i‚de‡
__USB_REQUEST_H_


31 
	#__USB_REQUEST_H_


	)

34 
	~"usbd_def.h
"

35 
	~"usbd_c‹e.h
"

36 
	~"usbd_c⁄f.h
"

83 
USBD_Sètus
 
USBD_StdDevReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
ªq
);

84 
USBD_Sètus
 
USBD_StdItfReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
ªq
);

85 
USBD_Sètus
 
USBD_StdEPReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
ªq
);

86 
USBD_P¨£SëupReque°
–
USB_OTG_CORE_HANDLE
 *
pdev
,

87 
USB_SETUP_REQ
 *
ªq
);

89 
USBD_CéEº‹
–
USB_OTG_CORE_HANDLE
 *
pdev
,

90 
USB_SETUP_REQ
 *
ªq
);

92 
USBD_GëSåög
(
uöt8_t
 *
desc
, uöt8_à*
unicode
, 
uöt16_t
 *
Àn
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usbd_usr.h

29 #i‚de‡
__USBD_USR_H__


30 
	#__USBD_USR_H__


	)

33 
	~"usbd_i‹eq.h
"

34 #i‡! 
deföed
 (
USE_STM32446_EVAL
Ë&& ! deföed (
USE_STM32469I_EVAL
)

55 
USBD_U§_cb_Ty≥Def
 
USR_cb
;

56 
USBD_U§_cb_Ty≥Def
 
USR_FS_cb
;

57 
USBD_U§_cb_Ty≥Def
 
USR_HS_cb
;

86 
USBD_USR_Inô
();

87 
USBD_USR_Devi˚Re£t
 (
uöt8_t
 
•ìd
);

88 
USBD_USR_Devi˚C⁄figuªd
 ();

89 
USBD_USR_Devi˚Su•íded
();

90 
USBD_USR_Devi˚Resumed
();

92 
USBD_USR_Devi˚C⁄√˘ed
();

93 
USBD_USR_Devi˚Disc⁄√˘ed
();

95 
USBD_USR_FS_Inô
();

96 
USBD_USR_FS_Devi˚Re£t
 (
uöt8_t
 
•ìd
);

97 
USBD_USR_FS_Devi˚C⁄figuªd
 ();

98 
USBD_USR_FS_Devi˚Su•íded
();

99 
USBD_USR_FS_Devi˚Resumed
();

101 
USBD_USR_FS_Devi˚C⁄√˘ed
();

102 
USBD_USR_FS_Devi˚Disc⁄√˘ed
();

104 
USBD_USR_HS_Inô
();

105 
USBD_USR_HS_Devi˚Re£t
 (
uöt8_t
 
•ìd
);

106 
USBD_USR_HS_Devi˚C⁄figuªd
 ();

107 
USBD_USR_HS_Devi˚Su•íded
();

108 
USBD_USR_HS_Devi˚Resumed
();

110 
USBD_USR_HS_Devi˚C⁄√˘ed
();

111 
USBD_USR_HS_Devi˚Disc⁄√˘ed
();

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usbh_def.h

34 #i‚de‡ 
USBH_DEF_H


35 
	#USBH_DEF_H


	)

37 #i‚de‡
USBH_NULL


38 
	#USBH_NULL
 ((*)0)

	)

41 #i‚de‡
FALSE


42 
	#FALSE
 0

	)

45 #i‚de‡
TRUE


46 
	#TRUE
 1

	)

50 
	#VÆBô
(
VAR
,
POS
Ë(VAR & (1 << POS))

	)

51 
	#SëBô
(
VAR
,
POS
Ë(VAR |(1 << POS))

	)

52 
	#CÃBô
(
VAR
,
POS
Ë(VAR &((1 << POS)^255))

	)

54 
	#LE16
(
addr
Ë(((
u16
)(*((
u8
 *)(addr))))\

55 + (((
u16
)(*(((
u8
 *)(
addr
)Ë+ 1))Ë<< 8))

	)

57 
	#USB_LEN_DESC_HDR
 0x02

	)

58 
	#USB_LEN_DEV_DESC
 0x12

	)

59 
	#USB_LEN_CFG_DESC
 0x09

	)

60 
	#USB_LEN_IF_DESC
 0x09

	)

61 
	#USB_LEN_EP_DESC
 0x07

	)

62 
	#USB_LEN_OTG_DESC
 0x03

	)

63 
	#USB_LEN_SETUP_PKT
 0x08

	)

66 
	#USB_REQ_DIR_MASK
 0x80

	)

67 
	#USB_H2D
 0x00

	)

68 
	#USB_D2H
 0x80

	)

71 
	#USB_REQ_TYPE_STANDARD
 0x00

	)

72 
	#USB_REQ_TYPE_CLASS
 0x20

	)

73 
	#USB_REQ_TYPE_VENDOR
 0x40

	)

74 
	#USB_REQ_TYPE_RESERVED
 0x60

	)

77 
	#USB_REQ_RECIPIENT_DEVICE
 0x00

	)

78 
	#USB_REQ_RECIPIENT_INTERFACE
 0x01

	)

79 
	#USB_REQ_RECIPIENT_ENDPOINT
 0x02

	)

80 
	#USB_REQ_RECIPIENT_OTHER
 0x03

	)

84 
	#USB_REQ_GET_STATUS
 0x00

	)

85 
	#USB_REQ_CLEAR_FEATURE
 0x01

	)

86 
	#USB_REQ_SET_FEATURE
 0x03

	)

87 
	#USB_REQ_SET_ADDRESS
 0x05

	)

88 
	#USB_REQ_GET_DESCRIPTOR
 0x06

	)

89 
	#USB_REQ_SET_DESCRIPTOR
 0x07

	)

90 
	#USB_REQ_GET_CONFIGURATION
 0x08

	)

91 
	#USB_REQ_SET_CONFIGURATION
 0x09

	)

92 
	#USB_REQ_GET_INTERFACE
 0x0A

	)

93 
	#USB_REQ_SET_INTERFACE
 0x0B

	)

94 
	#USB_REQ_SYNCH_FRAME
 0x0C

	)

97 
	#USB_DESC_TYPE_DEVICE
 1

	)

98 
	#USB_DESC_TYPE_CONFIGURATION
 2

	)

99 
	#USB_DESC_TYPE_STRING
 3

	)

100 
	#USB_DESC_TYPE_INTERFACE
 4

	)

101 
	#USB_DESC_TYPE_ENDPOINT
 5

	)

102 
	#USB_DESC_TYPE_DEVICE_QUALIFIER
 6

	)

103 
	#USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 7

	)

104 
	#USB_DESC_TYPE_INTERFACE_POWER
 8

	)

105 
	#USB_DESC_TYPE_HID
 0x21

	)

106 
	#USB_DESC_TYPE_HID_REPORT
 0x22

	)

109 
	#USB_DEVICE_DESC_SIZE
 18

	)

110 
	#USB_CONFIGURATION_DESC_SIZE
 9

	)

111 
	#USB_HID_DESC_SIZE
 9

	)

112 
	#USB_INTERFACE_DESC_SIZE
 9

	)

113 
	#USB_ENDPOINT_DESC_SIZE
 7

	)

117 
	#USB_DESC_DEVICE
 ((
USB_DESC_TYPE_DEVICE
 << 8Ë& 0xFF00)

	)

118 
	#USB_DESC_CONFIGURATION
 ((
USB_DESC_TYPE_CONFIGURATION
 << 8Ë& 0xFF00)

	)

119 
	#USB_DESC_STRING
 ((
USB_DESC_TYPE_STRING
 << 8Ë& 0xFF00)

	)

120 
	#USB_DESC_INTERFACE
 ((
USB_DESC_TYPE_INTERFACE
 << 8Ë& 0xFF00)

	)

121 
	#USB_DESC_ENDPOINT
 ((
USB_DESC_TYPE_INTERFACE
 << 8Ë& 0xFF00)

	)

122 
	#USB_DESC_DEVICE_QUALIFIER
 ((
USB_DESC_TYPE_DEVICE_QUALIFIER
 << 8Ë& 0xFF00)

	)

123 
	#USB_DESC_OTHER_SPEED_CONFIGURATION
 ((
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 << 8Ë& 0xFF00)

	)

124 
	#USB_DESC_INTERFACE_POWER
 ((
USB_DESC_TYPE_INTERFACE_POWER
 << 8Ë& 0xFF00)

	)

125 
	#USB_DESC_HID_REPORT
 ((
USB_DESC_TYPE_HID_REPORT
 << 8Ë& 0xFF00)

	)

126 
	#USB_DESC_HID
 ((
USB_DESC_TYPE_HID
 << 8Ë& 0xFF00)

	)

129 
	#USB_EP_TYPE_CTRL
 0x00

	)

130 
	#USB_EP_TYPE_ISOC
 0x01

	)

131 
	#USB_EP_TYPE_BULK
 0x02

	)

132 
	#USB_EP_TYPE_INTR
 0x03

	)

134 
	#USB_EP_DIR_OUT
 0x00

	)

135 
	#USB_EP_DIR_IN
 0x80

	)

136 
	#USB_EP_DIR_MSK
 0x80

	)

139 
	#USB_MSC_CLASS
 0x08

	)

140 
	#USB_HID_CLASS
 0x03

	)

143 
	#HID_BOOT_CODE
 0x01

	)

144 
	#HID_KEYBRD_BOOT_CODE
 0x01

	)

145 
	#HID_MOUSE_BOOT_CODE
 0x02

	)

149 
	#DATA_STAGE_TIMEOUT
 5000

	)

150 
	#NODATA_STAGE_TIMEOUT
 50

	)

157 
	#USBH_CONFIGURATION_DESCRIPTOR_SIZE
 (
USB_CONFIGURATION_DESC_SIZE
 \

158 + 
USB_INTERFACE_DESC_SIZE
\

159 + (
USBH_MAX_NUM_ENDPOINTS
 * 
USB_ENDPOINT_DESC_SIZE
))

	)

162 
	#CONFIG_DESC_wTOTAL_LENGTH
 (
C⁄figuøti⁄Des¸ùt‹D©a
.
C⁄figDescfõld
.\

163 
C⁄figuøti⁄Des¸ùt‹
.
wTŸÆLígth
)

	)

169 
uöt16_t
 
	mw
;

170 
	sBW


172 
uöt8_t
 
	mmsb
;

173 
uöt8_t
 
	mlsb
;

175 
	mbw
;

177 
	tuöt16_t_uöt8_t
;

180 
	u_USB_Sëup


182 
uöt8_t
 
	md8
[8];

184 
	s_SëupPkt_Såuc


186 
uöt8_t
 
	mbmReque°Ty≥
;

187 
uöt8_t
 
	mbReque°
;

188 
uöt16_t_uöt8_t
 
	mwVÆue
;

189 
uöt16_t_uöt8_t
 
	mwIndex
;

190 
uöt16_t_uöt8_t
 
	mwLígth
;

191 } 
	mb
;

193 
	tUSB_Sëup_Ty≥Def
;

195 
	s_DescHódî


197 
uöt8_t
 
	mbLígth
;

198 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

200 
	tUSBH_DescHódî_t
;

202 
	s_Devi˚Des¸ùt‹


204 
uöt8_t
 
	mbLígth
;

205 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

206 
uöt16_t
 
	mbcdUSB
;

207 
uöt8_t
 
	mbDevi˚Cœss
;

208 
uöt8_t
 
	mbDevi˚SubCœss
;

209 
uöt8_t
 
	mbDevi˚PrŸocﬁ
;

213 
uöt8_t
 
	mbMaxPackëSize
;

214 
uöt16_t
 
	midVíd‹
;

215 
uöt16_t
 
	midProdu˘
;

216 
uöt16_t
 
	mbcdDevi˚
;

217 
uöt8_t
 
	miM™uÁ˘uªr
;

218 
uöt8_t
 
	miProdu˘
;

219 
uöt8_t
 
	miSîülNumbî
;

220 
uöt8_t
 
	mbNumC⁄figuøti⁄s
;

222 
	tUSBH_DevDesc_Ty≥Def
;

225 
	s_C⁄figuøti⁄Des¸ùt‹


227 
uöt8_t
 
	mbLígth
;

228 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

229 
uöt16_t
 
	mwTŸÆLígth
;

230 
uöt8_t
 
	mbNumI¡îÁ˚s
;

231 
uöt8_t
 
	mbC⁄figuøti⁄VÆue
;

232 
uöt8_t
 
	miC⁄figuøti⁄
;

233 
uöt8_t
 
	mbmAâribuãs
;

234 
uöt8_t
 
	mbMaxPowî
;

236 
	tUSBH_CfgDesc_Ty≥Def
;

239 
	s_HIDDes¸ùt‹


241 
uöt8_t
 
	mbLígth
;

242 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

243 
uöt16_t
 
	mbcdHID
;

244 
uöt8_t
 
	mbCou¡ryCode
;

245 
uöt8_t
 
	mbNumDes¸ùt‹s
;

246 
uöt8_t
 
	mbRï‹tDes¸ùt‹Ty≥
;

247 
uöt16_t
 
	mwIãmLígth
;

249 
	tUSBH_HIDDesc_Ty≥Def
;

252 
	s_I¡îÁ˚Des¸ùt‹


254 
uöt8_t
 
	mbLígth
;

255 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

256 
uöt8_t
 
	mbI¡îÁ˚Numbî
;

257 
uöt8_t
 
	mbA…î«ãSëtög
;

258 
uöt8_t
 
	mbNumEndpoöts
;

259 
uöt8_t
 
	mbI¡îÁ˚Cœss
;

260 
uöt8_t
 
	mbI¡îÁ˚SubCœss
;

261 
uöt8_t
 
	mbI¡îÁ˚PrŸocﬁ
;

262 
uöt8_t
 
	miI¡îÁ˚
;

265 
	tUSBH_I¡îÁ˚Desc_Ty≥Def
;

268 
	s_EndpoötDes¸ùt‹


270 
uöt8_t
 
	mbLígth
;

271 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

272 
uöt8_t
 
	mbEndpoötAddªss
;

273 
uöt8_t
 
	mbmAâribuãs
;

274 
uöt16_t
 
	mwMaxPackëSize
;

275 
uöt8_t
 
	mbI¡îvÆ
;

277 
	tUSBH_EpDesc_Ty≥Def
;

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\src\USBD_C~1.C

29 
	~"usbd_c‹e.h
"

30 
	~"usbd_ªq.h
"

31 
	~"usbd_i‹eq.h
"

32 
	~"usb_dcd_öt.h
"

33 
	~"usb_b•.h
"

75 
uöt8_t
 
USBD_SëupSège
(
USB_OTG_CORE_HANDLE
 *
pdev
);

76 
uöt8_t
 
USBD_D©aOutSège
(
USB_OTG_CORE_HANDLE
 *
pdev
 , uöt8_à
ïnum
);

77 
uöt8_t
 
USBD_D©aInSège
(
USB_OTG_CORE_HANDLE
 *
pdev
 , uöt8_à
ïnum
);

78 
uöt8_t
 
USBD_SOF
(
USB_OTG_CORE_HANDLE
 *
pdev
);

79 
uöt8_t
 
USBD_Re£t
(
USB_OTG_CORE_HANDLE
 *
pdev
);

80 
uöt8_t
 
USBD_Su•íd
(
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
uöt8_t
 
USBD_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
);

82 #ifde‡
VBUS_SENSING_ENABLED


83 
uöt8_t
 
USBD_DevC⁄√˘ed
(
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
uöt8_t
 
USBD_DevDisc⁄√˘ed
(
USB_OTG_CORE_HANDLE
 *
pdev
);

86 
uöt8_t
 
USBD_IsoINIncom∂ëe
(
USB_OTG_CORE_HANDLE
 *
pdev
);

87 
uöt8_t
 
USBD_IsoOUTIncom∂ëe
(
USB_OTG_CORE_HANDLE
 *
pdev
);

88 
uöt8_t
 
USBD_RunTe°Mode
 (
USB_OTG_CORE_HANDLE
 *
pdev
) ;

97 
__IO
 
USB_OTG_DCTL_Ty≥Def
 
	gSET_TEST_MODE
;

99 
USBD_DCD_INT_cb_Ty≥Def
 
	gUSBD_DCD_INT_cb
 =

101 
USBD_D©aOutSège
,

102 
USBD_D©aInSège
,

103 
USBD_SëupSège
,

104 
USBD_SOF
,

105 
USBD_Re£t
,

106 
USBD_Su•íd
,

107 
USBD_Resume
,

108 
USBD_IsoINIncom∂ëe
,

109 
USBD_IsoOUTIncom∂ëe
,

110 #ifde‡
VBUS_SENSING_ENABLED


111 
USBD_DevC⁄√˘ed
,

112 
USBD_DevDisc⁄√˘ed
,

116 
USBD_DCD_INT_cb_Ty≥Def
 *
	gUSBD_DCD_INT_f›s
 = &
USBD_DCD_INT_cb
;

134 
	$USBD_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
,

135 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
,

136 
USBD_DEVICE
 *
pDevi˚
,

137 
USBD_Cœss_cb_Ty≥Def
 *
˛ass_cb
,

138 
USBD_U§_cb_Ty≥Def
 *
u§_cb
)

141 
	`USB_OTG_BSP_Inô
(
pdev
);

143 
	`USBD_DeInô
(
pdev
);

146 
pdev
->
dev
.
˛ass_cb
 = class_cb;

147 
pdev
->
dev
.
u§_cb
 = usr_cb;

148 
pdev
->
dev
.
u§_devi˚
 = 
pDevi˚
;

151 
	`DCD_Inô
(
pdev
 , 
c‹eID
);

154 
pdev
->
dev
.
u§_cb
->
	`Inô
();

157 
	`USB_OTG_BSP_E«bÀI¡îru±
(
pdev
);

158 
	}
}

166 
USBD_Sètus
 
	$USBD_DeInô
(
USB_OTG_CORE_HANDLE
 *
pdev
)

170  
USBD_OK
;

171 
	}
}

179 
uöt8_t
 
	$USBD_SëupSège
(
USB_OTG_CORE_HANDLE
 *
pdev
)

181 
USB_SETUP_REQ
 
ªq
;

183 
	`USBD_P¨£SëupReque°
(
pdev
 , &
ªq
);

185 
ªq
.
bmReque°
 & 0x1F)

187 
USB_REQ_RECIPIENT_DEVICE
:

188 
	`USBD_StdDevReq
 (
pdev
, &
ªq
);

191 
USB_REQ_RECIPIENT_INTERFACE
:

192 
	`USBD_StdItfReq
(
pdev
, &
ªq
);

195 
USB_REQ_RECIPIENT_ENDPOINT
:

196 
	`USBD_StdEPReq
(
pdev
, &
ªq
);

200 
	`DCD_EP_SèŒ
(
pdev
 , 
ªq
.
bmReque°
 & 0x80);

203  
USBD_OK
;

204 
	}
}

213 
uöt8_t
 
	$USBD_D©aOutSège
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
)

215 
USB_OTG_EP
 *
ï
;

217 if(
ïnum
 == 0)

219 
ï
 = &
pdev
->
dev
.
out_ï
[0];

220 i‡–
pdev
->
dev
.
devi˚_°©e
 =
USB_OTG_EP0_DATA_OUT
)

222 if(
ï
->
ªm_d©a_Àn
 >Ép->
max∑ckë
)

224 
ï
->
ªm_d©a_Àn
 -ï->
max∑ckë
;

226 if(
pdev
->
cfg
.
dma_íabÀ
 == 1)

229 
ï
->
x„r_buff
 +ï->
max∑ckë
;

231 
	`USBD_CéC⁄töueRx
 (
pdev
,

232 
ï
->
x„r_buff
,

233 
	`MIN
(
ï
->
ªm_d©a_Àn
 ,ï->
max∑ckë
));

237 if((
pdev
->
dev
.
˛ass_cb
->
EP0_RxRódy
 !
NULL
)&&

238 (
pdev
->
dev
.
devi˚_°©us
 =
USB_OTG_CONFIGURED
))

240 
pdev
->
dev
.
˛ass_cb
->
	`EP0_RxRódy
(pdev);

242 
	`USBD_CéSídSètus
(
pdev
);

246 if((
pdev
->
dev
.
˛ass_cb
->
D©aOut
 !
NULL
)&&

247 (
pdev
->
dev
.
devi˚_°©us
 =
USB_OTG_CONFIGURED
))

249 
pdev
->
dev
.
˛ass_cb
->
	`D©aOut
’dev, 
ïnum
);

256  
USBD_OK
;

257 
	}
}

266 
uöt8_t
 
	$USBD_D©aInSège
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
)

268 
USB_OTG_EP
 *
ï
;

270 if(
ïnum
 == 0)

272 
ï
 = &
pdev
->
dev
.
ö_ï
[0];

273 i‡–
pdev
->
dev
.
devi˚_°©e
 =
USB_OTG_EP0_DATA_IN
)

275 if(
ï
->
ªm_d©a_Àn
 >Ép->
max∑ckë
)

277 
ï
->
ªm_d©a_Àn
 -ï->
max∑ckë
;

278 if(
pdev
->
cfg
.
dma_íabÀ
 == 1)

281 
ï
->
x„r_buff
 +ï->
max∑ckë
;

283 
	`USBD_CéC⁄töueSídD©a
 (
pdev
,

284 
ï
->
x„r_buff
,

285 
ï
->
ªm_d©a_Àn
);

288 
	`DCD_EP_Pª∑ªRx
 (
pdev
,

290 
NULL
,

295 if((
ï
->
tŸÆ_d©a_Àn
 %Ép->
max∑ckë
 == 0) &&

296 (
ï
->
tŸÆ_d©a_Àn
 >ï->
max∑ckë
) &&

297 (
ï
->
tŸÆ_d©a_Àn
 <Ép->
˘l_d©a_Àn
 ))

300 
	`USBD_CéC⁄töueSídD©a
(
pdev
 , 
NULL
, 0);

301 
ï
->
˘l_d©a_Àn
 = 0;

304 
	`DCD_EP_Pª∑ªRx
 (
pdev
,

306 
NULL
,

311 if((
pdev
->
dev
.
˛ass_cb
->
EP0_TxSít
 !
NULL
)&&

312 (
pdev
->
dev
.
devi˚_°©us
 =
USB_OTG_CONFIGURED
))

314 
pdev
->
dev
.
˛ass_cb
->
	`EP0_TxSít
(pdev);

316 
	`USBD_CéRe˚iveSètus
(
pdev
);

320 i‡(
pdev
->
dev
.
ã°_mode
 == 1)

322 
	`USBD_RunTe°Mode
(
pdev
);

323 
pdev
->
dev
.
ã°_mode
 = 0;

326 if((
pdev
->
dev
.
˛ass_cb
->
D©aIn
 !
NULL
)&&

327 (
pdev
->
dev
.
devi˚_°©us
 =
USB_OTG_CONFIGURED
))

329 
pdev
->
dev
.
˛ass_cb
->
	`D©aIn
’dev, 
ïnum
);

336  
USBD_OK
;

337 
	}
}

348 
uöt8_t
 
	$USBD_RunTe°Mode
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

350 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
SET_TEST_MODE
.
d32
);

351  
USBD_OK
;

352 
	}
}

361 
uöt8_t
 
	$USBD_Re£t
(
USB_OTG_CORE_HANDLE
 *
pdev
)

364 
	`DCD_EP_O≥n
(
pdev
,

366 
USB_OTG_MAX_EP0_SIZE
,

367 
EP_TYPE_CTRL
);

370 
	`DCD_EP_O≥n
(
pdev
,

372 
USB_OTG_MAX_EP0_SIZE
,

373 
EP_TYPE_CTRL
);

376 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_DEFAULT
;

377 
pdev
->
dev
.
u§_cb
->
	`Devi˚Re£t
’dev->
cfg
.
•ìd
);

379  
USBD_OK
;

380 
	}
}

389 
uöt8_t
 
	$USBD_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
)

392 
pdev
->
dev
.
u§_cb
->
	`Devi˚Resumed
();

393 
pdev
->
dev
.
devi˚_°©us
 =Ödev->dev.
devi˚_ﬁd_°©us
;

394 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_CONFIGURED
;

395  
USBD_OK
;

396 
	}
}

406 
uöt8_t
 
	$USBD_Su•íd
(
USB_OTG_CORE_HANDLE
 *
pdev
)

408 
pdev
->
dev
.
devi˚_ﬁd_°©us
 =Ödev->dev.
devi˚_°©us
;

409 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_SUSPENDED
;

411 
pdev
->
dev
.
u§_cb
->
	`Devi˚Su•íded
();

412  
USBD_OK
;

413 
	}
}

423 
uöt8_t
 
	$USBD_SOF
(
USB_OTG_CORE_HANDLE
 *
pdev
)

425 if(
pdev
->
dev
.
˛ass_cb
->
SOF
)

427 
pdev
->
dev
.
˛ass_cb
->
	`SOF
(pdev);

429  
USBD_OK
;

430 
	}
}

439 
USBD_Sètus
 
	$USBD_SëCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
cfgidx
)

441 
pdev
->
dev
.
˛ass_cb
->
	`Inô
’dev, 
cfgidx
);

444 
pdev
->
dev
.
u§_cb
->
	`Devi˚C⁄figuªd
();

445  
USBD_OK
;

446 
	}
}

455 
USBD_Sètus
 
	$USBD_CÃCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
cfgidx
)

457 
pdev
->
dev
.
˛ass_cb
->
	`DeInô
’dev, 
cfgidx
);

458  
USBD_OK
;

459 
	}
}

467 
uöt8_t
 
	$USBD_IsoINIncom∂ëe
(
USB_OTG_CORE_HANDLE
 *
pdev
)

469 
pdev
->
dev
.
˛ass_cb
->
	`IsoINIncom∂ëe
(pdev);

470  
USBD_OK
;

471 
	}
}

479 
uöt8_t
 
	$USBD_IsoOUTIncom∂ëe
(
USB_OTG_CORE_HANDLE
 *
pdev
)

481 
pdev
->
dev
.
˛ass_cb
->
	`IsoOUTIncom∂ëe
(pdev);

482  
USBD_OK
;

483 
	}
}

485 #ifde‡
VBUS_SENSING_ENABLED


492 
uöt8_t
 
	$USBD_DevC⁄√˘ed
(
USB_OTG_CORE_HANDLE
 *
pdev
)

494 
pdev
->
dev
.
u§_cb
->
	`Devi˚C⁄√˘ed
();

495 
pdev
->
dev
.
c⁄√˘i⁄_°©us
 = 1;

496  
USBD_OK
;

497 
	}
}

505 
uöt8_t
 
	$USBD_DevDisc⁄√˘ed
(
USB_OTG_CORE_HANDLE
 *
pdev
)

507 
pdev
->
dev
.
u§_cb
->
	`Devi˚Disc⁄√˘ed
();

508 
pdev
->
dev
.
˛ass_cb
->
	`DeInô
(pdev, 0);

509 
pdev
->
dev
.
c⁄√˘i⁄_°©us
 = 0;

510  
USBD_OK
;

511 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\src\USBD_I~1.C

29 
	~"usbd_i‹eq.h
"

95 
USBD_Sètus
 
	$USBD_CéSídD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

96 
uöt8_t
 *
pbuf
,

97 
uöt16_t
 
Àn
)

99 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

101 
pdev
->
dev
.
ö_ï
[0].
tŸÆ_d©a_Àn
 = 
Àn
;

102 
pdev
->
dev
.
ö_ï
[0].
ªm_d©a_Àn
 = 
Àn
;

103 
pdev
->
dev
.
devi˚_°©e
 = 
USB_OTG_EP0_DATA_IN
;

105 
	`DCD_EP_Tx
 (
pdev
, 0, 
pbuf
, 
Àn
);

107  
ªt
;

108 
	}
}

118 
USBD_Sètus
 
	$USBD_CéC⁄töueSídD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

119 
uöt8_t
 *
pbuf
,

120 
uöt16_t
 
Àn
)

122 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

124 
	`DCD_EP_Tx
 (
pdev
, 0, 
pbuf
, 
Àn
);

127  
ªt
;

128 
	}
}

138 
USBD_Sètus
 
	$USBD_CéPª∑ªRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

139 
uöt8_t
 *
pbuf
,

140 
uöt16_t
 
Àn
)

142 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

144 
pdev
->
dev
.
out_ï
[0].
tŸÆ_d©a_Àn
 = 
Àn
;

145 
pdev
->
dev
.
out_ï
[0].
ªm_d©a_Àn
 = 
Àn
;

146 
pdev
->
dev
.
devi˚_°©e
 = 
USB_OTG_EP0_DATA_OUT
;

148 
	`DCD_EP_Pª∑ªRx
 (
pdev
,

150 
pbuf
,

151 
Àn
);

154  
ªt
;

155 
	}
}

165 
USBD_Sètus
 
	$USBD_CéC⁄töueRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

166 
uöt8_t
 *
pbuf
,

167 
uöt16_t
 
Àn
)

169 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

171 
	`DCD_EP_Pª∑ªRx
 (
pdev
,

173 
pbuf
,

174 
Àn
);

175  
ªt
;

176 
	}
}

183 
USBD_Sètus
 
	$USBD_CéSídSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

185 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

186 
pdev
->
dev
.
devi˚_°©e
 = 
USB_OTG_EP0_STATUS_IN
;

187 
	`DCD_EP_Tx
 (
pdev
,

189 
NULL
,

192 
	`USB_OTG_EP0_OutSèπ
(
pdev
);

194  
ªt
;

195 
	}
}

203 
USBD_Sètus
 
	$USBD_CéRe˚iveSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

205 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

206 
pdev
->
dev
.
devi˚_°©e
 = 
USB_OTG_EP0_STATUS_OUT
;

207 
	`DCD_EP_Pª∑ªRx
 ( 
pdev
,

209 
NULL
,

212 
	`USB_OTG_EP0_OutSèπ
(
pdev
);

214  
ªt
;

215 
	}
}

225 
uöt16_t
 
	$USBD_GëRxCou¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
)

227  
pdev
->
dev
.
out_ï
[
ïnum
].
x„r_cou¡
;

228 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\src\USB_DC~1.C

29 
	~"usb_dcd_öt.h
"

77 
uöt32_t
 
DCD_RódDevInEP
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
ïnum
);

80 
uöt32_t
 
DCD_H™dÀInEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
uöt32_t
 
DCD_H™dÀOutEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

82 
uöt32_t
 
DCD_H™dÀSof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
uöt32_t
 
DCD_H™dÀRxSètusQueueLevñ_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

85 
uöt32_t
 
DCD_WrôeEm±yTxFifo
(
USB_OTG_CORE_HANDLE
 *
pdev
 , uöt32_à
ïnum
);

87 
uöt32_t
 
DCD_H™dÀUsbRe£t_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

88 
uöt32_t
 
DCD_H™dÀEnumD⁄e_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

89 
uöt32_t
 
DCD_H™dÀResume_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

90 
uöt32_t
 
DCD_H™dÀUSBSu•íd_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

92 
uöt32_t
 
DCD_IsoINIncom∂ëe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

93 
uöt32_t
 
DCD_IsoOUTIncom∂ëe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

94 #ifde‡
VBUS_SENSING_ENABLED


95 
uöt32_t
 
DCD_Sessi⁄Reque°_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

96 
uöt32_t
 
DCD_OTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

109 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


116 
uöt32_t
 
	$USBD_OTG_EP1OUT_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

119 
USB_OTG_DOEPINTn_Ty≥Def
 
d€pöt
;

120 
USB_OTG_DEPXFRSIZ_Ty≥Def
 
dïtsiz
;

122 
d€pöt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[1]->
DOEPINT
);

123 
d€pöt
.
d32
&
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DOUTEP1MSK
);

126 i‡–
d€pöt
.
b
.
x„rcom∂
 )

129 
	`CLEAR_OUT_EP_INTR
(1, 
x„rcom∂
);

130 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

132 
dïtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
ªgs
.
OUTEP_REGS
[1]->
DOEPTSIZ
));

133 
pdev
->
dev
.
out_ï
[1].
x„r_cou¡
 =Ödev->dev.out_ï[1].
x„r_Àn
- \

134 
dïtsiz
.
b
.
x„rsize
;

138 
USBD_DCD_INT_f›s
->
	`D©aOutSège
(
pdev
 , 1);

143 i‡–
d€pöt
.
b
.
ïdißbÀd
 )

146 
	`CLEAR_OUT_EP_INTR
(1, 
ïdißbÀd
);

150 
	}
}

158 
uöt32_t
 
	$USBD_OTG_EP1IN_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

161 
USB_OTG_DIEPINTn_Ty≥Def
 
dõpöt
;

162 
uöt32_t
 
fif€m±ymsk
, 
msk
, 
emp
;

164 
msk
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DINEP1MSK
);

165 
emp
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
);

166 
msk
 |((
emp
 >> 1 ) & 0x1) << 7;

167 
dõpöt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[1]->
DIEPINT
Ë& 
msk
;

169 i‡–
dõpöt
.
b
.
x„rcom∂
 )

171 
fif€m±ymsk
 = 0x1 << 1;

172 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
, 
fif€m±ymsk
, 0);

173 
	`CLEAR_IN_EP_INTR
(1, 
x„rcom∂
);

175 
USBD_DCD_INT_f›s
->
	`D©aInSège
(
pdev
 , 1);

177 i‡–
dõpöt
.
b
.
ïdißbÀd
 )

179 
	`CLEAR_IN_EP_INTR
(1, 
ïdißbÀd
);

181 i‡–
dõpöt
.
b
.
timeout
 )

183 
	`CLEAR_IN_EP_INTR
(1, 
timeout
);

185 i‡(
dõpöt
.
b
.
ötktx„mp
)

187 
	`CLEAR_IN_EP_INTR
(1, 
ötktx„mp
);

189 i‡(
dõpöt
.
b
.
öï«keff
)

191 
	`CLEAR_IN_EP_INTR
(1, 
öï«keff
);

193 i‡(
dõpöt
.
b
.
em±yöå
)

195 
	`DCD_WrôeEm±yTxFifo
(
pdev
 , 1);

198 
	}
}

207 
uöt32_t
 
	$USBD_OTG_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

209 
USB_OTG_GINTSTS_Ty≥Def
 
göå_°©us
;

210 
uöt32_t
 
ªtvÆ
 = 0;

212 i‡(
	`USB_OTG_IsDevi˚Mode
(
pdev
))

214 
göå_°©us
.
d32
 = 
	`USB_OTG_RódC‹eIå
(
pdev
);

215 i‡(!
göå_°©us
.
d32
)

220 i‡(
göå_°©us
.
b
.
ouãpöå
)

222 
ªtvÆ
 |
	`DCD_H™dÀOutEP_ISR
(
pdev
);

225 i‡(
göå_°©us
.
b
.
öïöt
)

227 
ªtvÆ
 |
	`DCD_H™dÀInEP_ISR
(
pdev
);

230 i‡(
göå_°©us
.
b
.
modemism©ch
)

232 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

235 
göt°s
.
d32
 = 0;

236 
göt°s
.
b
.
modemism©ch
 = 1;

237 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

240 i‡(
göå_°©us
.
b
.
wkupöå
)

242 
ªtvÆ
 |
	`DCD_H™dÀResume_ISR
(
pdev
);

245 i‡(
göå_°©us
.
b
.
usbsu•íd
)

247 
ªtvÆ
 |
	`DCD_H™dÀUSBSu•íd_ISR
(
pdev
);

249 i‡(
göå_°©us
.
b
.
soföå
)

251 
ªtvÆ
 |
	`DCD_H™dÀSof_ISR
(
pdev
);

255 i‡(
göå_°©us
.
b
.
rx°sqlvl
)

257 
ªtvÆ
 |
	`DCD_H™dÀRxSètusQueueLevñ_ISR
(
pdev
);

261 i‡(
göå_°©us
.
b
.
usbª£t
)

263 
ªtvÆ
 |
	`DCD_H™dÀUsbRe£t_ISR
(
pdev
);

266 i‡(
göå_°©us
.
b
.
íumd⁄e
)

268 
ªtvÆ
 |
	`DCD_H™dÀEnumD⁄e_ISR
(
pdev
);

271 i‡(
göå_°©us
.
b
.
öcom∂isoö
)

273 
ªtvÆ
 |
	`DCD_IsoINIncom∂ëe_ISR
(
pdev
);

276 i‡(
göå_°©us
.
b
.
öcom∂isoout
)

278 
ªtvÆ
 |
	`DCD_IsoOUTIncom∂ëe_ISR
(
pdev
);

280 #ifde‡
VBUS_SENSING_ENABLED


281 i‡(
göå_°©us
.
b
.
£s§eqöå
)

283 
ªtvÆ
 |
	`DCD_Sessi⁄Reque°_ISR
(
pdev
);

286 i‡(
göå_°©us
.
b
.
Ÿgöå
)

288 
ªtvÆ
 |
	`DCD_OTG_ISR
(
pdev
);

292  
ªtvÆ
;

293 
	}
}

295 #ifde‡
VBUS_SENSING_ENABLED


302 
uöt32_t
 
	$DCD_Sessi⁄Reque°_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

304 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

305 
USBD_DCD_INT_f›s
->
	`DevC⁄√˘ed
 (
pdev
);

308 
göt°s
.
d32
 = 0;

309 
göt°s
.
b
.
£s§eqöå
 = 1;

310 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

312 
	}
}

321 
uöt32_t
 
	$DCD_OTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

324 
USB_OTG_GOTGINT_Ty≥Def
 
gŸgöt
;

326 
gŸgöt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGINT
);

328 i‡(
gŸgöt
.
b
.
££nddë
)

330 
USBD_DCD_INT_f›s
->
	`DevDisc⁄√˘ed
 (
pdev
);

333 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGINT
, 
gŸgöt
.
d32
);

335 
	}
}

344 
uöt32_t
 
	$DCD_H™dÀResume_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

346 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

347 
USB_OTG_DCTL_Ty≥Def
 
dev˘l
;

348 
USB_OTG_PCGCCTL_Ty≥Def
 
powî
;

350 if(
pdev
->
cfg
.
low_powî
)

353 
powî
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
ªgs
.
PCGCCTL
);

354 
powî
.
b
.
g©eh˛k
 = 0;

355 
powî
.
b
.
°›p˛k
 = 0;

356 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 
powî
.
d32
);

360 
dev˘l
.
d32
 = 0;

361 
dev˘l
.
b
.
rmtwkupsig
 = 1;

362 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
dev˘l
.
d32
, 0);

365 
USBD_DCD_INT_f›s
->
	`Resume
 (
pdev
);

368 
göt°s
.
d32
 = 0;

369 
göt°s
.
b
.
wkupöå
 = 1;

370 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

372 
	}
}

380 
uöt32_t
 
	$DCD_H™dÀUSBSu•íd_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

382 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

383 
USB_OTG_PCGCCTL_Ty≥Def
 
powî
;

384 
USB_OTG_DSTS_Ty≥Def
 
d°s
;

385 
__IO
 
uöt8_t
 
¥ev_°©us
 = 0;

387 
¥ev_°©us
 = 
pdev
->
dev
.
devi˚_°©us
;

388 
USBD_DCD_INT_f›s
->
	`Su•íd
 (
pdev
);

390 
d°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DSTS
);

393 
göt°s
.
d32
 = 0;

394 
göt°s
.
b
.
usbsu•íd
 = 1;

395 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

397 if((
pdev
->
cfg
.
low_powî
Ë&& (
d°s
.
b
.
su•°s
 == 1) &&

398 (
pdev
->
dev
.
c⁄√˘i⁄_°©us
 == 1) &&

399 (
¥ev_°©us
 =
USB_OTG_CONFIGURED
))

402 
powî
.
d32
 = 0;

403 
powî
.
b
.
°›p˛k
 = 1;

404 
	`USB_OTG_MODIFY_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 0, 
powî
.
d32
);

406 
powî
.
b
.
g©eh˛k
 = 1;

407 
	`USB_OTG_MODIFY_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 0, 
powî
.
d32
);

410 
SCB
->
SCR
 |(
SCB_SCR_SLEEPDEEP_Msk
 | 
SCB_SCR_SLEEPONEXIT_Msk
);

413 
	}
}

421 
uöt32_t
 
	$DCD_H™dÀInEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

423 
USB_OTG_DIEPINTn_Ty≥Def
 
dõpöt
;

425 
uöt32_t
 
ï_öå
;

426 
uöt32_t
 
ïnum
 = 0;

427 
uöt32_t
 
fif€m±ymsk
;

428 
dõpöt
.
d32
 = 0;

429 
ï_öå
 = 
	`USB_OTG_RódDevAŒInEPIå
(
pdev
);

431  
ï_öå
 )

433 i‡((
ï_öå
 & 0x1) == 0x01)

435 
dõpöt
.
d32
 = 
	`DCD_RódDevInEP
(
pdev
 , 
ïnum
);

436 i‡–
dõpöt
.
b
.
x„rcom∂
 )

438 
fif€m±ymsk
 = 0x1 << 
ïnum
;

439 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
, 
fif€m±ymsk
, 0);

440 
	`CLEAR_IN_EP_INTR
(
ïnum
, 
x„rcom∂
);

442 
USBD_DCD_INT_f›s
->
	`D©aInSège
(
pdev
 , 
ïnum
);

444 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

446 if((
ïnum
 =0Ë&& (
pdev
->
dev
.
devi˚_°©e
 =
USB_OTG_EP0_STATUS_IN
))

449 
	`USB_OTG_EP0_OutSèπ
(
pdev
);

453 i‡–
dõpöt
.
b
.
timeout
 )

455 
	`CLEAR_IN_EP_INTR
(
ïnum
, 
timeout
);

457 i‡(
dõpöt
.
b
.
ötktx„mp
)

459 
	`CLEAR_IN_EP_INTR
(
ïnum
, 
ötktx„mp
);

461 i‡(
dõpöt
.
b
.
öï«keff
)

463 
	`CLEAR_IN_EP_INTR
(
ïnum
, 
öï«keff
);

465 i‡–
dõpöt
.
b
.
ïdißbÀd
 )

467 
	`CLEAR_IN_EP_INTR
(
ïnum
, 
ïdißbÀd
);

469 i‡(
dõpöt
.
b
.
em±yöå
)

471 
	`DCD_WrôeEm±yTxFifo
(
pdev
 , 
ïnum
);

474 
ïnum
++;

475 
ï_öå
 >>= 1;

479 
	}
}

487 
uöt32_t
 
	$DCD_H™dÀOutEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

489 
uöt32_t
 
ï_öå
;

490 
USB_OTG_DOEPINTn_Ty≥Def
 
d€pöt
;

491 
USB_OTG_DEPXFRSIZ_Ty≥Def
 
dïtsiz
;

492 
uöt32_t
 
ïnum
 = 0;

494 
d€pöt
.
d32
 = 0;

497 
ï_öå
 = 
	`USB_OTG_RódDevAŒOutEp_ôr
(
pdev
);

499  
ï_öå
 )

501 i‡(
ï_öå
&0x1)

504 
d€pöt
.
d32
 = 
	`USB_OTG_RódDevOutEP_ôr
(
pdev
, 
ïnum
);

507 i‡–
d€pöt
.
b
.
x„rcom∂
 )

510 
	`CLEAR_OUT_EP_INTR
(
ïnum
, 
x„rcom∂
);

511 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

513 
dïtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
ªgs
.
OUTEP_REGS
[
ïnum
]->
DOEPTSIZ
));

515 
pdev
->
dev
.
out_ï
[
ïnum
].
x„r_cou¡
 =Ödev->dev.out_ï[ïnum].
max∑ckë
 - \

516 
dïtsiz
.
b
.
x„rsize
;

520 
USBD_DCD_INT_f›s
->
	`D©aOutSège
(
pdev
 , 
ïnum
);

522 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

524 if((
ïnum
 =0Ë&& (
pdev
->
dev
.
devi˚_°©e
 =
USB_OTG_EP0_STATUS_OUT
))

527 
	`USB_OTG_EP0_OutSèπ
(
pdev
);

532 i‡–
d€pöt
.
b
.
ïdißbÀd
 )

535 
	`CLEAR_OUT_EP_INTR
(
ïnum
, 
ïdißbÀd
);

538 i‡–
d€pöt
.
b
.
£tup
 )

543 
USBD_DCD_INT_f›s
->
	`SëupSège
(
pdev
);

544 
	`CLEAR_OUT_EP_INTR
(
ïnum
, 
£tup
);

547 
ïnum
++;

548 
ï_öå
 >>= 1;

551 
	}
}

559 
uöt32_t
 
	$DCD_H™dÀSof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

561 
USB_OTG_GINTSTS_Ty≥Def
 
GINTSTS
;

564 
USBD_DCD_INT_f›s
->
	`SOF
(
pdev
);

567 
GINTSTS
.
d32
 = 0;

568 
GINTSTS
.
b
.
soföå
 = 1;

569 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, GINTSTS.
d32
);

572 
	}
}

580 
uöt32_t
 
	$DCD_H™dÀRxSètusQueueLevñ_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

582 
USB_OTG_GINTMSK_Ty≥Def
 
öt_mask
;

583 
USB_OTG_DRXSTS_Ty≥Def
 
°©us
;

584 
USB_OTG_EP
 *
ï
;

587 
öt_mask
.
d32
 = 0;

588 
öt_mask
.
b
.
rx°sqlvl
 = 1;

589 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
öt_mask
.
d32
, 0);

592 
°©us
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
GREGS
->
GRXSTSP
 );

594 
ï
 = &
pdev
->
dev
.
out_ï
[
°©us
.
b
.
ïnum
];

596 
°©us
.
b
.
pkt°s
)

598 
STS_GOUT_NAK
:

600 
STS_DATA_UPDT
:

601 i‡(
°©us
.
b
.
b˙t
)

603 
	`USB_OTG_RódPackë
(
pdev
,
ï
->
x„r_buff
, 
°©us
.
b
.
b˙t
);

604 
ï
->
x„r_buff
 +
°©us
.
b
.
b˙t
;

605 
ï
->
x„r_cou¡
 +
°©us
.
b
.
b˙t
;

608 
STS_XFER_COMP
:

610 
STS_SETUP_COMP
:

612 
STS_SETUP_UPDT
:

614 
	`USB_OTG_RódPackë
(
pdev
 ,Ödev->
dev
.
£tup_∑ckë
, 8);

615 
ï
->
x„r_cou¡
 +
°©us
.
b
.
b˙t
;

622 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0, 
öt_mask
.
d32
);

625 
	}
}

633 
uöt32_t
 
	$DCD_WrôeEm±yTxFifo
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt32_t
 
ïnum
)

635 
USB_OTG_DTXFSTSn_Ty≥Def
 
tx°©us
;

636 
USB_OTG_EP
 *
ï
;

637 
uöt32_t
 
Àn
 = 0;

638 
uöt32_t
 
Àn32b
;

639 
tx°©us
.
d32
 = 0;

640 
uöt32_t
 
fif€m±ymsk
;

642 
ï
 = &
pdev
->
dev
.
ö_ï
[
ïnum
];

644 
Àn
 = 
ï
->
x„r_Àn
 -Ép->
x„r_cou¡
;

646 i‡(
Àn
 > 
ï
->
max∑ckë
)

648 
Àn
 = 
ï
->
max∑ckë
;

651 
Àn32b
 = (
Àn
 + 3) / 4;

652 
tx°©us
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
INEP_REGS
[
ïnum
]->
DTXFSTS
);

654 
tx°©us
.
b
.
txf•ˇvaû
 > 
Àn32b
 &&

655 
ï
->
x„r_cou¡
 <Ép->
x„r_Àn
 &&

656 
ï
->
x„r_Àn
 != 0)

659 
Àn
 = 
ï
->
x„r_Àn
 -Ép->
x„r_cou¡
;

661 i‡(
Àn
 > 
ï
->
max∑ckë
)

663 
Àn
 = 
ï
->
max∑ckë
;

665 
Àn32b
 = (
Àn
 + 3) / 4;

667 
	`USB_OTG_WrôePackë
 (
pdev
 , 
ï
->
x„r_buff
, 
ïnum
, 
Àn
);

669 
ï
->
x„r_buff
 +
Àn
;

670 
ï
->
x„r_cou¡
 +
Àn
;

672 
tx°©us
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ïnum
]->
DTXFSTS
);

675 i‡(
ï
->
x„r_Àn
 =ï->
x„r_cou¡
)

677 
fif€m±ymsk
 = 0x1 << 
ï
->
num
;

678 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
,

679 
fif€m±ymsk
, 0);

684 
	}
}

692 
uöt32_t
 
	$DCD_H™dÀUsbRe£t_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

694 
USB_OTG_DAINT_Ty≥Def
 
daötmsk
;

695 
USB_OTG_DOEPMSK_Ty≥Def
 
d€pmsk
;

696 
USB_OTG_DIEPMSK_Ty≥Def
 
dõpmsk
;

697 
USB_OTG_DCFG_Ty≥Def
 
dcfg
;

698 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

699 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

700 
uöt32_t
 
i
;

702 
d˘l
.
d32
 = 0;

703 
daötmsk
.
d32
 = 0;

704 
d€pmsk
.
d32
 = 0;

705 
dõpmsk
.
d32
 = 0;

706 
dcfg
.
d32
 = 0;

707 
göt°s
.
d32
 = 0;

710 
d˘l
.
b
.
rmtwkupsig
 = 1;

711 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
d˘l
.
d32
, 0 );

714 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0 );

716 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
 ; i++)

718 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

719 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

721 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

723 
daötmsk
.
ï
.
ö
 = 1;

724 
daötmsk
.
ï
.
out
 = 1;

725 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
, 
daötmsk
.
d32
 );

727 
d€pmsk
.
b
.
£tup
 = 1;

728 
d€pmsk
.
b
.
x„rcom∂
 = 1;

729 
d€pmsk
.
b
.
ïdißbÀd
 = 1;

730 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DOEPMSK
, 
d€pmsk
.
d32
 );

731 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


732 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DOUTEP1MSK
, 
d€pmsk
.
d32
 );

734 
dõpmsk
.
b
.
x„rcom∂
 = 1;

735 
dõpmsk
.
b
.
timeout
 = 1;

736 
dõpmsk
.
b
.
ïdißbÀd
 = 1;

738 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DIEPMSK
, 
dõpmsk
.
d32
 );

739 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


740 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DINEP1MSK
, 
dõpmsk
.
d32
 );

743 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
DREGS
->
DCFG
);

744 
dcfg
.
b
.
devaddr
 = 0;

745 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DCFG
, 
dcfg
.
d32
);

749 
	`USB_OTG_EP0_OutSèπ
(
pdev
);

752 
göt°s
.
d32
 = 0;

753 
göt°s
.
b
.
usbª£t
 = 1;

754 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

757 
USBD_DCD_INT_f›s
->
	`Re£t
(
pdev
);

759 
	}
}

767 
uöt32_t
 
	$DCD_H™dÀEnumD⁄e_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

769 
uöt32_t
 
h˛k
 = 168000000;

771 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

772 
USB_OTG_GUSBCFG_Ty≥Def
 
gusbcfg
;

773 
RCC_ClocksTy≥Def
 
RCC_Clocks
;

774 
	`USB_OTG_EP0A˘iv©e
(
pdev
);

777 
	`RCC_GëClocksFªq
(&
RCC_Clocks
);

778 
h˛k
 = 
RCC_Clocks
.
HCLK_Fªquícy
;

781 
gusbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
);

782 
gusbcfg
.
b
.
usbådtim
 = 0;

783 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
, 
gusbcfg
.
d32
);

786 i‡–
	`USB_OTG_GëDevi˚S≥ed
(
pdev
Ë=
USB_SPEED_HIGH
)

788 
pdev
->
cfg
.
•ìd
 = 
USB_OTG_SPEED_HIGH
;

789 
pdev
->
cfg
.
mps
 = 
USB_OTG_HS_MAX_PACKET_SIZE
 ;

792 
gusbcfg
.
b
.
usbådtim
 = 9;

796 
pdev
->
cfg
.
•ìd
 = 
USB_OTG_SPEED_FULL
;

797 
pdev
->
cfg
.
mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

804 if((
h˛k
 >= 15000000)&&(hclk < 16000000))

807 
gusbcfg
.
b
.
usbådtim
 = 0xE;

810 if((
h˛k
 >= 16000000)&&(hclk < 17100000))

813 
gusbcfg
.
b
.
usbådtim
 = 0xD;

816 if((
h˛k
 >= 17100000)&&(hclk < 18400000))

819 
gusbcfg
.
b
.
usbådtim
 = 0xC;

822 if((
h˛k
 >= 18400000)&&(hclk < 20000000))

825 
gusbcfg
.
b
.
usbådtim
 = 0xB;

828 if((
h˛k
 >= 20000000)&&(hclk < 21800000))

831 
gusbcfg
.
b
.
usbådtim
 = 0xA;

834 if((
h˛k
 >= 21800000)&&(hclk < 24000000))

837 
gusbcfg
.
b
.
usbådtim
 = 0x9;

840 if((
h˛k
 >= 24000000)&&(hclk < 26600000))

843 
gusbcfg
.
b
.
usbådtim
 = 0x8;

846 if((
h˛k
 >= 26600000)&&(hclk < 30000000))

849 
gusbcfg
.
b
.
usbådtim
 = 0x7;

852 if((
h˛k
 >= 30000000)&&(hclk < 34300000))

855 
gusbcfg
.
b
.
usbådtim
= 0x6;

861 
gusbcfg
.
b
.
usbådtim
 = 0x5;

865 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
, 
gusbcfg
.
d32
);

868 
göt°s
.
d32
 = 0;

869 
göt°s
.
b
.
íumd⁄e
 = 1;

870 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
 );

872 
	}
}

881 
uöt32_t
 
	$DCD_IsoINIncom∂ëe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

883 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

885 
göt°s
.
d32
 = 0;

887 
USBD_DCD_INT_f›s
->
	`IsoINIncom∂ëe
 (
pdev
);

890 
göt°s
.
b
.
öcom∂isoö
 = 1;

891 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

894 
	}
}

902 
uöt32_t
 
	$DCD_IsoOUTIncom∂ëe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

904 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

906 
göt°s
.
d32
 = 0;

908 
USBD_DCD_INT_f›s
->
	`IsoOUTIncom∂ëe
 (
pdev
);

911 
göt°s
.
b
.
öcom∂isoout
 = 1;

912 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

914 
	}
}

921 
uöt32_t
 
	$DCD_RódDevInEP
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
ïnum
)

923 
uöt32_t
 
v
, 
msk
, 
emp
;

924 
msk
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPMSK
);

925 
emp
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
);

926 
msk
 |((
emp
 >> 
ïnum
) & 0x1) << 7;

927 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ïnum
]->
DIEPINT
Ë& 
msk
;

928  
v
;

929 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\src\usb_core.c

29 
	~"usb_c‹e.h
"

30 
	~"usb_b•.h
"

95 
	$USB_OTG_E«bÀComm⁄I¡
(
USB_OTG_CORE_HANDLE
 *
pdev
)

97 
USB_OTG_GINTMSK_Ty≥Def
 
öt_mask
;

99 
öt_mask
.
d32
 = 0;

101 #i‚de‡
USE_OTG_MODE


102 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GOTGINT
, 0xFFFFFFFF);

105 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 0xBFFFFFFF);

107 
öt_mask
.
b
.
wkupöå
 = 1;

108 
öt_mask
.
b
.
usbsu•íd
 = 1;

110 #ifde‡
USE_OTG_MODE


111 
öt_mask
.
b
.
Ÿgöå
 = 1;

112 
öt_mask
.
b
.
£s§eqöå
 = 1;

113 
öt_mask
.
b
.
c⁄id°schng
 = 1;

115 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
öt_mask
.
d32
);

116 
	}
}

123 
USB_OTG_STS
 
	$USB_OTG_C‹eRe£t
(
USB_OTG_CORE_HANDLE
 *
pdev
)

125 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

126 
__IO
 
USB_OTG_GRSTCTL_Ty≥Def
 
gª£t
;

127 
uöt32_t
 
cou¡
 = 0;

129 
gª£t
.
d32
 = 0;

133 
	`USB_OTG_BSP_uDñay
(3);

134 
gª£t
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
);

135 i‡(++
cou¡
 > 200000)

137  
USB_OTG_OK
;

140 
gª£t
.
b
.
ahbidÀ
 == 0);

142 
cou¡
 = 0;

143 
gª£t
.
b
.
cs·r°
 = 1;

144 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
, 
gª£t
.
d32
 );

147 
gª£t
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
);

148 i‡(++
cou¡
 > 200000)

153 
gª£t
.
b
.
cs·r°
 == 1);

155 
	`USB_OTG_BSP_uDñay
(3);

156  
°©us
;

157 
	}
}

168 
USB_OTG_STS
 
	$USB_OTG_WrôePackë
(
USB_OTG_CORE_HANDLE
 *
pdev
,

169 
uöt8_t
 *
§c
,

170 
uöt8_t
 
ch_ï_num
,

171 
uöt16_t
 
Àn
)

173 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

174 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 0)

176 
uöt32_t
 
cou¡32b
0 , 
i
= 0;

177 
__IO
 
uöt32_t
 *
fifo
;

179 
cou¡32b
 = (
Àn
 + 3) / 4;

180 
fifo
 = 
pdev
->
ªgs
.
DFIFO
[
ch_ï_num
];

181 
i
 = 0; i < 
cou¡32b
; i++)

183 
	`USB_OTG_WRITE_REG32
–
fifo
, *((
__∑cked
 
uöt32_t
 *)
§c
) );

184 
§c
+=4;

187  
°©us
;

188 
	}
}

198 *
	$USB_OTG_RódPackë
(
USB_OTG_CORE_HANDLE
 *
pdev
,

199 
uöt8_t
 *
de°
,

200 
uöt16_t
 
Àn
)

202 
uöt32_t
 
i
=0;

203 
uöt32_t
 
cou¡32b
 = (
Àn
 + 3) / 4;

205 
__IO
 
uöt32_t
 *
fifo
 = 
pdev
->
ªgs
.
DFIFO
[0];

207  
i
 = 0; i < 
cou¡32b
; i++)

209 *(
__∑cked
 
uöt32_t
 *)
de°
 = 
	`USB_OTG_READ_REG32
(
fifo
);

210 
de°
 += 4 ;

212  ((*)
de°
);

213 
	}
}

222 
USB_OTG_STS
 
	$USB_OTG_Sñe˘C‹e
(
USB_OTG_CORE_HANDLE
 *
pdev
,

223 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
)

225 
uöt32_t
 
i
 , 
ba£Addªss
 = 0;

226 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

228 
pdev
->
cfg
.
dma_íabÀ
 = 0;

231 
pdev
->
cfg
.
•ìd
 = 
USB_OTG_SPEED_FULL
;

232 
pdev
->
cfg
.
mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

235 i‡(
c‹eID
 =
USB_OTG_FS_CORE_ID
)

237 
ba£Addªss
 = 
USB_OTG_FS_BASE_ADDR
;

238 
pdev
->
cfg
.
c‹eID
 = 
USB_OTG_FS_CORE_ID
;

239 
pdev
->
cfg
.
ho°_ch™√ls
 = 8 ;

240 
pdev
->
cfg
.
dev_ídpoöts
 = 4 ;

241 
pdev
->
cfg
.
TŸÆFifoSize
 = 320;

242 
pdev
->
cfg
.
phy_ôÁ˚
 = 
USB_OTG_EMBEDDED_PHY
;

244 #ifde‡
USB_OTG_FS_SOF_OUTPUT_ENABLED


245 
pdev
->
cfg
.
Sof_ouçut
 = 1;

248 #ifde‡
USB_OTG_FS_LOW_PWR_MGMT_SUPPORT


249 
pdev
->
cfg
.
low_powî
 = 1;

252 i‡(
c‹eID
 =
USB_OTG_HS_CORE_ID
)

254 
ba£Addªss
 = 
USB_OTG_HS_BASE_ADDR
;

255 
pdev
->
cfg
.
c‹eID
 = 
USB_OTG_HS_CORE_ID
;

256 
pdev
->
cfg
.
ho°_ch™√ls
 = 12 ;

257 
pdev
->
cfg
.
dev_ídpoöts
 = 6 ;

258 
pdev
->
cfg
.
TŸÆFifoSize
 = 1280;

260 #ifde‡
USB_OTG_ULPI_PHY_ENABLED


261 
pdev
->
cfg
.
phy_ôÁ˚
 = 
USB_OTG_ULPI_PHY
;

263 #ifde‡
USB_OTG_EMBEDDED_PHY_ENABLED


264 
pdev
->
cfg
.
phy_ôÁ˚
 = 
USB_OTG_EMBEDDED_PHY
;

268 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


269 
pdev
->
cfg
.
dma_íabÀ
 = 1;

272 #ifde‡
USB_OTG_HS_SOF_OUTPUT_ENABLED


273 
pdev
->
cfg
.
Sof_ouçut
 = 1;

276 #ifde‡
USB_OTG_HS_LOW_PWR_MGMT_SUPPORT


277 
pdev
->
cfg
.
low_powî
 = 1;

287 
pdev
->
ªgs
.
GREGS
 = (
USB_OTG_GREGS
 *)(
ba£Addªss
 + \

288 
USB_OTG_CORE_GLOBAL_REGS_OFFSET
);

289 
pdev
->
ªgs
.
DREGS
 = (
USB_OTG_DREGS
 *Ë(
ba£Addªss
 + \

290 
USB_OTG_DEV_GLOBAL_REG_OFFSET
);

292 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
; i++)

294 
pdev
->
ªgs
.
INEP_REGS
[
i
] = (
USB_OTG_INEPREGS
 *) \

295 (
ba£Addªss
 + 
USB_OTG_DEV_IN_EP_REG_OFFSET
 + \

296 (
i
 * 
USB_OTG_EP_REG_OFFSET
));

297 
pdev
->
ªgs
.
OUTEP_REGS
[
i
] = (
USB_OTG_OUTEPREGS
 *) \

298 (
ba£Addªss
 + 
USB_OTG_DEV_OUT_EP_REG_OFFSET
 + \

299 (
i
 * 
USB_OTG_EP_REG_OFFSET
));

301 
pdev
->
ªgs
.
HREGS
 = (
USB_OTG_HREGS
 *)(
ba£Addªss
 + \

302 
USB_OTG_HOST_GLOBAL_REG_OFFSET
);

303 
pdev
->
ªgs
.
HPRT0
 = (
uöt32_t
 *)(
ba£Addªss
 + 
USB_OTG_HOST_PORT_REGS_OFFSET
);

305 
i
 = 0; i < 
pdev
->
cfg
.
ho°_ch™√ls
; i++)

307 
pdev
->
ªgs
.
HC_REGS
[
i
] = (
USB_OTG_HC_REGS
 *)(
ba£Addªss
 + \

308 
USB_OTG_HOST_CHAN_REGS_OFFSET
 + \

309 (
i
 * 
USB_OTG_CHAN_REGS_OFFSET
));

311 
i
 = 0; i < 
pdev
->
cfg
.
ho°_ch™√ls
; i++)

313 
pdev
->
ªgs
.
DFIFO
[
i
] = (
uöt32_t
 *)(
ba£Addªss
 + 
USB_OTG_DATA_FIFO_OFFSET
 +\

314 (
i
 * 
USB_OTG_DATA_FIFO_SIZE
));

316 
pdev
->
ªgs
.
PCGCCTL
 = (
uöt32_t
 *)(
ba£Addªss
 + 
USB_OTG_PCGCCTL_OFFSET
);

318  
°©us
;

319 
	}
}

329 
USB_OTG_STS
 
	$USB_OTG_C‹eInô
(
USB_OTG_CORE_HANDLE
 *
pdev
)

331 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

332 
USB_OTG_GUSBCFG_Ty≥Def
 
usbcfg
;

333 
USB_OTG_GCCFG_Ty≥Def
 
gccfg
;

334 
USB_OTG_GAHBCFG_Ty≥Def
 
ahbcfg
;

335 #i‡
	`deföed
 (
STM32F446xx
Ë|| deföed (
STM32F469_479xx
)

336 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

338 
usbcfg
.
d32
 = 0;

339 
gccfg
.
d32
 = 0;

340 
ahbcfg
.
d32
 = 0;

342 i‡(
pdev
->
cfg
.
phy_ôÁ˚
 =
USB_OTG_ULPI_PHY
)

344 
gccfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GCCFG
);

345 
gccfg
.
b
.
pwdn
 = 0;

347 i‡(
pdev
->
cfg
.
Sof_ouçut
)

349 
gccfg
.
b
.
sofouãn
 = 1;

351 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GCCFG
, 
gccfg
.
d32
);

354 
usbcfg
.
d32
 = 0;

355 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
);

357 
usbcfg
.
b
.
phy£l
 = 0;

358 #ifde‡
USB_OTG_INTERNAL_VBUS_ENABLED


359 
usbcfg
.
b
.
uÕi_ext_vbus_drv
 = 0;

361 #ifde‡
USB_OTG_EXTERNAL_VBUS_ENABLED


362 
usbcfg
.
b
.
uÕi_ext_vbus_drv
 = 1;

365 
usbcfg
.
b
.
ãrm_£l_dl_pul£
 = 0;

367 
usbcfg
.
b
.
uÕi_f¶s
 = 0;

368 
usbcfg
.
b
.
uÕi_˛k_sus_m
 = 0;

369 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

372 
	`USB_OTG_C‹eRe£t
(
pdev
);

374 if(
pdev
->
cfg
.
dma_íabÀ
 == 1)

377 
ahbcfg
.
b
.
hbur°Àn
 = 5;

378 
ahbcfg
.
b
.
dm´«bÀ
 = 1;

379 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
);

386 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
);;

387 
usbcfg
.
b
.
phy£l
 = 1;

388 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

390 
	`USB_OTG_C‹eRe£t
(
pdev
);

392 
gccfg
.
d32
 = 0;

393 
gccfg
.
b
.
pwdn
 = 1;

394 
gccfg
.
b
.
vbus£nsögA
 = 1 ;

395 
gccfg
.
b
.
vbus£nsögB
 = 1 ;

397 #i‚de‡
VBUS_SENSING_ENABLED


398 
gccfg
.
b
.
dißbÀvbus£nsög
 = 1;

401 if(
pdev
->
cfg
.
Sof_ouçut
)

403 
gccfg
.
b
.
sofouãn
 = 1;

406 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GCCFG
, 
gccfg
.
d32
);

407 
	`USB_OTG_BSP_mDñay
(20);

410 if(
pdev
->
cfg
.
dma_íabÀ
 == 1)

413 
ahbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GAHBCFG
);

414 
ahbcfg
.
b
.
hbur°Àn
 = 5;

415 
ahbcfg
.
b
.
dm´«bÀ
 = 1;

416 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
);

420 #ifde‡ 
USE_OTG_MODE


421 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
);

422 
usbcfg
.
b
.
h≈ˇp
 = 1;

423 
usbcfg
.
b
.
§pˇp
 = 1;

424 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

425 
	`USB_OTG_E«bÀComm⁄I¡
(
pdev
);

428 #i‡
	`deföed
 (
STM32F446xx
Ë|| deföed (
STM32F469_479xx
)

429 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
);

430 
usbcfg
.
b
.
§pˇp
 = 1;

432 
d˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
);

434 
d˘l
.
b
.
s·disc⁄
 = 0;

435 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
d˘l
.
d32
);

436 
d˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
);

437 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

438 
	`USB_OTG_E«bÀComm⁄I¡
(
pdev
);

441  
°©us
;

442 
	}
}

449 
USB_OTG_STS
 
	$USB_OTG_E«bÀGlobÆI¡
(
USB_OTG_CORE_HANDLE
 *
pdev
)

451 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

452 
USB_OTG_GAHBCFG_Ty≥Def
 
ahbcfg
;

454 
ahbcfg
.
d32
 = 0;

455 
ahbcfg
.
b
.
glblöåmsk
 = 1;

456 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
GREGS
->
GAHBCFG
, 0, 
ahbcfg
.
d32
);

457  
°©us
;

458 
	}
}

467 
USB_OTG_STS
 
	$USB_OTG_DißbÀGlobÆI¡
(
USB_OTG_CORE_HANDLE
 *
pdev
)

469 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

470 
USB_OTG_GAHBCFG_Ty≥Def
 
ahbcfg
;

471 
ahbcfg
.
d32
 = 0;

472 
ahbcfg
.
b
.
glblöåmsk
 = 1;

473 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
, 0);

474  
°©us
;

475 
	}
}

484 
USB_OTG_STS
 
	$USB_OTG_FlushTxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt32_t
 
num
 )

486 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

487 
__IO
 
USB_OTG_GRSTCTL_Ty≥Def
 
gª£t
;

489 
uöt32_t
 
cou¡
 = 0;

490 
gª£t
.
d32
 = 0;

491 
gª£t
.
b
.
txfÊsh
 = 1;

492 
gª£t
.
b
.
tx‚um
 = 
num
;

493 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
, 
gª£t
.
d32
 );

496 
gª£t
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
);

497 i‡(++
cou¡
 > 200000)

502 
gª£t
.
b
.
txfÊsh
 == 1);

504 
	`USB_OTG_BSP_uDñay
(3);

505  
°©us
;

506 
	}
}

514 
USB_OTG_STS
 
	$USB_OTG_FlushRxFifo
–
USB_OTG_CORE_HANDLE
 *
pdev
 )

516 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

517 
__IO
 
USB_OTG_GRSTCTL_Ty≥Def
 
gª£t
;

518 
uöt32_t
 
cou¡
 = 0;

520 
gª£t
.
d32
 = 0;

521 
gª£t
.
b
.
rxfÊsh
 = 1;

522 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
, 
gª£t
.
d32
 );

525 
gª£t
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
);

526 i‡(++
cou¡
 > 200000)

531 
gª£t
.
b
.
rxfÊsh
 == 1);

533 
	`USB_OTG_BSP_uDñay
(3);

534  
°©us
;

535 
	}
}

544 
USB_OTG_STS
 
	$USB_OTG_SëCuºítMode
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
mode
)

546 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

547 
USB_OTG_GUSBCFG_Ty≥Def
 
usbcfg
;

549 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
);

551 
usbcfg
.
b
.
f‹˚_ho°
 = 0;

552 
usbcfg
.
b
.
f‹˚_dev
 = 0;

554 i‡–
mode
 =
HOST_MODE
)

556 
usbcfg
.
b
.
f‹˚_ho°
 = 1;

558 i‡–
mode
 =
DEVICE_MODE
)

560 
usbcfg
.
b
.
f‹˚_dev
 = 1;

568 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

569 
	`USB_OTG_BSP_mDñay
(50);

570  
°©us
;

571 
	}
}

579 
uöt32_t
 
	$USB_OTG_GëMode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

581  (
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
 ) & 0x1);

582 
	}
}

590 
uöt8_t
 
	$USB_OTG_IsDevi˚Mode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

592  (
	`USB_OTG_GëMode
(
pdev
Ë!
HOST_MODE
);

593 
	}
}

601 
uöt8_t
 
	$USB_OTG_IsHo°Mode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

603  (
	`USB_OTG_GëMode
(
pdev
Ë=
HOST_MODE
);

604 
	}
}

612 
uöt32_t
 
	$USB_OTG_RódC‹eIå
(
USB_OTG_CORE_HANDLE
 *
pdev
)

614 
uöt32_t
 
v
 = 0;

615 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
);

616 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTMSK
);

617  
v
;

618 
	}
}

626 
uöt32_t
 
	$USB_OTG_RódOtgIå
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

628  (
	`USB_OTG_READ_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GOTGINT
));

629 
	}
}

631 #ifde‡
USE_HOST_MODE


637 
USB_OTG_STS
 
	$USB_OTG_C‹eInôHo°
(
USB_OTG_CORE_HANDLE
 *
pdev
)

639 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

640 
USB_OTG_FSIZ_Ty≥Def
 
≈txfifosize
;

641 
USB_OTG_FSIZ_Ty≥Def
 
±xfifosize
;

642 
USB_OTG_HCFG_Ty≥Def
 
hcfg
;

644 #ifde‡
USE_OTG_MODE


645 
USB_OTG_OTGCTL_Ty≥Def
 
gŸg˘l
;

648 
uöt32_t
 
i
 = 0;

650 
≈txfifosize
.
d32
 = 0;

651 
±xfifosize
.
d32
 = 0;

652 #ifde‡
USE_OTG_MODE


653 
gŸg˘l
.
d32
 = 0;

655 
hcfg
.
d32
 = 0;

659 
	`USB_OTG_BSP_C⁄figVBUS
(
pdev
);

662 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 0);

665 i‡(
pdev
->
cfg
.
phy_ôÁ˚
 =
USB_OTG_ULPI_PHY
)

667 
	`USB_OTG_InôFSLSPClkSñ
(
pdev
 , 
HCFG_30_60_MHZ
);

671 
	`USB_OTG_InôFSLSPClkSñ
(
pdev
 , 
HCFG_48_MHZ
);

673 
	`USB_OTG_Re£tP‹t
(
pdev
);

675 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HCFG
);

676 
hcfg
.
b
.
f¶ssuµ
 = 0;

677 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HREGS
->
HCFG
, 
hcfg
.
d32
);

681 #ifde‡
USB_OTG_FS_CORE


682 if(
pdev
->
cfg
.
c‹eID
 =
USB_OTG_FS_CORE_ID
)

685 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_FS_SIZE
);

686 
≈txfifosize
.
b
.
°¨èddr
 = 
RX_FIFO_FS_SIZE
;

687 
≈txfifosize
.
b
.
dïth
 = 
TXH_NP_FS_FIFOSIZ
;

688 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
≈txfifosize
.
d32
);

690 
±xfifosize
.
b
.
°¨èddr
 = 
RX_FIFO_FS_SIZE
 + 
TXH_NP_FS_FIFOSIZ
;

691 
±xfifosize
.
b
.
dïth
 = 
TXH_P_FS_FIFOSIZ
;

692 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
HPTXFSIZ
, 
±xfifosize
.
d32
);

695 #ifde‡
USB_OTG_HS_CORE


696 i‡(
pdev
->
cfg
.
c‹eID
 =
USB_OTG_HS_CORE_ID
)

699 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_HS_SIZE
);

700 
≈txfifosize
.
b
.
°¨èddr
 = 
RX_FIFO_HS_SIZE
;

701 
≈txfifosize
.
b
.
dïth
 = 
TXH_NP_HS_FIFOSIZ
;

702 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
≈txfifosize
.
d32
);

704 
±xfifosize
.
b
.
°¨èddr
 = 
RX_FIFO_HS_SIZE
 + 
TXH_NP_HS_FIFOSIZ
;

705 
±xfifosize
.
b
.
dïth
 = 
TXH_P_HS_FIFOSIZ
;

706 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
HPTXFSIZ
, 
±xfifosize
.
d32
);

710 #ifde‡
USE_OTG_MODE


712 
gŸg˘l
.
b
.
h°£th≈í
 = 1;

713 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
, 
gŸg˘l
.
d32
, 0);

717 
	`USB_OTG_FlushTxFifo
(
pdev
, 0x10 );

718 
	`USB_OTG_FlushRxFifo
(
pdev
);

722 
i
 = 0; i < 
pdev
->
cfg
.
ho°_ch™√ls
; i++)

724 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
HC_REGS
[
i
]->
HCINT
, 0xFFFFFFFF );

725 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
HC_REGS
[
i
]->
HCINTMSK
, 0 );

727 #i‚de‡
USE_OTG_MODE


728 
	`USB_OTG_DriveVbus
(
pdev
, 1);

731 
	`USB_OTG_E«bÀHo°I¡
(
pdev
);

732  
°©us
;

733 
	}
}

741 
uöt8_t
 
	$USB_OTG_IsEvíFøme
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

743  !(
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HFNUM
) & 0x1);

744 
	}
}

752 
	$USB_OTG_DriveVbus
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
°©e
)

754 
USB_OTG_HPRT0_Ty≥Def
 
h¥t0
;

756 
h¥t0
.
d32
 = 0;

759 
	`USB_OTG_BSP_DriveVBUS
(
pdev
, 
°©e
);

762 
h¥t0
.
d32
 = 
	`USB_OTG_RódHPRT0
(
pdev
);

763 i‡((
h¥t0
.
b
.
¥çwr
 =0 ) && (
°©e
 == 1 ))

765 
h¥t0
.
b
.
¥çwr
 = 1;

766 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
HPRT0
, 
h¥t0
.
d32
);

768 i‡((
h¥t0
.
b
.
¥çwr
 =1 ) && (
°©e
 == 0 ))

770 
h¥t0
.
b
.
¥çwr
 = 0;

771 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
HPRT0
, 
h¥t0
.
d32
);

774 
	`USB_OTG_BSP_mDñay
(200);

775 
	}
}

781 
USB_OTG_STS
 
	$USB_OTG_E«bÀHo°I¡
(
USB_OTG_CORE_HANDLE
 *
pdev
)

783 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

784 
USB_OTG_GINTMSK_Ty≥Def
 
ötmsk
;

785 
ötmsk
.
d32
 = 0;

787 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0);

790 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 0xFFFFFFFF);

793 
	`USB_OTG_E«bÀComm⁄I¡
(
pdev
);

795 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 0)

797 
ötmsk
.
b
.
rx°sqlvl
 = 1;

801 
ötmsk
.
b
.
öcom∂isoout
 = 1;

802 
ötmsk
.
b
.
hcöå
 = 1;

803 
ötmsk
.
b
.
p‹töå
 = 1;

804 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
ötmsk
.
d32
, intmsk.d32);

806 
ötmsk
.
d32
 = 0;

808 
ötmsk
.
b
.
disc⁄√˘
 = 1;

810 
ötmsk
.
b
.
soföå
 = 1;

811 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
ötmsk
.
d32
, 0);

812  
°©us
;

813 
	}
}

822 
	$USB_OTG_InôFSLSPClkSñ
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
‰eq
)

824 
USB_OTG_HCFG_Ty≥Def
 
hcfg
;

826 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HCFG
);

827 
hcfg
.
b
.
f¶•˛k£l
 = 
‰eq
;

828 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HREGS
->
HCFG
, 
hcfg
.
d32
);

829 
	}
}

837 
uöt32_t
 
	$USB_OTG_RódHPRT0
(
USB_OTG_CORE_HANDLE
 *
pdev
)

839 
USB_OTG_HPRT0_Ty≥Def
 
h¥t0
;

841 
h¥t0
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
ªgs
.
HPRT0
);

842 
h¥t0
.
b
.
¥ã«
 = 0;

843 
h¥t0
.
b
.
¥tc⁄ndë
 = 0;

844 
h¥t0
.
b
.
¥ãnchng
 = 0;

845 
h¥t0
.
b
.
¥tovrcuºchng
 = 0;

846  
h¥t0
.
d32
;

847 
	}
}

855 
uöt32_t
 
	$USB_OTG_RódHo°AŒCh™√ls_öå
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

857  (
	`USB_OTG_READ_REG32
 (&
pdev
->
ªgs
.
HREGS
->
HAINT
));

858 
	}
}

868 
uöt32_t
 
	$USB_OTG_Re£tP‹t
(
USB_OTG_CORE_HANDLE
 *
pdev
)

870 
USB_OTG_HPRT0_Ty≥Def
 
h¥t0
;

872 
h¥t0
.
d32
 = 
	`USB_OTG_RódHPRT0
(
pdev
);

873 
h¥t0
.
b
.
¥å°
 = 1;

874 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
HPRT0
, 
h¥t0
.
d32
);

875 
	`USB_OTG_BSP_mDñay
 (100);

876 
h¥t0
.
b
.
¥å°
 = 0;

877 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
HPRT0
, 
h¥t0
.
d32
);

878 
	`USB_OTG_BSP_mDñay
 (20);

880 
	}
}

889 
USB_OTG_STS
 
	$USB_OTG_HC_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
hc_num
)

891 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

892 
uöt32_t
 
öå_íabÀ
 = 0;

893 
USB_OTG_HCINTMSK_Ty≥Def
 
hcötmsk
;

894 
USB_OTG_GINTMSK_Ty≥Def
 
götmsk
;

895 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

896 
USB_OTG_HCINTn_Ty≥Def
 
hcöt
;

899 
götmsk
.
d32
 = 0;

900 
hcötmsk
.
d32
 = 0;

901 
hcch¨
.
d32
 = 0;

904 
hcöt
.
d32
 = 0xFFFFFFFF;

905 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCINT
, 
hcöt
.
d32
);

908 
hcötmsk
.
d32
 = 0;

910 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

912 
hcötmsk
.
b
.
ahbîr
 = 1;

915 
pdev
->
ho°
.
hc
[
hc_num
].
ï_ty≥
)

917 
EP_TYPE_CTRL
:

918 
EP_TYPE_BULK
:

919 
hcötmsk
.
b
.
x„rcom∂
 = 1;

920 
hcötmsk
.
b
.
°Æl
 = 1;

921 
hcötmsk
.
b
.
xa˘îr
 = 1;

922 
hcötmsk
.
b
.
d©©gÀº
 = 1;

923 
hcötmsk
.
b
.
«k
 = 1;

924 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
ï_is_ö
)

926 
hcötmsk
.
b
.
bbÀº
 = 1;

930 
hcötmsk
.
b
.
nyë
 = 1;

931 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
do_pög
)

933 
hcötmsk
.
b
.
ack
 = 1;

937 
EP_TYPE_INTR
:

938 
hcötmsk
.
b
.
x„rcom∂
 = 1;

939 
hcötmsk
.
b
.
«k
 = 1;

940 
hcötmsk
.
b
.
°Æl
 = 1;

941 
hcötmsk
.
b
.
xa˘îr
 = 1;

942 
hcötmsk
.
b
.
d©©gÀº
 = 1;

943 
hcötmsk
.
b
.
‰movrun
 = 1;

945 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
ï_is_ö
)

947 
hcötmsk
.
b
.
bbÀº
 = 1;

951 
EP_TYPE_ISOC
:

952 
hcötmsk
.
b
.
x„rcom∂
 = 1;

953 
hcötmsk
.
b
.
‰movrun
 = 1;

954 
hcötmsk
.
b
.
ack
 = 1;

956 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
ï_is_ö
)

958 
hcötmsk
.
b
.
xa˘îr
 = 1;

959 
hcötmsk
.
b
.
bbÀº
 = 1;

965 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCINTMSK
, 
hcötmsk
.
d32
);

969 
öå_íabÀ
 = (1 << 
hc_num
);

970 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
HREGS
->
HAINTMSK
, 0, 
öå_íabÀ
);

973 
götmsk
.
b
.
hcöå
 = 1;

974 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0, 
götmsk
.
d32
);

977 
hcch¨
.
d32
 = 0;

978 
hcch¨
.
b
.
devaddr
 = 
pdev
->
ho°
.
hc
[
hc_num
].
dev_addr
;

979 
hcch¨
.
b
.
ïnum
 = 
pdev
->
ho°
.
hc
[
hc_num
].
ï_num
;

980 
hcch¨
.
b
.
ïdú
 = 
pdev
->
ho°
.
hc
[
hc_num
].
ï_is_ö
;

981 
hcch¨
.
b
.
l•ddev
 = (
pdev
->
ho°
.
hc
[
hc_num
].
•ìd
 =
HPRT0_PRTSPD_LOW_SPEED
);

982 
hcch¨
.
b
.
ïty≥
 = 
pdev
->
ho°
.
hc
[
hc_num
].
ï_ty≥
;

983 
hcch¨
.
b
.
mps
 = 
pdev
->
ho°
.
hc
[
hc_num
].
max_∑ckë
;

984 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
ï_ty≥
 =
HCCHAR_INTR
)

986 
hcch¨
.
b
.
odd‰m
 = 1;

988 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¨
.
d32
);

989  
°©us
;

990 
	}
}

999 
USB_OTG_STS
 
	$USB_OTG_HC_SèπX„r
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
hc_num
)

1001 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1002 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

1003 
USB_OTG_HCTSIZn_Ty≥Def
 
h˘siz
;

1004 
USB_OTG_HNPTXSTS_Ty≥Def
 
h≈tx°s
;

1005 
USB_OTG_HPTXSTS_Ty≥Def
 
h±x°s
;

1006 
USB_OTG_GINTMSK_Ty≥Def
 
ötmsk
;

1007 
uöt16_t
 
Àn_w‹ds
 = 0;

1009 
uöt16_t
 
num_∑ckës
;

1010 
uöt16_t
 
max_hc_pkt_cou¡
;

1012 
max_hc_pkt_cou¡
 = 256;

1013 
h˘siz
.
d32
 = 0;

1014 
hcch¨
.
d32
 = 0;

1015 
ötmsk
.
d32
 = 0;

1018 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 > 0)

1020 
num_∑ckës
 = (
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 + \

1021 
pdev
->
ho°
.
hc
[
hc_num
].
max_∑ckë
 - 1) /Ödev->host.hc[hc_num].max_packet;

1023 i‡(
num_∑ckës
 > 
max_hc_pkt_cou¡
)

1025 
num_∑ckës
 = 
max_hc_pkt_cou¡
;

1026 
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 = 
num_∑ckës
 * \

1027 
pdev
->
ho°
.
hc
[
hc_num
].
max_∑ckë
;

1032 
num_∑ckës
 = 1;

1034 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
ï_is_ö
)

1036 
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 = 
num_∑ckës
 * \

1037 
pdev
->
ho°
.
hc
[
hc_num
].
max_∑ckë
;

1040 
h˘siz
.
b
.
x„rsize
 = 
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
;

1041 
h˘siz
.
b
.
pkt˙t
 = 
num_∑ckës
;

1042 
h˘siz
.
b
.
pid
 = 
pdev
->
ho°
.
hc
[
hc_num
].
d©a_pid
;

1043 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCTSIZ
, 
h˘siz
.
d32
);

1045 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1047 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCDMA
, (Ìdev->
ho°
.
hc
[hc_num].
x„r_buff
);

1051 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1052 
hcch¨
.
b
.
odd‰m
 = 
	`USB_OTG_IsEvíFøme
(
pdev
);

1055 
hcch¨
.
b
.
chí
 = 1;

1056 
hcch¨
.
b
.
chdis
 = 0;

1057 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¨
.
d32
);

1059 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 0)

1061 if((
pdev
->
ho°
.
hc
[
hc_num
].
ï_is_ö
 == 0) &&

1062 (
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 > 0))

1064 
pdev
->
ho°
.
hc
[
hc_num
].
ï_ty≥
)

1067 
EP_TYPE_CTRL
:

1068 
EP_TYPE_BULK
:

1070 
h≈tx°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
HNPTXSTS
);

1071 
Àn_w‹ds
 = (
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 + 3) / 4;

1074 if(
Àn_w‹ds
 > 
h≈tx°s
.
b
.
≈txf•ˇvaû
)

1077 
ötmsk
.
b
.
≈tx„m±y
 = 1;

1078 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0, 
ötmsk
.
d32
);

1083 
EP_TYPE_INTR
:

1084 
EP_TYPE_ISOC
:

1085 
h±x°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HPTXSTS
);

1086 
Àn_w‹ds
 = (
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 + 3) / 4;

1088 if(
Àn_w‹ds
 > 
h±x°s
.
b
.
±xf•ˇvaû
)

1091 
ötmsk
.
b
.
±x„m±y
 = 1;

1092 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0, 
ötmsk
.
d32
);

1101 
	`USB_OTG_WrôePackë
(
pdev
,

1102 
pdev
->
ho°
.
hc
[
hc_num
].
x„r_buff
 ,

1103 
hc_num
, 
pdev
->
ho°
.
hc
[hc_num].
x„r_Àn
);

1106  
°©us
;

1107 
	}
}

1116 
USB_OTG_STS
 
	$USB_OTG_HC_HÆt
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
hc_num
)

1118 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1119 
USB_OTG_HNPTXSTS_Ty≥Def
 
≈tx°s
;

1120 
USB_OTG_HPTXSTS_Ty≥Def
 
h±x°s
;

1121 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

1123 
≈tx°s
.
d32
 = 0;

1124 
h±x°s
.
d32
 = 0;

1125 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1127 
hcch¨
.
b
.
chdis
 = 1;

1130 i‡(
hcch¨
.
b
.
ïty≥
 =
HCCHAR_CTRL
 || hcch¨.b.ïty≥ =
HCCHAR_BULK
)

1132 
≈tx°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
HNPTXSTS
);

1133 i‡(
≈tx°s
.
b
.
≈txq•ˇvaû
 == 0)

1135 
hcch¨
.
b
.
chí
 = 0;

1136 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¨
.
d32
);

1141 
h±x°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HPTXSTS
);

1142 i‡(
h±x°s
.
b
.
±xq•ˇvaû
 == 0)

1144 
hcch¨
.
b
.
chí
 = 0;

1145 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¨
.
d32
);

1148 
hcch¨
.
b
.
chí
 = 1;

1149 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¨
.
d32
);

1150  
°©us
;

1151 
	}
}

1158 
USB_OTG_STS
 
	$USB_OTG_HC_DoPög
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
hc_num
)

1160 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1161 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

1162 
USB_OTG_HCTSIZn_Ty≥Def
 
h˘siz
;

1164 
h˘siz
.
d32
 = 0;

1165 
h˘siz
.
b
.
d›ng
 = 1;

1166 
h˘siz
.
b
.
pkt˙t
 = 1;

1167 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCTSIZ
, 
h˘siz
.
d32
);

1169 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1170 
hcch¨
.
b
.
chí
 = 1;

1171 
hcch¨
.
b
.
chdis
 = 0;

1172 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¨
.
d32
);

1173  
°©us
;

1174 
	}
}

1181 
	$USB_OTG_St›Ho°
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1183 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

1184 
uöt32_t
 
i
;

1186 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HREGS
->
HAINTMSK
 , 0);

1187 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HREGS
->
HAINT
, 0xFFFFFFFF);

1190 
i
 = 0; i < 
pdev
->
cfg
.
ho°_ch™√ls
; i++)

1192 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
i
]->
HCCHAR
);

1193 
hcch¨
.
b
.
chí
 = 0;

1194 
hcch¨
.
b
.
chdis
 = 1;

1195 
hcch¨
.
b
.
ïdú
 = 0;

1196 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
i
]->
HCCHAR
, 
hcch¨
.
d32
);

1200 
	`USB_OTG_FlushRxFifo
(
pdev
);

1201 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10 );

1202 
	}
}

1204 #ifde‡
USE_DEVICE_MODE


1213 
	$USB_OTG_InôDevS≥ed
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
•ìd
)

1215 
USB_OTG_DCFG_Ty≥Def
 
dcfg
;

1217 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCFG
);

1218 
dcfg
.
b
.
dev•d
 = 
•ìd
;

1219 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCFG
, 
dcfg
.
d32
);

1220 
	}
}

1229 
USB_OTG_STS
 
	$USB_OTG_C‹eInôDev
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

1231 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1232 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1233 
uöt32_t
 
i
;

1234 
USB_OTG_DCFG_Ty≥Def
 
dcfg
;

1235 
USB_OTG_FSIZ_Ty≥Def
 
≈txfifosize
;

1236 
USB_OTG_FSIZ_Ty≥Def
 
txfifosize
;

1237 
USB_OTG_DIEPMSK_Ty≥Def
 
msk
;

1238 
USB_OTG_DTHRCTL_Ty≥Def
 
dthr˘l
;

1240 
dï˘l
.
d32
 = 0;

1241 
dcfg
.
d32
 = 0;

1242 
≈txfifosize
.
d32
 = 0;

1243 
txfifosize
.
d32
 = 0;

1244 
msk
.
d32
 = 0;

1247 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 0);

1249 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
DREGS
->
DCFG
);

1250 
dcfg
.
b
.
≥r‰öt
 = 
DCFG_FRAME_INTERVAL_80
;

1251 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DCFG
, 
dcfg
.
d32
 );

1253 #ifde‡
USB_OTG_FS_CORE


1254 if(
pdev
->
cfg
.
c‹eID
 =
USB_OTG_FS_CORE_ID
 )

1258 
	`USB_OTG_InôDevS≥ed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_FULL
);

1261 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_FS_SIZE
);

1264 
≈txfifosize
.
b
.
dïth
 = 
TX0_FIFO_FS_SIZE
;

1265 
≈txfifosize
.
b
.
°¨èddr
 = 
RX_FIFO_FS_SIZE
;

1266 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
≈txfifosize
.
d32
 );

1270 
txfifosize
.
b
.
°¨èddr
 = 
≈txfifosize
.b.°¨èdd∏+Ç±xfifosize.b.
dïth
;

1271 
txfifosize
.
b
.
dïth
 = 
TX1_FIFO_FS_SIZE
;

1272 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[0], 
txfifosize
.
d32
 );

1276 
txfifosize
.
b
.
°¨èddr
 +txfifosize.b.
dïth
;

1277 
txfifosize
.
b
.
dïth
 = 
TX2_FIFO_FS_SIZE
;

1278 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[1], 
txfifosize
.
d32
 );

1282 
txfifosize
.
b
.
°¨èddr
 +txfifosize.b.
dïth
;

1283 
txfifosize
.
b
.
dïth
 = 
TX3_FIFO_FS_SIZE
;

1284 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[2], 
txfifosize
.
d32
 );

1287 #ifde‡
USB_OTG_HS_CORE


1288 if(
pdev
->
cfg
.
c‹eID
 =
USB_OTG_HS_CORE_ID
 )

1293 if(
pdev
->
cfg
.
phy_ôÁ˚
 =
USB_OTG_ULPI_PHY
)

1295 
	`USB_OTG_InôDevS≥ed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_HIGH
);

1299 
	`USB_OTG_InôDevS≥ed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_HIGH_IN_FULL
);

1303 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_HS_SIZE
);

1306 
≈txfifosize
.
b
.
dïth
 = 
TX0_FIFO_HS_SIZE
;

1307 
≈txfifosize
.
b
.
°¨èddr
 = 
RX_FIFO_HS_SIZE
;

1308 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
≈txfifosize
.
d32
 );

1312 
txfifosize
.
b
.
°¨èddr
 = 
≈txfifosize
.b.°¨èdd∏+Ç±xfifosize.b.
dïth
;

1313 
txfifosize
.
b
.
dïth
 = 
TX1_FIFO_HS_SIZE
;

1314 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[0], 
txfifosize
.
d32
 );

1318 
txfifosize
.
b
.
°¨èddr
 +txfifosize.b.
dïth
;

1319 
txfifosize
.
b
.
dïth
 = 
TX2_FIFO_HS_SIZE
;

1320 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[1], 
txfifosize
.
d32
 );

1324 
txfifosize
.
b
.
°¨èddr
 +txfifosize.b.
dïth
;

1325 
txfifosize
.
b
.
dïth
 = 
TX3_FIFO_HS_SIZE
;

1326 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[2], 
txfifosize
.
d32
 );

1329 
txfifosize
.
b
.
°¨èddr
 +txfifosize.b.
dïth
;

1330 
txfifosize
.
b
.
dïth
 = 
TX4_FIFO_HS_SIZE
;

1331 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[3], 
txfifosize
.
d32
 );

1335 
txfifosize
.
b
.
°¨èddr
 +txfifosize.b.
dïth
;

1336 
txfifosize
.
b
.
dïth
 = 
TX5_FIFO_HS_SIZE
;

1337 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[4], 
txfifosize
.
d32
 );

1341 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10);

1342 
	`USB_OTG_FlushRxFifo
(
pdev
);

1344 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DIEPMSK
, 0 );

1345 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DOEPMSK
, 0 );

1346 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

1347 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
, 0 );

1349 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
; i++)

1351 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
i
]->
DIEPCTL
);

1352 i‡(
dï˘l
.
b
.
ïía
)

1354 
dï˘l
.
d32
 = 0;

1355 
dï˘l
.
b
.
ïdis
 = 1;

1356 
dï˘l
.
b
.
¢ak
 = 1;

1360 
dï˘l
.
d32
 = 0;

1362 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
INEP_REGS
[
i
]->
DIEPCTL
, 
dï˘l
.
d32
);

1363 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
INEP_REGS
[
i
]->
DIEPTSIZ
, 0);

1364 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

1366 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
; i++)

1368 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1369 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
i
]->
DOEPCTL
);

1370 i‡(
dï˘l
.
b
.
ïía
)

1372 
dï˘l
.
d32
 = 0;

1373 
dï˘l
.
b
.
ïdis
 = 1;

1374 
dï˘l
.
b
.
¢ak
 = 1;

1378 
dï˘l
.
d32
 = 0;

1380 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[
i
]->
DOEPCTL
, 
dï˘l
.
d32
);

1381 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[
i
]->
DOEPTSIZ
, 0);

1382 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

1384 
msk
.
d32
 = 0;

1385 
msk
.
b
.
txfifound∫
 = 1;

1386 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPMSK
, 
msk
.
d32
, msk.d32);

1388 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1390 
dthr˘l
.
d32
 = 0;

1391 
dthr˘l
.
b
.
n⁄_iso_thr_í
 = 1;

1392 
dthr˘l
.
b
.
iso_thr_í
 = 1;

1393 
dthr˘l
.
b
.
tx_thr_Àn
 = 64;

1394 
dthr˘l
.
b
.
rx_thr_í
 = 1;

1395 
dthr˘l
.
b
.
rx_thr_Àn
 = 64;

1396 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
DREGS
->
DTHRCTL
, 
dthr˘l
.
d32
);

1398 
	`USB_OTG_E«bÀDevI¡
(
pdev
);

1399  
°©us
;

1400 
	}
}

1408 
USB_OTG_STS
 
	$USB_OTG_E«bÀDevI¡
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1410 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1411 
USB_OTG_GINTMSK_Ty≥Def
 
ötmsk
;

1413 
ötmsk
.
d32
 = 0;

1416 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0);

1418 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 0xBFFFFFFF);

1420 
	`USB_OTG_E«bÀComm⁄I¡
(
pdev
);

1422 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 0)

1424 
ötmsk
.
b
.
rx°sqlvl
 = 1;

1428 
ötmsk
.
b
.
usbsu•íd
 = 1;

1429 
ötmsk
.
b
.
usbª£t
 = 1;

1430 
ötmsk
.
b
.
íumd⁄e
 = 1;

1431 
ötmsk
.
b
.
öïöå
 = 1;

1432 
ötmsk
.
b
.
ouãpöå
 = 1;

1433 
ötmsk
.
b
.
soföå
 = 1;

1435 
ötmsk
.
b
.
öcom∂isoö
 = 1;

1436 
ötmsk
.
b
.
öcom∂isoout
 = 1;

1437 #ifde‡
VBUS_SENSING_ENABLED


1438 
ötmsk
.
b
.
£s§eqöå
 = 1;

1439 
ötmsk
.
b
.
Ÿgöå
 = 1;

1441 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
ötmsk
.
d32
, intmsk.d32);

1442  
°©us
;

1443 
	}
}

1452 
USB_OTG_SPEED
 
	$USB_OTG_GëDevi˚S≥ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

1454 
USB_OTG_DSTS_Ty≥Def
 
d°s
;

1455 
USB_OTG_SPEED
 
•ìd
 = 
USB_SPEED_UNKNOWN
;

1458 
d°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DSTS
);

1460 
d°s
.
b
.
íum•d
)

1462 
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
:

1463 
•ìd
 = 
USB_SPEED_HIGH
;

1465 
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
:

1466 
DSTS_ENUMSPD_FS_PHY_48MHZ
:

1467 
•ìd
 = 
USB_SPEED_FULL
;

1470 
DSTS_ENUMSPD_LS_PHY_6MHZ
:

1471 
•ìd
 = 
USB_SPEED_LOW
;

1474 
•ìd
 = 
USB_SPEED_FULL
;

1478  
•ìd
;

1479 
	}
}

1487 
USB_OTG_STS
 
	$USB_OTG_EP0A˘iv©e
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1489 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1490 
USB_OTG_DSTS_Ty≥Def
 
d°s
;

1491 
USB_OTG_DEPCTL_Ty≥Def
 
dõp˘l
;

1492 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

1494 
d˘l
.
d32
 = 0;

1496 
d°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DSTS
);

1497 
dõp˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[0]->
DIEPCTL
);

1499 
d°s
.
b
.
íum•d
)

1501 
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
:

1502 
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
:

1503 
DSTS_ENUMSPD_FS_PHY_48MHZ
:

1504 
dõp˘l
.
b
.
mps
 = 
DEP0CTL_MPS_64
;

1506 
DSTS_ENUMSPD_LS_PHY_6MHZ
:

1507 
dõp˘l
.
b
.
mps
 = 
DEP0CTL_MPS_8
;

1510 
dõp˘l
.
b
.
mps
 = 
DEP0CTL_MPS_64
;

1513 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[0]->
DIEPCTL
, 
dõp˘l
.
d32
);

1514 
d˘l
.
b
.
cg≈ö«k
 = 1;

1515 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
d˘l
.
d32
, dctl.d32);

1516  
°©us
;

1517 
	}
}

1525 
USB_OTG_STS
 
	$USB_OTG_EPA˘iv©e
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
)

1527 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1528 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1529 
USB_OTG_DAINT_Ty≥Def
 
daötmsk
;

1530 
__IO
 
uöt32_t
 *
addr
;

1533 
dï˘l
.
d32
 = 0;

1534 
daötmsk
.
d32
 = 0;

1536 i‡(
ï
->
is_ö
 == 1)

1538 
addr
 = &
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
;

1539 
daötmsk
.
ï
.
ö
 = 1 <<Ép->
num
;

1543 
addr
 = &
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
;

1544 
daötmsk
.
ï
.
out
 = 1 <<Ép->
num
;

1548 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
addr
);

1549 i‡(!
dï˘l
.
b
.
usba˘ï
)

1551 
dï˘l
.
b
.
mps
 = 
ï
->
max∑ckë
;

1552 
dï˘l
.
b
.
ïty≥
 = 
ï
->
ty≥
;

1553 
dï˘l
.
b
.
tx‚um
 = 
ï
->
tx_fifo_num
;

1554 
dï˘l
.
b
.
£td0pid
 = 1;

1555 
dï˘l
.
b
.
usba˘ï
 = 1;

1556 
	`USB_OTG_WRITE_REG32
(
addr
, 
dï˘l
.
d32
);

1559 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


1560 if((
ï
->
num
 =1)&&(
pdev
->
cfg
.
c‹eID
 =
USB_OTG_HS_CORE_ID
))

1562 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DEACHMSK
, 0, 
daötmsk
.
d32
);

1566 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
, 0, 
daötmsk
.
d32
);

1567  
°©us
;

1568 
	}
}

1576 
USB_OTG_STS
 
	$USB_OTG_EPDó˘iv©e
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
)

1578 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1579 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1580 
USB_OTG_DAINT_Ty≥Def
 
daötmsk
;

1581 
__IO
 
uöt32_t
 *
addr
;

1583 
dï˘l
.
d32
 = 0;

1584 
daötmsk
.
d32
 = 0;

1586 i‡(
ï
->
is_ö
 == 1)

1588 
addr
 = &
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
;

1589 
daötmsk
.
ï
.
ö
 = 1 <<Ép->
num
;

1593 
addr
 = &
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
;

1594 
daötmsk
.
ï
.
out
 = 1 <<Ép->
num
;

1596 
dï˘l
.
b
.
usba˘ï
 = 0;

1597 
	`USB_OTG_WRITE_REG32
(
addr
, 
dï˘l
.
d32
);

1600 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


1601 if((
ï
->
num
 =1)&&(
pdev
->
cfg
.
c‹eID
 =
USB_OTG_HS_CORE_ID
))

1603 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DEACHMSK
, 
daötmsk
.
d32
, 0);

1607 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
, 
daötmsk
.
d32
, 0);

1608  
°©us
;

1609 
	}
}

1618 
USB_OTG_STS
 
	$USB_OTG_EPSèπX„r
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
)

1620 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1621 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1622 
USB_OTG_DEPXFRSIZ_Ty≥Def
 
dïtsiz
;

1623 
USB_OTG_DSTS_Ty≥Def
 
d°s
;

1624 
uöt32_t
 
fif€m±ymsk
 = 0;

1626 
dï˘l
.
d32
 = 0;

1627 
dïtsiz
.
d32
 = 0;

1629 i‡(
ï
->
is_ö
 == 1)

1631 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
));

1632 
dïtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPTSIZ
));

1634 i‡(
ï
->
x„r_Àn
 == 0)

1636 
dïtsiz
.
b
.
x„rsize
 = 0;

1637 
dïtsiz
.
b
.
pkt˙t
 = 1;

1646 
dïtsiz
.
b
.
x„rsize
 = 
ï
->
x„r_Àn
;

1647 
dïtsiz
.
b
.
pkt˙t
 = (
ï
->
x„r_Àn
 - 1 +Ép->
max∑ckë
) /Ép->maxpacket;

1649 i‡(
ï
->
ty≥
 =
EP_TYPE_ISOC
)

1651 
dïtsiz
.
b
.
mc
 = 1;

1654 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPTSIZ
, 
dïtsiz
.
d32
);

1656 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1658 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPDMA
,Ép->
dma_addr
);

1662 i‡(
ï
->
ty≥
 !
EP_TYPE_ISOC
)

1665 i‡(
ï
->
x„r_Àn
 > 0)

1667 
fif€m±ymsk
 = 1 << 
ï
->
num
;

1668 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
, 0, 
fif€m±ymsk
);

1674 i‡(
ï
->
ty≥
 =
EP_TYPE_ISOC
)

1676 
d°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DSTS
);

1678 i‡(((
d°s
.
b
.
sof‚
)&0x1) == 0)

1680 
dï˘l
.
b
.
£td1pid
 = 1;

1684 
dï˘l
.
b
.
£td0pid
 = 1;

1689 
dï˘l
.
b
.
˙ak
 = 1;

1690 
dï˘l
.
b
.
ïía
 = 1;

1691 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
, 
dï˘l
.
d32
);

1693 i‡(
ï
->
ty≥
 =
EP_TYPE_ISOC
)

1695 
	`USB_OTG_WrôePackë
(
pdev
, 
ï
->
x„r_buff
,Ép->
num
,Ép->
x„r_Àn
);

1701 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
));

1702 
dïtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPTSIZ
));

1707 i‡(
ï
->
x„r_Àn
 == 0)

1709 
dïtsiz
.
b
.
x„rsize
 = 
ï
->
max∑ckë
;

1710 
dïtsiz
.
b
.
pkt˙t
 = 1;

1714 
dïtsiz
.
b
.
pkt˙t
 = (
ï
->
x„r_Àn
 + (ï->
max∑ckë
 - 1)) /Ép->maxpacket;

1715 
dïtsiz
.
b
.
x„rsize
 = dïtsiz.b.
pkt˙t
 * 
ï
->
max∑ckë
;

1716 
ï
->
x„r_Àn
 = 
dïtsiz
.
b
.
x„rsize
 ;

1718 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPTSIZ
, 
dïtsiz
.
d32
);

1720 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1722 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPDMA
,Ép->
dma_addr
);

1725 i‡(
ï
->
ty≥
 =
EP_TYPE_ISOC
)

1727 i‡(
ï
->
eví_odd_‰ame
)

1729 
dï˘l
.
b
.
£td1pid
 = 1;

1733 
dï˘l
.
b
.
£td0pid
 = 1;

1737 
dï˘l
.
b
.
˙ak
 = 1;

1738 
dï˘l
.
b
.
ïía
 = 1;

1739 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
, 
dï˘l
.
d32
);

1741  
°©us
;

1742 
	}
}

1751 
USB_OTG_STS
 
	$USB_OTG_EP0SèπX„r
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
)

1753 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1754 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1755 
USB_OTG_DEP0XFRSIZ_Ty≥Def
 
dïtsiz
;

1756 
USB_OTG_INEPREGS
 *
ö_ªgs
;

1757 
uöt32_t
 
fif€m±ymsk
 = 0;

1759 
dï˘l
.
d32
 = 0;

1760 
dïtsiz
.
d32
 = 0;

1762 i‡(
ï
->
is_ö
 == 1)

1764 
ö_ªgs
 = 
pdev
->
ªgs
.
INEP_REGS
[0];

1765 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
ö_ªgs
->
DIEPCTL
);

1766 
dïtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
ö_ªgs
->
DIEPTSIZ
);

1768 i‡(
ï
->
x„r_Àn
 == 0)

1770 
dïtsiz
.
b
.
x„rsize
 = 0;

1771 
dïtsiz
.
b
.
pkt˙t
 = 1;

1776 i‡(
ï
->
x„r_Àn
 >Ép->
max∑ckë
)

1778 
ï
->
x„r_Àn
 =Ép->
max∑ckë
;

1779 
dïtsiz
.
b
.
x„rsize
 = 
ï
->
max∑ckë
;

1783 
dïtsiz
.
b
.
x„rsize
 = 
ï
->
x„r_Àn
;

1785 
dïtsiz
.
b
.
pkt˙t
 = 1;

1787 
	`USB_OTG_WRITE_REG32
(&
ö_ªgs
->
DIEPTSIZ
, 
dïtsiz
.
d32
);

1789 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1791 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPDMA
,Ép->
dma_addr
);

1795 
dï˘l
.
b
.
˙ak
 = 1;

1796 
dï˘l
.
b
.
ïía
 = 1;

1797 
	`USB_OTG_WRITE_REG32
(&
ö_ªgs
->
DIEPCTL
, 
dï˘l
.
d32
);

1801 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 0)

1804 i‡(
ï
->
x„r_Àn
 > 0)

1807 
fif€m±ymsk
 |1 << 
ï
->
num
;

1808 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
, 0, 
fif€m±ymsk
);

1816 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
);

1817 
dïtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPTSIZ
);

1821 i‡(
ï
->
x„r_Àn
 == 0)

1823 
dïtsiz
.
b
.
x„rsize
 = 
ï
->
max∑ckë
;

1824 
dïtsiz
.
b
.
pkt˙t
 = 1;

1828 
ï
->
x„r_Àn
 =Ép->
max∑ckë
;

1829 
dïtsiz
.
b
.
x„rsize
 = 
ï
->
max∑ckë
;

1830 
dïtsiz
.
b
.
pkt˙t
 = 1;

1832 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPTSIZ
, 
dïtsiz
.
d32
);

1833 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1835 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPDMA
,Ép->
dma_addr
);

1838 
dï˘l
.
b
.
˙ak
 = 1;

1839 
dï˘l
.
b
.
ïía
 = 1;

1840 
	`USB_OTG_WRITE_REG32
 (&(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
), 
dï˘l
.
d32
);

1843  
°©us
;

1844 
	}
}

1852 
USB_OTG_STS
 
	$USB_OTG_EPSëSèŒ
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
)

1854 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1855 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1856 
__IO
 
uöt32_t
 *
dï˘l_addr
;

1858 
dï˘l
.
d32
 = 0;

1859 i‡(
ï
->
is_ö
 == 1)

1861 
dï˘l_addr
 = &(
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
);

1862 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

1864 i‡(
dï˘l
.
b
.
ïía
)

1866 
dï˘l
.
b
.
ïdis
 = 1;

1868 
dï˘l
.
b
.
°Æl
 = 1;

1869 
	`USB_OTG_WRITE_REG32
(
dï˘l_addr
, 
dï˘l
.
d32
);

1873 
dï˘l_addr
 = &(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
);

1874 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

1876 
dï˘l
.
b
.
°Æl
 = 1;

1877 
	`USB_OTG_WRITE_REG32
(
dï˘l_addr
, 
dï˘l
.
d32
);

1879  
°©us
;

1880 
	}
}

1888 
USB_OTG_STS
 
	$USB_OTG_EPCÀ¨SèŒ
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
)

1890 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1891 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1892 
__IO
 
uöt32_t
 *
dï˘l_addr
;

1894 
dï˘l
.
d32
 = 0;

1896 i‡(
ï
->
is_ö
 == 1)

1898 
dï˘l_addr
 = &(
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
);

1902 
dï˘l_addr
 = &(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
);

1904 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

1906 
dï˘l
.
b
.
°Æl
 = 0;

1907 i‡(
ï
->
ty≥
 =
EP_TYPE_INTR
 ||Ép->ty≥ =
EP_TYPE_BULK
)

1909 
dï˘l
.
b
.
£td0pid
 = 1;

1911 
	`USB_OTG_WRITE_REG32
(
dï˘l_addr
, 
dï˘l
.
d32
);

1912  
°©us
;

1913 
	}
}

1921 
uöt32_t
 
	$USB_OTG_RódDevAŒOutEp_ôr
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1923 
uöt32_t
 
v
;

1924 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DAINT
);

1925 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
);

1926  ((
v
 & 0xffff0000) >> 16);

1927 
	}
}

1936 
uöt32_t
 
	$USB_OTG_RódDevOutEP_ôr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
)

1938 
uöt32_t
 
v
;

1939 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ïnum
]->
DOEPINT
);

1940 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DOEPMSK
);

1941  
v
;

1942 
	}
}

1950 
uöt32_t
 
	$USB_OTG_RódDevAŒInEPIå
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1952 
uöt32_t
 
v
;

1953 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DAINT
);

1954 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
);

1955  (
v
 & 0xffff);

1956 
	}
}

1963 
	$USB_OTG_EP0_OutSèπ
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1965 
USB_OTG_DEP0XFRSIZ_Ty≥Def
 
d€±size0
;

1966 
d€±size0
.
d32
 = 0;

1967 
d€±size0
.
b
.
sup˙t
 = 3;

1968 
d€±size0
.
b
.
pkt˙t
 = 1;

1969 
d€±size0
.
b
.
x„rsize
 = 8 * 3;

1970 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[0]->
DOEPTSIZ
, 
d€±size0
.
d32
 );

1972 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1974 
USB_OTG_DEPCTL_Ty≥Def
 
d€p˘l
;

1975 
d€p˘l
.
d32
 = 0;

1976 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[0]->
DOEPDMA
,

1977 (
uöt32_t
)&
pdev
->
dev
.
£tup_∑ckë
);

1980 
d€p˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[0]->
DOEPCTL
);

1981 
d€p˘l
.
b
.
ïía
 = 1;

1982 
d€p˘l
.
d32
 = 0x80008000;

1983 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[0]->
DOEPCTL
, 
d€p˘l
.
d32
);

1985 
	}
}

1992 
	$USB_OTG_A˘iveRemŸeWakeup
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1995 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

1996 
USB_OTG_DSTS_Ty≥Def
 
d°s
;

1997 
USB_OTG_PCGCCTL_Ty≥Def
 
powî
;

1999 i‡(
pdev
->
dev
.
DevRemŸeWakeup
)

2001 
d°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DSTS
);

2002 if(
d°s
.
b
.
su•°s
 == 1)

2004 if(
pdev
->
cfg
.
low_powî
)

2007 
powî
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
ªgs
.
PCGCCTL
);

2008 
powî
.
b
.
g©eh˛k
 = 0;

2009 
powî
.
b
.
°›p˛k
 = 0;

2010 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 
powî
.
d32
);

2013 
d˘l
.
d32
 = 0;

2014 
d˘l
.
b
.
rmtwkupsig
 = 1;

2015 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 0, 
d˘l
.
d32
);

2016 
	`USB_OTG_BSP_mDñay
(5);

2017 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
d˘l
.
d32
, 0 );

2020 
	}
}

2028 
	$USB_OTG_Ung©eClock
(
USB_OTG_CORE_HANDLE
 *
pdev
)

2030 if(
pdev
->
cfg
.
low_powî
)

2033 
USB_OTG_DSTS_Ty≥Def
 
d°s
;

2034 
USB_OTG_PCGCCTL_Ty≥Def
 
powî
;

2036 
d°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DSTS
);

2038 if(
d°s
.
b
.
su•°s
 == 1)

2041 
powî
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
ªgs
.
PCGCCTL
);

2042 
powî
.
b
.
g©eh˛k
 = 0;

2043 
powî
.
b
.
°›p˛k
 = 0;

2044 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 
powî
.
d32
);

2048 
	}
}

2055 
	$USB_OTG_St›Devi˚
(
USB_OTG_CORE_HANDLE
 *
pdev
)

2057 
uöt32_t
 
i
;

2059 
pdev
->
dev
.
devi˚_°©us
 = 1;

2061 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
 ; i++)

2063 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

2064 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

2067 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DIEPMSK
, 0 );

2068 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DOEPMSK
, 0 );

2069 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
, 0 );

2070 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

2073 
	`USB_OTG_FlushRxFifo
(
pdev
);

2074 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10 );

2075 
	}
}

2084 
uöt32_t
 
	$USB_OTG_GëEPSètus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
USB_OTG_EP
 *
ï
)

2086 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

2087 
__IO
 
uöt32_t
 *
dï˘l_addr
;

2088 
uöt32_t
 
Sètus
 = 0;

2090 
dï˘l
.
d32
 = 0;

2091 i‡(
ï
->
is_ö
 == 1)

2093 
dï˘l_addr
 = &(
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
);

2094 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

2096 i‡(
dï˘l
.
b
.
°Æl
 == 1)

2098 
Sètus
 = 
USB_OTG_EP_TX_STALL
;

2100 i‡(
dï˘l
.
b
.
«k°s
 == 1)

2102 
Sètus
 = 
USB_OTG_EP_TX_NAK
;

2106 
Sètus
 = 
USB_OTG_EP_TX_VALID
;

2111 
dï˘l_addr
 = &(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
);

2112 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

2113 i‡(
dï˘l
.
b
.
°Æl
 == 1)

2115 
Sètus
 = 
USB_OTG_EP_RX_STALL
;

2117 i‡(
dï˘l
.
b
.
«k°s
 == 1)

2119 
Sètus
 = 
USB_OTG_EP_RX_NAK
;

2123 
Sètus
 = 
USB_OTG_EP_RX_VALID
;

2128  
Sètus
;

2129 
	}
}

2138 
	$USB_OTG_SëEPSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
 , 
uöt32_t
 
Sètus
)

2140 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

2141 
__IO
 
uöt32_t
 *
dï˘l_addr
;

2143 
dï˘l
.
d32
 = 0;

2146 i‡(
ï
->
is_ö
 == 1)

2148 
dï˘l_addr
 = &(
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
);

2149 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

2151 i‡(
Sètus
 =
USB_OTG_EP_TX_STALL
)

2153 
	`USB_OTG_EPSëSèŒ
(
pdev
, 
ï
); ;

2155 i‡(
Sètus
 =
USB_OTG_EP_TX_NAK
)

2157 
dï˘l
.
b
.
¢ak
 = 1;

2159 i‡(
Sètus
 =
USB_OTG_EP_TX_VALID
)

2161 i‡(
dï˘l
.
b
.
°Æl
 == 1)

2163 
ï
->
eví_odd_‰ame
 = 0;

2164 
	`USB_OTG_EPCÀ¨SèŒ
(
pdev
, 
ï
);

2167 
dï˘l
.
b
.
˙ak
 = 1;

2168 
dï˘l
.
b
.
usba˘ï
 = 1;

2169 
dï˘l
.
b
.
ïía
 = 1;

2171 i‡(
Sètus
 =
USB_OTG_EP_TX_DIS
)

2173 
dï˘l
.
b
.
usba˘ï
 = 0;

2183 
dï˘l_addr
 = &(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
);

2184 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

2186 i‡(
Sètus
 =
USB_OTG_EP_RX_STALL
) {

2187 
dï˘l
.
b
.
°Æl
 = 1;

2189 i‡(
Sètus
 =
USB_OTG_EP_RX_NAK
)

2191 
dï˘l
.
b
.
¢ak
 = 1;

2193 i‡(
Sètus
 =
USB_OTG_EP_RX_VALID
)

2195 i‡(
dï˘l
.
b
.
°Æl
 == 1)

2197 
ï
->
eví_odd_‰ame
 = 0;

2198 
	`USB_OTG_EPCÀ¨SèŒ
(
pdev
, 
ï
);

2201 
dï˘l
.
b
.
˙ak
 = 1;

2202 
dï˘l
.
b
.
usba˘ï
 = 1;

2203 
dï˘l
.
b
.
ïía
 = 1;

2205 i‡(
Sètus
 =
USB_OTG_EP_RX_DIS
)

2207 
dï˘l
.
b
.
usba˘ï
 = 0;

2216 
	`USB_OTG_WRITE_REG32
(
dï˘l_addr
, 
dï˘l
.
d32
);

2217 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\src\usb_dcd.c

29 
	~"usb_dcd.h
"

30 
	~"usb_b•.h
"

91 
	$DCD_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

92 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
)

94 
uöt32_t
 
i
;

95 
USB_OTG_EP
 *
ï
;

97 
	`USB_OTG_Sñe˘C‹e
 (
pdev
 , 
c‹eID
);

99 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_DEFAULT
;

100 
pdev
->
dev
.
devi˚_addªss
 = 0;

103 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
 ; i++)

105 
ï
 = &
pdev
->
dev
.
ö_ï
[
i
];

107 
ï
->
is_ö
 = 1;

108 
ï
->
num
 = 
i
;

109 
ï
->
tx_fifo_num
 = 
i
;

111 
ï
->
ty≥
 = 
EP_TYPE_CTRL
;

112 
ï
->
max∑ckë
 = 
USB_OTG_MAX_EP0_SIZE
;

113 
ï
->
x„r_buff
 = 0;

114 
ï
->
x„r_Àn
 = 0;

117 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
; i++)

119 
ï
 = &
pdev
->
dev
.
out_ï
[
i
];

121 
ï
->
is_ö
 = 0;

122 
ï
->
num
 = 
i
;

123 
ï
->
tx_fifo_num
 = 
i
;

125 
ï
->
ty≥
 = 
EP_TYPE_CTRL
;

126 
ï
->
max∑ckë
 = 
USB_OTG_MAX_EP0_SIZE
;

127 
ï
->
x„r_buff
 = 0;

128 
ï
->
x„r_Àn
 = 0;

131 
	`USB_OTG_DißbÀGlobÆI¡
(
pdev
);

133 #i‡
	`deföed
 (
STM32F446xx
Ë|| deföed (
STM32F469_479xx
)

136 
	`USB_OTG_SëCuºítMode
(
pdev
, 
DEVICE_MODE
);

139 
	`USB_OTG_C‹eInô
(
pdev
);

144 
	`USB_OTG_C‹eInô
(
pdev
);

147 
	`USB_OTG_SëCuºítMode
(
pdev
, 
DEVICE_MODE
);

152 
	`USB_OTG_C‹eInôDev
(
pdev
);

155 
	`USB_OTG_E«bÀGlobÆI¡
(
pdev
);

156 
	}
}

165 
uöt32_t
 
	$DCD_EP_O≥n
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

166 
uöt8_t
 
ï_addr
,

167 
uöt16_t
 
ï_mps
,

168 
uöt8_t
 
ï_ty≥
)

170 
USB_OTG_EP
 *
ï
;

172 i‡((
ï_addr
 & 0x80) == 0x80)

174 
ï
 = &
pdev
->
dev
.
ö_ï
[
ï_addr
 & 0x7F];

178 
ï
 = &
pdev
->
dev
.
out_ï
[
ï_addr
 & 0x7F];

180 
ï
->
num
 = 
ï_addr
 & 0x7F;

182 
ï
->
is_ö
 = (0x80 & 
ï_addr
) != 0;

183 
ï
->
max∑ckë
 = 
ï_mps
;

184 
ï
->
ty≥
 = 
ï_ty≥
;

185 i‡(
ï
->
is_ö
)

188 
ï
->
tx_fifo_num
 =Ép->
num
;

191 i‡(
ï_ty≥
 =
USB_OTG_EP_BULK
 )

193 
ï
->
d©a_pid_°¨t
 = 0;

195 
	`USB_OTG_EPA˘iv©e
(
pdev
 , 
ï
 );

197 
	}
}

204 
uöt32_t
 
	$DCD_EP_Clo£
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ï_addr
)

206 
USB_OTG_EP
 *
ï
;

208 i‡((
ï_addr
&0x80) == 0x80)

210 
ï
 = &
pdev
->
dev
.
ö_ï
[
ï_addr
 & 0x7F];

214 
ï
 = &
pdev
->
dev
.
out_ï
[
ï_addr
 & 0x7F];

216 
ï
->
num
 = 
ï_addr
 & 0x7F;

217 
ï
->
is_ö
 = (0x80 & 
ï_addr
) != 0;

218 
	`USB_OTG_EPDó˘iv©e
(
pdev
 , 
ï
 );

220 
	}
}

231 
uöt32_t
 
	$DCD_EP_Pª∑ªRx
–
USB_OTG_CORE_HANDLE
 *
pdev
,

232 
uöt8_t
 
ï_addr
,

233 
uöt8_t
 *
pbuf
,

234 
uöt16_t
 
buf_Àn
)

236 
USB_OTG_EP
 *
ï
;

238 
ï
 = &
pdev
->
dev
.
out_ï
[
ï_addr
 & 0x7F];

241 
ï
->
x„r_buff
 = 
pbuf
;

242 
ï
->
x„r_Àn
 = 
buf_Àn
;

243 
ï
->
x„r_cou¡
 = 0;

244 
ï
->
is_ö
 = 0;

245 
ï
->
num
 = 
ï_addr
 & 0x7F;

247 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

249 
ï
->
dma_addr
 = (
uöt32_t
)
pbuf
;

252 i‡–
ï
->
num
 == 0 )

254 
	`USB_OTG_EP0SèπX„r
(
pdev
 , 
ï
);

258 
	`USB_OTG_EPSèπX„r
(
pdev
, 
ï
 );

261 
	}
}

271 
uöt32_t
 
	$DCD_EP_Tx
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

272 
uöt8_t
 
ï_addr
,

273 
uöt8_t
 *
pbuf
,

274 
uöt32_t
 
buf_Àn
)

276 
USB_OTG_EP
 *
ï
;

278 
ï
 = &
pdev
->
dev
.
ö_ï
[
ï_addr
 & 0x7F];

281 
ï
->
is_ö
 = 1;

282 
ï
->
num
 = 
ï_addr
 & 0x7F;

283 
ï
->
x„r_buff
 = 
pbuf
;

284 
ï
->
dma_addr
 = (
uöt32_t
)
pbuf
;

285 
ï
->
x„r_cou¡
 = 0;

286 
ï
->
x„r_Àn
 = 
buf_Àn
;

288 i‡–
ï
->
num
 == 0 )

290 
	`USB_OTG_EP0SèπX„r
(
pdev
 , 
ï
);

294 
	`USB_OTG_EPSèπX„r
(
pdev
, 
ï
 );

297 
	}
}

306 
uöt32_t
 
	$DCD_EP_SèŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
ïnum
)

308 
USB_OTG_EP
 *
ï
;

309 i‡((0x80 & 
ïnum
) == 0x80)

311 
ï
 = &
pdev
->
dev
.
ö_ï
[
ïnum
 & 0x7F];

315 
ï
 = &
pdev
->
dev
.
out_ï
[
ïnum
];

318 
ï
->
is_°Æl
 = 1;

319 
ï
->
num
 = 
ïnum
 & 0x7F;

320 
ï
->
is_ö
 = ((
ïnum
 & 0x80) == 0x80);

322 
	`USB_OTG_EPSëSèŒ
(
pdev
 , 
ï
);

324 
	}
}

333 
uöt32_t
 
	$DCD_EP_CÃSèŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
ïnum
)

335 
USB_OTG_EP
 *
ï
;

336 i‡((0x80 & 
ïnum
) == 0x80)

338 
ï
 = &
pdev
->
dev
.
ö_ï
[
ïnum
 & 0x7F];

342 
ï
 = &
pdev
->
dev
.
out_ï
[
ïnum
];

345 
ï
->
is_°Æl
 = 0;

346 
ï
->
num
 = 
ïnum
 & 0x7F;

347 
ï
->
is_ö
 = ((
ïnum
 & 0x80) == 0x80);

349 
	`USB_OTG_EPCÀ¨SèŒ
(
pdev
 , 
ï
);

351 
	}
}

360 
uöt32_t
 
	$DCD_EP_Flush
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
)

363 i‡((
ïnum
 & 0x80) == 0x80)

365 
	`USB_OTG_FlushTxFifo
(
pdev
, 
ïnum
 & 0x7F);

369 
	`USB_OTG_FlushRxFifo
(
pdev
);

373 
	}
}

382 
	$DCD_EP_SëAddªss
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
addªss
)

384 
USB_OTG_DCFG_Ty≥Def
 
dcfg
;

385 
dcfg
.
d32
 = 0;

386 
dcfg
.
b
.
devaddr
 = 
addªss
;

387 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
DREGS
->
DCFG
, 0, 
dcfg
.
d32
);

388 
	}
}

395 
	$DCD_DevC⁄√˘
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

397 #i‚de‡
USE_OTG_MODE


398 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

399 
d˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
);

401 
d˘l
.
b
.
s·disc⁄
 = 0;

402 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
d˘l
.
d32
);

403 
	`USB_OTG_BSP_mDñay
(3);

405 
	}
}

413 
	$DCD_DevDisc⁄√˘
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

415 #i‚de‡
USE_OTG_MODE


416 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

417 
d˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
);

419 
d˘l
.
b
.
s·disc⁄
 = 1;

420 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
d˘l
.
d32
);

421 
	`USB_OTG_BSP_mDñay
(3);

423 
	}
}

433 
uöt32_t
 
	$DCD_GëEPSètus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
uöt8_t
 
ïnum
)

435 
USB_OTG_EP
 *
ï
;

436 
uöt32_t
 
Sètus
 = 0;

438 i‡((0x80 & 
ïnum
) == 0x80)

440 
ï
 = &
pdev
->
dev
.
ö_ï
[
ïnum
 & 0x7F];

444 
ï
 = &
pdev
->
dev
.
out_ï
[
ïnum
];

447 
Sètus
 = 
	`USB_OTG_GëEPSètus
(
pdev
 ,
ï
);

450  
Sètus
;

451 
	}
}

460 
	$DCD_SëEPSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
 , 
uöt32_t
 
Sètus
)

462 
USB_OTG_EP
 *
ï
;

464 i‡((0x80 & 
ïnum
) == 0x80)

466 
ï
 = &
pdev
->
dev
.
ö_ï
[
ïnum
 & 0x7F];

470 
ï
 = &
pdev
->
dev
.
out_ï
[
ïnum
];

473 
	`USB_OTG_SëEPSètus
(
pdev
 ,
ï
 , 
Sètus
);

474 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\src\usbd_req.c

29 
	~"usbd_ªq.h
"

30 
	~"usbd_i‹eq.h
"

31 
	~"usbd_desc.h
"

72 
__IO
 
USB_OTG_DCTL_Ty≥Def
 
SET_TEST_MODE
;

74 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


75 #i‡
deföed
 ( 
__ICCARM__
 )

76 #¥agm®
d©a_Æignmít
=4

79 
__ALIGN_BEGIN
 
uöt32_t
 
USBD_ï_°©us
 
	g__ALIGN_END
 = 0;

81 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


82 #i‡
deföed
 ( 
__ICCARM__
 )

83 #¥agm®
d©a_Æignmít
=4

86 
__ALIGN_BEGIN
 
uöt32_t
 
USBD_deÁu…_cfg
 
	g__ALIGN_END
 = 0;

88 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


89 #i‡
deföed
 ( 
__ICCARM__
 )

90 #¥agm®
d©a_Æignmít
=4

93 
__ALIGN_BEGIN
 
uöt32_t
 
USBD_cfg_°©us
 
	g__ALIGN_END
 = 0;

103 
USBD_GëDes¸ùt‹
(
USB_OTG_CORE_HANDLE
 *
pdev
,

104 
USB_SETUP_REQ
 *
ªq
);

106 
USBD_SëAddªss
(
USB_OTG_CORE_HANDLE
 *
pdev
,

107 
USB_SETUP_REQ
 *
ªq
);

109 
USBD_SëC⁄fig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

110 
USB_SETUP_REQ
 *
ªq
);

112 
USBD_GëC⁄fig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

113 
USB_SETUP_REQ
 *
ªq
);

115 
USBD_GëSètus
(
USB_OTG_CORE_HANDLE
 *
pdev
,

116 
USB_SETUP_REQ
 *
ªq
);

118 
USBD_SëFótuª
(
USB_OTG_CORE_HANDLE
 *
pdev
,

119 
USB_SETUP_REQ
 *
ªq
);

121 
USBD_CÃFótuª
(
USB_OTG_CORE_HANDLE
 *
pdev
,

122 
USB_SETUP_REQ
 *
ªq
);

124 
uöt8_t
 
USBD_GëLí
(uöt8_à*
buf
);

142 
USBD_Sètus
 
	$USBD_StdDevReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
ªq
)

144 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

146 
ªq
->
bReque°
)

148 
USB_REQ_GET_DESCRIPTOR
:

150 
	`USBD_GëDes¸ùt‹
 (
pdev
, 
ªq
) ;

153 
USB_REQ_SET_ADDRESS
:

154 
	`USBD_SëAddªss
(
pdev
, 
ªq
);

157 
USB_REQ_SET_CONFIGURATION
:

158 
	`USBD_SëC⁄fig
 (
pdev
 , 
ªq
);

161 
USB_REQ_GET_CONFIGURATION
:

162 
	`USBD_GëC⁄fig
 (
pdev
 , 
ªq
);

165 
USB_REQ_GET_STATUS
:

166 
	`USBD_GëSètus
 (
pdev
 , 
ªq
);

170 
USB_REQ_SET_FEATURE
:

171 
	`USBD_SëFótuª
 (
pdev
 , 
ªq
);

174 
USB_REQ_CLEAR_FEATURE
:

175 
	`USBD_CÃFótuª
 (
pdev
 , 
ªq
);

179 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

183  
ªt
;

184 
	}
}

193 
USBD_Sètus
 
	$USBD_StdItfReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
ªq
)

195 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

197 
pdev
->
dev
.
devi˚_°©us
)

199 
USB_OTG_CONFIGURED
:

201 i‡(
	`LOBYTE
(
ªq
->
wIndex
Ë<
USBD_ITF_MAX_NUM
)

203 
pdev
->
dev
.
˛ass_cb
->
	`Sëup
 (pdev, 
ªq
);

205 if((
ªq
->
wLígth
 =0)&& (
ªt
 =
USBD_OK
))

207 
	`USBD_CéSídSètus
(
pdev
);

212 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

217 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

220  
ªt
;

221 
	}
}

230 
USBD_Sètus
 
	$USBD_StdEPReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
ªq
)

233 
uöt8_t
 
ï_addr
;

234 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

236 
ï_addr
 = 
	`LOBYTE
(
ªq
->
wIndex
);

239 i‡((
ªq
->
bmReque°
 & 
USB_REQ_TYPE_MASK
Ë=
USB_REQ_TYPE_CLASS
)

241 
pdev
->
dev
.
˛ass_cb
->
	`Sëup
 (pdev, 
ªq
);

242  
ªt
;

245 
ªq
->
bReque°
)

247 
USB_REQ_SET_FEATURE
 :

249 
pdev
->
dev
.
devi˚_°©us
)

251 
USB_OTG_ADDRESSED
:

252 i‡((
ï_addr
 != 0x00) && (ep_addr != 0x80))

254 
	`DCD_EP_SèŒ
(
pdev
 , 
ï_addr
);

258 
USB_OTG_CONFIGURED
:

259 i‡(
ªq
->
wVÆue
 =
USB_FEATURE_EP_HALT
)

261 i‡((
ï_addr
 != 0x00) && (ep_addr != 0x80))

263 
	`DCD_EP_SèŒ
(
pdev
 , 
ï_addr
);

267 
pdev
->
dev
.
˛ass_cb
->
	`Sëup
 (pdev, 
ªq
);

268 
	`USBD_CéSídSètus
(
pdev
);

273 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

278 
USB_REQ_CLEAR_FEATURE
 :

280 
pdev
->
dev
.
devi˚_°©us
)

282 
USB_OTG_ADDRESSED
:

283 i‡((
ï_addr
 != 0x00) && (ep_addr != 0x80))

285 
	`DCD_EP_SèŒ
(
pdev
 , 
ï_addr
);

289 
USB_OTG_CONFIGURED
:

290 i‡(
ªq
->
wVÆue
 =
USB_FEATURE_EP_HALT
)

292 i‡((
ï_addr
 != 0x00) && (ep_addr != 0x80))

294 
	`DCD_EP_CÃSèŒ
(
pdev
 , 
ï_addr
);

295 
pdev
->
dev
.
˛ass_cb
->
	`Sëup
 (pdev, 
ªq
);

297 
	`USBD_CéSídSètus
(
pdev
);

302 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

307 
USB_REQ_GET_STATUS
:

308 
pdev
->
dev
.
devi˚_°©us
)

310 
USB_OTG_ADDRESSED
:

311 i‡((
ï_addr
 != 0x00) && (ep_addr != 0x80))

313 
	`DCD_EP_SèŒ
(
pdev
 , 
ï_addr
);

317 
USB_OTG_CONFIGURED
:

320 i‡((
ï_addr
 & 0x80)== 0x80)

322 if(
pdev
->
dev
.
ö_ï
[
ï_addr
 & 0x7F].
is_°Æl
)

324 
USBD_ï_°©us
 = 0x0001;

328 
USBD_ï_°©us
 = 0x0000;

331 i‡((
ï_addr
 & 0x80)== 0x00)

333 if(
pdev
->
dev
.
out_ï
[
ï_addr
].
is_°Æl
)

335 
USBD_ï_°©us
 = 0x0001;

340 
USBD_ï_°©us
 = 0x0000;

349 
	`USBD_CéSídD©a
 (
pdev
,

350 (
uöt8_t
 *)&
USBD_ï_°©us
,

355 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

363  
ªt
;

364 
	}
}

372 
	$USBD_GëDes¸ùt‹
(
USB_OTG_CORE_HANDLE
 *
pdev
,

373 
USB_SETUP_REQ
 *
ªq
)

375 
uöt16_t
 
Àn
;

376 
uöt8_t
 *
pbuf
;

377 
Àn
 = 
ªq
->
wLígth
 ;

379 
ªq
->
wVÆue
 >> 8)

381 #i‡(
USBD_LPM_ENABLED
 == 1)

382 
USB_DESC_TYPE_BOS
:

383 
pbuf
 = 
pdev
->
pDesc
->
	`GëBOSDes¸ùt‹
’dev->
dev_•ìd
, &
Àn
);

386 
USB_DESC_TYPE_DEVICE
:

387 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëDevi˚Des¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

390 
USB_DESC_TYPE_CONFIGURATION
:

391 
pbuf
 = (
uöt8_t
 *)
pdev
->
dev
.
˛ass_cb
->
	`GëC⁄figDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

392 #ifde‡
USB_OTG_HS_CORE


393 if((
pdev
->
cfg
.
•ìd
 =
USB_OTG_SPEED_FULL
 )&&

394 (
pdev
->
cfg
.
phy_ôÁ˚
 =
USB_OTG_ULPI_PHY
))

396 
pbuf
 = (
uöt8_t
 *)
pdev
->
dev
.
˛ass_cb
->
	`GëOthîC⁄figDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

399 
pbuf
[1] = 
USB_DESC_TYPE_CONFIGURATION
;

400 
pdev
->
dev
.
pC⁄fig_des¸ùt‹
 = 
pbuf
;

403 
USB_DESC_TYPE_STRING
:

404 (
uöt8_t
)(
ªq
->
wVÆue
))

406 
USBD_IDX_LANGID_STR
:

407 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëL™gIDSåDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

410 
USBD_IDX_MFC_STR
:

411 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëM™uÁ˘uªrSåDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

414 
USBD_IDX_PRODUCT_STR
:

415 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëProdu˘SåDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

418 
USBD_IDX_SERIAL_STR
:

419 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëSîülSåDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

422 
USBD_IDX_CONFIG_STR
:

423 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëC⁄figuøti⁄SåDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

426 
USBD_IDX_INTERFACE_STR
:

427 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëI¡îÁ˚SåDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

431 #ifde‡
USB_SUPPORT_USER_STRING_DESC


432 
pbuf
 = 
pdev
->
dev
.
˛ass_cb
->
	`GëU§SåDes¸ùt‹
’dev->
cfg
.
•ìd
, (
ªq
->
wVÆue
Ë, &
Àn
);

435 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

440 
USB_DESC_TYPE_DEVICE_QUALIFIER
:

441 #ifde‡
USB_OTG_HS_CORE


442 if(
pdev
->
cfg
.
•ìd
 =
USB_OTG_SPEED_HIGH
 )

445 
pbuf
 = (
uöt8_t
 *)
pdev
->
dev
.
˛ass_cb
->
	`GëC⁄figDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

447 
USBD_Devi˚QuÆifõrDesc
[4]
pbuf
[14];

448 
USBD_Devi˚QuÆifõrDesc
[5]
pbuf
[15];

449 
USBD_Devi˚QuÆifõrDesc
[6]
pbuf
[16];

451 
pbuf
 = 
USBD_Devi˚QuÆifõrDesc
;

452 
Àn
 = 
USB_LEN_DEV_QUALIFIER_DESC
;

457 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

461 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

465 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
:

466 #ifde‡
USB_OTG_HS_CORE


468 if(
pdev
->
cfg
.
•ìd
 =
USB_OTG_SPEED_HIGH
 )

470 
pbuf
 = (
uöt8_t
 *)
pdev
->
dev
.
˛ass_cb
->
	`GëOthîC⁄figDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

471 
pbuf
[1] = 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
;

476 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

480 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

484 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

488 if((
Àn
 !0)&& (
ªq
->
wLígth
 != 0))

491 
Àn
 = 
	`MIN
÷í , 
ªq
->
wLígth
);

493 
	`USBD_CéSídD©a
 (
pdev
,

494 
pbuf
,

495 
Àn
);

498 
	}
}

507 
	$USBD_SëAddªss
(
USB_OTG_CORE_HANDLE
 *
pdev
,

508 
USB_SETUP_REQ
 *
ªq
)

510 
uöt8_t
 
dev_addr
;

512 i‡((
ªq
->
wIndex
 =0Ë&& (ªq->
wLígth
 == 0))

514 
dev_addr
 = (
uöt8_t
)(
ªq
->
wVÆue
) & 0x7F;

516 i‡(
pdev
->
dev
.
devi˚_°©us
 =
USB_OTG_CONFIGURED
)

518 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

522 
pdev
->
dev
.
devi˚_addªss
 = 
dev_addr
;

523 
	`DCD_EP_SëAddªss
(
pdev
, 
dev_addr
);

524 
	`USBD_CéSídSètus
(
pdev
);

526 i‡(
dev_addr
 != 0)

528 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_ADDRESSED
;

532 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_DEFAULT
;

538 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

540 
	}
}

549 
	$USBD_SëC⁄fig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

550 
USB_SETUP_REQ
 *
ªq
)

553 
uöt8_t
 
cfgidx
;

555 
cfgidx
 = (
uöt8_t
)(
ªq
->
wVÆue
);

557 i‡(
cfgidx
 > 
USBD_CFG_MAX_NUM
 )

559 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

563 
pdev
->
dev
.
devi˚_°©us
)

565 
USB_OTG_ADDRESSED
:

566 i‡(
cfgidx
)

568 
pdev
->
dev
.
devi˚_c⁄fig
 = 
cfgidx
;

569 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_CONFIGURED
;

570 
	`USBD_SëCfg
(
pdev
 , 
cfgidx
);

571 
	`USBD_CéSídSètus
(
pdev
);

575 
	`USBD_CéSídSètus
(
pdev
);

579 
USB_OTG_CONFIGURED
:

580 i‡(
cfgidx
 == 0)

582 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_ADDRESSED
;

583 
pdev
->
dev
.
devi˚_c⁄fig
 = 
cfgidx
;

584 
	`USBD_CÃCfg
(
pdev
 , 
cfgidx
);

585 
	`USBD_CéSídSètus
(
pdev
);

588 i‡(
cfgidx
 !
pdev
->
dev
.
devi˚_c⁄fig
)

591 
	`USBD_CÃCfg
(
pdev
 ,Ödev->
dev
.
devi˚_c⁄fig
);

594 
pdev
->
dev
.
devi˚_c⁄fig
 = 
cfgidx
;

595 
	`USBD_SëCfg
(
pdev
 , 
cfgidx
);

596 
	`USBD_CéSídSètus
(
pdev
);

600 
	`USBD_CéSídSètus
(
pdev
);

605 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

609 
	}
}

618 
	$USBD_GëC⁄fig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

619 
USB_SETUP_REQ
 *
ªq
)

622 i‡(
ªq
->
wLígth
 != 1)

624 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

628 
pdev
->
dev
.
devi˚_°©us
 )

630 
USB_OTG_ADDRESSED
:

632 
	`USBD_CéSídD©a
 (
pdev
,

633 (
uöt8_t
 *)&
USBD_deÁu…_cfg
,

637 
USB_OTG_CONFIGURED
:

639 
	`USBD_CéSídD©a
 (
pdev
,

640 &
pdev
->
dev
.
devi˚_c⁄fig
,

645 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

649 
	}
}

658 
	$USBD_GëSètus
(
USB_OTG_CORE_HANDLE
 *
pdev
,

659 
USB_SETUP_REQ
 *
ªq
)

663 
pdev
->
dev
.
devi˚_°©us
)

665 
USB_OTG_ADDRESSED
:

666 
USB_OTG_CONFIGURED
:

668 #ifde‡
USBD_SELF_POWERED


669 
USBD_cfg_°©us
 = 
USB_CONFIG_SELF_POWERED
;

671 
USBD_cfg_°©us
 = 0x00;

674 i‡(
pdev
->
dev
.
DevRemŸeWakeup
)

676 
USBD_cfg_°©us
 |
USB_CONFIG_REMOTE_WAKEUP
;

679 
	`USBD_CéSídD©a
 (
pdev
,

680 (
uöt8_t
 *)&
USBD_cfg_°©us
,

685 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

688 
	}
}

698 
	$USBD_SëFótuª
(
USB_OTG_CORE_HANDLE
 *
pdev
,

699 
USB_SETUP_REQ
 *
ªq
)

702 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

703 
uöt8_t
 
ã°_mode
 = 0;

705 i‡(
ªq
->
wVÆue
 =
USB_FEATURE_REMOTE_WAKEUP
)

707 
pdev
->
dev
.
DevRemŸeWakeup
 = 1;

708 
pdev
->
dev
.
˛ass_cb
->
	`Sëup
 (pdev, 
ªq
);

709 
	`USBD_CéSídSètus
(
pdev
);

712 i‡((
ªq
->
wVÆue
 =
USB_FEATURE_TEST_MODE
) &&

713 ((
ªq
->
wIndex
 & 0xFF) == 0))

715 
d˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
);

717 
ã°_mode
 = 
ªq
->
wIndex
 >> 8;

718 
ã°_mode
)

721 
d˘l
.
b
.
t°˘l
 = 1;

725 
d˘l
.
b
.
t°˘l
 = 2;

729 
d˘l
.
b
.
t°˘l
 = 3;

733 
d˘l
.
b
.
t°˘l
 = 4;

737 
d˘l
.
b
.
t°˘l
 = 5;

741 
d˘l
.
b
.
t°˘l
 = 1;

744 
SET_TEST_MODE
 = 
d˘l
;

745 
pdev
->
dev
.
ã°_mode
 = 1;

746 
	`USBD_CéSídSètus
(
pdev
);

752 
	}
}

762 
	$USBD_CÃFótuª
(
USB_OTG_CORE_HANDLE
 *
pdev
,

763 
USB_SETUP_REQ
 *
ªq
)

765 
pdev
->
dev
.
devi˚_°©us
)

767 
USB_OTG_ADDRESSED
:

768 
USB_OTG_CONFIGURED
:

769 i‡(
ªq
->
wVÆue
 =
USB_FEATURE_REMOTE_WAKEUP
)

771 
pdev
->
dev
.
DevRemŸeWakeup
 = 0;

772 
pdev
->
dev
.
˛ass_cb
->
	`Sëup
 (pdev, 
ªq
);

773 
	`USBD_CéSídSètus
(
pdev
);

778 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

781 
	}
}

791 
	$USBD_P¨£SëupReque°
–
USB_OTG_CORE_HANDLE
 *
pdev
,

792 
USB_SETUP_REQ
 *
ªq
)

794 
ªq
->
bmReque°
 = *(
uöt8_t
 *Ë(
pdev
->
dev
.
£tup_∑ckë
);

795 
ªq
->
bReque°
 = *(
uöt8_t
 *Ë(
pdev
->
dev
.
£tup_∑ckë
 + 1);

796 
ªq
->
wVÆue
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
£tup_∑ckë
 + 2);

797 
ªq
->
wIndex
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
£tup_∑ckë
 + 4);

798 
ªq
->
wLígth
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
£tup_∑ckë
 + 6);

800 
pdev
->
dev
.
ö_ï
[0].
˘l_d©a_Àn
 = 
ªq
->
wLígth
 ;

801 
pdev
->
dev
.
devi˚_°©e
 = 
USB_OTG_EP0_SETUP
;

802 
	}
}

812 
	$USBD_CéEº‹
–
USB_OTG_CORE_HANDLE
 *
pdev
,

813 
USB_SETUP_REQ
 *
ªq
)

816 
	`DCD_EP_SèŒ
(
pdev
 , 0x80);

817 
	`DCD_EP_SèŒ
(
pdev
 , 0);

818 
	`USB_OTG_EP0_OutSèπ
(
pdev
);

819 
	}
}

830 
	$USBD_GëSåög
(
uöt8_t
 *
desc
, uöt8_à*
unicode
, 
uöt16_t
 *
Àn
)

832 
uöt8_t
 
idx
 = 0;

834 i‡(
desc
 !
NULL
)

836 *
Àn
 = 
	`USBD_GëLí
(
desc
) * 2 + 2;

837 
unicode
[
idx
++] = *
Àn
;

838 
unicode
[
idx
++] = 
USB_DESC_TYPE_STRING
;

840 *
desc
 !
NULL
)

842 
unicode
[
idx
++] = *
desc
++;

843 
unicode
[
idx
++] = 0x00;

846 
	}
}

854 
uöt8_t
 
	$USBD_GëLí
(
uöt8_t
 *
buf
)

856 
uöt8_t
 
Àn
 = 0;

858 *
buf
 !
NULL
)

860 
Àn
++;

861 
buf
++;

864  
Àn
;

865 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core_cm4.h

23 #i‡
deföed
 ( 
__ICCARM__
 )

24 #¥agm®
sy°em_ö˛ude


27 #ifde‡
__˝lu•lus


31 #i‚de‡
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

76 
	#__CM4_CMSIS_VERSION_MAIN
 (0x02Ë

	)

77 
	#__CM4_CMSIS_VERSION_SUB
 (0x10Ë

	)

78 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16Ë| 
__CM4_CMSIS_VERSION_SUB
Ë

	)

80 
	#__CORTEX_M
 (0x04Ë

	)

83 #i‡ 
deföed
 ( 
__CC_ARM
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
__ölöe


	)

87 #ñi‡
deföed
 ( 
__ICCARM__
 )

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
ölöe


	)

91 #ñi‡
deföed
 ( 
__GNUC__
 )

92 
	#__ASM
 
__asm


	)

93 
	#__INLINE
 
ölöe


	)

95 #ñi‡
deföed
 ( 
__TASKING__
 )

96 
	#__ASM
 
__asm


	)

97 
	#__INLINE
 
ölöe


	)

102 #i‡
deföed
 ( 
__CC_ARM
 )

103 #i‡
deföed
 
__TARGET_FPU_VFP


104 #i‡(
__FPU_PRESENT
 == 1)

105 
	#__FPU_USED
 1

	)

108 
	#__FPU_USED
 0

	)

111 
	#__FPU_USED
 0

	)

114 #ñi‡
deföed
 ( 
__ICCARM__
 )

115 #i‡
deföed
 
__ARMVFP__


116 #i‡(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #ñi‡
deföed
 ( 
__GNUC__
 )

127 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

128 #i‡(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #ñi‡
deföed
 ( 
__TASKING__
 )

140 
	#__FPU_USED
 0

	)

143 
	~<°döt.h
>

144 
	~<c‹e_cmIn°r.h
>

145 
	~<c‹e_cmFunc.h
>

146 
	~<c‹e_cm4_simd.h
>

150 #i‚de‡
__CMSIS_GENERIC


152 #i‚de‡
__CORE_CM4_H_DEPENDANT


153 
	#__CORE_CM4_H_DEPENDANT


	)

156 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


157 #i‚de‡
__CM4_REV


158 
	#__CM4_REV
 0x0000

	)

162 #i‚de‡
__FPU_PRESENT


163 
	#__FPU_PRESENT
 0

	)

167 #i‚de‡
__MPU_PRESENT


168 
	#__MPU_PRESENT
 0

	)

172 #i‚de‡
__NVIC_PRIO_BITS


173 
	#__NVIC_PRIO_BITS
 4

	)

177 #i‚de‡
__Víd‹_SysTickC⁄fig


178 
	#__Víd‹_SysTickC⁄fig
 0

	)

184 #ifde‡
__˝lu•lus


185 
	#__I
 vﬁ©ûê

	)

187 
	#__I
 vﬁ©ûêc⁄°

	)

189 
	#__O
 vﬁ©ûê

	)

190 
	#__IO
 vﬁ©ûê

	)

222 #i‡(
__CORTEX_M
 != 0x04)

223 
uöt32_t
 
_ª£rved0
:27;

225 
uöt32_t
 
_ª£rved0
:16;

226 
uöt32_t
 
GE
:4;

227 
uöt32_t
 
_ª£rved1
:7;

229 
uöt32_t
 
Q
:1;

230 
uöt32_t
 
V
:1;

231 
uöt32_t
 
C
:1;

232 
uöt32_t
 
Z
:1;

233 
uöt32_t
 
N
:1;

234 } 
b
;

235 
uöt32_t
 
w
;

236 } 
	tAPSR_Ty≥
;

245 
uöt32_t
 
ISR
:9;

246 
uöt32_t
 
_ª£rved0
:23;

247 } 
b
;

248 
uöt32_t
 
w
;

249 } 
	tIPSR_Ty≥
;

258 
uöt32_t
 
ISR
:9;

259 #i‡(
__CORTEX_M
 != 0x04)

260 
uöt32_t
 
_ª£rved0
:15;

262 
uöt32_t
 
_ª£rved0
:7;

263 
uöt32_t
 
GE
:4;

264 
uöt32_t
 
_ª£rved1
:4;

266 
uöt32_t
 
T
:1;

267 
uöt32_t
 
IT
:2;

268 
uöt32_t
 
Q
:1;

269 
uöt32_t
 
V
:1;

270 
uöt32_t
 
C
:1;

271 
uöt32_t
 
Z
:1;

272 
uöt32_t
 
N
:1;

273 } 
b
;

274 
uöt32_t
 
w
;

275 } 
	txPSR_Ty≥
;

284 
uöt32_t
 
nPRIV
:1;

285 
uöt32_t
 
SPSEL
:1;

286 
uöt32_t
 
FPCA
:1;

287 
uöt32_t
 
_ª£rved0
:29;

288 } 
b
;

289 
uöt32_t
 
w
;

290 } 
	tCONTROL_Ty≥
;

305 
__IO
 
uöt32_t
 
ISER
[8];

306 
uöt32_t
 
RESERVED0
[24];

307 
__IO
 
uöt32_t
 
ICER
[8];

308 
uöt32_t
 
RSERVED1
[24];

309 
__IO
 
uöt32_t
 
ISPR
[8];

310 
uöt32_t
 
RESERVED2
[24];

311 
__IO
 
uöt32_t
 
ICPR
[8];

312 
uöt32_t
 
RESERVED3
[24];

313 
__IO
 
uöt32_t
 
IABR
[8];

314 
uöt32_t
 
RESERVED4
[56];

315 
__IO
 
uöt8_t
 
IP
[240];

316 
uöt32_t
 
RESERVED5
[644];

317 
__O
 
uöt32_t
 
STIR
;

318 } 
	tNVIC_Ty≥
;

321 
	#NVIC_STIR_INTID_Pos
 0

	)

322 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
Ë

	)

337 
__I
 
uöt32_t
 
CPUID
;

338 
__IO
 
uöt32_t
 
ICSR
;

339 
__IO
 
uöt32_t
 
VTOR
;

340 
__IO
 
uöt32_t
 
AIRCR
;

341 
__IO
 
uöt32_t
 
SCR
;

342 
__IO
 
uöt32_t
 
CCR
;

343 
__IO
 
uöt8_t
 
SHP
[12];

344 
__IO
 
uöt32_t
 
SHCSR
;

345 
__IO
 
uöt32_t
 
CFSR
;

346 
__IO
 
uöt32_t
 
HFSR
;

347 
__IO
 
uöt32_t
 
DFSR
;

348 
__IO
 
uöt32_t
 
MMFAR
;

349 
__IO
 
uöt32_t
 
BFAR
;

350 
__IO
 
uöt32_t
 
AFSR
;

351 
__I
 
uöt32_t
 
PFR
[2];

352 
__I
 
uöt32_t
 
DFR
;

353 
__I
 
uöt32_t
 
ADR
;

354 
__I
 
uöt32_t
 
MMFR
[4];

355 
__I
 
uöt32_t
 
ISAR
[5];

356 
uöt32_t
 
RESERVED0
[5];

357 
__IO
 
uöt32_t
 
CPACR
;

358 } 
	tSCB_Ty≥
;

361 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

362 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

364 
	#SCB_CPUID_VARIANT_Pos
 20

	)

365 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

367 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

368 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

370 
	#SCB_CPUID_PARTNO_Pos
 4

	)

371 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

373 
	#SCB_CPUID_REVISION_Pos
 0

	)

374 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

377 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

378 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

380 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

381 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

383 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

384 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

386 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

387 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

389 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

390 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

392 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

393 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

395 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

396 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

398 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

399 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

401 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

402 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

404 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

405 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

412 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

413 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

418 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

419 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

421 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

422 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

424 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

427 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

430 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

431 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
Ë

	)

434 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

435 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

437 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

438 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

440 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

441 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

444 
	#SCB_CCR_STKALIGN_Pos
 9

	)

445 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

447 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

448 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

450 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

451 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

453 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

454 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

456 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

457 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

459 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

460 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
Ë

	)

463 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

464 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

466 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

469 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

472 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

475 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

478 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

481 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

484 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

485 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

487 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

488 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

490 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

491 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

493 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

494 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

496 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

497 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

499 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

502 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
Ë

	)

506 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

507 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

509 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

510 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

512 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

513 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
Ë

	)

516 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

517 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

519 
	#SCB_HFSR_FORCED_Pos
 30

	)

520 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

522 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

523 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

526 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

527 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

529 
	#SCB_DFSR_VCATCH_Pos
 3

	)

530 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

532 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

533 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

535 
	#SCB_DFSR_BKPT_Pos
 1

	)

536 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

538 
	#SCB_DFSR_HALTED_Pos
 0

	)

539 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
Ë

	)

554 
uöt32_t
 
RESERVED0
[1];

555 
__I
 
uöt32_t
 
ICTR
;

556 
__IO
 
uöt32_t
 
ACTLR
;

557 } 
	tSCnSCB_Ty≥
;

560 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

561 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
Ë

	)

564 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

565 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
Ë

	)

567 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

568 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
Ë

	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
Ë

	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
Ë

	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
Ë

	)

592 
__IO
 
uöt32_t
 
CTRL
;

593 
__IO
 
uöt32_t
 
LOAD
;

594 
__IO
 
uöt32_t
 
VAL
;

595 
__I
 
uöt32_t
 
CALIB
;

596 } 
	tSysTick_Ty≥
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

642 
__O
 union

644 
__O
 
uöt8_t
 
u8
;

645 
__O
 
uöt16_t
 
u16
;

646 
__O
 
uöt32_t
 
u32
;

647 } 
PORT
 [32];

648 
uöt32_t
 
RESERVED0
[864];

649 
__IO
 
uöt32_t
 
TER
;

650 
uöt32_t
 
RESERVED1
[15];

651 
__IO
 
uöt32_t
 
TPR
;

652 
uöt32_t
 
RESERVED2
[15];

653 
__IO
 
uöt32_t
 
TCR
;

654 } 
	tITM_Ty≥
;

657 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

658 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
Ë

	)

661 
	#ITM_TCR_BUSY_Pos
 23

	)

662 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

664 
	#ITM_TCR_Tø˚BusID_Pos
 16

	)

665 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

667 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

668 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

670 
	#ITM_TCR_TSPªsˇÀ_Pos
 8

	)

671 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

673 
	#ITM_TCR_SWOENA_Pos
 4

	)

674 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

676 
	#ITM_TCR_TXENA_Pos
 3

	)

677 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos
Ë

	)

679 
	#ITM_TCR_SYNCENA_Pos
 2

	)

680 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

682 
	#ITM_TCR_TSENA_Pos
 1

	)

683 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

685 
	#ITM_TCR_ITMENA_Pos
 0

	)

686 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
Ë

	)

691 #i‡(
__MPU_PRESENT
 == 1)

702 
__I
 
uöt32_t
 
TYPE
;

703 
__IO
 
uöt32_t
 
CTRL
;

704 
__IO
 
uöt32_t
 
RNR
;

705 
__IO
 
uöt32_t
 
RBAR
;

706 
__IO
 
uöt32_t
 
RASR
;

707 
__IO
 
uöt32_t
 
RBAR_A1
;

708 
__IO
 
uöt32_t
 
RASR_A1
;

709 
__IO
 
uöt32_t
 
RBAR_A2
;

710 
__IO
 
uöt32_t
 
RASR_A2
;

711 
__IO
 
uöt32_t
 
RBAR_A3
;

712 
__IO
 
uöt32_t
 
RASR_A3
;

713 } 
	tMPU_Ty≥
;

716 
	#MPU_TYPE_IREGION_Pos
 16

	)

717 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

719 
	#MPU_TYPE_DREGION_Pos
 8

	)

720 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

722 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

723 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
Ë

	)

726 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

727 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

729 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

730 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

732 
	#MPU_CTRL_ENABLE_Pos
 0

	)

733 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
Ë

	)

736 
	#MPU_RNR_REGION_Pos
 0

	)

737 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
Ë

	)

740 
	#MPU_RBAR_ADDR_Pos
 5

	)

741 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

743 
	#MPU_RBAR_VALID_Pos
 4

	)

744 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

746 
	#MPU_RBAR_REGION_Pos
 0

	)

747 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
Ë

	)

750 
	#MPU_RASR_ATTRS_Pos
 16

	)

751 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

753 
	#MPU_RASR_SRD_Pos
 8

	)

754 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

756 
	#MPU_RASR_SIZE_Pos
 1

	)

757 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

759 
	#MPU_RASR_ENABLE_Pos
 0

	)

760 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
Ë

	)

766 #i‡(
__FPU_PRESENT
 == 1)

777 
uöt32_t
 
RESERVED0
[1];

778 
__IO
 
uöt32_t
 
FPCCR
;

779 
__IO
 
uöt32_t
 
FPCAR
;

780 
__IO
 
uöt32_t
 
FPDSCR
;

781 
__I
 
uöt32_t
 
MVFR0
;

782 
__I
 
uöt32_t
 
MVFR1
;

783 } 
	tFPU_Ty≥
;

786 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

787 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
Ë

	)

789 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

790 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
Ë

	)

792 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

793 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
Ë

	)

795 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

796 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
Ë

	)

798 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

799 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
Ë

	)

801 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

802 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
Ë

	)

804 
	#FPU_FPCCR_THREAD_Pos
 3

	)

805 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
Ë

	)

807 
	#FPU_FPCCR_USER_Pos
 1

	)

808 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
Ë

	)

810 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

811 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos
Ë

	)

814 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

815 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
Ë

	)

818 
	#FPU_FPDSCR_AHP_Pos
 26

	)

819 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
Ë

	)

821 
	#FPU_FPDSCR_DN_Pos
 25

	)

822 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
Ë

	)

824 
	#FPU_FPDSCR_FZ_Pos
 24

	)

825 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
Ë

	)

827 
	#FPU_FPDSCR_RMode_Pos
 22

	)

828 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
Ë

	)

831 
	#FPU_MVFR0_FP_roundög_modes_Pos
 28

	)

832 
	#FPU_MVFR0_FP_roundög_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundög_modes_Pos
Ë

	)

834 
	#FPU_MVFR0_Sh‹t_ve˘‹s_Pos
 24

	)

835 
	#FPU_MVFR0_Sh‹t_ve˘‹s_Msk
 (0xFUL << 
FPU_MVFR0_Sh‹t_ve˘‹s_Pos
Ë

	)

837 
	#FPU_MVFR0_Squ¨e_roŸ_Pos
 20

	)

838 
	#FPU_MVFR0_Squ¨e_roŸ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¨e_roŸ_Pos
Ë

	)

840 
	#FPU_MVFR0_Divide_Pos
 16

	)

841 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
Ë

	)

843 
	#FPU_MVFR0_FP_ex˚p_å≠pög_Pos
 12

	)

844 
	#FPU_MVFR0_FP_ex˚p_å≠pög_Msk
 (0xFUL << 
FPU_MVFR0_FP_ex˚p_å≠pög_Pos
Ë

	)

846 
	#FPU_MVFR0_DoubÀ_¥ecisi⁄_Pos
 8

	)

847 
	#FPU_MVFR0_DoubÀ_¥ecisi⁄_Msk
 (0xFUL << 
FPU_MVFR0_DoubÀ_¥ecisi⁄_Pos
Ë

	)

849 
	#FPU_MVFR0_SögÀ_¥ecisi⁄_Pos
 4

	)

850 
	#FPU_MVFR0_SögÀ_¥ecisi⁄_Msk
 (0xFUL << 
FPU_MVFR0_SögÀ_¥ecisi⁄_Pos
Ë

	)

852 
	#FPU_MVFR0_A_SIMD_ªgi°îs_Pos
 0

	)

853 
	#FPU_MVFR0_A_SIMD_ªgi°îs_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_ªgi°îs_Pos
Ë

	)

856 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28

	)

857 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
Ë

	)

859 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

860 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
Ë

	)

862 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

863 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
Ë

	)

865 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

866 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos
Ë

	)

882 
__IO
 
uöt32_t
 
DHCSR
;

883 
__O
 
uöt32_t
 
DCRSR
;

884 
__IO
 
uöt32_t
 
DCRDR
;

885 
__IO
 
uöt32_t
 
DEMCR
;

886 } 
	tC‹eDebug_Ty≥
;

889 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16

	)

890 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

892 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25

	)

893 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

895 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

896 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

898 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19

	)

899 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

901 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18

	)

902 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

904 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17

	)

905 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

907 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16

	)

908 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

910 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

911 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

913 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3

	)

914 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

916 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2

	)

917 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

919 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1

	)

920 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

922 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

923 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
C‹eDebug_DHCSR_C_DEBUGEN_Pos
Ë

	)

926 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16

	)

927 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

929 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0

	)

930 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
C‹eDebug_DCRSR_REGSEL_Pos
Ë

	)

933 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24

	)

934 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

936 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19

	)

937 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

939 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18

	)

940 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

942 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17

	)

943 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

945 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16

	)

946 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

948 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10

	)

949 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

951 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9

	)

952 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

954 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8

	)

955 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

957 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7

	)

958 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

960 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6

	)

961 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

963 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

964 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

966 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4

	)

967 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

969 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0

	)

970 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CORERESET_Pos
Ë

	)

980 
	#SCS_BASE
 (0xE000E000ULË

	)

981 
	#ITM_BASE
 (0xE0000000ULË

	)

982 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

983 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

984 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

985 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

987 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

988 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

989 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

990 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

991 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

992 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

994 #i‡(
__MPU_PRESENT
 == 1)

995 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

996 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

999 #i‡(
__FPU_PRESENT
 == 1)

1000 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULË

	)

1001 
	#FPU
 ((
FPU_Ty≥
 *Ë
FPU_BASE
 )

	)

1037 
__INLINE
 
NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

1039 
uöt32_t
 
ªg_vÆue
;

1040 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07);

1042 
ªg_vÆue
 = 
SCB
->
AIRCR
;

1043 
ªg_vÆue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1044 
ªg_vÆue
 = (reg_value |

1045 ((
uöt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1046 (
Pri‹ôyGroupTmp
 << 8));

1047 
SCB
->
AIRCR
 = 
ªg_vÆue
;

1058 
__INLINE
 
uöt32_t
 
NVIC_GëPri‹ôyGroupög
()

1060  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
);

1071 
__INLINE
 
NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1074 
NVIC
->
ISER
[(
uöt32_t
)((
öt32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1085 
__INLINE
 
NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1087 
NVIC
->
ICER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1100 
__INLINE
 
uöt32_t
 
NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1102 ((
uöt32_t
Ë((
NVIC
->
ISPR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1113 
__INLINE
 
NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1115 
NVIC
->
ISPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1126 
__INLINE
 
NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1128 
NVIC
->
ICPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1139 
__INLINE
 
uöt32_t
 
NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

1141 ((
uöt32_t
)((
NVIC
->
IABR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1156 
__INLINE
 
NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1158 if(
IRQn
 < 0) {

1159 
SCB
->
SHP
[((
uöt32_t
)(
IRQn
Ë& 0xF)-4] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1161 
NVIC
->
IP
[(
uöt32_t
)(
IRQn
)] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1177 
__INLINE
 
uöt32_t
 
NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1180 if(
IRQn
 < 0) {

1181 ((
uöt32_t
)(
SCB
->
SHP
[((uöt32_t)(
IRQn
Ë& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1183 ((
uöt32_t
)(
NVIC
->
IP
[(uöt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1201 
__INLINE
 
uöt32_t
 
NVIC_EncodePri‹ôy
 (uöt32_à
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1203 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1204 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1205 
uöt32_t
 
SubPri‹ôyBôs
;

1207 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1208 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1211 ((
Pªem±Pri‹ôy
 & ((1 << (
Pªem±Pri‹ôyBôs
)Ë- 1)Ë<< 
SubPri‹ôyBôs
) |

1212 ((
SubPri‹ôy
 & ((1 << (
SubPri‹ôyBôs
 )) - 1)))

1231 
__INLINE
 
NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* 
pPªem±Pri‹ôy
, uöt32_t* 
pSubPri‹ôy
)

1233 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1234 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1235 
uöt32_t
 
SubPri‹ôyBôs
;

1237 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1238 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1240 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& ((1 << (
Pªem±Pri‹ôyBôs
)) - 1);

1241 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & ((1 << (
SubPri‹ôyBôs
 )) - 1);

1249 
__INLINE
 
NVIC_Sy°emRe£t
()

1251 
__DSB
();

1253 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1254 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1255 
SCB_AIRCR_SYSRESETREQ_Msk
);

1256 
__DSB
();

1270 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

1281 
__INLINE
 
uöt32_t
 
SysTick_C⁄fig
(uöt32_à
ticks
)

1283 i‡(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1285 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1286 
NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1287 
SysTick
->
VAL
 = 0;

1288 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1289 
SysTick_CTRL_TICKINT_Msk
 |

1290 
SysTick_CTRL_ENABLE_Msk
;

1306 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

1307 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1319 
__INLINE
 
uöt32_t
 
ITM_SídCh¨
 (uöt32_à
ch
)

1321 i‡((
	gC‹eDebug
->
	gDEMCR
 & 
	gC‹eDebug_DEMCR_TRCENA_Msk
) &&

1322 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1323 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1325 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1326 
	gITM
->
	gPORT
[0].
	gu8
 = (
uöt8_t
Ë
ch
;

1328  (
	gch
);

1341 
__INLINE
 
öt32_t
 
ITM_Re˚iveCh¨
 () {

1342 
öt32_t
 
	gch
 = -1;

1344 i‡(
	gITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
) {

1345 
ch
 = 
ITM_RxBuf„r
;

1346 
	gITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

1349  (
	gch
);

1361 
__INLINE
 
öt32_t
 
ITM_CheckCh¨
 () {

1363 i‡(
	gITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
) {

1376 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\EXTERN~1.H

1 #i‚de‡
_EXTERN_VARIABLES_


2 
	#_EXTERN_VARIABLES_


	)

4 
	~"°m32f4xx.h
"

5 
	~"Reguœt‹.h
"

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\Path.c

1 
	~"P©h.h
"

23 
	$öôP©hs
()

26 
	}
};

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\Path.h

1 #i‚de‡
_PATHSTRUCTURE_INCLUDED_


2 
	#_PATHSTRUCTURE_INCLUDED_


	)

4 
	#PI
 3.1415926535897932384626

	)

6 
	t∑thPoöt
[2];

7 
	tCíãr
[3];

16 
Cíãr
 
	mco‹dCíãr
;

17 
	mÆphZad
;

18 
	mphiZad
;

19 
	mÀngthTø˚
;

20 (*
	måa˚Vñ
);

21 (*
	momegaVñ
);

23 } 
	tP©h
;

27 
öôP©hs
();

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\REGULA~1.H

1 #i‚de‡
_REGULATOR_INCLUDED_


2 
	#_REGULATOR_INCLUDED_


	)

4 
	~"°m32f4xx.h
"

5 
	~"P©h.h
"

7 
	#MAX_WHEEL_SPEED
 0.6

8 
	#MAX_RAD_SPEED
 2.7

9 
	#LINE_SPEED_WEIGHT
 0.8

	)

10 
	#ROTATE_SPEED_WEIGHT
 1-
LINE_SPEED_WEIGHT


	)

12 
	#JOYST_LIN_VEL_KOFF
 
MAX_WHEEL_SPEED
/128.0

	)

13 
	#JOYST_TO_PWM
 2.0

	)

14 
	#PHI_DEG
 30

	)

15 
	#PHI_RAD
 0.5236

	)

16 
	#di°A
 0.31819

	)

17 
	#di°B
 0.2625

	)

18 
	#RO
 (0.024)

19 
	#L
 (0.14)

20 
	#JOYST_RAD_VEL_KOFF
 
MAX_RAD_SPEED
/128.0

21 
	#DISKR_TO_REAL
 (2.0*
PI
*
RO
/2800.0)

	)

22 
	#ONE_RO_COS_PHI
 1.0

24 
	#MAX_CAPACITANCE
 0.6

25 
	#KOFF_ORTO_TRACE
 0.9

26 
	#PID_PERIOD
 (1.0/100.0)

	)

28 
	#ENC_SET_CUR_POS
 1

	)

29 
	#ENC_SET_GEOM
 2

	)

31 
	#SEND_STATE
 3

	)

33 
	#POINT_STACK_SIZE
 20

	)

38 
	mp_k
;

39 
	mi_k
;

40 
	md_k
;

41 
	mèrgë
;

42 
	mcuºít
;

43 
	m¥ev_îr‹
;

44 
	msum_îr‹
;

45 
	mmax_sum_îr‹
;

46 
	mmax_ouçut
;

47 
	mmö_ouçut
;

48 
	mcut_ouçut
;

49 
	mouçut
;

50 
	mpid_⁄
;

51 
	mpid_föish
;

52 
	mîr‹_dú
;

53 
	mpid_îr‹_íd
;

54 
	mpid_ouçut_íd
;

55 } 
	tPidSåu˘
;

60 
	m˚¡î
 [3];

61 (*
	mmovTask
)();

62 (*
	mídTask
)();

63 
	mídTaskP1
;

64 (*
	m•ìdVñTùe
);

65 (*
	m•ìdRŸTùe
);

66 
	m°ï
;

67 
	mÀngthTø˚
;

68 }
	t∑thPoötSå
;

70 
P©h
 
curP©h
;

71 
Co‹d_loˇl_åack
[3];

72 
∑thPoötSå
 
poöts
[
POINT_STACK_SIZE
];

73 
œ°Poöt
;

74 
n‹mÆVñ
[5];

75 
°›Vñ
[5];

76 
°™dVñ
[5];

78 
n‹mÆRŸ
[5];

79 
°›RŸ
[5];

80 
°™dRŸ
[5];

81 * 
•ìdTy≥
[3];

82 * 
rŸTy≥
[3];

83 
PidSåu˘
 
whìlsPidSåu˘
[4];

84 
ªguœt‹Out
[4];

85 
uöt16_t
 
tŸÆPoötCom∂ôe
;

88 
pidCÆc
(
PidSåu˘
 *
pid_c⁄åﬁ
);

89 
Fun˘i⁄ÆReguœt‹
(*
V_èrgë
, *
Co‹d_èrgë
, *
Co‹d_cur
, *
V_out
);

90 
pidWhìlsFöishWaô
();

91 
pidLowLevñ
();

92 
GëD©aF‹Reguœt‹s
();

93 
ö‚‹mve˘
(*
a
,
rows
,*
b
);

94 
Co°
(*
öpM©r
,
rows
,
co°
,*
outKoff
);

95 
Reguœã
(*
Co‹d_îr
, *
S≥ed_cur
, *
tAÕhZad
,*
V_ëÆ⁄
,*
ÆphZad
, *
V_loˇl
);

96 
TøckReguœt‹
(*
Co‹d_cur
, * 
•ìdCur
, 
P©h
 *
cur
, *
V
);

98 
lö¨s
(*
x
, *
x0
, *
x1
);

99 
Movög
(
Co‹d_x_cur
, 
Co‹d_x_èrg
, * 
∑ømëîs
, * 
v_out
);

100 
öôReguœt‹s
();

101 
ve˘‹AngÀ
(
x
, 
y
, * 
™gÀ
);

102 
movög2
(
Co‹d_x_cur
, 
Co‹d_x_èrg
, * 
∑ømëîs
, * 
v_out
);

103 sig√d 
digôÆize
(
d©a
, 
lowîLevñ
, 
uµîLevñ
);

104 
Cª©eP©h
(
∑thPoötSå
 * 
√xt_poöt
,Ö©hPoötSå * 
cur_poöt
, 
P©h
 * 
out
);

105 
ªmovePoöt
(
∑thPoötSå
 * 
poöts
,*
œ°Poöt
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\REGULA~2.C

1 
	~"Reguœt‹.h
"

2 
	~"robŸ.h
"

3 
	~"m©rix.h
"

4 
	~"°dlib.h
"

5 
	~"gpio.h
"

6 
	~<m©h.h
>

7 
	~"adc.h
"

12 
	gªguœt‹Out
[4] = {0,0,0,0};

13 
	gvT¨gëGlob
[3] = {0,0,0};

14 
PidSåu˘
 
	gwhìlsPidSåu˘
[4];

15 
PidSåu˘
 
	gødS≥ed
;

16 
PidSåu˘
 
	g‹toPos
;

17 
	gCo‹d_loˇl_åack
[3] = {0.0, 0.0, 0.0};

18 
	gS≥ed_loˇl_åack
[3] = {0.0, 0.0, 0.0};

19 
uöt16_t
 
	gtŸÆPoötCom∂ôe
 =0;

21 
∑thPoötSå
 
	gpoöts
[
POINT_STACK_SIZE
]={ {0.0,0.0,0.0, 
NULL
,NULL,0,
°›Vñ
,
°›RŸ
,0,1 },

22 {0.0,10.5,1.570, 
NULL
,NULL,0,
°›Vñ
,
°›RŸ
,0,1 },

23 {-0.5,-0.5,0, 
NULL
,NULL,0,
°›Vñ
,
°›RŸ
,0,1 },

24 {-0.5,0.0,0.0, 
NULL
,NULL,0,
°›Vñ
,
°›RŸ
,0,1 },

25 {0.0,0.0,0.0, 
NULL
,NULL,0,
°›Vñ
,
°›RŸ
,0,1 },

26 {0.0,-0.5,1.57, 
NULL
,NULL,0,
°›Vñ
,
°›RŸ
,0,1 },

27 {-0.5,-0.5,3.14, 
NULL
,NULL,0,
°›Vñ
,
°›RŸ
,0,1 },

28 {-0.5,0.0,4.71, 
NULL
,NULL,0,
°›Vñ
,
°›RŸ
,0,1 },

29 {0.0,0.0,6.28, 
NULL
,NULL,0,
°›Vñ
,
°›RŸ
,0,1 },};

33 
	gœ°Poöt
=1;

34 
P©h
 
	gcurP©h
;

37 
	gn‹mÆVñ
[5]= {0.6,0.1,0.1,2.0,0.7};

38 
	g°›Vñ
[5]={0.6,0.1,-0.2,2.0,2.5};

39 
	g°™dVñ
[5]={4.0,4.0,-1.0,1.0,2.5};

41 
	gn‹mÆRŸ
[5]= {0.6,0.2,0.2,1.0,1.3};

42 
	g°›RŸ
[5]= {1.2,0.4,-0.4,1.6,1.8};

43 
	g°™dRŸ
[5]={4.0,4.0,-1.0,1.0,2.5};

45 * 
	g•ìdTy≥
[3] = {
n‹mÆVñ
,
°›Vñ
,
°™dVñ
};

46 * 
	grŸTy≥
[3] = {
n‹mÆRŸ
,
°›RŸ
,
°™dRŸ
};

49 
	$ªmovePoöt
(
∑thPoötSå
 * 
poöts
,*
œ°Poöt
)

51 
i
,
j
;

52 
i
=0;i<*
œ°Poöt
;i++)

54 
j
=0;j<(
∑thPoötSå
);j++)

55 *(((*)(&
poöts
[
i
]))+
j
) = *(((*)(&points[i+1]))+j);

58 i‡(*
œ°Poöt
>0)

60 
j
=0;j<(
∑thPoötSå
);j++)

61 *(((*)(&
poöts
[*
œ°Poöt
]))+
j
) = 0;

62 (*
œ°Poöt
)--;

64 
	}
}

66 
	$öôReguœt‹s
()

69 
i
 = 0;

70 
i
 = 0; i<=3; i++)

72 
whìlsPidSåu˘
[
i
].
p_k
 = 5.00;

73 
whìlsPidSåu˘
[
i
].
i_k
 = 1.0;

74 
whìlsPidSåu˘
[
i
].
d_k
 = 0.5;

75 
whìlsPidSåu˘
[
i
].
pid_⁄
 = 1;

76 
whìlsPidSåu˘
[
i
].
pid_îr‹_íd
 = 3;

77 
whìlsPidSåu˘
[
i
].
pid_ouçut_íd
 = 1000;

78 
whìlsPidSåu˘
[
i
].
max_sum_îr‹
 =16.0;

79 
whìlsPidSåu˘
[
i
].
max_ouçut
 = 1;

80 
whìlsPidSåu˘
[
i
].
mö_ouçut
 = 0.01;

86 
ødS≥ed
.
p_k
 = 1.0;

87 
ødS≥ed
.
i_k
 = 0.0;

88 
ødS≥ed
.
d_k
 = 0.0;

89 
ødS≥ed
.
max_ouçut
 = 3.0;

90 
ødS≥ed
.
max_sum_îr‹
 = 10.0;

91 
ødS≥ed
.
pid_⁄
 = 1;

95 
‹toPos
.
p_k
 = 1.8;

96 
‹toPos
.
i_k
 = 0.05;

97 
‹toPos
.
d_k
 = 0.0;

98 
‹toPos
.
max_ouçut
 = 4.0;

99 
‹toPos
.
max_sum_îr‹
 = 0.05;

100 
‹toPos
.
pid_⁄
 = 1;

103 
	}
}

105 
	$Co°
(*
öpM©r
,
rows
,
co°
,*
outKoff
)

107 
ö‚‹m
;

108 
	`MaxVÆue
(
öpM©r
, 
rows
, &
ö‚‹m
);

109 i‡(
ö‚‹m
 == 0)

110 *
outKoff
 = 0;

112 i‡((
ö‚‹m
 > 0Ë&& (ö‚‹m < 
co°
))

113 *
outKoff
=1;

115 *
outKoff
=
co°
/(
ö‚‹m
);

116 
	}
}

118 
	$MaxVÆue
(*
a
,
rows
,*
b
)

120 
i
;

121 *
b
=
	`Ábs
(*
a
);

122 
i
 = 0; (i<=
rows
-1); i++)

123 i‡–(*
b
Ë< 
	`Ábs
(*(
a
+
i
)))

124 *
b
=
	`Ábs
(*(
a
+
i
));

125 
	}
}

128 
	$Fun˘i⁄ÆReguœt‹
(*
V_èrgë
, *
Co‹d_èrgë
, *
Co‹d_cur
, *
V_out
)

133 
loˇlVñocôy
[3];

135 
ªÆRad
 = 
robŸCo‹d
[2];

139 
MrŸ
[3][3] = {
	`cos
(
ªÆRad
Ë, 
	`sö
(realRad), 0,

140 -
	`sö
(
ªÆRad
), 
	`cos
(realRad), 0,

142 
MLöeS≥ed
[4][3] = { 1.0, 0.0, 0.0,

146 
MRŸS≥ed
[4][3] = { 0.0, 0.0, -0.14 ,

150 
VLöe
[4], 
VRŸ
[4], 
VSum
[4];

151 
MaxMŸS≥ed
;

152 
MaxLöe
,
MaxRŸ
;

157 
Vve˘
[4], 
Vød
[4];

158 
buf1
[3], 
buf2
[4][2], 
buf3
[4];

162 
c1
;

163 
c2
;

164 
Cmax
;

165 
Kve˘
, 
Kphi
, 
Kn‹mVe˘
;

168 
Cmax

MAX_CAPACITANCE
;

171 
	`m©rixMu…ùlyM2M
(&
MrŸ
[0][0], 3, 3, 
V_èrgë
, 3, 1, &
loˇlVñocôy
[0]);

173 
	`m©rixMu…ùlyM2M
(&
MLöeS≥ed
[0][0], 4, 3, &
loˇlVñocôy
[0], 3, 1, &
VLöe
[0]);

174 
	`m©rixMu…ùlyM2M
(&
MRŸS≥ed
[0][0], 4, 3, &
loˇlVñocôy
[0], 3, 1, &
VRŸ
[0]);

176 
	`m©rixPlusMöus
(&
VLöe
[0], &
VRŸ
[0], 4, 1, 1, &
VSum
[0]);

177 
	`MaxVÆue
(&
VSum
[0],4, &
MaxMŸS≥ed
);

179 i‡(
	`Ábs
(
MaxMŸS≥ed
)>
MAX_CAPACITANCE
)

182 
c1

	`Ábs
(
MAX_CAPACITANCE
/
MaxMŸS≥ed
 );

183 } 
c1
=1;

185 
	`m©rixMu…ùlyS2M
(&
VSum
[0], 4, 1, 
c1
, &
V_out
[0]);

219 
	}
}

221 
	$Reguœã
(*
Co‹d_cur
, *
S≥ed_cur
, *
tAÕhZad
,*
V_ëÆ⁄
,*
ÆphZad
, *
V_loˇl
)

224 
t_Æph_cur
[2][2], 
t_Æph_dñè
[2][2];

225 
uS
, 
uE
, 
u
[2];

226 
buf
[2][2],
buf1
[2][2],
buf3
[2][1];

227 
cosAÕhCur
;

228 
söAÕhCur
;

230 
ªsu…Ve˘‹
 = 
	`sqπf
((*
Co‹d_cur
) * (*Coord_cur) + (*(Coord_cur+1)) * (*(Coord_cur+1)));

232 i‡(
ªsu…Ve˘‹
==0.0)

234 
cosAÕhCur
=
	`cosf
(*
ÆphZad
);

235 
söAÕhCur
=
	`söf
(*
ÆphZad
);

239 
cosAÕhCur
 = (*
Co‹d_cur
)/
ªsu…Ve˘‹
;

240 
söAÕhCur
 = (*(
Co‹d_cur
+1))/
ªsu…Ve˘‹
;

243 
t_Æph_cur
[0][0] = 
cosAÕhCur
;

244 
t_Æph_cur
[0][1] = 
söAÕhCur
;

245 
t_Æph_cur
[1][0] = -
söAÕhCur
;

246 
t_Æph_cur
[1][1] = 
cosAÕhCur
;

248 
	`m©rixTøn•o£
(&
t_Æph_cur
[0][0], 2, 2, &
buf
[0][0]);

249 
	`m©rixMu…ùlyM2M
(
tAÕhZad
, 2, 2,&
buf
[0][0],2,2,&
t_Æph_dñè
[0][0]);

250 
	`m©rixTøn•o£
(&
t_Æph_dñè
[0][0], 2, 2, &
buf1
[0][0]);

256 *(
V_loˇl
+2Ë=*(
V_ëÆ⁄
+1);

263 
‹toPos
.
cuºít
 = (*(
Co‹d_cur
+1));

264 
‹toPos
.
èrgë
 = 0.0;

265 
	`pidCÆc
(&
‹toPos
);

266 
uE
 = 
‹toPos
.
ouçut
;

269 
uS
 =(*
V_ëÆ⁄
);

271 
u
[0] = 
uS
;

272 
u
[1] = 
uE
;

274 
	`m©rixMu…ùlyM2M
(&
buf1
[0][0], 2, 2, &
u
[0], 2, 1, &
buf3
[0][0]);

275 
	`m©rixMu…ùlyM2M
(&
buf
[0][0],2,2,&
buf3
[0][0],2,1,
V_loˇl
);

276 
	}
}

278 
	$TøckReguœt‹
(* 
Co‹d_cur
, * 
S≥edCur
, 
P©h
 *
cur
, *
V
)

280 
vñocôy
[3] = {0.0, 0.0, 0.0};

281 
cosAÕhZad
 = 
	`cosf
(
cur
->
ÆphZad
), 
söAÕhZad
 = 
	`söf
(cur->alphZad);

282 
t_Æph_zad
[2][2];

283 
buf1
[3];

284 
vñFromEt
[2];

288 
	`m©rixPlusMöus
(
Co‹d_cur
,
cur
->
co‹dCíãr
, 3, 1, -1, &
buf1
[0]);

290 
t_Æph_zad
[0][0] = 
cosAÕhZad
;

291 
t_Æph_zad
[0][1] = 
söAÕhZad
;

292 
t_Æph_zad
[1][0] = -
söAÕhZad
;

293 
t_Æph_zad
[1][1] = 
cosAÕhZad
;

295 
	`m©rixMu…ùlyM2M
(&
t_Æph_zad
[0][0], 2, 2, 
S≥edCur
, 2, 1, &
S≥ed_loˇl_åack
[0]);

296 
	`m©rixMu…ùlyM2M
(&
t_Æph_zad
[0][0], 2, 2, &
buf1
[0], 2, 1, &
Co‹d_loˇl_åack
[0]);

297 
Co‹d_loˇl_åack
[2] = 
robŸCo‹d
[2]-
cur
->
co‹dCíãr
[2];

304 
	`Movög
(
Co‹d_loˇl_åack
[0],(
cur
->
ÀngthTø˚
),(cur->
åa˚Vñ
),&
vñFromEt
[0]);

305 
	`Movög
(
buf1
[2],(
cur
->
phiZad
),(cur->
omegaVñ
),&
vñFromEt
[1]);

311 
	`Reguœã
(&
Co‹d_loˇl_åack
[0],&
S≥ed_loˇl_åack
[0],&
t_Æph_zad
[0][0],&
vñFromEt
[0],&(
cur
->
ÆphZad
), &
vñocôy
[0]);

312 
	`m©rixC›y
(&
vñocôy
[0], 3, 1, &
V
[0]);

313 
	}
}

314 
	$lö¨s
(*
x
, *
x0
, *
x1
)

316 
out
 = (((*
x
 - (*
x0
)Ë/ (*
x1
 - *(x0))) * (*(x1+1) - (*(x0+1)))) + (*(x0+1));

317  
out
;

318 
	}
}

322 
	$Movög
(
Co‹d_x_cur
, 
Co‹d_x_èrg
, * 
∑ømëîs
, * 
v_out
)

324 
vSèπ
, 
vSt
, 
vEnd
, 
acc
, 
decc
;

325 
vAcc
, 
vDecc
;

326 
out
;

329 
vSt
 = (*
∑ømëîs
);

330 
vSèπ
 = (*(
∑ømëîs
+1));

331 
vEnd
 = (*(
∑ømëîs
+2));

332 
acc
 = (*(
∑ømëîs
+3));

333 
decc
 = (*(
∑ømëîs
+4));

337 
vAcc
 = 
acc
*
Co‹d_x_cur
 + 
vSèπ
;

338 i‡(
vAcc
< 
vSèπ
) vAcc = vStart;

340 
vDecc
 = -
decc
*(
Co‹d_x_cur
 - 
Co‹d_x_èrg
);

342 
out
 = 
vSt
;

343 i‡(
vAcc
 < 
out
)

344 
out
 = 
vAcc
;

345 i‡(
vDecc
 < 
out
)

347 i‡(
vDecc
 < 
vEnd
)

348 
out
 = 
vEnd
;

350 
out
 = 
vDecc
;

352 *
v_out
 = 
out
;

353 
	}
}

356 
	$pidCÆc
(
PidSåu˘
 *
pid_c⁄åﬁ
)

359 
îr‹
, 
dif_îr‹
;

360 
îr‹
 = 
pid_c⁄åﬁ
->
èrgë
 -Öid_c⁄åﬁ->
cuºít
;

361 
dif_îr‹
 = 
îr‹
 - 
pid_c⁄åﬁ
->
¥ev_îr‹
;

362 
pid_c⁄åﬁ
->
¥ev_îr‹
 = 
îr‹
;

363 
pid_c⁄åﬁ
->
sum_îr‹
 +
îr‹
;

365 i‡(
pid_c⁄åﬁ
->
sum_îr‹
 >Öid_c⁄åﬁ->
max_sum_îr‹
)

366 
pid_c⁄åﬁ
->
sum_îr‹
 =Öid_c⁄åﬁ->
max_sum_îr‹
;

367 i‡(
pid_c⁄åﬁ
->
sum_îr‹
 < -pid_c⁄åﬁ->
max_sum_îr‹
)

368 
pid_c⁄åﬁ
->
sum_îr‹
 = -pid_c⁄åﬁ->
max_sum_îr‹
;

370 i‡(
pid_c⁄åﬁ
->
pid_⁄
)

372 
pid_c⁄åﬁ
->
ouçut
 = (()’id_c⁄åﬁ->
p_k
 * 
îr‹
)+’id_c⁄åﬁ->
i_k
 *Öid_c⁄åﬁ->
sum_îr‹
)+

373 (
pid_c⁄åﬁ
->
d_k
 * 
dif_îr‹
));

376 i‡(
pid_c⁄åﬁ
->
ouçut
 >Öid_c⁄åﬁ->
max_ouçut
)

377 
pid_c⁄åﬁ
->
ouçut
 =Öid_c⁄åﬁ->
max_ouçut
;

378 i‡(
pid_c⁄åﬁ
->
ouçut
 < -pid_c⁄åﬁ->
max_ouçut
)

379 
pid_c⁄åﬁ
->
ouçut
 = -pid_c⁄åﬁ->
max_ouçut
;

381 i‡(
pid_c⁄åﬁ
->
ouçut
 <Öid_c⁄åﬁ->
mö_ouçut
 &&Öid_control->output > -pid_control->min_output)

382 
pid_c⁄åﬁ
->
ouçut
 = 0;

384 i‡((
pid_c⁄åﬁ
->
ouçut
 <pid_c⁄åﬁ->
pid_ouçut_íd
) &&(

385 
pid_c⁄åﬁ
->
ouçut
 >-pid_c⁄åﬁ->
pid_ouçut_íd
) &&(

386 
îr‹
 <
pid_c⁄åﬁ
->
pid_îr‹_íd
) && (error >= -pid_control->pid_error_end))

387 
pid_c⁄åﬁ
->
pid_föish
 = 1;

389 
pid_c⁄åﬁ
->
pid_föish
 = 0;

393 
pid_c⁄åﬁ
->
ouçut
 = 0;

394 
pid_c⁄åﬁ
->
pid_föish
 = 0;

396 
	}
}

401 
	$GëD©aF‹Reguœt‹s
()

403 
öt16_t
 
mŸ‹S≥edBuf
[4];

404 
öt8_t
 
i
;

405 
i
 = 3;i>=0;i--)

407 
mŸ‹S≥edBuf
[
i
] = *
ícC¡
[i];

408 *
ícC¡
[
i
] =0;

410 #ifde‡
ENCODER_IMITATION


411 
i
 =3;i>=0;i--)

413 
mŸ‹S≥ed
[
i
] = 
ªguœt‹Out
[i];

414 
mŸ‹Co‹d
[
i
] +
mŸ‹S≥ed
[i]*
PID_PERIOD
;

419 
i
 =3;i>=0;i--)

421 
mŸ‹S≥ed
[
i
] = 
mŸ‹S≥edBuf
[i]*
DISKR_TO_REAL
/
PID_PERIOD
;

422 
mŸ‹Co‹d
[
i
] +
mŸ‹S≥ed
[i]*
PID_PERIOD
;

425 
ªÆRad
 = -
robŸCo‹d
[2];

426 
J_öv
[4][4];

432 
Mlglob
[4][4] =

437 
ãmp
[4];

438 
ãmp2
[4];

440 
MrŸ
[2][2]={ 
	`cos
(
ªÆRad
), 
	`sö
(realRad),

441 -
	`sö
(
ªÆRad
), 
	`cos
(realRad)};

444 
	`m©rixMu…ùlyM2M
((*)&
Mlglob
, 4, 4, 
mŸ‹S≥ed
, 4, 1, &
ãmp
);

446 
	`m©rixMu…ùlyM2M
((*)&
MrŸ
, 2, 2, &
ãmp
, 2, 1, &
ãmp2
);

450 
robŸS≥ed
 [0]
ãmp2
[0];

451 
robŸS≥ed
 [1]
ãmp2
[1];

452 
robŸS≥ed
 [2]
ãmp
[2];

455 
robŸCo‹d
[0] +
robŸS≥ed
[0]*
PID_PERIOD
;

456 
robŸCo‹d
[1] +
robŸS≥ed
[1]*
PID_PERIOD
;

457 
robŸCo‹d
[2] +
robŸS≥ed
[2]*
PID_PERIOD
;

458 
	}
}

460 
	$pidLowLevñ
()

463 
i
;

464 
i
 =0;i<4;i++)

467 
whìlsPidSåu˘
[
i
].
èrgë
 = 
ªguœt‹Out
[i];

468 
whìlsPidSåu˘
[
i
].
cuºít
 = 
mŸ‹S≥ed
[i];

469 
	`pidCÆc
(&
whìlsPidSåu˘
[
i
]);

470 i‡(
curSèã
.
pidE«bÀd
Ë
	`£tVﬁège
(
WHEELS
[
i
], 
whìlsPidSåu˘
[i].
ouçut
);

472 
	}
}

474 
	$ve˘‹AngÀ
(
x
, 
y
, * 
™gÀ
)

476 
¨˘™gísAÕha
;

478 i‡(
x
 == 0.0)

480 i‡(
y
 >= 0.0)

481 *
™gÀ
 = 
PI
/2.0;

483 *
™gÀ
 = 3.0/2.0*
PI
;

486 i‡(
y
 == 0.0)

488 i‡(
x
 >= 0.0)

489 *
™gÀ
 = 0.0;

491 *
™gÀ
 = 
PI
;

495 
¨˘™gísAÕha
 = 
	`©™f
(
	`Ábs
(
y
/
x
));

497 i‡((
x
 < 0.0Ë&& (
y
 > 0.0))

498 *
™gÀ
 = 
PI
 - 
¨˘™gísAÕha
;

500 i‡((
x
 < 0.0Ë&& (
y
 < 0.0))

501 *
™gÀ
 = 
PI
 + 
¨˘™gísAÕha
;

503 i‡((
x
 > 0.0Ë&& (
y
 < 0.0))

504 *
™gÀ
 = 2.0*
PI
 - 
¨˘™gísAÕha
;

506 *
™gÀ
 = 
¨˘™gísAÕha
;

508 
	}
}

511 
	$Cª©eP©h
(
∑thPoötSå
 * 
√xt_poöt
,Ö©hPoötSå * 
cur_poöt
, 
P©h
 * 
out
)

513 
dñè_x
;

514 
dñè_y
;

515 
dñè_phi
;

519 
dñè_x
 = 
√xt_poöt
->
˚¡î
[0]-
cur_poöt
->center[0];

520 
dñè_y
 = 
√xt_poöt
->
˚¡î
[1]-
cur_poöt
->center[1];

521 
dñè_phi
 = 
√xt_poöt
->
˚¡î
[2]-
cur_poöt
->center[2];

523 
out
->
co‹dCíãr
[0] = 
cur_poöt
->
˚¡î
[0];

524 
out
->
co‹dCíãr
[1] = 
cur_poöt
->
˚¡î
[1];

525 
out
->
co‹dCíãr
[2] = 
cur_poöt
->
˚¡î
[2];;

526 i‡(
dñè_x
<0)

527 
out
->
ÆphZad
 = 
	`©™
(
dñè_y
/
dñè_x
)+
PI
;

529 i‡(
dñè_x
==0)

531 i‡(
dñè_y
<0)

533 
out
->
ÆphZad
 = -
PI
/2;

536 i‡(
dñè_y
==0)

538 
out
->
ÆphZad
=0;

542 
out
->
ÆphZad
 = 
PI
/2;

546 i‡(
dñè_x
>0)

547 
out
->
ÆphZad
 = 
	`©™
(
dñè_y
/
dñè_x
);

549 
out
->
phiZad
 =
dñè_phi
;

550 
out
->
ÀngthTø˚
 = 
	`sqπ
((
dñè_x
*dñè_x)+(
dñè_y
*delta_y));

552 i‡(
out
->
ÀngthTø˚
 == 0)

553 
out
->
åa˚Vñ
=&
°™dVñ
[0];

555 
out
->
åa˚Vñ
=
√xt_poöt
->
•ìdVñTùe
;

556 i‡(
dñè_phi
 == 0)

557 
out
->
omegaVñ
=&
°™dRŸ
[0];

559 
out
->
omegaVñ
=
√xt_poöt
->
•ìdRŸTùe
;

561 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\matrix.c

1 
	~"m©rix.h
"

2 
	~"°dlib.h
"

4 
	$m©rixC›y
(*
m
, 
rows
, 
cﬁumns
, *
√w_m
)

6 
i
,
j
;

8 
i
 = 0; i < 
rows
; i++)

9 
j
 = 0; j < 
cﬁumns
; j++)

10 *(
√w_m
+
cﬁumns
*
i
+
j
Ë*(
m
+columns*i+j);

11 
	}
}

14 
	$m©rixSëCñl
(*
m
, 
rows
, 
cﬁumns
, 
row
, 
cﬁumn
, 
vÆ
)

16 *(
m
+
cﬁumns
*(
row
-1)+
cﬁumn
-1Ë
vÆ
;

17 
	}
}

21 
	$m©rixFûl
(*
m
, 
rows
, 
cﬁumns
, 
vÆ
)

23 
i
,
j
;

25 
i
 = 0; i < 
rows
; i++)

26 
j
 = 0; j < 
cﬁumns
; j++)

27 *(
m
+
cﬁumns
*
i
+
j
Ë
vÆ
;

28 
	}
}

32 
	$m©rixGëCñl
(*
m
, 
rows
, 
cﬁumns
, 
row
, 
cﬁumn
)

34  *(
m
+
cﬁumns
*(
row
-1)+
cﬁumn
-1);

35 
	}
}

38 
	$m©rixMu…ùlyM2M
(*
m1
, 
rows1
, 
cﬁumns1
, *
m2
, 
rows2
, 
cﬁumns2
, *
√w_m
)

40 
Sum
;

41 
i
,
j
,
k
;

43 i‡(
cﬁumns1
 !
rows2
)

44 *
√w_m
 = 0;

47 
i
 = 0; i < 
rows1
; i++)

48 
j
 = 0; j < 
cﬁumns2
; j++)

50 
Sum
 = 0;

51 
k
 = 0; k < 
cﬁumns1
; k++)

52 
Sum
+(*(
m1
+
cﬁumns1
*
i
+
k
)Ë* (*(
m2
+
cﬁumns2
*k+
j
));

53 *(
√w_m
+
cﬁumns2
*
i
+
j
Ë
Sum
;

56 
	}
}

60 
	$m©rixMu…ùlyS2M
(*
m
, 
rows
, 
cﬁumns
, 
s
, *
√w_m
)

62 
i
,
j
;

64 
i
 = 0; i < 
rows
; i++)

65 
j
 = 0; j < 
cﬁumns
; j++)

66 *(
√w_m
+
i
*
cﬁumns
+
j
Ë(*(
m
+i*cﬁumns+j))*
s
;

67 
	}
}

71 
	$m©rixPlusMöus
(*
m1
, *
m2
, 
rows
, 
cﬁumns
, sig√d 
sign
,*
√w_m
)

73 
i
,
j
;

75 i‡(
sign
 >= 0)

77 
i
 = 0; i < 
rows
; i++)

78 
j
 = 0; j < 
cﬁumns
; j++)

79 *(
√w_m
+
i
*
cﬁumns
+
j
Ë(*(
m1
+i*cﬁumns+j)Ë+ (*(
m2
+i*columns+j));

83 
i
 = 0; i < 
rows
; i++)

84 
j
 = 0; j < 
cﬁumns
; j++)

85 *(
√w_m
+
i
*
cﬁumns
+
j
Ë(*(
m1
+i*cﬁumns+j)Ë- (*(
m2
+i*columns+j));

87 
	}
}

90 
	$m©rixTøn•o£
(*
m
, 
rows
, 
cﬁumns
, *
√w_m
)

92 
i
,
j
;

93 
i
 = 0; i < 
rows
; i++)

94 
j
 = 0; j < 
cﬁumns
; j++)

95 *(
√w_m
+
j
*
rows
+
i
Ë*(
m
+i*
cﬁumns
+j);

96 
	}
}

99 
	$m©rixCoÁ˘‹
(*
m
, 
size
, *
√w_m
)

102 
bufxx
[10][10];

103 *
buf1
=(*)
bufxx
;

104 
i
=0,
j
=0,
k
=0,
l
=0, 
c
=0, 
d
=0;

105 sig√d 
sign
;

107 
i
<
size
)

109 
j
 = 0;

110 
j
<
size
)

112 
k
 = 0;

113 
c
 = 0;

114 i‡(((
i
+
j
)%2) == 0)

115 
sign
 = 1;

117 
sign
 = -1;

120 
k
<(
size
-1))

122 i‡(
c
 =
i
)

123 
c
++;

124 
l
 = 0;

125 
d
 = 0;

126 
l
<(
size
-1))

128 i‡(
d
 =
j
)

129 
d
++;

130 *(
buf1
+(
size
-1)*
k
+
l
Ë*(
m
+size*
c
+
d
);

131 
l
++;

132 
d
++;

134 
k
++;

135 
c
++;

137 
	`m©rixDë_LU_Tønsf‹m
(
buf1
, 
size
 - 1,(
√w_m
+size*
i
+
j
));

138 *(
√w_m
+
size
*
i
+
j
)*=
sign
;

139 
j
++;

141 
i
++;

143 
	}
}

147 
	$m©rixDë_LU_Tønsf‹m
(*
A
, 
n
,*
out
)

149 
ãmp
 = 0;

150 
LU_
 [3][3];

151 * 
LU
 = (*)
LU_
;

152 
i
,
j
,
k
;

153 
j
 = 0; j < 
n
; j++)

155 *(
LU
+
j
Ë*(
A
+j);

156 i‡(
j
 >= 1)

157 *(
LU
+
j
*
n
Ë*(
A
+j*n)/(*LU);

159 
i
 = 1; i < 
n
; i++)

161 
j
 = 
i
; j < 
n
; j++)

163 
k
 = 0; k <(
i
-1); k++)

164 
ãmp
 +(*(
LU
+
n
*
i
+
k
))*(*(LU+k*n+
j
));

165 *(
LU
+
i
*
n
+
j
Ë*(
A
+i*n+jË- 
ãmp
;

166 
ãmp
 = 0;

168 
j
 = 
i
+1; j < 
n
; j++)

170 
k
 = 0; k <(
i
-1); k++)

171 
ãmp
 +(*(
LU
+
j
*
n
+
k
))*(*(LU+k*n+
i
));

172 *(
LU
+
j
*
n
+
i
Ë((*(
A
+j*n+i)Ë- 
ãmp
)/(*(LU+i*n+i));

173 
ãmp
 = 0;

176 
ãmp
 = 1;

177 
i
 = 0; i < 
n
; i++)

178 
ãmp
 **(
LU
+
i
*
n
+i);

179 *
out
=
ãmp
;

180 
	}
}

182 
	$m©rixInvî£
(*
m
, 
size
, *
√w_m
)

184 
buf1
[4][4];

185 
buf2
 [4][4];

186 
buf
;

187 
buf3
[3][3];

188 
dë
 ;

189 
	`m©rixDë_LU_Tønsf‹m
(
m
, 
size
,&
dë
);

190 
i
,
j
;

192 
	`m©rixCoÁ˘‹
(
m
, 
size
, &
buf1
[0][0]);

193 
	`m©rixTøn•o£
(&
buf1
[0][0], 
size
, size, &
buf2
[0][0]);

195 
i
 = 1; i <
size
; i++)

196 
j
 = 1; j <
size
; j++)

198 
buf
 = 
	`m©rixGëCñl
(&
buf1
[0][0], 
size
, size, 
i
, 
j
)/
dë
;

199 
	`m©rixSëCñl
((*)
buf3
, 
size
, size, 
i
, 
j
, 
buf
);

201 
	`m©rixTøn•o£
(&
buf3
[0][0], 
size
, size, 
√w_m
);

202 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\matrix.h

1 #i‚de‡
__MATR


2 
	#__MATR


	)

4 
m©rixC›y
(*
m
, 
rows
, 
cﬁumns
, *
√w_m
);

5 
m©rixGëCñl
(*
m
, 
rows
, 
cﬁumns
, 
row
, 
cﬁumn
);

6 
m©rixMu…ùlyM2M
(*
m1
, 
rows1
, 
cﬁumns1
, *
m2
, 
rows2
, 
cﬁumns2
, *
√w_m
);

7 
m©rixMu…ùlyS2M
(*
m
, 
rows
, 
cﬁumns
, 
s
, *
√w_m
);

8 
m©rixPlusMöus
(*
m1
, *
m2
, 
rows
, 
cﬁumns
, sig√d 
sign
,*
√w_m
);

9 
m©rixTøn•o£
(*
m
, 
rows
, 
cﬁumns
, *
√w_m
);

10 
m©rixDë_LU_Tønsf‹m
(*
A
, 
n
,*
out
);

11 
m©rixCoÁ˘‹
(*
m
, 
size
, *
√w_m
);

12 
m©rixInvî£
(*
m
, 
size
, *
√w_m
);

13 
m©rixFûl
(*
m
, 
rows
, 
cﬁumns
, 
vÆ
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\robot.c

1 
	~"robŸ.h
"

2 
	~"pös.h
"

4 
	~"ußπ.h
"

5 
	~"usbd_cdc_c‹e.h
"

6 
	~"usbd_u§.h
"

7 
	~"usb_c⁄f.h
"

8 
	~"usbd_desc.h
"

9 
	~"°m32fxxx_ô.h
"

10 
	~"usbd_cdc_v˝.h
"

11 
	~"°rög.h
"

12 
	~"ªguœt‹.h
"

13 
	~"öãºu±s.h
"

14 
	~"öô.h
"

17 
	grobŸCo‹dT¨gë
[3] = {0,0,0};

18 
	grobŸS≥edT¨gë
[3] = {0,0,0};

19 
	gmŸ‹S≥ed
[4];

20 
	gmŸ‹Co‹d
[4] = {0,0,0};

21 
	grobŸCo‹d
[3] = {0,0,0};

22 
	grobŸS≥ed
[3] = {0,0,0};

23 
robSèãSåu˘
 
	gcurSèã
 = {1,1,1};

24 
ícOutPackSåu˘
 
	goutEnc
;

26 
	g∑øm
[30] ;

27 
	göD©a
[64];

28 
	goutD©a
[30];

29 
	gd©aIndex
;

30 
InPackSåu˘
 
	göComm™d
 ={0xFA,0xAF,0x00,0x00,&
∑øm
[0]};

32 
	g™swîPackLí
[0x29] = {22,7,7,7,

43 
uöt32_t
 * 
	gPWM_CCR
[10] ={
BTN1_CCR
,
BTN2_CCR
,
BTN3_CCR
,
BTN4_CCR
,
BTN5_CCR
,

44 
BTN6_CCR
,
BTN7_CCR
,
BTN8_CCR
,
BTN9_CCR
,
BTN10_CCR
};

45 
uöt32_t
 
	gPWM_DIR
[10] ={
BTN1_DIR_PIN
,
BTN2_DIR_PIN
,

46 
BTN3_DIR_PIN
,
BTN4_DIR_PIN
,

47 
BTN5_DIR_PIN
,
BTN6_DIR_PIN
,

48 
BTN7_DIR_PIN
,
BTN8_DIR_PIN
,

49 
BTN9_DIR_PIN
,
BTN10_DIR_PIN
};

50 
uöt32_t
 
	gGENERAL_PIN
[10] ={
GENERAL_PIN_0
,
GENERAL_PIN_1
,

51 
GENERAL_PIN_2
,
GENERAL_PIN_3
,

52 
GENERAL_PIN_4
,
GENERAL_PIN_5
,

53 
GENERAL_PIN_6
,
GENERAL_PIN_7
,

54 
GENERAL_PIN_8
,
GENERAL_PIN_9
};

55 
uöt32_t
 
	gEXTI_PIN
[10] ={
EXTI1_PIN
,
EXTI2_PIN
,

56 
EXTI3_PIN
,
EXTI4_PIN
,

57 
EXTI5_PIN
,
EXTI6_PIN
,

58 
EXTI7_PIN
,
EXTI8_PIN
,

59 
EXTI9_PIN
,
EXTI10_PIN
};

60 
uöt32_t
 
	gV12_PIN
[6] ={
PIN5_12V
,
PIN6_12V
,

61 
PIN3_12V
,
PIN4_12V
,

62 
PIN5_12V
,
PIN6_12V
};

64 
uöt32_t
 * 
	gícC¡
[4] ={
ENCODER4_CNT
,
ENCODER3_CNT
, 
ENCODER1_CNT
,
ENCODER2_CNT
};

66 
	gWHEELS
[4]{
WHEEL1_CH
,
WHEEL2_CH
,
WHEEL3_CH
,
WHEEL4_CH
};

68 
uöt16_t
 
	gadcD©a
[10];

69 
uöt8_t
 
	gpöTy≥
[10];

70 
uöt8_t
 
	gextiTy≥
[10];

71 
uöt16_t
 
	gextiFœg
;

73 * 
	g°r
 ="Ok";

75 
CDC_IF_Pr›_Ty≥Def
 
APP_FOPS
;

77 
	$£tVﬁège
(
ch
, 
duty
)

79 i‡(
duty
>1 )duty=1;

80 i‡(
duty
<-1 )duty=-1;

82 i‡(
duty
 < 0)

84 *
PWM_CCR
[
ch
] = (
öt32_t
)(
MAX_PWM
 + (
duty
*MAX_PWM));

85 
	`£t_pö
(
PWM_DIR
[
ch
]);

89 *
PWM_CCR
[
ch
] = (
öt32_t
Ë(
duty
*
MAX_PWM
);

90 
	`ª£t_pö
(
PWM_DIR
[
ch
]);

93 
	}
}

95 
	$£tPWM
(
ch
, 
duty
)

97 i‡(
duty
>1 )duty=1;

98 i‡(
duty
<0 )duty=0;

99 *
PWM_CCR
[
ch
] = (
öt32_t
)((
duty
*
MAX_PWM
));

101 
	}
}

103 
	$pushByã
(
öByã
)

105 
j
;

106 
uöt16_t
 
checkSum
;

107 
uöt16_t
 * 
ã°
;

108 
öD©a
[
d©aIndex
++] = 
öByã
;

110 if((
öD©a
[0] =
SYNC_BYTE
Ë&& (öD©a[1] =
ADR_BYTE
))

112 if–(
d©aIndex
 >
öD©a
[2]) && (dataIndex > 3) )

114 
checkSum
 = 
	`∑ckëCheck
(&
öD©a
[0], inD©a[2]-
CHECK_SIZE
);

115 
ã°
 = ( 
uöt16_t
 *Ë&
öD©a
[öD©a[2] - 
CHECK_SIZE
];

116 i‡(*
ã°
 =
checkSum
)

118 
öComm™d
.
∑ckLí
 = 
öD©a
[2];

119 
j
=0; j < 
öComm™d
.
∑ckLí
 - 
CHECK_SIZE
 - 
HEADER_SIZE
; j++)

120 *(
öComm™d
.
∑øm
 + 
j
Ë
öD©a
[4 + j];

121 
öComm™d
.
comm™d
 = 
öD©a
[3];

122 
	`execComm™d
(&
öComm™d
);

124 
d©aIndex
 = 0;

125 
öD©a
[0] = 0;

126 
öD©a
[1] = 0;

131 i‡(
d©aIndex
 > 1)

133 
öD©a
[0] = inData[1];

134 
öD©a
[1] = 0;

135 
d©aIndex
 = 1;

138 
	}
}

140 
uöt8_t
 
APP_Rx_Buf„r
 [];

143 
uöt32_t
 
APP_Rx_±r_ö
;

147 
	$£ndAnswî
(
cmd
, * 
∑øm
, 
∑ømSize
)

150 
outD©a
[0] = 0xFA;

151 
outD©a
[1] = 0xFA;

152 
outD©a
[2] = 
™swîPackLí
[
cmd
 - 1];

153 
outD©a
[3] = 
cmd
;

154 
	`mem˝y
(&
outD©a
[4], 
∑øm
, 
∑ømSize
);

156 *((
öt16_t
*)&
outD©a
[
∑ømSize
+
HEADER_SIZE
]Ë(öt16_tË
	`∑ckëCheck
(&outData[0],ÖaramSize + HEADER_SIZE);

157 
_size
 = 
∑ømSize
+
HEADER_SIZE
+
CHECK_SIZE
 ;

158 
i
;

159 
i
=0; i < 
_size
; i++Ë
	`putch¨
(
outD©a
[i]);

161 i‡(
APP_Rx_±r_ö
 + 
_size
 < 
APP_RX_DATA_SIZE
)

163 
	`mem˝y
(&
APP_Rx_Buf„r
[
APP_Rx_±r_ö
], 
outD©a
, 
_size
);

164 
APP_Rx_±r_ö
+=
_size
;

168 
‰ìS∑˚
 = 
APP_RX_DATA_SIZE
 - 
APP_Rx_±r_ö
;

170 
	`mem˝y
(&
APP_Rx_Buf„r
[
APP_Rx_±r_ö
], 
outD©a
, 
‰ìS∑˚
);

171 
APP_Rx_±r_ö
 = 0;

172 
	`mem˝y
(&
APP_Rx_Buf„r
[
APP_Rx_±r_ö
], &
outD©a
[
‰ìS∑˚
], 
_size
 - freeSpace);

173 
APP_Rx_±r_ö
 +
_size
-
‰ìS∑˚
;

179  
∑ømSize
 + 
HEADER_SIZE
 + 
CHECK_SIZE
;

180 
	}
}

182 
	$execComm™d
(
InPackSåu˘
* 
cmd
)

185 
cmd
->
comm™d
)

189 *
key

cmd
->
∑øm
;

191 i‡((
key
[0] =='E')&&(key[1] =='C')&&(key[2] =='H')&&(key[3] =='O') )

193 * 
°r
 ="mobileÑobot V1.0";

194 
	`£ndAnswî
(
cmd
->
comm™d
, 
°r
, 
	`°æí
(str)+1);

200 *(
ãmp
Ë={(*)
cmd
->
∑øm
};

201 
robŸCo‹d
[0]
ãmp
[0];

202 
robŸCo‹d
[1]
ãmp
[1];

203 
robŸCo‹d
[2]
ãmp
[2];

204 * 
°r
 ="Ok";

205 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

206 
outEnc
.
adªss
=0x02;

207 
outEnc
.
sync
 = 0xAA;

208 
outEnc
.
Comm™d
 = 
ENC_SET_CUR_POS
;

209 
outEnc
.
robŸCo‹d
[0]=0;

210 
outEnc
.
robŸCo‹d
[1]=0;

211 
outEnc
.
robŸCo‹d
[2]=0;

212 
outEnc
.
checkSum
 = 
	`∑ckëCheck
((*) &outEnc,(outEnc)-2);

213 
	`£ndPackë
((*Ë&
outEnc
,(outEnc));

219 
ch
 = *
cmd
->
∑øm
;

220 
ãmp
 =*((*)(
cmd
->
∑øm
+1));

221 
	`£tPWM
–
ch
-1, 
ãmp
);

222 * 
°r
 ="Ok";

223 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

229 * 
ch
 = 
cmd
->
∑øm
;

230 
	`£t_pö
(
PWM_DIR
[(*
ch
)-1]);

231 * 
°r
 ="Ok";

232 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

238 * 
ch
 = 
cmd
->
∑øm
;

239 
	`ª£t_pö
(
PWM_DIR
[(*
ch
)-1]);

240 * 
°r
 ="Ok";

241 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

246 
ch
 = *
cmd
->
∑øm
;

247 
ãmp
 = *((*)(
cmd
->
∑øm
+1));

248 
	`£tVﬁège
–
ch
-1, 
ãmp
);

249 * 
°r
 ="Ok";

250 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

256 
curSèã
.
pidE«bÀd
=1;

257 * 
°r
 ="Ok";

258 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

263 *(
ãmp
Ë={(*)
cmd
->
∑øm
};

264 
i
;

265 
i
 = 0; i<=3; i++)

267 
whìlsPidSåu˘
[
i
].
p_k
 = 
ãmp
[0];

268 
whìlsPidSåu˘
[
i
].
i_k
 = 
ãmp
[1];

269 
whìlsPidSåu˘
[
i
].
d_k
 = 
ãmp
[2];

271 * 
°r
 ="Ok";

272 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

277 *(
ãmp
Ë={(*)
cmd
->
∑øm
};

278 
i
;

279 
i
 = 0; i<=3; i++)

281 
ªguœt‹Out
[
i
] = 
ãmp
[i];

283 * 
°r
 ="Ok";

284 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

290 
curSèã
.
pidE«bÀd
=0;

291 * 
°r
 ="Ok";

292 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

297 
curSèã
.
köemEn
=1;

298 * 
°r
 ="Ok";

299 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

304 
curSèã
.
köemEn
=0;

305 * 
°r
 ="Ok";

306 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

311 *(
ãmp
Ë={(*)
cmd
->
∑øm
};

312 
i
;

313 
i
 = 0; i<=2; i++)

315 
vT¨gëGlob
[
i
] = 
ãmp
[i];

317 * 
°r
 ="Ok";

318 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

324 
curSèã
.
åackEn
=1;

325 * 
°r
 ="Ok";

326 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

331 
curSèã
.
åackEn
=0;

332 * 
°r
 ="Ok";

333 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

339 
œ°Poöt
>0Ë
	`ªmovePoöt
(&
poöts
[0],&lastPoint);

340 
poöts
[0].
˚¡î
[0]
robŸCo‹d
[0];

341 
poöts
[0].
˚¡î
[1]
robŸCo‹d
[1];

342 
poöts
[0].
˚¡î
[2]
robŸCo‹d
[2];

344 * 
°r
 ="Ok";

345 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

351 *(
ãmp
Ë={(*)(
cmd
->
∑øm
)};

352 * 
ch
 = 
cmd
->
∑øm
+12;

353 * 
°r
 ="Ok";

354 
œ°Poöt
++;

355 
poöts
[
œ°Poöt
].
˚¡î
[0] = 
ãmp
[0];

356 
poöts
[
œ°Poöt
].
˚¡î
[1] = 
ãmp
[1];

357 
poöts
[
œ°Poöt
].
˚¡î
[2] = 
ãmp
[2];

358 
poöts
[
œ°Poöt
].
•ìdVñTùe
 = 
•ìdTy≥
[*
ch
];

359 
poöts
[
œ°Poöt
].
•ìdRŸTùe
 = 
•ìdTy≥
[*(
ch
)];

360 
poöts
[
œ°Poöt
].
ídTask
=
NULL
;

361 
poöts
[
œ°Poöt
].
movTask
 =
NULL
;

362 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

367 
outd©a
[15];

368 * 
ãmp
 =(*)(&
outd©a
[3]);

369 * 
˙tPoöt
 = (&
outd©a
[0]);

370 
uöt16_t
 * 
curPoöt
 = (uöt16_à*)(&
outd©a
[1]);

371 *
˙tPoöt

œ°Poöt
;

372 *
curPoöt
 = 
tŸÆPoötCom∂ôe
;

373 
ãmp
[0]
poöts
[0].
˚¡î
[0];

374 
ãmp
[1]
poöts
[0].
˚¡î
[1];

375 
ãmp
[2]
poöts
[0].
˚¡î
[2];

377 
	`£ndAnswî
(
cmd
->
comm™d
,
outd©a
, 15);

384 
	`£ndAnswî
(
cmd
->
comm™d
,(*)
robŸCo‹d
, (robotCoord));

391 
	`£ndAnswî
(
cmd
->
comm™d
,(*)
robŸS≥ed
, (
robŸCo‹d
));

396 *(
ãmp
Ë={(*)(
cmd
->
∑øm
)};

397 
i
;

398 
i
 = 0; i<=4; i++)

399 
n‹mÆVñ
[
i
]
ãmp
[i];

400 
i
 = 0; i<=4; i++)

401 
°›Vñ
[
i
]
ãmp
[i];

402 
°›Vñ
[2]=-0.2;

403 * 
°r
 ="Ok";

406 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

412 
ch
 = (*((*)(
cmd
->
∑øm
))) -1;

413 i‡(
ch
<10)

415 
pöTy≥
[
ch
] = *((*)(
cmd
->
∑øm
 +1));

416 i‡(
pöTy≥
[
ch
] =
ADC_ANALOG_PIN
 )

417 
	`c⁄f_pö
(
GENERAL_PIN
[
ch
], 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

418 i‡(
pöTy≥
[
ch
] =
ADC_DIG_INPUT
 )

419 
	`c⁄f_pö
(
GENERAL_PIN
[
ch
], 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

420 i‡(
pöTy≥
[
ch
] =
ADC_DIG_OUTPUT
 )

421 
	`c⁄f_pö
(
GENERAL_PIN
[
ch
], 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

423 * 
°r
 ="Ok";

424 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

430 
ch
 = (*((*)(
cmd
->
∑øm
))) -1;

431 i‡(
ch
<10)

432 
	`£ndAnswî
(
cmd
->
comm™d
,(*)&(
adcD©a
[
ch
]), (
uöt16_t
));

437 
	`£ndAnswî
(
cmd
->
comm™d
,(*)
adcD©a
, (adcData));

442 
ch
 = (*((*)(
cmd
->
∑øm
))) -1;

443 i‡(
ch
<10)

445 
ãmp
 = (
	`pö_vÆ
(
GENERAL_PIN
[
ch
])!=0);

446 
	`£ndAnswî
(
cmd
->
comm™d
,&
ãmp
, (temp));

452 
ãmp
[10];

453 
i
 ;

454  
i
 = 0; i<10; i++Ë
ãmp
[i] = (
	`pö_vÆ
(
GENERAL_PIN
[i])!=0);

455 
	`£ndAnswî
(
cmd
->
comm™d
,(*)
ãmp
, (temp));

460 
ch
 = (*((*)(
cmd
->
∑øm
))) -1;

461 i‡(
ch
<10)

462 i‡(*(
cmd
->
∑øm
+1)==0Ë
	`ª£t_pö
(
GENERAL_PIN
[
ch
]); 

463 
	`£t_pö
(
GENERAL_PIN
[
ch
]);

464 * 
°r
 ="Ok";

465 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

471 
ch
 = (*((*)(
cmd
->
∑øm
))) -1;

472 i‡(
ch
<10)

473 
	`£ndAnswî
(
cmd
->
comm™d
,(*Ë&(
pöTy≥
[
ch
]), (
uöt8_t
));

480 
ch
 = (*((*)(
cmd
->
∑øm
))) -1;

481 i‡(
ch
<10)

484 
extiTy≥
[
ch
] = (*((*)(
cmd
->
∑øm
 +1)));

485 i‡(
extiTy≥
[
ch
] =
EXTI_BOTH
 )

487 
	`c⁄f_pö
(
EXTI_PIN
[
ch
], 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

488 
	`add_ext_öãºu±
(
EXTI_PIN
[
ch
], 
EXTI_BOTH_EDGES
);

491 i‡(
extiTy≥
[
ch
] =
EXTI_RISE
 )

493 
	`c⁄f_pö
(
EXTI_PIN
[
ch
], 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

494 
	`add_ext_öãºu±
(
EXTI_PIN
[
ch
], 
EXTI_RISING_EDGE
);

496 i‡(
extiTy≥
[
ch
] =
EXTI_FALL
 )

498 
	`c⁄f_pö
(
EXTI_PIN
[
ch
], 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

499 
	`add_ext_öãºu±
(
EXTI_PIN
[
ch
], 
EXTI_FALLING_EDGE
) ;

501 i‡(
extiTy≥
[
ch
] =
EXTI_DIG_INPUT
 )

503 
	`c⁄f_pö
(
EXTI_PIN
[
ch
], 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

504 
	`˛ór_ext_öãºu±
(
EXTI_PIN
[
ch
]) ;

507 i‡(
extiTy≥
[
ch
] =
EXTI_DIG_OUTPUT
 )

509 
	`c⁄f_pö
(
EXTI_PIN
[
ch
], 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

510 
	`˛ór_ext_öãºu±
(
EXTI_PIN
[
ch
]) ;

514 * 
°r
 ="Ok";

515 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

521 
ch
 = *((*)(
cmd
->
∑øm
))-1;

522 i‡((
ch
)<10)

524 
ãmp
 = 
ch
;

525 i‡(
	`pö_vÆ
(
EXTI_PIN
[
ch
])Ë
ãmp
 |=0x80;

526 
	`£ndAnswî
(
cmd
->
comm™d
,&
ãmp
, (temp));

533 
ãmp
[10];

534 
i
 ;

535  
i
 = 0; i<10; i++Ë
ãmp
[i] = (
	`pö_vÆ
(
EXTI_PIN
[i])!=0);

536 
	`£ndAnswî
(
cmd
->
comm™d
,(*)
ãmp
, (temp));

541 
ch
 = *((*)(
cmd
->
∑øm
))-1;

542 i‡(
ch
<10)

543 i‡(*(
cmd
->
∑øm
+1)==0Ë
	`ª£t_pö
(
EXTI_PIN
[
ch
]); 

544 
	`£t_pö
(
EXTI_PIN
[
ch
]);

545 * 
°r
 ="Ok";

546 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

551 
ch
 = *((*)(
cmd
->
∑øm
))-1;

552 i‡(
ch
<10)

553 
	`£ndAnswî
(
cmd
->
comm™d
,(*Ë&(
extiTy≥
[
ch
]), (
uöt8_t
));

558 
ch
 = (*((*)(
cmd
->
∑øm
)))-1;

559 i‡(
ch
<6)

562 i‡(*(
cmd
->
∑øm
+1)==0)

563 
	`ª£t_pö
(
V12_PIN
[
ch
]); 

564 
	`£t_pö
(
V12_PIN
[
ch
]);

566 * 
°r
 ="Ok";

567 
	`£ndAnswî
(
cmd
->
comm™d
,
°r
, 3);

576 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\robot.h

1 #i‚de‡
_ROBOTS_INCLUDED_


2 
	#_ROBOTS_INCLUDED_


	)

4 
	~"gpio.h
"

6 
	#WHEEL1_PWM_PIN
 
BTN1_PWM_PIN


7 
	#WHEEL2_PWM_PIN
 
BTN2_PWM_PIN


8 
	#WHEEL3_PWM_PIN
 
BTN3_PWM_PIN


9 
	#WHEEL4_PWM_PIN
 
BTN4_PWM_PIN


10 

	)

11 
	#WHEEL1_DIR_PIN
 
BTN1_DIR_PIN


12 
	#WHEEL2_DIR_PIN
 
BTN2_DIR_PIN


13 
	#WHEEL3_DIR_PIN
 
BTN3_DIR_PIN


14 
	#WHEEL4_DIR_PIN
 
BTN4_DIR_PIN


15 

	)

16 
	#WHEEL1_CH
 0

	)

17 
	#WHEEL2_CH
 1

	)

18 
	#WHEEL3_CH
 2

	)

19 
	#WHEEL4_CH
 3

	)

21 
	#ENC1A_PIN
 
ENCODER1A_PIN


22 
	#ENC1B_PIN
 
ENCODER1A_PIN


23 
	#ENC2A_PIN
 
ENCODER2A_PIN


24 
	#ENC2B_PIN
 
ENCODER2A_PIN


25 
	#ENC3A_PIN
 
ENCODER3A_PIN


26 
	#ENC3B_PIN
 
ENCODER3A_PIN


27 
	#ENC4A_PIN
 
ENCODER4A_PIN


28 
	#ENC4B_PIN
 
ENCODER4A_PIN


29 

	)

30 
	#SYNC_BYTE
 0xFA

	)

31 
	#ADR_BYTE
 0xAF

	)

32 
	#HEADER_SIZE
 3

	)

33 
	#CHECK_SIZE
 2

	)

35 
	#ADC_ANALOG_PIN
 0

	)

36 
	#ADC_DIG_INPUT
 1

	)

37 
	#ADC_DIG_OUTPUT
 2

	)

39 
	#EXTI_BOTH
 0

	)

40 
	#EXTI_RISE
 1

	)

41 
	#EXTI_FALL
 2

	)

42 
	#EXTI_DIG_INPUT
 3

	)

43 
	#EXTI_DIG_OUTPUT
 4

	)

46 #¥agm®
∑ck
(
push
,1)

48 
	msync
;

49 
	madªss
;

50 
	mrobŸS≥ed
[3];

51 
	mrobŸCo‹d
[3];

52 
uöt16_t
 
	mcheckSum
;

53 } 
	tícInPackSåu˘
;

56 
	msync
;

57 
	madªss
;

58 
	mComm™d
;

59 
	mrobŸCo‹d
[4];

60 
uöt16_t
 
	mcheckSum
;

62 } 
	tícOutPackSåu˘
;

63 #¥agm®
∑ck
(
p›
)

66 #¥agm®
∑ck
(
push
,1)

68 
	msync
;

69 
	madªss
;

70 
	m∑ckLí
;

71 
	mcomm™d
 ;

72 * 
	m∑øm
;

73 } 
	tInPackSåu˘
;

76 
	msync
;

77 
	madªss
;

78 
	mcomm™d
;

79 
	mrobŸCo‹d
[4];

80 
uöt16_t
 
	mcheckSum
;

81 } 
	tOutPackSåu˘
;

82 #¥agm®
∑ck
(
p›
)

85 
	mpidE«bÀd
;

86 
	måackEn
;

87 
	mköemEn
;

88 } 
	trobSèãSåu˘
;

90 
robŸCo‹dT¨gë
[3];

91 
robŸS≥edT¨gë
[3] ;

92 
mŸ‹S≥ed
[4];

93 
mŸ‹Co‹d
[4] ;

94 
robŸCo‹d
[3] ;

95 
robŸS≥ed
[3] ;

96 
robSèãSåu˘
 
curSèã
;

97 
ícOutPackSåu˘
 
outEnc
;

98 
vT¨gëGlob
[3];

100 
uöt32_t
 
PWM_DIR
[10];

101 
uöt32_t
 * 
PWM_CCR
[10];

102 
uöt32_t
 * 
ícC¡
[4];

103 
WHEELS
[4];

104 
uöt16_t
 
adcD©a
[10];

106 
∑ckLí
[0x29];

107 
InPackSåu˘
 
öComm™d
;

108 
öD©a
[64];

109 
d©aIndex
;

112 
£tVﬁège
(
ch
, 
duty
);

113 
execComm™d
(
InPackSåu˘
* 
cmd
);

114 
pushByã
(
öByã
);

115 
£ndAnswî
(
cmd
,* 
∑øm
,
∑ømSize
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\STM32F~1.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
¨m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 1024
K


41 
	`RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 128
K


42 
	`CCRAM
 (
rwx
Ë: 
ORIGIN
 = 0x10000000, 
LENGTH
 = 64
K


43 
	}
}

73 
	gSECTIONS


75 .
	gãxt
 :

77 
KEEP
(*(.
i§_ve˘‹
))

78 *(.
ãxt
*)

80 
KEEP
(*(.
öô
))

81 
KEEP
(*(.
föi
))

84 *
¸tbegö
.
o
(.
˘‹s
)

85 *
¸tbegö
?.
o
(.
˘‹s
)

86 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
˘‹s
)

87 *(
SORT
(.
˘‹s
.*))

88 *(.
˘‹s
)

91 *
¸tbegö
.
o
(.
dt‹s
)

92 *
¸tbegö
?.
o
(.
dt‹s
)

93 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
dt‹s
)

94 *(
SORT
(.
dt‹s
.*))

95 *(.
dt‹s
)

97 *(.
rod©a
*)

99 
KEEP
(*(.
eh_‰ame
*))

100 } > 
ROM


102 .
ARM
.
exèb
 :

104 *(.
ARM
.
exèb
* .
gnu
.
lök⁄˚
.
¨mexèb
.*)

105 } > 
ROM


107 
__exidx_°¨t
 = .;

108 .
	gARM
.
	gexidx
 :

110 *(.
ARM
.
exidx
* .
gnu
.
lök⁄˚
.
¨mexidx
.*)

111 } > 
ROM


112 
__exidx_íd
 = .;

114 
	g__ëext
 = .;

116 .
	gd©a
 : 
AT
 (
__ëext
)

118 
__d©a_°¨t__
 = .;

119 *(
	gvèbÀ
)

120 *(.
	gd©a
*)

122 . = 
ALIGN
(4);

124 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_°¨t
 = .);

125 
KEEP
(*(.
¥eöô_¨øy
))

126 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_íd
 = .);

128 . = 
ALIGN
(4);

130 
PROVIDE_HIDDEN
 (
__öô_¨øy_°¨t
 = .);

131 
KEEP
(*(
SORT
(.
öô_¨øy
.*)))

132 
KEEP
(*(.
öô_¨øy
))

133 
PROVIDE_HIDDEN
 (
__öô_¨øy_íd
 = .);

136 . = 
ALIGN
(4);

138 
PROVIDE_HIDDEN
 (
__föi_¨øy_°¨t
 = .);

139 
KEEP
(*(
SORT
(.
föi_¨øy
.*)))

140 
KEEP
(*(.
föi_¨øy
))

141 
PROVIDE_HIDDEN
 (
__föi_¨øy_íd
 = .);

143 . = 
ALIGN
(4);

145 
	g__d©a_íd__
 = .;

147 } > 
	gRAM


149 .
bss
 (
NOLOAD
):

151 
__bss_°¨t__
 = .;

152 *(.
	gbss
*)

153 *(
	gCOMMON
)

154 
	g__bss_íd__
 = .;

155 } > 
	gRAM


157 .
hóp
 (
NOLOAD
):

159 
__íd__
 = .;

160 
	gíd
 = 
__íd__
;

161 *(.
	ghóp
*)

162 
	g__HópLimô
 = .;

163 } > 
	gRAM


168 .
°ack_dummy
 (
NOLOAD
):

170 *(.
°ack
)

171 } > 
RAM


175 
__SèckT›
 = 
ORIGIN
(
RAM
Ë+ 
LENGTH
(RAM);

176 
	g__SèckLimô
 = 
__SèckT›
 - 
SIZEOF
(.
°ack_dummy
);

177 
PROVIDE
(
__°ack
 = 
__SèckT›
);

180 
ASSERT
(
__SèckLimô
 >
__HópLimô
, "region RAM overflowed with stack")

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\STM32F~2.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
¨m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 1024
K


41 
	`RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 128
K


42 
	`CCRAM
 (
rwx
Ë: 
ORIGIN
 = 0x10000000, 
LENGTH
 = 64
K


43 
	}
}

73 
	gSECTIONS


75 .
	gãxt
 :

77 
KEEP
(*(.
i§_ve˘‹
))

78 *(.
ãxt
*)

80 
KEEP
(*(.
öô
))

81 
KEEP
(*(.
föi
))

84 *
¸tbegö
.
o
(.
˘‹s
)

85 *
¸tbegö
?.
o
(.
˘‹s
)

86 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
˘‹s
)

87 *(
SORT
(.
˘‹s
.*))

88 *(.
˘‹s
)

91 *
¸tbegö
.
o
(.
dt‹s
)

92 *
¸tbegö
?.
o
(.
dt‹s
)

93 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
dt‹s
)

94 *(
SORT
(.
dt‹s
.*))

95 *(.
dt‹s
)

97 *(.
rod©a
*)

99 
KEEP
(*(.
eh_‰ame
*))

100 } > 
RAM


102 .
ARM
.
exèb
 :

104 *(.
ARM
.
exèb
* .
gnu
.
lök⁄˚
.
¨mexèb
.*)

105 } > 
RAM


107 
__exidx_°¨t
 = .;

108 .
	gARM
.
	gexidx
 :

110 *(.
ARM
.
exidx
* .
gnu
.
lök⁄˚
.
¨mexidx
.*)

111 } > 
RAM


112 
__exidx_íd
 = .;

114 
	g__ëext
 = .;

116 .
	gd©a
 : 
AT
 (
__ëext
)

118 
__d©a_°¨t__
 = .;

119 *(
	gvèbÀ
)

120 *(.
	gd©a
*)

122 . = 
ALIGN
(4);

124 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_°¨t
 = .);

125 
KEEP
(*(.
¥eöô_¨øy
))

126 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_íd
 = .);

128 . = 
ALIGN
(4);

130 
PROVIDE_HIDDEN
 (
__öô_¨øy_°¨t
 = .);

131 
KEEP
(*(
SORT
(.
öô_¨øy
.*)))

132 
KEEP
(*(.
öô_¨øy
))

133 
PROVIDE_HIDDEN
 (
__öô_¨øy_íd
 = .);

136 . = 
ALIGN
(4);

138 
PROVIDE_HIDDEN
 (
__föi_¨øy_°¨t
 = .);

139 
KEEP
(*(
SORT
(.
föi_¨øy
.*)))

140 
KEEP
(*(.
föi_¨øy
))

141 
PROVIDE_HIDDEN
 (
__föi_¨øy_íd
 = .);

143 . = 
ALIGN
(4);

145 
	g__d©a_íd__
 = .;

147 } > 
	gRAM


149 .
bss
 (
NOLOAD
):

151 
__bss_°¨t__
 = .;

152 *(.
	gbss
*)

153 *(
	gCOMMON
)

154 
	g__bss_íd__
 = .;

155 } > 
	gRAM


157 .
hóp
 (
NOLOAD
):

159 
__íd__
 = .;

160 
	gíd
 = 
__íd__
;

161 *(.
	ghóp
*)

162 
	g__HópLimô
 = .;

163 } > 
	gRAM


168 .
°ack_dummy
 (
NOLOAD
):

170 . = 
ALIGN
(8);

171 *(.
	g°ack
)

172 } > 
RAM


176 
	g__SèckT›
 = 
ORIGIN
(
RAM
Ë+ 
LENGTH
(RAM);

177 
	g__SèckLimô
 = 
__SèckT›
 - 
SIZEOF
(.
°ack_dummy
);

178 
PROVIDE
(
__°ack
 = 
__SèckT›
);

181 
ASSERT
(
__SèckLimô
 >
__HópLimô
, "region RAM overflowed with stack")

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\STM32F~1.C

31 
	~"°m32fxxx_ô.h
"

38 
USB_OTG_CORE_HANDLE
 
USB_OTG_dev
;

39 
uöt32_t
 
USBD_OTG_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

41 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


42 
uöt32_t
 
USBD_OTG_EP1IN_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

43 
uöt32_t
 
USBD_OTG_EP1OUT_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

55 
	$NMI_H™dÀr
()

57 
	}
}

64 
	$H¨dFau…_H™dÀr
()

70 
	}
}

77 
	$MemM™age_H™dÀr
()

83 
	}
}

90 
	$BusFau…_H™dÀr
()

96 
	}
}

103 
	$UßgeFau…_H™dÀr
()

109 
	}
}

116 
	$SVC_H™dÀr
()

118 
	}
}

125 
	$DebugM⁄_H™dÀr
()

127 
	}
}

134 
	$PídSV_H™dÀr
()

136 
	}
}

143 
	$SysTick_H™dÀr
()

148 
	}
}

155 #ifde‡
USE_USB_OTG_HS


156 
	$OTG_HS_IRQH™dÀr
()

158 
	$OTG_FS_IRQH™dÀr
()

161 
	`USBD_OTG_ISR_H™dÀr
 (&
USB_OTG_dev
);

162 
	}
}

164 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


170 
	$OTG_HS_EP1_IN_IRQH™dÀr
()

172 
	`USBD_OTG_EP1IN_ISR_H™dÀr
 (&
USB_OTG_dev
);

173 
	}
}

180 
	$OTG_HS_EP1_OUT_IRQH™dÀr
()

182 
	`USBD_OTG_EP1OUT_ISR_H™dÀr
 (&
USB_OTG_dev
);

183 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\STM32F~4.H

29 #i‚de‡
__STM32Fxxx_IT_H


30 
	#__STM32Fxxx_IT_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"usbd_cdc_c‹e.h
"

44 
NMI_H™dÀr
();

45 
H¨dFau…_H™dÀr
();

46 
MemM™age_H™dÀr
();

47 
BusFau…_H™dÀr
();

48 
UßgeFau…_H™dÀr
();

49 
SVC_H™dÀr
();

50 
DebugM⁄_H™dÀr
();

51 
PídSV_H™dÀr
();

52 
SysTick_H™dÀr
();

53 
OTG_HS_IRQH™dÀr
();

54 
OTG_HS_EP1_IN_IRQH™dÀr
();

55 
OTG_HS_EP1_OUT_IRQH™dÀr
();

56 
OTG_FS_IRQH™dÀr
();

58 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\USBD_C~1.C

28 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


29 #¥agm®
d©a_Æignmít
 = 4

33 
	~"usbd_cdc_v˝.h
"

39 
LINE_CODING
 
	glöecodög
 =

48 
USART_InôTy≥Def
 
	gUSART_InôSåu˘uª
;

52 
uöt8_t
 
APP_Rx_Buf„r
 [];

55 
uöt32_t
 
APP_Rx_±r_ö
;

60 
uöt16_t
 
VCP_Inô
 ();

61 
uöt16_t
 
VCP_DeInô
 ();

62 
uöt16_t
 
VCP_Cål
 (
uöt32_t
 
Cmd
, 
uöt8_t
* 
Buf
, uöt32_à
Lí
);

63 
uöt16_t
 
VCP_D©aTx
 ();

64 
uöt16_t
 
VCP_D©aRx
 (
uöt8_t
* 
Buf
, 
uöt32_t
 
Lí
);

66 
uöt16_t
 
VCP_COMC⁄fig
(
uöt8_t
 
C⁄f
);

68 
CDC_IF_Pr›_Ty≥Def
 
	gVCP_f›s
 =

70 
VCP_Inô
,

71 
VCP_DeInô
,

72 
VCP_Cål
,

73 
VCP_D©aTx
,

74 
VCP_D©aRx


84 
uöt16_t
 
	$VCP_Inô
()

86 
NVIC_InôTy≥Def
 
NVIC_InôSåu˘uª
;

117  
USBD_OK
;

118 
	}
}

126 
uöt16_t
 
	$VCP_DeInô
()

129  
USBD_OK
;

130 
	}
}

141 
uöt16_t
 
	$VCP_Cål
 (
uöt32_t
 
Cmd
, 
uöt8_t
* 
Buf
, uöt32_à
Lí
)

143 
Cmd
)

145 
SEND_ENCAPSULATED_COMMAND
:

149 
GET_ENCAPSULATED_RESPONSE
:

153 
SET_COMM_FEATURE
:

157 
GET_COMM_FEATURE
:

161 
CLEAR_COMM_FEATURE
:

165 
SET_LINE_CODING
:

166 
löecodög
.
bôøã
 = (
uöt32_t
)(
Buf
[0] | (Buf[1] << 8) | (Buf[2] << 16) | (Buf[3] << 24));

167 
löecodög
.
f‹m©
 = 
Buf
[4];

168 
löecodög
.
∑rôyty≥
 = 
Buf
[5];

169 
löecodög
.
d©©y≥
 = 
Buf
[6];

171 
	`VCP_COMC⁄fig
(
OTHER_CONFIG
);

174 
GET_LINE_CODING
:

175 
Buf
[0] = (
uöt8_t
)(
löecodög
.
bôøã
);

176 
Buf
[1] = (
uöt8_t
)(
löecodög
.
bôøã
 >> 8);

177 
Buf
[2] = (
uöt8_t
)(
löecodög
.
bôøã
 >> 16);

178 
Buf
[3] = (
uöt8_t
)(
löecodög
.
bôøã
 >> 24);

179 
Buf
[4] = 
löecodög
.
f‹m©
;

180 
Buf
[5] = 
löecodög
.
∑rôyty≥
;

181 
Buf
[6] = 
löecodög
.
d©©y≥
;

184 
SET_CONTROL_LINE_STATE
:

188 
SEND_BREAK
:

196  
USBD_OK
;

197 
	}
}

207 
uöt16_t
 
	$VCP_D©aTx
 ()

223  
USBD_OK
;

224 
	}
}

241 
uöt16_t
 
	$VCP_D©aRx
 (
uöt8_t
* 
Buf
, 
uöt32_t
 
Lí
)

243 
uöt32_t
 
i
;

245 
i
 = 0; i < 
Lí
; i++)

247 
	`pushByã
(*(
Buf
 + 
i
));

250  
USBD_OK
;

251 
	}
}

260 
uöt16_t
 
	$VCP_COMC⁄fig
(
uöt8_t
 
C⁄f
)

262 i‡(
C⁄f
 =
DEFAULT_CONFIG
)

289 
löecodög
.
f‹m©
)

292 
USART_InôSåu˘uª
.
USART_St›Bôs
 = 
USART_St›Bôs_1
;

295 
USART_InôSåu˘uª
.
USART_St›Bôs
 = 
USART_St›Bôs_1_5
;

298 
USART_InôSåu˘uª
.
USART_St›Bôs
 = 
USART_St›Bôs_2
;

301 
	`VCP_COMC⁄fig
(
DEFAULT_CONFIG
);

302  (
USBD_FAIL
);

306 
löecodög
.
∑rôyty≥
)

309 
USART_InôSåu˘uª
.
USART_P¨ôy
 = 
USART_P¨ôy_No
;

312 
USART_InôSåu˘uª
.
USART_P¨ôy
 = 
USART_P¨ôy_Eví
;

315 
USART_InôSåu˘uª
.
USART_P¨ôy
 = 
USART_P¨ôy_Odd
;

318 
	`VCP_COMC⁄fig
(
DEFAULT_CONFIG
);

319  (
USBD_FAIL
);

323 
löecodög
.
d©©y≥
)

327 
USART_InôSåu˘uª
.
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

330 i‡(
USART_InôSåu˘uª
.
USART_P¨ôy
 =
USART_P¨ôy_No
)

332 
USART_InôSåu˘uª
.
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

336 
USART_InôSåu˘uª
.
USART_W‹dLígth
 = 
USART_W‹dLígth_9b
;

342  (
USBD_FAIL
);

345 
USART_InôSåu˘uª
.
USART_BaudR©e
 = 
löecodög
.
bôøã
;

346 
USART_InôSåu˘uª
.
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

347 
USART_InôSåu˘uª
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

352  
USBD_OK
;

353 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\USBD_C~1.H

29 #i‚de‡
__USBD_CDC_VCP_H


30 
	#__USBD_CDC_VCP_H


	)

33 
	~"usbd_cdc_c‹e.h
"

34 
	~"usbd_c⁄f.h
"

43 
uöt32_t
 
	mbôøã
;

44 
uöt8_t
 
	mf‹m©
;

45 
uöt8_t
 
	m∑rôyty≥
;

46 
uöt8_t
 
	md©©y≥
;

47 }
	tLINE_CODING
;

53 #ifde‡
USE_STM3210C_EVAL


54 
	#EVAL_COM_IRQH™dÀr
 
USART2_IRQH™dÀr


	)

55 #ñi‡
deföed
(
USE_STM324x9I_EVAL
)

56 
	#EVAL_COM_IRQH™dÀr
 
USART1_IRQH™dÀr


	)

58 
	#EVAL_COM_IRQH™dÀr
 
USART3_IRQH™dÀr


	)

62 
	#DEFAULT_CONFIG
 0

	)

63 
	#OTHER_CONFIG
 1

	)

67 
EVAL_COM_IRQH™dÀr
();

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\USBD_C~2.H

29 #i‚de‡
__USBD_CONF__H__


30 
	#__USBD_CONF__H__


	)

33 
	~"usb_c⁄f.h
"

38 
	#USBD_CFG_MAX_NUM
 1

	)

39 
	#USBD_ITF_MAX_NUM
 1

	)

41 
	#USBD_SELF_POWERED


	)

43 
	#USB_MAX_STR_DESC_SIZ
 255

	)

48 
	#CDC_IN_EP
 0x81

	)

49 
	#CDC_OUT_EP
 0x01

	)

50 
	#CDC_CMD_EP
 0x82

	)

53 #ifde‡
USE_USB_OTG_HS


54 
	#CDC_DATA_MAX_PACKET_SIZE
 512

	)

55 
	#CDC_CMD_PACKET_SZE
 8

	)

57 
	#CDC_IN_FRAME_INTERVAL
 40

	)

58 
	#APP_RX_DATA_SIZE
 2048

	)

61 
	#CDC_DATA_MAX_PACKET_SIZE
 64

	)

62 
	#CDC_CMD_PACKET_SZE
 8

	)

64 
	#CDC_IN_FRAME_INTERVAL
 5

	)

65 
	#APP_RX_DATA_SIZE
 2048

	)

69 
	#APP_FOPS
 
VCP_f›s


	)

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\USBD_D~1.C

29 
	~"usbd_c‹e.h
"

30 
	~"usbd_desc.h
"

31 
	~"usbd_ªq.h
"

32 
	~"usbd_c⁄f.h
"

33 
	~"usb_ªgs.h
"

56 
	#USBD_VID
 0x0483

	)

57 
	#USBD_PID
 0x5740

	)

62 
	#USBD_LANGID_STRING
 0x409

	)

63 
	#USBD_MANUFACTURER_STRING
 "STMi¸€À˘r⁄ics"

	)

64 
	#USBD_PRODUCT_HS_STRING
 "STM32 VútuÆ ComP‹àö HS mode"

	)

65 
	#USBD_PRODUCT_FS_STRING
 "STM32 VútuÆ ComP‹àö FS Mode"

	)

66 
	#USBD_CONFIGURATION_HS_STRING
 "VCP C⁄fig"

	)

67 
	#USBD_INTERFACE_HS_STRING
 "VCP I¡îÁ˚"

	)

68 
	#USBD_CONFIGURATION_FS_STRING
 "VCP C⁄fig"

	)

69 
	#USBD_INTERFACE_FS_STRING
 "VCP I¡îÁ˚"

	)

87 
USBD_DEVICE
 
	gUSR_desc
 =

89 
USBD_USR_Devi˚Des¸ùt‹
,

90 
USBD_USR_L™gIDSåDes¸ùt‹
,

91 
USBD_USR_M™uÁ˘uªrSåDes¸ùt‹
,

92 
USBD_USR_Produ˘SåDes¸ùt‹
,

93 
USBD_USR_SîülSåDes¸ùt‹
,

94 
USBD_USR_C⁄figSåDes¸ùt‹
,

95 
USBD_USR_I¡îÁ˚SåDes¸ùt‹
,

98 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


99 #i‡
deföed
 ( 
__ICCARM__
 )

100 #¥agm®
d©a_Æignmít
=4

104 
__ALIGN_BEGIN
 
uöt8_t
 
	gUSBD_Devi˚Desc
[
USB_SIZ_DEVICE_DESC
] 
	g__ALIGN_END
 =

107 
USB_DEVICE_DESCRIPTOR_TYPE
,

113 
USB_OTG_MAX_EP0_SIZE
,

114 
LOBYTE
(
USBD_VID
),

115 
HIBYTE
(
USBD_VID
),

116 
LOBYTE
(
USBD_PID
),

117 
HIBYTE
(
USBD_PID
),

120 
USBD_IDX_MFC_STR
,

121 
USBD_IDX_PRODUCT_STR
,

122 
USBD_IDX_SERIAL_STR
,

123 
USBD_CFG_MAX_NUM


126 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


127 #i‡
deföed
 ( 
__ICCARM__
 )

128 #¥agm®
d©a_Æignmít
=4

132 
__ALIGN_BEGIN
 
uöt8_t
 
	gUSBD_Devi˚QuÆifõrDesc
[
USB_LEN_DEV_QUALIFIER_DESC
] 
	g__ALIGN_END
 =

134 
USB_LEN_DEV_QUALIFIER_DESC
,

135 
USB_DESC_TYPE_DEVICE_QUALIFIER
,

146 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


147 #i‡
deföed
 ( 
__ICCARM__
 )

148 #¥agm®
d©a_Æignmít
=4

152 
__ALIGN_BEGIN
 
uöt8_t
 
	gUSBD_L™gIDDesc
[
USB_SIZ_STRING_LANGID
] 
	g__ALIGN_END
 =

154 
USB_SIZ_STRING_LANGID
,

155 
USB_DESC_TYPE_STRING
,

156 
LOBYTE
(
USBD_LANGID_STRING
),

157 
HIBYTE
(
USBD_LANGID_STRING
),

160 
uöt8_t
 
	gUSBD_SåögSîül
[
USB_SIZ_STRING_SERIAL
] =

162 
USB_SIZ_STRING_SERIAL
,

163 
USB_DESC_TYPE_STRING
,

166 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


167 #i‡
deföed
 ( 
__ICCARM__
 )

168 #¥agm®
d©a_Æignmít
=4

171 
__ALIGN_BEGIN
 
uöt8_t
 
	gUSBD_SåDesc
[
USB_MAX_STR_DESC_SIZ
] 
	g__ALIGN_END
 ;

181 
I¡ToUnicode
 (
uöt32_t
 
vÆue
 , 
uöt8_t
 *
pbuf
 , uöt8_à
Àn
);

182 
Gë_SîülNum
();

199 
uöt8_t
 * 
	$USBD_USR_Devi˚Des¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

201 *
Àngth
 = (
USBD_Devi˚Desc
);

202  (
uöt8_t
*)
USBD_Devi˚Desc
;

203 
	}
}

212 
uöt8_t
 * 
	$USBD_USR_L™gIDSåDes¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

214 *
Àngth
 = (
USBD_L™gIDDesc
);

215  (
uöt8_t
*)
USBD_L™gIDDesc
;

216 
	}
}

226 
uöt8_t
 * 
	$USBD_USR_Produ˘SåDes¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

228 if(
•ìd
 == 0)

230 
	`USBD_GëSåög
((
uöt8_t
 *)(uöt8_à*)
USBD_PRODUCT_HS_STRING
, 
USBD_SåDesc
, 
Àngth
);

234 
	`USBD_GëSåög
((
uöt8_t
 *)(uöt8_à*)
USBD_PRODUCT_FS_STRING
, 
USBD_SåDesc
, 
Àngth
);

236  
USBD_SåDesc
;

237 
	}
}

246 
uöt8_t
 * 
	$USBD_USR_M™uÁ˘uªrSåDes¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

248 
	`USBD_GëSåög
((
uöt8_t
 *)(uöt8_à*)
USBD_MANUFACTURER_STRING
, 
USBD_SåDesc
, 
Àngth
);

249  
USBD_SåDesc
;

250 
	}
}

259 
uöt8_t
 * 
	$USBD_USR_SîülSåDes¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

261 *
Àngth
 = 
USB_SIZ_STRING_SERIAL
;

264 
	`Gë_SîülNum
();

266  (
uöt8_t
*)
USBD_SåögSîül
;

267 
	}
}

276 
uöt8_t
 * 
	$USBD_USR_C⁄figSåDes¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

278 if(
•ìd
 =
USB_OTG_SPEED_HIGH
)

280 
	`USBD_GëSåög
((
uöt8_t
 *)(uöt8_à*)
USBD_CONFIGURATION_HS_STRING
, 
USBD_SåDesc
, 
Àngth
);

284 
	`USBD_GëSåög
((
uöt8_t
 *)(uöt8_à*)
USBD_CONFIGURATION_FS_STRING
, 
USBD_SåDesc
, 
Àngth
);

286  
USBD_SåDesc
;

287 
	}
}

297 
uöt8_t
 * 
	$USBD_USR_I¡îÁ˚SåDes¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

299 if(
•ìd
 == 0)

301 
	`USBD_GëSåög
((
uöt8_t
 *)(uöt8_à*)
USBD_INTERFACE_HS_STRING
, 
USBD_SåDesc
, 
Àngth
);

305 
	`USBD_GëSåög
((
uöt8_t
 *)(uöt8_à*)
USBD_INTERFACE_FS_STRING
, 
USBD_SåDesc
, 
Àngth
);

307  
USBD_SåDesc
;

308 
	}
}

315 
	$Gë_SîülNum
()

317 
uöt32_t
 
devi˚£rül0
, 
devi˚£rül1
, 
devi˚£rül2
;

319 
devi˚£rül0
 = *(
uöt32_t
*)
DEVICE_ID1
;

320 
devi˚£rül1
 = *(
uöt32_t
*)
DEVICE_ID2
;

321 
devi˚£rül2
 = *(
uöt32_t
*)
DEVICE_ID3
;

323 
devi˚£rül0
 +
devi˚£rül2
;

325 i‡(
devi˚£rül0
 != 0)

327 
	`I¡ToUnicode
 (
devi˚£rül0
, &
USBD_SåögSîül
[2] ,8);

328 
	`I¡ToUnicode
 (
devi˚£rül1
, &
USBD_SåögSîül
[18] ,4);

330 
	}
}

339 
	$I¡ToUnicode
 (
uöt32_t
 
vÆue
 , 
uöt8_t
 *
pbuf
 , uöt8_à
Àn
)

341 
uöt8_t
 
idx
 = 0;

343  
idx
 = 0 ; idx < 
Àn
 ; idx ++)

345 if–((
vÆue
 >> 28)) < 0xA )

347 
pbuf
[ 2* 
idx
] = (
vÆue
 >> 28) + '0';

351 
pbuf
[2* 
idx
] = (
vÆue
 >> 28) + 'A' - 10;

354 
vÆue
 = value << 4;

356 
pbuf
[ 2* 
idx
 + 1] = 0;

358 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\USBD_D~1.H

30 #i‚de‡
__USB_DESC_H


31 
	#__USB_DESC_H


	)

34 
	~"usbd_ªq.h
"

48 
	#USB_DEVICE_DESCRIPTOR_TYPE
 0x01

	)

49 
	#USB_CONFIGURATION_DESCRIPTOR_TYPE
 0x02

	)

50 
	#USB_STRING_DESCRIPTOR_TYPE
 0x03

	)

51 
	#USB_INTERFACE_DESCRIPTOR_TYPE
 0x04

	)

52 
	#USB_ENDPOINT_DESCRIPTOR_TYPE
 0x05

	)

53 
	#USB_SIZ_DEVICE_DESC
 18

	)

54 
	#USB_SIZ_STRING_LANGID
 4

	)

56 #i‡!
deföed
 (
USE_STM3210C_EVAL
)

57 
	#DEVICE_ID1
 (0x1FFF7A10)

	)

58 
	#DEVICE_ID2
 (0x1FFF7A14)

	)

59 
	#DEVICE_ID3
 (0x1FFF7A18)

	)

62 
	#DEVICE_ID1
 (0x1FFFF7E8)

	)

63 
	#DEVICE_ID2
 (0x1FFFF7EA)

	)

64 
	#DEVICE_ID3
 (0x1FFFF7EC)

	)

68 
	#USB_SIZ_STRING_SERIAL
 0x1A

	)

94 
uöt8_t
 
USBD_Devi˚Desc
 [
USB_SIZ_DEVICE_DESC
];

95 
uöt8_t
 
USBD_SåDesc
[
USB_MAX_STR_DESC_SIZ
];

96 
uöt8_t
 
USBD_OthîS≥edCfgDesc
[
USB_LEN_CFG_DESC
];

97 
uöt8_t
 
USBD_Devi˚QuÆifõrDesc
[
USB_LEN_DEV_QUALIFIER_DESC
];

98 
uöt8_t
 
USBD_L™gIDDesc
[
USB_SIZ_STRING_LANGID
];

99 
USBD_DEVICE
 
USR_desc
;

109 
uöt8_t
 * 
USBD_USR_Devi˚Des¸ùt‹
–uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

110 
uöt8_t
 * 
USBD_USR_L™gIDSåDes¸ùt‹
–uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

111 
uöt8_t
 * 
USBD_USR_M™uÁ˘uªrSåDes¸ùt‹
 ( uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

112 
uöt8_t
 * 
USBD_USR_Produ˘SåDes¸ùt‹
 ( uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

113 
uöt8_t
 * 
USBD_USR_SîülSåDes¸ùt‹
–uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

114 
uöt8_t
 * 
USBD_USR_C⁄figSåDes¸ùt‹
–uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

115 
uöt8_t
 * 
USBD_USR_I¡îÁ˚SåDes¸ùt‹
–uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

117 #ifde‡
USB_SUPPORT_USER_STRING_DESC


118 
uöt8_t
 * 
USBD_USR_USRSåögDesc
 (uöt8_à
•ìd
, uöt8_à
idx
 , 
uöt16_t
 *
Àngth
);

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\usb_bsp.c

30 
	~"usb_b•.h
"

94 
	$USB_OTG_BSP_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
)

96 #ifde‡
USE_STM3210C_EVAL


98 
	`RCC_OTGFSCLKC⁄fig
(
RCC_OTGFSCLKSour˚_PLLVCO_Div3
);

99 
	`RCC_AHBPîùhClockCmd
(
RCC_AHBPîùh_OTG_FS
, 
ENABLE
) ;

102 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

103 #ifde‡
USE_USB_OTG_FS


104 
	`RCC_AHB1PîùhClockCmd
–
RCC_AHB1Pîùh_GPIOA
 , 
ENABLE
);

107 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_8
 |

108 
GPIO_Pö_11
 |

109 
GPIO_Pö_12
;

111 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

112 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

113 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

114 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

115 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘uª
);

117 
	`GPIO_PöAFC⁄fig
(
GPIOA
,
GPIO_PöSour˚8
,
GPIO_AF_OTG1_FS
) ;

118 
	`GPIO_PöAFC⁄fig
(
GPIOA
,
GPIO_PöSour˚11
,
GPIO_AF_OTG1_FS
) ;

119 
	`GPIO_PöAFC⁄fig
(
GPIOA
,
GPIO_PöSour˚12
,
GPIO_AF_OTG1_FS
) ;

122 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_9
;

123 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

124 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

125 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_OD
;

126 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

127 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘uª
);

130 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_10
;

131 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_OD
;

132 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
 ;

133 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

134 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘uª
);

135 
	`GPIO_PöAFC⁄fig
(
GPIOA
,
GPIO_PöSour˚10
,
GPIO_AF_OTG1_FS
) ;

137 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_SYSCFG
, 
ENABLE
);

138 
	`RCC_AHB2PîùhClockCmd
(
RCC_AHB2Pîùh_OTG_FS
, 
ENABLE
) ;

141 #ifde‡
USE_ULPI_PHY


142 
	`RCC_AHB1PîùhClockCmd
–
RCC_AHB1Pîùh_GPIOA
 | 
RCC_AHB1Pîùh_GPIOB
 |

143 
RCC_AHB1Pîùh_GPIOC
 | 
RCC_AHB1Pîùh_GPIOH
 |

144 
RCC_AHB1Pîùh_GPIOI
, 
ENABLE
);

147 
	`GPIO_PöAFC⁄fig
(
GPIOA
,
GPIO_PöSour˚3
, 
GPIO_AF_OTG2_HS
) ;

148 
	`GPIO_PöAFC⁄fig
(
GPIOA
,
GPIO_PöSour˚5
, 
GPIO_AF_OTG2_HS
) ;

149 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚0
, 
GPIO_AF_OTG2_HS
) ;

150 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚1
, 
GPIO_AF_OTG2_HS
) ;

151 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚5
, 
GPIO_AF_OTG2_HS
) ;

152 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚10
,
GPIO_AF_OTG2_HS
) ;

153 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚11
,
GPIO_AF_OTG2_HS
) ;

154 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚12
,
GPIO_AF_OTG2_HS
) ;

155 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚13
,
GPIO_AF_OTG2_HS
) ;

156 
	`GPIO_PöAFC⁄fig
(
GPIOH
,
GPIO_PöSour˚4
, 
GPIO_AF_OTG2_HS
) ;

157 
	`GPIO_PöAFC⁄fig
(
GPIOI
,
GPIO_PöSour˚11
,
GPIO_AF_OTG2_HS
) ;

158 
	`GPIO_PöAFC⁄fig
(
GPIOC
,
GPIO_PöSour˚0
, 
GPIO_AF_OTG2_HS
) ;

161 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_5
 ;

162 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

163 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

164 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘uª
);

167 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_3
 ;

168 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

169 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

170 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

171 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

172 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘uª
);

177 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_0
 | 
GPIO_Pö_1
 |

178 
GPIO_Pö_5
 | 
GPIO_Pö_10
 |

179 
GPIO_Pö_11
| 
GPIO_Pö_12
 |

180 
GPIO_Pö_13
 ;

182 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

183 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

184 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

185 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

186 
	`GPIO_Inô
(
GPIOB
, &
GPIO_InôSåu˘uª
);

190 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_0
 ;

191 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

192 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

193 
	`GPIO_Inô
(
GPIOC
, &
GPIO_InôSåu˘uª
);

196 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_4
;

197 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

198 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

199 
	`GPIO_Inô
(
GPIOH
, &
GPIO_InôSåu˘uª
);

203 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_11
 ;

204 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

205 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

206 
	`GPIO_Inô
(
GPIOI
, &
GPIO_InôSåu˘uª
);

209 
	`RCC_AHB1PîùhClockCmd
–
RCC_AHB1Pîùh_OTG_HS
 |

210 
RCC_AHB1Pîùh_OTG_HS_ULPI
, 
ENABLE
) ;

214 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_GPIOB
 , 
ENABLE
);

216 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_12
 |

217 
GPIO_Pö_14
 |

218 
GPIO_Pö_15
;

220 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

221 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

222 
	`GPIO_Inô
(
GPIOB
, &
GPIO_InôSåu˘uª
);

224 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚12
, 
GPIO_AF_OTG2_FS
) ;

225 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚14
,
GPIO_AF_OTG2_FS
) ;

226 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚15
,
GPIO_AF_OTG2_FS
) ;

228 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_13
;

229 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

230 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

231 
	`GPIO_Inô
(
GPIOB
, &
GPIO_InôSåu˘uª
);

234 
	`RCC_AHB1PîùhClockLPModeCmd
(
RCC_AHB1Pîùh_OTG_HS_ULPI
, 
DISABLE
);

236 
	`RCC_AHB1PîùhClockCmd
–
RCC_AHB1Pîùh_OTG_HS
, 
ENABLE
) ;

241 
	}
}

248 
	$USB_OTG_BSP_E«bÀI¡îru±
(
USB_OTG_CORE_HANDLE
 *
pdev
)

250 
NVIC_InôTy≥Def
 
NVIC_InôSåu˘uª
;

252 
	`NVIC_Pri‹ôyGroupC⁄fig
(
NVIC_Pri‹ôyGroup_1
);

253 #ifde‡
USE_USB_OTG_HS


254 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
OTG_HS_IRQn
;

256 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
OTG_FS_IRQn
;

258 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 1;

259 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 3;

260 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

261 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

262 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


263 
	`NVIC_Pri‹ôyGroupC⁄fig
(
NVIC_Pri‹ôyGroup_1
);

264 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
OTG_HS_EP1_OUT_IRQn
;

265 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 1;

266 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 2;

267 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

268 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

270 
	`NVIC_Pri‹ôyGroupC⁄fig
(
NVIC_Pri‹ôyGroup_1
);

271 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
OTG_HS_EP1_IN_IRQn
;

272 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 1;

273 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 1;

274 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

275 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

277 
	}
}

284 
	$USB_OTG_BSP_uDñay
 (c⁄° 
uöt32_t
 
u£c
)

286 
uöt32_t
 
cou¡
 = 0;

287 c⁄° 
uöt32_t
 
utime
 = (120 * 
u£c
 / 7);

290 i‡–++
cou¡
 > 
utime
 )

296 
	}
}

305 
	$USB_OTG_BSP_mDñay
 (c⁄° 
uöt32_t
 
m£c
)

307 
	`USB_OTG_BSP_uDñay
(
m£c
 * 1000);

308 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\usb_conf.h

29 #i‚de‡
__USB_CONF__H__


30 
	#__USB_CONF__H__


	)

33 #i‡
deföed
 (
USE_STM322xG_EVAL
)

34 
	~"°m322xg_evÆ.h
"

35 
	~"°m322xg_evÆ_lcd.h
"

37 #ñi‡
deföed
(
USE_STM324xG_EVAL
)

38 
	~"°m32f4xx.h
"

42 #ñi‡
deföed
(
USE_STM324x9I_EVAL
)

43 
	~"°m32f4xx.h
"

44 
	~"°m324x9i_evÆ.h
"

45 
	~"°m324x9i_evÆ_lcd.h
"

47 #ñi‡
deföed
 (
USE_STM3210C_EVAL
)

48 
	~"°m32f10x.h
"

49 
	~"°m3210c_evÆ.h
"

50 
	~"°m3210c_evÆ_lcd.h
"

81 #i‚de‡
USE_USB_OTG_FS


85 #ifde‡
USE_USB_OTG_FS


86 
	#USB_OTG_FS_CORE


	)

106 #i‚de‡
USE_USB_OTG_HS


110 #i‚de‡
USE_ULPI_PHY


114 #i‚de‡
USE_EMBEDDED_PHY


118 #ifde‡
USE_USB_OTG_HS


119 
	#USB_OTG_HS_CORE


	)

159 #ifde‡
USB_OTG_HS_CORE


160 
	#RX_FIFO_HS_SIZE
 512

	)

161 
	#TX0_FIFO_HS_SIZE
 64

	)

162 
	#TX1_FIFO_HS_SIZE
 372

	)

163 
	#TX2_FIFO_HS_SIZE
 64

	)

164 
	#TX3_FIFO_HS_SIZE
 0

	)

165 
	#TX4_FIFO_HS_SIZE
 0

	)

166 
	#TX5_FIFO_HS_SIZE
 0

	)

170 #ifde‡
USE_ULPI_PHY


171 
	#USB_OTG_ULPI_PHY_ENABLED


	)

173 #ifde‡
USE_EMBEDDED_PHY


174 
	#USB_OTG_EMBEDDED_PHY_ENABLED


	)

183 
	#USB_OTG_HS_DEDICATED_EP1_ENABLED


	)

187 #ifde‡
USB_OTG_FS_CORE


188 
	#RX_FIFO_FS_SIZE
 128

	)

189 
	#TX0_FIFO_FS_SIZE
 32

	)

190 
	#TX1_FIFO_FS_SIZE
 128

	)

191 
	#TX2_FIFO_FS_SIZE
 32

	)

192 
	#TX3_FIFO_FS_SIZE
 0

	)

199 #i‡
deföed
(
USE_STM324x9I_EVAL
)

204 
	#VBUS_SENSING_ENABLED


	)

209 
	#USE_DEVICE_MODE


	)

212 #i‚de‡
USB_OTG_FS_CORE


213 #i‚de‡
USB_OTG_HS_CORE


218 #i‚de‡
USE_DEVICE_MODE


219 #i‚de‡
USE_HOST_MODE


224 #i‚de‡
USE_USB_OTG_HS


225 #i‚de‡
USE_USB_OTG_FS


229 #i‚de‡
USE_ULPI_PHY


230 #i‚de‡
USE_EMBEDDED_PHY


239 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


240 #i‡
deföed
 (
__GNUC__
)

241 
	#__ALIGN_END
 
	`__©åibuã__
 ((
	`Æig√d
 (4)))

	)

242 
	#__ALIGN_BEGIN


	)

244 
	#__ALIGN_END


	)

245 #i‡
deföed
 (
__CC_ARM
)

246 
	#__ALIGN_BEGIN
 
	`__Æign
(4)

	)

247 #ñi‡
deföed
 (
__ICCARM__
)

248 
	#__ALIGN_BEGIN


	)

249 #ñi‡
deföed
 (
__TASKING__
)

250 
	#__ALIGN_BEGIN
 
	`__Æign
(4)

	)

254 
	#__ALIGN_BEGIN


	)

255 
	#__ALIGN_END


	)

259 #i‡
deföed
 (
__CC_ARM
)

260 
	#__∑cked
 
__∑cked


	)

261 #ñi‡
deföed
 (
__ICCARM__
)

262 
	#__∑cked
 
__∑cked


	)

263 #ñi‡
deföed
 ( 
__GNUC__
 )

264 
	#__∑cked
 
	`__©åibuã__
 ((
__∑cked__
))

	)

265 #ñi‡
deföed
 (
__TASKING__
)

266 
	#__∑cked
 
__u«lig√d


	)

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\usbd_usr.c

29 
	~"usbd_u§.h
"

68 
USBD_U§_cb_Ty≥Def
 
	gUSR_cb
 =

70 
USBD_USR_Inô
,

71 
USBD_USR_Devi˚Re£t
,

72 
USBD_USR_Devi˚C⁄figuªd
,

73 
USBD_USR_Devi˚Su•íded
,

74 
USBD_USR_Devi˚Resumed
,

77 
USBD_USR_Devi˚C⁄√˘ed
,

78 
USBD_USR_Devi˚Disc⁄√˘ed
,

113 
	$USBD_USR_Inô
()

122 #i‡
	`deföed
 (
USE_STM322xG_EVAL
)

124 #ñi‡
	`deföed
(
USE_STM324xG_EVAL
)

127 #ñi‡
	`deföed
(
USE_STM324x9I_EVAL
)

140 #ñi‡
	`deföed
 (
USE_STM3210C_EVAL
)

148 #ifde‡
USE_USB_OTG_HS


155 
	}
}

163 
	$USBD_USR_Devi˚Re£t
(
uöt8_t
 
•ìd
 )

177 
	}
}

186 
	$USBD_USR_Devi˚C⁄figuªd
 ()

189 
	}
}

197 
	$USBD_USR_Devi˚Su•íded
()

201 
	}
}

210 
	$USBD_USR_Devi˚Resumed
()

214 
	}
}

223 
	$USBD_USR_Devi˚C⁄√˘ed
 ()

226 
	}
}

235 
	$USBD_USR_Devi˚Disc⁄√˘ed
 ()

238 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\readme.txt

1 
You
 
have
 
to
 
£t
 
the
 
c‹ª˘
 
mem‹y
 
œyout
 
your
 
devi˚
 
ö
Åhê
lökî
 
	gs¸ùt
.

2 
PÀa£
 
check
 
the
 
FLASH
 
™d
 
SRAM
 
	gÀngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST06C6~1.H

30 #i‚de‡
__STM32F4xx_HASH_H


31 
	#__STM32F4xx_HASH_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
HASH_AlgoSñe˘i⁄
;

57 
uöt32_t
 
HASH_AlgoMode
;

59 
uöt32_t
 
HASH_D©aTy≥
;

62 
uöt32_t
 
HASH_HMACKeyTy≥
;

64 }
	tHASH_InôTy≥Def
;

71 
uöt32_t
 
D©a
[8];

75 } 
	tHASH_MsgDige°
;

82 
uöt32_t
 
HASH_IMR
;

83 
uöt32_t
 
HASH_STR
;

84 
uöt32_t
 
HASH_CR
;

85 
uöt32_t
 
HASH_CSR
[54];

86 }
	tHASH_C⁄ãxt
;

97 
	#HASH_AlgoSñe˘i⁄_SHA1
 ((
uöt32_t
)0x0000Ë

	)

98 
	#HASH_AlgoSñe˘i⁄_SHA224
 
HASH_CR_ALGO_1


	)

99 
	#HASH_AlgoSñe˘i⁄_SHA256
 
HASH_CR_ALGO


	)

100 
	#HASH_AlgoSñe˘i⁄_MD5
 
HASH_CR_ALGO_0


	)

102 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
Ë(((ALGOSELECTIONË=
HASH_AlgoSñe˘i⁄_SHA1
) || \

103 ((
ALGOSELECTION
Ë=
HASH_AlgoSñe˘i⁄_SHA224
) || \

104 ((
ALGOSELECTION
Ë=
HASH_AlgoSñe˘i⁄_SHA256
) || \

105 ((
ALGOSELECTION
Ë=
HASH_AlgoSñe˘i⁄_MD5
))

	)

113 
	#HASH_AlgoMode_HASH
 ((
uöt32_t
)0x00000000Ë

	)

114 
	#HASH_AlgoMode_HMAC
 
HASH_CR_MODE


	)

116 
	#IS_HASH_ALGOMODE
(
ALGOMODE
Ë(((ALGOMODEË=
HASH_AlgoMode_HASH
) || \

117 ((
ALGOMODE
Ë=
HASH_AlgoMode_HMAC
))

	)

125 
	#HASH_D©aTy≥_32b
 ((
uöt32_t
)0x0000Ë

	)

126 
	#HASH_D©aTy≥_16b
 
HASH_CR_DATATYPE_0


	)

127 
	#HASH_D©aTy≥_8b
 
HASH_CR_DATATYPE_1


	)

128 
	#HASH_D©aTy≥_1b
 
HASH_CR_DATATYPE


	)

130 
	#IS_HASH_DATATYPE
(
DATATYPE
Ë(((DATATYPEË=
HASH_D©aTy≥_32b
)|| \

131 ((
DATATYPE
Ë=
HASH_D©aTy≥_16b
)|| \

132 ((
DATATYPE
Ë=
HASH_D©aTy≥_8b
) || \

133 ((
DATATYPE
Ë=
HASH_D©aTy≥_1b
))

	)

141 
	#HASH_HMACKeyTy≥_Sh‹tKey
 ((
uöt32_t
)0x00000000Ë

	)

142 
	#HASH_HMACKeyTy≥_L⁄gKey
 
HASH_CR_LKEY


	)

144 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
Ë(((KEYTYPEË=
HASH_HMACKeyTy≥_Sh‹tKey
) || \

145 ((
KEYTYPE
Ë=
HASH_HMACKeyTy≥_L⁄gKey
))

	)

153 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
Ë((VALIDBITSË<0x1F)

	)

162 
	#HASH_IT_DINI
 
HASH_IMR_DINIM


	)

163 
	#HASH_IT_DCI
 
HASH_IMR_DCIM


	)

165 
	#IS_HASH_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFFFFCË=0x00000000Ë&& ((ITË!0x00000000))

	)

166 
	#IS_HASH_GET_IT
(
IT
Ë(((ITË=
HASH_IT_DINI
Ë|| ((ITË=
HASH_IT_DCI
))

	)

175 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

176 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

177 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

178 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

179 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

181 
	#IS_HASH_GET_FLAG
(
FLAG
Ë(((FLAGË=
HASH_FLAG_DINIS
) || \

182 ((
FLAG
Ë=
HASH_FLAG_DCIS
) || \

183 ((
FLAG
Ë=
HASH_FLAG_DMAS
) || \

184 ((
FLAG
Ë=
HASH_FLAG_BUSY
) || \

185 ((
FLAG
Ë=
HASH_FLAG_DINNE
))

	)

187 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAGË=
HASH_FLAG_DINIS
) || \

188 ((
FLAG
Ë=
HASH_FLAG_DCIS
))

	)

202 
HASH_DeInô
();

205 
HASH_Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
);

206 
HASH_Såu˘Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
);

207 
HASH_Re£t
();

210 
HASH_D©aIn
(
uöt32_t
 
D©a
);

211 
uöt8_t
 
HASH_GëInFIFOW‹dsNbr
();

212 
HASH_SëLa°W‹dVÆidBôsNbr
(
uöt16_t
 
VÆidNumbî
);

213 
HASH_SèπDige°
();

214 
HASH_AutoSèπDige°
(
Fun˘i⁄ÆSèã
 
NewSèã
);

215 
HASH_GëDige°
(
HASH_MsgDige°
* 
HASH_MesßgeDige°
);

218 
HASH_SaveC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtSave
);

219 
HASH_Re°‹eC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtRe°‹e
);

222 
HASH_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

225 
HASH_ITC⁄fig
(
uöt32_t
 
HASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

226 
FœgSètus
 
HASH_GëFœgSètus
(
uöt32_t
 
HASH_FLAG
);

227 
HASH_CÀ¨Fœg
(
uöt32_t
 
HASH_FLAG
);

228 
ITSètus
 
HASH_GëITSètus
(
uöt32_t
 
HASH_IT
);

229 
HASH_CÀ¨ITPídögBô
(
uöt32_t
 
HASH_IT
);

232 
Eº‹Sètus
 
HASH_SHA1
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[20]);

233 
Eº‹Sètus
 
HMAC_SHA1
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
,

234 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
,

235 
uöt8_t
 
Ouçut
[20]);

238 
Eº‹Sètus
 
HASH_MD5
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[16]);

239 
Eº‹Sètus
 
HMAC_MD5
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
,

240 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
,

241 
uöt8_t
 
Ouçut
[16]);

243 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST1B2B~1.H

30 #i‚de‡
__STM32F4xx_PWR_H


31 
	#__STM32F4xx_PWR_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

58 
	#PWR_PVDLevñ_0
 
PWR_CR_PLS_LEV0


	)

59 
	#PWR_PVDLevñ_1
 
PWR_CR_PLS_LEV1


	)

60 
	#PWR_PVDLevñ_2
 
PWR_CR_PLS_LEV2


	)

61 
	#PWR_PVDLevñ_3
 
PWR_CR_PLS_LEV3


	)

62 
	#PWR_PVDLevñ_4
 
PWR_CR_PLS_LEV4


	)

63 
	#PWR_PVDLevñ_5
 
PWR_CR_PLS_LEV5


	)

64 
	#PWR_PVDLevñ_6
 
PWR_CR_PLS_LEV6


	)

65 
	#PWR_PVDLevñ_7
 
PWR_CR_PLS_LEV7


	)

67 
	#IS_PWR_PVD_LEVEL
(
LEVEL
Ë(((LEVELË=
PWR_PVDLevñ_0
Ë|| ((LEVELË=
PWR_PVDLevñ_1
)|| \

68 ((
LEVEL
Ë=
PWR_PVDLevñ_2
Ë|| ((LEVELË=
PWR_PVDLevñ_3
)|| \

69 ((
LEVEL
Ë=
PWR_PVDLevñ_4
Ë|| ((LEVELË=
PWR_PVDLevñ_5
)|| \

70 ((
LEVEL
Ë=
PWR_PVDLevñ_6
Ë|| ((LEVELË=
PWR_PVDLevñ_7
))

	)

79 
	#PWR_MaöReguœt‹_ON
 ((
uöt32_t
)0x00000000)

	)

80 
	#PWR_LowPowîReguœt‹_ON
 
PWR_CR_LPDS


	)

83 
	#PWR_Reguœt‹_ON
 
PWR_MaöReguœt‹_ON


	)

84 
	#PWR_Reguœt‹_LowPowî
 
PWR_LowPowîReguœt‹_ON


	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
Ë(((REGULATORË=
PWR_MaöReguœt‹_ON
) || \

87 ((
REGULATOR
Ë=
PWR_LowPowîReguœt‹_ON
))

	)

96 
	#PWR_MaöReguœt‹_UndîDrive_ON
 
PWR_CR_MRUDS


	)

97 
	#PWR_LowPowîReguœt‹_UndîDrive_ON
 ((
uöt32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

99 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
Ë(((REGULATORË=
PWR_MaöReguœt‹_UndîDrive_ON
) || \

100 ((
REGULATOR
Ë=
PWR_LowPowîReguœt‹_UndîDrive_ON
))

	)

105 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

109 
	#PWR_WakeUp_Pö1
 ((
uöt32_t
)0x00)

	)

110 
	#PWR_WakeUp_Pö2
 ((
uöt32_t
)0x01)

	)

111 #i‡
deföed
(
STM32F410xx
)

112 
	#PWR_WakeUp_Pö3
 ((
uöt32_t
)0x02)

	)

115 #i‡
deföed
(
STM32F446xx
)

116 
	#IS_PWR_WAKEUP_PIN
(
PIN
Ë(((PINË=
PWR_WakeUp_Pö1
) || \

117 ((
PIN
Ë=
PWR_WakeUp_Pö2
))

	)

119 
	#IS_PWR_WAKEUP_PIN
(
PIN
Ë(((PINË=
PWR_WAKEUP_PIN1
Ë|| ((PINË=
PWR_WAKEUP_PIN2
) || \

120 ((
PIN
Ë=
PWR_WAKEUP_PIN3
))

	)

130 
	#PWR_STOPE¡ry_WFI
 ((
uöt8_t
)0x01)

	)

131 
	#PWR_STOPE¡ry_WFE
 ((
uöt8_t
)0x02)

	)

132 
	#IS_PWR_STOP_ENTRY
(
ENTRY
Ë(((ENTRYË=
PWR_STOPE¡ry_WFI
Ë|| ((ENTRYË=
PWR_STOPE¡ry_WFE
))

	)

140 
	#PWR_Reguœt‹_Vﬁège_SˇÀ1
 ((
uöt32_t
)0x0000C000)

	)

141 
	#PWR_Reguœt‹_Vﬁège_SˇÀ2
 ((
uöt32_t
)0x00008000)

	)

142 
	#PWR_Reguœt‹_Vﬁège_SˇÀ3
 ((
uöt32_t
)0x00004000)

	)

143 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
Ë(((VOLTAGEË=
PWR_Reguœt‹_Vﬁège_SˇÀ1
) || \

144 ((
VOLTAGE
Ë=
PWR_Reguœt‹_Vﬁège_SˇÀ2
) || \

145 ((
VOLTAGE
Ë=
PWR_Reguœt‹_Vﬁège_SˇÀ3
))

	)

153 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

154 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

155 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

156 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

157 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

158 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

159 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

160 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

163 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

165 
	#IS_PWR_GET_FLAG
(
FLAG
Ë(((FLAGË=
PWR_FLAG_WU
Ë|| ((FLAGË=
PWR_FLAG_SB
) || \

166 ((
FLAG
Ë=
PWR_FLAG_PVDO
Ë|| ((FLAGË=
PWR_FLAG_BRR
) || \

167 ((
FLAG
Ë=
PWR_FLAG_VOSRDY
Ë|| ((FLAGË=
PWR_FLAG_ODRDY
) || \

168 ((
FLAG
Ë=
PWR_FLAG_ODSWRDY
Ë|| ((FLAGË=
PWR_FLAG_UDRDY
))

	)

171 
	#IS_PWR_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
PWR_FLAG_WU
Ë|| ((FLAGË=
PWR_FLAG_SB
) || \

172 ((
FLAG
Ë=
PWR_FLAG_UDRDY
))

	)

186 
PWR_DeInô
();

189 
PWR_BackupAc˚ssCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

192 
PWR_PVDLevñC⁄fig
(
uöt32_t
 
PWR_PVDLevñ
);

193 
PWR_PVDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

196 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

197 
PWR_WakeUpPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

199 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

200 
PWR_WakeUpPöCmd
(
uöt32_t
 
PWR_WakeUpPöx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

203 
PWR_BackupReguœt‹Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

204 
PWR_MaöReguœt‹ModeC⁄fig
(
uöt32_t
 
PWR_Reguœt‹_Vﬁège
);

205 
PWR_OvîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

206 
PWR_OvîDriveSWCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

207 
PWR_UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

209 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
)

210 
PWR_MaöReguœt‹UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

211 
PWR_LowReguœt‹UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

214 #i‡
deföed
(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
)

215 
PWR_MaöReguœt‹LowVﬁègeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

216 
PWR_LowReguœt‹LowVﬁègeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

220 
PWR_FœshPowîDownCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

223 
PWR_E¡îSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
);

224 
PWR_E¡îUndîDriveSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
);

225 
PWR_E¡îSTANDBYMode
();

228 
FœgSètus
 
PWR_GëFœgSètus
(
uöt32_t
 
PWR_FLAG
);

229 
PWR_CÀ¨Fœg
(
uöt32_t
 
PWR_FLAG
);

231 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST21D2~1.H

30 #i‚de‡
__STM32F4xx_USART_H


31 
	#__STM32F4xx_USART_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
USART_BaudR©e
;

62 
uöt16_t
 
USART_W‹dLígth
;

65 
uöt16_t
 
USART_St›Bôs
;

68 
uöt16_t
 
USART_P¨ôy
;

75 
uöt16_t
 
USART_Mode
;

78 
uöt16_t
 
USART_H¨dw¨eFlowC⁄åﬁ
;

81 } 
	tUSART_InôTy≥Def
;

90 
uöt16_t
 
USART_Clock
;

93 
uöt16_t
 
USART_CPOL
;

96 
uöt16_t
 
USART_CPHA
;

99 
uöt16_t
 
USART_La°Bô
;

102 } 
	tUSART_ClockInôTy≥Def
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
) || \

111 ((
PERIPH
Ë=
USART2
) || \

112 ((
PERIPH
Ë=
USART3
) || \

113 ((
PERIPH
Ë=
UART4
) || \

114 ((
PERIPH
Ë=
UART5
) || \

115 ((
PERIPH
Ë=
USART6
) || \

116 ((
PERIPH
Ë=
UART7
) || \

117 ((
PERIPH
Ë=
UART8
))

	)

119 
	#IS_USART_1236_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
) || \

120 ((
PERIPH
Ë=
USART2
) || \

121 ((
PERIPH
Ë=
USART3
) || \

122 ((
PERIPH
Ë=
USART6
))

	)

128 
	#USART_W‹dLígth_8b
 ((
uöt16_t
)0x0000)

	)

129 
	#USART_W‹dLígth_9b
 ((
uöt16_t
)0x1000)

	)

131 
	#IS_USART_WORD_LENGTH
(
LENGTH
Ë(((LENGTHË=
USART_W‹dLígth_8b
) || \

132 ((
LENGTH
Ë=
USART_W‹dLígth_9b
))

	)

141 
	#USART_St›Bôs_1
 ((
uöt16_t
)0x0000)

	)

142 
	#USART_St›Bôs_0_5
 ((
uöt16_t
)0x1000)

	)

143 
	#USART_St›Bôs_2
 ((
uöt16_t
)0x2000)

	)

144 
	#USART_St›Bôs_1_5
 ((
uöt16_t
)0x3000)

	)

145 
	#IS_USART_STOPBITS
(
STOPBITS
Ë(((STOPBITSË=
USART_St›Bôs_1
) || \

146 ((
STOPBITS
Ë=
USART_St›Bôs_0_5
) || \

147 ((
STOPBITS
Ë=
USART_St›Bôs_2
) || \

148 ((
STOPBITS
Ë=
USART_St›Bôs_1_5
))

	)

157 
	#USART_P¨ôy_No
 ((
uöt16_t
)0x0000)

	)

158 
	#USART_P¨ôy_Eví
 ((
uöt16_t
)0x0400)

	)

159 
	#USART_P¨ôy_Odd
 ((
uöt16_t
)0x0600)

	)

160 
	#IS_USART_PARITY
(
PARITY
Ë(((PARITYË=
USART_P¨ôy_No
) || \

161 ((
PARITY
Ë=
USART_P¨ôy_Eví
) || \

162 ((
PARITY
Ë=
USART_P¨ôy_Odd
))

	)

171 
	#USART_Mode_Rx
 ((
uöt16_t
)0x0004)

	)

172 
	#USART_Mode_Tx
 ((
uöt16_t
)0x0008)

	)

173 
	#IS_USART_MODE
(
MODE
Ë((((MODEË& (
uöt16_t
)0xFFF3Ë=0x00Ë&& ((MODEË!(uöt16_t)0x00))

	)

181 
	#USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
 ((
uöt16_t
)0x0000)

	)

182 
	#USART_H¨dw¨eFlowC⁄åﬁ_RTS
 ((
uöt16_t
)0x0100)

	)

183 
	#USART_H¨dw¨eFlowC⁄åﬁ_CTS
 ((
uöt16_t
)0x0200)

	)

184 
	#USART_H¨dw¨eFlowC⁄åﬁ_RTS_CTS
 ((
uöt16_t
)0x0300)

	)

185 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

186 (((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
) || \

187 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_RTS
) || \

188 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_CTS
) || \

189 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_RTS_CTS
))

	)

197 
	#USART_Clock_DißbÀ
 ((
uöt16_t
)0x0000)

	)

198 
	#USART_Clock_E«bÀ
 ((
uöt16_t
)0x0800)

	)

199 
	#IS_USART_CLOCK
(
CLOCK
Ë(((CLOCKË=
USART_Clock_DißbÀ
) || \

200 ((
CLOCK
Ë=
USART_Clock_E«bÀ
))

	)

209 
	#USART_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

210 
	#USART_CPOL_High
 ((
uöt16_t
)0x0400)

	)

211 
	#IS_USART_CPOL
(
CPOL
Ë(((CPOLË=
USART_CPOL_Low
Ë|| ((CPOLË=
USART_CPOL_High
))

	)

221 
	#USART_CPHA_1Edge
 ((
uöt16_t
)0x0000)

	)

222 
	#USART_CPHA_2Edge
 ((
uöt16_t
)0x0200)

	)

223 
	#IS_USART_CPHA
(
CPHA
Ë(((CPHAË=
USART_CPHA_1Edge
Ë|| ((CPHAË=
USART_CPHA_2Edge
))

	)

233 
	#USART_La°Bô_DißbÀ
 ((
uöt16_t
)0x0000)

	)

234 
	#USART_La°Bô_E«bÀ
 ((
uöt16_t
)0x0100)

	)

235 
	#IS_USART_LASTBIT
(
LASTBIT
Ë(((LASTBITË=
USART_La°Bô_DißbÀ
) || \

236 ((
LASTBIT
Ë=
USART_La°Bô_E«bÀ
))

	)

245 
	#USART_IT_PE
 ((
uöt16_t
)0x0028)

	)

246 
	#USART_IT_TXE
 ((
uöt16_t
)0x0727)

	)

247 
	#USART_IT_TC
 ((
uöt16_t
)0x0626)

	)

248 
	#USART_IT_RXNE
 ((
uöt16_t
)0x0525)

	)

249 
	#USART_IT_ORE_RX
 ((
uöt16_t
)0x0325Ë

	)

250 
	#USART_IT_IDLE
 ((
uöt16_t
)0x0424)

	)

251 
	#USART_IT_LBD
 ((
uöt16_t
)0x0846)

	)

252 
	#USART_IT_CTS
 ((
uöt16_t
)0x096A)

	)

253 
	#USART_IT_ERR
 ((
uöt16_t
)0x0060)

	)

254 
	#USART_IT_ORE_ER
 ((
uöt16_t
)0x0360Ë

	)

255 
	#USART_IT_NE
 ((
uöt16_t
)0x0260)

	)

256 
	#USART_IT_FE
 ((
uöt16_t
)0x0160)

	)

261 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

266 
	#IS_USART_CONFIG_IT
(
IT
Ë(((ITË=
USART_IT_PE
Ë|| ((ITË=
USART_IT_TXE
) || \

267 ((
IT
Ë=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

268 ((
IT
Ë=
USART_IT_IDLE
Ë|| ((ITË=
USART_IT_LBD
) || \

269 ((
IT
Ë=
USART_IT_CTS
Ë|| ((ITË=
USART_IT_ERR
))

	)

270 
	#IS_USART_GET_IT
(
IT
Ë(((ITË=
USART_IT_PE
Ë|| ((ITË=
USART_IT_TXE
) || \

271 ((
IT
Ë=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

272 ((
IT
Ë=
USART_IT_IDLE
Ë|| ((ITË=
USART_IT_LBD
) || \

273 ((
IT
Ë=
USART_IT_CTS
Ë|| ((ITË=
USART_IT_ORE
) || \

274 ((
IT
Ë=
USART_IT_ORE_RX
Ë|| ((ITË=
USART_IT_ORE_ER
) || \

275 ((
IT
Ë=
USART_IT_NE
Ë|| ((ITË=
USART_IT_FE
))

	)

276 
	#IS_USART_CLEAR_IT
(
IT
Ë(((ITË=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

277 ((
IT
Ë=
USART_IT_LBD
Ë|| ((ITË=
USART_IT_CTS
))

	)

286 
	#USART_DMAReq_Tx
 ((
uöt16_t
)0x0080)

	)

287 
	#USART_DMAReq_Rx
 ((
uöt16_t
)0x0040)

	)

288 
	#IS_USART_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt16_t
)0xFF3FË=0x00Ë&& ((DMAREQË!(uöt16_t)0x00))

	)

298 
	#USART_WakeUp_IdÀLöe
 ((
uöt16_t
)0x0000)

	)

299 
	#USART_WakeUp_AddªssM¨k
 ((
uöt16_t
)0x0800)

	)

300 
	#IS_USART_WAKEUP
(
WAKEUP
Ë(((WAKEUPË=
USART_WakeUp_IdÀLöe
) || \

301 ((
WAKEUP
Ë=
USART_WakeUp_AddªssM¨k
))

	)

310 
	#USART_LINBªakDëe˘Lígth_10b
 ((
uöt16_t
)0x0000)

	)

311 
	#USART_LINBªakDëe˘Lígth_11b
 ((
uöt16_t
)0x0020)

	)

312 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

313 (((
LENGTH
Ë=
USART_LINBªakDëe˘Lígth_10b
) || \

314 ((
LENGTH
Ë=
USART_LINBªakDëe˘Lígth_11b
))

	)

323 
	#USART_IrDAMode_LowPowî
 ((
uöt16_t
)0x0004)

	)

324 
	#USART_IrDAMode_N‹mÆ
 ((
uöt16_t
)0x0000)

	)

325 
	#IS_USART_IRDA_MODE
(
MODE
Ë(((MODEË=
USART_IrDAMode_LowPowî
) || \

326 ((
MODE
Ë=
USART_IrDAMode_N‹mÆ
))

	)

335 
	#USART_FLAG_CTS
 ((
uöt16_t
)0x0200)

	)

336 
	#USART_FLAG_LBD
 ((
uöt16_t
)0x0100)

	)

337 
	#USART_FLAG_TXE
 ((
uöt16_t
)0x0080)

	)

338 
	#USART_FLAG_TC
 ((
uöt16_t
)0x0040)

	)

339 
	#USART_FLAG_RXNE
 ((
uöt16_t
)0x0020)

	)

340 
	#USART_FLAG_IDLE
 ((
uöt16_t
)0x0010)

	)

341 
	#USART_FLAG_ORE
 ((
uöt16_t
)0x0008)

	)

342 
	#USART_FLAG_NE
 ((
uöt16_t
)0x0004)

	)

343 
	#USART_FLAG_FE
 ((
uöt16_t
)0x0002)

	)

344 
	#USART_FLAG_PE
 ((
uöt16_t
)0x0001)

	)

345 
	#IS_USART_FLAG
(
FLAG
Ë(((FLAGË=
USART_FLAG_PE
Ë|| ((FLAGË=
USART_FLAG_TXE
) || \

346 ((
FLAG
Ë=
USART_FLAG_TC
Ë|| ((FLAGË=
USART_FLAG_RXNE
) || \

347 ((
FLAG
Ë=
USART_FLAG_IDLE
Ë|| ((FLAGË=
USART_FLAG_LBD
) || \

348 ((
FLAG
Ë=
USART_FLAG_CTS
Ë|| ((FLAGË=
USART_FLAG_ORE
) || \

349 ((
FLAG
Ë=
USART_FLAG_NE
Ë|| ((FLAGË=
USART_FLAG_FE
))

	)

351 
	#IS_USART_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0xFC9FË=0x00Ë&& ((FLAGË!(uöt16_t)0x00))

	)

353 
	#IS_USART_BAUDRATE
(
BAUDRATE
Ë(((BAUDRATEË> 0Ë&& ((BAUDRATEË< 7500001))

	)

354 
	#IS_USART_ADDRESS
(
ADDRESS
Ë((ADDRESSË<0xF)

	)

355 
	#IS_USART_DATA
(
DATA
Ë((DATAË<0x1FF)

	)

369 
USART_DeInô
(
USART_Ty≥Def
* 
USARTx
);

372 
USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
);

373 
USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
);

374 
USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
);

375 
USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
);

376 
USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

377 
USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
);

378 
USART_OvîSam∂ög8Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

379 
USART_O√BôMëhodCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

382 
USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
);

383 
uöt16_t
 
USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
);

386 
USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
);

387 
USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
);

388 
USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

391 
USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
);

392 
USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

393 
USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
);

396 
USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

399 
USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

400 
USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

401 
USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
);

404 
USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
);

405 
USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

408 
USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

411 
USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

412 
FœgSètus
 
USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
);

413 
USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
);

414 
ITSètus
 
USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
);

415 
USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
);

417 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST305D~1.H

30 #i‚de‡
__STM32F4xx_EXTI_H


31 
	#__STM32F4xx_EXTI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
EXTI_Mode_I¡îru±
 = 0x00,

57 
EXTI_Mode_Evít
 = 0x04

58 }
	tEXTIMode_Ty≥Def
;

60 
	#IS_EXTI_MODE
(
MODE
Ë(((MODEË=
EXTI_Mode_I¡îru±
Ë|| ((MODEË=
EXTI_Mode_Evít
))

	)

68 
EXTI_Triggî_Risög
 = 0x08,

69 
EXTI_Triggî_FÆlög
 = 0x0C,

70 
EXTI_Triggî_Risög_FÆlög
 = 0x10

71 }
	tEXTITriggî_Ty≥Def
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
EXTI_Triggî_Risög
) || \

74 ((
TRIGGER
Ë=
EXTI_Triggî_FÆlög
) || \

75 ((
TRIGGER
Ë=
EXTI_Triggî_Risög_FÆlög
))

	)

82 
uöt32_t
 
EXTI_Löe
;

85 
EXTIMode_Ty≥Def
 
EXTI_Mode
;

88 
EXTITriggî_Ty≥Def
 
EXTI_Triggî
;

91 
Fun˘i⁄ÆSèã
 
EXTI_LöeCmd
;

93 }
	tEXTI_InôTy≥Def
;

105 
	#EXTI_Löe0
 ((
uöt32_t
)0x00001Ë

	)

106 
	#EXTI_Löe1
 ((
uöt32_t
)0x00002Ë

	)

107 
	#EXTI_Löe2
 ((
uöt32_t
)0x00004Ë

	)

108 
	#EXTI_Löe3
 ((
uöt32_t
)0x00008Ë

	)

109 
	#EXTI_Löe4
 ((
uöt32_t
)0x00010Ë

	)

110 
	#EXTI_Löe5
 ((
uöt32_t
)0x00020Ë

	)

111 
	#EXTI_Löe6
 ((
uöt32_t
)0x00040Ë

	)

112 
	#EXTI_Löe7
 ((
uöt32_t
)0x00080Ë

	)

113 
	#EXTI_Löe8
 ((
uöt32_t
)0x00100Ë

	)

114 
	#EXTI_Löe9
 ((
uöt32_t
)0x00200Ë

	)

115 
	#EXTI_Löe10
 ((
uöt32_t
)0x00400Ë

	)

116 
	#EXTI_Löe11
 ((
uöt32_t
)0x00800Ë

	)

117 
	#EXTI_Löe12
 ((
uöt32_t
)0x01000Ë

	)

118 
	#EXTI_Löe13
 ((
uöt32_t
)0x02000Ë

	)

119 
	#EXTI_Löe14
 ((
uöt32_t
)0x04000Ë

	)

120 
	#EXTI_Löe15
 ((
uöt32_t
)0x08000Ë

	)

121 
	#EXTI_Löe16
 ((
uöt32_t
)0x10000Ë

	)

122 
	#EXTI_Löe17
 ((
uöt32_t
)0x20000Ë

	)

123 
	#EXTI_Löe18
 ((
uöt32_t
)0x40000Ë

	)

124 
	#EXTI_Löe19
 ((
uöt32_t
)0x80000Ë

	)

125 
	#EXTI_Löe20
 ((
uöt32_t
)0x00100000Ë

	)

126 
	#EXTI_Löe21
 ((
uöt32_t
)0x00200000Ë

	)

127 
	#EXTI_Löe22
 ((
uöt32_t
)0x00400000Ë

	)

128 
	#EXTI_Löe23
 ((
uöt32_t
)0x00800000Ë

	)

131 
	#IS_EXTI_LINE
(
LINE
Ë((((LINEË& (
uöt32_t
)0xFF800000Ë=0x00Ë&& ((LINEË!(
uöt16_t
)0x00))

	)

133 
	#IS_GET_EXTI_LINE
(
LINE
Ë(((LINEË=
EXTI_Löe0
Ë|| ((LINEË=
EXTI_Löe1
) || \

134 ((
LINE
Ë=
EXTI_Löe2
Ë|| ((LINEË=
EXTI_Löe3
) || \

135 ((
LINE
Ë=
EXTI_Löe4
Ë|| ((LINEË=
EXTI_Löe5
) || \

136 ((
LINE
Ë=
EXTI_Löe6
Ë|| ((LINEË=
EXTI_Löe7
) || \

137 ((
LINE
Ë=
EXTI_Löe8
Ë|| ((LINEË=
EXTI_Löe9
) || \

138 ((
LINE
Ë=
EXTI_Löe10
Ë|| ((LINEË=
EXTI_Löe11
) || \

139 ((
LINE
Ë=
EXTI_Löe12
Ë|| ((LINEË=
EXTI_Löe13
) || \

140 ((
LINE
Ë=
EXTI_Löe14
Ë|| ((LINEË=
EXTI_Löe15
) || \

141 ((
LINE
Ë=
EXTI_Löe16
Ë|| ((LINEË=
EXTI_Löe17
) || \

142 ((
LINE
Ë=
EXTI_Löe18
Ë|| ((LINEË=
EXTI_Löe19
) || \

143 ((
LINE
Ë=
EXTI_Löe20
Ë|| ((LINEË=
EXTI_Löe21
) ||\

144 ((
LINE
Ë=
EXTI_Löe22
Ë|| ((LINEË=
EXTI_Löe23
))

	)

158 
EXTI_DeInô
();

161 
EXTI_Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
);

162 
EXTI_Såu˘Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
);

163 
EXTI_Gíî©eSWI¡îru±
(
uöt32_t
 
EXTI_Löe
);

166 
FœgSètus
 
EXTI_GëFœgSètus
(
uöt32_t
 
EXTI_Löe
);

167 
EXTI_CÀ¨Fœg
(
uöt32_t
 
EXTI_Löe
);

168 
ITSètus
 
EXTI_GëITSètus
(
uöt32_t
 
EXTI_Löe
);

169 
EXTI_CÀ¨ITPídögBô
(
uöt32_t
 
EXTI_Löe
);

171 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST36C0~1.H

30 #i‚de‡
__STM32F4xx_RNG_H


31 
	#__STM32F4xx_RNG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

47 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

58 
	#RNG_FLAG_DRDY
 ((
uöt8_t
)0x0001Ë

	)

59 
	#RNG_FLAG_CECS
 ((
uöt8_t
)0x0002Ë

	)

60 
	#RNG_FLAG_SECS
 ((
uöt8_t
)0x0004Ë

	)

62 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
Ë(((RNG_FLAGË=
RNG_FLAG_DRDY
) || \

63 ((
RNG_FLAG
Ë=
RNG_FLAG_CECS
) || \

64 ((
RNG_FLAG
Ë=
RNG_FLAG_SECS
))

	)

65 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
Ë(((RNG_FLAGË=
RNG_FLAG_CECS
) || \

66 ((
RNG_FLAG
Ë=
RNG_FLAG_SECS
))

	)

74 
	#RNG_IT_CEI
 ((
uöt8_t
)0x20Ë

	)

75 
	#RNG_IT_SEI
 ((
uöt8_t
)0x40Ë

	)

77 
	#IS_RNG_IT
(
IT
Ë((((ITË& (
uöt8_t
)0x9FË=0x00Ë&& ((ITË!0x00))

	)

78 
	#IS_RNG_GET_IT
(
RNG_IT
Ë(((RNG_ITË=
RNG_IT_CEI
Ë|| ((RNG_ITË=
RNG_IT_SEI
))

	)

91 
RNG_DeInô
();

94 
RNG_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

97 
uöt32_t
 
RNG_GëR™domNumbî
();

100 
RNG_ITC⁄fig
(
Fun˘i⁄ÆSèã
 
NewSèã
);

101 
FœgSètus
 
RNG_GëFœgSètus
(
uöt8_t
 
RNG_FLAG
);

102 
RNG_CÀ¨Fœg
(
uöt8_t
 
RNG_FLAG
);

103 
ITSètus
 
RNG_GëITSètus
(
uöt8_t
 
RNG_IT
);

104 
RNG_CÀ¨ITPídögBô
(
uöt8_t
 
RNG_IT
);

107 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST3B3F~1.H

30 #i‚de‡
__STM32F4xx_FLASH_H


31 
	#__STM32F4xx_FLASH_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_RD
,

56 
FLASH_ERROR_PGS
,

57 
FLASH_ERROR_PGP
,

58 
FLASH_ERROR_PGA
,

59 
FLASH_ERROR_WRP
,

60 
FLASH_ERROR_PROGRAM
,

61 
FLASH_ERROR_OPERATION
,

62 
FLASH_COMPLETE


63 }
	tFLASH_Sètus
;

74 
	#FLASH_L©ícy_0
 ((
uöt8_t
)0x0000Ë

	)

75 
	#FLASH_L©ícy_1
 ((
uöt8_t
)0x0001Ë

	)

76 
	#FLASH_L©ícy_2
 ((
uöt8_t
)0x0002Ë

	)

77 
	#FLASH_L©ícy_3
 ((
uöt8_t
)0x0003Ë

	)

78 
	#FLASH_L©ícy_4
 ((
uöt8_t
)0x0004Ë

	)

79 
	#FLASH_L©ícy_5
 ((
uöt8_t
)0x0005Ë

	)

80 
	#FLASH_L©ícy_6
 ((
uöt8_t
)0x0006Ë

	)

81 
	#FLASH_L©ícy_7
 ((
uöt8_t
)0x0007Ë

	)

82 
	#FLASH_L©ícy_8
 ((
uöt8_t
)0x0008Ë

	)

83 
	#FLASH_L©ícy_9
 ((
uöt8_t
)0x0009Ë

	)

84 
	#FLASH_L©ícy_10
 ((
uöt8_t
)0x000AË

	)

85 
	#FLASH_L©ícy_11
 ((
uöt8_t
)0x000BË

	)

86 
	#FLASH_L©ícy_12
 ((
uöt8_t
)0x000CË

	)

87 
	#FLASH_L©ícy_13
 ((
uöt8_t
)0x000DË

	)

88 
	#FLASH_L©ícy_14
 ((
uöt8_t
)0x000EË

	)

89 
	#FLASH_L©ícy_15
 ((
uöt8_t
)0x000FË

	)

92 
	#IS_FLASH_LATENCY
(
LATENCY
Ë(((LATENCYË=
FLASH_L©ícy_0
) || \

93 ((
LATENCY
Ë=
FLASH_L©ícy_1
) || \

94 ((
LATENCY
Ë=
FLASH_L©ícy_2
) || \

95 ((
LATENCY
Ë=
FLASH_L©ícy_3
) || \

96 ((
LATENCY
Ë=
FLASH_L©ícy_4
) || \

97 ((
LATENCY
Ë=
FLASH_L©ícy_5
) || \

98 ((
LATENCY
Ë=
FLASH_L©ícy_6
) || \

99 ((
LATENCY
Ë=
FLASH_L©ícy_7
) || \

100 ((
LATENCY
Ë=
FLASH_L©ícy_8
) || \

101 ((
LATENCY
Ë=
FLASH_L©ícy_9
) || \

102 ((
LATENCY
Ë=
FLASH_L©ícy_10
) || \

103 ((
LATENCY
Ë=
FLASH_L©ícy_11
) || \

104 ((
LATENCY
Ë=
FLASH_L©ícy_12
) || \

105 ((
LATENCY
Ë=
FLASH_L©ícy_13
) || \

106 ((
LATENCY
Ë=
FLASH_L©ícy_14
) || \

107 ((
LATENCY
Ë=
FLASH_L©ícy_15
))

	)

115 
	#VﬁègeR™ge_1
 ((
uöt8_t
)0x00Ë

	)

116 
	#VﬁègeR™ge_2
 ((
uöt8_t
)0x01Ë

	)

117 
	#VﬁègeR™ge_3
 ((
uöt8_t
)0x02Ë

	)

118 
	#VﬁègeR™ge_4
 ((
uöt8_t
)0x03Ë

	)

120 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGEË=
VﬁègeR™ge_1
) || \

121 ((
RANGE
Ë=
VﬁègeR™ge_2
) || \

122 ((
RANGE
Ë=
VﬁègeR™ge_3
) || \

123 ((
RANGE
Ë=
VﬁègeR™ge_4
))

	)

131 
	#FLASH_Se˘‹_0
 ((
uöt16_t
)0x0000Ë

	)

132 
	#FLASH_Se˘‹_1
 ((
uöt16_t
)0x0008Ë

	)

133 
	#FLASH_Se˘‹_2
 ((
uöt16_t
)0x0010Ë

	)

134 
	#FLASH_Se˘‹_3
 ((
uöt16_t
)0x0018Ë

	)

135 
	#FLASH_Se˘‹_4
 ((
uöt16_t
)0x0020Ë

	)

136 
	#FLASH_Se˘‹_5
 ((
uöt16_t
)0x0028Ë

	)

137 
	#FLASH_Se˘‹_6
 ((
uöt16_t
)0x0030Ë

	)

138 
	#FLASH_Se˘‹_7
 ((
uöt16_t
)0x0038Ë

	)

139 
	#FLASH_Se˘‹_8
 ((
uöt16_t
)0x0040Ë

	)

140 
	#FLASH_Se˘‹_9
 ((
uöt16_t
)0x0048Ë

	)

141 
	#FLASH_Se˘‹_10
 ((
uöt16_t
)0x0050Ë

	)

142 
	#FLASH_Se˘‹_11
 ((
uöt16_t
)0x0058Ë

	)

143 
	#FLASH_Se˘‹_12
 ((
uöt16_t
)0x0080Ë

	)

144 
	#FLASH_Se˘‹_13
 ((
uöt16_t
)0x0088Ë

	)

145 
	#FLASH_Se˘‹_14
 ((
uöt16_t
)0x0090Ë

	)

146 
	#FLASH_Se˘‹_15
 ((
uöt16_t
)0x0098Ë

	)

147 
	#FLASH_Se˘‹_16
 ((
uöt16_t
)0x00A0Ë

	)

148 
	#FLASH_Se˘‹_17
 ((
uöt16_t
)0x00A8Ë

	)

149 
	#FLASH_Se˘‹_18
 ((
uöt16_t
)0x00B0Ë

	)

150 
	#FLASH_Se˘‹_19
 ((
uöt16_t
)0x00B8Ë

	)

151 
	#FLASH_Se˘‹_20
 ((
uöt16_t
)0x00C0Ë

	)

152 
	#FLASH_Se˘‹_21
 ((
uöt16_t
)0x00C8Ë

	)

153 
	#FLASH_Se˘‹_22
 ((
uöt16_t
)0x00D0Ë

	)

154 
	#FLASH_Se˘‹_23
 ((
uöt16_t
)0x00D8Ë

	)

156 
	#IS_FLASH_SECTOR
(
SECTOR
Ë(((SECTORË=
FLASH_Se˘‹_0
Ë|| ((SECTORË=
FLASH_Se˘‹_1
) ||\

157 ((
SECTOR
Ë=
FLASH_Se˘‹_2
Ë|| ((SECTORË=
FLASH_Se˘‹_3
) ||\

158 ((
SECTOR
Ë=
FLASH_Se˘‹_4
Ë|| ((SECTORË=
FLASH_Se˘‹_5
) ||\

159 ((
SECTOR
Ë=
FLASH_Se˘‹_6
Ë|| ((SECTORË=
FLASH_Se˘‹_7
) ||\

160 ((
SECTOR
Ë=
FLASH_Se˘‹_8
Ë|| ((SECTORË=
FLASH_Se˘‹_9
) ||\

161 ((
SECTOR
Ë=
FLASH_Se˘‹_10
Ë|| ((SECTORË=
FLASH_Se˘‹_11
) ||\

162 ((
SECTOR
Ë=
FLASH_Se˘‹_12
Ë|| ((SECTORË=
FLASH_Se˘‹_13
) ||\

163 ((
SECTOR
Ë=
FLASH_Se˘‹_14
Ë|| ((SECTORË=
FLASH_Se˘‹_15
) ||\

164 ((
SECTOR
Ë=
FLASH_Se˘‹_16
Ë|| ((SECTORË=
FLASH_Se˘‹_17
) ||\

165 ((
SECTOR
Ë=
FLASH_Se˘‹_18
Ë|| ((SECTORË=
FLASH_Se˘‹_19
) ||\

166 ((
SECTOR
Ë=
FLASH_Se˘‹_20
Ë|| ((SECTORË=
FLASH_Se˘‹_21
) ||\

167 ((
SECTOR
Ë=
FLASH_Se˘‹_22
Ë|| ((SECTORË=
FLASH_Se˘‹_23
))

	)

169 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
Ë|| deföed (
STM32F469_479xx
)

170 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x081FFFFF)) ||\

171 (((
ADDRESS
Ë>0x1FFF7800Ë&& ((ADDRESSË<0x1FFF7A0F)))

	)

174 #i‡
deföed
 (
STM32F40_41xxx
)

175 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x080FFFFF)) ||\

176 (((
ADDRESS
Ë>0x1FFF7800Ë&& ((ADDRESSË<0x1FFF7A0F)))

	)

179 #i‡
deföed
 (
STM32F401xx
)

180 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0803FFFF)) ||\

181 (((
ADDRESS
Ë>0x1FFF7800Ë&& ((ADDRESSË<0x1FFF7A0F)))

	)

184 #i‡
deföed
 (
STM32F411xE
Ë|| deföed (
STM32F446xx
)

185 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0807FFFF)) ||\

186 (((
ADDRESS
Ë>0x1FFF7800Ë&& ((ADDRESSË<0x1FFF7A0F)))

	)

189 #i‡
deföed
 (
STM32F410xx
)

190 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0801FFFF)) ||\

191 (((
ADDRESS
Ë>0x1FFF7800Ë&& ((ADDRESSË<0x1FFF7A0F)))

	)

201 
	#OB_WRP_Se˘‹_0
 ((
uöt32_t
)0x00000001Ë

	)

202 
	#OB_WRP_Se˘‹_1
 ((
uöt32_t
)0x00000002Ë

	)

203 
	#OB_WRP_Se˘‹_2
 ((
uöt32_t
)0x00000004Ë

	)

204 
	#OB_WRP_Se˘‹_3
 ((
uöt32_t
)0x00000008Ë

	)

205 
	#OB_WRP_Se˘‹_4
 ((
uöt32_t
)0x00000010Ë

	)

206 
	#OB_WRP_Se˘‹_5
 ((
uöt32_t
)0x00000020Ë

	)

207 
	#OB_WRP_Se˘‹_6
 ((
uöt32_t
)0x00000040Ë

	)

208 
	#OB_WRP_Se˘‹_7
 ((
uöt32_t
)0x00000080Ë

	)

209 
	#OB_WRP_Se˘‹_8
 ((
uöt32_t
)0x00000100Ë

	)

210 
	#OB_WRP_Se˘‹_9
 ((
uöt32_t
)0x00000200Ë

	)

211 
	#OB_WRP_Se˘‹_10
 ((
uöt32_t
)0x00000400Ë

	)

212 
	#OB_WRP_Se˘‹_11
 ((
uöt32_t
)0x00000800Ë

	)

213 
	#OB_WRP_Se˘‹_12
 ((
uöt32_t
)0x00000001Ë

	)

214 
	#OB_WRP_Se˘‹_13
 ((
uöt32_t
)0x00000002Ë

	)

215 
	#OB_WRP_Se˘‹_14
 ((
uöt32_t
)0x00000004Ë

	)

216 
	#OB_WRP_Se˘‹_15
 ((
uöt32_t
)0x00000008Ë

	)

217 
	#OB_WRP_Se˘‹_16
 ((
uöt32_t
)0x00000010Ë

	)

218 
	#OB_WRP_Se˘‹_17
 ((
uöt32_t
)0x00000020Ë

	)

219 
	#OB_WRP_Se˘‹_18
 ((
uöt32_t
)0x00000040Ë

	)

220 
	#OB_WRP_Se˘‹_19
 ((
uöt32_t
)0x00000080Ë

	)

221 
	#OB_WRP_Se˘‹_20
 ((
uöt32_t
)0x00000100Ë

	)

222 
	#OB_WRP_Se˘‹_21
 ((
uöt32_t
)0x00000200Ë

	)

223 
	#OB_WRP_Se˘‹_22
 ((
uöt32_t
)0x00000400Ë

	)

224 
	#OB_WRP_Se˘‹_23
 ((
uöt32_t
)0x00000800Ë

	)

225 
	#OB_WRP_Se˘‹_AŒ
 ((
uöt32_t
)0x00000FFFË

	)

227 
	#IS_OB_WRP
(
SECTOR
)((((SECTORË& (
uöt32_t
)0xFFFFF000Ë=0x00000000Ë&& ((SECTORË!0x00000000))

	)

235 
	#OB_PcROP_DißbÀ
 ((
uöt8_t
)0x00Ë

	)

236 
	#OB_PcROP_E«bÀ
 ((
uöt8_t
)0x80Ë

	)

237 
	#IS_OB_PCROP_SELECT
(
PCROP
Ë(((PCROPË=
OB_PcROP_DißbÀ
Ë|| ((PCROPË=
OB_PcROP_E«bÀ
))

	)

245 
	#OB_PCROP_Se˘‹_0
 ((
uöt32_t
)0x00000001Ë

	)

246 
	#OB_PCROP_Se˘‹_1
 ((
uöt32_t
)0x00000002Ë

	)

247 
	#OB_PCROP_Se˘‹_2
 ((
uöt32_t
)0x00000004Ë

	)

248 
	#OB_PCROP_Se˘‹_3
 ((
uöt32_t
)0x00000008Ë

	)

249 
	#OB_PCROP_Se˘‹_4
 ((
uöt32_t
)0x00000010Ë

	)

250 
	#OB_PCROP_Se˘‹_5
 ((
uöt32_t
)0x00000020Ë

	)

251 
	#OB_PCROP_Se˘‹_6
 ((
uöt32_t
)0x00000040Ë

	)

252 
	#OB_PCROP_Se˘‹_7
 ((
uöt32_t
)0x00000080Ë

	)

253 
	#OB_PCROP_Se˘‹_8
 ((
uöt32_t
)0x00000100Ë

	)

254 
	#OB_PCROP_Se˘‹_9
 ((
uöt32_t
)0x00000200Ë

	)

255 
	#OB_PCROP_Se˘‹_10
 ((
uöt32_t
)0x00000400Ë

	)

256 
	#OB_PCROP_Se˘‹_11
 ((
uöt32_t
)0x00000800Ë

	)

257 
	#OB_PCROP_Se˘‹_12
 ((
uöt32_t
)0x00000001Ë

	)

258 
	#OB_PCROP_Se˘‹_13
 ((
uöt32_t
)0x00000002Ë

	)

259 
	#OB_PCROP_Se˘‹_14
 ((
uöt32_t
)0x00000004Ë

	)

260 
	#OB_PCROP_Se˘‹_15
 ((
uöt32_t
)0x00000008Ë

	)

261 
	#OB_PCROP_Se˘‹_16
 ((
uöt32_t
)0x00000010Ë

	)

262 
	#OB_PCROP_Se˘‹_17
 ((
uöt32_t
)0x00000020Ë

	)

263 
	#OB_PCROP_Se˘‹_18
 ((
uöt32_t
)0x00000040Ë

	)

264 
	#OB_PCROP_Se˘‹_19
 ((
uöt32_t
)0x00000080Ë

	)

265 
	#OB_PCROP_Se˘‹_20
 ((
uöt32_t
)0x00000100Ë

	)

266 
	#OB_PCROP_Se˘‹_21
 ((
uöt32_t
)0x00000200Ë

	)

267 
	#OB_PCROP_Se˘‹_22
 ((
uöt32_t
)0x00000400Ë

	)

268 
	#OB_PCROP_Se˘‹_23
 ((
uöt32_t
)0x00000800Ë

	)

269 
	#OB_PCROP_Se˘‹_AŒ
 ((
uöt32_t
)0x00000FFFË

	)

271 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORË& (
uöt32_t
)0xFFFFF000Ë=0x00000000Ë&& ((SECTORË!0x00000000))

	)

279 
	#OB_RDP_Levñ_0
 ((
uöt8_t
)0xAA)

	)

280 
	#OB_RDP_Levñ_1
 ((
uöt8_t
)0x55)

	)

283 
	#IS_OB_RDP
(
LEVEL
Ë(((LEVELË=
OB_RDP_Levñ_0
)||\

284 ((
LEVEL
Ë=
OB_RDP_Levñ_1
))

	)

293 
	#OB_IWDG_SW
 ((
uöt8_t
)0x20Ë

	)

294 
	#OB_IWDG_HW
 ((
uöt8_t
)0x00Ë

	)

295 
	#IS_OB_IWDG_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_IWDG_SW
Ë|| ((SOURCEË=
OB_IWDG_HW
))

	)

303 
	#OB_STOP_NoRST
 ((
uöt8_t
)0x40Ë

	)

304 
	#OB_STOP_RST
 ((
uöt8_t
)0x00Ë

	)

305 
	#IS_OB_STOP_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_STOP_NoRST
Ë|| ((SOURCEË=
OB_STOP_RST
))

	)

314 
	#OB_STDBY_NoRST
 ((
uöt8_t
)0x80Ë

	)

315 
	#OB_STDBY_RST
 ((
uöt8_t
)0x00Ë

	)

316 
	#IS_OB_STDBY_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_STDBY_NoRST
Ë|| ((SOURCEË=
OB_STDBY_RST
))

	)

324 
	#OB_BOR_LEVEL3
 ((
uöt8_t
)0x00Ë

	)

325 
	#OB_BOR_LEVEL2
 ((
uöt8_t
)0x04Ë

	)

326 
	#OB_BOR_LEVEL1
 ((
uöt8_t
)0x08Ë

	)

327 
	#OB_BOR_OFF
 ((
uöt8_t
)0x0CË

	)

328 
	#IS_OB_BOR
(
LEVEL
Ë(((LEVELË=
OB_BOR_LEVEL1
Ë|| ((LEVELË=
OB_BOR_LEVEL2
) ||\

329 ((
LEVEL
Ë=
OB_BOR_LEVEL3
Ë|| ((LEVELË=
OB_BOR_OFF
))

	)

337 
	#OB_DuÆ_BoŸE«bÀd
 ((
uöt8_t
)0x10Ë

	)

338 
	#OB_DuÆ_BoŸDißbÀd
 ((
uöt8_t
)0x00Ë

	)

339 
	#IS_OB_BOOT
(
BOOT
Ë(((BOOTË=
OB_DuÆ_BoŸE«bÀd
Ë|| ((BOOTË=
OB_DuÆ_BoŸDißbÀd
))

	)

347 
	#FLASH_IT_EOP
 ((
uöt32_t
)0x01000000Ë

	)

348 
	#FLASH_IT_ERR
 ((
uöt32_t
)0x02000000Ë

	)

349 
	#IS_FLASH_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFCFFFFFFË=0x00000000Ë&& ((ITË!0x00000000))

	)

357 
	#FLASH_FLAG_EOP
 ((
uöt32_t
)0x00000001Ë

	)

358 
	#FLASH_FLAG_OPERR
 ((
uöt32_t
)0x00000002Ë

	)

359 
	#FLASH_FLAG_WRPERR
 ((
uöt32_t
)0x00000010Ë

	)

360 
	#FLASH_FLAG_PGAERR
 ((
uöt32_t
)0x00000020Ë

	)

361 
	#FLASH_FLAG_PGPERR
 ((
uöt32_t
)0x00000040Ë

	)

362 
	#FLASH_FLAG_PGSERR
 ((
uöt32_t
)0x00000080Ë

	)

363 
	#FLASH_FLAG_RDERR
 ((
uöt32_t
)0x00000100Ë

	)

364 
	#FLASH_FLAG_BSY
 ((
uöt32_t
)0x00010000Ë

	)

365 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFE0CË=0x00000000Ë&& ((FLAGË!0x00000000))

	)

366 
	#IS_FLASH_GET_FLAG
(
FLAG
Ë(((FLAGË=
FLASH_FLAG_EOP
Ë|| ((FLAGË=
FLASH_FLAG_OPERR
) || \

367 ((
FLAG
Ë=
FLASH_FLAG_WRPERR
Ë|| ((FLAGË=
FLASH_FLAG_PGAERR
) || \

368 ((
FLAG
Ë=
FLASH_FLAG_PGPERR
Ë|| ((FLAGË=
FLASH_FLAG_PGSERR
) || \

369 ((
FLAG
Ë=
FLASH_FLAG_BSY
Ë|| ((FLAGË=
FLASH_FLAG_RDERR
))

	)

377 
	#FLASH_PSIZE_BYTE
 ((
uöt32_t
)0x00000000)

	)

378 
	#FLASH_PSIZE_HALF_WORD
 ((
uöt32_t
)0x00000100)

	)

379 
	#FLASH_PSIZE_WORD
 ((
uöt32_t
)0x00000200)

	)

380 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
uöt32_t
)0x00000300)

	)

381 
	#CR_PSIZE_MASK
 ((
uöt32_t
)0xFFFFFCFF)

	)

389 
	#RDP_KEY
 ((
uöt16_t
)0x00A5)

	)

390 
	#FLASH_KEY1
 ((
uöt32_t
)0x45670123)

	)

391 
	#FLASH_KEY2
 ((
uöt32_t
)0xCDEF89AB)

	)

392 
	#FLASH_OPT_KEY1
 ((
uöt32_t
)0x08192A3B)

	)

393 
	#FLASH_OPT_KEY2
 ((
uöt32_t
)0x4C5D6E7F)

	)

401 
	#ACR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C00)

	)

405 
	#OPTCR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C14)

	)

409 
	#OPTCR_BYTE1_ADDRESS
 ((
uöt32_t
)0x40023C15)

	)

413 
	#OPTCR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C16)

	)

417 
	#OPTCR_BYTE3_ADDRESS
 ((
uöt32_t
)0x40023C17)

	)

422 
	#OPTCR1_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C1A)

	)

432 
FLASH_SëL©ícy
(
uöt32_t
 
FLASH_L©ícy
);

433 
FLASH_Pª„tchBuf„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

434 
FLASH_In°ru˘i⁄CacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

435 
FLASH_D©aCacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

436 
FLASH_In°ru˘i⁄CacheRe£t
();

437 
FLASH_D©aCacheRe£t
();

440 
FLASH_U∆ock
();

441 
FLASH_Lock
();

442 
FLASH_Sètus
 
FLASH_Eø£Se˘‹
(
uöt32_t
 
FLASH_Se˘‹
, 
uöt8_t
 
VﬁègeR™ge
);

443 
FLASH_Sètus
 
FLASH_Eø£AŒSe˘‹s
(
uöt8_t
 
VﬁègeR™ge
);

444 
FLASH_Sètus
 
FLASH_Eø£AŒB™k1Se˘‹s
(
uöt8_t
 
VﬁègeR™ge
);

445 
FLASH_Sètus
 
FLASH_Eø£AŒB™k2Se˘‹s
(
uöt8_t
 
VﬁègeR™ge
);

446 
FLASH_Sètus
 
FLASH_ProgømDoubÀW‹d
(
uöt32_t
 
Addªss
, 
uöt64_t
 
D©a
);

447 
FLASH_Sètus
 
FLASH_ProgømW‹d
(
uöt32_t
 
Addªss
, uöt32_à
D©a
);

448 
FLASH_Sètus
 
FLASH_ProgømHÆfW‹d
(
uöt32_t
 
Addªss
, 
uöt16_t
 
D©a
);

449 
FLASH_Sètus
 
FLASH_ProgømByã
(
uöt32_t
 
Addªss
, 
uöt8_t
 
D©a
);

452 
FLASH_OB_U∆ock
();

453 
FLASH_OB_Lock
();

454 
FLASH_OB_WRPC⁄fig
(
uöt32_t
 
OB_WRP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

455 
FLASH_OB_WRP1C⁄fig
(
uöt32_t
 
OB_WRP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

456 
FLASH_OB_PCROPSñe˘i⁄C⁄fig
(
uöt8_t
 
OB_PcROP
);

457 
FLASH_OB_PCROPC⁄fig
(
uöt32_t
 
OB_PCROP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

458 
FLASH_OB_PCROP1C⁄fig
(
uöt32_t
 
OB_PCROP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

459 
FLASH_OB_RDPC⁄fig
(
uöt8_t
 
OB_RDP
);

460 
FLASH_OB_U£rC⁄fig
(
uöt8_t
 
OB_IWDG
, uöt8_à
OB_STOP
, uöt8_à
OB_STDBY
);

461 
FLASH_OB_BORC⁄fig
(
uöt8_t
 
OB_BOR
);

462 
FLASH_OB_BoŸC⁄fig
(
uöt8_t
 
OB_BOOT
);

463 
FLASH_Sètus
 
FLASH_OB_Launch
();

464 
uöt8_t
 
FLASH_OB_GëU£r
();

465 
uöt16_t
 
FLASH_OB_GëWRP
();

466 
uöt16_t
 
FLASH_OB_GëWRP1
();

467 
uöt16_t
 
FLASH_OB_GëPCROP
();

468 
uöt16_t
 
FLASH_OB_GëPCROP1
();

469 
FœgSètus
 
FLASH_OB_GëRDP
();

470 
uöt8_t
 
FLASH_OB_GëBOR
();

473 
FLASH_ITC⁄fig
(
uöt32_t
 
FLASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

474 
FœgSètus
 
FLASH_GëFœgSètus
(
uöt32_t
 
FLASH_FLAG
);

475 
FLASH_CÀ¨Fœg
(
uöt32_t
 
FLASH_FLAG
);

476 
FLASH_Sètus
 
FLASH_GëSètus
();

477 
FLASH_Sètus
 
FLASH_WaôF‹La°O≥øti⁄
();

479 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST3F92~1.H

30 #i‚de‡
__STM32F4xx_TIM_H


31 
	#__STM32F4xx_TIM_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

57 
uöt16_t
 
TIM_PªsˇÀr
;

60 
uöt16_t
 
TIM_Cou¡îMode
;

63 
uöt32_t
 
TIM_Pîiod
;

67 
uöt16_t
 
TIM_ClockDivisi⁄
;

70 
uöt8_t
 
TIM_Rïëôi⁄Cou¡î
;

78 } 
	tTIM_TimeBa£InôTy≥Def
;

86 
uöt16_t
 
TIM_OCMode
;

89 
uöt16_t
 
TIM_OuçutSèã
;

92 
uöt16_t
 
TIM_OuçutNSèã
;

96 
uöt32_t
 
TIM_Pul£
;

99 
uöt16_t
 
TIM_OCPﬁ¨ôy
;

102 
uöt16_t
 
TIM_OCNPﬁ¨ôy
;

106 
uöt16_t
 
TIM_OCIdÀSèã
;

110 
uöt16_t
 
TIM_OCNIdÀSèã
;

113 } 
	tTIM_OCInôTy≥Def
;

122 
uöt16_t
 
TIM_Ch™√l
;

125 
uöt16_t
 
TIM_ICPﬁ¨ôy
;

128 
uöt16_t
 
TIM_ICSñe˘i⁄
;

131 
uöt16_t
 
TIM_ICPªsˇÀr
;

134 
uöt16_t
 
TIM_ICFûãr
;

136 } 
	tTIM_ICInôTy≥Def
;

146 
uöt16_t
 
TIM_OSSRSèã
;

149 
uöt16_t
 
TIM_OSSISèã
;

152 
uöt16_t
 
TIM_LOCKLevñ
;

155 
uöt16_t
 
TIM_DódTime
;

159 
uöt16_t
 
TIM_Bªak
;

162 
uöt16_t
 
TIM_BªakPﬁ¨ôy
;

165 
uöt16_t
 
TIM_Autom©icOuçut
;

167 } 
	tTIM_BDTRInôTy≥Def
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

176 ((
PERIPH
Ë=
TIM2
) || \

177 ((
PERIPH
Ë=
TIM3
) || \

178 ((
PERIPH
Ë=
TIM4
) || \

179 ((
PERIPH
Ë=
TIM5
) || \

180 ((
PERIPH
Ë=
TIM6
) || \

181 ((
PERIPH
Ë=
TIM7
) || \

182 ((
PERIPH
Ë=
TIM8
) || \

183 ((
PERIPH
Ë=
TIM9
) || \

184 ((
PERIPH
Ë=
TIM10
) || \

185 ((
PERIPH
Ë=
TIM11
) || \

186 ((
PERIPH
Ë=
TIM12
) || \

187 (((
PERIPH
Ë=
TIM13
) || \

188 ((
PERIPH
Ë=
TIM14
)))

	)

190 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

191 ((
PERIPH
Ë=
TIM2
) || \

192 ((
PERIPH
Ë=
TIM3
) || \

193 ((
PERIPH
Ë=
TIM4
) || \

194 ((
PERIPH
Ë=
TIM5
) || \

195 ((
PERIPH
Ë=
TIM8
) || \

196 ((
PERIPH
Ë=
TIM9
) || \

197 ((
PERIPH
Ë=
TIM10
) || \

198 ((
PERIPH
Ë=
TIM11
) || \

199 ((
PERIPH
Ë=
TIM12
) || \

200 ((
PERIPH
Ë=
TIM13
) || \

201 ((
PERIPH
Ë=
TIM14
))

	)

204 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

205 ((
PERIPH
Ë=
TIM2
) || \

206 ((
PERIPH
Ë=
TIM3
) || \

207 ((
PERIPH
Ë=
TIM4
) || \

208 ((
PERIPH
Ë=
TIM5
) || \

209 ((
PERIPH
Ë=
TIM8
) || \

210 ((
PERIPH
Ë=
TIM9
) || \

211 ((
PERIPH
Ë=
TIM12
))

	)

213 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

214 ((
PERIPH
Ë=
TIM2
) || \

215 ((
PERIPH
Ë=
TIM3
) || \

216 ((
PERIPH
Ë=
TIM4
) || \

217 ((
PERIPH
Ë=
TIM5
) || \

218 ((
PERIPH
Ë=
TIM8
))

	)

220 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

221 ((
PERIPH
Ë=
TIM8
))

	)

223 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

224 ((
PERIPH
Ë=
TIM2
) || \

225 ((
PERIPH
Ë=
TIM3
) || \

226 ((
PERIPH
Ë=
TIM4
) || \

227 ((
PERIPH
Ë=
TIM5
) || \

228 ((
PERIPH
Ë=
TIM6
) || \

229 ((
PERIPH
Ë=
TIM7
) || \

230 ((
PERIPH
Ë=
TIM8
))

	)

232 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMxË=
TIM2
) || \

233 ((
TIMx
Ë=
TIM5
) || \

234 ((
TIMx
Ë=
TIM11
))

	)

240 
	#TIM_OCMode_Timög
 ((
uöt16_t
)0x0000)

	)

241 
	#TIM_OCMode_A˘ive
 ((
uöt16_t
)0x0010)

	)

242 
	#TIM_OCMode_I«˘ive
 ((
uöt16_t
)0x0020)

	)

243 
	#TIM_OCMode_ToggÀ
 ((
uöt16_t
)0x0030)

	)

244 
	#TIM_OCMode_PWM1
 ((
uöt16_t
)0x0060)

	)

245 
	#TIM_OCMode_PWM2
 ((
uöt16_t
)0x0070)

	)

246 
	#IS_TIM_OC_MODE
(
MODE
Ë(((MODEË=
TIM_OCMode_Timög
) || \

247 ((
MODE
Ë=
TIM_OCMode_A˘ive
) || \

248 ((
MODE
Ë=
TIM_OCMode_I«˘ive
) || \

249 ((
MODE
Ë=
TIM_OCMode_ToggÀ
)|| \

250 ((
MODE
Ë=
TIM_OCMode_PWM1
) || \

251 ((
MODE
Ë=
TIM_OCMode_PWM2
))

	)

252 
	#IS_TIM_OCM
(
MODE
Ë(((MODEË=
TIM_OCMode_Timög
) || \

253 ((
MODE
Ë=
TIM_OCMode_A˘ive
) || \

254 ((
MODE
Ë=
TIM_OCMode_I«˘ive
) || \

255 ((
MODE
Ë=
TIM_OCMode_ToggÀ
)|| \

256 ((
MODE
Ë=
TIM_OCMode_PWM1
) || \

257 ((
MODE
Ë=
TIM_OCMode_PWM2
) || \

258 ((
MODE
Ë=
TIM_F‹˚dA˘i⁄_A˘ive
) || \

259 ((
MODE
Ë=
TIM_F‹˚dA˘i⁄_InA˘ive
))

	)

268 
	#TIM_OPMode_SögÀ
 ((
uöt16_t
)0x0008)

	)

269 
	#TIM_OPMode_Rïëôive
 ((
uöt16_t
)0x0000)

	)

270 
	#IS_TIM_OPM_MODE
(
MODE
Ë(((MODEË=
TIM_OPMode_SögÀ
) || \

271 ((
MODE
Ë=
TIM_OPMode_Rïëôive
))

	)

280 
	#TIM_Ch™√l_1
 ((
uöt16_t
)0x0000)

	)

281 
	#TIM_Ch™√l_2
 ((
uöt16_t
)0x0004)

	)

282 
	#TIM_Ch™√l_3
 ((
uöt16_t
)0x0008)

	)

283 
	#TIM_Ch™√l_4
 ((
uöt16_t
)0x000C)

	)

285 
	#IS_TIM_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
) || \

286 ((
CHANNEL
Ë=
TIM_Ch™√l_2
) || \

287 ((
CHANNEL
Ë=
TIM_Ch™√l_3
) || \

288 ((
CHANNEL
Ë=
TIM_Ch™√l_4
))

	)

290 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
) || \

291 ((
CHANNEL
Ë=
TIM_Ch™√l_2
))

	)

292 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
) || \

293 ((
CHANNEL
Ë=
TIM_Ch™√l_2
) || \

294 ((
CHANNEL
Ë=
TIM_Ch™√l_3
))

	)

303 
	#TIM_CKD_DIV1
 ((
uöt16_t
)0x0000)

	)

304 
	#TIM_CKD_DIV2
 ((
uöt16_t
)0x0100)

	)

305 
	#TIM_CKD_DIV4
 ((
uöt16_t
)0x0200)

	)

306 
	#IS_TIM_CKD_DIV
(
DIV
Ë(((DIVË=
TIM_CKD_DIV1
) || \

307 ((
DIV
Ë=
TIM_CKD_DIV2
) || \

308 ((
DIV
Ë=
TIM_CKD_DIV4
))

	)

317 
	#TIM_Cou¡îMode_Up
 ((
uöt16_t
)0x0000)

	)

318 
	#TIM_Cou¡îMode_Down
 ((
uöt16_t
)0x0010)

	)

319 
	#TIM_Cou¡îMode_CíãrAlig√d1
 ((
uöt16_t
)0x0020)

	)

320 
	#TIM_Cou¡îMode_CíãrAlig√d2
 ((
uöt16_t
)0x0040)

	)

321 
	#TIM_Cou¡îMode_CíãrAlig√d3
 ((
uöt16_t
)0x0060)

	)

322 
	#IS_TIM_COUNTER_MODE
(
MODE
Ë(((MODEË=
TIM_Cou¡îMode_Up
) || \

323 ((
MODE
Ë=
TIM_Cou¡îMode_Down
) || \

324 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d1
) || \

325 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d2
) || \

326 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d3
))

	)

335 
	#TIM_OCPﬁ¨ôy_High
 ((
uöt16_t
)0x0000)

	)

336 
	#TIM_OCPﬁ¨ôy_Low
 ((
uöt16_t
)0x0002)

	)

337 
	#IS_TIM_OC_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_OCPﬁ¨ôy_High
) || \

338 ((
POLARITY
Ë=
TIM_OCPﬁ¨ôy_Low
))

	)

347 
	#TIM_OCNPﬁ¨ôy_High
 ((
uöt16_t
)0x0000)

	)

348 
	#TIM_OCNPﬁ¨ôy_Low
 ((
uöt16_t
)0x0008)

	)

349 
	#IS_TIM_OCN_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_OCNPﬁ¨ôy_High
) || \

350 ((
POLARITY
Ë=
TIM_OCNPﬁ¨ôy_Low
))

	)

359 
	#TIM_OuçutSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

360 
	#TIM_OuçutSèã_E«bÀ
 ((
uöt16_t
)0x0001)

	)

361 
	#IS_TIM_OUTPUT_STATE
(
STATE
Ë(((STATEË=
TIM_OuçutSèã_DißbÀ
) || \

362 ((
STATE
Ë=
TIM_OuçutSèã_E«bÀ
))

	)

371 
	#TIM_OuçutNSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

372 
	#TIM_OuçutNSèã_E«bÀ
 ((
uöt16_t
)0x0004)

	)

373 
	#IS_TIM_OUTPUTN_STATE
(
STATE
Ë(((STATEË=
TIM_OuçutNSèã_DißbÀ
) || \

374 ((
STATE
Ë=
TIM_OuçutNSèã_E«bÀ
))

	)

383 
	#TIM_CCx_E«bÀ
 ((
uöt16_t
)0x0001)

	)

384 
	#TIM_CCx_DißbÀ
 ((
uöt16_t
)0x0000)

	)

385 
	#IS_TIM_CCX
(
CCX
Ë(((CCXË=
TIM_CCx_E«bÀ
) || \

386 ((
CCX
Ë=
TIM_CCx_DißbÀ
))

	)

395 
	#TIM_CCxN_E«bÀ
 ((
uöt16_t
)0x0004)

	)

396 
	#TIM_CCxN_DißbÀ
 ((
uöt16_t
)0x0000)

	)

397 
	#IS_TIM_CCXN
(
CCXN
Ë(((CCXNË=
TIM_CCxN_E«bÀ
) || \

398 ((
CCXN
Ë=
TIM_CCxN_DißbÀ
))

	)

407 
	#TIM_Bªak_E«bÀ
 ((
uöt16_t
)0x1000)

	)

408 
	#TIM_Bªak_DißbÀ
 ((
uöt16_t
)0x0000)

	)

409 
	#IS_TIM_BREAK_STATE
(
STATE
Ë(((STATEË=
TIM_Bªak_E«bÀ
) || \

410 ((
STATE
Ë=
TIM_Bªak_DißbÀ
))

	)

419 
	#TIM_BªakPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000)

	)

420 
	#TIM_BªakPﬁ¨ôy_High
 ((
uöt16_t
)0x2000)

	)

421 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_BªakPﬁ¨ôy_Low
) || \

422 ((
POLARITY
Ë=
TIM_BªakPﬁ¨ôy_High
))

	)

431 
	#TIM_Autom©icOuçut_E«bÀ
 ((
uöt16_t
)0x4000)

	)

432 
	#TIM_Autom©icOuçut_DißbÀ
 ((
uöt16_t
)0x0000)

	)

433 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
Ë(((STATEË=
TIM_Autom©icOuçut_E«bÀ
) || \

434 ((
STATE
Ë=
TIM_Autom©icOuçut_DißbÀ
))

	)

443 
	#TIM_LOCKLevñ_OFF
 ((
uöt16_t
)0x0000)

	)

444 
	#TIM_LOCKLevñ_1
 ((
uöt16_t
)0x0100)

	)

445 
	#TIM_LOCKLevñ_2
 ((
uöt16_t
)0x0200)

	)

446 
	#TIM_LOCKLevñ_3
 ((
uöt16_t
)0x0300)

	)

447 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
Ë(((LEVELË=
TIM_LOCKLevñ_OFF
) || \

448 ((
LEVEL
Ë=
TIM_LOCKLevñ_1
) || \

449 ((
LEVEL
Ë=
TIM_LOCKLevñ_2
) || \

450 ((
LEVEL
Ë=
TIM_LOCKLevñ_3
))

	)

459 
	#TIM_OSSISèã_E«bÀ
 ((
uöt16_t
)0x0400)

	)

460 
	#TIM_OSSISèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

461 
	#IS_TIM_OSSI_STATE
(
STATE
Ë(((STATEË=
TIM_OSSISèã_E«bÀ
) || \

462 ((
STATE
Ë=
TIM_OSSISèã_DißbÀ
))

	)

471 
	#TIM_OSSRSèã_E«bÀ
 ((
uöt16_t
)0x0800)

	)

472 
	#TIM_OSSRSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

473 
	#IS_TIM_OSSR_STATE
(
STATE
Ë(((STATEË=
TIM_OSSRSèã_E«bÀ
) || \

474 ((
STATE
Ë=
TIM_OSSRSèã_DißbÀ
))

	)

483 
	#TIM_OCIdÀSèã_Së
 ((
uöt16_t
)0x0100)

	)

484 
	#TIM_OCIdÀSèã_Re£t
 ((
uöt16_t
)0x0000)

	)

485 
	#IS_TIM_OCIDLE_STATE
(
STATE
Ë(((STATEË=
TIM_OCIdÀSèã_Së
) || \

486 ((
STATE
Ë=
TIM_OCIdÀSèã_Re£t
))

	)

495 
	#TIM_OCNIdÀSèã_Së
 ((
uöt16_t
)0x0200)

	)

496 
	#TIM_OCNIdÀSèã_Re£t
 ((
uöt16_t
)0x0000)

	)

497 
	#IS_TIM_OCNIDLE_STATE
(
STATE
Ë(((STATEË=
TIM_OCNIdÀSèã_Së
) || \

498 ((
STATE
Ë=
TIM_OCNIdÀSèã_Re£t
))

	)

507 
	#TIM_ICPﬁ¨ôy_Risög
 ((
uöt16_t
)0x0000)

	)

508 
	#TIM_ICPﬁ¨ôy_FÆlög
 ((
uöt16_t
)0x0002)

	)

509 
	#TIM_ICPﬁ¨ôy_BŸhEdge
 ((
uöt16_t
)0x000A)

	)

510 
	#IS_TIM_IC_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_ICPﬁ¨ôy_Risög
) || \

511 ((
POLARITY
Ë=
TIM_ICPﬁ¨ôy_FÆlög
)|| \

512 ((
POLARITY
Ë=
TIM_ICPﬁ¨ôy_BŸhEdge
))

	)

521 
	#TIM_ICSñe˘i⁄_Dúe˘TI
 ((
uöt16_t
)0x0001Ë

	)

523 
	#TIM_ICSñe˘i⁄_Indúe˘TI
 ((
uöt16_t
)0x0002Ë

	)

525 
	#TIM_ICSñe˘i⁄_TRC
 ((
uöt16_t
)0x0003Ë

	)

526 
	#IS_TIM_IC_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_ICSñe˘i⁄_Dúe˘TI
) || \

527 ((
SELECTION
Ë=
TIM_ICSñe˘i⁄_Indúe˘TI
) || \

528 ((
SELECTION
Ë=
TIM_ICSñe˘i⁄_TRC
))

	)

537 
	#TIM_ICPSC_DIV1
 ((
uöt16_t
)0x0000Ë

	)

538 
	#TIM_ICPSC_DIV2
 ((
uöt16_t
)0x0004Ë

	)

539 
	#TIM_ICPSC_DIV4
 ((
uöt16_t
)0x0008Ë

	)

540 
	#TIM_ICPSC_DIV8
 ((
uöt16_t
)0x000CË

	)

541 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
TIM_ICPSC_DIV1
) || \

542 ((
PRESCALER
Ë=
TIM_ICPSC_DIV2
) || \

543 ((
PRESCALER
Ë=
TIM_ICPSC_DIV4
) || \

544 ((
PRESCALER
Ë=
TIM_ICPSC_DIV8
))

	)

553 
	#TIM_IT_Upd©e
 ((
uöt16_t
)0x0001)

	)

554 
	#TIM_IT_CC1
 ((
uöt16_t
)0x0002)

	)

555 
	#TIM_IT_CC2
 ((
uöt16_t
)0x0004)

	)

556 
	#TIM_IT_CC3
 ((
uöt16_t
)0x0008)

	)

557 
	#TIM_IT_CC4
 ((
uöt16_t
)0x0010)

	)

558 
	#TIM_IT_COM
 ((
uöt16_t
)0x0020)

	)

559 
	#TIM_IT_Triggî
 ((
uöt16_t
)0x0040)

	)

560 
	#TIM_IT_Bªak
 ((
uöt16_t
)0x0080)

	)

561 
	#IS_TIM_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xFF00Ë=0x0000Ë&& ((ITË!0x0000))

	)

563 
	#IS_TIM_GET_IT
(
IT
Ë(((ITË=
TIM_IT_Upd©e
) || \

564 ((
IT
Ë=
TIM_IT_CC1
) || \

565 ((
IT
Ë=
TIM_IT_CC2
) || \

566 ((
IT
Ë=
TIM_IT_CC3
) || \

567 ((
IT
Ë=
TIM_IT_CC4
) || \

568 ((
IT
Ë=
TIM_IT_COM
) || \

569 ((
IT
Ë=
TIM_IT_Triggî
) || \

570 ((
IT
Ë=
TIM_IT_Bªak
))

	)

579 
	#TIM_DMABa£_CR1
 ((
uöt16_t
)0x0000)

	)

580 
	#TIM_DMABa£_CR2
 ((
uöt16_t
)0x0001)

	)

581 
	#TIM_DMABa£_SMCR
 ((
uöt16_t
)0x0002)

	)

582 
	#TIM_DMABa£_DIER
 ((
uöt16_t
)0x0003)

	)

583 
	#TIM_DMABa£_SR
 ((
uöt16_t
)0x0004)

	)

584 
	#TIM_DMABa£_EGR
 ((
uöt16_t
)0x0005)

	)

585 
	#TIM_DMABa£_CCMR1
 ((
uöt16_t
)0x0006)

	)

586 
	#TIM_DMABa£_CCMR2
 ((
uöt16_t
)0x0007)

	)

587 
	#TIM_DMABa£_CCER
 ((
uöt16_t
)0x0008)

	)

588 
	#TIM_DMABa£_CNT
 ((
uöt16_t
)0x0009)

	)

589 
	#TIM_DMABa£_PSC
 ((
uöt16_t
)0x000A)

	)

590 
	#TIM_DMABa£_ARR
 ((
uöt16_t
)0x000B)

	)

591 
	#TIM_DMABa£_RCR
 ((
uöt16_t
)0x000C)

	)

592 
	#TIM_DMABa£_CCR1
 ((
uöt16_t
)0x000D)

	)

593 
	#TIM_DMABa£_CCR2
 ((
uöt16_t
)0x000E)

	)

594 
	#TIM_DMABa£_CCR3
 ((
uöt16_t
)0x000F)

	)

595 
	#TIM_DMABa£_CCR4
 ((
uöt16_t
)0x0010)

	)

596 
	#TIM_DMABa£_BDTR
 ((
uöt16_t
)0x0011)

	)

597 
	#TIM_DMABa£_DCR
 ((
uöt16_t
)0x0012)

	)

598 
	#TIM_DMABa£_OR
 ((
uöt16_t
)0x0013)

	)

599 
	#IS_TIM_DMA_BASE
(
BASE
Ë(((BASEË=
TIM_DMABa£_CR1
) || \

600 ((
BASE
Ë=
TIM_DMABa£_CR2
) || \

601 ((
BASE
Ë=
TIM_DMABa£_SMCR
) || \

602 ((
BASE
Ë=
TIM_DMABa£_DIER
) || \

603 ((
BASE
Ë=
TIM_DMABa£_SR
) || \

604 ((
BASE
Ë=
TIM_DMABa£_EGR
) || \

605 ((
BASE
Ë=
TIM_DMABa£_CCMR1
) || \

606 ((
BASE
Ë=
TIM_DMABa£_CCMR2
) || \

607 ((
BASE
Ë=
TIM_DMABa£_CCER
) || \

608 ((
BASE
Ë=
TIM_DMABa£_CNT
) || \

609 ((
BASE
Ë=
TIM_DMABa£_PSC
) || \

610 ((
BASE
Ë=
TIM_DMABa£_ARR
) || \

611 ((
BASE
Ë=
TIM_DMABa£_RCR
) || \

612 ((
BASE
Ë=
TIM_DMABa£_CCR1
) || \

613 ((
BASE
Ë=
TIM_DMABa£_CCR2
) || \

614 ((
BASE
Ë=
TIM_DMABa£_CCR3
) || \

615 ((
BASE
Ë=
TIM_DMABa£_CCR4
) || \

616 ((
BASE
Ë=
TIM_DMABa£_BDTR
) || \

617 ((
BASE
Ë=
TIM_DMABa£_DCR
) || \

618 ((
BASE
Ë=
TIM_DMABa£_OR
))

	)

627 
	#TIM_DMABur°Lígth_1Tøns„r
 ((
uöt16_t
)0x0000)

	)

628 
	#TIM_DMABur°Lígth_2Tøns„rs
 ((
uöt16_t
)0x0100)

	)

629 
	#TIM_DMABur°Lígth_3Tøns„rs
 ((
uöt16_t
)0x0200)

	)

630 
	#TIM_DMABur°Lígth_4Tøns„rs
 ((
uöt16_t
)0x0300)

	)

631 
	#TIM_DMABur°Lígth_5Tøns„rs
 ((
uöt16_t
)0x0400)

	)

632 
	#TIM_DMABur°Lígth_6Tøns„rs
 ((
uöt16_t
)0x0500)

	)

633 
	#TIM_DMABur°Lígth_7Tøns„rs
 ((
uöt16_t
)0x0600)

	)

634 
	#TIM_DMABur°Lígth_8Tøns„rs
 ((
uöt16_t
)0x0700)

	)

635 
	#TIM_DMABur°Lígth_9Tøns„rs
 ((
uöt16_t
)0x0800)

	)

636 
	#TIM_DMABur°Lígth_10Tøns„rs
 ((
uöt16_t
)0x0900)

	)

637 
	#TIM_DMABur°Lígth_11Tøns„rs
 ((
uöt16_t
)0x0A00)

	)

638 
	#TIM_DMABur°Lígth_12Tøns„rs
 ((
uöt16_t
)0x0B00)

	)

639 
	#TIM_DMABur°Lígth_13Tøns„rs
 ((
uöt16_t
)0x0C00)

	)

640 
	#TIM_DMABur°Lígth_14Tøns„rs
 ((
uöt16_t
)0x0D00)

	)

641 
	#TIM_DMABur°Lígth_15Tøns„rs
 ((
uöt16_t
)0x0E00)

	)

642 
	#TIM_DMABur°Lígth_16Tøns„rs
 ((
uöt16_t
)0x0F00)

	)

643 
	#TIM_DMABur°Lígth_17Tøns„rs
 ((
uöt16_t
)0x1000)

	)

644 
	#TIM_DMABur°Lígth_18Tøns„rs
 ((
uöt16_t
)0x1100)

	)

645 
	#IS_TIM_DMA_LENGTH
(
LENGTH
Ë(((LENGTHË=
TIM_DMABur°Lígth_1Tøns„r
) || \

646 ((
LENGTH
Ë=
TIM_DMABur°Lígth_2Tøns„rs
) || \

647 ((
LENGTH
Ë=
TIM_DMABur°Lígth_3Tøns„rs
) || \

648 ((
LENGTH
Ë=
TIM_DMABur°Lígth_4Tøns„rs
) || \

649 ((
LENGTH
Ë=
TIM_DMABur°Lígth_5Tøns„rs
) || \

650 ((
LENGTH
Ë=
TIM_DMABur°Lígth_6Tøns„rs
) || \

651 ((
LENGTH
Ë=
TIM_DMABur°Lígth_7Tøns„rs
) || \

652 ((
LENGTH
Ë=
TIM_DMABur°Lígth_8Tøns„rs
) || \

653 ((
LENGTH
Ë=
TIM_DMABur°Lígth_9Tøns„rs
) || \

654 ((
LENGTH
Ë=
TIM_DMABur°Lígth_10Tøns„rs
) || \

655 ((
LENGTH
Ë=
TIM_DMABur°Lígth_11Tøns„rs
) || \

656 ((
LENGTH
Ë=
TIM_DMABur°Lígth_12Tøns„rs
) || \

657 ((
LENGTH
Ë=
TIM_DMABur°Lígth_13Tøns„rs
) || \

658 ((
LENGTH
Ë=
TIM_DMABur°Lígth_14Tøns„rs
) || \

659 ((
LENGTH
Ë=
TIM_DMABur°Lígth_15Tøns„rs
) || \

660 ((
LENGTH
Ë=
TIM_DMABur°Lígth_16Tøns„rs
) || \

661 ((
LENGTH
Ë=
TIM_DMABur°Lígth_17Tøns„rs
) || \

662 ((
LENGTH
Ë=
TIM_DMABur°Lígth_18Tøns„rs
))

	)

671 
	#TIM_DMA_Upd©e
 ((
uöt16_t
)0x0100)

	)

672 
	#TIM_DMA_CC1
 ((
uöt16_t
)0x0200)

	)

673 
	#TIM_DMA_CC2
 ((
uöt16_t
)0x0400)

	)

674 
	#TIM_DMA_CC3
 ((
uöt16_t
)0x0800)

	)

675 
	#TIM_DMA_CC4
 ((
uöt16_t
)0x1000)

	)

676 
	#TIM_DMA_COM
 ((
uöt16_t
)0x2000)

	)

677 
	#TIM_DMA_Triggî
 ((
uöt16_t
)0x4000)

	)

678 
	#IS_TIM_DMA_SOURCE
(
SOURCE
Ë((((SOURCEË& (
uöt16_t
)0x80FFË=0x0000Ë&& ((SOURCEË!0x0000))

	)

688 
	#TIM_ExtTRGPSC_OFF
 ((
uöt16_t
)0x0000)

	)

689 
	#TIM_ExtTRGPSC_DIV2
 ((
uöt16_t
)0x1000)

	)

690 
	#TIM_ExtTRGPSC_DIV4
 ((
uöt16_t
)0x2000)

	)

691 
	#TIM_ExtTRGPSC_DIV8
 ((
uöt16_t
)0x3000)

	)

692 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
TIM_ExtTRGPSC_OFF
) || \

693 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV2
) || \

694 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV4
) || \

695 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV8
))

	)

704 
	#TIM_TS_ITR0
 ((
uöt16_t
)0x0000)

	)

705 
	#TIM_TS_ITR1
 ((
uöt16_t
)0x0010)

	)

706 
	#TIM_TS_ITR2
 ((
uöt16_t
)0x0020)

	)

707 
	#TIM_TS_ITR3
 ((
uöt16_t
)0x0030)

	)

708 
	#TIM_TS_TI1F_ED
 ((
uöt16_t
)0x0040)

	)

709 
	#TIM_TS_TI1FP1
 ((
uöt16_t
)0x0050)

	)

710 
	#TIM_TS_TI2FP2
 ((
uöt16_t
)0x0060)

	)

711 
	#TIM_TS_ETRF
 ((
uöt16_t
)0x0070)

	)

712 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_TS_ITR0
) || \

713 ((
SELECTION
Ë=
TIM_TS_ITR1
) || \

714 ((
SELECTION
Ë=
TIM_TS_ITR2
) || \

715 ((
SELECTION
Ë=
TIM_TS_ITR3
) || \

716 ((
SELECTION
Ë=
TIM_TS_TI1F_ED
) || \

717 ((
SELECTION
Ë=
TIM_TS_TI1FP1
) || \

718 ((
SELECTION
Ë=
TIM_TS_TI2FP2
) || \

719 ((
SELECTION
Ë=
TIM_TS_ETRF
))

	)

720 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_TS_ITR0
) || \

721 ((
SELECTION
Ë=
TIM_TS_ITR1
) || \

722 ((
SELECTION
Ë=
TIM_TS_ITR2
) || \

723 ((
SELECTION
Ë=
TIM_TS_ITR3
))

	)

732 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI1
 ((
uöt16_t
)0x0050)

	)

733 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI2
 ((
uöt16_t
)0x0060)

	)

734 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI1ED
 ((
uöt16_t
)0x0040)

	)

743 
	#TIM_ExtTRGPﬁ¨ôy_Invîãd
 ((
uöt16_t
)0x8000)

	)

744 
	#TIM_ExtTRGPﬁ¨ôy_N⁄Invîãd
 ((
uöt16_t
)0x0000)

	)

745 
	#IS_TIM_EXT_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_ExtTRGPﬁ¨ôy_Invîãd
) || \

746 ((
POLARITY
Ë=
TIM_ExtTRGPﬁ¨ôy_N⁄Invîãd
))

	)

755 
	#TIM_PSCRñﬂdMode_Upd©e
 ((
uöt16_t
)0x0000)

	)

756 
	#TIM_PSCRñﬂdMode_Immedüã
 ((
uöt16_t
)0x0001)

	)

757 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
Ë(((RELOADË=
TIM_PSCRñﬂdMode_Upd©e
) || \

758 ((
RELOAD
Ë=
TIM_PSCRñﬂdMode_Immedüã
))

	)

767 
	#TIM_F‹˚dA˘i⁄_A˘ive
 ((
uöt16_t
)0x0050)

	)

768 
	#TIM_F‹˚dA˘i⁄_InA˘ive
 ((
uöt16_t
)0x0040)

	)

769 
	#IS_TIM_FORCED_ACTION
(
ACTION
Ë(((ACTIONË=
TIM_F‹˚dA˘i⁄_A˘ive
) || \

770 ((
ACTION
Ë=
TIM_F‹˚dA˘i⁄_InA˘ive
))

	)

779 
	#TIM_EncodîMode_TI1
 ((
uöt16_t
)0x0001)

	)

780 
	#TIM_EncodîMode_TI2
 ((
uöt16_t
)0x0002)

	)

781 
	#TIM_EncodîMode_TI12
 ((
uöt16_t
)0x0003)

	)

782 
	#IS_TIM_ENCODER_MODE
(
MODE
Ë(((MODEË=
TIM_EncodîMode_TI1
) || \

783 ((
MODE
Ë=
TIM_EncodîMode_TI2
) || \

784 ((
MODE
Ë=
TIM_EncodîMode_TI12
))

	)

794 
	#TIM_EvítSour˚_Upd©e
 ((
uöt16_t
)0x0001)

	)

795 
	#TIM_EvítSour˚_CC1
 ((
uöt16_t
)0x0002)

	)

796 
	#TIM_EvítSour˚_CC2
 ((
uöt16_t
)0x0004)

	)

797 
	#TIM_EvítSour˚_CC3
 ((
uöt16_t
)0x0008)

	)

798 
	#TIM_EvítSour˚_CC4
 ((
uöt16_t
)0x0010)

	)

799 
	#TIM_EvítSour˚_COM
 ((
uöt16_t
)0x0020)

	)

800 
	#TIM_EvítSour˚_Triggî
 ((
uöt16_t
)0x0040)

	)

801 
	#TIM_EvítSour˚_Bªak
 ((
uöt16_t
)0x0080)

	)

802 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
Ë((((SOURCEË& (
uöt16_t
)0xFF00Ë=0x0000Ë&& ((SOURCEË!0x0000))

	)

812 
	#TIM_Upd©eSour˚_GlobÆ
 ((
uöt16_t
)0x0000Ë

	)

815 
	#TIM_Upd©eSour˚_Reguœr
 ((
uöt16_t
)0x0001Ë

	)

816 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_Upd©eSour˚_GlobÆ
) || \

817 ((
SOURCE
Ë=
TIM_Upd©eSour˚_Reguœr
))

	)

826 
	#TIM_OCPªlﬂd_E«bÀ
 ((
uöt16_t
)0x0008)

	)

827 
	#TIM_OCPªlﬂd_DißbÀ
 ((
uöt16_t
)0x0000)

	)

828 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
Ë(((STATEË=
TIM_OCPªlﬂd_E«bÀ
) || \

829 ((
STATE
Ë=
TIM_OCPªlﬂd_DißbÀ
))

	)

838 
	#TIM_OCFa°_E«bÀ
 ((
uöt16_t
)0x0004)

	)

839 
	#TIM_OCFa°_DißbÀ
 ((
uöt16_t
)0x0000)

	)

840 
	#IS_TIM_OCFAST_STATE
(
STATE
Ë(((STATEË=
TIM_OCFa°_E«bÀ
) || \

841 ((
STATE
Ë=
TIM_OCFa°_DißbÀ
))

	)

851 
	#TIM_OCCÀ¨_E«bÀ
 ((
uöt16_t
)0x0080)

	)

852 
	#TIM_OCCÀ¨_DißbÀ
 ((
uöt16_t
)0x0000)

	)

853 
	#IS_TIM_OCCLEAR_STATE
(
STATE
Ë(((STATEË=
TIM_OCCÀ¨_E«bÀ
) || \

854 ((
STATE
Ë=
TIM_OCCÀ¨_DißbÀ
))

	)

863 
	#TIM_TRGOSour˚_Re£t
 ((
uöt16_t
)0x0000)

	)

864 
	#TIM_TRGOSour˚_E«bÀ
 ((
uöt16_t
)0x0010)

	)

865 
	#TIM_TRGOSour˚_Upd©e
 ((
uöt16_t
)0x0020)

	)

866 
	#TIM_TRGOSour˚_OC1
 ((
uöt16_t
)0x0030)

	)

867 
	#TIM_TRGOSour˚_OC1Ref
 ((
uöt16_t
)0x0040)

	)

868 
	#TIM_TRGOSour˚_OC2Ref
 ((
uöt16_t
)0x0050)

	)

869 
	#TIM_TRGOSour˚_OC3Ref
 ((
uöt16_t
)0x0060)

	)

870 
	#TIM_TRGOSour˚_OC4Ref
 ((
uöt16_t
)0x0070)

	)

871 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_TRGOSour˚_Re£t
) || \

872 ((
SOURCE
Ë=
TIM_TRGOSour˚_E«bÀ
) || \

873 ((
SOURCE
Ë=
TIM_TRGOSour˚_Upd©e
) || \

874 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC1
) || \

875 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC1Ref
) || \

876 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC2Ref
) || \

877 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC3Ref
) || \

878 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC4Ref
))

	)

887 
	#TIM_SœveMode_Re£t
 ((
uöt16_t
)0x0004)

	)

888 
	#TIM_SœveMode_G©ed
 ((
uöt16_t
)0x0005)

	)

889 
	#TIM_SœveMode_Triggî
 ((
uöt16_t
)0x0006)

	)

890 
	#TIM_SœveMode_Exã∫Æ1
 ((
uöt16_t
)0x0007)

	)

891 
	#IS_TIM_SLAVE_MODE
(
MODE
Ë(((MODEË=
TIM_SœveMode_Re£t
) || \

892 ((
MODE
Ë=
TIM_SœveMode_G©ed
) || \

893 ((
MODE
Ë=
TIM_SœveMode_Triggî
) || \

894 ((
MODE
Ë=
TIM_SœveMode_Exã∫Æ1
))

	)

903 
	#TIM_Ma°îSœveMode_E«bÀ
 ((
uöt16_t
)0x0080)

	)

904 
	#TIM_Ma°îSœveMode_DißbÀ
 ((
uöt16_t
)0x0000)

	)

905 
	#IS_TIM_MSM_STATE
(
STATE
Ë(((STATEË=
TIM_Ma°îSœveMode_E«bÀ
) || \

906 ((
STATE
Ë=
TIM_Ma°îSœveMode_DißbÀ
))

	)

914 
	#TIM2_TIM8_TRGO
 ((
uöt16_t
)0x0000)

	)

915 
	#TIM2_ETH_PTP
 ((
uöt16_t
)0x0400)

	)

916 
	#TIM2_USBFS_SOF
 ((
uöt16_t
)0x0800)

	)

917 
	#TIM2_USBHS_SOF
 ((
uöt16_t
)0x0C00)

	)

919 
	#TIM5_GPIO
 ((
uöt16_t
)0x0000)

	)

920 
	#TIM5_LSI
 ((
uöt16_t
)0x0040)

	)

921 
	#TIM5_LSE
 ((
uöt16_t
)0x0080)

	)

922 
	#TIM5_RTC
 ((
uöt16_t
)0x00C0)

	)

924 
	#TIM11_GPIO
 ((
uöt16_t
)0x0000)

	)

925 
	#TIM11_HSE
 ((
uöt16_t
)0x0002)

	)

927 
	#IS_TIM_REMAP
(
TIM_REMAP
Ë(((TIM_REMAPË=
TIM2_TIM8_TRGO
)||\

928 ((
TIM_REMAP
Ë=
TIM2_ETH_PTP
)||\

929 ((
TIM_REMAP
Ë=
TIM2_USBFS_SOF
)||\

930 ((
TIM_REMAP
Ë=
TIM2_USBHS_SOF
)||\

931 ((
TIM_REMAP
Ë=
TIM5_GPIO
)||\

932 ((
TIM_REMAP
Ë=
TIM5_LSI
)||\

933 ((
TIM_REMAP
Ë=
TIM5_LSE
)||\

934 ((
TIM_REMAP
Ë=
TIM5_RTC
)||\

935 ((
TIM_REMAP
Ë=
TIM11_GPIO
)||\

936 ((
TIM_REMAP
Ë=
TIM11_HSE
))

	)

945 
	#TIM_FLAG_Upd©e
 ((
uöt16_t
)0x0001)

	)

946 
	#TIM_FLAG_CC1
 ((
uöt16_t
)0x0002)

	)

947 
	#TIM_FLAG_CC2
 ((
uöt16_t
)0x0004)

	)

948 
	#TIM_FLAG_CC3
 ((
uöt16_t
)0x0008)

	)

949 
	#TIM_FLAG_CC4
 ((
uöt16_t
)0x0010)

	)

950 
	#TIM_FLAG_COM
 ((
uöt16_t
)0x0020)

	)

951 
	#TIM_FLAG_Triggî
 ((
uöt16_t
)0x0040)

	)

952 
	#TIM_FLAG_Bªak
 ((
uöt16_t
)0x0080)

	)

953 
	#TIM_FLAG_CC1OF
 ((
uöt16_t
)0x0200)

	)

954 
	#TIM_FLAG_CC2OF
 ((
uöt16_t
)0x0400)

	)

955 
	#TIM_FLAG_CC3OF
 ((
uöt16_t
)0x0800)

	)

956 
	#TIM_FLAG_CC4OF
 ((
uöt16_t
)0x1000)

	)

957 
	#IS_TIM_GET_FLAG
(
FLAG
Ë(((FLAGË=
TIM_FLAG_Upd©e
) || \

958 ((
FLAG
Ë=
TIM_FLAG_CC1
) || \

959 ((
FLAG
Ë=
TIM_FLAG_CC2
) || \

960 ((
FLAG
Ë=
TIM_FLAG_CC3
) || \

961 ((
FLAG
Ë=
TIM_FLAG_CC4
) || \

962 ((
FLAG
Ë=
TIM_FLAG_COM
) || \

963 ((
FLAG
Ë=
TIM_FLAG_Triggî
) || \

964 ((
FLAG
Ë=
TIM_FLAG_Bªak
) || \

965 ((
FLAG
Ë=
TIM_FLAG_CC1OF
) || \

966 ((
FLAG
Ë=
TIM_FLAG_CC2OF
) || \

967 ((
FLAG
Ë=
TIM_FLAG_CC3OF
) || \

968 ((
FLAG
Ë=
TIM_FLAG_CC4OF
))

	)

978 
	#IS_TIM_IC_FILTER
(
ICFILTER
Ë((ICFILTERË<0xF)

	)

987 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
Ë((EXTFILTERË<0xF)

	)

996 
	#TIM_DMABur°Lígth_1Byã
 
TIM_DMABur°Lígth_1Tøns„r


	)

997 
	#TIM_DMABur°Lígth_2Byãs
 
TIM_DMABur°Lígth_2Tøns„rs


	)

998 
	#TIM_DMABur°Lígth_3Byãs
 
TIM_DMABur°Lígth_3Tøns„rs


	)

999 
	#TIM_DMABur°Lígth_4Byãs
 
TIM_DMABur°Lígth_4Tøns„rs


	)

1000 
	#TIM_DMABur°Lígth_5Byãs
 
TIM_DMABur°Lígth_5Tøns„rs


	)

1001 
	#TIM_DMABur°Lígth_6Byãs
 
TIM_DMABur°Lígth_6Tøns„rs


	)

1002 
	#TIM_DMABur°Lígth_7Byãs
 
TIM_DMABur°Lígth_7Tøns„rs


	)

1003 
	#TIM_DMABur°Lígth_8Byãs
 
TIM_DMABur°Lígth_8Tøns„rs


	)

1004 
	#TIM_DMABur°Lígth_9Byãs
 
TIM_DMABur°Lígth_9Tøns„rs


	)

1005 
	#TIM_DMABur°Lígth_10Byãs
 
TIM_DMABur°Lígth_10Tøns„rs


	)

1006 
	#TIM_DMABur°Lígth_11Byãs
 
TIM_DMABur°Lígth_11Tøns„rs


	)

1007 
	#TIM_DMABur°Lígth_12Byãs
 
TIM_DMABur°Lígth_12Tøns„rs


	)

1008 
	#TIM_DMABur°Lígth_13Byãs
 
TIM_DMABur°Lígth_13Tøns„rs


	)

1009 
	#TIM_DMABur°Lígth_14Byãs
 
TIM_DMABur°Lígth_14Tøns„rs


	)

1010 
	#TIM_DMABur°Lígth_15Byãs
 
TIM_DMABur°Lígth_15Tøns„rs


	)

1011 
	#TIM_DMABur°Lígth_16Byãs
 
TIM_DMABur°Lígth_16Tøns„rs


	)

1012 
	#TIM_DMABur°Lígth_17Byãs
 
TIM_DMABur°Lígth_17Tøns„rs


	)

1013 
	#TIM_DMABur°Lígth_18Byãs
 
TIM_DMABur°Lígth_18Tøns„rs


	)

1026 
TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
);

1027 
TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
);

1028 
TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
);

1029 
TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
);

1030 
TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
);

1031 
TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Cou¡î
);

1032 
TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Aut‹ñﬂd
);

1033 
uöt32_t
 
TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
);

1034 
uöt16_t
 
TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
);

1035 
TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1036 
TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
);

1037 
TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1038 
TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
);

1039 
TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
);

1040 
TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1043 
TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1044 
TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1045 
TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1046 
TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1047 
TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1048 
TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
);

1049 
TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª1
);

1050 
TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª2
);

1051 
TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª3
);

1052 
TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª4
);

1053 
TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1054 
TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1055 
TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1056 
TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1057 
TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1058 
TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1059 
TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1060 
TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1061 
TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1062 
TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1063 
TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1064 
TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1065 
TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1066 
TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1067 
TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1068 
TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1069 
TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1070 
TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1071 
TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1072 
TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1073 
TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1074 
TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1075 
TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1076 
TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
);

1077 
TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
);

1080 
TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1081 
TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1082 
TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1083 
uöt32_t
 
TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
);

1084 
uöt32_t
 
TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
);

1085 
uöt32_t
 
TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
);

1086 
uöt32_t
 
TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
);

1087 
TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1088 
TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1089 
TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1090 
TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1093 
TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
);

1094 
TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
);

1095 
TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1096 
TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1097 
TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1100 
TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1101 
TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
);

1102 
FœgSètus
 
TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
);

1103 
TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
);

1104 
ITSètus
 
TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
);

1105 
TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
);

1106 
TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
);

1107 
TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1108 
TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1111 
TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
);

1112 
TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
);

1113 
TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

1114 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
);

1115 
TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1116 
uöt16_t
 
ExtTRGFûãr
);

1117 
TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

1118 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
);

1121 
TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
);

1122 
TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
);

1123 
TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
);

1124 
TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
);

1125 
TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1126 
uöt16_t
 
ExtTRGFûãr
);

1129 
TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

1130 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
);

1131 
TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1134 
TIM_Rem≠C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Rem≠
);

1136 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST47C3~1.H

30 #i‚de‡
__STM32F4xx_DAC_H


31 
	#__STM32F4xx_DAC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
DAC_Triggî
;

59 
uöt32_t
 
DAC_WaveGíî©i⁄
;

63 
uöt32_t
 
DAC_LFSRUnmask_TrüngÀAm∂ôude
;

67 
uöt32_t
 
DAC_OuçutBuf„r
;

69 }
	tDAC_InôTy≥Def
;

81 
	#DAC_Triggî_N⁄e
 ((
uöt32_t
)0x00000000Ë

	)

83 
	#DAC_Triggî_T2_TRGO
 ((
uöt32_t
)0x00000024Ë

	)

84 
	#DAC_Triggî_T4_TRGO
 ((
uöt32_t
)0x0000002CË

	)

85 
	#DAC_Triggî_T5_TRGO
 ((
uöt32_t
)0x0000001CË

	)

86 
	#DAC_Triggî_T6_TRGO
 ((
uöt32_t
)0x00000004Ë

	)

87 
	#DAC_Triggî_T7_TRGO
 ((
uöt32_t
)0x00000014Ë

	)

88 
	#DAC_Triggî_T8_TRGO
 ((
uöt32_t
)0x0000000CË

	)

90 
	#DAC_Triggî_Ext_IT9
 ((
uöt32_t
)0x00000034Ë

	)

91 
	#DAC_Triggî_So·w¨e
 ((
uöt32_t
)0x0000003CË

	)

93 
	#IS_DAC_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
DAC_Triggî_N⁄e
) || \

94 ((
TRIGGER
Ë=
DAC_Triggî_T6_TRGO
) || \

95 ((
TRIGGER
Ë=
DAC_Triggî_T8_TRGO
) || \

96 ((
TRIGGER
Ë=
DAC_Triggî_T7_TRGO
) || \

97 ((
TRIGGER
Ë=
DAC_Triggî_T5_TRGO
) || \

98 ((
TRIGGER
Ë=
DAC_Triggî_T2_TRGO
) || \

99 ((
TRIGGER
Ë=
DAC_Triggî_T4_TRGO
) || \

100 ((
TRIGGER
Ë=
DAC_Triggî_Ext_IT9
) || \

101 ((
TRIGGER
Ë=
DAC_Triggî_So·w¨e
))

	)

111 
	#DAC_WaveGíî©i⁄_N⁄e
 ((
uöt32_t
)0x00000000)

	)

112 
	#DAC_WaveGíî©i⁄_Noi£
 ((
uöt32_t
)0x00000040)

	)

113 
	#DAC_WaveGíî©i⁄_TrüngÀ
 ((
uöt32_t
)0x00000080)

	)

114 
	#IS_DAC_GENERATE_WAVE
(
WAVE
Ë(((WAVEË=
DAC_WaveGíî©i⁄_N⁄e
) || \

115 ((
WAVE
Ë=
DAC_WaveGíî©i⁄_Noi£
) || \

116 ((
WAVE
Ë=
DAC_WaveGíî©i⁄_TrüngÀ
))

	)

125 
	#DAC_LFSRUnmask_Bô0
 ((
uöt32_t
)0x00000000Ë

	)

126 
	#DAC_LFSRUnmask_Bôs1_0
 ((
uöt32_t
)0x00000100Ë

	)

127 
	#DAC_LFSRUnmask_Bôs2_0
 ((
uöt32_t
)0x00000200Ë

	)

128 
	#DAC_LFSRUnmask_Bôs3_0
 ((
uöt32_t
)0x00000300Ë

	)

129 
	#DAC_LFSRUnmask_Bôs4_0
 ((
uöt32_t
)0x00000400Ë

	)

130 
	#DAC_LFSRUnmask_Bôs5_0
 ((
uöt32_t
)0x00000500Ë

	)

131 
	#DAC_LFSRUnmask_Bôs6_0
 ((
uöt32_t
)0x00000600Ë

	)

132 
	#DAC_LFSRUnmask_Bôs7_0
 ((
uöt32_t
)0x00000700Ë

	)

133 
	#DAC_LFSRUnmask_Bôs8_0
 ((
uöt32_t
)0x00000800Ë

	)

134 
	#DAC_LFSRUnmask_Bôs9_0
 ((
uöt32_t
)0x00000900Ë

	)

135 
	#DAC_LFSRUnmask_Bôs10_0
 ((
uöt32_t
)0x00000A00Ë

	)

136 
	#DAC_LFSRUnmask_Bôs11_0
 ((
uöt32_t
)0x00000B00Ë

	)

137 
	#DAC_TrüngÀAm∂ôude_1
 ((
uöt32_t
)0x00000000Ë

	)

138 
	#DAC_TrüngÀAm∂ôude_3
 ((
uöt32_t
)0x00000100Ë

	)

139 
	#DAC_TrüngÀAm∂ôude_7
 ((
uöt32_t
)0x00000200Ë

	)

140 
	#DAC_TrüngÀAm∂ôude_15
 ((
uöt32_t
)0x00000300Ë

	)

141 
	#DAC_TrüngÀAm∂ôude_31
 ((
uöt32_t
)0x00000400Ë

	)

142 
	#DAC_TrüngÀAm∂ôude_63
 ((
uöt32_t
)0x00000500Ë

	)

143 
	#DAC_TrüngÀAm∂ôude_127
 ((
uöt32_t
)0x00000600Ë

	)

144 
	#DAC_TrüngÀAm∂ôude_255
 ((
uöt32_t
)0x00000700Ë

	)

145 
	#DAC_TrüngÀAm∂ôude_511
 ((
uöt32_t
)0x00000800Ë

	)

146 
	#DAC_TrüngÀAm∂ôude_1023
 ((
uöt32_t
)0x00000900Ë

	)

147 
	#DAC_TrüngÀAm∂ôude_2047
 ((
uöt32_t
)0x00000A00Ë

	)

148 
	#DAC_TrüngÀAm∂ôude_4095
 ((
uöt32_t
)0x00000B00Ë

	)

150 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
Ë(((VALUEË=
DAC_LFSRUnmask_Bô0
) || \

151 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs1_0
) || \

152 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs2_0
) || \

153 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs3_0
) || \

154 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs4_0
) || \

155 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs5_0
) || \

156 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs6_0
) || \

157 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs7_0
) || \

158 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs8_0
) || \

159 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs9_0
) || \

160 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs10_0
) || \

161 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs11_0
) || \

162 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_1
) || \

163 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_3
) || \

164 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_7
) || \

165 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_15
) || \

166 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_31
) || \

167 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_63
) || \

168 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_127
) || \

169 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_255
) || \

170 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_511
) || \

171 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_1023
) || \

172 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_2047
) || \

173 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_4095
))

	)

182 
	#DAC_OuçutBuf„r_E«bÀ
 ((
uöt32_t
)0x00000000)

	)

183 
	#DAC_OuçutBuf„r_DißbÀ
 ((
uöt32_t
)0x00000002)

	)

184 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
Ë(((STATEË=
DAC_OuçutBuf„r_E«bÀ
) || \

185 ((
STATE
Ë=
DAC_OuçutBuf„r_DißbÀ
))

	)

194 
	#DAC_Ch™√l_1
 ((
uöt32_t
)0x00000000)

	)

195 
	#DAC_Ch™√l_2
 ((
uöt32_t
)0x00000010)

	)

196 
	#IS_DAC_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DAC_Ch™√l_1
) || \

197 ((
CHANNEL
Ë=
DAC_Ch™√l_2
))

	)

206 
	#DAC_Align_12b_R
 ((
uöt32_t
)0x00000000)

	)

207 
	#DAC_Align_12b_L
 ((
uöt32_t
)0x00000004)

	)

208 
	#DAC_Align_8b_R
 ((
uöt32_t
)0x00000008)

	)

209 
	#IS_DAC_ALIGN
(
ALIGN
Ë(((ALIGNË=
DAC_Align_12b_R
) || \

210 ((
ALIGN
Ë=
DAC_Align_12b_L
) || \

211 ((
ALIGN
Ë=
DAC_Align_8b_R
))

	)

220 
	#DAC_Wave_Noi£
 ((
uöt32_t
)0x00000040)

	)

221 
	#DAC_Wave_TrüngÀ
 ((
uöt32_t
)0x00000080)

	)

222 
	#IS_DAC_WAVE
(
WAVE
Ë(((WAVEË=
DAC_Wave_Noi£
) || \

223 ((
WAVE
Ë=
DAC_Wave_TrüngÀ
))

	)

232 
	#IS_DAC_DATA
(
DATA
Ë((DATAË<0xFFF0)

	)

240 
	#DAC_IT_DMAUDR
 ((
uöt32_t
)0x00002000)

	)

241 
	#IS_DAC_IT
(
IT
Ë(((ITË=
DAC_IT_DMAUDR
))

	)

251 
	#DAC_FLAG_DMAUDR
 ((
uöt32_t
)0x00002000)

	)

252 
	#IS_DAC_FLAG
(
FLAG
Ë(((FLAGË=
DAC_FLAG_DMAUDR
))

	)

266 
DAC_DeInô
();

269 
DAC_Inô
(
uöt32_t
 
DAC_Ch™√l
, 
DAC_InôTy≥Def
* 
DAC_InôSåu˘
);

270 
DAC_Såu˘Inô
(
DAC_InôTy≥Def
* 
DAC_InôSåu˘
);

271 
DAC_Cmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

272 
DAC_So·w¨eTriggîCmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

273 
DAC_DuÆSo·w¨eTriggîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

274 
DAC_WaveGíî©i⁄Cmd
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_Wave
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

275 
DAC_SëCh™√l1D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
);

276 
DAC_SëCh™√l2D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
);

277 
DAC_SëDuÆCh™√lD©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a2
, uöt16_à
D©a1
);

278 
uöt16_t
 
DAC_GëD©aOuçutVÆue
(
uöt32_t
 
DAC_Ch™√l
);

281 
DAC_DMACmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

284 
DAC_ITC⁄fig
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

285 
FœgSètus
 
DAC_GëFœgSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
);

286 
DAC_CÀ¨Fœg
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
);

287 
ITSètus
 
DAC_GëITSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
);

288 
DAC_CÀ¨ITPídögBô
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
);

290 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST58C8~1.H

30 #i‚de‡
__STM32F4xx_SYSCFG_H


31 
	#__STM32F4xx_SYSCFG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

58 
	#EXTI_P‹tSour˚GPIOA
 ((
uöt8_t
)0x00)

	)

59 
	#EXTI_P‹tSour˚GPIOB
 ((
uöt8_t
)0x01)

	)

60 
	#EXTI_P‹tSour˚GPIOC
 ((
uöt8_t
)0x02)

	)

61 
	#EXTI_P‹tSour˚GPIOD
 ((
uöt8_t
)0x03)

	)

62 
	#EXTI_P‹tSour˚GPIOE
 ((
uöt8_t
)0x04)

	)

63 
	#EXTI_P‹tSour˚GPIOF
 ((
uöt8_t
)0x05)

	)

64 
	#EXTI_P‹tSour˚GPIOG
 ((
uöt8_t
)0x06)

	)

65 
	#EXTI_P‹tSour˚GPIOH
 ((
uöt8_t
)0x07)

	)

66 
	#EXTI_P‹tSour˚GPIOI
 ((
uöt8_t
)0x08)

	)

67 
	#EXTI_P‹tSour˚GPIOJ
 ((
uöt8_t
)0x09)

	)

68 
	#EXTI_P‹tSour˚GPIOK
 ((
uöt8_t
)0x0A)

	)

70 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
Ë(((PORTSOURCEË=
EXTI_P‹tSour˚GPIOA
) || \

71 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOB
) || \

72 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOC
) || \

73 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOD
) || \

74 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOE
) || \

75 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOF
) || \

76 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOG
) || \

77 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOH
) || \

78 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOI
) || \

79 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOJ
) || \

80 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOK
))

	)

90 
	#EXTI_PöSour˚0
 ((
uöt8_t
)0x00)

	)

91 
	#EXTI_PöSour˚1
 ((
uöt8_t
)0x01)

	)

92 
	#EXTI_PöSour˚2
 ((
uöt8_t
)0x02)

	)

93 
	#EXTI_PöSour˚3
 ((
uöt8_t
)0x03)

	)

94 
	#EXTI_PöSour˚4
 ((
uöt8_t
)0x04)

	)

95 
	#EXTI_PöSour˚5
 ((
uöt8_t
)0x05)

	)

96 
	#EXTI_PöSour˚6
 ((
uöt8_t
)0x06)

	)

97 
	#EXTI_PöSour˚7
 ((
uöt8_t
)0x07)

	)

98 
	#EXTI_PöSour˚8
 ((
uöt8_t
)0x08)

	)

99 
	#EXTI_PöSour˚9
 ((
uöt8_t
)0x09)

	)

100 
	#EXTI_PöSour˚10
 ((
uöt8_t
)0x0A)

	)

101 
	#EXTI_PöSour˚11
 ((
uöt8_t
)0x0B)

	)

102 
	#EXTI_PöSour˚12
 ((
uöt8_t
)0x0C)

	)

103 
	#EXTI_PöSour˚13
 ((
uöt8_t
)0x0D)

	)

104 
	#EXTI_PöSour˚14
 ((
uöt8_t
)0x0E)

	)

105 
	#EXTI_PöSour˚15
 ((
uöt8_t
)0x0F)

	)

106 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
Ë(((PINSOURCEË=
EXTI_PöSour˚0
) || \

107 ((
PINSOURCE
Ë=
EXTI_PöSour˚1
) || \

108 ((
PINSOURCE
Ë=
EXTI_PöSour˚2
) || \

109 ((
PINSOURCE
Ë=
EXTI_PöSour˚3
) || \

110 ((
PINSOURCE
Ë=
EXTI_PöSour˚4
) || \

111 ((
PINSOURCE
Ë=
EXTI_PöSour˚5
) || \

112 ((
PINSOURCE
Ë=
EXTI_PöSour˚6
) || \

113 ((
PINSOURCE
Ë=
EXTI_PöSour˚7
) || \

114 ((
PINSOURCE
Ë=
EXTI_PöSour˚8
) || \

115 ((
PINSOURCE
Ë=
EXTI_PöSour˚9
) || \

116 ((
PINSOURCE
Ë=
EXTI_PöSour˚10
) || \

117 ((
PINSOURCE
Ë=
EXTI_PöSour˚11
) || \

118 ((
PINSOURCE
Ë=
EXTI_PöSour˚12
) || \

119 ((
PINSOURCE
Ë=
EXTI_PöSour˚13
) || \

120 ((
PINSOURCE
Ë=
EXTI_PöSour˚14
) || \

121 ((
PINSOURCE
Ë=
EXTI_PöSour˚15
))

	)

130 
	#SYSCFG_Mem‹yRem≠_Fœsh
 ((
uöt8_t
)0x00)

	)

131 
	#SYSCFG_Mem‹yRem≠_Sy°emFœsh
 ((
uöt8_t
)0x01)

	)

132 
	#SYSCFG_Mem‹yRem≠_SRAM
 ((
uöt8_t
)0x03)

	)

133 
	#SYSCFG_Mem‹yRem≠_SDRAM
 ((
uöt8_t
)0x04)

	)

135 #i‡
deföed
 (
STM32F40_41xxx
)

136 
	#SYSCFG_Mem‹yRem≠_FSMC
 ((
uöt8_t
)0x02)

	)

139 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

140 
	#SYSCFG_Mem‹yRem≠_FMC
 ((
uöt8_t
)0x02)

	)

143 #i‡
deföed
 (
STM32F446xx
Ë|| deföed (
STM32F469_479xx
)

144 
	#SYSCFG_Mem‹yRem≠_ExtMEM
 ((
uöt8_t
)0x02)

	)

147 #i‡
deföed
 (
STM32F40_41xxx
)

148 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
Ë(((REMAPË=
SYSCFG_Mem‹yRem≠_Fœsh
) || \

149 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_Sy°emFœsh
) || \

150 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SRAM
) || \

151 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_FSMC
))

	)

154 #i‡
deföed
 (
STM32F401xx
Ë|| deföed (
STM32F410xx
Ë|| deföed (
STM32F411xE
)

155 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
Ë(((REMAPË=
SYSCFG_Mem‹yRem≠_Fœsh
) || \

156 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_Sy°emFœsh
) || \

157 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SRAM
))

	)

160 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

161 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
Ë(((REMAPË=
SYSCFG_Mem‹yRem≠_Fœsh
) || \

162 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_Sy°emFœsh
) || \

163 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SRAM
) || \

164 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SDRAM
) || \

165 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_FMC
))

	)

168 #i‡
deföed
 (
STM32F446xx
Ë|| deföed (
STM32F469_479xx
)

169 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
Ë(((REMAPË=
SYSCFG_Mem‹yRem≠_Fœsh
) || \

170 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_ExtMEM
) || \

171 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_Sy°emFœsh
) || \

172 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SRAM
) || \

173 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SDRAM
))

	)

176 #i‡
deföed
(
STM32F410xx
)

177 
	#SYSCFG_Bªak_PVD
 
SYSCFG_CFGR2_PVDL


	)

178 
	#SYSCFG_Bªak_H¨dFau…
 
SYSCFG_CFGR2_CLL


	)

180 
	#IS_SYSCFG_LOCK_CONFIG
(
BREAK
Ë(((BREAKË=
SYSCFG_Bªak_PVD
) || \

181 ((
BREAK
Ë=
SYSCFG_Bªak_PVD
))

	)

191 
	#SYSCFG_ETH_MedüI¡îÁ˚_MII
 ((
uöt32_t
)0x00000000)

	)

192 
	#SYSCFG_ETH_MedüI¡îÁ˚_RMII
 ((
uöt32_t
)0x00000001)

	)

194 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
Ë(((INTERFACEË=
SYSCFG_ETH_MedüI¡îÁ˚_MII
) || \

195 ((
INTERFACE
Ë=
SYSCFG_ETH_MedüI¡îÁ˚_RMII
))

	)

207 
SYSCFG_DeInô
();

208 
SYSCFG_Mem‹yRem≠C⁄fig
(
uöt8_t
 
SYSCFG_Mem‹yRem≠
);

209 
SYSCFG_Mem‹ySw≠pögB™k
(
Fun˘i⁄ÆSèã
 
NewSèã
);

210 
SYSCFG_EXTILöeC⁄fig
(
uöt8_t
 
EXTI_P‹tSour˚GPIOx
, uöt8_à
EXTI_PöSour˚x
);

211 
SYSCFG_ETH_MedüI¡îÁ˚C⁄fig
(
uöt32_t
 
SYSCFG_ETH_MedüI¡îÁ˚
);

212 
SYSCFG_Com≥nßti⁄CñlCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

213 
FœgSètus
 
SYSCFG_GëCom≥nßti⁄CñlSètus
();

214 #i‡
deföed
(
STM32F410xx
)

215 
SYSCFG_BªakC⁄fig
(
uöt32_t
 
SYSCFG_Bªak
);

217 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST62C1~1.H

30 #i‚de‡
__STM32F4xx_CRYP_H


31 
	#__STM32F4xx_CRYP_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
CRYP_AlgoDú
;

57 
uöt32_t
 
CRYP_AlgoMode
;

60 
uöt32_t
 
CRYP_D©aTy≥
;

62 
uöt32_t
 
CRYP_KeySize
;

65 }
	tCRYP_InôTy≥Def
;

72 
uöt32_t
 
CRYP_Key0Le·
;

73 
uöt32_t
 
CRYP_Key0Right
;

74 
uöt32_t
 
CRYP_Key1Le·
;

75 
uöt32_t
 
CRYP_Key1Right
;

76 
uöt32_t
 
CRYP_Key2Le·
;

77 
uöt32_t
 
CRYP_Key2Right
;

78 
uöt32_t
 
CRYP_Key3Le·
;

79 
uöt32_t
 
CRYP_Key3Right
;

80 }
	tCRYP_KeyInôTy≥Def
;

86 
uöt32_t
 
CRYP_IV0Le·
;

87 
uöt32_t
 
CRYP_IV0Right
;

88 
uöt32_t
 
CRYP_IV1Le·
;

89 
uöt32_t
 
CRYP_IV1Right
;

90 }
	tCRYP_IVInôTy≥Def
;

98 
uöt32_t
 
CR_CuºítC⁄fig
;

100 
uöt32_t
 
CRYP_IV0LR
;

101 
uöt32_t
 
CRYP_IV0RR
;

102 
uöt32_t
 
CRYP_IV1LR
;

103 
uöt32_t
 
CRYP_IV1RR
;

105 
uöt32_t
 
CRYP_K0LR
;

106 
uöt32_t
 
CRYP_K0RR
;

107 
uöt32_t
 
CRYP_K1LR
;

108 
uöt32_t
 
CRYP_K1RR
;

109 
uöt32_t
 
CRYP_K2LR
;

110 
uöt32_t
 
CRYP_K2RR
;

111 
uöt32_t
 
CRYP_K3LR
;

112 
uöt32_t
 
CRYP_K3RR
;

113 
uöt32_t
 
CRYP_CSGCMCCMR
[8];

114 
uöt32_t
 
CRYP_CSGCMR
[8];

115 }
	tCRYP_C⁄ãxt
;

127 
	#CRYP_AlgoDú_En¸y±
 ((
uöt16_t
)0x0000)

	)

128 
	#CRYP_AlgoDú_De¸y±
 ((
uöt16_t
)0x0004)

	)

129 
	#IS_CRYP_ALGODIR
(
ALGODIR
Ë(((ALGODIRË=
CRYP_AlgoDú_En¸y±
) || \

130 ((
ALGODIR
Ë=
CRYP_AlgoDú_De¸y±
))

	)

141 
	#CRYP_AlgoMode_TDES_ECB
 ((
uöt32_t
)0x00000000)

	)

142 
	#CRYP_AlgoMode_TDES_CBC
 ((
uöt32_t
)0x00000008)

	)

145 
	#CRYP_AlgoMode_DES_ECB
 ((
uöt32_t
)0x00000010)

	)

146 
	#CRYP_AlgoMode_DES_CBC
 ((
uöt32_t
)0x00000018)

	)

149 
	#CRYP_AlgoMode_AES_ECB
 ((
uöt32_t
)0x00000020)

	)

150 
	#CRYP_AlgoMode_AES_CBC
 ((
uöt32_t
)0x00000028)

	)

151 
	#CRYP_AlgoMode_AES_CTR
 ((
uöt32_t
)0x00000030)

	)

152 
	#CRYP_AlgoMode_AES_Key
 ((
uöt32_t
)0x00000038)

	)

153 
	#CRYP_AlgoMode_AES_GCM
 ((
uöt32_t
)0x00080000)

	)

154 
	#CRYP_AlgoMode_AES_CCM
 ((
uöt32_t
)0x00080008)

	)

156 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
Ë(((ALGOMODEË=
CRYP_AlgoMode_TDES_ECB
) || \

157 ((
ALGOMODE
Ë=
CRYP_AlgoMode_TDES_CBC
)|| \

158 ((
ALGOMODE
Ë=
CRYP_AlgoMode_DES_ECB
) || \

159 ((
ALGOMODE
Ë=
CRYP_AlgoMode_DES_CBC
) || \

160 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_ECB
) || \

161 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_CBC
) || \

162 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_CTR
) || \

163 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_Key
) || \

164 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_GCM
) || \

165 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_CCM
))

	)

175 
	#CRYP_Pha£_Inô
 ((
uöt32_t
)0x00000000)

	)

176 
	#CRYP_Pha£_Hódî
 
CRYP_CR_GCM_CCMPH_0


	)

177 
	#CRYP_Pha£_Paylﬂd
 
CRYP_CR_GCM_CCMPH_1


	)

178 
	#CRYP_Pha£_FöÆ
 
CRYP_CR_GCM_CCMPH


	)

180 
	#IS_CRYP_PHASE
(
PHASE
Ë(((PHASEË=
CRYP_Pha£_Inô
) || \

181 ((
PHASE
Ë=
CRYP_Pha£_Hódî
) || \

182 ((
PHASE
Ë=
CRYP_Pha£_Paylﬂd
) || \

183 ((
PHASE
Ë=
CRYP_Pha£_FöÆ
))

	)

192 
	#CRYP_D©aTy≥_32b
 ((
uöt16_t
)0x0000)

	)

193 
	#CRYP_D©aTy≥_16b
 ((
uöt16_t
)0x0040)

	)

194 
	#CRYP_D©aTy≥_8b
 ((
uöt16_t
)0x0080)

	)

195 
	#CRYP_D©aTy≥_1b
 ((
uöt16_t
)0x00C0)

	)

196 
	#IS_CRYP_DATATYPE
(
DATATYPE
Ë(((DATATYPEË=
CRYP_D©aTy≥_32b
) || \

197 ((
DATATYPE
Ë=
CRYP_D©aTy≥_16b
)|| \

198 ((
DATATYPE
Ë=
CRYP_D©aTy≥_8b
)|| \

199 ((
DATATYPE
Ë=
CRYP_D©aTy≥_1b
))

	)

207 
	#CRYP_KeySize_128b
 ((
uöt16_t
)0x0000)

	)

208 
	#CRYP_KeySize_192b
 ((
uöt16_t
)0x0100)

	)

209 
	#CRYP_KeySize_256b
 ((
uöt16_t
)0x0200)

	)

210 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
Ë(((KEYSIZEË=
CRYP_KeySize_128b
)|| \

211 ((
KEYSIZE
Ë=
CRYP_KeySize_192b
)|| \

212 ((
KEYSIZE
Ë=
CRYP_KeySize_256b
))

	)

220 
	#CRYP_FLAG_BUSY
 ((
uöt8_t
)0x10Ë

	)

224 
	#CRYP_FLAG_IFEM
 ((
uöt8_t
)0x01Ë

	)

225 
	#CRYP_FLAG_IFNF
 ((
uöt8_t
)0x02Ë

	)

226 
	#CRYP_FLAG_INRIS
 ((
uöt8_t
)0x22Ë

	)

227 
	#CRYP_FLAG_OFNE
 ((
uöt8_t
)0x04Ë

	)

229 
	#CRYP_FLAG_OFFU
 ((
uöt8_t
)0x08Ë

	)

230 
	#CRYP_FLAG_OUTRIS
 ((
uöt8_t
)0x21Ë

	)

233 
	#IS_CRYP_GET_FLAG
(
FLAG
Ë(((FLAGË=
CRYP_FLAG_IFEM
) || \

234 ((
FLAG
Ë=
CRYP_FLAG_IFNF
) || \

235 ((
FLAG
Ë=
CRYP_FLAG_OFNE
) || \

236 ((
FLAG
Ë=
CRYP_FLAG_OFFU
) || \

237 ((
FLAG
Ë=
CRYP_FLAG_BUSY
) || \

238 ((
FLAG
Ë=
CRYP_FLAG_OUTRIS
)|| \

239 ((
FLAG
Ë=
CRYP_FLAG_INRIS
))

	)

247 
	#CRYP_IT_INI
 ((
uöt8_t
)0x01Ë

	)

248 
	#CRYP_IT_OUTI
 ((
uöt8_t
)0x02Ë

	)

249 
	#IS_CRYP_CONFIG_IT
(
IT
Ë((((ITË& (
uöt8_t
)0xFCË=0x00Ë&& ((ITË!0x00))

	)

250 
	#IS_CRYP_GET_IT
(
IT
Ë(((ITË=
CRYP_IT_INI
Ë|| ((ITË=
CRYP_IT_OUTI
))

	)

259 
	#MODE_ENCRYPT
 ((
uöt8_t
)0x01)

	)

260 
	#MODE_DECRYPT
 ((
uöt8_t
)0x00)

	)

269 
	#CRYP_DMAReq_D©aIN
 ((
uöt8_t
)0x01)

	)

270 
	#CRYP_DMAReq_D©aOUT
 ((
uöt8_t
)0x02)

	)

271 
	#IS_CRYP_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt8_t
)0xFCË=0x00Ë&& ((DMAREQË!0x00))

	)

284 
CRYP_DeInô
();

287 
CRYP_Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
);

288 
CRYP_Såu˘Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
);

289 
CRYP_KeyInô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
);

290 
CRYP_KeySåu˘Inô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
);

291 
CRYP_IVInô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
);

292 
CRYP_IVSåu˘Inô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
);

293 
CRYP_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

294 
CRYP_Pha£C⁄fig
(
uöt32_t
 
CRYP_Pha£
);

295 
CRYP_FIFOFlush
();

297 
CRYP_D©aIn
(
uöt32_t
 
D©a
);

298 
uöt32_t
 
CRYP_D©aOut
();

301 
Eº‹Sètus
 
CRYP_SaveC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtSave
,

302 
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
);

303 
CRYP_Re°‹eC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtRe°‹e
);

306 
CRYP_DMACmd
(
uöt8_t
 
CRYP_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

309 
CRYP_ITC⁄fig
(
uöt8_t
 
CRYP_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

310 
ITSètus
 
CRYP_GëITSètus
(
uöt8_t
 
CRYP_IT
);

311 
Fun˘i⁄ÆSèã
 
CRYP_GëCmdSètus
();

312 
FœgSètus
 
CRYP_GëFœgSètus
(
uöt8_t
 
CRYP_FLAG
);

315 
Eº‹Sètus
 
CRYP_AES_ECB
(
uöt8_t
 
Mode
,

316 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

317 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

318 
uöt8_t
 *
Ouçut
);

320 
Eº‹Sètus
 
CRYP_AES_CBC
(
uöt8_t
 
Mode
,

321 
uöt8_t
 
InôVe˘‹s
[16],

322 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

323 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

324 
uöt8_t
 *
Ouçut
);

326 
Eº‹Sètus
 
CRYP_AES_CTR
(
uöt8_t
 
Mode
,

327 
uöt8_t
 
InôVe˘‹s
[16],

328 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

329 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

330 
uöt8_t
 *
Ouçut
);

332 
Eº‹Sètus
 
CRYP_AES_GCM
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16],

333 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

334 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
ILígth
,

335 
uöt8_t
 *
Hódî
, 
uöt32_t
 
HLígth
,

336 
uöt8_t
 *
Ouçut
, uöt8_à*
AuthTAG
);

338 
Eº‹Sètus
 
CRYP_AES_CCM
(
uöt8_t
 
Mode
,

339 
uöt8_t
* 
N⁄˚
, 
uöt32_t
 
N⁄˚Size
,

340 
uöt8_t
* 
Key
, 
uöt16_t
 
Keysize
,

341 
uöt8_t
* 
I≈ut
, 
uöt32_t
 
ILígth
,

342 
uöt8_t
* 
Hódî
, 
uöt32_t
 
HLígth
, uöt8_à*
HBuf„r
,

343 
uöt8_t
* 
Ouçut
,

344 
uöt8_t
* 
AuthTAG
, 
uöt32_t
 
TAGSize
);

347 
Eº‹Sètus
 
CRYP_TDES_ECB
(
uöt8_t
 
Mode
,

348 
uöt8_t
 
Key
[24],

349 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

350 
uöt8_t
 *
Ouçut
);

352 
Eº‹Sètus
 
CRYP_TDES_CBC
(
uöt8_t
 
Mode
,

353 
uöt8_t
 
Key
[24],

354 
uöt8_t
 
InôVe˘‹s
[8],

355 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

356 
uöt8_t
 *
Ouçut
);

359 
Eº‹Sètus
 
CRYP_DES_ECB
(
uöt8_t
 
Mode
,

360 
uöt8_t
 
Key
[8],

361 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

362 
uöt8_t
 *
Ouçut
);

364 
Eº‹Sètus
 
CRYP_DES_CBC
(
uöt8_t
 
Mode
,

365 
uöt8_t
 
Key
[8],

366 
uöt8_t
 
InôVe˘‹s
[8],

367 
uöt8_t
 *
I≈ut
,
uöt32_t
 
IÀngth
,

368 
uöt8_t
 *
Ouçut
);

370 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST65D2~1.H

30 #i‚de‡
__STM32F4xx_SDIO_H


31 
	#__STM32F4xx_SDIO_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

52 
uöt32_t
 
SDIO_ClockEdge
;

55 
uöt32_t
 
SDIO_ClockBy∑ss
;

59 
uöt32_t
 
SDIO_ClockPowîSave
;

63 
uöt32_t
 
SDIO_BusWide
;

66 
uöt32_t
 
SDIO_H¨dw¨eFlowC⁄åﬁ
;

69 
uöt8_t
 
SDIO_ClockDiv
;

72 } 
	tSDIO_InôTy≥Def
;

76 
uöt32_t
 
SDIO_Argumít
;

81 
uöt32_t
 
SDIO_CmdIndex
;

83 
uöt32_t
 
SDIO_Re•⁄£
;

86 
uöt32_t
 
SDIO_Waô
;

89 
uöt32_t
 
SDIO_CPSM
;

92 } 
	tSDIO_CmdInôTy≥Def
;

96 
uöt32_t
 
SDIO_D©aTimeOut
;

98 
uöt32_t
 
SDIO_D©aLígth
;

100 
uöt32_t
 
SDIO_D©aBlockSize
;

103 
uöt32_t
 
SDIO_Tøns„rDú
;

107 
uöt32_t
 
SDIO_Tøns„rMode
;

110 
uöt32_t
 
SDIO_DPSM
;

113 } 
	tSDIO_D©aInôTy≥Def
;

126 
	#SDIO_ClockEdge_Risög
 ((
uöt32_t
)0x00000000)

	)

127 
	#SDIO_ClockEdge_FÆlög
 ((
uöt32_t
)0x00002000)

	)

128 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
Ë(((EDGEË=
SDIO_ClockEdge_Risög
) || \

129 ((
EDGE
Ë=
SDIO_ClockEdge_FÆlög
))

	)

138 
	#SDIO_ClockBy∑ss_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

139 
	#SDIO_ClockBy∑ss_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

140 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
Ë(((BYPASSË=
SDIO_ClockBy∑ss_DißbÀ
) || \

141 ((
BYPASS
Ë=
SDIO_ClockBy∑ss_E«bÀ
))

	)

150 
	#SDIO_ClockPowîSave_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

151 
	#SDIO_ClockPowîSave_E«bÀ
 ((
uöt32_t
)0x00000200)

	)

152 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
Ë(((SAVEË=
SDIO_ClockPowîSave_DißbÀ
) || \

153 ((
SAVE
Ë=
SDIO_ClockPowîSave_E«bÀ
))

	)

162 
	#SDIO_BusWide_1b
 ((
uöt32_t
)0x00000000)

	)

163 
	#SDIO_BusWide_4b
 ((
uöt32_t
)0x00000800)

	)

164 
	#SDIO_BusWide_8b
 ((
uöt32_t
)0x00001000)

	)

165 
	#IS_SDIO_BUS_WIDE
(
WIDE
Ë(((WIDEË=
SDIO_BusWide_1b
Ë|| ((WIDEË=
SDIO_BusWide_4b
) || \

166 ((
WIDE
Ë=
SDIO_BusWide_8b
))

	)

176 
	#SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

177 
	#SDIO_H¨dw¨eFlowC⁄åﬁ_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

178 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
Ë(((CONTROLË=
SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
) || \

179 ((
CONTROL
Ë=
SDIO_H¨dw¨eFlowC⁄åﬁ_E«bÀ
))

	)

188 
	#SDIO_PowîSèã_OFF
 ((
uöt32_t
)0x00000000)

	)

189 
	#SDIO_PowîSèã_ON
 ((
uöt32_t
)0x00000003)

	)

190 
	#IS_SDIO_POWER_STATE
(
STATE
Ë(((STATEË=
SDIO_PowîSèã_OFF
Ë|| ((STATEË=
SDIO_PowîSèã_ON
))

	)

200 
	#SDIO_IT_CCRCFAIL
 ((
uöt32_t
)0x00000001)

	)

201 
	#SDIO_IT_DCRCFAIL
 ((
uöt32_t
)0x00000002)

	)

202 
	#SDIO_IT_CTIMEOUT
 ((
uöt32_t
)0x00000004)

	)

203 
	#SDIO_IT_DTIMEOUT
 ((
uöt32_t
)0x00000008)

	)

204 
	#SDIO_IT_TXUNDERR
 ((
uöt32_t
)0x00000010)

	)

205 
	#SDIO_IT_RXOVERR
 ((
uöt32_t
)0x00000020)

	)

206 
	#SDIO_IT_CMDREND
 ((
uöt32_t
)0x00000040)

	)

207 
	#SDIO_IT_CMDSENT
 ((
uöt32_t
)0x00000080)

	)

208 
	#SDIO_IT_DATAEND
 ((
uöt32_t
)0x00000100)

	)

209 
	#SDIO_IT_STBITERR
 ((
uöt32_t
)0x00000200)

	)

210 
	#SDIO_IT_DBCKEND
 ((
uöt32_t
)0x00000400)

	)

211 
	#SDIO_IT_CMDACT
 ((
uöt32_t
)0x00000800)

	)

212 
	#SDIO_IT_TXACT
 ((
uöt32_t
)0x00001000)

	)

213 
	#SDIO_IT_RXACT
 ((
uöt32_t
)0x00002000)

	)

214 
	#SDIO_IT_TXFIFOHE
 ((
uöt32_t
)0x00004000)

	)

215 
	#SDIO_IT_RXFIFOHF
 ((
uöt32_t
)0x00008000)

	)

216 
	#SDIO_IT_TXFIFOF
 ((
uöt32_t
)0x00010000)

	)

217 
	#SDIO_IT_RXFIFOF
 ((
uöt32_t
)0x00020000)

	)

218 
	#SDIO_IT_TXFIFOE
 ((
uöt32_t
)0x00040000)

	)

219 
	#SDIO_IT_RXFIFOE
 ((
uöt32_t
)0x00080000)

	)

220 
	#SDIO_IT_TXDAVL
 ((
uöt32_t
)0x00100000)

	)

221 
	#SDIO_IT_RXDAVL
 ((
uöt32_t
)0x00200000)

	)

222 
	#SDIO_IT_SDIOIT
 ((
uöt32_t
)0x00400000)

	)

223 
	#SDIO_IT_CEATAEND
 ((
uöt32_t
)0x00800000)

	)

224 
	#IS_SDIO_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFF000000Ë=0x00Ë&& ((ITË!(uöt32_t)0x00))

	)

233 
	#IS_SDIO_CMD_INDEX
(
INDEX
Ë((INDEXË< 0x40)

	)

242 
	#SDIO_Re•⁄£_No
 ((
uöt32_t
)0x00000000)

	)

243 
	#SDIO_Re•⁄£_Sh‹t
 ((
uöt32_t
)0x00000040)

	)

244 
	#SDIO_Re•⁄£_L⁄g
 ((
uöt32_t
)0x000000C0)

	)

245 
	#IS_SDIO_RESPONSE
(
RESPONSE
Ë(((RESPONSEË=
SDIO_Re•⁄£_No
) || \

246 ((
RESPONSE
Ë=
SDIO_Re•⁄£_Sh‹t
) || \

247 ((
RESPONSE
Ë=
SDIO_Re•⁄£_L⁄g
))

	)

256 
	#SDIO_Waô_No
 ((
uöt32_t
)0x00000000Ë

	)

257 
	#SDIO_Waô_IT
 ((
uöt32_t
)0x00000100Ë

	)

258 
	#SDIO_Waô_Píd
 ((
uöt32_t
)0x00000200Ë

	)

259 
	#IS_SDIO_WAIT
(
WAIT
Ë(((WAITË=
SDIO_Waô_No
Ë|| ((WAITË=
SDIO_Waô_IT
) || \

260 ((
WAIT
Ë=
SDIO_Waô_Píd
))

	)

269 
	#SDIO_CPSM_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

270 
	#SDIO_CPSM_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

271 
	#IS_SDIO_CPSM
(
CPSM
Ë(((CPSMË=
SDIO_CPSM_E«bÀ
Ë|| ((CPSMË=
SDIO_CPSM_DißbÀ
))

	)

280 
	#SDIO_RESP1
 ((
uöt32_t
)0x00000000)

	)

281 
	#SDIO_RESP2
 ((
uöt32_t
)0x00000004)

	)

282 
	#SDIO_RESP3
 ((
uöt32_t
)0x00000008)

	)

283 
	#SDIO_RESP4
 ((
uöt32_t
)0x0000000C)

	)

284 
	#IS_SDIO_RESP
(
RESP
Ë(((RESPË=
SDIO_RESP1
Ë|| ((RESPË=
SDIO_RESP2
) || \

285 ((
RESP
Ë=
SDIO_RESP3
Ë|| ((RESPË=
SDIO_RESP4
))

	)

294 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
Ë((LENGTHË<0x01FFFFFF)

	)

303 
	#SDIO_D©aBlockSize_1b
 ((
uöt32_t
)0x00000000)

	)

304 
	#SDIO_D©aBlockSize_2b
 ((
uöt32_t
)0x00000010)

	)

305 
	#SDIO_D©aBlockSize_4b
 ((
uöt32_t
)0x00000020)

	)

306 
	#SDIO_D©aBlockSize_8b
 ((
uöt32_t
)0x00000030)

	)

307 
	#SDIO_D©aBlockSize_16b
 ((
uöt32_t
)0x00000040)

	)

308 
	#SDIO_D©aBlockSize_32b
 ((
uöt32_t
)0x00000050)

	)

309 
	#SDIO_D©aBlockSize_64b
 ((
uöt32_t
)0x00000060)

	)

310 
	#SDIO_D©aBlockSize_128b
 ((
uöt32_t
)0x00000070)

	)

311 
	#SDIO_D©aBlockSize_256b
 ((
uöt32_t
)0x00000080)

	)

312 
	#SDIO_D©aBlockSize_512b
 ((
uöt32_t
)0x00000090)

	)

313 
	#SDIO_D©aBlockSize_1024b
 ((
uöt32_t
)0x000000A0)

	)

314 
	#SDIO_D©aBlockSize_2048b
 ((
uöt32_t
)0x000000B0)

	)

315 
	#SDIO_D©aBlockSize_4096b
 ((
uöt32_t
)0x000000C0)

	)

316 
	#SDIO_D©aBlockSize_8192b
 ((
uöt32_t
)0x000000D0)

	)

317 
	#SDIO_D©aBlockSize_16384b
 ((
uöt32_t
)0x000000E0)

	)

318 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
Ë(((SIZEË=
SDIO_D©aBlockSize_1b
) || \

319 ((
SIZE
Ë=
SDIO_D©aBlockSize_2b
) || \

320 ((
SIZE
Ë=
SDIO_D©aBlockSize_4b
) || \

321 ((
SIZE
Ë=
SDIO_D©aBlockSize_8b
) || \

322 ((
SIZE
Ë=
SDIO_D©aBlockSize_16b
) || \

323 ((
SIZE
Ë=
SDIO_D©aBlockSize_32b
) || \

324 ((
SIZE
Ë=
SDIO_D©aBlockSize_64b
) || \

325 ((
SIZE
Ë=
SDIO_D©aBlockSize_128b
) || \

326 ((
SIZE
Ë=
SDIO_D©aBlockSize_256b
) || \

327 ((
SIZE
Ë=
SDIO_D©aBlockSize_512b
) || \

328 ((
SIZE
Ë=
SDIO_D©aBlockSize_1024b
) || \

329 ((
SIZE
Ë=
SDIO_D©aBlockSize_2048b
) || \

330 ((
SIZE
Ë=
SDIO_D©aBlockSize_4096b
) || \

331 ((
SIZE
Ë=
SDIO_D©aBlockSize_8192b
) || \

332 ((
SIZE
Ë=
SDIO_D©aBlockSize_16384b
))

	)

341 
	#SDIO_Tøns„rDú_ToC¨d
 ((
uöt32_t
)0x00000000)

	)

342 
	#SDIO_Tøns„rDú_ToSDIO
 ((
uöt32_t
)0x00000002)

	)

343 
	#IS_SDIO_TRANSFER_DIR
(
DIR
Ë(((DIRË=
SDIO_Tøns„rDú_ToC¨d
) || \

344 ((
DIR
Ë=
SDIO_Tøns„rDú_ToSDIO
))

	)

353 
	#SDIO_Tøns„rMode_Block
 ((
uöt32_t
)0x00000000)

	)

354 
	#SDIO_Tøns„rMode_Såóm
 ((
uöt32_t
)0x00000004)

	)

355 
	#IS_SDIO_TRANSFER_MODE
(
MODE
Ë(((MODEË=
SDIO_Tøns„rMode_Såóm
) || \

356 ((
MODE
Ë=
SDIO_Tøns„rMode_Block
))

	)

365 
	#SDIO_DPSM_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

366 
	#SDIO_DPSM_E«bÀ
 ((
uöt32_t
)0x00000001)

	)

367 
	#IS_SDIO_DPSM
(
DPSM
Ë(((DPSMË=
SDIO_DPSM_E«bÀ
Ë|| ((DPSMË=
SDIO_DPSM_DißbÀ
))

	)

376 
	#SDIO_FLAG_CCRCFAIL
 ((
uöt32_t
)0x00000001)

	)

377 
	#SDIO_FLAG_DCRCFAIL
 ((
uöt32_t
)0x00000002)

	)

378 
	#SDIO_FLAG_CTIMEOUT
 ((
uöt32_t
)0x00000004)

	)

379 
	#SDIO_FLAG_DTIMEOUT
 ((
uöt32_t
)0x00000008)

	)

380 
	#SDIO_FLAG_TXUNDERR
 ((
uöt32_t
)0x00000010)

	)

381 
	#SDIO_FLAG_RXOVERR
 ((
uöt32_t
)0x00000020)

	)

382 
	#SDIO_FLAG_CMDREND
 ((
uöt32_t
)0x00000040)

	)

383 
	#SDIO_FLAG_CMDSENT
 ((
uöt32_t
)0x00000080)

	)

384 
	#SDIO_FLAG_DATAEND
 ((
uöt32_t
)0x00000100)

	)

385 
	#SDIO_FLAG_STBITERR
 ((
uöt32_t
)0x00000200)

	)

386 
	#SDIO_FLAG_DBCKEND
 ((
uöt32_t
)0x00000400)

	)

387 
	#SDIO_FLAG_CMDACT
 ((
uöt32_t
)0x00000800)

	)

388 
	#SDIO_FLAG_TXACT
 ((
uöt32_t
)0x00001000)

	)

389 
	#SDIO_FLAG_RXACT
 ((
uöt32_t
)0x00002000)

	)

390 
	#SDIO_FLAG_TXFIFOHE
 ((
uöt32_t
)0x00004000)

	)

391 
	#SDIO_FLAG_RXFIFOHF
 ((
uöt32_t
)0x00008000)

	)

392 
	#SDIO_FLAG_TXFIFOF
 ((
uöt32_t
)0x00010000)

	)

393 
	#SDIO_FLAG_RXFIFOF
 ((
uöt32_t
)0x00020000)

	)

394 
	#SDIO_FLAG_TXFIFOE
 ((
uöt32_t
)0x00040000)

	)

395 
	#SDIO_FLAG_RXFIFOE
 ((
uöt32_t
)0x00080000)

	)

396 
	#SDIO_FLAG_TXDAVL
 ((
uöt32_t
)0x00100000)

	)

397 
	#SDIO_FLAG_RXDAVL
 ((
uöt32_t
)0x00200000)

	)

398 
	#SDIO_FLAG_SDIOIT
 ((
uöt32_t
)0x00400000)

	)

399 
	#SDIO_FLAG_CEATAEND
 ((
uöt32_t
)0x00800000)

	)

400 
	#IS_SDIO_FLAG
(
FLAG
Ë(((FLAGË=
SDIO_FLAG_CCRCFAIL
) || \

401 ((
FLAG
Ë=
SDIO_FLAG_DCRCFAIL
) || \

402 ((
FLAG
Ë=
SDIO_FLAG_CTIMEOUT
) || \

403 ((
FLAG
Ë=
SDIO_FLAG_DTIMEOUT
) || \

404 ((
FLAG
Ë=
SDIO_FLAG_TXUNDERR
) || \

405 ((
FLAG
Ë=
SDIO_FLAG_RXOVERR
) || \

406 ((
FLAG
Ë=
SDIO_FLAG_CMDREND
) || \

407 ((
FLAG
Ë=
SDIO_FLAG_CMDSENT
) || \

408 ((
FLAG
Ë=
SDIO_FLAG_DATAEND
) || \

409 ((
FLAG
Ë=
SDIO_FLAG_STBITERR
) || \

410 ((
FLAG
Ë=
SDIO_FLAG_DBCKEND
) || \

411 ((
FLAG
Ë=
SDIO_FLAG_CMDACT
) || \

412 ((
FLAG
Ë=
SDIO_FLAG_TXACT
) || \

413 ((
FLAG
Ë=
SDIO_FLAG_RXACT
) || \

414 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOHE
) || \

415 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOHF
) || \

416 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOF
) || \

417 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOF
) || \

418 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOE
) || \

419 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOE
) || \

420 ((
FLAG
Ë=
SDIO_FLAG_TXDAVL
) || \

421 ((
FLAG
Ë=
SDIO_FLAG_RXDAVL
) || \

422 ((
FLAG
Ë=
SDIO_FLAG_SDIOIT
) || \

423 ((
FLAG
Ë=
SDIO_FLAG_CEATAEND
))

	)

425 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFF3FF800Ë=0x00Ë&& ((FLAGË!(uöt32_t)0x00))

	)

427 
	#IS_SDIO_GET_IT
(
IT
Ë(((ITË=
SDIO_IT_CCRCFAIL
) || \

428 ((
IT
Ë=
SDIO_IT_DCRCFAIL
) || \

429 ((
IT
Ë=
SDIO_IT_CTIMEOUT
) || \

430 ((
IT
Ë=
SDIO_IT_DTIMEOUT
) || \

431 ((
IT
Ë=
SDIO_IT_TXUNDERR
) || \

432 ((
IT
Ë=
SDIO_IT_RXOVERR
) || \

433 ((
IT
Ë=
SDIO_IT_CMDREND
) || \

434 ((
IT
Ë=
SDIO_IT_CMDSENT
) || \

435 ((
IT
Ë=
SDIO_IT_DATAEND
) || \

436 ((
IT
Ë=
SDIO_IT_STBITERR
) || \

437 ((
IT
Ë=
SDIO_IT_DBCKEND
) || \

438 ((
IT
Ë=
SDIO_IT_CMDACT
) || \

439 ((
IT
Ë=
SDIO_IT_TXACT
) || \

440 ((
IT
Ë=
SDIO_IT_RXACT
) || \

441 ((
IT
Ë=
SDIO_IT_TXFIFOHE
) || \

442 ((
IT
Ë=
SDIO_IT_RXFIFOHF
) || \

443 ((
IT
Ë=
SDIO_IT_TXFIFOF
) || \

444 ((
IT
Ë=
SDIO_IT_RXFIFOF
) || \

445 ((
IT
Ë=
SDIO_IT_TXFIFOE
) || \

446 ((
IT
Ë=
SDIO_IT_RXFIFOE
) || \

447 ((
IT
Ë=
SDIO_IT_TXDAVL
) || \

448 ((
IT
Ë=
SDIO_IT_RXDAVL
) || \

449 ((
IT
Ë=
SDIO_IT_SDIOIT
) || \

450 ((
IT
Ë=
SDIO_IT_CEATAEND
))

	)

452 
	#IS_SDIO_CLEAR_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFF3FF800Ë=0x00Ë&& ((ITË!(uöt32_t)0x00))

	)

462 
	#SDIO_RódWaôMode_DATA2
 ((
uöt32_t
)0x00000000)

	)

463 
	#SDIO_RódWaôMode_CLK
 ((
uöt32_t
)0x00000001)

	)

464 
	#IS_SDIO_READWAIT_MODE
(
MODE
Ë(((MODEË=
SDIO_RódWaôMode_CLK
) || \

465 ((
MODE
Ë=
SDIO_RódWaôMode_DATA2
))

	)

477 
SDIO_DeInô
();

480 
SDIO_Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
);

481 
SDIO_Såu˘Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
);

482 
SDIO_ClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

483 
SDIO_SëPowîSèã
(
uöt32_t
 
SDIO_PowîSèã
);

484 
uöt32_t
 
SDIO_GëPowîSèã
();

487 
SDIO_SídComm™d
(
SDIO_CmdInôTy≥Def
 *
SDIO_CmdInôSåu˘
);

488 
SDIO_CmdSåu˘Inô
(
SDIO_CmdInôTy≥Def
* 
SDIO_CmdInôSåu˘
);

489 
uöt8_t
 
SDIO_GëComm™dRe•⁄£
();

490 
uöt32_t
 
SDIO_GëRe•⁄£
(uöt32_à
SDIO_RESP
);

493 
SDIO_D©aC⁄fig
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
);

494 
SDIO_D©aSåu˘Inô
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
);

495 
uöt32_t
 
SDIO_GëD©aCou¡î
();

496 
uöt32_t
 
SDIO_RódD©a
();

497 
SDIO_WrôeD©a
(
uöt32_t
 
D©a
);

498 
uöt32_t
 
SDIO_GëFIFOCou¡
();

501 
SDIO_SèπSDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

502 
SDIO_St›SDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

503 
SDIO_SëSDIORódWaôMode
(
uöt32_t
 
SDIO_RódWaôMode
);

504 
SDIO_SëSDIOO≥øti⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
);

505 
SDIO_SídSDIOSu•ídCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

508 
SDIO_Comm™dCom∂ëi⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

509 
SDIO_CEATAITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

510 
SDIO_SídCEATACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

513 
SDIO_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

516 
SDIO_ITC⁄fig
(
uöt32_t
 
SDIO_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

517 
FœgSètus
 
SDIO_GëFœgSètus
(
uöt32_t
 
SDIO_FLAG
);

518 
SDIO_CÀ¨Fœg
(
uöt32_t
 
SDIO_FLAG
);

519 
ITSètus
 
SDIO_GëITSètus
(
uöt32_t
 
SDIO_IT
);

520 
SDIO_CÀ¨ITPídögBô
(
uöt32_t
 
SDIO_IT
);

522 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST6762~1.H

30 #i‚de‡
__STM32F4xx_I2C_H


31 
	#__STM32F4xx_I2C_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
I2C_ClockS≥ed
;

59 
uöt16_t
 
I2C_Mode
;

62 
uöt16_t
 
I2C_DutyCy˛e
;

65 
uöt16_t
 
I2C_OwnAddªss1
;

68 
uöt16_t
 
I2C_Ack
;

71 
uöt16_t
 
I2C_AcknowÀdgedAddªss
;

73 }
	tI2C_InôTy≥Def
;

81 
	#IS_I2C_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
I2C1
) || \

82 ((
PERIPH
Ë=
I2C2
) || \

83 ((
PERIPH
Ë=
I2C3
))

	)

88 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
Ë((FILTERË<0x0000000F)

	)

98 
	#I2C_Mode_I2C
 ((
uöt16_t
)0x0000)

	)

99 
	#I2C_Mode_SMBusDevi˚
 ((
uöt16_t
)0x0002)

	)

100 
	#I2C_Mode_SMBusHo°
 ((
uöt16_t
)0x000A)

	)

101 
	#IS_I2C_MODE
(
MODE
Ë(((MODEË=
I2C_Mode_I2C
) || \

102 ((
MODE
Ë=
I2C_Mode_SMBusDevi˚
) || \

103 ((
MODE
Ë=
I2C_Mode_SMBusHo°
))

	)

112 
	#I2C_DutyCy˛e_16_9
 ((
uöt16_t
)0x4000Ë

	)

113 
	#I2C_DutyCy˛e_2
 ((
uöt16_t
)0xBFFFË

	)

114 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
Ë(((CYCLEË=
I2C_DutyCy˛e_16_9
) || \

115 ((
CYCLE
Ë=
I2C_DutyCy˛e_2
))

	)

124 
	#I2C_Ack_E«bÀ
 ((
uöt16_t
)0x0400)

	)

125 
	#I2C_Ack_DißbÀ
 ((
uöt16_t
)0x0000)

	)

126 
	#IS_I2C_ACK_STATE
(
STATE
Ë(((STATEË=
I2C_Ack_E«bÀ
) || \

127 ((
STATE
Ë=
I2C_Ack_DißbÀ
))

	)

136 
	#I2C_Dúe˘i⁄_Tønsmôãr
 ((
uöt8_t
)0x00)

	)

137 
	#I2C_Dúe˘i⁄_Re˚ivî
 ((
uöt8_t
)0x01)

	)

138 
	#IS_I2C_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
I2C_Dúe˘i⁄_Tønsmôãr
) || \

139 ((
DIRECTION
Ë=
I2C_Dúe˘i⁄_Re˚ivî
))

	)

148 
	#I2C_AcknowÀdgedAddªss_7bô
 ((
uöt16_t
)0x4000)

	)

149 
	#I2C_AcknowÀdgedAddªss_10bô
 ((
uöt16_t
)0xC000)

	)

150 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
Ë(((ADDRESSË=
I2C_AcknowÀdgedAddªss_7bô
) || \

151 ((
ADDRESS
Ë=
I2C_AcknowÀdgedAddªss_10bô
))

	)

160 
	#I2C_Regi°î_CR1
 ((
uöt8_t
)0x00)

	)

161 
	#I2C_Regi°î_CR2
 ((
uöt8_t
)0x04)

	)

162 
	#I2C_Regi°î_OAR1
 ((
uöt8_t
)0x08)

	)

163 
	#I2C_Regi°î_OAR2
 ((
uöt8_t
)0x0C)

	)

164 
	#I2C_Regi°î_DR
 ((
uöt8_t
)0x10)

	)

165 
	#I2C_Regi°î_SR1
 ((
uöt8_t
)0x14)

	)

166 
	#I2C_Regi°î_SR2
 ((
uöt8_t
)0x18)

	)

167 
	#I2C_Regi°î_CCR
 ((
uöt8_t
)0x1C)

	)

168 
	#I2C_Regi°î_TRISE
 ((
uöt8_t
)0x20)

	)

169 
	#IS_I2C_REGISTER
(
REGISTER
Ë(((REGISTERË=
I2C_Regi°î_CR1
) || \

170 ((
REGISTER
Ë=
I2C_Regi°î_CR2
) || \

171 ((
REGISTER
Ë=
I2C_Regi°î_OAR1
) || \

172 ((
REGISTER
Ë=
I2C_Regi°î_OAR2
) || \

173 ((
REGISTER
Ë=
I2C_Regi°î_DR
) || \

174 ((
REGISTER
Ë=
I2C_Regi°î_SR1
) || \

175 ((
REGISTER
Ë=
I2C_Regi°î_SR2
) || \

176 ((
REGISTER
Ë=
I2C_Regi°î_CCR
) || \

177 ((
REGISTER
Ë=
I2C_Regi°î_TRISE
))

	)

186 
	#I2C_NACKPosôi⁄_Next
 ((
uöt16_t
)0x0800)

	)

187 
	#I2C_NACKPosôi⁄_Cuºít
 ((
uöt16_t
)0xF7FF)

	)

188 
	#IS_I2C_NACK_POSITION
(
POSITION
Ë(((POSITIONË=
I2C_NACKPosôi⁄_Next
) || \

189 ((
POSITION
Ë=
I2C_NACKPosôi⁄_Cuºít
))

	)

198 
	#I2C_SMBusAÀπ_Low
 ((
uöt16_t
)0x2000)

	)

199 
	#I2C_SMBusAÀπ_High
 ((
uöt16_t
)0xDFFF)

	)

200 
	#IS_I2C_SMBUS_ALERT
(
ALERT
Ë(((ALERTË=
I2C_SMBusAÀπ_Low
) || \

201 ((
ALERT
Ë=
I2C_SMBusAÀπ_High
))

	)

210 
	#I2C_PECPosôi⁄_Next
 ((
uöt16_t
)0x0800)

	)

211 
	#I2C_PECPosôi⁄_Cuºít
 ((
uöt16_t
)0xF7FF)

	)

212 
	#IS_I2C_PEC_POSITION
(
POSITION
Ë(((POSITIONË=
I2C_PECPosôi⁄_Next
) || \

213 ((
POSITION
Ë=
I2C_PECPosôi⁄_Cuºít
))

	)

222 
	#I2C_IT_BUF
 ((
uöt16_t
)0x0400)

	)

223 
	#I2C_IT_EVT
 ((
uöt16_t
)0x0200)

	)

224 
	#I2C_IT_ERR
 ((
uöt16_t
)0x0100)

	)

225 
	#IS_I2C_CONFIG_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xF8FFË=0x00Ë&& ((ITË!0x00))

	)

234 
	#I2C_IT_SMBALERT
 ((
uöt32_t
)0x01008000)

	)

235 
	#I2C_IT_TIMEOUT
 ((
uöt32_t
)0x01004000)

	)

236 
	#I2C_IT_PECERR
 ((
uöt32_t
)0x01001000)

	)

237 
	#I2C_IT_OVR
 ((
uöt32_t
)0x01000800)

	)

238 
	#I2C_IT_AF
 ((
uöt32_t
)0x01000400)

	)

239 
	#I2C_IT_ARLO
 ((
uöt32_t
)0x01000200)

	)

240 
	#I2C_IT_BERR
 ((
uöt32_t
)0x01000100)

	)

241 
	#I2C_IT_TXE
 ((
uöt32_t
)0x06000080)

	)

242 
	#I2C_IT_RXNE
 ((
uöt32_t
)0x06000040)

	)

243 
	#I2C_IT_STOPF
 ((
uöt32_t
)0x02000010)

	)

244 
	#I2C_IT_ADD10
 ((
uöt32_t
)0x02000008)

	)

245 
	#I2C_IT_BTF
 ((
uöt32_t
)0x02000004)

	)

246 
	#I2C_IT_ADDR
 ((
uöt32_t
)0x02000002)

	)

247 
	#I2C_IT_SB
 ((
uöt32_t
)0x02000001)

	)

249 
	#IS_I2C_CLEAR_IT
(
IT
Ë((((ITË& (
uöt16_t
)0x20FFË=0x00Ë&& ((ITË!(uöt16_t)0x00))

	)

251 
	#IS_I2C_GET_IT
(
IT
Ë(((ITË=
I2C_IT_SMBALERT
Ë|| ((ITË=
I2C_IT_TIMEOUT
) || \

252 ((
IT
Ë=
I2C_IT_PECERR
Ë|| ((ITË=
I2C_IT_OVR
) || \

253 ((
IT
Ë=
I2C_IT_AF
Ë|| ((ITË=
I2C_IT_ARLO
) || \

254 ((
IT
Ë=
I2C_IT_BERR
Ë|| ((ITË=
I2C_IT_TXE
) || \

255 ((
IT
Ë=
I2C_IT_RXNE
Ë|| ((ITË=
I2C_IT_STOPF
) || \

256 ((
IT
Ë=
I2C_IT_ADD10
Ë|| ((ITË=
I2C_IT_BTF
) || \

257 ((
IT
Ë=
I2C_IT_ADDR
Ë|| ((ITË=
I2C_IT_SB
))

	)

270 
	#I2C_FLAG_DUALF
 ((
uöt32_t
)0x00800000)

	)

271 
	#I2C_FLAG_SMBHOST
 ((
uöt32_t
)0x00400000)

	)

272 
	#I2C_FLAG_SMBDEFAULT
 ((
uöt32_t
)0x00200000)

	)

273 
	#I2C_FLAG_GENCALL
 ((
uöt32_t
)0x00100000)

	)

274 
	#I2C_FLAG_TRA
 ((
uöt32_t
)0x00040000)

	)

275 
	#I2C_FLAG_BUSY
 ((
uöt32_t
)0x00020000)

	)

276 
	#I2C_FLAG_MSL
 ((
uöt32_t
)0x00010000)

	)

282 
	#I2C_FLAG_SMBALERT
 ((
uöt32_t
)0x10008000)

	)

283 
	#I2C_FLAG_TIMEOUT
 ((
uöt32_t
)0x10004000)

	)

284 
	#I2C_FLAG_PECERR
 ((
uöt32_t
)0x10001000)

	)

285 
	#I2C_FLAG_OVR
 ((
uöt32_t
)0x10000800)

	)

286 
	#I2C_FLAG_AF
 ((
uöt32_t
)0x10000400)

	)

287 
	#I2C_FLAG_ARLO
 ((
uöt32_t
)0x10000200)

	)

288 
	#I2C_FLAG_BERR
 ((
uöt32_t
)0x10000100)

	)

289 
	#I2C_FLAG_TXE
 ((
uöt32_t
)0x10000080)

	)

290 
	#I2C_FLAG_RXNE
 ((
uöt32_t
)0x10000040)

	)

291 
	#I2C_FLAG_STOPF
 ((
uöt32_t
)0x10000010)

	)

292 
	#I2C_FLAG_ADD10
 ((
uöt32_t
)0x10000008)

	)

293 
	#I2C_FLAG_BTF
 ((
uöt32_t
)0x10000004)

	)

294 
	#I2C_FLAG_ADDR
 ((
uöt32_t
)0x10000002)

	)

295 
	#I2C_FLAG_SB
 ((
uöt32_t
)0x10000001)

	)

297 
	#IS_I2C_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0x20FFË=0x00Ë&& ((FLAGË!(uöt16_t)0x00))

	)

299 
	#IS_I2C_GET_FLAG
(
FLAG
Ë(((FLAGË=
I2C_FLAG_DUALF
Ë|| ((FLAGË=
I2C_FLAG_SMBHOST
) || \

300 ((
FLAG
Ë=
I2C_FLAG_SMBDEFAULT
Ë|| ((FLAGË=
I2C_FLAG_GENCALL
) || \

301 ((
FLAG
Ë=
I2C_FLAG_TRA
Ë|| ((FLAGË=
I2C_FLAG_BUSY
) || \

302 ((
FLAG
Ë=
I2C_FLAG_MSL
Ë|| ((FLAGË=
I2C_FLAG_SMBALERT
) || \

303 ((
FLAG
Ë=
I2C_FLAG_TIMEOUT
Ë|| ((FLAGË=
I2C_FLAG_PECERR
) || \

304 ((
FLAG
Ë=
I2C_FLAG_OVR
Ë|| ((FLAGË=
I2C_FLAG_AF
) || \

305 ((
FLAG
Ë=
I2C_FLAG_ARLO
Ë|| ((FLAGË=
I2C_FLAG_BERR
) || \

306 ((
FLAG
Ë=
I2C_FLAG_TXE
Ë|| ((FLAGË=
I2C_FLAG_RXNE
) || \

307 ((
FLAG
Ë=
I2C_FLAG_STOPF
Ë|| ((FLAGË=
I2C_FLAG_ADD10
) || \

308 ((
FLAG
Ë=
I2C_FLAG_BTF
Ë|| ((FLAGË=
I2C_FLAG_ADDR
) || \

309 ((
FLAG
Ë=
I2C_FLAG_SB
))

	)

333 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
uöt32_t
)0x00030001Ë

	)

361 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
uöt32_t
)0x00070082Ë

	)

362 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
uöt32_t
)0x00030002Ë

	)

364 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
uöt32_t
)0x00030008Ë

	)

397 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
uöt32_t
)0x00030040Ë

	)

401 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
uöt32_t
)0x00070080Ë

	)

403 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
uöt32_t
)0x00070084Ë

	)

440 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
uöt32_t
)0x00020002Ë

	)

441 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
uöt32_t
)0x00060082Ë

	)

444 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
uöt32_t
)0x00820000Ë

	)

445 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
uöt32_t
)0x00860080Ë

	)

448 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
uöt32_t
)0x00120000Ë

	)

479 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
uöt32_t
)0x00020040Ë

	)

481 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
uöt32_t
)0x00000010Ë

	)

485 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
uöt32_t
)0x00060084Ë

	)

486 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
uöt32_t
)0x00060080Ë

	)

488 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
uöt32_t
)0x00000400Ë

	)

496 
	#IS_I2C_EVENT
(
EVENT
Ë(((EVENTË=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

497 ((
EVENT
Ë=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

498 ((
EVENT
Ë=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

499 ((
EVENT
Ë=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

500 ((
EVENT
Ë=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

501 ((
EVENT
Ë=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

502 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

503 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

504 ((
EVENT
Ë=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

505 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

506 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

507 ((
EVENT
Ë=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

508 ((
EVENT
Ë=
I2C_EVENT_MASTER_MODE_SELECT
) || \

509 ((
EVENT
Ë=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

510 ((
EVENT
Ë=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

511 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

512 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

513 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

514 ((
EVENT
Ë=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

515 ((
EVENT
Ë=
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

524 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
Ë((ADDRESS1Ë<0x3FF)

	)

533 
	#IS_I2C_CLOCK_SPEED
(
SPEED
Ë(((SPEEDË>0x1Ë&& ((SPEEDË<400000))

	)

546 
I2C_DeInô
(
I2C_Ty≥Def
* 
I2Cx
);

549 
I2C_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
I2C_InôTy≥Def
* 
I2C_InôSåu˘
);

550 
I2C_Såu˘Inô
(
I2C_InôTy≥Def
* 
I2C_InôSåu˘
);

551 
I2C_Cmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

552 
I2C_DigôÆFûãrC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DigôÆFûãr
);

553 
I2C_A«logFûãrCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

554 
I2C_Gíî©eSTART
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

555 
I2C_Gíî©eSTOP
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

556 
I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
);

557 
I2C_AcknowÀdgeC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

558 
I2C_OwnAddªss2C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
);

559 
I2C_DuÆAddªssCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

560 
I2C_GíîÆCÆlCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

561 
I2C_So·w¨eRe£tCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

562 
I2C_SåëchClockCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

563 
I2C_Fa°ModeDutyCy˛eC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DutyCy˛e
);

564 
I2C_NACKPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_NACKPosôi⁄
);

565 
I2C_SMBusAÀπC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_SMBusAÀπ
);

566 
I2C_ARPCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

569 
I2C_SídD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
);

570 
uöt8_t
 
I2C_Re˚iveD©a
(
I2C_Ty≥Def
* 
I2Cx
);

573 
I2C_TønsmôPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

574 
I2C_PECPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_PECPosôi⁄
);

575 
I2C_CÆcuœãPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

576 
uöt8_t
 
I2C_GëPEC
(
I2C_Ty≥Def
* 
I2Cx
);

579 
I2C_DMACmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

580 
I2C_DMALa°Tøns„rCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

583 
uöt16_t
 
I2C_RódRegi°î
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
I2C_Regi°î
);

584 
I2C_ITC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

676 
Eº‹Sètus
 
I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
);

682 
uöt32_t
 
I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
);

688 
FœgSètus
 
I2C_GëFœgSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
);

691 
I2C_CÀ¨Fœg
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
);

692 
ITSètus
 
I2C_GëITSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
);

693 
I2C_CÀ¨ITPídögBô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
);

695 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST6CCC~1.H

30 #i‚de‡
__STM32F4xx_GPIO_H


31 
	#__STM32F4xx_GPIO_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
GPIOA
) || \

51 ((
PERIPH
Ë=
GPIOB
) || \

52 ((
PERIPH
Ë=
GPIOC
) || \

53 ((
PERIPH
Ë=
GPIOD
) || \

54 ((
PERIPH
Ë=
GPIOE
) || \

55 ((
PERIPH
Ë=
GPIOF
) || \

56 ((
PERIPH
Ë=
GPIOG
) || \

57 ((
PERIPH
Ë=
GPIOH
) || \

58 ((
PERIPH
Ë=
GPIOI
) || \

59 ((
PERIPH
Ë=
GPIOJ
) || \

60 ((
PERIPH
Ë=
GPIOK
))

	)

67 
GPIO_Mode_IN
 = 0x00,

68 
GPIO_Mode_OUT
 = 0x01,

69 
GPIO_Mode_AF
 = 0x02,

70 
GPIO_Mode_AN
 = 0x03

71 }
	tGPIOMode_Ty≥Def
;

72 
	#IS_GPIO_MODE
(
MODE
Ë(((MODEË=
GPIO_Mode_IN
Ë|| ((MODEË=
GPIO_Mode_OUT
) || \

73 ((
MODE
Ë=
GPIO_Mode_AF
)|| ((MODEË=
GPIO_Mode_AN
))

	)

80 
GPIO_OTy≥_PP
 = 0x00,

81 
GPIO_OTy≥_OD
 = 0x01

82 }
	tGPIOOTy≥_Ty≥Def
;

83 
	#IS_GPIO_OTYPE
(
OTYPE
Ë(((OTYPEË=
GPIO_OTy≥_PP
Ë|| ((OTYPEË=
GPIO_OTy≥_OD
))

	)

91 
GPIO_Low_S≥ed
 = 0x00,

92 
GPIO_Medium_S≥ed
 = 0x01,

93 
GPIO_Fa°_S≥ed
 = 0x02,

94 
GPIO_High_S≥ed
 = 0x03

95 }
	tGPIOS≥ed_Ty≥Def
;

98 
	#GPIO_S≥ed_2MHz
 
GPIO_Low_S≥ed


	)

99 
	#GPIO_S≥ed_25MHz
 
GPIO_Medium_S≥ed


	)

100 
	#GPIO_S≥ed_50MHz
 
GPIO_Fa°_S≥ed


	)

101 
	#GPIO_S≥ed_100MHz
 
GPIO_High_S≥ed


	)

103 
	#IS_GPIO_SPEED
(
SPEED
Ë(((SPEEDË=
GPIO_Low_S≥ed
Ë|| ((SPEEDË=
GPIO_Medium_S≥ed
) || \

104 ((
SPEED
Ë=
GPIO_Fa°_S≥ed
)|| ((SPEEDË=
GPIO_High_S≥ed
))

	)

111 
GPIO_PuPd_NOPULL
 = 0x00,

112 
GPIO_PuPd_UP
 = 0x01,

113 
GPIO_PuPd_DOWN
 = 0x02

114 }
	tGPIOPuPd_Ty≥Def
;

115 
	#IS_GPIO_PUPD
(
PUPD
Ë(((PUPDË=
GPIO_PuPd_NOPULL
Ë|| ((PUPDË=
GPIO_PuPd_UP
) || \

116 ((
PUPD
Ë=
GPIO_PuPd_DOWN
))

	)

123 
Bô_RESET
 = 0,

124 
Bô_SET


125 }
	tBôA˘i⁄
;

126 
	#IS_GPIO_BIT_ACTION
(
ACTION
Ë(((ACTIONË=
Bô_RESET
Ë|| ((ACTIONË=
Bô_SET
))

	)

134 
uöt32_t
 
GPIO_Pö
;

137 
GPIOMode_Ty≥Def
 
GPIO_Mode
;

140 
GPIOS≥ed_Ty≥Def
 
GPIO_S≥ed
;

143 
GPIOOTy≥_Ty≥Def
 
GPIO_OTy≥
;

146 
GPIOPuPd_Ty≥Def
 
GPIO_PuPd
;

148 }
	tGPIO_InôTy≥Def
;

159 
	#GPIO_Pö_0
 ((
uöt16_t
)0x0001Ë

	)

160 
	#GPIO_Pö_1
 ((
uöt16_t
)0x0002Ë

	)

161 
	#GPIO_Pö_2
 ((
uöt16_t
)0x0004Ë

	)

162 
	#GPIO_Pö_3
 ((
uöt16_t
)0x0008Ë

	)

163 
	#GPIO_Pö_4
 ((
uöt16_t
)0x0010Ë

	)

164 
	#GPIO_Pö_5
 ((
uöt16_t
)0x0020Ë

	)

165 
	#GPIO_Pö_6
 ((
uöt16_t
)0x0040Ë

	)

166 
	#GPIO_Pö_7
 ((
uöt16_t
)0x0080Ë

	)

167 
	#GPIO_Pö_8
 ((
uöt16_t
)0x0100Ë

	)

168 
	#GPIO_Pö_9
 ((
uöt16_t
)0x0200Ë

	)

169 
	#GPIO_Pö_10
 ((
uöt16_t
)0x0400Ë

	)

170 
	#GPIO_Pö_11
 ((
uöt16_t
)0x0800Ë

	)

171 
	#GPIO_Pö_12
 ((
uöt16_t
)0x1000Ë

	)

172 
	#GPIO_Pö_13
 ((
uöt16_t
)0x2000Ë

	)

173 
	#GPIO_Pö_14
 ((
uöt16_t
)0x4000Ë

	)

174 
	#GPIO_Pö_15
 ((
uöt16_t
)0x8000Ë

	)

175 
	#GPIO_Pö_AŒ
 ((
uöt16_t
)0xFFFFË

	)

177 
	#GPIO_PIN_MASK
 ((
uöt32_t
)0x0000FFFFË

	)

178 
	#IS_GPIO_PIN
(
PIN
Ë(((PINË& 
GPIO_PIN_MASK
 ) !(
uöt32_t
)0x00)

	)

179 
	#IS_GET_GPIO_PIN
(
PIN
Ë(((PINË=
GPIO_Pö_0
) || \

180 ((
PIN
Ë=
GPIO_Pö_1
) || \

181 ((
PIN
Ë=
GPIO_Pö_2
) || \

182 ((
PIN
Ë=
GPIO_Pö_3
) || \

183 ((
PIN
Ë=
GPIO_Pö_4
) || \

184 ((
PIN
Ë=
GPIO_Pö_5
) || \

185 ((
PIN
Ë=
GPIO_Pö_6
) || \

186 ((
PIN
Ë=
GPIO_Pö_7
) || \

187 ((
PIN
Ë=
GPIO_Pö_8
) || \

188 ((
PIN
Ë=
GPIO_Pö_9
) || \

189 ((
PIN
Ë=
GPIO_Pö_10
) || \

190 ((
PIN
Ë=
GPIO_Pö_11
) || \

191 ((
PIN
Ë=
GPIO_Pö_12
) || \

192 ((
PIN
Ë=
GPIO_Pö_13
) || \

193 ((
PIN
Ë=
GPIO_Pö_14
) || \

194 ((
PIN
Ë=
GPIO_Pö_15
))

	)

203 
	#GPIO_PöSour˚0
 ((
uöt8_t
)0x00)

	)

204 
	#GPIO_PöSour˚1
 ((
uöt8_t
)0x01)

	)

205 
	#GPIO_PöSour˚2
 ((
uöt8_t
)0x02)

	)

206 
	#GPIO_PöSour˚3
 ((
uöt8_t
)0x03)

	)

207 
	#GPIO_PöSour˚4
 ((
uöt8_t
)0x04)

	)

208 
	#GPIO_PöSour˚5
 ((
uöt8_t
)0x05)

	)

209 
	#GPIO_PöSour˚6
 ((
uöt8_t
)0x06)

	)

210 
	#GPIO_PöSour˚7
 ((
uöt8_t
)0x07)

	)

211 
	#GPIO_PöSour˚8
 ((
uöt8_t
)0x08)

	)

212 
	#GPIO_PöSour˚9
 ((
uöt8_t
)0x09)

	)

213 
	#GPIO_PöSour˚10
 ((
uöt8_t
)0x0A)

	)

214 
	#GPIO_PöSour˚11
 ((
uöt8_t
)0x0B)

	)

215 
	#GPIO_PöSour˚12
 ((
uöt8_t
)0x0C)

	)

216 
	#GPIO_PöSour˚13
 ((
uöt8_t
)0x0D)

	)

217 
	#GPIO_PöSour˚14
 ((
uöt8_t
)0x0E)

	)

218 
	#GPIO_PöSour˚15
 ((
uöt8_t
)0x0F)

	)

220 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
Ë(((PINSOURCEË=
GPIO_PöSour˚0
) || \

221 ((
PINSOURCE
Ë=
GPIO_PöSour˚1
) || \

222 ((
PINSOURCE
Ë=
GPIO_PöSour˚2
) || \

223 ((
PINSOURCE
Ë=
GPIO_PöSour˚3
) || \

224 ((
PINSOURCE
Ë=
GPIO_PöSour˚4
) || \

225 ((
PINSOURCE
Ë=
GPIO_PöSour˚5
) || \

226 ((
PINSOURCE
Ë=
GPIO_PöSour˚6
) || \

227 ((
PINSOURCE
Ë=
GPIO_PöSour˚7
) || \

228 ((
PINSOURCE
Ë=
GPIO_PöSour˚8
) || \

229 ((
PINSOURCE
Ë=
GPIO_PöSour˚9
) || \

230 ((
PINSOURCE
Ë=
GPIO_PöSour˚10
) || \

231 ((
PINSOURCE
Ë=
GPIO_PöSour˚11
) || \

232 ((
PINSOURCE
Ë=
GPIO_PöSour˚12
) || \

233 ((
PINSOURCE
Ë=
GPIO_PöSour˚13
) || \

234 ((
PINSOURCE
Ë=
GPIO_PöSour˚14
) || \

235 ((
PINSOURCE
Ë=
GPIO_PöSour˚15
))

	)

246 
	#GPIO_AF_RTC_50Hz
 ((
uöt8_t
)0x00Ë

	)

247 
	#GPIO_AF_MCO
 ((
uöt8_t
)0x00Ë

	)

248 
	#GPIO_AF_TAMPER
 ((
uöt8_t
)0x00Ë

	)

249 
	#GPIO_AF_SWJ
 ((
uöt8_t
)0x00Ë

	)

250 
	#GPIO_AF_TRACE
 ((
uöt8_t
)0x00Ë

	)

251 #i‡
deföed
(
STM32F446xx
)

252 
	#GPIO_AF0_TIM2
 ((
uöt8_t
)0x00Ë

	)

258 
	#GPIO_AF_TIM1
 ((
uöt8_t
)0x01Ë

	)

259 
	#GPIO_AF_TIM2
 ((
uöt8_t
)0x01Ë

	)

260 #i‡
deföed
(
STM32F410xx
)

261 
	#GPIO_AF_LPTIM
 ((
uöt8_t
)0x01Ë

	)

266 
	#GPIO_AF_TIM3
 ((
uöt8_t
)0x02Ë

	)

267 
	#GPIO_AF_TIM4
 ((
uöt8_t
)0x02Ë

	)

268 
	#GPIO_AF_TIM5
 ((
uöt8_t
)0x02Ë

	)

273 
	#GPIO_AF_TIM8
 ((
uöt8_t
)0x03Ë

	)

274 
	#GPIO_AF_TIM9
 ((
uöt8_t
)0x03Ë

	)

275 
	#GPIO_AF_TIM10
 ((
uöt8_t
)0x03Ë

	)

276 
	#GPIO_AF_TIM11
 ((
uöt8_t
)0x03Ë

	)

277 #i‡
deföed
(
STM32F446xx
)

278 
	#GPIO_AF3_CEC
 ((
uöt8_t
)0x03Ë

	)

283 
	#GPIO_AF_I2C1
 ((
uöt8_t
)0x04Ë

	)

284 
	#GPIO_AF_I2C2
 ((
uöt8_t
)0x04Ë

	)

285 
	#GPIO_AF_I2C3
 ((
uöt8_t
)0x04Ë

	)

286 #i‡
deföed
(
STM32F446xx
)

287 
	#GPIO_AF4_CEC
 ((
uöt8_t
)0x04Ë

	)

289 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

290 
	#GPIO_AF_FMPI2C
 ((
uöt8_t
)0x04Ë

	)

296 
	#GPIO_AF_SPI1
 ((
uöt8_t
)0x05Ë

	)

297 
	#GPIO_AF_SPI2
 ((
uöt8_t
)0x05Ë

	)

298 
	#GPIO_AF5_SPI3
 ((
uöt8_t
)0x05Ë

	)

299 
	#GPIO_AF_SPI4
 ((
uöt8_t
)0x05Ë

	)

300 
	#GPIO_AF_SPI5
 ((
uöt8_t
)0x05Ë

	)

301 
	#GPIO_AF_SPI6
 ((
uöt8_t
)0x05Ë

	)

306 
	#GPIO_AF_SPI3
 ((
uöt8_t
)0x06Ë

	)

307 
	#GPIO_AF6_SPI1
 ((
uöt8_t
)0x06Ë

	)

308 
	#GPIO_AF6_SPI2
 ((
uöt8_t
)0x06Ë

	)

309 
	#GPIO_AF6_SPI4
 ((
uöt8_t
)0x06Ë

	)

310 
	#GPIO_AF6_SPI5
 ((
uöt8_t
)0x06Ë

	)

311 
	#GPIO_AF_SAI1
 ((
uöt8_t
)0x06Ë

	)

316 
	#GPIO_AF_USART1
 ((
uöt8_t
)0x07Ë

	)

317 
	#GPIO_AF_USART2
 ((
uöt8_t
)0x07Ë

	)

318 
	#GPIO_AF_USART3
 ((
uöt8_t
)0x07Ë

	)

319 
	#GPIO_AF7_SPI3
 ((
uöt8_t
)0x07Ë

	)

324 
	#GPIO_AF_I2S3ext
 
GPIO_AF7_SPI3


	)

329 
	#GPIO_AF_UART4
 ((
uöt8_t
)0x08Ë

	)

330 
	#GPIO_AF_UART5
 ((
uöt8_t
)0x08Ë

	)

331 
	#GPIO_AF_USART6
 ((
uöt8_t
)0x08Ë

	)

332 
	#GPIO_AF_UART7
 ((
uöt8_t
)0x08Ë

	)

333 
	#GPIO_AF_UART8
 ((
uöt8_t
)0x08Ë

	)

334 #i‡
deföed
(
STM32F446xx
)

335 
	#GPIO_AF8_SAI2
 ((
uöt8_t
)0x08Ë

	)

336 
	#GPIO_AF_SPDIF
 ((
uöt8_t
)0x08Ë

	)

342 
	#GPIO_AF_CAN1
 ((
uöt8_t
)0x09Ë

	)

343 
	#GPIO_AF_CAN2
 ((
uöt8_t
)0x09Ë

	)

344 
	#GPIO_AF_TIM12
 ((
uöt8_t
)0x09Ë

	)

345 
	#GPIO_AF_TIM13
 ((
uöt8_t
)0x09Ë

	)

346 
	#GPIO_AF_TIM14
 ((
uöt8_t
)0x09Ë

	)

347 
	#GPIO_AF9_I2C2
 ((
uöt8_t
)0x09Ë

	)

348 
	#GPIO_AF9_I2C3
 ((
uöt8_t
)0x09Ë

	)

349 #i‡
deföed
(
STM32F446xx
)

350 
	#GPIO_AF9_SAI2
 ((
uöt8_t
)0x09Ë

	)

352 
	#GPIO_AF9_LTDC
 ((
uöt8_t
)0x09Ë

	)

353 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

354 
	#GPIO_AF9_QUADSPI
 ((
uöt8_t
)0x09Ë

	)

356 #i‡
deföed
(
STM32F410xx
)

357 
	#GPIO_AF9_FMPI2C
 ((
uöt8_t
)0x09Ë

	)

363 
	#GPIO_AF_OTG_FS
 ((
uöt8_t
)0xAË

	)

364 
	#GPIO_AF_OTG_HS
 ((
uöt8_t
)0xAË

	)

365 #i‡
deföed
(
STM32F446xx
)

366 
	#GPIO_AF10_SAI2
 ((
uöt8_t
)0x0AË

	)

368 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

369 
	#GPIO_AF10_QUADSPI
 ((
uöt8_t
)0x0AË

	)

374 
	#GPIO_AF_ETH
 ((
uöt8_t
)0x0BË

	)

379 #i‡
deföed
(
STM32F40_41xxx
)

380 
	#GPIO_AF_FSMC
 ((
uöt8_t
)0xCË

	)

383 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

384 
	#GPIO_AF_FMC
 ((
uöt8_t
)0xCË

	)

387 
	#GPIO_AF_OTG_HS_FS
 ((
uöt8_t
)0xCË

	)

388 
	#GPIO_AF_SDIO
 ((
uöt8_t
)0xCË

	)

393 
	#GPIO_AF_DCMI
 ((
uöt8_t
)0x0DË

	)

394 #i‡
deföed
(
STM32F469_479xx
)

395 
	#GPIO_AF_DSI
 ((
uöt8_t
)0x0DË

	)

400 
	#GPIO_AF_LTDC
 ((
uöt8_t
)0x0EË

	)

405 
	#GPIO_AF_EVENTOUT
 ((
uöt8_t
)0x0FË

	)

407 #i‡
deföed
(
STM32F40_41xxx
)

408 
	#IS_GPIO_AF
(
AF
Ë(((AFË=
GPIO_AF_RTC_50Hz
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

409 ((
AF
Ë=
GPIO_AF_MCO
Ë|| ((AFË=
GPIO_AF_TAMPER
) || \

410 ((
AF
Ë=
GPIO_AF_SWJ
Ë|| ((AFË=
GPIO_AF_TRACE
) || \

411 ((
AF
Ë=
GPIO_AF_TIM1
Ë|| ((AFË=
GPIO_AF_TIM2
) || \

412 ((
AF
Ë=
GPIO_AF_TIM3
Ë|| ((AFË=
GPIO_AF_TIM4
) || \

413 ((
AF
Ë=
GPIO_AF_TIM5
Ë|| ((AFË=
GPIO_AF_TIM8
) || \

414 ((
AF
Ë=
GPIO_AF_I2C1
Ë|| ((AFË=
GPIO_AF_I2C2
) || \

415 ((
AF
Ë=
GPIO_AF_I2C3
Ë|| ((AFË=
GPIO_AF_SPI1
) || \

416 ((
AF
Ë=
GPIO_AF_SPI2
Ë|| ((AFË=
GPIO_AF_TIM13
) || \

417 ((
AF
Ë=
GPIO_AF_SPI3
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

418 ((
AF
Ë=
GPIO_AF_USART1
Ë|| ((AFË=
GPIO_AF_USART2
) || \

419 ((
AF
Ë=
GPIO_AF_USART3
Ë|| ((AFË=
GPIO_AF_UART4
) || \

420 ((
AF
Ë=
GPIO_AF_UART5
Ë|| ((AFË=
GPIO_AF_USART6
) || \

421 ((
AF
Ë=
GPIO_AF_CAN1
Ë|| ((AFË=
GPIO_AF_CAN2
) || \

422 ((
AF
Ë=
GPIO_AF_OTG_FS
Ë|| ((AFË=
GPIO_AF_OTG_HS
) || \

423 ((
AF
Ë=
GPIO_AF_ETH
Ë|| ((AFË=
GPIO_AF_OTG_HS_FS
) || \

424 ((
AF
Ë=
GPIO_AF_SDIO
Ë|| ((AFË=
GPIO_AF_DCMI
) || \

425 ((
AF
Ë=
GPIO_AF_EVENTOUT
Ë|| ((AFË=
GPIO_AF_FSMC
))

	)

428 #i‡
deföed
(
STM32F401xx
)

429 
	#IS_GPIO_AF
(
AF
Ë(((AFË=
GPIO_AF_RTC_50Hz
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

430 ((
AF
Ë=
GPIO_AF_MCO
Ë|| ((AFË=
GPIO_AF_TAMPER
) || \

431 ((
AF
Ë=
GPIO_AF_SWJ
Ë|| ((AFË=
GPIO_AF_TRACE
) || \

432 ((
AF
Ë=
GPIO_AF_TIM1
Ë|| ((AFË=
GPIO_AF_TIM2
) || \

433 ((
AF
Ë=
GPIO_AF_TIM3
Ë|| ((AFË=
GPIO_AF_TIM4
) || \

434 ((
AF
Ë=
GPIO_AF_TIM5
Ë|| ((AFË=
GPIO_AF_TIM8
) || \

435 ((
AF
Ë=
GPIO_AF_I2C1
Ë|| ((AFË=
GPIO_AF_I2C2
) || \

436 ((
AF
Ë=
GPIO_AF_I2C3
Ë|| ((AFË=
GPIO_AF_SPI1
) || \

437 ((
AF
Ë=
GPIO_AF_SPI2
Ë|| ((AFË=
GPIO_AF_TIM13
) || \

438 ((
AF
Ë=
GPIO_AF_SPI3
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

439 ((
AF
Ë=
GPIO_AF_USART1
Ë|| ((AFË=
GPIO_AF_USART2
) || \

440 ((
AF
Ë=
GPIO_AF_SDIO
Ë|| ((AFË=
GPIO_AF_USART6
) || \

441 ((
AF
Ë=
GPIO_AF_OTG_FS
Ë|| ((AFË=
GPIO_AF_OTG_HS
) || \

442 ((
AF
Ë=
GPIO_AF_EVENTOUT
Ë|| ((AFË=
GPIO_AF_SPI4
))

	)

445 #i‡
deföed
(
STM32F411xE
)

446 
	#IS_GPIO_AF
(
AF
Ë(((AFË< 16Ë&& ((AFË!11Ë&& ((AFË!13Ë&& ((AFË!14))

	)

449 #i‡
deföed
(
STM32F410xx
)

450 
	#IS_GPIO_AF
(
AF
Ë(((AFË< 10Ë|| ((AFË=15))

	)

453 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
)

454 
	#IS_GPIO_AF
(
AF
Ë(((AFË=
GPIO_AF_RTC_50Hz
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

455 ((
AF
Ë=
GPIO_AF_MCO
Ë|| ((AFË=
GPIO_AF_TAMPER
) || \

456 ((
AF
Ë=
GPIO_AF_SWJ
Ë|| ((AFË=
GPIO_AF_TRACE
) || \

457 ((
AF
Ë=
GPIO_AF_TIM1
Ë|| ((AFË=
GPIO_AF_TIM2
) || \

458 ((
AF
Ë=
GPIO_AF_TIM3
Ë|| ((AFË=
GPIO_AF_TIM4
) || \

459 ((
AF
Ë=
GPIO_AF_TIM5
Ë|| ((AFË=
GPIO_AF_TIM8
) || \

460 ((
AF
Ë=
GPIO_AF_I2C1
Ë|| ((AFË=
GPIO_AF_I2C2
) || \

461 ((
AF
Ë=
GPIO_AF_I2C3
Ë|| ((AFË=
GPIO_AF_SPI1
) || \

462 ((
AF
Ë=
GPIO_AF_SPI2
Ë|| ((AFË=
GPIO_AF_TIM13
) || \

463 ((
AF
Ë=
GPIO_AF_SPI3
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

464 ((
AF
Ë=
GPIO_AF_USART1
Ë|| ((AFË=
GPIO_AF_USART2
) || \

465 ((
AF
Ë=
GPIO_AF_USART3
Ë|| ((AFË=
GPIO_AF_UART4
) || \

466 ((
AF
Ë=
GPIO_AF_UART5
Ë|| ((AFË=
GPIO_AF_USART6
) || \

467 ((
AF
Ë=
GPIO_AF_CAN1
Ë|| ((AFË=
GPIO_AF_CAN2
) || \

468 ((
AF
Ë=
GPIO_AF_OTG_FS
Ë|| ((AFË=
GPIO_AF_OTG_HS
) || \

469 ((
AF
Ë=
GPIO_AF_ETH
Ë|| ((AFË=
GPIO_AF_OTG_HS_FS
) || \

470 ((
AF
Ë=
GPIO_AF_SDIO
Ë|| ((AFË=
GPIO_AF_DCMI
) || \

471 ((
AF
Ë=
GPIO_AF_EVENTOUT
Ë|| ((AFË=
GPIO_AF_SPI4
) || \

472 ((
AF
Ë=
GPIO_AF_SPI5
Ë|| ((AFË=
GPIO_AF_SPI6
) || \

473 ((
AF
Ë=
GPIO_AF_UART7
Ë|| ((AFË=
GPIO_AF_UART8
) || \

474 ((
AF
Ë=
GPIO_AF_FMC
Ë|| ((AFË=
GPIO_AF_SAI1
) || \

475 ((
AF
Ë=
GPIO_AF_LTDC
))

	)

478 #i‡
deföed
(
STM32F446xx
)

479 
	#IS_GPIO_AF
(
AF
Ë(((AFË< 16Ë&& ((AFË!11Ë&& ((AFË!14))

	)

482 #i‡
deföed
(
STM32F469_479xx
)

483 
	#IS_GPIO_AF
(
AF
Ë((AFË< 16)

	)

494 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

496 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

497 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

498 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

512 
GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
);

515 
GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
);

516 
GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
);

517 
GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

520 
uöt8_t
 
GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

521 
uöt16_t
 
GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
);

522 
uöt8_t
 
GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

523 
uöt16_t
 
GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
);

524 
GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

525 
GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

526 
GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
);

527 
GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
);

528 
GPIO_ToggÀBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

531 
GPIO_PöAFC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_PöSour˚
, 
uöt8_t
 
GPIO_AF
);

533 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST9FC8~1.H

30 #i‚de‡
__STM32F4xx_WWDG_H


31 
	#__STM32F4xx_WWDG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

59 
	#WWDG_PªsˇÀr_1
 ((
uöt32_t
)0x00000000)

	)

60 
	#WWDG_PªsˇÀr_2
 ((
uöt32_t
)0x00000080)

	)

61 
	#WWDG_PªsˇÀr_4
 ((
uöt32_t
)0x00000100)

	)

62 
	#WWDG_PªsˇÀr_8
 ((
uöt32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
WWDG_PªsˇÀr_1
) || \

64 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_2
) || \

65 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_4
) || \

66 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_8
))

	)

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
Ë((VALUEË<0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
Ë(((COUNTERË>0x40Ë&& ((COUNTERË<0x7F))

	)

82 
WWDG_DeInô
();

85 
WWDG_SëPªsˇÀr
(
uöt32_t
 
WWDG_PªsˇÀr
);

86 
WWDG_SëWödowVÆue
(
uöt8_t
 
WödowVÆue
);

87 
WWDG_E«bÀIT
();

88 
WWDG_SëCou¡î
(
uöt8_t
 
Cou¡î
);

91 
WWDG_E«bÀ
(
uöt8_t
 
Cou¡î
);

94 
FœgSètus
 
WWDG_GëFœgSètus
();

95 
WWDG_CÀ¨Fœg
();

97 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STAC72~1.H

29 #i‚de‡
__STM32F4xx_DBGMCU_H


30 
	#__STM32F4xx_DBGMCU_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

53 
	#DBGMCU_SLEEP
 ((
uöt32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
uöt32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
uöt32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFF8Ë=0x00Ë&& ((PERIPHË!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
uöt32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
uöt32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
uöt32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM5_STOP
 ((
uöt32_t
)0x00000008)

	)

62 
	#DBGMCU_TIM6_STOP
 ((
uöt32_t
)0x00000010)

	)

63 
	#DBGMCU_TIM7_STOP
 ((
uöt32_t
)0x00000020)

	)

64 
	#DBGMCU_TIM12_STOP
 ((
uöt32_t
)0x00000040)

	)

65 
	#DBGMCU_TIM13_STOP
 ((
uöt32_t
)0x00000080)

	)

66 
	#DBGMCU_TIM14_STOP
 ((
uöt32_t
)0x00000100)

	)

67 
	#DBGMCU_RTC_STOP
 ((
uöt32_t
)0x00000400)

	)

68 
	#DBGMCU_WWDG_STOP
 ((
uöt32_t
)0x00000800)

	)

69 
	#DBGMCU_IWDG_STOP
 ((
uöt32_t
)0x00001000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00400000)

	)

72 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00800000)

	)

73 
	#DBGMCU_CAN1_STOP
 ((
uöt32_t
)0x02000000)

	)

74 
	#DBGMCU_CAN2_STOP
 ((
uöt32_t
)0x04000000)

	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
Ë((((PERIPHË& 0xF91FE200Ë=0x00Ë&& ((PERIPHË!0x00))

	)

77 
	#DBGMCU_TIM1_STOP
 ((
uöt32_t
)0x00000001)

	)

78 
	#DBGMCU_TIM8_STOP
 ((
uöt32_t
)0x00000002)

	)

79 
	#DBGMCU_TIM9_STOP
 ((
uöt32_t
)0x00010000)

	)

80 
	#DBGMCU_TIM10_STOP
 ((
uöt32_t
)0x00020000)

	)

81 
	#DBGMCU_TIM11_STOP
 ((
uöt32_t
)0x00040000)

	)

82 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFF8FFFCË=0x00Ë&& ((PERIPHË!0x00))

	)

89 
uöt32_t
 
DBGMCU_GëREVID
();

90 
uöt32_t
 
DBGMCU_GëDEVID
();

91 
DBGMCU_C⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

92 
DBGMCU_APB1PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

93 
DBGMCU_APB2PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

95 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STC5A5~1.H

29 #i‚de‡
__STM32F4xx_DCMI_H


30 
	#__STM32F4xx_DCMI_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

53 
uöt16_t
 
DCMI_C≠tuªMode
;

56 
uöt16_t
 
DCMI_SynchroMode
;

59 
uöt16_t
 
DCMI_PCKPﬁ¨ôy
;

62 
uöt16_t
 
DCMI_VSPﬁ¨ôy
;

65 
uöt16_t
 
DCMI_HSPﬁ¨ôy
;

68 
uöt16_t
 
DCMI_C≠tuªR©e
;

71 
uöt16_t
 
DCMI_ExãndedD©aMode
;

73 } 
	tDCMI_InôTy≥Def
;

80 
uöt16_t
 
DCMI_VîtiˇlSèπLöe
;

83 
uöt16_t
 
DCMI_H‹iz⁄èlOff£tCou¡
;

86 
uöt16_t
 
DCMI_VîtiˇlLöeCou¡
;

89 
uöt16_t
 
DCMI_C≠tuªCou¡
;

92 } 
	tDCMI_CROPInôTy≥Def
;

99 
uöt8_t
 
DCMI_FømeSèπCode
;

100 
uöt8_t
 
DCMI_LöeSèπCode
;

101 
uöt8_t
 
DCMI_LöeEndCode
;

102 
uöt8_t
 
DCMI_FømeEndCode
;

103 } 
	tDCMI_CodesInôTy≥Def
;

114 
	#DCMI_C≠tuªMode_C⁄töuous
 ((
uöt16_t
)0x0000Ë

	)

116 
	#DCMI_C≠tuªMode_S«pShŸ
 ((
uöt16_t
)0x0002Ë

	)

118 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODEË=
DCMI_C≠tuªMode_C⁄töuous
) || \

119 ((
MODE
Ë=
DCMI_C≠tuªMode_S«pShŸ
))

	)

128 
	#DCMI_SynchroMode_H¨dw¨e
 ((
uöt16_t
)0x0000Ë

	)

130 
	#DCMI_SynchroMode_Embedded
 ((
uöt16_t
)0x0010Ë

	)

132 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODEË=
DCMI_SynchroMode_H¨dw¨e
) || \

133 ((
MODE
Ë=
DCMI_SynchroMode_Embedded
))

	)

142 
	#DCMI_PCKPﬁ¨ôy_FÆlög
 ((
uöt16_t
)0x0000Ë

	)

143 
	#DCMI_PCKPﬁ¨ôy_Risög
 ((
uöt16_t
)0x0020Ë

	)

144 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITYË=
DCMI_PCKPﬁ¨ôy_FÆlög
) || \

145 ((
POLARITY
Ë=
DCMI_PCKPﬁ¨ôy_Risög
))

	)

154 
	#DCMI_VSPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000Ë

	)

155 
	#DCMI_VSPﬁ¨ôy_High
 ((
uöt16_t
)0x0080Ë

	)

156 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITYË=
DCMI_VSPﬁ¨ôy_Low
) || \

157 ((
POLARITY
Ë=
DCMI_VSPﬁ¨ôy_High
))

	)

166 
	#DCMI_HSPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000Ë

	)

167 
	#DCMI_HSPﬁ¨ôy_High
 ((
uöt16_t
)0x0040Ë

	)

168 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITYË=
DCMI_HSPﬁ¨ôy_Low
) || \

169 ((
POLARITY
Ë=
DCMI_HSPﬁ¨ôy_High
))

	)

178 
	#DCMI_C≠tuªR©e_AŒ_Føme
 ((
uöt16_t
)0x0000Ë

	)

179 
	#DCMI_C≠tuªR©e_1of2_Føme
 ((
uöt16_t
)0x0100Ë

	)

180 
	#DCMI_C≠tuªR©e_1of4_Føme
 ((
uöt16_t
)0x0200Ë

	)

181 
	#IS_DCMI_CAPTURE_RATE
(
RATE
Ë(((RATEË=
DCMI_C≠tuªR©e_AŒ_Føme
) || \

182 ((
RATE
Ë=
DCMI_C≠tuªR©e_1of2_Føme
) ||\

183 ((
RATE
Ë=
DCMI_C≠tuªR©e_1of4_Føme
))

	)

192 
	#DCMI_ExãndedD©aMode_8b
 ((
uöt16_t
)0x0000Ë

	)

193 
	#DCMI_ExãndedD©aMode_10b
 ((
uöt16_t
)0x0400Ë

	)

194 
	#DCMI_ExãndedD©aMode_12b
 ((
uöt16_t
)0x0800Ë

	)

195 
	#DCMI_ExãndedD©aMode_14b
 ((
uöt16_t
)0x0C00Ë

	)

196 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATAË=
DCMI_ExãndedD©aMode_8b
) || \

197 ((
DATA
Ë=
DCMI_ExãndedD©aMode_10b
) ||\

198 ((
DATA
Ë=
DCMI_ExãndedD©aMode_12b
) ||\

199 ((
DATA
Ë=
DCMI_ExãndedD©aMode_14b
))

	)

208 
	#DCMI_IT_FRAME
 ((
uöt16_t
)0x0001)

	)

209 
	#DCMI_IT_OVF
 ((
uöt16_t
)0x0002)

	)

210 
	#DCMI_IT_ERR
 ((
uöt16_t
)0x0004)

	)

211 
	#DCMI_IT_VSYNC
 ((
uöt16_t
)0x0008)

	)

212 
	#DCMI_IT_LINE
 ((
uöt16_t
)0x0010)

	)

213 
	#IS_DCMI_CONFIG_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xFFE0Ë=0x0000Ë&& ((ITË!0x0000))

	)

214 
	#IS_DCMI_GET_IT
(
IT
Ë(((ITË=
DCMI_IT_FRAME
) || \

215 ((
IT
Ë=
DCMI_IT_OVF
) || \

216 ((
IT
Ë=
DCMI_IT_ERR
) || \

217 ((
IT
Ë=
DCMI_IT_VSYNC
) || \

218 ((
IT
Ë=
DCMI_IT_LINE
))

	)

230 
	#DCMI_FLAG_HSYNC
 ((
uöt16_t
)0x2001)

	)

231 
	#DCMI_FLAG_VSYNC
 ((
uöt16_t
)0x2002)

	)

232 
	#DCMI_FLAG_FNE
 ((
uöt16_t
)0x2004)

	)

236 
	#DCMI_FLAG_FRAMERI
 ((
uöt16_t
)0x0001)

	)

237 
	#DCMI_FLAG_OVFRI
 ((
uöt16_t
)0x0002)

	)

238 
	#DCMI_FLAG_ERRRI
 ((
uöt16_t
)0x0004)

	)

239 
	#DCMI_FLAG_VSYNCRI
 ((
uöt16_t
)0x0008)

	)

240 
	#DCMI_FLAG_LINERI
 ((
uöt16_t
)0x0010)

	)

244 
	#DCMI_FLAG_FRAMEMI
 ((
uöt16_t
)0x1001)

	)

245 
	#DCMI_FLAG_OVFMI
 ((
uöt16_t
)0x1002)

	)

246 
	#DCMI_FLAG_ERRMI
 ((
uöt16_t
)0x1004)

	)

247 
	#DCMI_FLAG_VSYNCMI
 ((
uöt16_t
)0x1008)

	)

248 
	#DCMI_FLAG_LINEMI
 ((
uöt16_t
)0x1010)

	)

249 
	#IS_DCMI_GET_FLAG
(
FLAG
Ë(((FLAGË=
DCMI_FLAG_HSYNC
) || \

250 ((
FLAG
Ë=
DCMI_FLAG_VSYNC
) || \

251 ((
FLAG
Ë=
DCMI_FLAG_FNE
) || \

252 ((
FLAG
Ë=
DCMI_FLAG_FRAMERI
) || \

253 ((
FLAG
Ë=
DCMI_FLAG_OVFRI
) || \

254 ((
FLAG
Ë=
DCMI_FLAG_ERRRI
) || \

255 ((
FLAG
Ë=
DCMI_FLAG_VSYNCRI
) || \

256 ((
FLAG
Ë=
DCMI_FLAG_LINERI
) || \

257 ((
FLAG
Ë=
DCMI_FLAG_FRAMEMI
) || \

258 ((
FLAG
Ë=
DCMI_FLAG_OVFMI
) || \

259 ((
FLAG
Ë=
DCMI_FLAG_ERRMI
) || \

260 ((
FLAG
Ë=
DCMI_FLAG_VSYNCMI
) || \

261 ((
FLAG
Ë=
DCMI_FLAG_LINEMI
))

	)

263 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0xFFE0Ë=0x0000Ë&& ((FLAGË!0x0000))

	)

276 
DCMI_DeInô
();

279 
DCMI_Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
);

280 
DCMI_Såu˘Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
);

281 
DCMI_CROPC⁄fig
(
DCMI_CROPInôTy≥Def
* 
DCMI_CROPInôSåu˘
);

282 
DCMI_CROPCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

283 
DCMI_SëEmbeddedSynchroCodes
(
DCMI_CodesInôTy≥Def
* 
DCMI_CodesInôSåu˘
);

284 
DCMI_JPEGCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

287 
DCMI_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

288 
DCMI_C≠tuªCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

289 
uöt32_t
 
DCMI_RódD©a
();

292 
DCMI_ITC⁄fig
(
uöt16_t
 
DCMI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

293 
FœgSètus
 
DCMI_GëFœgSètus
(
uöt16_t
 
DCMI_FLAG
);

294 
DCMI_CÀ¨Fœg
(
uöt16_t
 
DCMI_FLAG
);

295 
ITSètus
 
DCMI_GëITSètus
(
uöt16_t
 
DCMI_IT
);

296 
DCMI_CÀ¨ITPídögBô
(
uöt16_t
 
DCMI_IT
);

298 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STD079~1.H

29 #i‚de‡
__STM32F4xx_RCC_H


30 
	#__STM32F4xx_RCC_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

50 
uöt32_t
 
SYSCLK_Fªquícy
;

51 
uöt32_t
 
HCLK_Fªquícy
;

52 
uöt32_t
 
PCLK1_Fªquícy
;

53 
uöt32_t
 
PCLK2_Fªquícy
;

54 }
	tRCC_ClocksTy≥Def
;

65 
	#RCC_HSE_OFF
 ((
uöt8_t
)0x00)

	)

66 
	#RCC_HSE_ON
 ((
uöt8_t
)0x01)

	)

67 
	#RCC_HSE_By∑ss
 ((
uöt8_t
)0x05)

	)

68 
	#IS_RCC_HSE
(
HSE
Ë(((HSEË=
RCC_HSE_OFF
Ë|| ((HSEË=
RCC_HSE_ON
) || \

69 ((
HSE
Ë=
RCC_HSE_By∑ss
))

	)

77 
	#RCC_LSE_LOWPOWER_MODE
 ((
uöt8_t
)0x00)

	)

78 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
uöt8_t
)0x01)

	)

79 
	#IS_RCC_LSE_MODE
(
MODE
Ë(((MODEË=
RCC_LSE_LOWPOWER_MODE
) || \

80 ((
MODE
Ë=
RCC_LSE_HIGHDRIVE_MODE
))

	)

88 
	#RCC_PLLSAIDivR_Div2
 ((
uöt32_t
)0x00000000)

	)

89 
	#RCC_PLLSAIDivR_Div4
 ((
uöt32_t
)0x00010000)

	)

90 
	#RCC_PLLSAIDivR_Div8
 ((
uöt32_t
)0x00020000)

	)

91 
	#RCC_PLLSAIDivR_Div16
 ((
uöt32_t
)0x00030000)

	)

92 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
Ë(((VALUEË=
RCC_PLLSAIDivR_Div2
) ||\

93 ((
VALUE
Ë=
RCC_PLLSAIDivR_Div4
) ||\

94 ((
VALUE
Ë=
RCC_PLLSAIDivR_Div8
) ||\

95 ((
VALUE
Ë=
RCC_PLLSAIDivR_Div16
))

	)

103 
	#RCC_PLLSour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

104 
	#RCC_PLLSour˚_HSE
 ((
uöt32_t
)0x00400000)

	)

105 
	#IS_RCC_PLL_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_PLLSour˚_HSI
) || \

106 ((
SOURCE
Ë=
RCC_PLLSour˚_HSE
))

	)

107 
	#IS_RCC_PLLM_VALUE
(
VALUE
Ë((VALUEË<63)

	)

108 
	#IS_RCC_PLLN_VALUE
(
VALUE
Ë((192 <(VALUE)Ë&& ((VALUEË<432))

	)

109 
	#IS_RCC_PLLP_VALUE
(
VALUE
Ë(((VALUEË=2Ë|| ((VALUEË=4Ë|| ((VALUEË=6Ë|| ((VALUEË=8))

	)

110 
	#IS_RCC_PLLQ_VALUE
(
VALUE
Ë((4 <(VALUE)Ë&& ((VALUEË<15))

	)

111 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

112 
	#IS_RCC_PLLR_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<7))

	)

115 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
Ë((192 <(VALUE)Ë&& ((VALUEË<432))

	)

116 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<7))

	)

117 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
Ë((VALUEË<63)

	)

118 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<15))

	)

119 #i‡
deföed
(
STM32F446xx
)

120 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
Ë(((VALUEË=2Ë|| ((VALUEË=4Ë|| ((VALUEË=6Ë|| ((VALUEË=8))

	)

121 
	#IS_RCC_PLLSAIM_VALUE
(
VALUE
Ë((VALUEË<63)

	)

123 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
Ë((49 <(VALUE)Ë&& ((VALUEË<432))

	)

124 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

125 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
Ë(((VALUEË=2Ë|| ((VALUEË=4Ë|| ((VALUEË=6Ë|| ((VALUEË=8))

	)

127 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<15))

	)

128 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<7))

	)

130 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
Ë((1 <(VALUE)Ë&& ((VALUEË<32))

	)

131 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
Ë((1 <(VALUE)Ë&& ((VALUEË<32))

	)

140 #i‡
deföed
(
STM32F446xx
)

141 
	#RCC_SYSCLKSour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

142 
	#RCC_SYSCLKSour˚_HSE
 ((
uöt32_t
)0x00000001)

	)

143 
	#RCC_SYSCLKSour˚_PLLPCLK
 ((
uöt32_t
)0x00000002)

	)

144 
	#RCC_SYSCLKSour˚_PLLRCLK
 ((
uöt32_t
)0x00000003)

	)

145 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SYSCLKSour˚_HSI
) || \

146 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_HSE
) || \

147 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_PLLPCLK
) || \

148 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_PLLRCLK
))

	)

150 
	#RCC_SYSCLKSour˚_PLLCLK
 
RCC_SYSCLKSour˚_PLLPCLK


	)

153 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F469_479xx
)

154 
	#RCC_SYSCLKSour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

155 
	#RCC_SYSCLKSour˚_HSE
 ((
uöt32_t
)0x00000001)

	)

156 
	#RCC_SYSCLKSour˚_PLLCLK
 ((
uöt32_t
)0x00000002)

	)

157 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SYSCLKSour˚_HSI
) || \

158 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_HSE
) || \

159 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_PLLCLK
))

	)

168 
	#RCC_SYSCLK_Div1
 ((
uöt32_t
)0x00000000)

	)

169 
	#RCC_SYSCLK_Div2
 ((
uöt32_t
)0x00000080)

	)

170 
	#RCC_SYSCLK_Div4
 ((
uöt32_t
)0x00000090)

	)

171 
	#RCC_SYSCLK_Div8
 ((
uöt32_t
)0x000000A0)

	)

172 
	#RCC_SYSCLK_Div16
 ((
uöt32_t
)0x000000B0)

	)

173 
	#RCC_SYSCLK_Div64
 ((
uöt32_t
)0x000000C0)

	)

174 
	#RCC_SYSCLK_Div128
 ((
uöt32_t
)0x000000D0)

	)

175 
	#RCC_SYSCLK_Div256
 ((
uöt32_t
)0x000000E0)

	)

176 
	#RCC_SYSCLK_Div512
 ((
uöt32_t
)0x000000F0)

	)

177 
	#IS_RCC_HCLK
(
HCLK
Ë(((HCLKË=
RCC_SYSCLK_Div1
Ë|| ((HCLKË=
RCC_SYSCLK_Div2
) || \

178 ((
HCLK
Ë=
RCC_SYSCLK_Div4
Ë|| ((HCLKË=
RCC_SYSCLK_Div8
) || \

179 ((
HCLK
Ë=
RCC_SYSCLK_Div16
Ë|| ((HCLKË=
RCC_SYSCLK_Div64
) || \

180 ((
HCLK
Ë=
RCC_SYSCLK_Div128
Ë|| ((HCLKË=
RCC_SYSCLK_Div256
) || \

181 ((
HCLK
Ë=
RCC_SYSCLK_Div512
))

	)

189 
	#RCC_HCLK_Div1
 ((
uöt32_t
)0x00000000)

	)

190 
	#RCC_HCLK_Div2
 ((
uöt32_t
)0x00001000)

	)

191 
	#RCC_HCLK_Div4
 ((
uöt32_t
)0x00001400)

	)

192 
	#RCC_HCLK_Div8
 ((
uöt32_t
)0x00001800)

	)

193 
	#RCC_HCLK_Div16
 ((
uöt32_t
)0x00001C00)

	)

194 
	#IS_RCC_PCLK
(
PCLK
Ë(((PCLKË=
RCC_HCLK_Div1
Ë|| ((PCLKË=
RCC_HCLK_Div2
) || \

195 ((
PCLK
Ë=
RCC_HCLK_Div4
Ë|| ((PCLKË=
RCC_HCLK_Div8
) || \

196 ((
PCLK
Ë=
RCC_HCLK_Div16
))

	)

204 
	#RCC_IT_LSIRDY
 ((
uöt8_t
)0x01)

	)

205 
	#RCC_IT_LSERDY
 ((
uöt8_t
)0x02)

	)

206 
	#RCC_IT_HSIRDY
 ((
uöt8_t
)0x04)

	)

207 
	#RCC_IT_HSERDY
 ((
uöt8_t
)0x08)

	)

208 
	#RCC_IT_PLLRDY
 ((
uöt8_t
)0x10)

	)

209 
	#RCC_IT_PLLI2SRDY
 ((
uöt8_t
)0x20)

	)

210 
	#RCC_IT_PLLSAIRDY
 ((
uöt8_t
)0x40)

	)

211 
	#RCC_IT_CSS
 ((
uöt8_t
)0x80)

	)

213 
	#IS_RCC_IT
(
IT
Ë((((ITË& (
uöt8_t
)0x80Ë=0x00Ë&& ((ITË!0x00))

	)

214 
	#IS_RCC_GET_IT
(
IT
Ë(((ITË=
RCC_IT_LSIRDY
Ë|| ((ITË=
RCC_IT_LSERDY
) || \

215 ((
IT
Ë=
RCC_IT_HSIRDY
Ë|| ((ITË=
RCC_IT_HSERDY
) || \

216 ((
IT
Ë=
RCC_IT_PLLRDY
Ë|| ((ITË=
RCC_IT_CSS
) || \

217 ((
IT
Ë=
RCC_IT_PLLSAIRDY
Ë|| ((ITË=
RCC_IT_PLLI2SRDY
))

	)

218 
	#IS_RCC_CLEAR_IT
(
IT
)((ITË!0x00)

	)

227 
	#RCC_LSE_OFF
 ((
uöt8_t
)0x00)

	)

228 
	#RCC_LSE_ON
 ((
uöt8_t
)0x01)

	)

229 
	#RCC_LSE_By∑ss
 ((
uöt8_t
)0x04)

	)

230 
	#IS_RCC_LSE
(
LSE
Ë(((LSEË=
RCC_LSE_OFF
Ë|| ((LSEË=
RCC_LSE_ON
) || \

231 ((
LSE
Ë=
RCC_LSE_By∑ss
))

	)

239 
	#RCC_RTCCLKSour˚_LSE
 ((
uöt32_t
)0x00000100)

	)

240 
	#RCC_RTCCLKSour˚_LSI
 ((
uöt32_t
)0x00000200)

	)

241 
	#RCC_RTCCLKSour˚_HSE_Div2
 ((
uöt32_t
)0x00020300)

	)

242 
	#RCC_RTCCLKSour˚_HSE_Div3
 ((
uöt32_t
)0x00030300)

	)

243 
	#RCC_RTCCLKSour˚_HSE_Div4
 ((
uöt32_t
)0x00040300)

	)

244 
	#RCC_RTCCLKSour˚_HSE_Div5
 ((
uöt32_t
)0x00050300)

	)

245 
	#RCC_RTCCLKSour˚_HSE_Div6
 ((
uöt32_t
)0x00060300)

	)

246 
	#RCC_RTCCLKSour˚_HSE_Div7
 ((
uöt32_t
)0x00070300)

	)

247 
	#RCC_RTCCLKSour˚_HSE_Div8
 ((
uöt32_t
)0x00080300)

	)

248 
	#RCC_RTCCLKSour˚_HSE_Div9
 ((
uöt32_t
)0x00090300)

	)

249 
	#RCC_RTCCLKSour˚_HSE_Div10
 ((
uöt32_t
)0x000A0300)

	)

250 
	#RCC_RTCCLKSour˚_HSE_Div11
 ((
uöt32_t
)0x000B0300)

	)

251 
	#RCC_RTCCLKSour˚_HSE_Div12
 ((
uöt32_t
)0x000C0300)

	)

252 
	#RCC_RTCCLKSour˚_HSE_Div13
 ((
uöt32_t
)0x000D0300)

	)

253 
	#RCC_RTCCLKSour˚_HSE_Div14
 ((
uöt32_t
)0x000E0300)

	)

254 
	#RCC_RTCCLKSour˚_HSE_Div15
 ((
uöt32_t
)0x000F0300)

	)

255 
	#RCC_RTCCLKSour˚_HSE_Div16
 ((
uöt32_t
)0x00100300)

	)

256 
	#RCC_RTCCLKSour˚_HSE_Div17
 ((
uöt32_t
)0x00110300)

	)

257 
	#RCC_RTCCLKSour˚_HSE_Div18
 ((
uöt32_t
)0x00120300)

	)

258 
	#RCC_RTCCLKSour˚_HSE_Div19
 ((
uöt32_t
)0x00130300)

	)

259 
	#RCC_RTCCLKSour˚_HSE_Div20
 ((
uöt32_t
)0x00140300)

	)

260 
	#RCC_RTCCLKSour˚_HSE_Div21
 ((
uöt32_t
)0x00150300)

	)

261 
	#RCC_RTCCLKSour˚_HSE_Div22
 ((
uöt32_t
)0x00160300)

	)

262 
	#RCC_RTCCLKSour˚_HSE_Div23
 ((
uöt32_t
)0x00170300)

	)

263 
	#RCC_RTCCLKSour˚_HSE_Div24
 ((
uöt32_t
)0x00180300)

	)

264 
	#RCC_RTCCLKSour˚_HSE_Div25
 ((
uöt32_t
)0x00190300)

	)

265 
	#RCC_RTCCLKSour˚_HSE_Div26
 ((
uöt32_t
)0x001A0300)

	)

266 
	#RCC_RTCCLKSour˚_HSE_Div27
 ((
uöt32_t
)0x001B0300)

	)

267 
	#RCC_RTCCLKSour˚_HSE_Div28
 ((
uöt32_t
)0x001C0300)

	)

268 
	#RCC_RTCCLKSour˚_HSE_Div29
 ((
uöt32_t
)0x001D0300)

	)

269 
	#RCC_RTCCLKSour˚_HSE_Div30
 ((
uöt32_t
)0x001E0300)

	)

270 
	#RCC_RTCCLKSour˚_HSE_Div31
 ((
uöt32_t
)0x001F0300)

	)

271 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_RTCCLKSour˚_LSE
) || \

272 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_LSI
) || \

273 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div2
) || \

274 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div3
) || \

275 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div4
) || \

276 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div5
) || \

277 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div6
) || \

278 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div7
) || \

279 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div8
) || \

280 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div9
) || \

281 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div10
) || \

282 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div11
) || \

283 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div12
) || \

284 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div13
) || \

285 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div14
) || \

286 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div15
) || \

287 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div16
) || \

288 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div17
) || \

289 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div18
) || \

290 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div19
) || \

291 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div20
) || \

292 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div21
) || \

293 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div22
) || \

294 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div23
) || \

295 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div24
) || \

296 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div25
) || \

297 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div26
) || \

298 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div27
) || \

299 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div28
) || \

300 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div29
) || \

301 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div30
) || \

302 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div31
))

	)

307 #i‡
deföed
(
STM32F410xx
)

311 
	#RCC_LPTIM1CLKSOURCE_PCLK
 ((
uöt32_t
)0x00000000)

	)

312 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
uöt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

313 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
uöt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

314 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
uöt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

316 
	#IS_RCC_LPTIM1_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_LPTIM1CLKSOURCE_PCLK
Ë|| ((SOURCEË=
RCC_LPTIM1CLKSOURCE_HSI
) || \

317 ((
SOURCE
Ë=
RCC_LPTIM1CLKSOURCE_LSI
Ë|| ((SOURCEË=
RCC_LPTIM1CLKSOURCE_LSE
))

	)

325 
	#RCC_I2SAPBCLKSOURCE_PLLR
 ((
uöt32_t
)0x00000000)

	)

326 
	#RCC_I2SAPBCLKSOURCE_EXT
 ((
uöt32_t
)
RCC_DCKCFGR_I2SSRC_0
)

	)

327 
	#RCC_I2SAPBCLKSOURCE_PLLSRC
 ((
uöt32_t
)
RCC_DCKCFGR_I2SSRC_1
)

	)

334 #i‡
deföed
(
STM32F446xx
)

338 
	#RCC_I2SCLKSour˚_PLLI2S
 ((
uöt32_t
)0x00)

	)

339 
	#RCC_I2SCLKSour˚_Ext
 ((
uöt32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

340 
	#RCC_I2SCLKSour˚_PLL
 ((
uöt32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

341 
	#RCC_I2SCLKSour˚_HSI_HSE
 ((
uöt32_t
)
RCC_DCKCFGR_I2S1SRC_0
 | 
RCC_DCKCFGR_I2S1SRC_1
)

	)

343 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_I2SCLKSour˚_PLLI2S
Ë|| ((SOURCEË=
RCC_I2SCLKSour˚_Ext
) || \

344 ((
SOURCE
Ë=
RCC_I2SCLKSour˚_PLL
Ë|| ((SOURCEË=
RCC_I2SCLKSour˚_HSI_HSE
))

	)

352 
	#RCC_I2SBus_APB1
 ((
uöt8_t
)0x00)

	)

353 
	#RCC_I2SBus_APB2
 ((
uöt8_t
)0x01)

	)

354 
	#IS_RCC_I2S_APBx
(
BUS
Ë(((BUSË=
RCC_I2SBus_APB1
Ë|| ((BUSË=
RCC_I2SBus_APB2
))

	)

362 
	#RCC_SAICLKSour˚_PLLSAI
 ((
uöt32_t
)0x00)

	)

363 
	#RCC_SAICLKSour˚_PLLI2S
 ((
uöt32_t
)
RCC_DCKCFGR_SAI1SRC_0
)

	)

364 
	#RCC_SAICLKSour˚_PLL
 ((
uöt32_t
)
RCC_DCKCFGR_SAI1SRC_1
)

	)

365 
	#RCC_SAICLKSour˚_HSI_HSE
 ((
uöt32_t
)
RCC_DCKCFGR_SAI1SRC_0
 | 
RCC_DCKCFGR_SAI1SRC_1
)

	)

367 
	#IS_RCC_SAICLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SAICLKSour˚_PLLSAI
Ë|| ((SOURCEË=
RCC_SAICLKSour˚_PLLI2S
) || \

368 ((
SOURCE
Ë=
RCC_SAICLKSour˚_PLL
Ë|| ((SOURCEË=
RCC_SAICLKSour˚_HSI_HSE
))

	)

376 
	#RCC_SAIIn°™˚_SAI1
 ((
uöt8_t
)0x00)

	)

377 
	#RCC_SAIIn°™˚_SAI2
 ((
uöt8_t
)0x01)

	)

378 
	#IS_RCC_SAI_INSTANCE
(
BUS
Ë(((BUSË=
RCC_SAIIn°™˚_SAI1
Ë|| ((BUSË=
RCC_SAIIn°™˚_SAI2
))

	)

384 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F469_479xx
)

388 
	#RCC_I2S2CLKSour˚_PLLI2S
 ((
uöt8_t
)0x00)

	)

389 
	#RCC_I2S2CLKSour˚_Ext
 ((
uöt8_t
)0x01)

	)

391 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_I2S2CLKSour˚_PLLI2S
Ë|| ((SOURCEË=
RCC_I2S2CLKSour˚_Ext
))

	)

399 
	#RCC_SAIACLKSour˚_PLLSAI
 ((
uöt32_t
)0x00000000)

	)

400 
	#RCC_SAIACLKSour˚_PLLI2S
 ((
uöt32_t
)0x00100000)

	)

401 
	#RCC_SAIACLKSour˚_Ext
 ((
uöt32_t
)0x00200000)

	)

403 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SAIACLKSour˚_PLLI2S
) ||\

404 ((
SOURCE
Ë=
RCC_SAIACLKSour˚_PLLSAI
) ||\

405 ((
SOURCE
Ë=
RCC_SAIACLKSour˚_Ext
))

	)

413 
	#RCC_SAIBCLKSour˚_PLLSAI
 ((
uöt32_t
)0x00000000)

	)

414 
	#RCC_SAIBCLKSour˚_PLLI2S
 ((
uöt32_t
)0x00400000)

	)

415 
	#RCC_SAIBCLKSour˚_Ext
 ((
uöt32_t
)0x00800000)

	)

417 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SAIBCLKSour˚_PLLI2S
) ||\

418 ((
SOURCE
Ë=
RCC_SAIBCLKSour˚_PLLSAI
) ||\

419 ((
SOURCE
Ë=
RCC_SAIBCLKSour˚_Ext
))

	)

428 
	#RCC_TIMPªscDeß˘iv©ed
 ((
uöt8_t
)0x00)

	)

429 
	#RCC_TIMPªscA˘iv©ed
 ((
uöt8_t
)0x01)

	)

431 
	#IS_RCC_TIMCLK_PRESCALER
(
VALUE
Ë(((VALUEË=
RCC_TIMPªscDeß˘iv©ed
Ë|| ((VALUEË=
RCC_TIMPªscA˘iv©ed
))

	)

436 #i‡
deföed
(
STM32F469_479xx
)

440 
	#RCC_DSICLKSour˚_PHY
 ((
uöt8_t
)0x00)

	)

441 
	#RCC_DSICLKSour˚_PLLR
 ((
uöt8_t
)0x01)

	)

442 
	#IS_RCC_DSI_CLOCKSOURCE
(
CLKSOURCE
Ë(((CLKSOURCEË=
RCC_DSICLKSour˚_PHY
) || \

443 ((
CLKSOURCE
Ë=
RCC_DSICLKSour˚_PLLR
))

	)

449 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

453 
	#RCC_SDIOCLKSour˚_48MHZ
 ((
uöt8_t
)0x00)

	)

454 
	#RCC_SDIOCLKSour˚_SYSCLK
 ((
uöt8_t
)0x01)

	)

455 
	#IS_RCC_SDIO_CLOCKSOURCE
(
CLKSOURCE
Ë(((CLKSOURCEË=
RCC_SDIOCLKSour˚_48MHZ
) || \

456 ((
CLKSOURCE
Ë=
RCC_SDIOCLKSour˚_SYSCLK
))

	)

465 
	#RCC_48MHZCLKSour˚_PLL
 ((
uöt8_t
)0x00)

	)

466 
	#RCC_48MHZCLKSour˚_PLLSAI
 ((
uöt8_t
)0x01)

	)

467 
	#IS_RCC_48MHZ_CLOCKSOURCE
(
CLKSOURCE
Ë(((CLKSOURCEË=
RCC_48MHZCLKSour˚_PLL
) || \

468 ((
CLKSOURCE
Ë=
RCC_48MHZCLKSour˚_PLLSAI
))

	)

474 #i‡
deföed
(
STM32F446xx
)

478 
	#RCC_SPDIFRXCLKSour˚_PLLR
 ((
uöt8_t
)0x00)

	)

479 
	#RCC_SPDIFRXCLKSour˚_PLLI2SP
 ((
uöt8_t
)0x01)

	)

480 
	#IS_RCC_SPDIFRX_CLOCKSOURCE
(
CLKSOURCE
Ë(((CLKSOURCEË=
RCC_SPDIFRXCLKSour˚_PLLR
) || \

481 ((
CLKSOURCE
Ë=
RCC_SPDIFRXCLKSour˚_PLLI2SP
))

	)

489 
	#RCC_CECCLKSour˚_HSIDiv488
 ((
uöt8_t
)0x00)

	)

490 
	#RCC_CECCLKSour˚_LSE
 ((
uöt8_t
)0x01)

	)

491 
	#IS_RCC_CEC_CLOCKSOURCE
(
CLKSOURCE
Ë(((CLKSOURCEË=
RCC_CECCLKSour˚_HSIDiv488
) || \

492 ((
CLKSOURCE
Ë=
RCC_CECCLKSour˚_LSE
))

	)

500 
	#RCC_AHB1ClockG©ög_APB1Bridge
 ((
uöt32_t
)0x00000001)

	)

501 
	#RCC_AHB1ClockG©ög_APB2Bridge
 ((
uöt32_t
)0x00000002)

	)

502 
	#RCC_AHB1ClockG©ög_CM4DBG
 ((
uöt32_t
)0x00000004)

	)

503 
	#RCC_AHB1ClockG©ög_SPARE
 ((
uöt32_t
)0x00000008)

	)

504 
	#RCC_AHB1ClockG©ög_SRAM
 ((
uöt32_t
)0x00000010)

	)

505 
	#RCC_AHB1ClockG©ög_FLITF
 ((
uöt32_t
)0x00000020)

	)

506 
	#RCC_AHB1ClockG©ög_RCC
 ((
uöt32_t
)0x00000040)

	)

508 
	#IS_RCC_AHB1_CLOCKGATING
(
PERIPH
Ë((((PERIPHË& 0xFFFFFF80Ë=0x00Ë&& ((PERIPHË!0x00))

	)

515 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F4446xx
)

519 
	#RCC_FMPI2C1CLKSour˚_APB1
 ((
uöt32_t
)0x00)

	)

520 
	#RCC_FMPI2C1CLKSour˚_SYSCLK
 ((
uöt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

521 
	#RCC_FMPI2C1CLKSour˚_HSI
 ((
uöt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

523 
	#IS_RCC_FMPI2C1_CLOCKSOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_FMPI2C1CLKSour˚_APB1
Ë|| ((SOURCEË=
RCC_FMPI2C1CLKSour˚_SYSCLK
) || \

524 ((
SOURCE
Ë=
RCC_FMPI2C1CLKSour˚_HSI
))

	)

533 
	#RCC_AHB1Pîùh_GPIOA
 ((
uöt32_t
)0x00000001)

	)

534 
	#RCC_AHB1Pîùh_GPIOB
 ((
uöt32_t
)0x00000002)

	)

535 
	#RCC_AHB1Pîùh_GPIOC
 ((
uöt32_t
)0x00000004)

	)

536 
	#RCC_AHB1Pîùh_GPIOD
 ((
uöt32_t
)0x00000008)

	)

537 
	#RCC_AHB1Pîùh_GPIOE
 ((
uöt32_t
)0x00000010)

	)

538 
	#RCC_AHB1Pîùh_GPIOF
 ((
uöt32_t
)0x00000020)

	)

539 
	#RCC_AHB1Pîùh_GPIOG
 ((
uöt32_t
)0x00000040)

	)

540 
	#RCC_AHB1Pîùh_GPIOH
 ((
uöt32_t
)0x00000080)

	)

541 
	#RCC_AHB1Pîùh_GPIOI
 ((
uöt32_t
)0x00000100)

	)

542 
	#RCC_AHB1Pîùh_GPIOJ
 ((
uöt32_t
)0x00000200)

	)

543 
	#RCC_AHB1Pîùh_GPIOK
 ((
uöt32_t
)0x00000400)

	)

544 
	#RCC_AHB1Pîùh_CRC
 ((
uöt32_t
)0x00001000)

	)

545 
	#RCC_AHB1Pîùh_FLITF
 ((
uöt32_t
)0x00008000)

	)

546 
	#RCC_AHB1Pîùh_SRAM1
 ((
uöt32_t
)0x00010000)

	)

547 
	#RCC_AHB1Pîùh_SRAM2
 ((
uöt32_t
)0x00020000)

	)

548 
	#RCC_AHB1Pîùh_BKPSRAM
 ((
uöt32_t
)0x00040000)

	)

549 
	#RCC_AHB1Pîùh_SRAM3
 ((
uöt32_t
)0x00080000)

	)

550 
	#RCC_AHB1Pîùh_CCMDATARAMEN
 ((
uöt32_t
)0x00100000)

	)

551 
	#RCC_AHB1Pîùh_DMA1
 ((
uöt32_t
)0x00200000)

	)

552 
	#RCC_AHB1Pîùh_DMA2
 ((
uöt32_t
)0x00400000)

	)

553 
	#RCC_AHB1Pîùh_DMA2D
 ((
uöt32_t
)0x00800000)

	)

554 
	#RCC_AHB1Pîùh_ETH_MAC
 ((
uöt32_t
)0x02000000)

	)

555 
	#RCC_AHB1Pîùh_ETH_MAC_Tx
 ((
uöt32_t
)0x04000000)

	)

556 
	#RCC_AHB1Pîùh_ETH_MAC_Rx
 ((
uöt32_t
)0x08000000)

	)

557 
	#RCC_AHB1Pîùh_ETH_MAC_PTP
 ((
uöt32_t
)0x10000000)

	)

558 
	#RCC_AHB1Pîùh_OTG_HS
 ((
uöt32_t
)0x20000000)

	)

559 
	#RCC_AHB1Pîùh_OTG_HS_ULPI
 ((
uöt32_t
)0x40000000)

	)

560 #i‡
deföed
(
STM32F410xx
)

561 
	#RCC_AHB1Pîùh_RNG
 ((
uöt32_t
)0x80000000)

	)

563 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x010BE800Ë=0x00Ë&& ((PERIPHË!0x00))

	)

564 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x51FE800Ë=0x00Ë&& ((PERIPHË!0x00))

	)

565 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x01106800Ë=0x00Ë&& ((PERIPHË!0x00))

	)

574 
	#RCC_AHB2Pîùh_DCMI
 ((
uöt32_t
)0x00000001)

	)

575 
	#RCC_AHB2Pîùh_CRYP
 ((
uöt32_t
)0x00000010)

	)

576 
	#RCC_AHB2Pîùh_HASH
 ((
uöt32_t
)0x00000020)

	)

577 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

578 
	#RCC_AHB2Pîùh_RNG
 ((
uöt32_t
)0x00000040)

	)

580 
	#RCC_AHB2Pîùh_OTG_FS
 ((
uöt32_t
)0x00000080)

	)

581 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFF0EË=0x00Ë&& ((PERIPHË!0x00))

	)

589 #i‡
deföed
(
STM32F40_41xxx
)

590 
	#RCC_AHB3Pîùh_FSMC
 ((
uöt32_t
)0x00000001)

	)

591 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFFEË=0x00Ë&& ((PERIPHË!0x00))

	)

594 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
)

595 
	#RCC_AHB3Pîùh_FMC
 ((
uöt32_t
)0x00000001)

	)

596 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFFEË=0x00Ë&& ((PERIPHË!0x00))

	)

599 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

600 
	#RCC_AHB3Pîùh_FMC
 ((
uöt32_t
)0x00000001)

	)

601 
	#RCC_AHB3Pîùh_QSPI
 ((
uöt32_t
)0x00000002)

	)

602 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFFCË=0x00Ë&& ((PERIPHË!0x00))

	)

612 
	#RCC_APB1Pîùh_TIM2
 ((
uöt32_t
)0x00000001)

	)

613 
	#RCC_APB1Pîùh_TIM3
 ((
uöt32_t
)0x00000002)

	)

614 
	#RCC_APB1Pîùh_TIM4
 ((
uöt32_t
)0x00000004)

	)

615 
	#RCC_APB1Pîùh_TIM5
 ((
uöt32_t
)0x00000008)

	)

616 
	#RCC_APB1Pîùh_TIM6
 ((
uöt32_t
)0x00000010)

	)

617 
	#RCC_APB1Pîùh_TIM7
 ((
uöt32_t
)0x00000020)

	)

618 
	#RCC_APB1Pîùh_TIM12
 ((
uöt32_t
)0x00000040)

	)

619 
	#RCC_APB1Pîùh_TIM13
 ((
uöt32_t
)0x00000080)

	)

620 
	#RCC_APB1Pîùh_TIM14
 ((
uöt32_t
)0x00000100)

	)

621 #i‡
deföed
(
STM32F410xx
)

622 
	#RCC_APB1Pîùh_LPTIM1
 ((
uöt32_t
)0x00000200)

	)

624 
	#RCC_APB1Pîùh_WWDG
 ((
uöt32_t
)0x00000800)

	)

625 
	#RCC_APB1Pîùh_SPI2
 ((
uöt32_t
)0x00004000)

	)

626 
	#RCC_APB1Pîùh_SPI3
 ((
uöt32_t
)0x00008000)

	)

627 #i‡
deföed
(
STM32F446xx
)

628 
	#RCC_APB1Pîùh_SPDIFRX
 ((
uöt32_t
)0x00010000)

	)

630 
	#RCC_APB1Pîùh_USART2
 ((
uöt32_t
)0x00020000)

	)

631 
	#RCC_APB1Pîùh_USART3
 ((
uöt32_t
)0x00040000)

	)

632 
	#RCC_APB1Pîùh_UART4
 ((
uöt32_t
)0x00080000)

	)

633 
	#RCC_APB1Pîùh_UART5
 ((
uöt32_t
)0x00100000)

	)

634 
	#RCC_APB1Pîùh_I2C1
 ((
uöt32_t
)0x00200000)

	)

635 
	#RCC_APB1Pîùh_I2C2
 ((
uöt32_t
)0x00400000)

	)

636 
	#RCC_APB1Pîùh_I2C3
 ((
uöt32_t
)0x00800000)

	)

637 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

638 
	#RCC_APB1Pîùh_FMPI2C1
 ((
uöt32_t
)0x01000000)

	)

640 
	#RCC_APB1Pîùh_CAN1
 ((
uöt32_t
)0x02000000)

	)

641 
	#RCC_APB1Pîùh_CAN2
 ((
uöt32_t
)0x04000000)

	)

642 #i‡
deföed
(
STM32F446xx
)

643 
	#RCC_APB1Pîùh_CEC
 ((
uöt32_t
)0x08000000)

	)

645 
	#RCC_APB1Pîùh_PWR
 ((
uöt32_t
)0x10000000)

	)

646 
	#RCC_APB1Pîùh_DAC
 ((
uöt32_t
)0x20000000)

	)

647 
	#RCC_APB1Pîùh_UART7
 ((
uöt32_t
)0x40000000)

	)

648 
	#RCC_APB1Pîùh_UART8
 ((
uöt32_t
)0x80000000)

	)

649 
	#IS_RCC_APB1_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x00003600Ë=0x00Ë&& ((PERIPHË!0x00))

	)

657 
	#RCC_APB2Pîùh_TIM1
 ((
uöt32_t
)0x00000001)

	)

658 
	#RCC_APB2Pîùh_TIM8
 ((
uöt32_t
)0x00000002)

	)

659 
	#RCC_APB2Pîùh_USART1
 ((
uöt32_t
)0x00000010)

	)

660 
	#RCC_APB2Pîùh_USART6
 ((
uöt32_t
)0x00000020)

	)

661 
	#RCC_APB2Pîùh_ADC
 ((
uöt32_t
)0x00000100)

	)

662 
	#RCC_APB2Pîùh_ADC1
 ((
uöt32_t
)0x00000100)

	)

663 
	#RCC_APB2Pîùh_ADC2
 ((
uöt32_t
)0x00000200)

	)

664 
	#RCC_APB2Pîùh_ADC3
 ((
uöt32_t
)0x00000400)

	)

665 
	#RCC_APB2Pîùh_SDIO
 ((
uöt32_t
)0x00000800)

	)

666 
	#RCC_APB2Pîùh_SPI1
 ((
uöt32_t
)0x00001000)

	)

667 
	#RCC_APB2Pîùh_SPI4
 ((
uöt32_t
)0x00002000)

	)

668 
	#RCC_APB2Pîùh_SYSCFG
 ((
uöt32_t
)0x00004000)

	)

669 
	#RCC_APB2Pîùh_TIM9
 ((
uöt32_t
)0x00010000)

	)

670 
	#RCC_APB2Pîùh_TIM10
 ((
uöt32_t
)0x00020000)

	)

671 
	#RCC_APB2Pîùh_TIM11
 ((
uöt32_t
)0x00040000)

	)

672 
	#RCC_APB2Pîùh_SPI5
 ((
uöt32_t
)0x00100000)

	)

673 
	#RCC_APB2Pîùh_SPI6
 ((
uöt32_t
)0x00200000)

	)

674 
	#RCC_APB2Pîùh_SAI1
 ((
uöt32_t
)0x00400000)

	)

675 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

676 
	#RCC_APB2Pîùh_SAI2
 ((
uöt32_t
)0x00800000)

	)

678 
	#RCC_APB2Pîùh_LTDC
 ((
uöt32_t
)0x04000000)

	)

679 #i‡
deföed
(
STM32F469_479xx
)

680 
	#RCC_APB2Pîùh_DSI
 ((
uöt32_t
)0x08000000)

	)

683 
	#IS_RCC_APB2_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xF30880CCË=0x00Ë&& ((PERIPHË!0x00))

	)

684 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xF30886CCË=0x00Ë&& ((PERIPHË!0x00))

	)

693 
	#RCC_MCO1Sour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

694 
	#RCC_MCO1Sour˚_LSE
 ((
uöt32_t
)0x00200000)

	)

695 
	#RCC_MCO1Sour˚_HSE
 ((
uöt32_t
)0x00400000)

	)

696 
	#RCC_MCO1Sour˚_PLLCLK
 ((
uöt32_t
)0x00600000)

	)

697 
	#RCC_MCO1Div_1
 ((
uöt32_t
)0x00000000)

	)

698 
	#RCC_MCO1Div_2
 ((
uöt32_t
)0x04000000)

	)

699 
	#RCC_MCO1Div_3
 ((
uöt32_t
)0x05000000)

	)

700 
	#RCC_MCO1Div_4
 ((
uöt32_t
)0x06000000)

	)

701 
	#RCC_MCO1Div_5
 ((
uöt32_t
)0x07000000)

	)

702 
	#IS_RCC_MCO1SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_MCO1Sour˚_HSI
Ë|| ((SOURCEË=
RCC_MCO1Sour˚_LSE
) || \

703 ((
SOURCE
Ë=
RCC_MCO1Sour˚_HSE
Ë|| ((SOURCEË=
RCC_MCO1Sour˚_PLLCLK
))

	)

705 
	#IS_RCC_MCO1DIV
(
DIV
Ë(((DIVË=
RCC_MCO1Div_1
Ë|| ((DIVË=
RCC_MCO1Div_2
) || \

706 ((
DIV
Ë=
RCC_MCO1Div_3
Ë|| ((DIVË=
RCC_MCO1Div_4
) || \

707 ((
DIV
Ë=
RCC_MCO1Div_5
))

	)

715 
	#RCC_MCO2Sour˚_SYSCLK
 ((
uöt32_t
)0x00000000)

	)

716 
	#RCC_MCO2Sour˚_PLLI2SCLK
 ((
uöt32_t
)0x40000000)

	)

717 
	#RCC_MCO2Sour˚_HSE
 ((
uöt32_t
)0x80000000)

	)

718 
	#RCC_MCO2Sour˚_PLLCLK
 ((
uöt32_t
)0xC0000000)

	)

719 
	#RCC_MCO2Div_1
 ((
uöt32_t
)0x00000000)

	)

720 
	#RCC_MCO2Div_2
 ((
uöt32_t
)0x20000000)

	)

721 
	#RCC_MCO2Div_3
 ((
uöt32_t
)0x28000000)

	)

722 
	#RCC_MCO2Div_4
 ((
uöt32_t
)0x30000000)

	)

723 
	#RCC_MCO2Div_5
 ((
uöt32_t
)0x38000000)

	)

724 
	#IS_RCC_MCO2SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_MCO2Sour˚_SYSCLK
Ë|| ((SOURCEË=
RCC_MCO2Sour˚_PLLI2SCLK
)|| \

725 ((
SOURCE
Ë=
RCC_MCO2Sour˚_HSE
Ë|| ((SOURCEË=
RCC_MCO2Sour˚_PLLCLK
))

	)

727 
	#IS_RCC_MCO2DIV
(
DIV
Ë(((DIVË=
RCC_MCO2Div_1
Ë|| ((DIVË=
RCC_MCO2Div_2
) || \

728 ((
DIV
Ë=
RCC_MCO2Div_3
Ë|| ((DIVË=
RCC_MCO2Div_4
) || \

729 ((
DIV
Ë=
RCC_MCO2Div_5
))

	)

737 
	#RCC_FLAG_HSIRDY
 ((
uöt8_t
)0x21)

	)

738 
	#RCC_FLAG_HSERDY
 ((
uöt8_t
)0x31)

	)

739 
	#RCC_FLAG_PLLRDY
 ((
uöt8_t
)0x39)

	)

740 
	#RCC_FLAG_PLLI2SRDY
 ((
uöt8_t
)0x3B)

	)

741 
	#RCC_FLAG_PLLSAIRDY
 ((
uöt8_t
)0x3D)

	)

742 
	#RCC_FLAG_LSERDY
 ((
uöt8_t
)0x41)

	)

743 
	#RCC_FLAG_LSIRDY
 ((
uöt8_t
)0x61)

	)

744 
	#RCC_FLAG_BORRST
 ((
uöt8_t
)0x79)

	)

745 
	#RCC_FLAG_PINRST
 ((
uöt8_t
)0x7A)

	)

746 
	#RCC_FLAG_PORRST
 ((
uöt8_t
)0x7B)

	)

747 
	#RCC_FLAG_SFTRST
 ((
uöt8_t
)0x7C)

	)

748 
	#RCC_FLAG_IWDGRST
 ((
uöt8_t
)0x7D)

	)

749 
	#RCC_FLAG_WWDGRST
 ((
uöt8_t
)0x7E)

	)

750 
	#RCC_FLAG_LPWRRST
 ((
uöt8_t
)0x7F)

	)

752 
	#IS_RCC_FLAG
(
FLAG
Ë(((FLAGË=
RCC_FLAG_HSIRDY
Ë|| ((FLAGË=
RCC_FLAG_HSERDY
) || \

753 ((
FLAG
Ë=
RCC_FLAG_PLLRDY
Ë|| ((FLAGË=
RCC_FLAG_LSERDY
) || \

754 ((
FLAG
Ë=
RCC_FLAG_LSIRDY
Ë|| ((FLAGË=
RCC_FLAG_BORRST
) || \

755 ((
FLAG
Ë=
RCC_FLAG_PINRST
Ë|| ((FLAGË=
RCC_FLAG_PORRST
) || \

756 ((
FLAG
Ë=
RCC_FLAG_SFTRST
Ë|| ((FLAGË=
RCC_FLAG_IWDGRST
)|| \

757 ((
FLAG
Ë=
RCC_FLAG_WWDGRST
Ë|| ((FLAGË=
RCC_FLAG_LPWRRST
)|| \

758 ((
FLAG
Ë=
RCC_FLAG_PLLI2SRDY
)|| ((FLAGË=
RCC_FLAG_PLLSAIRDY
))

	)

760 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
Ë((VALUEË<0x1F)

	)

773 
RCC_DeInô
();

776 
RCC_HSEC⁄fig
(
uöt8_t
 
RCC_HSE
);

777 
Eº‹Sètus
 
RCC_WaôF‹HSESèπUp
();

778 
RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
);

779 
RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

780 
RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
);

781 
RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

783 
RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

785 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

786 
RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
, uöt32_à
PLLR
);

789 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

790 
RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
);

793 
RCC_PLLI2SCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

795 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F401xx
)

796 
RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
);

798 #i‡
deföed
(
STM32F411xE
)

799 
RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
, uöt32_à
PLLI2SM
);

801 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

802 
RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SQ
, uöt32_à
PLLI2SR
);

804 #i‡
deföed
(
STM32F446xx
)

805 
RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SM
, uöt32_à
PLLI2SN
, uöt32_à
PLLI2SP
, uöt32_à
PLLI2SQ
, uöt32_à
PLLI2SR
);

808 
RCC_PLLSAICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

809 #i‡
deföed
(
STM32F469_479xx
)

810 
RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIN
, uöt32_à
PLLSAIP
, uöt32_à
PLLSAIQ
, uöt32_à
PLLSAIR
);

812 #i‡
deföed
(
STM32F446xx
)

813 
RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIM
, uöt32_à
PLLSAIN
, uöt32_à
PLLSAIP
, uöt32_à
PLLSAIQ
);

815 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

816 
RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIN
, uöt32_à
PLLSAIQ
, uöt32_à
PLLSAIR
);

819 
RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

820 
RCC_MCO1C⁄fig
(
uöt32_t
 
RCC_MCO1Sour˚
, uöt32_à
RCC_MCO1Div
);

821 
RCC_MCO2C⁄fig
(
uöt32_t
 
RCC_MCO2Sour˚
, uöt32_à
RCC_MCO2Div
);

824 
RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
);

825 
uöt8_t
 
RCC_GëSYSCLKSour˚
();

826 
RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
);

827 
RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
);

828 
RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
);

829 
RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
);

832 
RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
);

833 
RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

834 
RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

836 #i‡
deföed
(
STM32F446xx
)

837 
RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SAPBx
, uöt32_à
RCC_I2SCLKSour˚
);

838 
RCC_SAICLKC⁄fig
(
uöt32_t
 
RCC_SAIIn°™˚
, uöt32_à
RCC_SAICLKSour˚
);

841 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F469_479xx
)

842 
RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SCLKSour˚
);

845 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

846 
RCC_SAIBlockACLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockACLKSour˚
);

847 
RCC_SAIBlockBCLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockBCLKSour˚
);

850 
RCC_SAIPLLI2SClkDivC⁄fig
(
uöt32_t
 
RCC_PLLI2SDivQ
);

851 
RCC_SAIPLLSAIClkDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivQ
);

853 
RCC_LTDCCLKDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivR
);

854 
RCC_TIMCLKPªsC⁄fig
(
uöt32_t
 
RCC_TIMCLKPªsˇÀr
);

856 
RCC_AHB1PîùhClockCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

857 
RCC_AHB2PîùhClockCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

858 
RCC_AHB3PîùhClockCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

859 
RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

860 
RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

862 
RCC_AHB1PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

863 
RCC_AHB2PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

864 
RCC_AHB3PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

865 
RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

866 
RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

868 
RCC_AHB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

869 
RCC_AHB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

870 
RCC_AHB3PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

871 
RCC_APB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

872 
RCC_APB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

875 
RCC_LSEModeC⁄fig
(
uöt8_t
 
RCC_Mode
);

878 #i‡
deföed
(
STM32F469_479xx
)

879 
RCC_DSIClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
);

883 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

884 
RCC_48MHzClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
);

885 
RCC_SDIOClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
);

889 #i‡
deföed
(
STM32F446xx
)

890 
RCC_AHB1ClockG©ögCmd
(
uöt32_t
 
RCC_AHB1ClockG©ög
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

891 
RCC_SPDIFRXClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
);

892 
RCC_CECClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
);

896 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

897 
RCC_FMPI2C1ClockSour˚C⁄fig
(
uöt32_t
 
RCC_ClockSour˚
);

901 #i‡
deföed
(
STM32F410xx
)

902 
RCC_LPTIM1ClockSour˚C⁄fig
(
uöt32_t
 
RCC_ClockSour˚
);

904 
RCC_MCO1Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

905 
RCC_MCO2Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

909 
RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

910 
FœgSètus
 
RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
);

911 
RCC_CÀ¨Fœg
();

912 
ITSètus
 
RCC_GëITSètus
(
uöt8_t
 
RCC_IT
);

913 
RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
);

915 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STD49B~1.H

30 #i‚de‡
__STM32F4xx_SPI_H


31 
	#__STM32F4xx_SPI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt16_t
 
SPI_Dúe˘i⁄
;

59 
uöt16_t
 
SPI_Mode
;

62 
uöt16_t
 
SPI_D©aSize
;

65 
uöt16_t
 
SPI_CPOL
;

68 
uöt16_t
 
SPI_CPHA
;

71 
uöt16_t
 
SPI_NSS
;

75 
uöt16_t
 
SPI_BaudR©ePªsˇÀr
;

81 
uöt16_t
 
SPI_Fú°Bô
;

84 
uöt16_t
 
SPI_CRCPﬁynomül
;

85 }
	tSPI_InôTy≥Def
;

94 
uöt16_t
 
I2S_Mode
;

97 
uöt16_t
 
I2S_Sènd¨d
;

100 
uöt16_t
 
I2S_D©aF‹m©
;

103 
uöt16_t
 
I2S_MCLKOuçut
;

106 
uöt32_t
 
I2S_AudioFªq
;

109 
uöt16_t
 
I2S_CPOL
;

111 }
	tI2S_InôTy≥Def
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPI1
) || \

120 ((
PERIPH
Ë=
SPI2
) || \

121 ((
PERIPH
Ë=
SPI3
) || \

122 ((
PERIPH
Ë=
SPI4
) || \

123 ((
PERIPH
Ë=
SPI5
) || \

124 ((
PERIPH
Ë=
SPI6
))

	)

126 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
Ë(((PERIPHË=
SPI1
) || \

127 ((
PERIPH
Ë=
SPI2
) || \

128 ((
PERIPH
Ë=
SPI3
) || \

129 ((
PERIPH
Ë=
SPI4
) || \

130 ((
PERIPH
Ë=
SPI5
) || \

131 ((
PERIPH
Ë=
SPI6
) || \

132 ((
PERIPH
Ë=
I2S2ext
) || \

133 ((
PERIPH
Ë=
I2S3ext
))

	)

135 
	#IS_SPI_23_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPI2
) || \

136 ((
PERIPH
Ë=
SPI3
))

	)

138 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
Ë(((PERIPHË=
SPI2
) || \

139 ((
PERIPH
Ë=
SPI3
) || \

140 ((
PERIPH
Ë=
I2S2ext
) || \

141 ((
PERIPH
Ë=
I2S3ext
))

	)

143 
	#IS_I2S_EXT_PERIPH
(
PERIPH
Ë(((PERIPHË=
I2S2ext
) || \

144 ((
PERIPH
Ë=
I2S3ext
))

	)

151 
	#SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
 ((
uöt16_t
)0x0000)

	)

152 
	#SPI_Dúe˘i⁄_2Löes_RxO∆y
 ((
uöt16_t
)0x0400)

	)

153 
	#SPI_Dúe˘i⁄_1Löe_Rx
 ((
uöt16_t
)0x8000)

	)

154 
	#SPI_Dúe˘i⁄_1Löe_Tx
 ((
uöt16_t
)0xC000)

	)

155 
	#IS_SPI_DIRECTION_MODE
(
MODE
Ë(((MODEË=
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
) || \

156 ((
MODE
Ë=
SPI_Dúe˘i⁄_2Löes_RxO∆y
) || \

157 ((
MODE
Ë=
SPI_Dúe˘i⁄_1Löe_Rx
) || \

158 ((
MODE
Ë=
SPI_Dúe˘i⁄_1Löe_Tx
))

	)

167 
	#SPI_Mode_Ma°î
 ((
uöt16_t
)0x0104)

	)

168 
	#SPI_Mode_Sœve
 ((
uöt16_t
)0x0000)

	)

169 
	#IS_SPI_MODE
(
MODE
Ë(((MODEË=
SPI_Mode_Ma°î
) || \

170 ((
MODE
Ë=
SPI_Mode_Sœve
))

	)

179 
	#SPI_D©aSize_16b
 ((
uöt16_t
)0x0800)

	)

180 
	#SPI_D©aSize_8b
 ((
uöt16_t
)0x0000)

	)

181 
	#IS_SPI_DATASIZE
(
DATASIZE
Ë(((DATASIZEË=
SPI_D©aSize_16b
) || \

182 ((
DATASIZE
Ë=
SPI_D©aSize_8b
))

	)

191 
	#SPI_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

192 
	#SPI_CPOL_High
 ((
uöt16_t
)0x0002)

	)

193 
	#IS_SPI_CPOL
(
CPOL
Ë(((CPOLË=
SPI_CPOL_Low
) || \

194 ((
CPOL
Ë=
SPI_CPOL_High
))

	)

203 
	#SPI_CPHA_1Edge
 ((
uöt16_t
)0x0000)

	)

204 
	#SPI_CPHA_2Edge
 ((
uöt16_t
)0x0001)

	)

205 
	#IS_SPI_CPHA
(
CPHA
Ë(((CPHAË=
SPI_CPHA_1Edge
) || \

206 ((
CPHA
Ë=
SPI_CPHA_2Edge
))

	)

215 
	#SPI_NSS_So·
 ((
uöt16_t
)0x0200)

	)

216 
	#SPI_NSS_H¨d
 ((
uöt16_t
)0x0000)

	)

217 
	#IS_SPI_NSS
(
NSS
Ë(((NSSË=
SPI_NSS_So·
) || \

218 ((
NSS
Ë=
SPI_NSS_H¨d
))

	)

227 
	#SPI_BaudR©ePªsˇÀr_2
 ((
uöt16_t
)0x0000)

	)

228 
	#SPI_BaudR©ePªsˇÀr_4
 ((
uöt16_t
)0x0008)

	)

229 
	#SPI_BaudR©ePªsˇÀr_8
 ((
uöt16_t
)0x0010)

	)

230 
	#SPI_BaudR©ePªsˇÀr_16
 ((
uöt16_t
)0x0018)

	)

231 
	#SPI_BaudR©ePªsˇÀr_32
 ((
uöt16_t
)0x0020)

	)

232 
	#SPI_BaudR©ePªsˇÀr_64
 ((
uöt16_t
)0x0028)

	)

233 
	#SPI_BaudR©ePªsˇÀr_128
 ((
uöt16_t
)0x0030)

	)

234 
	#SPI_BaudR©ePªsˇÀr_256
 ((
uöt16_t
)0x0038)

	)

235 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
SPI_BaudR©ePªsˇÀr_2
) || \

236 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_4
) || \

237 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_8
) || \

238 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_16
) || \

239 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_32
) || \

240 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_64
) || \

241 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_128
) || \

242 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_256
))

	)

251 
	#SPI_Fú°Bô_MSB
 ((
uöt16_t
)0x0000)

	)

252 
	#SPI_Fú°Bô_LSB
 ((
uöt16_t
)0x0080)

	)

253 
	#IS_SPI_FIRST_BIT
(
BIT
Ë(((BITË=
SPI_Fú°Bô_MSB
) || \

254 ((
BIT
Ë=
SPI_Fú°Bô_LSB
))

	)

263 
	#I2S_Mode_SœveTx
 ((
uöt16_t
)0x0000)

	)

264 
	#I2S_Mode_SœveRx
 ((
uöt16_t
)0x0100)

	)

265 
	#I2S_Mode_Ma°îTx
 ((
uöt16_t
)0x0200)

	)

266 
	#I2S_Mode_Ma°îRx
 ((
uöt16_t
)0x0300)

	)

267 
	#IS_I2S_MODE
(
MODE
Ë(((MODEË=
I2S_Mode_SœveTx
) || \

268 ((
MODE
Ë=
I2S_Mode_SœveRx
) || \

269 ((
MODE
Ë=
I2S_Mode_Ma°îTx
)|| \

270 ((
MODE
Ë=
I2S_Mode_Ma°îRx
))

	)

280 
	#I2S_Sènd¨d_Phûlùs
 ((
uöt16_t
)0x0000)

	)

281 
	#I2S_Sènd¨d_MSB
 ((
uöt16_t
)0x0010)

	)

282 
	#I2S_Sènd¨d_LSB
 ((
uöt16_t
)0x0020)

	)

283 
	#I2S_Sènd¨d_PCMSh‹t
 ((
uöt16_t
)0x0030)

	)

284 
	#I2S_Sènd¨d_PCML⁄g
 ((
uöt16_t
)0x00B0)

	)

285 
	#IS_I2S_STANDARD
(
STANDARD
Ë(((STANDARDË=
I2S_Sènd¨d_Phûlùs
) || \

286 ((
STANDARD
Ë=
I2S_Sènd¨d_MSB
) || \

287 ((
STANDARD
Ë=
I2S_Sènd¨d_LSB
) || \

288 ((
STANDARD
Ë=
I2S_Sènd¨d_PCMSh‹t
) || \

289 ((
STANDARD
Ë=
I2S_Sènd¨d_PCML⁄g
))

	)

298 
	#I2S_D©aF‹m©_16b
 ((
uöt16_t
)0x0000)

	)

299 
	#I2S_D©aF‹m©_16bexãnded
 ((
uöt16_t
)0x0001)

	)

300 
	#I2S_D©aF‹m©_24b
 ((
uöt16_t
)0x0003)

	)

301 
	#I2S_D©aF‹m©_32b
 ((
uöt16_t
)0x0005)

	)

302 
	#IS_I2S_DATA_FORMAT
(
FORMAT
Ë(((FORMATË=
I2S_D©aF‹m©_16b
) || \

303 ((
FORMAT
Ë=
I2S_D©aF‹m©_16bexãnded
) || \

304 ((
FORMAT
Ë=
I2S_D©aF‹m©_24b
) || \

305 ((
FORMAT
Ë=
I2S_D©aF‹m©_32b
))

	)

314 
	#I2S_MCLKOuçut_E«bÀ
 ((
uöt16_t
)0x0200)

	)

315 
	#I2S_MCLKOuçut_DißbÀ
 ((
uöt16_t
)0x0000)

	)

316 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
I2S_MCLKOuçut_E«bÀ
) || \

317 ((
OUTPUT
Ë=
I2S_MCLKOuçut_DißbÀ
))

	)

326 
	#I2S_AudioFªq_192k
 ((
uöt32_t
)192000)

	)

327 
	#I2S_AudioFªq_96k
 ((
uöt32_t
)96000)

	)

328 
	#I2S_AudioFªq_48k
 ((
uöt32_t
)48000)

	)

329 
	#I2S_AudioFªq_44k
 ((
uöt32_t
)44100)

	)

330 
	#I2S_AudioFªq_32k
 ((
uöt32_t
)32000)

	)

331 
	#I2S_AudioFªq_22k
 ((
uöt32_t
)22050)

	)

332 
	#I2S_AudioFªq_16k
 ((
uöt32_t
)16000)

	)

333 
	#I2S_AudioFªq_11k
 ((
uöt32_t
)11025)

	)

334 
	#I2S_AudioFªq_8k
 ((
uöt32_t
)8000)

	)

335 
	#I2S_AudioFªq_DeÁu…
 ((
uöt32_t
)2)

	)

337 
	#IS_I2S_AUDIO_FREQ
(
FREQ
Ë((((FREQË>
I2S_AudioFªq_8k
) && \

338 ((
FREQ
Ë<
I2S_AudioFªq_192k
)) || \

339 ((
FREQ
Ë=
I2S_AudioFªq_DeÁu…
))

	)

348 
	#I2S_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

349 
	#I2S_CPOL_High
 ((
uöt16_t
)0x0008)

	)

350 
	#IS_I2S_CPOL
(
CPOL
Ë(((CPOLË=
I2S_CPOL_Low
) || \

351 ((
CPOL
Ë=
I2S_CPOL_High
))

	)

360 
	#SPI_I2S_DMAReq_Tx
 ((
uöt16_t
)0x0002)

	)

361 
	#SPI_I2S_DMAReq_Rx
 ((
uöt16_t
)0x0001)

	)

362 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt16_t
)0xFFFCË=0x00Ë&& ((DMAREQË!0x00))

	)

371 
	#SPI_NSSI¡î«lSo·_Së
 ((
uöt16_t
)0x0100)

	)

372 
	#SPI_NSSI¡î«lSo·_Re£t
 ((
uöt16_t
)0xFEFF)

	)

373 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
Ë(((INTERNALË=
SPI_NSSI¡î«lSo·_Së
) || \

374 ((
INTERNAL
Ë=
SPI_NSSI¡î«lSo·_Re£t
))

	)

383 
	#SPI_CRC_Tx
 ((
uöt8_t
)0x00)

	)

384 
	#SPI_CRC_Rx
 ((
uöt8_t
)0x01)

	)

385 
	#IS_SPI_CRC
(
CRC
Ë(((CRCË=
SPI_CRC_Tx
Ë|| ((CRCË=
SPI_CRC_Rx
))

	)

394 
	#SPI_Dúe˘i⁄_Rx
 ((
uöt16_t
)0xBFFF)

	)

395 
	#SPI_Dúe˘i⁄_Tx
 ((
uöt16_t
)0x4000)

	)

396 
	#IS_SPI_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
SPI_Dúe˘i⁄_Rx
) || \

397 ((
DIRECTION
Ë=
SPI_Dúe˘i⁄_Tx
))

	)

406 
	#SPI_I2S_IT_TXE
 ((
uöt8_t
)0x71)

	)

407 
	#SPI_I2S_IT_RXNE
 ((
uöt8_t
)0x60)

	)

408 
	#SPI_I2S_IT_ERR
 ((
uöt8_t
)0x50)

	)

409 
	#I2S_IT_UDR
 ((
uöt8_t
)0x53)

	)

410 
	#SPI_I2S_IT_TIFRFE
 ((
uöt8_t
)0x58)

	)

412 
	#IS_SPI_I2S_CONFIG_IT
(
IT
Ë(((ITË=
SPI_I2S_IT_TXE
) || \

413 ((
IT
Ë=
SPI_I2S_IT_RXNE
) || \

414 ((
IT
Ë=
SPI_I2S_IT_ERR
))

	)

416 
	#SPI_I2S_IT_OVR
 ((
uöt8_t
)0x56)

	)

417 
	#SPI_IT_MODF
 ((
uöt8_t
)0x55)

	)

418 
	#SPI_IT_CRCERR
 ((
uöt8_t
)0x54)

	)

420 
	#IS_SPI_I2S_CLEAR_IT
(
IT
Ë(((ITË=
SPI_IT_CRCERR
))

	)

422 
	#IS_SPI_I2S_GET_IT
(
IT
Ë(((ITË=
SPI_I2S_IT_RXNE
)|| ((ITË=
SPI_I2S_IT_TXE
) || \

423 ((
IT
Ë=
SPI_IT_CRCERR
Ë|| ((ITË=
SPI_IT_MODF
) || \

424 ((
IT
Ë=
SPI_I2S_IT_OVR
Ë|| ((ITË=
I2S_IT_UDR
) ||\

425 ((
IT
Ë=
SPI_I2S_IT_TIFRFE
))

	)

434 
	#SPI_I2S_FLAG_RXNE
 ((
uöt16_t
)0x0001)

	)

435 
	#SPI_I2S_FLAG_TXE
 ((
uöt16_t
)0x0002)

	)

436 
	#I2S_FLAG_CHSIDE
 ((
uöt16_t
)0x0004)

	)

437 
	#I2S_FLAG_UDR
 ((
uöt16_t
)0x0008)

	)

438 
	#SPI_FLAG_CRCERR
 ((
uöt16_t
)0x0010)

	)

439 
	#SPI_FLAG_MODF
 ((
uöt16_t
)0x0020)

	)

440 
	#SPI_I2S_FLAG_OVR
 ((
uöt16_t
)0x0040)

	)

441 
	#SPI_I2S_FLAG_BSY
 ((
uöt16_t
)0x0080)

	)

442 
	#SPI_I2S_FLAG_TIFRFE
 ((
uöt16_t
)0x0100)

	)

444 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
SPI_FLAG_CRCERR
))

	)

445 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
Ë(((FLAGË=
SPI_I2S_FLAG_BSY
Ë|| ((FLAGË=
SPI_I2S_FLAG_OVR
) || \

446 ((
FLAG
Ë=
SPI_FLAG_MODF
Ë|| ((FLAGË=
SPI_FLAG_CRCERR
) || \

447 ((
FLAG
Ë=
I2S_FLAG_UDR
Ë|| ((FLAGË=
I2S_FLAG_CHSIDE
) || \

448 ((
FLAG
Ë=
SPI_I2S_FLAG_TXE
Ë|| ((FLAGË=
SPI_I2S_FLAG_RXNE
)|| \

449 ((
FLAG
Ë=
SPI_I2S_FLAG_TIFRFE
))

	)

458 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
Ë((POLYNOMIALË>0x1)

	)

467 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

468 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

469 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

470 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

471 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

472 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

473 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

474 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

475 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

476 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

477 
	#SPI_DeInô
 
SPI_I2S_DeInô


	)

478 
	#SPI_ITC⁄fig
 
SPI_I2S_ITC⁄fig


	)

479 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

480 
	#SPI_SídD©a
 
SPI_I2S_SídD©a


	)

481 
	#SPI_Re˚iveD©a
 
SPI_I2S_Re˚iveD©a


	)

482 
	#SPI_GëFœgSètus
 
SPI_I2S_GëFœgSètus


	)

483 
	#SPI_CÀ¨Fœg
 
SPI_I2S_CÀ¨Fœg


	)

484 
	#SPI_GëITSètus
 
SPI_I2S_GëITSètus


	)

485 
	#SPI_CÀ¨ITPídögBô
 
SPI_I2S_CÀ¨ITPídögBô


	)

498 
SPI_I2S_DeInô
(
SPI_Ty≥Def
* 
SPIx
);

501 
SPI_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
SPI_InôTy≥Def
* 
SPI_InôSåu˘
);

502 
I2S_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

503 
SPI_Såu˘Inô
(
SPI_InôTy≥Def
* 
SPI_InôSåu˘
);

504 
I2S_Såu˘Inô
(
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

505 
SPI_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

506 
I2S_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

507 
SPI_D©aSizeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_D©aSize
);

508 
SPI_BiDúe˘i⁄ÆLöeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_Dúe˘i⁄
);

509 
SPI_NSSI¡î«lSo·w¨eC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_NSSI¡î«lSo·
);

510 
SPI_SSOuçutCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

511 
SPI_TIModeCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

513 
I2S_FuŒDu∂exC⁄fig
(
SPI_Ty≥Def
* 
I2Sxext
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

516 
SPI_I2S_SídD©a
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
D©a
);

517 
uöt16_t
 
SPI_I2S_Re˚iveD©a
(
SPI_Ty≥Def
* 
SPIx
);

520 
SPI_CÆcuœãCRC
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

521 
SPI_TønsmôCRC
(
SPI_Ty≥Def
* 
SPIx
);

522 
uöt16_t
 
SPI_GëCRC
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_CRC
);

523 
uöt16_t
 
SPI_GëCRCPﬁynomül
(
SPI_Ty≥Def
* 
SPIx
);

526 
SPI_I2S_DMACmd
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

529 
SPI_I2S_ITC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

530 
FœgSètus
 
SPI_I2S_GëFœgSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
);

531 
SPI_I2S_CÀ¨Fœg
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
);

532 
ITSètus
 
SPI_I2S_GëITSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
);

533 
SPI_I2S_CÀ¨ITPídögBô
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
);

535 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STE181~1.H

30 #i‚de‡
__STM32F4xx_DMA_H


31 
	#__STM32F4xx_DMA_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
DMA_Ch™√l
;

59 
uöt32_t
 
DMA_PîùhîÆBa£Addr
;

61 
uöt32_t
 
DMA_Mem‹y0Ba£Addr
;

65 
uöt32_t
 
DMA_DIR
;

69 
uöt32_t
 
DMA_Buf„rSize
;

73 
uöt32_t
 
DMA_PîùhîÆInc
;

76 
uöt32_t
 
DMA_Mem‹yInc
;

79 
uöt32_t
 
DMA_PîùhîÆD©aSize
;

82 
uöt32_t
 
DMA_Mem‹yD©aSize
;

85 
uöt32_t
 
DMA_Mode
;

90 
uöt32_t
 
DMA_Pri‹ôy
;

93 
uöt32_t
 
DMA_FIFOMode
;

98 
uöt32_t
 
DMA_FIFOThªshﬁd
;

101 
uöt32_t
 
DMA_Mem‹yBur°
;

106 
uöt32_t
 
DMA_PîùhîÆBur°
;

110 }
	tDMA_InôTy≥Def
;

118 
	#IS_DMA_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
DMA1_Såóm0
) || \

119 ((
PERIPH
Ë=
DMA1_Såóm1
) || \

120 ((
PERIPH
Ë=
DMA1_Såóm2
) || \

121 ((
PERIPH
Ë=
DMA1_Såóm3
) || \

122 ((
PERIPH
Ë=
DMA1_Såóm4
) || \

123 ((
PERIPH
Ë=
DMA1_Såóm5
) || \

124 ((
PERIPH
Ë=
DMA1_Såóm6
) || \

125 ((
PERIPH
Ë=
DMA1_Såóm7
) || \

126 ((
PERIPH
Ë=
DMA2_Såóm0
) || \

127 ((
PERIPH
Ë=
DMA2_Såóm1
) || \

128 ((
PERIPH
Ë=
DMA2_Såóm2
) || \

129 ((
PERIPH
Ë=
DMA2_Såóm3
) || \

130 ((
PERIPH
Ë=
DMA2_Såóm4
) || \

131 ((
PERIPH
Ë=
DMA2_Såóm5
) || \

132 ((
PERIPH
Ë=
DMA2_Såóm6
) || \

133 ((
PERIPH
Ë=
DMA2_Såóm7
))

	)

135 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
Ë(((CONTROLLERË=
DMA1
) || \

136 ((
CONTROLLER
Ë=
DMA2
))

	)

141 
	#DMA_Ch™√l_0
 ((
uöt32_t
)0x00000000)

	)

142 
	#DMA_Ch™√l_1
 ((
uöt32_t
)0x02000000)

	)

143 
	#DMA_Ch™√l_2
 ((
uöt32_t
)0x04000000)

	)

144 
	#DMA_Ch™√l_3
 ((
uöt32_t
)0x06000000)

	)

145 
	#DMA_Ch™√l_4
 ((
uöt32_t
)0x08000000)

	)

146 
	#DMA_Ch™√l_5
 ((
uöt32_t
)0x0A000000)

	)

147 
	#DMA_Ch™√l_6
 ((
uöt32_t
)0x0C000000)

	)

148 
	#DMA_Ch™√l_7
 ((
uöt32_t
)0x0E000000)

	)

150 
	#IS_DMA_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DMA_Ch™√l_0
) || \

151 ((
CHANNEL
Ë=
DMA_Ch™√l_1
) || \

152 ((
CHANNEL
Ë=
DMA_Ch™√l_2
) || \

153 ((
CHANNEL
Ë=
DMA_Ch™√l_3
) || \

154 ((
CHANNEL
Ë=
DMA_Ch™√l_4
) || \

155 ((
CHANNEL
Ë=
DMA_Ch™√l_5
) || \

156 ((
CHANNEL
Ë=
DMA_Ch™√l_6
) || \

157 ((
CHANNEL
Ë=
DMA_Ch™√l_7
))

	)

166 
	#DMA_DIR_PîùhîÆToMem‹y
 ((
uöt32_t
)0x00000000)

	)

167 
	#DMA_DIR_Mem‹yToPîùhîÆ
 ((
uöt32_t
)0x00000040)

	)

168 
	#DMA_DIR_Mem‹yToMem‹y
 ((
uöt32_t
)0x00000080)

	)

170 
	#IS_DMA_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
DMA_DIR_PîùhîÆToMem‹y
 ) || \

171 ((
DIRECTION
Ë=
DMA_DIR_Mem‹yToPîùhîÆ
) || \

172 ((
DIRECTION
Ë=
DMA_DIR_Mem‹yToMem‹y
))

	)

181 
	#IS_DMA_BUFFER_SIZE
(
SIZE
Ë(((SIZEË>0x1Ë&& ((SIZEË< 0x10000))

	)

190 
	#DMA_PîùhîÆInc_E«bÀ
 ((
uöt32_t
)0x00000200)

	)

191 
	#DMA_PîùhîÆInc_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

193 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
Ë(((STATEË=
DMA_PîùhîÆInc_E«bÀ
) || \

194 ((
STATE
Ë=
DMA_PîùhîÆInc_DißbÀ
))

	)

203 
	#DMA_Mem‹yInc_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

204 
	#DMA_Mem‹yInc_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

206 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
Ë(((STATEË=
DMA_Mem‹yInc_E«bÀ
) || \

207 ((
STATE
Ë=
DMA_Mem‹yInc_DißbÀ
))

	)

216 
	#DMA_PîùhîÆD©aSize_Byã
 ((
uöt32_t
)0x00000000)

	)

217 
	#DMA_PîùhîÆD©aSize_HÆfW‹d
 ((
uöt32_t
)0x00000800)

	)

218 
	#DMA_PîùhîÆD©aSize_W‹d
 ((
uöt32_t
)0x00001000)

	)

220 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
Ë(((SIZEË=
DMA_PîùhîÆD©aSize_Byã
) || \

221 ((
SIZE
Ë=
DMA_PîùhîÆD©aSize_HÆfW‹d
) || \

222 ((
SIZE
Ë=
DMA_PîùhîÆD©aSize_W‹d
))

	)

231 
	#DMA_Mem‹yD©aSize_Byã
 ((
uöt32_t
)0x00000000)

	)

232 
	#DMA_Mem‹yD©aSize_HÆfW‹d
 ((
uöt32_t
)0x00002000)

	)

233 
	#DMA_Mem‹yD©aSize_W‹d
 ((
uöt32_t
)0x00004000)

	)

235 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
Ë(((SIZEË=
DMA_Mem‹yD©aSize_Byã
) || \

236 ((
SIZE
Ë=
DMA_Mem‹yD©aSize_HÆfW‹d
) || \

237 ((
SIZE
Ë=
DMA_Mem‹yD©aSize_W‹d
 ))

	)

246 
	#DMA_Mode_N‹mÆ
 ((
uöt32_t
)0x00000000)

	)

247 
	#DMA_Mode_Cúcuœr
 ((
uöt32_t
)0x00000100)

	)

249 
	#IS_DMA_MODE
(
MODE
Ë(((MODEË=
DMA_Mode_N‹mÆ
 ) || \

250 ((
MODE
Ë=
DMA_Mode_Cúcuœr
))

	)

259 
	#DMA_Pri‹ôy_Low
 ((
uöt32_t
)0x00000000)

	)

260 
	#DMA_Pri‹ôy_Medium
 ((
uöt32_t
)0x00010000)

	)

261 
	#DMA_Pri‹ôy_High
 ((
uöt32_t
)0x00020000)

	)

262 
	#DMA_Pri‹ôy_VîyHigh
 ((
uöt32_t
)0x00030000)

	)

264 
	#IS_DMA_PRIORITY
(
PRIORITY
Ë(((PRIORITYË=
DMA_Pri‹ôy_Low
 ) || \

265 ((
PRIORITY
Ë=
DMA_Pri‹ôy_Medium
) || \

266 ((
PRIORITY
Ë=
DMA_Pri‹ôy_High
) || \

267 ((
PRIORITY
Ë=
DMA_Pri‹ôy_VîyHigh
))

	)

276 
	#DMA_FIFOMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

277 
	#DMA_FIFOMode_E«bÀ
 ((
uöt32_t
)0x00000004)

	)

279 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
Ë(((STATEË=
DMA_FIFOMode_DißbÀ
 ) || \

280 ((
STATE
Ë=
DMA_FIFOMode_E«bÀ
))

	)

289 
	#DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000000)

	)

290 
	#DMA_FIFOThªshﬁd_HÆfFuŒ
 ((
uöt32_t
)0x00000001)

	)

291 
	#DMA_FIFOThªshﬁd_3Qu¨ãrsFuŒ
 ((
uöt32_t
)0x00000002)

	)

292 
	#DMA_FIFOThªshﬁd_FuŒ
 ((
uöt32_t
)0x00000003)

	)

294 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
Ë(((THRESHOLDË=
DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
 ) || \

295 ((
THRESHOLD
Ë=
DMA_FIFOThªshﬁd_HÆfFuŒ
) || \

296 ((
THRESHOLD
Ë=
DMA_FIFOThªshﬁd_3Qu¨ãrsFuŒ
) || \

297 ((
THRESHOLD
Ë=
DMA_FIFOThªshﬁd_FuŒ
))

	)

306 
	#DMA_Mem‹yBur°_SögÀ
 ((
uöt32_t
)0x00000000)

	)

307 
	#DMA_Mem‹yBur°_INC4
 ((
uöt32_t
)0x00800000)

	)

308 
	#DMA_Mem‹yBur°_INC8
 ((
uöt32_t
)0x01000000)

	)

309 
	#DMA_Mem‹yBur°_INC16
 ((
uöt32_t
)0x01800000)

	)

311 
	#IS_DMA_MEMORY_BURST
(
BURST
Ë(((BURSTË=
DMA_Mem‹yBur°_SögÀ
) || \

312 ((
BURST
Ë=
DMA_Mem‹yBur°_INC4
) || \

313 ((
BURST
Ë=
DMA_Mem‹yBur°_INC8
) || \

314 ((
BURST
Ë=
DMA_Mem‹yBur°_INC16
))

	)

323 
	#DMA_PîùhîÆBur°_SögÀ
 ((
uöt32_t
)0x00000000)

	)

324 
	#DMA_PîùhîÆBur°_INC4
 ((
uöt32_t
)0x00200000)

	)

325 
	#DMA_PîùhîÆBur°_INC8
 ((
uöt32_t
)0x00400000)

	)

326 
	#DMA_PîùhîÆBur°_INC16
 ((
uöt32_t
)0x00600000)

	)

328 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
Ë(((BURSTË=
DMA_PîùhîÆBur°_SögÀ
) || \

329 ((
BURST
Ë=
DMA_PîùhîÆBur°_INC4
) || \

330 ((
BURST
Ë=
DMA_PîùhîÆBur°_INC8
) || \

331 ((
BURST
Ë=
DMA_PîùhîÆBur°_INC16
))

	)

340 
	#DMA_FIFOSètus_Less1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000000 << 3)

	)

341 
	#DMA_FIFOSètus_1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000001 << 3)

	)

342 
	#DMA_FIFOSètus_HÆfFuŒ
 ((
uöt32_t
)0x00000002 << 3)

	)

343 
	#DMA_FIFOSètus_3Qu¨ãrsFuŒ
 ((
uöt32_t
)0x00000003 << 3)

	)

344 
	#DMA_FIFOSètus_Em±y
 ((
uöt32_t
)0x00000004 << 3)

	)

345 
	#DMA_FIFOSètus_FuŒ
 ((
uöt32_t
)0x00000005 << 3)

	)

347 
	#IS_DMA_FIFO_STATUS
(
STATUS
Ë(((STATUSË=
DMA_FIFOSètus_Less1Qu¨ãrFuŒ
 ) || \

348 ((
STATUS
Ë=
DMA_FIFOSètus_HÆfFuŒ
) || \

349 ((
STATUS
Ë=
DMA_FIFOSètus_1Qu¨ãrFuŒ
) || \

350 ((
STATUS
Ë=
DMA_FIFOSètus_3Qu¨ãrsFuŒ
) || \

351 ((
STATUS
Ë=
DMA_FIFOSètus_FuŒ
) || \

352 ((
STATUS
Ë=
DMA_FIFOSètus_Em±y
))

	)

360 
	#DMA_FLAG_FEIF0
 ((
uöt32_t
)0x10800001)

	)

361 
	#DMA_FLAG_DMEIF0
 ((
uöt32_t
)0x10800004)

	)

362 
	#DMA_FLAG_TEIF0
 ((
uöt32_t
)0x10000008)

	)

363 
	#DMA_FLAG_HTIF0
 ((
uöt32_t
)0x10000010)

	)

364 
	#DMA_FLAG_TCIF0
 ((
uöt32_t
)0x10000020)

	)

365 
	#DMA_FLAG_FEIF1
 ((
uöt32_t
)0x10000040)

	)

366 
	#DMA_FLAG_DMEIF1
 ((
uöt32_t
)0x10000100)

	)

367 
	#DMA_FLAG_TEIF1
 ((
uöt32_t
)0x10000200)

	)

368 
	#DMA_FLAG_HTIF1
 ((
uöt32_t
)0x10000400)

	)

369 
	#DMA_FLAG_TCIF1
 ((
uöt32_t
)0x10000800)

	)

370 
	#DMA_FLAG_FEIF2
 ((
uöt32_t
)0x10010000)

	)

371 
	#DMA_FLAG_DMEIF2
 ((
uöt32_t
)0x10040000)

	)

372 
	#DMA_FLAG_TEIF2
 ((
uöt32_t
)0x10080000)

	)

373 
	#DMA_FLAG_HTIF2
 ((
uöt32_t
)0x10100000)

	)

374 
	#DMA_FLAG_TCIF2
 ((
uöt32_t
)0x10200000)

	)

375 
	#DMA_FLAG_FEIF3
 ((
uöt32_t
)0x10400000)

	)

376 
	#DMA_FLAG_DMEIF3
 ((
uöt32_t
)0x11000000)

	)

377 
	#DMA_FLAG_TEIF3
 ((
uöt32_t
)0x12000000)

	)

378 
	#DMA_FLAG_HTIF3
 ((
uöt32_t
)0x14000000)

	)

379 
	#DMA_FLAG_TCIF3
 ((
uöt32_t
)0x18000000)

	)

380 
	#DMA_FLAG_FEIF4
 ((
uöt32_t
)0x20000001)

	)

381 
	#DMA_FLAG_DMEIF4
 ((
uöt32_t
)0x20000004)

	)

382 
	#DMA_FLAG_TEIF4
 ((
uöt32_t
)0x20000008)

	)

383 
	#DMA_FLAG_HTIF4
 ((
uöt32_t
)0x20000010)

	)

384 
	#DMA_FLAG_TCIF4
 ((
uöt32_t
)0x20000020)

	)

385 
	#DMA_FLAG_FEIF5
 ((
uöt32_t
)0x20000040)

	)

386 
	#DMA_FLAG_DMEIF5
 ((
uöt32_t
)0x20000100)

	)

387 
	#DMA_FLAG_TEIF5
 ((
uöt32_t
)0x20000200)

	)

388 
	#DMA_FLAG_HTIF5
 ((
uöt32_t
)0x20000400)

	)

389 
	#DMA_FLAG_TCIF5
 ((
uöt32_t
)0x20000800)

	)

390 
	#DMA_FLAG_FEIF6
 ((
uöt32_t
)0x20010000)

	)

391 
	#DMA_FLAG_DMEIF6
 ((
uöt32_t
)0x20040000)

	)

392 
	#DMA_FLAG_TEIF6
 ((
uöt32_t
)0x20080000)

	)

393 
	#DMA_FLAG_HTIF6
 ((
uöt32_t
)0x20100000)

	)

394 
	#DMA_FLAG_TCIF6
 ((
uöt32_t
)0x20200000)

	)

395 
	#DMA_FLAG_FEIF7
 ((
uöt32_t
)0x20400000)

	)

396 
	#DMA_FLAG_DMEIF7
 ((
uöt32_t
)0x21000000)

	)

397 
	#DMA_FLAG_TEIF7
 ((
uöt32_t
)0x22000000)

	)

398 
	#DMA_FLAG_HTIF7
 ((
uöt32_t
)0x24000000)

	)

399 
	#DMA_FLAG_TCIF7
 ((
uöt32_t
)0x28000000)

	)

401 
	#IS_DMA_CLEAR_FLAG
(
FLAG
) ((((FLAG) & 0x30000000) != 0x30000000) && (((FLAG) & 0x30000000) != 0) && \

402 (((
FLAG
Ë& 0xC002F082Ë=0x00Ë&& ((FLAGË!0x00))

	)

404 
	#IS_DMA_GET_FLAG
(
FLAG
Ë(((FLAGË=
DMA_FLAG_TCIF0
Ë|| ((FLAGË=
DMA_FLAG_HTIF0
) || \

405 ((
FLAG
Ë=
DMA_FLAG_TEIF0
Ë|| ((FLAGË=
DMA_FLAG_DMEIF0
) || \

406 ((
FLAG
Ë=
DMA_FLAG_FEIF0
Ë|| ((FLAGË=
DMA_FLAG_TCIF1
) || \

407 ((
FLAG
Ë=
DMA_FLAG_HTIF1
Ë|| ((FLAGË=
DMA_FLAG_TEIF1
) || \

408 ((
FLAG
Ë=
DMA_FLAG_DMEIF1
Ë|| ((FLAGË=
DMA_FLAG_FEIF1
) || \

409 ((
FLAG
Ë=
DMA_FLAG_TCIF2
Ë|| ((FLAGË=
DMA_FLAG_HTIF2
) || \

410 ((
FLAG
Ë=
DMA_FLAG_TEIF2
Ë|| ((FLAGË=
DMA_FLAG_DMEIF2
) || \

411 ((
FLAG
Ë=
DMA_FLAG_FEIF2
Ë|| ((FLAGË=
DMA_FLAG_TCIF3
) || \

412 ((
FLAG
Ë=
DMA_FLAG_HTIF3
Ë|| ((FLAGË=
DMA_FLAG_TEIF3
) || \

413 ((
FLAG
Ë=
DMA_FLAG_DMEIF3
Ë|| ((FLAGË=
DMA_FLAG_FEIF3
) || \

414 ((
FLAG
Ë=
DMA_FLAG_TCIF4
Ë|| ((FLAGË=
DMA_FLAG_HTIF4
) || \

415 ((
FLAG
Ë=
DMA_FLAG_TEIF4
Ë|| ((FLAGË=
DMA_FLAG_DMEIF4
) || \

416 ((
FLAG
Ë=
DMA_FLAG_FEIF4
Ë|| ((FLAGË=
DMA_FLAG_TCIF5
) || \

417 ((
FLAG
Ë=
DMA_FLAG_HTIF5
Ë|| ((FLAGË=
DMA_FLAG_TEIF5
) || \

418 ((
FLAG
Ë=
DMA_FLAG_DMEIF5
Ë|| ((FLAGË=
DMA_FLAG_FEIF5
) || \

419 ((
FLAG
Ë=
DMA_FLAG_TCIF6
Ë|| ((FLAGË=
DMA_FLAG_HTIF6
) || \

420 ((
FLAG
Ë=
DMA_FLAG_TEIF6
Ë|| ((FLAGË=
DMA_FLAG_DMEIF6
) || \

421 ((
FLAG
Ë=
DMA_FLAG_FEIF6
Ë|| ((FLAGË=
DMA_FLAG_TCIF7
) || \

422 ((
FLAG
Ë=
DMA_FLAG_HTIF7
Ë|| ((FLAGË=
DMA_FLAG_TEIF7
) || \

423 ((
FLAG
Ë=
DMA_FLAG_DMEIF7
Ë|| ((FLAGË=
DMA_FLAG_FEIF7
))

	)

432 
	#DMA_IT_TC
 ((
uöt32_t
)0x00000010)

	)

433 
	#DMA_IT_HT
 ((
uöt32_t
)0x00000008)

	)

434 
	#DMA_IT_TE
 ((
uöt32_t
)0x00000004)

	)

435 
	#DMA_IT_DME
 ((
uöt32_t
)0x00000002)

	)

436 
	#DMA_IT_FE
 ((
uöt32_t
)0x00000080)

	)

438 
	#IS_DMA_CONFIG_IT
(
IT
Ë((((ITË& 0xFFFFFF61Ë=0x00Ë&& ((ITË!0x00))

	)

447 
	#DMA_IT_FEIF0
 ((
uöt32_t
)0x90000001)

	)

448 
	#DMA_IT_DMEIF0
 ((
uöt32_t
)0x10001004)

	)

449 
	#DMA_IT_TEIF0
 ((
uöt32_t
)0x10002008)

	)

450 
	#DMA_IT_HTIF0
 ((
uöt32_t
)0x10004010)

	)

451 
	#DMA_IT_TCIF0
 ((
uöt32_t
)0x10008020)

	)

452 
	#DMA_IT_FEIF1
 ((
uöt32_t
)0x90000040)

	)

453 
	#DMA_IT_DMEIF1
 ((
uöt32_t
)0x10001100)

	)

454 
	#DMA_IT_TEIF1
 ((
uöt32_t
)0x10002200)

	)

455 
	#DMA_IT_HTIF1
 ((
uöt32_t
)0x10004400)

	)

456 
	#DMA_IT_TCIF1
 ((
uöt32_t
)0x10008800)

	)

457 
	#DMA_IT_FEIF2
 ((
uöt32_t
)0x90010000)

	)

458 
	#DMA_IT_DMEIF2
 ((
uöt32_t
)0x10041000)

	)

459 
	#DMA_IT_TEIF2
 ((
uöt32_t
)0x10082000)

	)

460 
	#DMA_IT_HTIF2
 ((
uöt32_t
)0x10104000)

	)

461 
	#DMA_IT_TCIF2
 ((
uöt32_t
)0x10208000)

	)

462 
	#DMA_IT_FEIF3
 ((
uöt32_t
)0x90400000)

	)

463 
	#DMA_IT_DMEIF3
 ((
uöt32_t
)0x11001000)

	)

464 
	#DMA_IT_TEIF3
 ((
uöt32_t
)0x12002000)

	)

465 
	#DMA_IT_HTIF3
 ((
uöt32_t
)0x14004000)

	)

466 
	#DMA_IT_TCIF3
 ((
uöt32_t
)0x18008000)

	)

467 
	#DMA_IT_FEIF4
 ((
uöt32_t
)0xA0000001)

	)

468 
	#DMA_IT_DMEIF4
 ((
uöt32_t
)0x20001004)

	)

469 
	#DMA_IT_TEIF4
 ((
uöt32_t
)0x20002008)

	)

470 
	#DMA_IT_HTIF4
 ((
uöt32_t
)0x20004010)

	)

471 
	#DMA_IT_TCIF4
 ((
uöt32_t
)0x20008020)

	)

472 
	#DMA_IT_FEIF5
 ((
uöt32_t
)0xA0000040)

	)

473 
	#DMA_IT_DMEIF5
 ((
uöt32_t
)0x20001100)

	)

474 
	#DMA_IT_TEIF5
 ((
uöt32_t
)0x20002200)

	)

475 
	#DMA_IT_HTIF5
 ((
uöt32_t
)0x20004400)

	)

476 
	#DMA_IT_TCIF5
 ((
uöt32_t
)0x20008800)

	)

477 
	#DMA_IT_FEIF6
 ((
uöt32_t
)0xA0010000)

	)

478 
	#DMA_IT_DMEIF6
 ((
uöt32_t
)0x20041000)

	)

479 
	#DMA_IT_TEIF6
 ((
uöt32_t
)0x20082000)

	)

480 
	#DMA_IT_HTIF6
 ((
uöt32_t
)0x20104000)

	)

481 
	#DMA_IT_TCIF6
 ((
uöt32_t
)0x20208000)

	)

482 
	#DMA_IT_FEIF7
 ((
uöt32_t
)0xA0400000)

	)

483 
	#DMA_IT_DMEIF7
 ((
uöt32_t
)0x21001000)

	)

484 
	#DMA_IT_TEIF7
 ((
uöt32_t
)0x22002000)

	)

485 
	#DMA_IT_HTIF7
 ((
uöt32_t
)0x24004000)

	)

486 
	#DMA_IT_TCIF7
 ((
uöt32_t
)0x28008000)

	)

488 
	#IS_DMA_CLEAR_IT
(
IT
) ((((IT) & 0x30000000) != 0x30000000) && \

489 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

490 (((
IT
Ë& 0x40820082Ë=0x00))

	)

492 
	#IS_DMA_GET_IT
(
IT
Ë(((ITË=
DMA_IT_TCIF0
Ë|| ((ITË=
DMA_IT_HTIF0
) || \

493 ((
IT
Ë=
DMA_IT_TEIF0
Ë|| ((ITË=
DMA_IT_DMEIF0
) || \

494 ((
IT
Ë=
DMA_IT_FEIF0
Ë|| ((ITË=
DMA_IT_TCIF1
) || \

495 ((
IT
Ë=
DMA_IT_HTIF1
Ë|| ((ITË=
DMA_IT_TEIF1
) || \

496 ((
IT
Ë=
DMA_IT_DMEIF1
)|| ((ITË=
DMA_IT_FEIF1
) || \

497 ((
IT
Ë=
DMA_IT_TCIF2
Ë|| ((ITË=
DMA_IT_HTIF2
) || \

498 ((
IT
Ë=
DMA_IT_TEIF2
Ë|| ((ITË=
DMA_IT_DMEIF2
) || \

499 ((
IT
Ë=
DMA_IT_FEIF2
Ë|| ((ITË=
DMA_IT_TCIF3
) || \

500 ((
IT
Ë=
DMA_IT_HTIF3
Ë|| ((ITË=
DMA_IT_TEIF3
) || \

501 ((
IT
Ë=
DMA_IT_DMEIF3
)|| ((ITË=
DMA_IT_FEIF3
) || \

502 ((
IT
Ë=
DMA_IT_TCIF4
Ë|| ((ITË=
DMA_IT_HTIF4
) || \

503 ((
IT
Ë=
DMA_IT_TEIF4
Ë|| ((ITË=
DMA_IT_DMEIF4
) || \

504 ((
IT
Ë=
DMA_IT_FEIF4
Ë|| ((ITË=
DMA_IT_TCIF5
) || \

505 ((
IT
Ë=
DMA_IT_HTIF5
Ë|| ((ITË=
DMA_IT_TEIF5
) || \

506 ((
IT
Ë=
DMA_IT_DMEIF5
)|| ((ITË=
DMA_IT_FEIF5
) || \

507 ((
IT
Ë=
DMA_IT_TCIF6
Ë|| ((ITË=
DMA_IT_HTIF6
) || \

508 ((
IT
Ë=
DMA_IT_TEIF6
Ë|| ((ITË=
DMA_IT_DMEIF6
) || \

509 ((
IT
Ë=
DMA_IT_FEIF6
Ë|| ((ITË=
DMA_IT_TCIF7
) || \

510 ((
IT
Ë=
DMA_IT_HTIF7
Ë|| ((ITË=
DMA_IT_TEIF7
) || \

511 ((
IT
Ë=
DMA_IT_DMEIF7
)|| ((ITË=
DMA_IT_FEIF7
))

	)

520 
	#DMA_PINCOS_Psize
 ((
uöt32_t
)0x00000000)

	)

521 
	#DMA_PINCOS_W‹dAlig√d
 ((
uöt32_t
)0x00008000)

	)

523 
	#IS_DMA_PINCOS_SIZE
(
SIZE
Ë(((SIZEË=
DMA_PINCOS_Psize
) || \

524 ((
SIZE
Ë=
DMA_PINCOS_W‹dAlig√d
))

	)

533 
	#DMA_FlowCål_Mem‹y
 ((
uöt32_t
)0x00000000)

	)

534 
	#DMA_FlowCål_PîùhîÆ
 ((
uöt32_t
)0x00000020)

	)

536 
	#IS_DMA_FLOW_CTRL
(
CTRL
Ë(((CTRLË=
DMA_FlowCål_Mem‹y
) || \

537 ((
CTRL
Ë=
DMA_FlowCål_PîùhîÆ
))

	)

546 
	#DMA_Mem‹y_0
 ((
uöt32_t
)0x00000000)

	)

547 
	#DMA_Mem‹y_1
 ((
uöt32_t
)0x00080000)

	)

549 
	#IS_DMA_CURRENT_MEM
(
MEM
Ë(((MEMË=
DMA_Mem‹y_0
Ë|| ((MEMË=
DMA_Mem‹y_1
))

	)

562 
DMA_DeInô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

565 
DMA_Inô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
DMA_InôTy≥Def
* 
DMA_InôSåu˘
);

566 
DMA_Såu˘Inô
(
DMA_InôTy≥Def
* 
DMA_InôSåu˘
);

567 
DMA_Cmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

570 
DMA_PîùhIncOff£tSizeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_Pöcos
);

571 
DMA_FlowC⁄åﬁÀrC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FlowCål
);

574 
DMA_SëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt16_t
 
Cou¡î
);

575 
uöt16_t
 
DMA_GëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

578 
DMA_DoubÀBuf„rModeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹y1Ba£Addr
,

579 
uöt32_t
 
DMA_CuºítMem‹y
);

580 
DMA_DoubÀBuf„rModeCmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

581 
DMA_Mem‹yT¨gëC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹yBa£Addr
,

582 
uöt32_t
 
DMA_Mem‹yT¨gë
);

583 
uöt32_t
 
DMA_GëCuºítMem‹yT¨gë
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

586 
Fun˘i⁄ÆSèã
 
DMA_GëCmdSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

587 
uöt32_t
 
DMA_GëFIFOSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

588 
FœgSètus
 
DMA_GëFœgSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
);

589 
DMA_CÀ¨Fœg
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
);

590 
DMA_ITC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

591 
ITSètus
 
DMA_GëITSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
);

592 
DMA_CÀ¨ITPídögBô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
);

594 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STE858~1.H

30 #i‚de‡
__STM32F4xx_RTC_H


31 
	#__STM32F4xx_RTC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
RTC_HourF‹m©
;

58 
uöt32_t
 
RTC_AsynchPªdiv
;

61 
uöt32_t
 
RTC_SynchPªdiv
;

63 }
	tRTC_InôTy≥Def
;

70 
uöt8_t
 
RTC_Hours
;

75 
uöt8_t
 
RTC_Möuãs
;

78 
uöt8_t
 
RTC_Sec⁄ds
;

81 
uöt8_t
 
RTC_H12
;

83 }
	tRTC_TimeTy≥Def
;

90 
uöt8_t
 
RTC_WìkDay
;

93 
uöt8_t
 
RTC_M⁄th
;

96 
uöt8_t
 
RTC_D©e
;

99 
uöt8_t
 
RTC_Yór
;

101 }
	tRTC_D©eTy≥Def
;

108 
RTC_TimeTy≥Def
 
RTC_AœrmTime
;

110 
uöt32_t
 
RTC_AœrmMask
;

113 
uöt32_t
 
RTC_AœrmD©eWìkDaySñ
;

116 
uöt8_t
 
RTC_AœrmD©eWìkDay
;

121 }
	tRTC_AœrmTy≥Def
;

133 
	#RTC_HourF‹m©_24
 ((
uöt32_t
)0x00000000)

	)

134 
	#RTC_HourF‹m©_12
 ((
uöt32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
Ë(((FORMATË=
RTC_HourF‹m©_12
) || \

136 ((
FORMAT
Ë=
RTC_HourF‹m©_24
))

	)

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
Ë((PREDIVË<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
Ë((PREDIVË<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
Ë(((HOURË> 0Ë&& ((HOURË<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
Ë((HOURË<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
Ë((MINUTESË<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
Ë((SECONDSË<59)

	)

175 
	#RTC_H12_AM
 ((
uöt8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
uöt8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
Ë(((PMË=
RTC_H12_AM
Ë|| ((PMË=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
Ë((YEARË<99)

	)

197 
	#RTC_M⁄th_J™u¨y
 ((
uöt8_t
)0x01)

	)

198 
	#RTC_M⁄th_Febru¨y
 ((
uöt8_t
)0x02)

	)

199 
	#RTC_M⁄th_M¨ch
 ((
uöt8_t
)0x03)

	)

200 
	#RTC_M⁄th_A¥û
 ((
uöt8_t
)0x04)

	)

201 
	#RTC_M⁄th_May
 ((
uöt8_t
)0x05)

	)

202 
	#RTC_M⁄th_Ju√
 ((
uöt8_t
)0x06)

	)

203 
	#RTC_M⁄th_July
 ((
uöt8_t
)0x07)

	)

204 
	#RTC_M⁄th_Augu°
 ((
uöt8_t
)0x08)

	)

205 
	#RTC_M⁄th_Sïãmbî
 ((
uöt8_t
)0x09)

	)

206 
	#RTC_M⁄th_O˘obî
 ((
uöt8_t
)0x10)

	)

207 
	#RTC_M⁄th_Novembî
 ((
uöt8_t
)0x11)

	)

208 
	#RTC_M⁄th_De˚mbî
 ((
uöt8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
Ë(((MONTHË>1Ë&& ((MONTHË<12))

	)

210 
	#IS_RTC_DATE
(
DATE
Ë(((DATEË>1Ë&& ((DATEË<31))

	)

220 
	#RTC_Wìkday_M⁄day
 ((
uöt8_t
)0x01)

	)

221 
	#RTC_Wìkday_Tuesday
 ((
uöt8_t
)0x02)

	)

222 
	#RTC_Wìkday_Wed√sday
 ((
uöt8_t
)0x03)

	)

223 
	#RTC_Wìkday_Thursday
 ((
uöt8_t
)0x04)

	)

224 
	#RTC_Wìkday_Friday
 ((
uöt8_t
)0x05)

	)

225 
	#RTC_Wìkday_S©urday
 ((
uöt8_t
)0x06)

	)

226 
	#RTC_Wìkday_Sunday
 ((
uöt8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
Ë(((WEEKDAYË=
RTC_Wìkday_M⁄day
) || \

228 ((
WEEKDAY
Ë=
RTC_Wìkday_Tuesday
) || \

229 ((
WEEKDAY
Ë=
RTC_Wìkday_Wed√sday
) || \

230 ((
WEEKDAY
Ë=
RTC_Wìkday_Thursday
) || \

231 ((
WEEKDAY
Ë=
RTC_Wìkday_Friday
) || \

232 ((
WEEKDAY
Ë=
RTC_Wìkday_S©urday
) || \

233 ((
WEEKDAY
Ë=
RTC_Wìkday_Sunday
))

	)

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
Ë(((DATEË> 0Ë&& ((DATEË<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
Ë(((WEEKDAYË=
RTC_Wìkday_M⁄day
) || \

244 ((
WEEKDAY
Ë=
RTC_Wìkday_Tuesday
) || \

245 ((
WEEKDAY
Ë=
RTC_Wìkday_Wed√sday
) || \

246 ((
WEEKDAY
Ë=
RTC_Wìkday_Thursday
) || \

247 ((
WEEKDAY
Ë=
RTC_Wìkday_Friday
) || \

248 ((
WEEKDAY
Ë=
RTC_Wìkday_S©urday
) || \

249 ((
WEEKDAY
Ë=
RTC_Wìkday_Sunday
))

	)

259 
	#RTC_AœrmD©eWìkDaySñ_D©e
 ((
uöt32_t
)0x00000000)

	)

260 
	#RTC_AœrmD©eWìkDaySñ_WìkDay
 ((
uöt32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
Ë(((SELË=
RTC_AœrmD©eWìkDaySñ_D©e
) || \

263 ((
SEL
Ë=
RTC_AœrmD©eWìkDaySñ_WìkDay
))

	)

273 
	#RTC_AœrmMask_N⁄e
 ((
uöt32_t
)0x00000000)

	)

274 
	#RTC_AœrmMask_D©eWìkDay
 ((
uöt32_t
)0x80000000)

	)

275 
	#RTC_AœrmMask_Hours
 ((
uöt32_t
)0x00800000)

	)

276 
	#RTC_AœrmMask_Möuãs
 ((
uöt32_t
)0x00008000)

	)

277 
	#RTC_AœrmMask_Sec⁄ds
 ((
uöt32_t
)0x00000080)

	)

278 
	#RTC_AœrmMask_AŒ
 ((
uöt32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
Ë(((MASKË& 0x7F7F7F7FË=(
uöt32_t
)
RESET
)

	)

288 
	#RTC_Aœrm_A
 ((
uöt32_t
)0x00000100)

	)

289 
	#RTC_Aœrm_B
 ((
uöt32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
Ë(((ALARMË=
RTC_Aœrm_A
Ë|| ((ALARMË=
RTC_Aœrm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
Ë(((ALARMË& (
RTC_Aœrm_A
 | 
RTC_Aœrm_B
)Ë!(
uöt32_t
)
RESET
)

	)

300 
	#RTC_AœrmSubSec⁄dMask_AŒ
 ((
uöt32_t
)0x00000000Ë

	)

303 
	#RTC_AœrmSubSec⁄dMask_SS14_1
 ((
uöt32_t
)0x01000000Ë

	)

305 
	#RTC_AœrmSubSec⁄dMask_SS14_2
 ((
uöt32_t
)0x02000000Ë

	)

307 
	#RTC_AœrmSubSec⁄dMask_SS14_3
 ((
uöt32_t
)0x03000000Ë

	)

309 
	#RTC_AœrmSubSec⁄dMask_SS14_4
 ((
uöt32_t
)0x04000000Ë

	)

311 
	#RTC_AœrmSubSec⁄dMask_SS14_5
 ((
uöt32_t
)0x05000000Ë

	)

313 
	#RTC_AœrmSubSec⁄dMask_SS14_6
 ((
uöt32_t
)0x06000000Ë

	)

315 
	#RTC_AœrmSubSec⁄dMask_SS14_7
 ((
uöt32_t
)0x07000000Ë

	)

317 
	#RTC_AœrmSubSec⁄dMask_SS14_8
 ((
uöt32_t
)0x08000000Ë

	)

319 
	#RTC_AœrmSubSec⁄dMask_SS14_9
 ((
uöt32_t
)0x09000000Ë

	)

321 
	#RTC_AœrmSubSec⁄dMask_SS14_10
 ((
uöt32_t
)0x0A000000Ë

	)

323 
	#RTC_AœrmSubSec⁄dMask_SS14_11
 ((
uöt32_t
)0x0B000000Ë

	)

325 
	#RTC_AœrmSubSec⁄dMask_SS14_12
 ((
uöt32_t
)0x0C000000Ë

	)

327 
	#RTC_AœrmSubSec⁄dMask_SS14_13
 ((
uöt32_t
)0x0D000000Ë

	)

329 
	#RTC_AœrmSubSec⁄dMask_SS14
 ((
uöt32_t
)0x0E000000Ë

	)

331 
	#RTC_AœrmSubSec⁄dMask_N⁄e
 ((
uöt32_t
)0x0F000000Ë

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
Ë(((MASKË=
RTC_AœrmSubSec⁄dMask_AŒ
) || \

334 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_1
) || \

335 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_2
) || \

336 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_3
) || \

337 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_4
) || \

338 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_5
) || \

339 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_6
) || \

340 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_7
) || \

341 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_8
) || \

342 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_9
) || \

343 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_10
) || \

344 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_11
) || \

345 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_12
) || \

346 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_13
) || \

347 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14
) || \

348 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_N⁄e
))

	)

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
Ë((VALUEË<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
uöt32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
uöt32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
uöt32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
uöt32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bôs
 ((
uöt32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bôs
 ((
uöt32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
Ë(((CLOCKË=
RTC_WakeUpClock_RTCCLK_Div16
) || \

373 ((
CLOCK
Ë=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
Ë=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
Ë=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
Ë=
RTC_WakeUpClock_CK_SPRE_16bôs
) || \

377 ((
CLOCK
Ë=
RTC_WakeUpClock_CK_SPRE_17bôs
))

	)

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
Ë((COUNTERË<0xFFFF)

	)

386 
	#RTC_TimeSèmpEdge_Risög
 ((
uöt32_t
)0x00000000)

	)

387 
	#RTC_TimeSèmpEdge_FÆlög
 ((
uöt32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
Ë(((EDGEË=
RTC_TimeSèmpEdge_Risög
) || \

389 ((
EDGE
Ë=
RTC_TimeSèmpEdge_FÆlög
))

	)

397 
	#RTC_Ouçut_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

398 
	#RTC_Ouçut_AœrmA
 ((
uöt32_t
)0x00200000)

	)

399 
	#RTC_Ouçut_AœrmB
 ((
uöt32_t
)0x00400000)

	)

400 
	#RTC_Ouçut_WakeUp
 ((
uöt32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
RTC_Ouçut_DißbÀ
) || \

403 ((
OUTPUT
Ë=
RTC_Ouçut_AœrmA
) || \

404 ((
OUTPUT
Ë=
RTC_Ouçut_AœrmB
) || \

405 ((
OUTPUT
Ë=
RTC_Ouçut_WakeUp
))

	)

414 
	#RTC_OuçutPﬁ¨ôy_High
 ((
uöt32_t
)0x00000000)

	)

415 
	#RTC_OuçutPﬁ¨ôy_Low
 ((
uöt32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
Ë(((POLË=
RTC_OuçutPﬁ¨ôy_High
) || \

417 ((
POL
Ë=
RTC_OuçutPﬁ¨ôy_Low
))

	)

426 
	#RTC_CÆibSign_Posôive
 ((
uöt32_t
)0x00000000)

	)

427 
	#RTC_CÆibSign_Neg©ive
 ((
uöt32_t
)0x00000080)

	)

428 
	#IS_RTC_CALIB_SIGN
(
SIGN
Ë(((SIGNË=
RTC_CÆibSign_Posôive
) || \

429 ((
SIGN
Ë=
RTC_CÆibSign_Neg©ive
))

	)

430 
	#IS_RTC_CALIB_VALUE
(
VALUE
Ë((VALUEË< 0x20)

	)

439 
	#RTC_CÆibOuçut_512Hz
 ((
uöt32_t
)0x00000000)

	)

440 
	#RTC_CÆibOuçut_1Hz
 ((
uöt32_t
)0x00080000)

	)

441 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
RTC_CÆibOuçut_512Hz
) || \

442 ((
OUTPUT
Ë=
RTC_CÆibOuçut_1Hz
))

	)

450 
	#RTC_SmoŸhCÆibPîiod_32£c
 ((
uöt32_t
)0x00000000Ë

	)

452 
	#RTC_SmoŸhCÆibPîiod_16£c
 ((
uöt32_t
)0x00002000Ë

	)

454 
	#RTC_SmoŸhCÆibPîiod_8£c
 ((
uöt32_t
)0x00004000Ë

	)

456 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
Ë(((PERIODË=
RTC_SmoŸhCÆibPîiod_32£c
) || \

457 ((
PERIOD
Ë=
RTC_SmoŸhCÆibPîiod_16£c
) || \

458 ((
PERIOD
Ë=
RTC_SmoŸhCÆibPîiod_8£c
))

	)

467 
	#RTC_SmoŸhCÆibPlusPul£s_Së
 ((
uöt32_t
)0x00008000Ë

	)

470 
	#RTC_SmoŸhCÆibPlusPul£s_Re£t
 ((
uöt32_t
)0x00000000Ë

	)

472 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
Ë(((PLUSË=
RTC_SmoŸhCÆibPlusPul£s_Së
) || \

473 ((
PLUS
Ë=
RTC_SmoŸhCÆibPlusPul£s_Re£t
))

	)

482 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
Ë((VALUEË<0x000001FF)

	)

491 
	#RTC_DayLightSavög_SUB1H
 ((
uöt32_t
)0x00020000)

	)

492 
	#RTC_DayLightSavög_ADD1H
 ((
uöt32_t
)0x00010000)

	)

493 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
Ë(((SAVEË=
RTC_DayLightSavög_SUB1H
) || \

494 ((
SAVE
Ë=
RTC_DayLightSavög_ADD1H
))

	)

496 
	#RTC_St‹eO≥øti⁄_Re£t
 ((
uöt32_t
)0x00000000)

	)

497 
	#RTC_St‹eO≥øti⁄_Së
 ((
uöt32_t
)0x00040000)

	)

498 
	#IS_RTC_STORE_OPERATION
(
OPERATION
Ë(((OPERATIONË=
RTC_St‹eO≥øti⁄_Re£t
) || \

499 ((
OPERATION
Ë=
RTC_St‹eO≥øti⁄_Së
))

	)

507 
	#RTC_Tam≥rTriggî_RisögEdge
 ((
uöt32_t
)0x00000000)

	)

508 
	#RTC_Tam≥rTriggî_FÆlögEdge
 ((
uöt32_t
)0x00000001)

	)

509 
	#RTC_Tam≥rTriggî_LowLevñ
 ((
uöt32_t
)0x00000000)

	)

510 
	#RTC_Tam≥rTriggî_HighLevñ
 ((
uöt32_t
)0x00000001)

	)

511 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
RTC_Tam≥rTriggî_RisögEdge
) || \

512 ((
TRIGGER
Ë=
RTC_Tam≥rTriggî_FÆlögEdge
) || \

513 ((
TRIGGER
Ë=
RTC_Tam≥rTriggî_LowLevñ
) || \

514 ((
TRIGGER
Ë=
RTC_Tam≥rTriggî_HighLevñ
))

	)

523 
	#RTC_Tam≥rFûãr_DißbÀ
 ((
uöt32_t
)0x00000000Ë

	)

525 
	#RTC_Tam≥rFûãr_2Sam∂e
 ((
uöt32_t
)0x00000800Ë

	)

527 
	#RTC_Tam≥rFûãr_4Sam∂e
 ((
uöt32_t
)0x00001000Ë

	)

529 
	#RTC_Tam≥rFûãr_8Sam∂e
 ((
uöt32_t
)0x00001800Ë

	)

531 
	#IS_RTC_TAMPER_FILTER
(
FILTER
Ë(((FILTERË=
RTC_Tam≥rFûãr_DißbÀ
) || \

532 ((
FILTER
Ë=
RTC_Tam≥rFûãr_2Sam∂e
) || \

533 ((
FILTER
Ë=
RTC_Tam≥rFûãr_4Sam∂e
) || \

534 ((
FILTER
Ë=
RTC_Tam≥rFûãr_8Sam∂e
))

	)

542 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div32768
 ((
uöt32_t
)0x00000000Ë

	)

544 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div16384
 ((
uöt32_t
)0x000000100Ë

	)

546 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div8192
 ((
uöt32_t
)0x00000200Ë

	)

548 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div4096
 ((
uöt32_t
)0x00000300Ë

	)

550 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div2048
 ((
uöt32_t
)0x00000400Ë

	)

552 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div1024
 ((
uöt32_t
)0x00000500Ë

	)

554 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div512
 ((
uöt32_t
)0x00000600Ë

	)

556 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div256
 ((
uöt32_t
)0x00000700Ë

	)

558 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
Ë(((FREQË==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div32768
) || \

559 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div16384
) || \

560 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div8192
) || \

561 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div4096
) || \

562 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div2048
) || \

563 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div1024
) || \

564 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div512
) || \

565 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div256
))

	)

574 
	#RTC_Tam≥rPªch¨geDuøti⁄_1RTCCLK
 ((
uöt32_t
)0x00000000Ë

	)

576 
	#RTC_Tam≥rPªch¨geDuøti⁄_2RTCCLK
 ((
uöt32_t
)0x00002000Ë

	)

578 
	#RTC_Tam≥rPªch¨geDuøti⁄_4RTCCLK
 ((
uöt32_t
)0x00004000Ë

	)

580 
	#RTC_Tam≥rPªch¨geDuøti⁄_8RTCCLK
 ((
uöt32_t
)0x00006000Ë

	)

583 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
Ë(((DURATIONË=
RTC_Tam≥rPªch¨geDuøti⁄_1RTCCLK
) || \

584 ((
DURATION
Ë=
RTC_Tam≥rPªch¨geDuøti⁄_2RTCCLK
) || \

585 ((
DURATION
Ë=
RTC_Tam≥rPªch¨geDuøti⁄_4RTCCLK
) || \

586 ((
DURATION
Ë=
RTC_Tam≥rPªch¨geDuøti⁄_8RTCCLK
))

	)

594 
	#RTC_Tam≥r_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#IS_RTC_TAMPER
(
TAMPER
Ë(((TAMPERË=
RTC_Tam≥r_1
))

	)

604 
	#RTC_Tam≥rPö_PC13
 ((
uöt32_t
)0x00000000)

	)

605 
	#RTC_Tam≥rPö_PI8
 ((
uöt32_t
)0x00010000)

	)

606 
	#IS_RTC_TAMPER_PIN
(
PIN
Ë(((PINË=
RTC_Tam≥rPö_PC13
) || \

607 ((
PIN
Ë=
RTC_Tam≥rPö_PI8
))

	)

615 
	#RTC_TimeSèmpPö_PC13
 ((
uöt32_t
)0x00000000)

	)

616 
	#RTC_TimeSèmpPö_PI8
 ((
uöt32_t
)0x00020000)

	)

617 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
Ë(((PINË=
RTC_TimeSèmpPö_PC13
) || \

618 ((
PIN
Ë=
RTC_TimeSèmpPö_PI8
))

	)

626 
	#RTC_OuçutTy≥_O≥nDøö
 ((
uöt32_t
)0x00000000)

	)

627 
	#RTC_OuçutTy≥_PushPuŒ
 ((
uöt32_t
)0x00040000)

	)

628 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
Ë(((TYPEË=
RTC_OuçutTy≥_O≥nDøö
) || \

629 ((
TYPE
Ë=
RTC_OuçutTy≥_PushPuŒ
))

	)

638 
	#RTC_Shi·Add1S_Re£t
 ((
uöt32_t
)0x00000000)

	)

639 
	#RTC_Shi·Add1S_Së
 ((
uöt32_t
)0x80000000)

	)

640 
	#IS_RTC_SHIFT_ADD1S
(
SEL
Ë(((SELË=
RTC_Shi·Add1S_Re£t
) || \

641 ((
SEL
Ë=
RTC_Shi·Add1S_Së
))

	)

649 
	#IS_RTC_SHIFT_SUBFS
(
FS
Ë((FSË<0x00007FFF)

	)

659 
	#RTC_BKP_DR0
 ((
uöt32_t
)0x00000000)

	)

660 
	#RTC_BKP_DR1
 ((
uöt32_t
)0x00000001)

	)

661 
	#RTC_BKP_DR2
 ((
uöt32_t
)0x00000002)

	)

662 
	#RTC_BKP_DR3
 ((
uöt32_t
)0x00000003)

	)

663 
	#RTC_BKP_DR4
 ((
uöt32_t
)0x00000004)

	)

664 
	#RTC_BKP_DR5
 ((
uöt32_t
)0x00000005)

	)

665 
	#RTC_BKP_DR6
 ((
uöt32_t
)0x00000006)

	)

666 
	#RTC_BKP_DR7
 ((
uöt32_t
)0x00000007)

	)

667 
	#RTC_BKP_DR8
 ((
uöt32_t
)0x00000008)

	)

668 
	#RTC_BKP_DR9
 ((
uöt32_t
)0x00000009)

	)

669 
	#RTC_BKP_DR10
 ((
uöt32_t
)0x0000000A)

	)

670 
	#RTC_BKP_DR11
 ((
uöt32_t
)0x0000000B)

	)

671 
	#RTC_BKP_DR12
 ((
uöt32_t
)0x0000000C)

	)

672 
	#RTC_BKP_DR13
 ((
uöt32_t
)0x0000000D)

	)

673 
	#RTC_BKP_DR14
 ((
uöt32_t
)0x0000000E)

	)

674 
	#RTC_BKP_DR15
 ((
uöt32_t
)0x0000000F)

	)

675 
	#RTC_BKP_DR16
 ((
uöt32_t
)0x00000010)

	)

676 
	#RTC_BKP_DR17
 ((
uöt32_t
)0x00000011)

	)

677 
	#RTC_BKP_DR18
 ((
uöt32_t
)0x00000012)

	)

678 
	#RTC_BKP_DR19
 ((
uöt32_t
)0x00000013)

	)

679 
	#IS_RTC_BKP
(
BKP
Ë(((BKPË=
RTC_BKP_DR0
) || \

680 ((
BKP
Ë=
RTC_BKP_DR1
) || \

681 ((
BKP
Ë=
RTC_BKP_DR2
) || \

682 ((
BKP
Ë=
RTC_BKP_DR3
) || \

683 ((
BKP
Ë=
RTC_BKP_DR4
) || \

684 ((
BKP
Ë=
RTC_BKP_DR5
) || \

685 ((
BKP
Ë=
RTC_BKP_DR6
) || \

686 ((
BKP
Ë=
RTC_BKP_DR7
) || \

687 ((
BKP
Ë=
RTC_BKP_DR8
) || \

688 ((
BKP
Ë=
RTC_BKP_DR9
) || \

689 ((
BKP
Ë=
RTC_BKP_DR10
) || \

690 ((
BKP
Ë=
RTC_BKP_DR11
) || \

691 ((
BKP
Ë=
RTC_BKP_DR12
) || \

692 ((
BKP
Ë=
RTC_BKP_DR13
) || \

693 ((
BKP
Ë=
RTC_BKP_DR14
) || \

694 ((
BKP
Ë=
RTC_BKP_DR15
) || \

695 ((
BKP
Ë=
RTC_BKP_DR16
) || \

696 ((
BKP
Ë=
RTC_BKP_DR17
) || \

697 ((
BKP
Ë=
RTC_BKP_DR18
) || \

698 ((
BKP
Ë=
RTC_BKP_DR19
))

	)

706 
	#RTC_F‹m©_BIN
 ((
uöt32_t
)0x000000000)

	)

707 
	#RTC_F‹m©_BCD
 ((
uöt32_t
)0x000000001)

	)

708 
	#IS_RTC_FORMAT
(
FORMAT
Ë(((FORMATË=
RTC_F‹m©_BIN
Ë|| ((FORMATË=
RTC_F‹m©_BCD
))

	)

717 
	#RTC_FLAG_RECALPF
 ((
uöt32_t
)0x00010000)

	)

718 
	#RTC_FLAG_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

719 
	#RTC_FLAG_TSOVF
 ((
uöt32_t
)0x00001000)

	)

720 
	#RTC_FLAG_TSF
 ((
uöt32_t
)0x00000800)

	)

721 
	#RTC_FLAG_WUTF
 ((
uöt32_t
)0x00000400)

	)

722 
	#RTC_FLAG_ALRBF
 ((
uöt32_t
)0x00000200)

	)

723 
	#RTC_FLAG_ALRAF
 ((
uöt32_t
)0x00000100)

	)

724 
	#RTC_FLAG_INITF
 ((
uöt32_t
)0x00000040)

	)

725 
	#RTC_FLAG_RSF
 ((
uöt32_t
)0x00000020)

	)

726 
	#RTC_FLAG_INITS
 ((
uöt32_t
)0x00000010)

	)

727 
	#RTC_FLAG_SHPF
 ((
uöt32_t
)0x00000008)

	)

728 
	#RTC_FLAG_WUTWF
 ((
uöt32_t
)0x00000004)

	)

729 
	#RTC_FLAG_ALRBWF
 ((
uöt32_t
)0x00000002)

	)

730 
	#RTC_FLAG_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

731 
	#IS_RTC_GET_FLAG
(
FLAG
Ë(((FLAGË=
RTC_FLAG_TSOVF
Ë|| ((FLAGË=
RTC_FLAG_TSF
) || \

732 ((
FLAG
Ë=
RTC_FLAG_WUTF
Ë|| ((FLAGË=
RTC_FLAG_ALRBF
) || \

733 ((
FLAG
Ë=
RTC_FLAG_ALRAF
Ë|| ((FLAGË=
RTC_FLAG_INITF
) || \

734 ((
FLAG
Ë=
RTC_FLAG_RSF
Ë|| ((FLAGË=
RTC_FLAG_WUTWF
) || \

735 ((
FLAG
Ë=
RTC_FLAG_ALRBWF
Ë|| ((FLAGË=
RTC_FLAG_ALRAWF
) || \

736 ((
FLAG
Ë=
RTC_FLAG_TAMP1F
Ë|| ((FLAGË=
RTC_FLAG_RECALPF
) || \

737 ((
FLAG
Ë=
RTC_FLAG_SHPF
))

	)

738 
	#IS_RTC_CLEAR_FLAG
(
FLAG
Ë(((FLAGË!(
uöt32_t
)
RESET
Ë&& (((FLAGË& 0xFFFF00DFË=(uöt32_t)RESET))

	)

746 
	#RTC_IT_TS
 ((
uöt32_t
)0x00008000)

	)

747 
	#RTC_IT_WUT
 ((
uöt32_t
)0x00004000)

	)

748 
	#RTC_IT_ALRB
 ((
uöt32_t
)0x00002000)

	)

749 
	#RTC_IT_ALRA
 ((
uöt32_t
)0x00001000)

	)

750 
	#RTC_IT_TAMP
 ((
uöt32_t
)0x00000004Ë

	)

751 
	#RTC_IT_TAMP1
 ((
uöt32_t
)0x00020000)

	)

753 
	#IS_RTC_CONFIG_IT
(
IT
Ë(((ITË!(
uöt32_t
)
RESET
Ë&& (((ITË& 0xFFFF0FFBË=(uöt32_t)RESET))

	)

754 
	#IS_RTC_GET_IT
(
IT
Ë(((ITË=
RTC_IT_TS
Ë|| ((ITË=
RTC_IT_WUT
) || \

755 ((
IT
Ë=
RTC_IT_ALRB
Ë|| ((ITË=
RTC_IT_ALRA
) || \

756 ((
IT
Ë=
RTC_IT_TAMP1
))

	)

757 
	#IS_RTC_CLEAR_IT
(
IT
Ë(((ITË!(
uöt32_t
)
RESET
Ë&& (((ITË& 0xFFFD0FFFË=(uöt32_t)RESET))

	)

766 
	#RTC_DigôÆCÆibC⁄fig
 
RTC_Cﬂr£CÆibC⁄fig


	)

767 
	#RTC_DigôÆCÆibCmd
 
RTC_Cﬂr£CÆibCmd


	)

781 
Eº‹Sètus
 
RTC_DeInô
();

784 
Eº‹Sètus
 
RTC_Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
);

785 
RTC_Såu˘Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
);

786 
RTC_WrôePrŸe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

787 
Eº‹Sètus
 
RTC_E¡îInôMode
();

788 
RTC_ExôInôMode
();

789 
Eº‹Sètus
 
RTC_WaôF‹Synchro
();

790 
Eº‹Sètus
 
RTC_RefClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

791 
RTC_By∑ssShadowCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

794 
Eº‹Sètus
 
RTC_SëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
);

795 
RTC_TimeSåu˘Inô
(
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
);

796 
RTC_GëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
);

797 
uöt32_t
 
RTC_GëSubSec⁄d
();

798 
Eº‹Sètus
 
RTC_SëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
);

799 
RTC_D©eSåu˘Inô
(
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
);

800 
RTC_GëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
);

803 
RTC_SëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
);

804 
RTC_AœrmSåu˘Inô
(
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
);

805 
RTC_GëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
);

806 
Eº‹Sètus
 
RTC_AœrmCmd
(
uöt32_t
 
RTC_Aœrm
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

807 
RTC_AœrmSubSec⁄dC⁄fig
(
uöt32_t
 
RTC_Aœrm
, uöt32_à
RTC_AœrmSubSec⁄dVÆue
, uöt32_à
RTC_AœrmSubSec⁄dMask
);

808 
uöt32_t
 
RTC_GëAœrmSubSec⁄d
(uöt32_à
RTC_Aœrm
);

811 
RTC_WakeUpClockC⁄fig
(
uöt32_t
 
RTC_WakeUpClock
);

812 
RTC_SëWakeUpCou¡î
(
uöt32_t
 
RTC_WakeUpCou¡î
);

813 
uöt32_t
 
RTC_GëWakeUpCou¡î
();

814 
Eº‹Sètus
 
RTC_WakeUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

817 
RTC_DayLightSavögC⁄fig
(
uöt32_t
 
RTC_DayLightSavög
, uöt32_à
RTC_St‹eO≥øti⁄
);

818 
uöt32_t
 
RTC_GëSt‹eO≥øti⁄
();

821 
RTC_OuçutC⁄fig
(
uöt32_t
 
RTC_Ouçut
, uöt32_à
RTC_OuçutPﬁ¨ôy
);

824 
Eº‹Sètus
 
RTC_Cﬂr£CÆibC⁄fig
(
uöt32_t
 
RTC_CÆibSign
, uöt32_à
VÆue
);

825 
Eº‹Sètus
 
RTC_Cﬂr£CÆibCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

826 
RTC_CÆibOuçutCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

827 
RTC_CÆibOuçutC⁄fig
(
uöt32_t
 
RTC_CÆibOuçut
);

828 
Eº‹Sètus
 
RTC_SmoŸhCÆibC⁄fig
(
uöt32_t
 
RTC_SmoŸhCÆibPîiod
,

829 
uöt32_t
 
RTC_SmoŸhCÆibPlusPul£s
,

830 
uöt32_t
 
RTC_SmouthCÆibMöusPul£sVÆue
);

833 
RTC_TimeSèmpCmd
(
uöt32_t
 
RTC_TimeSèmpEdge
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

834 
RTC_GëTimeSèmp
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_SèmpTimeSåu˘
,

835 
RTC_D©eTy≥Def
* 
RTC_SèmpD©eSåu˘
);

836 
uöt32_t
 
RTC_GëTimeSèmpSubSec⁄d
();

839 
RTC_Tam≥rTriggîC⁄fig
(
uöt32_t
 
RTC_Tam≥r
, uöt32_à
RTC_Tam≥rTriggî
);

840 
RTC_Tam≥rCmd
(
uöt32_t
 
RTC_Tam≥r
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

841 
RTC_Tam≥rFûãrC⁄fig
(
uöt32_t
 
RTC_Tam≥rFûãr
);

842 
RTC_Tam≥rSam∂ögFªqC⁄fig
(
uöt32_t
 
RTC_Tam≥rSam∂ögFªq
);

843 
RTC_Tam≥rPösPªch¨geDuøti⁄
(
uöt32_t
 
RTC_Tam≥rPªch¨geDuøti⁄
);

844 
RTC_TimeSèmpOnTam≥rDëe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

845 
RTC_Tam≥rPuŒUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

848 
RTC_WrôeBackupRegi°î
(
uöt32_t
 
RTC_BKP_DR
, uöt32_à
D©a
);

849 
uöt32_t
 
RTC_RódBackupRegi°î
(uöt32_à
RTC_BKP_DR
);

853 
RTC_Tam≥rPöSñe˘i⁄
(
uöt32_t
 
RTC_Tam≥rPö
);

854 
RTC_TimeSèmpPöSñe˘i⁄
(
uöt32_t
 
RTC_TimeSèmpPö
);

855 
RTC_OuçutTy≥C⁄fig
(
uöt32_t
 
RTC_OuçutTy≥
);

858 
Eº‹Sètus
 
RTC_SynchroShi·C⁄fig
(
uöt32_t
 
RTC_Shi·Add1S
, uöt32_à
RTC_Shi·SubFS
);

861 
RTC_ITC⁄fig
(
uöt32_t
 
RTC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

862 
FœgSètus
 
RTC_GëFœgSètus
(
uöt32_t
 
RTC_FLAG
);

863 
RTC_CÀ¨Fœg
(
uöt32_t
 
RTC_FLAG
);

864 
ITSètus
 
RTC_GëITSètus
(
uöt32_t
 
RTC_IT
);

865 
RTC_CÀ¨ITPídögBô
(
uöt32_t
 
RTC_IT
);

867 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STEF6E~1.H

30 #i‚de‡
__STM32F4xx_IWDG_H


31 
	#__STM32F4xx_IWDG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

58 
	#IWDG_WrôeAc˚ss_E«bÀ
 ((
uöt16_t
)0x5555)

	)

59 
	#IWDG_WrôeAc˚ss_DißbÀ
 ((
uöt16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
Ë(((ACCESSË=
IWDG_WrôeAc˚ss_E«bÀ
) || \

61 ((
ACCESS
Ë=
IWDG_WrôeAc˚ss_DißbÀ
))

	)

69 
	#IWDG_PªsˇÀr_4
 ((
uöt8_t
)0x00)

	)

70 
	#IWDG_PªsˇÀr_8
 ((
uöt8_t
)0x01)

	)

71 
	#IWDG_PªsˇÀr_16
 ((
uöt8_t
)0x02)

	)

72 
	#IWDG_PªsˇÀr_32
 ((
uöt8_t
)0x03)

	)

73 
	#IWDG_PªsˇÀr_64
 ((
uöt8_t
)0x04)

	)

74 
	#IWDG_PªsˇÀr_128
 ((
uöt8_t
)0x05)

	)

75 
	#IWDG_PªsˇÀr_256
 ((
uöt8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
IWDG_PªsˇÀr_4
) || \

77 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_8
) || \

78 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_16
) || \

79 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_32
) || \

80 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_64
) || \

81 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_128
)|| \

82 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_256
))

	)

90 
	#IWDG_FLAG_PVU
 ((
uöt16_t
)0x0001)

	)

91 
	#IWDG_FLAG_RVU
 ((
uöt16_t
)0x0002)

	)

92 
	#IS_IWDG_FLAG
(
FLAG
Ë(((FLAGË=
IWDG_FLAG_PVU
Ë|| ((FLAGË=
IWDG_FLAG_RVU
))

	)

93 
	#IS_IWDG_RELOAD
(
RELOAD
Ë((RELOADË<0xFFF)

	)

106 
IWDG_WrôeAc˚ssCmd
(
uöt16_t
 
IWDG_WrôeAc˚ss
);

107 
IWDG_SëPªsˇÀr
(
uöt8_t
 
IWDG_PªsˇÀr
);

108 
IWDG_SëRñﬂd
(
uöt16_t
 
Rñﬂd
);

109 
IWDG_RñﬂdCou¡î
();

112 
IWDG_E«bÀ
();

115 
FœgSètus
 
IWDG_GëFœgSètus
(
uöt16_t
 
IWDG_FLAG
);

117 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STFA64~1.H

30 #i‚de‡
__STM32F4xx_FSMC_H


31 
	#__STM32F4xx_FSMC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
FSMC_AddªssSëupTime
;

60 
uöt32_t
 
FSMC_AddªssHﬁdTime
;

65 
uöt32_t
 
FSMC_D©aSëupTime
;

70 
uöt32_t
 
FSMC_BusTu∫AroundDuøti⁄
;

75 
uöt32_t
 
FSMC_CLKDivisi⁄
;

79 
uöt32_t
 
FSMC_D©aL©ícy
;

87 
uöt32_t
 
FSMC_Ac˚ssMode
;

89 }
	tFSMC_NORSRAMTimögInôTy≥Def
;

96 
uöt32_t
 
FSMC_B™k
;

99 
uöt32_t
 
FSMC_D©aAddªssMux
;

103 
uöt32_t
 
FSMC_Mem‹yTy≥
;

107 
uöt32_t
 
FSMC_Mem‹yD©aWidth
;

110 
uöt32_t
 
FSMC_Bur°Ac˚ssMode
;

114 
uöt32_t
 
FSMC_Asynchr⁄ousWaô
;

118 
uöt32_t
 
FSMC_WaôSig«lPﬁ¨ôy
;

122 
uöt32_t
 
FSMC_WøpMode
;

126 
uöt32_t
 
FSMC_WaôSig«lA˘ive
;

131 
uöt32_t
 
FSMC_WrôeO≥øti⁄
;

134 
uöt32_t
 
FSMC_WaôSig«l
;

138 
uöt32_t
 
FSMC_ExãndedMode
;

141 
uöt32_t
 
FSMC_WrôeBur°
;

144 
FSMC_NORSRAMTimögInôTy≥Def
* 
FSMC_RódWrôeTimögSåu˘
;

146 
FSMC_NORSRAMTimögInôTy≥Def
* 
FSMC_WrôeTimögSåu˘
;

147 }
	tFSMC_NORSRAMInôTy≥Def
;

154 
uöt32_t
 
FSMC_SëupTime
;

160 
uöt32_t
 
FSMC_WaôSëupTime
;

166 
uöt32_t
 
FSMC_HﬁdSëupTime
;

173 
uöt32_t
 
FSMC_HiZSëupTime
;

178 }
	tFSMC_NAND_PCCARDTimögInôTy≥Def
;

185 
uöt32_t
 
FSMC_B™k
;

188 
uöt32_t
 
FSMC_Waô„©uª
;

191 
uöt32_t
 
FSMC_Mem‹yD©aWidth
;

194 
uöt32_t
 
FSMC_ECC
;

197 
uöt32_t
 
FSMC_ECCPageSize
;

200 
uöt32_t
 
FSMC_TCLRSëupTime
;

204 
uöt32_t
 
FSMC_TARSëupTime
;

208 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_Comm⁄S∑˚TimögSåu˘
;

210 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_AâribuãS∑˚TimögSåu˘
;

211 }
	tFSMC_NANDInôTy≥Def
;

219 
uöt32_t
 
FSMC_Waô„©uª
;

222 
uöt32_t
 
FSMC_TCLRSëupTime
;

226 
uöt32_t
 
FSMC_TARSëupTime
;

231 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_Comm⁄S∑˚TimögSåu˘
;

233 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_AâribuãS∑˚TimögSåu˘
;

235 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_IOS∑˚TimögSåu˘
;

236 }
	tFSMC_PCCARDInôTy≥Def
;

247 
	#FSMC_B™k1_NORSRAM1
 ((
uöt32_t
)0x00000000)

	)

248 
	#FSMC_B™k1_NORSRAM2
 ((
uöt32_t
)0x00000002)

	)

249 
	#FSMC_B™k1_NORSRAM3
 ((
uöt32_t
)0x00000004)

	)

250 
	#FSMC_B™k1_NORSRAM4
 ((
uöt32_t
)0x00000006)

	)

258 
	#FSMC_B™k2_NAND
 ((
uöt32_t
)0x00000010)

	)

259 
	#FSMC_B™k3_NAND
 ((
uöt32_t
)0x00000100)

	)

267 
	#FSMC_B™k4_PCCARD
 ((
uöt32_t
)0x00001000)

	)

272 
	#IS_FSMC_NORSRAM_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k1_NORSRAM1
) || \

273 ((
BANK
Ë=
FSMC_B™k1_NORSRAM2
) || \

274 ((
BANK
Ë=
FSMC_B™k1_NORSRAM3
) || \

275 ((
BANK
Ë=
FSMC_B™k1_NORSRAM4
))

	)

277 
	#IS_FSMC_NAND_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
) || \

278 ((
BANK
Ë=
FSMC_B™k3_NAND
))

	)

280 
	#IS_FSMC_GETFLAG_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
) || \

281 ((
BANK
Ë=
FSMC_B™k3_NAND
) || \

282 ((
BANK
Ë=
FSMC_B™k4_PCCARD
))

	)

284 
	#IS_FSMC_IT_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
) || \

285 ((
BANK
Ë=
FSMC_B™k3_NAND
) || \

286 ((
BANK
Ë=
FSMC_B™k4_PCCARD
))

	)

296 
	#FSMC_D©aAddªssMux_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

297 
	#FSMC_D©aAddªssMux_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

298 
	#IS_FSMC_MUX
(
MUX
Ë(((MUXË=
FSMC_D©aAddªssMux_DißbÀ
) || \

299 ((
MUX
Ë=
FSMC_D©aAddªssMux_E«bÀ
))

	)

308 
	#FSMC_Mem‹yTy≥_SRAM
 ((
uöt32_t
)0x00000000)

	)

309 
	#FSMC_Mem‹yTy≥_PSRAM
 ((
uöt32_t
)0x00000004)

	)

310 
	#FSMC_Mem‹yTy≥_NOR
 ((
uöt32_t
)0x00000008)

	)

311 
	#IS_FSMC_MEMORY
(
MEMORY
Ë(((MEMORYË=
FSMC_Mem‹yTy≥_SRAM
) || \

312 ((
MEMORY
Ë=
FSMC_Mem‹yTy≥_PSRAM
)|| \

313 ((
MEMORY
Ë=
FSMC_Mem‹yTy≥_NOR
))

	)

322 
	#FSMC_Mem‹yD©aWidth_8b
 ((
uöt32_t
)0x00000000)

	)

323 
	#FSMC_Mem‹yD©aWidth_16b
 ((
uöt32_t
)0x00000010)

	)

324 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
Ë(((WIDTHË=
FSMC_Mem‹yD©aWidth_8b
) || \

325 ((
WIDTH
Ë=
FSMC_Mem‹yD©aWidth_16b
))

	)

334 
	#FSMC_Bur°Ac˚ssMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

335 
	#FSMC_Bur°Ac˚ssMode_E«bÀ
 ((
uöt32_t
)0x00000100)

	)

336 
	#IS_FSMC_BURSTMODE
(
STATE
Ë(((STATEË=
FSMC_Bur°Ac˚ssMode_DißbÀ
) || \

337 ((
STATE
Ë=
FSMC_Bur°Ac˚ssMode_E«bÀ
))

	)

345 
	#FSMC_Asynchr⁄ousWaô_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

346 
	#FSMC_Asynchr⁄ousWaô_E«bÀ
 ((
uöt32_t
)0x00008000)

	)

347 
	#IS_FSMC_ASYNWAIT
(
STATE
Ë(((STATEË=
FSMC_Asynchr⁄ousWaô_DißbÀ
) || \

348 ((
STATE
Ë=
FSMC_Asynchr⁄ousWaô_E«bÀ
))

	)

356 
	#FSMC_WaôSig«lPﬁ¨ôy_Low
 ((
uöt32_t
)0x00000000)

	)

357 
	#FSMC_WaôSig«lPﬁ¨ôy_High
 ((
uöt32_t
)0x00000200)

	)

358 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
Ë(((POLARITYË=
FSMC_WaôSig«lPﬁ¨ôy_Low
) || \

359 ((
POLARITY
Ë=
FSMC_WaôSig«lPﬁ¨ôy_High
))

	)

367 
	#FSMC_WøpMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

368 
	#FSMC_WøpMode_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

369 
	#IS_FSMC_WRAP_MODE
(
MODE
Ë(((MODEË=
FSMC_WøpMode_DißbÀ
) || \

370 ((
MODE
Ë=
FSMC_WøpMode_E«bÀ
))

	)

378 
	#FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
 ((
uöt32_t
)0x00000000)

	)

379 
	#FSMC_WaôSig«lA˘ive_DurögWaôSèã
 ((
uöt32_t
)0x00000800)

	)

380 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
Ë(((ACTIVEË=
FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
) || \

381 ((
ACTIVE
Ë=
FSMC_WaôSig«lA˘ive_DurögWaôSèã
))

	)

389 
	#FSMC_WrôeO≥øti⁄_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

390 
	#FSMC_WrôeO≥øti⁄_E«bÀ
 ((
uöt32_t
)0x00001000)

	)

391 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
Ë(((OPERATIONË=
FSMC_WrôeO≥øti⁄_DißbÀ
) || \

392 ((
OPERATION
Ë=
FSMC_WrôeO≥øti⁄_E«bÀ
))

	)

400 
	#FSMC_WaôSig«l_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

401 
	#FSMC_WaôSig«l_E«bÀ
 ((
uöt32_t
)0x00002000)

	)

402 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
Ë(((SIGNALË=
FSMC_WaôSig«l_DißbÀ
) || \

403 ((
SIGNAL
Ë=
FSMC_WaôSig«l_E«bÀ
))

	)

411 
	#FSMC_ExãndedMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

412 
	#FSMC_ExãndedMode_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

414 
	#IS_FSMC_EXTENDED_MODE
(
MODE
Ë(((MODEË=
FSMC_ExãndedMode_DißbÀ
) || \

415 ((
MODE
Ë=
FSMC_ExãndedMode_E«bÀ
))

	)

424 
	#FSMC_WrôeBur°_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

425 
	#FSMC_WrôeBur°_E«bÀ
 ((
uöt32_t
)0x00080000)

	)

426 
	#IS_FSMC_WRITE_BURST
(
BURST
Ë(((BURSTË=
FSMC_WrôeBur°_DißbÀ
) || \

427 ((
BURST
Ë=
FSMC_WrôeBur°_E«bÀ
))

	)

435 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
Ë((TIMEË<0xF)

	)

443 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
Ë((TIMEË<0xF)

	)

451 
	#IS_FSMC_DATASETUP_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<0xFF))

	)

459 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
Ë((TIMEË<0xF)

	)

467 
	#IS_FSMC_CLK_DIV
(
DIV
Ë((DIVË<0xF)

	)

475 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
Ë((LATENCYË<0xF)

	)

483 
	#FSMC_Ac˚ssMode_A
 ((
uöt32_t
)0x00000000)

	)

484 
	#FSMC_Ac˚ssMode_B
 ((
uöt32_t
)0x10000000)

	)

485 
	#FSMC_Ac˚ssMode_C
 ((
uöt32_t
)0x20000000)

	)

486 
	#FSMC_Ac˚ssMode_D
 ((
uöt32_t
)0x30000000)

	)

487 
	#IS_FSMC_ACCESS_MODE
(
MODE
Ë(((MODEË=
FSMC_Ac˚ssMode_A
) || \

488 ((
MODE
Ë=
FSMC_Ac˚ssMode_B
) || \

489 ((
MODE
Ë=
FSMC_Ac˚ssMode_C
) || \

490 ((
MODE
Ë=
FSMC_Ac˚ssMode_D
))

	)

506 
	#FSMC_Waô„©uª_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

507 
	#FSMC_Waô„©uª_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

508 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
Ë(((FEATUREË=
FSMC_Waô„©uª_DißbÀ
) || \

509 ((
FEATURE
Ë=
FSMC_Waô„©uª_E«bÀ
))

	)

518 
	#FSMC_ECC_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

519 
	#FSMC_ECC_E«bÀ
 ((
uöt32_t
)0x00000040)

	)

520 
	#IS_FSMC_ECC_STATE
(
STATE
Ë(((STATEË=
FSMC_ECC_DißbÀ
) || \

521 ((
STATE
Ë=
FSMC_ECC_E«bÀ
))

	)

529 
	#FSMC_ECCPageSize_256Byãs
 ((
uöt32_t
)0x00000000)

	)

530 
	#FSMC_ECCPageSize_512Byãs
 ((
uöt32_t
)0x00020000)

	)

531 
	#FSMC_ECCPageSize_1024Byãs
 ((
uöt32_t
)0x00040000)

	)

532 
	#FSMC_ECCPageSize_2048Byãs
 ((
uöt32_t
)0x00060000)

	)

533 
	#FSMC_ECCPageSize_4096Byãs
 ((
uöt32_t
)0x00080000)

	)

534 
	#FSMC_ECCPageSize_8192Byãs
 ((
uöt32_t
)0x000A0000)

	)

535 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
Ë(((SIZEË=
FSMC_ECCPageSize_256Byãs
) || \

536 ((
SIZE
Ë=
FSMC_ECCPageSize_512Byãs
) || \

537 ((
SIZE
Ë=
FSMC_ECCPageSize_1024Byãs
) || \

538 ((
SIZE
Ë=
FSMC_ECCPageSize_2048Byãs
) || \

539 ((
SIZE
Ë=
FSMC_ECCPageSize_4096Byãs
) || \

540 ((
SIZE
Ë=
FSMC_ECCPageSize_8192Byãs
))

	)

548 
	#IS_FSMC_TCLR_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

556 
	#IS_FSMC_TAR_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

564 
	#IS_FSMC_SETUP_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

572 
	#IS_FSMC_WAIT_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

580 
	#IS_FSMC_HOLD_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

588 
	#IS_FSMC_HIZ_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

596 
	#FSMC_IT_RisögEdge
 ((
uöt32_t
)0x00000008)

	)

597 
	#FSMC_IT_Levñ
 ((
uöt32_t
)0x00000010)

	)

598 
	#FSMC_IT_FÆlögEdge
 ((
uöt32_t
)0x00000020)

	)

599 
	#IS_FSMC_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFFFC7Ë=0x00000000Ë&& ((ITË!0x00000000))

	)

600 
	#IS_FSMC_GET_IT
(
IT
Ë(((ITË=
FSMC_IT_RisögEdge
) || \

601 ((
IT
Ë=
FSMC_IT_Levñ
) || \

602 ((
IT
Ë=
FSMC_IT_FÆlögEdge
))

	)

610 
	#FSMC_FLAG_RisögEdge
 ((
uöt32_t
)0x00000001)

	)

611 
	#FSMC_FLAG_Levñ
 ((
uöt32_t
)0x00000002)

	)

612 
	#FSMC_FLAG_FÆlögEdge
 ((
uöt32_t
)0x00000004)

	)

613 
	#FSMC_FLAG_FEMPT
 ((
uöt32_t
)0x00000040)

	)

614 
	#IS_FSMC_GET_FLAG
(
FLAG
Ë(((FLAGË=
FSMC_FLAG_RisögEdge
) || \

615 ((
FLAG
Ë=
FSMC_FLAG_Levñ
) || \

616 ((
FLAG
Ë=
FSMC_FLAG_FÆlögEdge
) || \

617 ((
FLAG
Ë=
FSMC_FLAG_FEMPT
))

	)

619 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFFF8Ë=0x00000000Ë&& ((FLAGË!0x00000000))

	)

636 
FSMC_NORSRAMDeInô
(
uöt32_t
 
FSMC_B™k
);

637 
FSMC_NORSRAMInô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
);

638 
FSMC_NORSRAMSåu˘Inô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
);

639 
FSMC_NORSRAMCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

642 
FSMC_NANDDeInô
(
uöt32_t
 
FSMC_B™k
);

643 
FSMC_NANDInô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
);

644 
FSMC_NANDSåu˘Inô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
);

645 
FSMC_NANDCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

646 
FSMC_NANDECCCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

647 
uöt32_t
 
FSMC_GëECC
(uöt32_à
FSMC_B™k
);

650 
FSMC_PCCARDDeInô
();

651 
FSMC_PCCARDInô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
);

652 
FSMC_PCCARDSåu˘Inô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
);

653 
FSMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

656 
FSMC_ITC⁄fig
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

657 
FœgSètus
 
FSMC_GëFœgSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
);

658 
FSMC_CÀ¨Fœg
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
);

659 
ITSètus
 
FSMC_GëITSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
);

660 
FSMC_CÀ¨ITPídögBô
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
);

662 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STM32F~1.H

30 #i‚de‡
__STM32F4xx_ADC_H


31 
	#__STM32F4xx_ADC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
ADC_Resﬁuti⁄
;

57 
Fun˘i⁄ÆSèã
 
ADC_SˇnC⁄vMode
;

61 
Fun˘i⁄ÆSèã
 
ADC_C⁄töuousC⁄vMode
;

64 
uöt32_t
 
ADC_Exã∫ÆTrigC⁄vEdge
;

68 
uöt32_t
 
ADC_Exã∫ÆTrigC⁄v
;

72 
uöt32_t
 
ADC_D©aAlign
;

75 
uöt8_t
 
ADC_NbrOfC⁄vîsi⁄
;

79 }
	tADC_InôTy≥Def
;

86 
uöt32_t
 
ADC_Mode
;

89 
uöt32_t
 
ADC_PªsˇÀr
;

92 
uöt32_t
 
ADC_DMAAc˚ssMode
;

96 
uöt32_t
 
ADC_TwoSam∂ögDñay
;

100 }
	tADC_Comm⁄InôTy≥Def
;

108 
	#IS_ADC_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
ADC1
) || \

109 ((
PERIPH
Ë=
ADC2
) || \

110 ((
PERIPH
Ë=
ADC3
))

	)

115 
	#ADC_Mode_Indïídít
 ((
uöt32_t
)0x00000000)

	)

116 
	#ADC_DuÆMode_RegSimu…_InjecSimu…
 ((
uöt32_t
)0x00000001)

	)

117 
	#ADC_DuÆMode_RegSimu…_A…îTrig
 ((
uöt32_t
)0x00000002)

	)

118 
	#ADC_DuÆMode_InjecSimu…
 ((
uöt32_t
)0x00000005)

	)

119 
	#ADC_DuÆMode_RegSimu…
 ((
uöt32_t
)0x00000006)

	)

120 
	#ADC_DuÆMode_I¡îl
 ((
uöt32_t
)0x00000007)

	)

121 
	#ADC_DuÆMode_A…îTrig
 ((
uöt32_t
)0x00000009)

	)

122 
	#ADC_TrùÀMode_RegSimu…_InjecSimu…
 ((
uöt32_t
)0x00000011)

	)

123 
	#ADC_TrùÀMode_RegSimu…_A…îTrig
 ((
uöt32_t
)0x00000012)

	)

124 
	#ADC_TrùÀMode_InjecSimu…
 ((
uöt32_t
)0x00000015)

	)

125 
	#ADC_TrùÀMode_RegSimu…
 ((
uöt32_t
)0x00000016)

	)

126 
	#ADC_TrùÀMode_I¡îl
 ((
uöt32_t
)0x00000017)

	)

127 
	#ADC_TrùÀMode_A…îTrig
 ((
uöt32_t
)0x00000019)

	)

128 
	#IS_ADC_MODE
(
MODE
Ë(((MODEË=
ADC_Mode_Indïídít
) || \

129 ((
MODE
Ë=
ADC_DuÆMode_RegSimu…_InjecSimu…
) || \

130 ((
MODE
Ë=
ADC_DuÆMode_RegSimu…_A…îTrig
) || \

131 ((
MODE
Ë=
ADC_DuÆMode_InjecSimu…
) || \

132 ((
MODE
Ë=
ADC_DuÆMode_RegSimu…
) || \

133 ((
MODE
Ë=
ADC_DuÆMode_I¡îl
) || \

134 ((
MODE
Ë=
ADC_DuÆMode_A…îTrig
) || \

135 ((
MODE
Ë=
ADC_TrùÀMode_RegSimu…_InjecSimu…
) || \

136 ((
MODE
Ë=
ADC_TrùÀMode_RegSimu…_A…îTrig
) || \

137 ((
MODE
Ë=
ADC_TrùÀMode_InjecSimu…
) || \

138 ((
MODE
Ë=
ADC_TrùÀMode_RegSimu…
) || \

139 ((
MODE
Ë=
ADC_TrùÀMode_I¡îl
) || \

140 ((
MODE
Ë=
ADC_TrùÀMode_A…îTrig
))

	)

149 
	#ADC_PªsˇÀr_Div2
 ((
uöt32_t
)0x00000000)

	)

150 
	#ADC_PªsˇÀr_Div4
 ((
uöt32_t
)0x00010000)

	)

151 
	#ADC_PªsˇÀr_Div6
 ((
uöt32_t
)0x00020000)

	)

152 
	#ADC_PªsˇÀr_Div8
 ((
uöt32_t
)0x00030000)

	)

153 
	#IS_ADC_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
ADC_PªsˇÀr_Div2
) || \

154 ((
PRESCALER
Ë=
ADC_PªsˇÀr_Div4
) || \

155 ((
PRESCALER
Ë=
ADC_PªsˇÀr_Div6
) || \

156 ((
PRESCALER
Ë=
ADC_PªsˇÀr_Div8
))

	)

165 
	#ADC_DMAAc˚ssMode_DißbÀd
 ((
uöt32_t
)0x00000000Ë

	)

166 
	#ADC_DMAAc˚ssMode_1
 ((
uöt32_t
)0x00004000Ë

	)

167 
	#ADC_DMAAc˚ssMode_2
 ((
uöt32_t
)0x00008000Ë

	)

168 
	#ADC_DMAAc˚ssMode_3
 ((
uöt32_t
)0x0000C000Ë

	)

169 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
Ë(((MODEË=
ADC_DMAAc˚ssMode_DißbÀd
) || \

170 ((
MODE
Ë=
ADC_DMAAc˚ssMode_1
) || \

171 ((
MODE
Ë=
ADC_DMAAc˚ssMode_2
) || \

172 ((
MODE
Ë=
ADC_DMAAc˚ssMode_3
))

	)

182 
	#ADC_TwoSam∂ögDñay_5Cy˛es
 ((
uöt32_t
)0x00000000)

	)

183 
	#ADC_TwoSam∂ögDñay_6Cy˛es
 ((
uöt32_t
)0x00000100)

	)

184 
	#ADC_TwoSam∂ögDñay_7Cy˛es
 ((
uöt32_t
)0x00000200)

	)

185 
	#ADC_TwoSam∂ögDñay_8Cy˛es
 ((
uöt32_t
)0x00000300)

	)

186 
	#ADC_TwoSam∂ögDñay_9Cy˛es
 ((
uöt32_t
)0x00000400)

	)

187 
	#ADC_TwoSam∂ögDñay_10Cy˛es
 ((
uöt32_t
)0x00000500)

	)

188 
	#ADC_TwoSam∂ögDñay_11Cy˛es
 ((
uöt32_t
)0x00000600)

	)

189 
	#ADC_TwoSam∂ögDñay_12Cy˛es
 ((
uöt32_t
)0x00000700)

	)

190 
	#ADC_TwoSam∂ögDñay_13Cy˛es
 ((
uöt32_t
)0x00000800)

	)

191 
	#ADC_TwoSam∂ögDñay_14Cy˛es
 ((
uöt32_t
)0x00000900)

	)

192 
	#ADC_TwoSam∂ögDñay_15Cy˛es
 ((
uöt32_t
)0x00000A00)

	)

193 
	#ADC_TwoSam∂ögDñay_16Cy˛es
 ((
uöt32_t
)0x00000B00)

	)

194 
	#ADC_TwoSam∂ögDñay_17Cy˛es
 ((
uöt32_t
)0x00000C00)

	)

195 
	#ADC_TwoSam∂ögDñay_18Cy˛es
 ((
uöt32_t
)0x00000D00)

	)

196 
	#ADC_TwoSam∂ögDñay_19Cy˛es
 ((
uöt32_t
)0x00000E00)

	)

197 
	#ADC_TwoSam∂ögDñay_20Cy˛es
 ((
uöt32_t
)0x00000F00)

	)

198 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
Ë(((DELAYË=
ADC_TwoSam∂ögDñay_5Cy˛es
) || \

199 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_6Cy˛es
) || \

200 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_7Cy˛es
) || \

201 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_8Cy˛es
) || \

202 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_9Cy˛es
) || \

203 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_10Cy˛es
) || \

204 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_11Cy˛es
) || \

205 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_12Cy˛es
) || \

206 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_13Cy˛es
) || \

207 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_14Cy˛es
) || \

208 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_15Cy˛es
) || \

209 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_16Cy˛es
) || \

210 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_17Cy˛es
) || \

211 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_18Cy˛es
) || \

212 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_19Cy˛es
) || \

213 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_20Cy˛es
))

	)

223 
	#ADC_Resﬁuti⁄_12b
 ((
uöt32_t
)0x00000000)

	)

224 
	#ADC_Resﬁuti⁄_10b
 ((
uöt32_t
)0x01000000)

	)

225 
	#ADC_Resﬁuti⁄_8b
 ((
uöt32_t
)0x02000000)

	)

226 
	#ADC_Resﬁuti⁄_6b
 ((
uöt32_t
)0x03000000)

	)

227 
	#IS_ADC_RESOLUTION
(
RESOLUTION
Ë(((RESOLUTIONË=
ADC_Resﬁuti⁄_12b
) || \

228 ((
RESOLUTION
Ë=
ADC_Resﬁuti⁄_10b
) || \

229 ((
RESOLUTION
Ë=
ADC_Resﬁuti⁄_8b
) || \

230 ((
RESOLUTION
Ë=
ADC_Resﬁuti⁄_6b
))

	)

240 
	#ADC_Exã∫ÆTrigC⁄vEdge_N⁄e
 ((
uöt32_t
)0x00000000)

	)

241 
	#ADC_Exã∫ÆTrigC⁄vEdge_Risög
 ((
uöt32_t
)0x10000000)

	)

242 
	#ADC_Exã∫ÆTrigC⁄vEdge_FÆlög
 ((
uöt32_t
)0x20000000)

	)

243 
	#ADC_Exã∫ÆTrigC⁄vEdge_RisögFÆlög
 ((
uöt32_t
)0x30000000)

	)

244 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
Ë(((EDGEË=
ADC_Exã∫ÆTrigC⁄vEdge_N⁄e
) || \

245 ((
EDGE
Ë=
ADC_Exã∫ÆTrigC⁄vEdge_Risög
) || \

246 ((
EDGE
Ë=
ADC_Exã∫ÆTrigC⁄vEdge_FÆlög
) || \

247 ((
EDGE
Ë=
ADC_Exã∫ÆTrigC⁄vEdge_RisögFÆlög
))

	)

256 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC1
 ((
uöt32_t
)0x00000000)

	)

257 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC2
 ((
uöt32_t
)0x01000000)

	)

258 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC3
 ((
uöt32_t
)0x02000000)

	)

259 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC2
 ((
uöt32_t
)0x03000000)

	)

260 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC3
 ((
uöt32_t
)0x04000000)

	)

261 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC4
 ((
uöt32_t
)0x05000000)

	)

262 
	#ADC_Exã∫ÆTrigC⁄v_T2_TRGO
 ((
uöt32_t
)0x06000000)

	)

263 
	#ADC_Exã∫ÆTrigC⁄v_T3_CC1
 ((
uöt32_t
)0x07000000)

	)

264 
	#ADC_Exã∫ÆTrigC⁄v_T3_TRGO
 ((
uöt32_t
)0x08000000)

	)

265 
	#ADC_Exã∫ÆTrigC⁄v_T4_CC4
 ((
uöt32_t
)0x09000000)

	)

266 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC1
 ((
uöt32_t
)0x0A000000)

	)

267 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC2
 ((
uöt32_t
)0x0B000000)

	)

268 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC3
 ((
uöt32_t
)0x0C000000)

	)

269 
	#ADC_Exã∫ÆTrigC⁄v_T8_CC1
 ((
uöt32_t
)0x0D000000)

	)

270 
	#ADC_Exã∫ÆTrigC⁄v_T8_TRGO
 ((
uöt32_t
)0x0E000000)

	)

271 
	#ADC_Exã∫ÆTrigC⁄v_Ext_IT11
 ((
uöt32_t
)0x0F000000)

	)

272 
	#IS_ADC_EXT_TRIG
(
REGTRIG
Ë(((REGTRIGË=
ADC_Exã∫ÆTrigC⁄v_T1_CC1
) || \

273 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T1_CC2
) || \

274 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T1_CC3
) || \

275 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC2
) || \

276 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC3
) || \

277 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC4
) || \

278 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_TRGO
) || \

279 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T3_CC1
) || \

280 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T3_TRGO
) || \

281 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T4_CC4
) || \

282 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC1
) || \

283 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC2
) || \

284 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC3
) || \

285 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T8_CC1
) || \

286 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T8_TRGO
) || \

287 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_Ext_IT11
))

	)

296 
	#ADC_D©aAlign_Right
 ((
uöt32_t
)0x00000000)

	)

297 
	#ADC_D©aAlign_Le·
 ((
uöt32_t
)0x00000800)

	)

298 
	#IS_ADC_DATA_ALIGN
(
ALIGN
Ë(((ALIGNË=
ADC_D©aAlign_Right
) || \

299 ((
ALIGN
Ë=
ADC_D©aAlign_Le·
))

	)

308 
	#ADC_Ch™√l_0
 ((
uöt8_t
)0x00)

	)

309 
	#ADC_Ch™√l_1
 ((
uöt8_t
)0x01)

	)

310 
	#ADC_Ch™√l_2
 ((
uöt8_t
)0x02)

	)

311 
	#ADC_Ch™√l_3
 ((
uöt8_t
)0x03)

	)

312 
	#ADC_Ch™√l_4
 ((
uöt8_t
)0x04)

	)

313 
	#ADC_Ch™√l_5
 ((
uöt8_t
)0x05)

	)

314 
	#ADC_Ch™√l_6
 ((
uöt8_t
)0x06)

	)

315 
	#ADC_Ch™√l_7
 ((
uöt8_t
)0x07)

	)

316 
	#ADC_Ch™√l_8
 ((
uöt8_t
)0x08)

	)

317 
	#ADC_Ch™√l_9
 ((
uöt8_t
)0x09)

	)

318 
	#ADC_Ch™√l_10
 ((
uöt8_t
)0x0A)

	)

319 
	#ADC_Ch™√l_11
 ((
uöt8_t
)0x0B)

	)

320 
	#ADC_Ch™√l_12
 ((
uöt8_t
)0x0C)

	)

321 
	#ADC_Ch™√l_13
 ((
uöt8_t
)0x0D)

	)

322 
	#ADC_Ch™√l_14
 ((
uöt8_t
)0x0E)

	)

323 
	#ADC_Ch™√l_15
 ((
uöt8_t
)0x0F)

	)

324 
	#ADC_Ch™√l_16
 ((
uöt8_t
)0x10)

	)

325 
	#ADC_Ch™√l_17
 ((
uöt8_t
)0x11)

	)

326 
	#ADC_Ch™√l_18
 ((
uöt8_t
)0x12)

	)

328 #i‡
deföed
 (
STM32F40_41xxx
)

329 
	#ADC_Ch™√l_TempSís‹
 ((
uöt8_t
)
ADC_Ch™√l_16
)

	)

332 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
Ë|| deföed (
STM32F401xx
Ë|| deföed (
STM32F410xx
Ë|| deföed (
STM32F411xE
)

333 
	#ADC_Ch™√l_TempSís‹
 ((
uöt8_t
)
ADC_Ch™√l_18
)

	)

336 
	#ADC_Ch™√l_Vªföt
 ((
uöt8_t
)
ADC_Ch™√l_17
)

	)

337 
	#ADC_Ch™√l_Vb©
 ((
uöt8_t
)
ADC_Ch™√l_18
)

	)

339 
	#IS_ADC_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
ADC_Ch™√l_0
) || \

340 ((
CHANNEL
Ë=
ADC_Ch™√l_1
) || \

341 ((
CHANNEL
Ë=
ADC_Ch™√l_2
) || \

342 ((
CHANNEL
Ë=
ADC_Ch™√l_3
) || \

343 ((
CHANNEL
Ë=
ADC_Ch™√l_4
) || \

344 ((
CHANNEL
Ë=
ADC_Ch™√l_5
) || \

345 ((
CHANNEL
Ë=
ADC_Ch™√l_6
) || \

346 ((
CHANNEL
Ë=
ADC_Ch™√l_7
) || \

347 ((
CHANNEL
Ë=
ADC_Ch™√l_8
) || \

348 ((
CHANNEL
Ë=
ADC_Ch™√l_9
) || \

349 ((
CHANNEL
Ë=
ADC_Ch™√l_10
) || \

350 ((
CHANNEL
Ë=
ADC_Ch™√l_11
) || \

351 ((
CHANNEL
Ë=
ADC_Ch™√l_12
) || \

352 ((
CHANNEL
Ë=
ADC_Ch™√l_13
) || \

353 ((
CHANNEL
Ë=
ADC_Ch™√l_14
) || \

354 ((
CHANNEL
Ë=
ADC_Ch™√l_15
) || \

355 ((
CHANNEL
Ë=
ADC_Ch™√l_16
) || \

356 ((
CHANNEL
Ë=
ADC_Ch™√l_17
) || \

357 ((
CHANNEL
Ë=
ADC_Ch™√l_18
))

	)

366 
	#ADC_Sam∂eTime_3Cy˛es
 ((
uöt8_t
)0x00)

	)

367 
	#ADC_Sam∂eTime_15Cy˛es
 ((
uöt8_t
)0x01)

	)

368 
	#ADC_Sam∂eTime_28Cy˛es
 ((
uöt8_t
)0x02)

	)

369 
	#ADC_Sam∂eTime_56Cy˛es
 ((
uöt8_t
)0x03)

	)

370 
	#ADC_Sam∂eTime_84Cy˛es
 ((
uöt8_t
)0x04)

	)

371 
	#ADC_Sam∂eTime_112Cy˛es
 ((
uöt8_t
)0x05)

	)

372 
	#ADC_Sam∂eTime_144Cy˛es
 ((
uöt8_t
)0x06)

	)

373 
	#ADC_Sam∂eTime_480Cy˛es
 ((
uöt8_t
)0x07)

	)

374 
	#IS_ADC_SAMPLE_TIME
(
TIME
Ë(((TIMEË=
ADC_Sam∂eTime_3Cy˛es
) || \

375 ((
TIME
Ë=
ADC_Sam∂eTime_15Cy˛es
) || \

376 ((
TIME
Ë=
ADC_Sam∂eTime_28Cy˛es
) || \

377 ((
TIME
Ë=
ADC_Sam∂eTime_56Cy˛es
) || \

378 ((
TIME
Ë=
ADC_Sam∂eTime_84Cy˛es
) || \

379 ((
TIME
Ë=
ADC_Sam∂eTime_112Cy˛es
) || \

380 ((
TIME
Ë=
ADC_Sam∂eTime_144Cy˛es
) || \

381 ((
TIME
Ë=
ADC_Sam∂eTime_480Cy˛es
))

	)

390 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_N⁄e
 ((
uöt32_t
)0x00000000)

	)

391 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_Risög
 ((
uöt32_t
)0x00100000)

	)

392 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_FÆlög
 ((
uöt32_t
)0x00200000)

	)

393 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_RisögFÆlög
 ((
uöt32_t
)0x00300000)

	)

394 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
Ë(((EDGEË=
ADC_Exã∫ÆTrigInjecC⁄vEdge_N⁄e
) || \

395 ((
EDGE
Ë=
ADC_Exã∫ÆTrigInjecC⁄vEdge_Risög
) || \

396 ((
EDGE
Ë=
ADC_Exã∫ÆTrigInjecC⁄vEdge_FÆlög
) || \

397 ((
EDGE
Ë=
ADC_Exã∫ÆTrigInjecC⁄vEdge_RisögFÆlög
))

	)

407 
	#ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
 ((
uöt32_t
)0x00000000)

	)

408 
	#ADC_Exã∫ÆTrigInjecC⁄v_T1_TRGO
 ((
uöt32_t
)0x00010000)

	)

409 
	#ADC_Exã∫ÆTrigInjecC⁄v_T2_CC1
 ((
uöt32_t
)0x00020000)

	)

410 
	#ADC_Exã∫ÆTrigInjecC⁄v_T2_TRGO
 ((
uöt32_t
)0x00030000)

	)

411 
	#ADC_Exã∫ÆTrigInjecC⁄v_T3_CC2
 ((
uöt32_t
)0x00040000)

	)

412 
	#ADC_Exã∫ÆTrigInjecC⁄v_T3_CC4
 ((
uöt32_t
)0x00050000)

	)

413 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC1
 ((
uöt32_t
)0x00060000)

	)

414 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC2
 ((
uöt32_t
)0x00070000)

	)

415 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC3
 ((
uöt32_t
)0x00080000)

	)

416 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_TRGO
 ((
uöt32_t
)0x00090000)

	)

417 
	#ADC_Exã∫ÆTrigInjecC⁄v_T5_CC4
 ((
uöt32_t
)0x000A0000)

	)

418 
	#ADC_Exã∫ÆTrigInjecC⁄v_T5_TRGO
 ((
uöt32_t
)0x000B0000)

	)

419 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC2
 ((
uöt32_t
)0x000C0000)

	)

420 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC3
 ((
uöt32_t
)0x000D0000)

	)

421 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC4
 ((
uöt32_t
)0x000E0000)

	)

422 
	#ADC_Exã∫ÆTrigInjecC⁄v_Ext_IT15
 ((
uöt32_t
)0x000F0000)

	)

423 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
Ë(((INJTRIGË=
ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
) || \

424 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T1_TRGO
) || \

425 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T2_CC1
) || \

426 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T2_TRGO
) || \

427 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T3_CC2
) || \

428 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T3_CC4
) || \

429 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC1
) || \

430 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC2
) || \

431 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC3
) || \

432 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_TRGO
) || \

433 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T5_CC4
) || \

434 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T5_TRGO
) || \

435 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC2
) || \

436 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC3
) || \

437 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC4
) || \

438 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_Ext_IT15
))

	)

447 
	#ADC_Inje˘edCh™√l_1
 ((
uöt8_t
)0x14)

	)

448 
	#ADC_Inje˘edCh™√l_2
 ((
uöt8_t
)0x18)

	)

449 
	#ADC_Inje˘edCh™√l_3
 ((
uöt8_t
)0x1C)

	)

450 
	#ADC_Inje˘edCh™√l_4
 ((
uöt8_t
)0x20)

	)

451 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
ADC_Inje˘edCh™√l_1
) || \

452 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_2
) || \

453 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_3
) || \

454 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_4
))

	)

463 
	#ADC_A«logW©chdog_SögÀRegE«bÀ
 ((
uöt32_t
)0x00800200)

	)

464 
	#ADC_A«logW©chdog_SögÀInjecE«bÀ
 ((
uöt32_t
)0x00400200)

	)

465 
	#ADC_A«logW©chdog_SögÀRegOrInjecE«bÀ
 ((
uöt32_t
)0x00C00200)

	)

466 
	#ADC_A«logW©chdog_AŒRegE«bÀ
 ((
uöt32_t
)0x00800000)

	)

467 
	#ADC_A«logW©chdog_AŒInjecE«bÀ
 ((
uöt32_t
)0x00400000)

	)

468 
	#ADC_A«logW©chdog_AŒRegAŒInjecE«bÀ
 ((
uöt32_t
)0x00C00000)

	)

469 
	#ADC_A«logW©chdog_N⁄e
 ((
uöt32_t
)0x00000000)

	)

470 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
Ë(((WATCHDOGË=
ADC_A«logW©chdog_SögÀRegE«bÀ
) || \

471 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_SögÀInjecE«bÀ
) || \

472 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_SögÀRegOrInjecE«bÀ
) || \

473 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒRegE«bÀ
) || \

474 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒInjecE«bÀ
) || \

475 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒRegAŒInjecE«bÀ
) || \

476 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_N⁄e
))

	)

485 
	#ADC_IT_EOC
 ((
uöt16_t
)0x0205)

	)

486 
	#ADC_IT_AWD
 ((
uöt16_t
)0x0106)

	)

487 
	#ADC_IT_JEOC
 ((
uöt16_t
)0x0407)

	)

488 
	#ADC_IT_OVR
 ((
uöt16_t
)0x201A)

	)

489 
	#IS_ADC_IT
(
IT
Ë(((ITË=
ADC_IT_EOC
Ë|| ((ITË=
ADC_IT_AWD
) || \

490 ((
IT
Ë=
ADC_IT_JEOC
)|| ((ITË=
ADC_IT_OVR
))

	)

499 
	#ADC_FLAG_AWD
 ((
uöt8_t
)0x01)

	)

500 
	#ADC_FLAG_EOC
 ((
uöt8_t
)0x02)

	)

501 
	#ADC_FLAG_JEOC
 ((
uöt8_t
)0x04)

	)

502 
	#ADC_FLAG_JSTRT
 ((
uöt8_t
)0x08)

	)

503 
	#ADC_FLAG_STRT
 ((
uöt8_t
)0x10)

	)

504 
	#ADC_FLAG_OVR
 ((
uöt8_t
)0x20)

	)

506 
	#IS_ADC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt8_t
)0xC0Ë=0x00Ë&& ((FLAGË!0x00))

	)

507 
	#IS_ADC_GET_FLAG
(
FLAG
Ë(((FLAGË=
ADC_FLAG_AWD
) || \

508 ((
FLAG
Ë=
ADC_FLAG_EOC
) || \

509 ((
FLAG
Ë=
ADC_FLAG_JEOC
) || \

510 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

511 ((
FLAG
Ë=
ADC_FLAG_STRT
) || \

512 ((
FLAG
)=
ADC_FLAG_OVR
))

	)

521 
	#IS_ADC_THRESHOLD
(
THRESHOLD
Ë((THRESHOLDË<0xFFF)

	)

530 
	#IS_ADC_OFFSET
(
OFFSET
Ë((OFFSETË<0xFFF)

	)

539 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
Ë(((LENGTHË>0x1Ë&& ((LENGTHË<0x4))

	)

548 
	#IS_ADC_INJECTED_RANK
(
RANK
Ë(((RANKË>0x1Ë&& ((RANKË<0x4))

	)

557 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
Ë(((LENGTHË>0x1Ë&& ((LENGTHË<0x10))

	)

566 
	#IS_ADC_REGULAR_RANK
(
RANK
Ë(((RANKË>0x1Ë&& ((RANKË<0x10))

	)

575 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
Ë(((NUMBERË>0x1Ë&& ((NUMBERË<0x8))

	)

589 
ADC_DeInô
();

592 
ADC_Inô
(
ADC_Ty≥Def
* 
ADCx
, 
ADC_InôTy≥Def
* 
ADC_InôSåu˘
);

593 
ADC_Såu˘Inô
(
ADC_InôTy≥Def
* 
ADC_InôSåu˘
);

594 
ADC_Comm⁄Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
);

595 
ADC_Comm⁄Såu˘Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
);

596 
ADC_Cmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

599 
ADC_A«logW©chdogCmd
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_A«logW©chdog
);

600 
ADC_A«logW©chdogThªshﬁdsC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
HighThªshﬁd
,uöt16_à
LowThªshﬁd
);

601 
ADC_A«logW©chdogSögÀCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
);

604 
ADC_TempSís‹VªfötCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

605 
ADC_VBATCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

608 
ADC_ReguœrCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
);

609 
ADC_So·w¨eSèπC⁄v
(
ADC_Ty≥Def
* 
ADCx
);

610 
FœgSètus
 
ADC_GëSo·w¨eSèπC⁄vSètus
(
ADC_Ty≥Def
* 
ADCx
);

611 
ADC_EOCOnEachReguœrCh™√lCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

612 
ADC_C⁄töuousModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

613 
ADC_DiscModeCh™√lCou¡C⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Numbî
);

614 
ADC_DiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

615 
uöt16_t
 
ADC_GëC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
);

616 
uöt32_t
 
ADC_GëMu…iModeC⁄vîsi⁄VÆue
();

619 
ADC_DMACmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

620 
ADC_DMAReque°A·îLa°Tøns„rCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

621 
ADC_Mu…iModeDMAReque°A·îLa°Tøns„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

624 
ADC_Inje˘edCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
);

625 
ADC_Inje˘edSequí˚rLígthC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Lígth
);

626 
ADC_SëInje˘edOff£t
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
, 
uöt16_t
 
Off£t
);

627 
ADC_Exã∫ÆTrigInje˘edC⁄vC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄v
);

628 
ADC_Exã∫ÆTrigInje˘edC⁄vEdgeC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄vEdge
);

629 
ADC_So·w¨eSèπInje˘edC⁄v
(
ADC_Ty≥Def
* 
ADCx
);

630 
FœgSètus
 
ADC_GëSo·w¨eSèπInje˘edC⁄vCmdSètus
(
ADC_Ty≥Def
* 
ADCx
);

631 
ADC_AutoInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

632 
ADC_Inje˘edDiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

633 
uöt16_t
 
ADC_GëInje˘edC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
);

636 
ADC_ITC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

637 
FœgSètus
 
ADC_GëFœgSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
);

638 
ADC_CÀ¨Fœg
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
);

639 
ITSètus
 
ADC_GëITSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
);

640 
ADC_CÀ¨ITPídögBô
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
);

642 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STM32F~2.H

30 #i‚de‡
__STM32F4xx_CAN_H


31 
	#__STM32F4xx_CAN_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
CAN1
) || \

51 ((
PERIPH
Ë=
CAN2
))

	)

58 
uöt16_t
 
CAN_PªsˇÀr
;

61 
uöt8_t
 
CAN_Mode
;

64 
uöt8_t
 
CAN_SJW
;

69 
uöt8_t
 
CAN_BS1
;

73 
uöt8_t
 
CAN_BS2
;

76 
Fun˘i⁄ÆSèã
 
CAN_TTCM
;

79 
Fun˘i⁄ÆSèã
 
CAN_ABOM
;

82 
Fun˘i⁄ÆSèã
 
CAN_AWUM
;

85 
Fun˘i⁄ÆSèã
 
CAN_NART
;

88 
Fun˘i⁄ÆSèã
 
CAN_RFLM
;

91 
Fun˘i⁄ÆSèã
 
CAN_TXFP
;

93 } 
	tCAN_InôTy≥Def
;

100 
uöt16_t
 
CAN_FûãrIdHigh
;

104 
uöt16_t
 
CAN_FûãrIdLow
;

108 
uöt16_t
 
CAN_FûãrMaskIdHigh
;

113 
uöt16_t
 
CAN_FûãrMaskIdLow
;

118 
uöt16_t
 
CAN_FûãrFIFOAssignmít
;

121 
uöt8_t
 
CAN_FûãrNumbî
;

123 
uöt8_t
 
CAN_FûãrMode
;

126 
uöt8_t
 
CAN_FûãrSˇÀ
;

129 
Fun˘i⁄ÆSèã
 
CAN_FûãrA˘iv©i⁄
;

131 } 
	tCAN_FûãrInôTy≥Def
;

138 
uöt32_t
 
StdId
;

141 
uöt32_t
 
ExtId
;

144 
uöt8_t
 
IDE
;

148 
uöt8_t
 
RTR
;

152 
uöt8_t
 
DLC
;

156 
uöt8_t
 
D©a
[8];

158 } 
	tC™TxMsg
;

165 
uöt32_t
 
StdId
;

168 
uöt32_t
 
ExtId
;

171 
uöt8_t
 
IDE
;

175 
uöt8_t
 
RTR
;

179 
uöt8_t
 
DLC
;

182 
uöt8_t
 
D©a
[8];

185 
uöt8_t
 
FMI
;

188 } 
	tC™RxMsg
;

200 
	#CAN_InôSètus_Faûed
 ((
uöt8_t
)0x00Ë

	)

201 
	#CAN_InôSètus_Suc˚ss
 ((
uöt8_t
)0x01Ë

	)

205 
	#CANINITFAILED
 
CAN_InôSètus_Faûed


	)

206 
	#CANINITOK
 
CAN_InôSètus_Suc˚ss


	)

215 
	#CAN_Mode_N‹mÆ
 ((
uöt8_t
)0x00Ë

	)

216 
	#CAN_Mode_Lo›Back
 ((
uöt8_t
)0x01Ë

	)

217 
	#CAN_Mode_Sûít
 ((
uöt8_t
)0x02Ë

	)

218 
	#CAN_Mode_Sûít_Lo›Back
 ((
uöt8_t
)0x03Ë

	)

220 
	#IS_CAN_MODE
(
MODE
Ë(((MODEË=
CAN_Mode_N‹mÆ
) || \

221 ((
MODE
Ë=
CAN_Mode_Lo›Back
)|| \

222 ((
MODE
Ë=
CAN_Mode_Sûít
) || \

223 ((
MODE
Ë=
CAN_Mode_Sûít_Lo›Back
))

	)

233 
	#CAN_O≥øtögMode_Inôüliz©i⁄
 ((
uöt8_t
)0x00Ë

	)

234 
	#CAN_O≥øtögMode_N‹mÆ
 ((
uöt8_t
)0x01Ë

	)

235 
	#CAN_O≥øtögMode_SÀï
 ((
uöt8_t
)0x02Ë

	)

238 
	#IS_CAN_OPERATING_MODE
(
MODE
Ë(((MODEË=
CAN_O≥øtögMode_Inôüliz©i⁄
) ||\

239 ((
MODE
Ë=
CAN_O≥øtögMode_N‹mÆ
)|| \

240 ((
MODE
Ë=
CAN_O≥øtögMode_SÀï
))

	)

250 
	#CAN_ModeSètus_Faûed
 ((
uöt8_t
)0x00Ë

	)

251 
	#CAN_ModeSètus_Suc˚ss
 ((
uöt8_t
)!
CAN_ModeSètus_Faûed
Ë

	)

259 
	#CAN_SJW_1tq
 ((
uöt8_t
)0x00Ë

	)

260 
	#CAN_SJW_2tq
 ((
uöt8_t
)0x01Ë

	)

261 
	#CAN_SJW_3tq
 ((
uöt8_t
)0x02Ë

	)

262 
	#CAN_SJW_4tq
 ((
uöt8_t
)0x03Ë

	)

264 
	#IS_CAN_SJW
(
SJW
Ë(((SJWË=
CAN_SJW_1tq
Ë|| ((SJWË=
CAN_SJW_2tq
)|| \

265 ((
SJW
Ë=
CAN_SJW_3tq
Ë|| ((SJWË=
CAN_SJW_4tq
))

	)

273 
	#CAN_BS1_1tq
 ((
uöt8_t
)0x00Ë

	)

274 
	#CAN_BS1_2tq
 ((
uöt8_t
)0x01Ë

	)

275 
	#CAN_BS1_3tq
 ((
uöt8_t
)0x02Ë

	)

276 
	#CAN_BS1_4tq
 ((
uöt8_t
)0x03Ë

	)

277 
	#CAN_BS1_5tq
 ((
uöt8_t
)0x04Ë

	)

278 
	#CAN_BS1_6tq
 ((
uöt8_t
)0x05Ë

	)

279 
	#CAN_BS1_7tq
 ((
uöt8_t
)0x06Ë

	)

280 
	#CAN_BS1_8tq
 ((
uöt8_t
)0x07Ë

	)

281 
	#CAN_BS1_9tq
 ((
uöt8_t
)0x08Ë

	)

282 
	#CAN_BS1_10tq
 ((
uöt8_t
)0x09Ë

	)

283 
	#CAN_BS1_11tq
 ((
uöt8_t
)0x0AË

	)

284 
	#CAN_BS1_12tq
 ((
uöt8_t
)0x0BË

	)

285 
	#CAN_BS1_13tq
 ((
uöt8_t
)0x0CË

	)

286 
	#CAN_BS1_14tq
 ((
uöt8_t
)0x0DË

	)

287 
	#CAN_BS1_15tq
 ((
uöt8_t
)0x0EË

	)

288 
	#CAN_BS1_16tq
 ((
uöt8_t
)0x0FË

	)

290 
	#IS_CAN_BS1
(
BS1
Ë((BS1Ë<
CAN_BS1_16tq
)

	)

298 
	#CAN_BS2_1tq
 ((
uöt8_t
)0x00Ë

	)

299 
	#CAN_BS2_2tq
 ((
uöt8_t
)0x01Ë

	)

300 
	#CAN_BS2_3tq
 ((
uöt8_t
)0x02Ë

	)

301 
	#CAN_BS2_4tq
 ((
uöt8_t
)0x03Ë

	)

302 
	#CAN_BS2_5tq
 ((
uöt8_t
)0x04Ë

	)

303 
	#CAN_BS2_6tq
 ((
uöt8_t
)0x05Ë

	)

304 
	#CAN_BS2_7tq
 ((
uöt8_t
)0x06Ë

	)

305 
	#CAN_BS2_8tq
 ((
uöt8_t
)0x07Ë

	)

307 
	#IS_CAN_BS2
(
BS2
Ë((BS2Ë<
CAN_BS2_8tq
)

	)

315 
	#IS_CAN_PRESCALER
(
PRESCALER
Ë(((PRESCALERË>1Ë&& ((PRESCALERË<1024))

	)

323 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
Ë((NUMBERË<27)

	)

331 
	#CAN_FûãrMode_IdMask
 ((
uöt8_t
)0x00Ë

	)

332 
	#CAN_FûãrMode_IdLi°
 ((
uöt8_t
)0x01Ë

	)

334 
	#IS_CAN_FILTER_MODE
(
MODE
Ë(((MODEË=
CAN_FûãrMode_IdMask
) || \

335 ((
MODE
Ë=
CAN_FûãrMode_IdLi°
))

	)

343 
	#CAN_FûãrSˇÀ_16bô
 ((
uöt8_t
)0x00Ë

	)

344 
	#CAN_FûãrSˇÀ_32bô
 ((
uöt8_t
)0x01Ë

	)

346 
	#IS_CAN_FILTER_SCALE
(
SCALE
Ë(((SCALEË=
CAN_FûãrSˇÀ_16bô
) || \

347 ((
SCALE
Ë=
CAN_FûãrSˇÀ_32bô
))

	)

355 
	#CAN_Fûãr_FIFO0
 ((
uöt8_t
)0x00Ë

	)

356 
	#CAN_Fûãr_FIFO1
 ((
uöt8_t
)0x01Ë

	)

357 
	#IS_CAN_FILTER_FIFO
(
FIFO
Ë(((FIFOË=
CAN_FûãrFIFO0
) || \

358 ((
FIFO
Ë=
CAN_FûãrFIFO1
))

	)

361 
	#CAN_FûãrFIFO0
 
CAN_Fûãr_FIFO0


	)

362 
	#CAN_FûãrFIFO1
 
CAN_Fûãr_FIFO1


	)

370 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
Ë(((BANKNUMBERË>1Ë&& ((BANKNUMBERË<27))

	)

378 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
Ë((TRANSMITMAILBOXË<((
uöt8_t
)0x02))

	)

379 
	#IS_CAN_STDID
(
STDID
Ë((STDIDË<((
uöt32_t
)0x7FF))

	)

380 
	#IS_CAN_EXTID
(
EXTID
Ë((EXTIDË<((
uöt32_t
)0x1FFFFFFF))

	)

381 
	#IS_CAN_DLC
(
DLC
Ë((DLCË<((
uöt8_t
)0x08))

	)

389 
	#CAN_Id_Sènd¨d
 ((
uöt32_t
)0x00000000Ë

	)

390 
	#CAN_Id_Exãnded
 ((
uöt32_t
)0x00000004Ë

	)

391 
	#IS_CAN_IDTYPE
(
IDTYPE
Ë(((IDTYPEË=
CAN_Id_Sènd¨d
) || \

392 ((
IDTYPE
Ë=
CAN_Id_Exãnded
))

	)

395 
	#CAN_ID_STD
 
CAN_Id_Sènd¨d


	)

396 
	#CAN_ID_EXT
 
CAN_Id_Exãnded


	)

404 
	#CAN_RTR_D©a
 ((
uöt32_t
)0x00000000Ë

	)

405 
	#CAN_RTR_RemŸe
 ((
uöt32_t
)0x00000002Ë

	)

406 
	#IS_CAN_RTR
(
RTR
Ë(((RTRË=
CAN_RTR_D©a
Ë|| ((RTRË=
CAN_RTR_RemŸe
))

	)

409 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

410 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemŸe


	)

418 
	#CAN_TxSètus_Faûed
 ((
uöt8_t
)0x00)

	)

419 
	#CAN_TxSètus_Ok
 ((
uöt8_t
)0x01Ë

	)

420 
	#CAN_TxSètus_Pídög
 ((
uöt8_t
)0x02Ë

	)

421 
	#CAN_TxSètus_NoMaûBox
 ((
uöt8_t
)0x04Ë

	)

424 
	#CANTXFAILED
 
CAN_TxSètus_Faûed


	)

425 
	#CANTXOK
 
CAN_TxSètus_Ok


	)

426 
	#CANTXPENDING
 
CAN_TxSètus_Pídög


	)

427 
	#CAN_NO_MB
 
CAN_TxSètus_NoMaûBox


	)

435 
	#CAN_FIFO0
 ((
uöt8_t
)0x00Ë

	)

436 
	#CAN_FIFO1
 ((
uöt8_t
)0x01Ë

	)

438 
	#IS_CAN_FIFO
(
FIFO
Ë(((FIFOË=
CAN_FIFO0
Ë|| ((FIFOË=
CAN_FIFO1
))

	)

446 
	#CAN_SÀï_Faûed
 ((
uöt8_t
)0x00Ë

	)

447 
	#CAN_SÀï_Ok
 ((
uöt8_t
)0x01Ë

	)

450 
	#CANSLEEPFAILED
 
CAN_SÀï_Faûed


	)

451 
	#CANSLEEPOK
 
CAN_SÀï_Ok


	)

459 
	#CAN_WakeUp_Faûed
 ((
uöt8_t
)0x00Ë

	)

460 
	#CAN_WakeUp_Ok
 ((
uöt8_t
)0x01Ë

	)

463 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faûed


	)

464 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

473 
	#CAN_Eº‹Code_NoEº
 ((
uöt8_t
)0x00Ë

	)

474 
	#CAN_Eº‹Code_StuffEº
 ((
uöt8_t
)0x10Ë

	)

475 
	#CAN_Eº‹Code_F‹mEº
 ((
uöt8_t
)0x20Ë

	)

476 
	#CAN_Eº‹Code_ACKEº
 ((
uöt8_t
)0x30Ë

	)

477 
	#CAN_Eº‹Code_BôRe˚ssiveEº
 ((
uöt8_t
)0x40Ë

	)

478 
	#CAN_Eº‹Code_BôDomö™tEº
 ((
uöt8_t
)0x50Ë

	)

479 
	#CAN_Eº‹Code_CRCEº
 ((
uöt8_t
)0x60Ë

	)

480 
	#CAN_Eº‹Code_So·w¨eSëEº
 ((
uöt8_t
)0x70Ë

	)

494 
	#CAN_FLAG_RQCP0
 ((
uöt32_t
)0x38000001Ë

	)

495 
	#CAN_FLAG_RQCP1
 ((
uöt32_t
)0x38000100Ë

	)

496 
	#CAN_FLAG_RQCP2
 ((
uöt32_t
)0x38010000Ë

	)

499 
	#CAN_FLAG_FMP0
 ((
uöt32_t
)0x12000003Ë

	)

500 
	#CAN_FLAG_FF0
 ((
uöt32_t
)0x32000008Ë

	)

501 
	#CAN_FLAG_FOV0
 ((
uöt32_t
)0x32000010Ë

	)

502 
	#CAN_FLAG_FMP1
 ((
uöt32_t
)0x14000003Ë

	)

503 
	#CAN_FLAG_FF1
 ((
uöt32_t
)0x34000008Ë

	)

504 
	#CAN_FLAG_FOV1
 ((
uöt32_t
)0x34000010Ë

	)

507 
	#CAN_FLAG_WKU
 ((
uöt32_t
)0x31000008Ë

	)

508 
	#CAN_FLAG_SLAK
 ((
uöt32_t
)0x31000012Ë

	)

513 
	#CAN_FLAG_EWG
 ((
uöt32_t
)0x10F00001Ë

	)

514 
	#CAN_FLAG_EPV
 ((
uöt32_t
)0x10F00002Ë

	)

515 
	#CAN_FLAG_BOF
 ((
uöt32_t
)0x10F00004Ë

	)

516 
	#CAN_FLAG_LEC
 ((
uöt32_t
)0x30F00070Ë

	)

518 
	#IS_CAN_GET_FLAG
(
FLAG
Ë(((FLAGË=
CAN_FLAG_LEC
Ë|| ((FLAGË=
CAN_FLAG_BOF
) || \

519 ((
FLAG
Ë=
CAN_FLAG_EPV
Ë|| ((FLAGË=
CAN_FLAG_EWG
) || \

520 ((
FLAG
Ë=
CAN_FLAG_WKU
Ë|| ((FLAGË=
CAN_FLAG_FOV0
) || \

521 ((
FLAG
Ë=
CAN_FLAG_FF0
Ë|| ((FLAGË=
CAN_FLAG_FMP0
) || \

522 ((
FLAG
Ë=
CAN_FLAG_FOV1
Ë|| ((FLAGË=
CAN_FLAG_FF1
) || \

523 ((
FLAG
Ë=
CAN_FLAG_FMP1
Ë|| ((FLAGË=
CAN_FLAG_RQCP2
) || \

524 ((
FLAG
Ë=
CAN_FLAG_RQCP1
)|| ((FLAGË=
CAN_FLAG_RQCP0
) || \

525 ((
FLAG
Ë=
CAN_FLAG_SLAK
 ))

	)

527 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGË=
CAN_FLAG_LEC
Ë|| ((FLAGË=
CAN_FLAG_RQCP2
) || \

528 ((
FLAG
Ë=
CAN_FLAG_RQCP1
Ë|| ((FLAGË=
CAN_FLAG_RQCP0
) || \

529 ((
FLAG
Ë=
CAN_FLAG_FF0
Ë|| ((FLAGË=
CAN_FLAG_FOV0
) ||\

530 ((
FLAG
Ë=
CAN_FLAG_FF1
Ë|| ((FLAGË=
CAN_FLAG_FOV1
) || \

531 ((
FLAG
Ë=
CAN_FLAG_WKU
Ë|| ((FLAGË=
CAN_FLAG_SLAK
))

	)

540 
	#CAN_IT_TME
 ((
uöt32_t
)0x00000001Ë

	)

543 
	#CAN_IT_FMP0
 ((
uöt32_t
)0x00000002Ë

	)

544 
	#CAN_IT_FF0
 ((
uöt32_t
)0x00000004Ë

	)

545 
	#CAN_IT_FOV0
 ((
uöt32_t
)0x00000008Ë

	)

546 
	#CAN_IT_FMP1
 ((
uöt32_t
)0x00000010Ë

	)

547 
	#CAN_IT_FF1
 ((
uöt32_t
)0x00000020Ë

	)

548 
	#CAN_IT_FOV1
 ((
uöt32_t
)0x00000040Ë

	)

551 
	#CAN_IT_WKU
 ((
uöt32_t
)0x00010000Ë

	)

552 
	#CAN_IT_SLK
 ((
uöt32_t
)0x00020000Ë

	)

555 
	#CAN_IT_EWG
 ((
uöt32_t
)0x00000100Ë

	)

556 
	#CAN_IT_EPV
 ((
uöt32_t
)0x00000200Ë

	)

557 
	#CAN_IT_BOF
 ((
uöt32_t
)0x00000400Ë

	)

558 
	#CAN_IT_LEC
 ((
uöt32_t
)0x00000800Ë

	)

559 
	#CAN_IT_ERR
 ((
uöt32_t
)0x00008000Ë

	)

562 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

563 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

564 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

567 
	#IS_CAN_IT
(
IT
Ë(((ITË=
CAN_IT_TME
Ë|| ((ITË=
CAN_IT_FMP0
) ||\

568 ((
IT
Ë=
CAN_IT_FF0
Ë|| ((ITË=
CAN_IT_FOV0
) ||\

569 ((
IT
Ë=
CAN_IT_FMP1
Ë|| ((ITË=
CAN_IT_FF1
) ||\

570 ((
IT
Ë=
CAN_IT_FOV1
Ë|| ((ITË=
CAN_IT_EWG
) ||\

571 ((
IT
Ë=
CAN_IT_EPV
Ë|| ((ITË=
CAN_IT_BOF
) ||\

572 ((
IT
Ë=
CAN_IT_LEC
Ë|| ((ITË=
CAN_IT_ERR
) ||\

573 ((
IT
Ë=
CAN_IT_WKU
Ë|| ((ITË=
CAN_IT_SLK
))

	)

575 
	#IS_CAN_CLEAR_IT
(
IT
Ë(((ITË=
CAN_IT_TME
Ë|| ((ITË=
CAN_IT_FF0
) ||\

576 ((
IT
Ë=
CAN_IT_FOV0
)|| ((ITË=
CAN_IT_FF1
) ||\

577 ((
IT
Ë=
CAN_IT_FOV1
)|| ((ITË=
CAN_IT_EWG
) ||\

578 ((
IT
Ë=
CAN_IT_EPV
Ë|| ((ITË=
CAN_IT_BOF
) ||\

579 ((
IT
Ë=
CAN_IT_LEC
Ë|| ((ITË=
CAN_IT_ERR
) ||\

580 ((
IT
Ë=
CAN_IT_WKU
Ë|| ((ITË=
CAN_IT_SLK
))

	)

593 
CAN_DeInô
(
CAN_Ty≥Def
* 
CANx
);

596 
uöt8_t
 
CAN_Inô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_InôTy≥Def
* 
CAN_InôSåu˘
);

597 
CAN_FûãrInô
(
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
);

598 
CAN_Såu˘Inô
(
CAN_InôTy≥Def
* 
CAN_InôSåu˘
);

599 
CAN_SœveSèπB™k
(
uöt8_t
 
CAN_B™kNumbî
);

600 
CAN_DBGFªeze
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

601 
CAN_TTComModeCmd
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

604 
uöt8_t
 
CAN_Tønsmô
(
CAN_Ty≥Def
* 
CANx
, 
C™TxMsg
* 
TxMesßge
);

605 
uöt8_t
 
CAN_TønsmôSètus
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
TønsmôMaûbox
);

606 
CAN_C™˚lTønsmô
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
Maûbox
);

609 
CAN_Re˚ive
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
, 
C™RxMsg
* 
RxMesßge
);

610 
CAN_FIFORñó£
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
);

611 
uöt8_t
 
CAN_MesßgePídög
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
FIFONumbî
);

614 
uöt8_t
 
CAN_O≥øtögModeReque°
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
CAN_O≥øtögMode
);

615 
uöt8_t
 
CAN_SÀï
(
CAN_Ty≥Def
* 
CANx
);

616 
uöt8_t
 
CAN_WakeUp
(
CAN_Ty≥Def
* 
CANx
);

619 
uöt8_t
 
CAN_GëLa°Eº‹Code
(
CAN_Ty≥Def
* 
CANx
);

620 
uöt8_t
 
CAN_GëRe˚iveEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
);

621 
uöt8_t
 
CAN_GëLSBTønsmôEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
);

624 
CAN_ITC⁄fig
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

625 
FœgSètus
 
CAN_GëFœgSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
);

626 
CAN_CÀ¨Fœg
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
);

627 
ITSètus
 
CAN_GëITSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
);

628 
CAN_CÀ¨ITPídögBô
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
);

630 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STM32F~4.H

30 #i‚de‡
__STM32F4xx_CRC_H


31 
	#__STM32F4xx_CRC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

62 
CRC_Re£tDR
();

63 
uöt32_t
 
CRC_CÆcCRC
(uöt32_à
D©a
);

64 
uöt32_t
 
CRC_CÆcBlockCRC
(uöt32_à
pBuf„r
[], uöt32_à
Buf„rLígth
);

65 
uöt32_t
 
CRC_GëCRC
();

66 
CRC_SëIDRegi°î
(
uöt8_t
 
IDVÆue
);

67 
uöt8_t
 
CRC_GëIDRegi°î
();

69 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\misc.h

30 #i‚de‡
__MISC_H


31 
	#__MISC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt8_t
 
NVIC_IRQCh™√l
;

61 
uöt8_t
 
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
;

66 
uöt8_t
 
NVIC_IRQCh™√lSubPri‹ôy
;

71 
Fun˘i⁄ÆSèã
 
NVIC_IRQCh™√lCmd
;

74 } 
	tNVIC_InôTy≥Def
;

86 
	#NVIC_Ve˘Tab_RAM
 ((
uöt32_t
)0x20000000)

	)

87 
	#NVIC_Ve˘Tab_FLASH
 ((
uöt32_t
)0x08000000)

	)

88 
	#IS_NVIC_VECTTAB
(
VECTTAB
Ë(((VECTTABË=
NVIC_Ve˘Tab_RAM
) || \

89 ((
VECTTAB
Ë=
NVIC_Ve˘Tab_FLASH
))

	)

98 
	#NVIC_LP_SEVONPEND
 ((
uöt8_t
)0x10)

	)

99 
	#NVIC_LP_SLEEPDEEP
 ((
uöt8_t
)0x04)

	)

100 
	#NVIC_LP_SLEEPONEXIT
 ((
uöt8_t
)0x02)

	)

101 
	#IS_NVIC_LP
(
LP
Ë(((LPË=
NVIC_LP_SEVONPEND
) || \

102 ((
LP
Ë=
NVIC_LP_SLEEPDEEP
) || \

103 ((
LP
Ë=
NVIC_LP_SLEEPONEXIT
))

	)

112 
	#NVIC_Pri‹ôyGroup_0
 ((
uöt32_t
)0x700Ë

	)

114 
	#NVIC_Pri‹ôyGroup_1
 ((
uöt32_t
)0x600Ë

	)

116 
	#NVIC_Pri‹ôyGroup_2
 ((
uöt32_t
)0x500Ë

	)

118 
	#NVIC_Pri‹ôyGroup_3
 ((
uöt32_t
)0x400Ë

	)

120 
	#NVIC_Pri‹ôyGroup_4
 ((
uöt32_t
)0x300Ë

	)

123 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
Ë(((GROUPË=
NVIC_Pri‹ôyGroup_0
) || \

124 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_1
) || \

125 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_2
) || \

126 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_3
) || \

127 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_4
))

	)

129 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x10)

	)

131 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x10)

	)

133 
	#IS_NVIC_OFFSET
(
OFFSET
Ë((OFFSETË< 0x000FFFFF)

	)

143 
	#SysTick_CLKSour˚_HCLK_Div8
 ((
uöt32_t
)0xFFFFFFFB)

	)

144 
	#SysTick_CLKSour˚_HCLK
 ((
uöt32_t
)0x00000004)

	)

145 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
SysTick_CLKSour˚_HCLK
) || \

146 ((
SOURCE
Ë=
SysTick_CLKSour˚_HCLK_Div8
))

	)

158 
NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
);

159 
NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
);

160 
NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
);

161 
NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

162 
SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
);

164 #ifde‡
__˝lu•lus


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST2A75~1.C

96 
	~"°m32f4xx_Õtim.h
"

107 #i‡
deföed
(
STM32F410xx
)

112 
	#CFGR_INIT_CLEAR_MASK
 ((
uöt32_t
Ë0xFFCFF1FE)

	)

113 
	#CFGR_TRIG_AND_POL_CLEAR_MASK
 ((
uöt32_t
Ë0xFFF91FFF)

	)

145 
	$LPTIM_DeInô
(
LPTIM_Ty≥Def
* 
LPTIMx
)

148 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

151 if(
LPTIMx
 =
LPTIM1
)

153 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_LPTIM1
, 
ENABLE
);

154 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_LPTIM1
, 
DISABLE
);

156 
	}
}

168 
	$LPTIM_Inô
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
LPTIM_InôTy≥Def
* 
LPTIM_InôSåu˘
)

170 
uöt32_t
 
tm¥eg1
 = 0;

173 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

174 
	`as£π_∑øm
(
	`IS_LPTIM_CLOCK_SOURCE
(
LPTIM_InôSåu˘
->
LPTIM_ClockSour˚
));

175 
	`as£π_∑øm
(
	`IS_LPTIM_CLOCK_PRESCALER
(
LPTIM_InôSåu˘
->
LPTIM_PªsˇÀr
));

176 
	`as£π_∑øm
(
	`IS_LPTIM_WAVEFORM
(
LPTIM_InôSåu˘
->
LPTIM_Wavef‹m
));

177 
	`as£π_∑øm
(
	`IS_LPTIM_OUTPUT_POLARITY
(
LPTIM_InôSåu˘
->
LPTIM_OuçutPﬁ¨ôy
));

180 
tm¥eg1
 = 
LPTIMx
->
CFGR
;

183 
tm¥eg1
 &
CFGR_INIT_CLEAR_MASK
;

189 
tm¥eg1
 |(
LPTIM_InôSåu˘
->
LPTIM_ClockSour˚
 | LPTIM_InôSåu˘->
LPTIM_PªsˇÀr


190 |
LPTIM_InôSåu˘
->
LPTIM_Wavef‹m
 | LPTIM_InôSåu˘->
LPTIM_OuçutPﬁ¨ôy
);

193 
LPTIMx
->
CFGR
 = 
tm¥eg1
;

194 
	}
}

201 
	$LPTIM_Såu˘Inô
(
LPTIM_InôTy≥Def
* 
LPTIM_InôSåu˘
)

204 
LPTIM_InôSåu˘
->
LPTIM_ClockSour˚
 = 
LPTIM_ClockSour˚_APBClock_LPosc
;

207 
LPTIM_InôSåu˘
->
LPTIM_OuçutPﬁ¨ôy
 = 
LPTIM_OuçutPﬁ¨ôy_High
;

210 
LPTIM_InôSåu˘
->
LPTIM_PªsˇÀr
 = 
LPTIM_PªsˇÀr_DIV1
;

213 
LPTIM_InôSåu˘
->
LPTIM_Wavef‹m
 = 
LPTIM_Wavef‹m_PWM_O√Pul£
;

214 
	}
}

251 
	$LPTIM_Cmd
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

254 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

255 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

257 if(
NewSèã
 !
DISABLE
)

260 
LPTIMx
->
CR
 |
LPTIM_CR_ENABLE
;

265 
LPTIMx
->
CR
 &~(
LPTIM_CR_ENABLE
);

267 
	}
}

280 
	$LPTIM_Sñe˘ClockSour˚
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_ClockSour˚
)

283 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

284 
	`as£π_∑øm
(
	`IS_LPTIM_CLOCK_SOURCE
(
LPTIM_ClockSour˚
));

287 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_CKSEL
);

290 
LPTIMx
->
CFGR
 |
LPTIM_ClockSour˚
;

291 
	}
}

306 
	$LPTIM_Sñe˘ULPTIMClockPﬁ¨ôy
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_ClockPﬁ¨ôy
)

308 
uöt32_t
 
tm¥eg1
 = 0;

311 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

312 
	`as£π_∑øm
(
	`IS_LPTIM_CLOCK_POLARITY
(
LPTIM_ClockPﬁ¨ôy
));

315 
tm¥eg1
 = 
LPTIMx
->
CFGR
;

318 
tm¥eg1
 &~(
LPTIM_CFGR_CKPOL
);

321 
tm¥eg1
 |
LPTIM_ClockPﬁ¨ôy
;

324 
LPTIMx
->
CFGR
 = 
tm¥eg1
;

325 
	}
}

344 
	$LPTIM_C⁄figPªsˇÀr
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_PªsˇÀr
)

346 
uöt32_t
 
tm¥eg1
 = 0;

349 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

350 
	`as£π_∑øm
(
	`IS_LPTIM_CLOCK_PRESCALER
(
LPTIM_PªsˇÀr
));

353 
tm¥eg1
 = 
LPTIMx
->
CFGR
;

356 
tm¥eg1
 &~(
LPTIM_CFGR_PRESC
);

359 
tm¥eg1
 |
LPTIM_PªsˇÀr
;

362 
LPTIMx
->
CFGR
 = 
tm¥eg1
;

363 
	}
}

387 
	$LPTIM_C⁄figExã∫ÆTriggî
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_ExtTRGSour˚
, uöt32_à
LPTIM_ExtTRGPﬁ¨ôy
)

389 
uöt32_t
 
tm¥eg1
 = 0;

392 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

393 
	`as£π_∑øm
(
	`IS_LPTIM_EXT_TRG_SOURCE
(
LPTIM_ExtTRGSour˚
));

394 
	`as£π_∑øm
(
	`IS_LPTIM_EXT_TRG_POLARITY
(
LPTIM_ExtTRGPﬁ¨ôy
));

397 
tm¥eg1
 = 
LPTIMx
->
CFGR
;

400 
tm¥eg1
 &
CFGR_TRIG_AND_POL_CLEAR_MASK
;

403 
tm¥eg1
 |(
LPTIM_ExtTRGSour˚
 | 
LPTIM_ExtTRGPﬁ¨ôy
);

406 
LPTIMx
->
CFGR
 = 
tm¥eg1
;

407 
	}
}

416 
	$LPTIM_Sñe˘So·w¨eSèπ
(
LPTIM_Ty≥Def
* 
LPTIMx
)

419 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

422 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_TRIGEN
);

423 
	}
}

440 
	$LPTIM_C⁄figTriggîGlôchFûãr
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_TrigSam∂eTime
)

442 
uöt32_t
 
tm¥eg1
 = 0;

445 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

446 
	`as£π_∑øm
(
	`IS_LPTIM_TRIG_SAMPLE_TIME
(
LPTIM_TrigSam∂eTime
));

449 
tm¥eg1
 = 
LPTIMx
->
CFGR
;

452 
tm¥eg1
 &~(
LPTIM_CFGR_TRGFLT
);

455 
tm¥eg1
 |(
LPTIM_TrigSam∂eTime
);

458 
LPTIMx
->
CFGR
 = 
tm¥eg1
;

459 
	}
}

476 
	$LPTIM_C⁄figClockGlôchFûãr
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_ClockSam∂eTime
)

478 
uöt32_t
 
tm¥eg1
 = 0;

481 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

482 
	`as£π_∑øm
(
	`IS_LPTIM_CLOCK_SAMPLE_TIME
(
LPTIM_ClockSam∂eTime
));

485 
tm¥eg1
 = 
LPTIMx
->
CFGR
;

488 
tm¥eg1
 &~(
LPTIM_CFGR_CKFLT
);

491 
tm¥eg1
 |
LPTIM_ClockSam∂eTime
;

494 
LPTIMx
->
CFGR
 = 
tm¥eg1
;

495 
	}
}

506 
	$LPTIM_Sñe˘O≥øtögMode
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Mode
)

509 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

510 
	`as£π_∑øm
(
	`IS_LPTIM_MODE
(
LPTIM_Mode
));

513 if(
LPTIM_Mode
 =
LPTIM_Mode_C⁄töuous
)

516 
LPTIMx
->
CR
 |
LPTIM_Mode_C⁄töuous
;

518 if(
LPTIM_Mode
 =
LPTIM_Mode_SögÀ
)

521 
LPTIMx
->
CR
 |
LPTIM_Mode_SögÀ
;

523 
	}
}

534 
	$LPTIM_TimoutCmd
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

537 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

538 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

540 if(
NewSèã
 !
DISABLE
)

543 
LPTIMx
->
CFGR
 |
LPTIM_CFGR_TIMOUT
;

548 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_TIMOUT
);

550 
	}
}

563 
	$LPTIM_C⁄figWavef‹m
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Wavef‹m
)

566 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

567 
	`as£π_∑øm
(
	`IS_LPTIM_WAVEFORM
(
LPTIM_Wavef‹m
));

570 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_CKFLT
);

573 
LPTIMx
->
CFGR
 |(
LPTIM_Wavef‹m
);

574 
	}
}

587 
	$LPTIM_C⁄figUpd©e
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Upd©e
)

590 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

591 
	`as£π_∑øm
(
	`IS_LPTIM_UPDATE
(
LPTIM_Upd©e
));

594 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_PRELOAD
);

597 
LPTIMx
->
CFGR
 |(
LPTIM_Upd©e
);

598 
	}
}

607 
	$LPTIM_SëAut‹ñﬂdVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Aut‹ñﬂd
)

610 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

611 
	`as£π_∑øm
(
	`IS_LPTIM_AUTORELOAD
(
LPTIM_Aut‹ñﬂd
));

614 
LPTIMx
->
ARR
 = 
LPTIM_Aut‹ñﬂd
;

615 
	}
}

624 
	$LPTIM_SëCom∑ªVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Com∑ª
)

627 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

628 
	`as£π_∑øm
(
	`IS_LPTIM_COMPARE
(
LPTIM_Com∑ª
));

631 
LPTIMx
->
CMP
 = 
LPTIM_Com∑ª
;

632 
	}
}

644 
	$LPTIM_Sñe˘Cou¡îMode
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

647 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

648 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

650 if(
NewSèã
 !
DISABLE
)

653 
LPTIMx
->
CFGR
 |
LPTIM_CFGR_COUNTMODE
;

658 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_COUNTMODE
);

660 
	}
}

671 
	$LPTIM_Sñe˘EncodîMode
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

674 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

675 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

677 if(
NewSèã
 !
DISABLE
)

680 
LPTIMx
->
CFGR
 |
LPTIM_CFGR_ENC
;

685 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_ENC
);

687 
	}
}

694 
uöt32_t
 
	$LPTIM_GëCou¡îVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
)

697 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

700  
LPTIMx
->
CNT
;

701 
	}
}

708 
uöt32_t
 
	$LPTIM_GëAut‹ñﬂdVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
)

711 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

714  
LPTIMx
->
ARR
;

715 
	}
}

722 
uöt32_t
 
	$LPTIM_GëCom∑ªVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
)

725 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

728  
LPTIMx
->
CMP
;

729 
	}
}

742 
	$LPTIM_Rem≠C⁄fig
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_OPTR
)

745 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

748 
LPTIMx
->
OR
 = 
LPTIM_OPTR
;

749 
	}
}

812 
	$LPTIM_ITC⁄fig
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

815 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

816 
	`as£π_∑øm
(
	`IS_LPTIM_IT
(
LPTIM_IT
));

817 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

819 if(
NewSèã
 !
DISABLE
)

822 
LPTIMx
->
IER
 |
LPTIM_IT
;

827 
LPTIMx
->
IER
 &~(
LPTIM_IT
);

829 
	}
}

849 
FœgSètus
 
	$LPTIM_GëFœgSètus
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_FLAG
)

851 
ITSètus
 
bô°©us
 = 
RESET
;

854 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

855 
	`as£π_∑øm
(
	`IS_LPTIM_GET_FLAG
(
LPTIM_FLAG
));

857 if((
LPTIMx
->
ISR
 & 
LPTIM_FLAG
Ë!(
RESET
))

859 
bô°©us
 = 
SET
;

863 
bô°©us
 = 
RESET
;

865  
bô°©us
;

866 
	}
}

884 
	$LPTIM_CÀ¨Fœg
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_CLEARF
)

887 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

888 
	`as£π_∑øm
(
	`IS_LPTIM_CLEAR_FLAG
(
LPTIM_CLEARF
));

891 
LPTIMx
->
ICR
 |
LPTIM_CLEARF
;

892 
	}
}

907 
ITSètus
 
	$LPTIM_GëITSètus
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_IT
)

909 
ITSètus
 
bô°©us
 = 
RESET
;

910 
uöt32_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

913 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

914 
	`as£π_∑øm
(
	`IS_LPTIM_IT
(
LPTIM_IT
));

917 
ô°©us
 = 
LPTIMx
->
ISR
 & 
LPTIM_IT
;

920 
ôíabÀ
 = 
LPTIMx
->
IER
 & 
LPTIM_IT
;

922 if((
ô°©us
 !
RESET
Ë&& (
ôíabÀ
 != RESET))

924 
bô°©us
 = 
SET
;

928 
bô°©us
 = 
RESET
;

930  
bô°©us
;

931 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST2CBD~1.C

85 
	~"°m32f4xx_iwdg.h
"

100 
	#KR_KEY_RELOAD
 ((
uöt16_t
)0xAAAA)

	)

101 
	#KR_KEY_ENABLE
 ((
uöt16_t
)0xCCCC)

	)

132 
	$IWDG_WrôeAc˚ssCmd
(
uöt16_t
 
IWDG_WrôeAc˚ss
)

135 
	`as£π_∑øm
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WrôeAc˚ss
));

136 
IWDG
->
KR
 = 
IWDG_WrôeAc˚ss
;

137 
	}
}

152 
	$IWDG_SëPªsˇÀr
(
uöt8_t
 
IWDG_PªsˇÀr
)

155 
	`as£π_∑øm
(
	`IS_IWDG_PRESCALER
(
IWDG_PªsˇÀr
));

156 
IWDG
->
PR
 = 
IWDG_PªsˇÀr
;

157 
	}
}

165 
	$IWDG_SëRñﬂd
(
uöt16_t
 
Rñﬂd
)

168 
	`as£π_∑øm
(
	`IS_IWDG_RELOAD
(
Rñﬂd
));

169 
IWDG
->
RLR
 = 
Rñﬂd
;

170 
	}
}

178 
	$IWDG_RñﬂdCou¡î
()

180 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

181 
	}
}

204 
	$IWDG_E«bÀ
()

206 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

207 
	}
}

233 
FœgSètus
 
	$IWDG_GëFœgSètus
(
uöt16_t
 
IWDG_FLAG
)

235 
FœgSètus
 
bô°©us
 = 
RESET
;

237 
	`as£π_∑øm
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

238 i‡((
IWDG
->
SR
 & 
IWDG_FLAG
Ë!(
uöt32_t
)
RESET
)

240 
bô°©us
 = 
SET
;

244 
bô°©us
 = 
RESET
;

247  
bô°©us
;

248 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST36BC~1.C

156 
	~"°m32f4xx_sdio.h
"

157 
	~"°m32f4xx_rcc.h
"

172 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

176 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

177 
	#CLKEN_BôNumbî
 0x08

	)

178 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32Ë+ (
CLKEN_BôNumbî
 * 4))

	)

182 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

183 
	#SDIOSUSPEND_BôNumbî
 0x0B

	)

184 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
SDIOSUSPEND_BôNumbî
 * 4))

	)

187 
	#ENCMDCOMPL_BôNumbî
 0x0C

	)

188 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
ENCMDCOMPL_BôNumbî
 * 4))

	)

191 
	#NIEN_BôNumbî
 0x0D

	)

192 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
NIEN_BôNumbî
 * 4))

	)

195 
	#ATACMD_BôNumbî
 0x0E

	)

196 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
ATACMD_BôNumbî
 * 4))

	)

200 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

201 
	#DMAEN_BôNumbî
 0x03

	)

202 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
DMAEN_BôNumbî
 * 4))

	)

205 
	#RWSTART_BôNumbî
 0x08

	)

206 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWSTART_BôNumbî
 * 4))

	)

209 
	#RWSTOP_BôNumbî
 0x09

	)

210 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWSTOP_BôNumbî
 * 4))

	)

213 
	#RWMOD_BôNumbî
 0x0A

	)

214 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWMOD_BôNumbî
 * 4))

	)

217 
	#SDIOEN_BôNumbî
 0x0B

	)

218 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
SDIOEN_BôNumbî
 * 4))

	)

223 
	#CLKCR_CLEAR_MASK
 ((
uöt32_t
)0xFFFF8100)

	)

227 
	#PWR_PWRCTRL_MASK
 ((
uöt32_t
)0xFFFFFFFC)

	)

231 
	#DCTRL_CLEAR_MASK
 ((
uöt32_t
)0xFFFFFF08)

	)

235 
	#CMD_CLEAR_MASK
 ((
uöt32_t
)0xFFFFF800)

	)

238 
	#SDIO_RESP_ADDR
 ((
uöt32_t
)(
SDIO_BASE
 + 0x14))

	)

266 
	$SDIO_DeInô
()

268 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SDIO
, 
ENABLE
);

269 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SDIO
, 
DISABLE
);

270 
	}
}

279 
	$SDIO_Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
)

281 
uöt32_t
 
tm¥eg
 = 0;

284 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InôSåu˘
->
SDIO_ClockEdge
));

285 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
));

286 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InôSåu˘
->
SDIO_ClockPowîSave
));

287 
	`as£π_∑øm
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InôSåu˘
->
SDIO_BusWide
));

288 
	`as£π_∑øm
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InôSåu˘
->
SDIO_H¨dw¨eFlowC⁄åﬁ
));

292 
tm¥eg
 = 
SDIO
->
CLKCR
;

295 
tm¥eg
 &
CLKCR_CLEAR_MASK
;

303 
tm¥eg
 |(
SDIO_InôSåu˘
->
SDIO_ClockDiv
 | SDIO_InôSåu˘->
SDIO_ClockPowîSave
 |

304 
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
 | SDIO_InôSåu˘->
SDIO_BusWide
 |

305 
SDIO_InôSåu˘
->
SDIO_ClockEdge
 | SDIO_InôSåu˘->
SDIO_H¨dw¨eFlowC⁄åﬁ
);

308 
SDIO
->
CLKCR
 = 
tm¥eg
;

309 
	}
}

317 
	$SDIO_Såu˘Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
)

320 
SDIO_InôSåu˘
->
SDIO_ClockDiv
 = 0x00;

321 
SDIO_InôSåu˘
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risög
;

322 
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
 = 
SDIO_ClockBy∑ss_DißbÀ
;

323 
SDIO_InôSåu˘
->
SDIO_ClockPowîSave
 = 
SDIO_ClockPowîSave_DißbÀ
;

324 
SDIO_InôSåu˘
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

325 
SDIO_InôSåu˘
->
SDIO_H¨dw¨eFlowC⁄åﬁ
 = 
SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
;

326 
	}
}

334 
	$SDIO_ClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

337 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

339 *(
__IO
 
uöt32_t
 *Ë
CLKCR_CLKEN_BB
 = (uöt32_t)
NewSèã
;

340 
	}
}

350 
	$SDIO_SëPowîSèã
(
uöt32_t
 
SDIO_PowîSèã
)

353 
	`as£π_∑øm
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowîSèã
));

355 
SDIO
->
POWER
 = 
SDIO_PowîSèã
;

356 
	}
}

367 
uöt32_t
 
	$SDIO_GëPowîSèã
()

369  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

370 
	}
}

399 
	$SDIO_SídComm™d
(
SDIO_CmdInôTy≥Def
 *
SDIO_CmdInôSåu˘
)

401 
uöt32_t
 
tm¥eg
 = 0;

404 
	`as£π_∑øm
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
));

405 
	`as£π_∑øm
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInôSåu˘
->
SDIO_Re•⁄£
));

406 
	`as£π_∑øm
(
	`IS_SDIO_WAIT
(
SDIO_CmdInôSåu˘
->
SDIO_Waô
));

407 
	`as£π_∑øm
(
	`IS_SDIO_CPSM
(
SDIO_CmdInôSåu˘
->
SDIO_CPSM
));

411 
SDIO
->
ARG
 = 
SDIO_CmdInôSåu˘
->
SDIO_Argumít
;

415 
tm¥eg
 = 
SDIO
->
CMD
;

417 
tm¥eg
 &
CMD_CLEAR_MASK
;

422 
tm¥eg
 |(
uöt32_t
)
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
 | SDIO_CmdInôSåu˘->
SDIO_Re•⁄£


423 | 
SDIO_CmdInôSåu˘
->
SDIO_Waô
 | SDIO_CmdInôSåu˘->
SDIO_CPSM
;

426 
SDIO
->
CMD
 = 
tm¥eg
;

427 
	}
}

435 
	$SDIO_CmdSåu˘Inô
(
SDIO_CmdInôTy≥Def
* 
SDIO_CmdInôSåu˘
)

438 
SDIO_CmdInôSåu˘
->
SDIO_Argumít
 = 0x00;

439 
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
 = 0x00;

440 
SDIO_CmdInôSåu˘
->
SDIO_Re•⁄£
 = 
SDIO_Re•⁄£_No
;

441 
SDIO_CmdInôSåu˘
->
SDIO_Waô
 = 
SDIO_Waô_No
;

442 
SDIO_CmdInôSåu˘
->
SDIO_CPSM
 = 
SDIO_CPSM_DißbÀ
;

443 
	}
}

450 
uöt8_t
 
	$SDIO_GëComm™dRe•⁄£
()

452  (
uöt8_t
)(
SDIO
->
RESPCMD
);

453 
	}
}

465 
uöt32_t
 
	$SDIO_GëRe•⁄£
(
uöt32_t
 
SDIO_RESP
)

467 
__IO
 
uöt32_t
 
tmp
 = 0;

470 
	`as£π_∑øm
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

472 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

474  (*(
__IO
 
uöt32_t
 *Ë
tmp
);

475 
	}
}

503 
	$SDIO_D©aC⁄fig
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
)

505 
uöt32_t
 
tm¥eg
 = 0;

508 
	`as£π_∑øm
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
));

509 
	`as£π_∑øm
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
));

510 
	`as£π_∑øm
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rDú
));

511 
	`as£π_∑øm
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
));

512 
	`as£π_∑øm
(
	`IS_SDIO_DPSM
(
SDIO_D©aInôSåu˘
->
SDIO_DPSM
));

516 
SDIO
->
DTIMER
 = 
SDIO_D©aInôSåu˘
->
SDIO_D©aTimeOut
;

520 
SDIO
->
DLEN
 = 
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
;

524 
tm¥eg
 = 
SDIO
->
DCTRL
;

526 
tm¥eg
 &
DCTRL_CLEAR_MASK
;

531 
tm¥eg
 |(
uöt32_t
)
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
 | SDIO_D©aInôSåu˘->
SDIO_Tøns„rDú


532 | 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
 | SDIO_D©aInôSåu˘->
SDIO_DPSM
;

535 
SDIO
->
DCTRL
 = 
tm¥eg
;

536 
	}
}

544 
	$SDIO_D©aSåu˘Inô
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
)

547 
SDIO_D©aInôSåu˘
->
SDIO_D©aTimeOut
 = 0xFFFFFFFF;

548 
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
 = 0x00;

549 
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
 = 
SDIO_D©aBlockSize_1b
;

550 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rDú
 = 
SDIO_Tøns„rDú_ToC¨d
;

551 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
 = 
SDIO_Tøns„rMode_Block
;

552 
SDIO_D©aInôSåu˘
->
SDIO_DPSM
 = 
SDIO_DPSM_DißbÀ
;

553 
	}
}

560 
uöt32_t
 
	$SDIO_GëD©aCou¡î
()

562  
SDIO
->
DCOUNT
;

563 
	}
}

570 
uöt32_t
 
	$SDIO_RódD©a
()

572  
SDIO
->
FIFO
;

573 
	}
}

580 
	$SDIO_WrôeD©a
(
uöt32_t
 
D©a
)

582 
SDIO
->
FIFO
 = 
D©a
;

583 
	}
}

590 
uöt32_t
 
	$SDIO_GëFIFOCou¡
()

592  
SDIO
->
FIFOCNT
;

593 
	}
}

619 
	$SDIO_SèπSDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

622 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

624 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWSTART_BB
 = (uöt32_tË
NewSèã
;

625 
	}
}

633 
	$SDIO_St›SDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

636 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

638 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWSTOP_BB
 = (uöt32_tË
NewSèã
;

639 
	}
}

649 
	$SDIO_SëSDIORódWaôMode
(
uöt32_t
 
SDIO_RódWaôMode
)

652 
	`as£π_∑øm
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RódWaôMode
));

654 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWMOD_BB
 = 
SDIO_RódWaôMode
;

655 
	}
}

663 
	$SDIO_SëSDIOO≥øti⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
)

666 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

668 *(
__IO
 
uöt32_t
 *Ë
DCTRL_SDIOEN_BB
 = (uöt32_t)
NewSèã
;

669 
	}
}

677 
	$SDIO_SídSDIOSu•ídCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

680 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

682 *(
__IO
 
uöt32_t
 *Ë
CMD_SDIOSUSPEND_BB
 = (uöt32_t)
NewSèã
;

683 
	}
}

709 
	$SDIO_Comm™dCom∂ëi⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

712 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

714 *(
__IO
 
uöt32_t
 *Ë
CMD_ENCMDCOMPL_BB
 = (uöt32_t)
NewSèã
;

715 
	}
}

723 
	$SDIO_CEATAITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

726 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

728 *(
__IO
 
uöt32_t
 *Ë
CMD_NIEN_BB
 = (uöt32_t)((~((uöt32_t)
NewSèã
)) & ((uint32_t)0x1));

729 
	}
}

737 
	$SDIO_SídCEATACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

740 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

742 *(
__IO
 
uöt32_t
 *Ë
CMD_ATACMD_BB
 = (uöt32_t)
NewSèã
;

743 
	}
}

769 
	$SDIO_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

772 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

774 *(
__IO
 
uöt32_t
 *Ë
DCTRL_DMAEN_BB
 = (uöt32_t)
NewSèã
;

775 
	}
}

827 
	$SDIO_ITC⁄fig
(
uöt32_t
 
SDIO_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

830 
	`as£π_∑øm
(
	`IS_SDIO_IT
(
SDIO_IT
));

831 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

833 i‡(
NewSèã
 !
DISABLE
)

836 
SDIO
->
MASK
 |
SDIO_IT
;

841 
SDIO
->
MASK
 &~
SDIO_IT
;

843 
	}
}

875 
FœgSètus
 
	$SDIO_GëFœgSètus
(
uöt32_t
 
SDIO_FLAG
)

877 
FœgSètus
 
bô°©us
 = 
RESET
;

880 
	`as£π_∑øm
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

882 i‡((
SDIO
->
STA
 & 
SDIO_FLAG
Ë!(
uöt32_t
)
RESET
)

884 
bô°©us
 = 
SET
;

888 
bô°©us
 = 
RESET
;

890  
bô°©us
;

891 
	}
}

912 
	$SDIO_CÀ¨Fœg
(
uöt32_t
 
SDIO_FLAG
)

915 
	`as£π_∑øm
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

917 
SDIO
->
ICR
 = 
SDIO_FLAG
;

918 
	}
}

951 
ITSètus
 
	$SDIO_GëITSètus
(
uöt32_t
 
SDIO_IT
)

953 
ITSètus
 
bô°©us
 = 
RESET
;

956 
	`as£π_∑øm
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

957 i‡((
SDIO
->
STA
 & 
SDIO_IT
Ë!(
uöt32_t
)
RESET
)

959 
bô°©us
 = 
SET
;

963 
bô°©us
 = 
RESET
;

965  
bô°©us
;

966 
	}
}

987 
	$SDIO_CÀ¨ITPídögBô
(
uöt32_t
 
SDIO_IT
)

990 
	`as£π_∑øm
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

992 
SDIO
->
ICR
 = 
SDIO_IT
;

993 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST3CC4~1.C

92 
	~"°m32f4xx_i2c.h
"

93 
	~"°m32f4xx_rcc.h
"

107 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)0xFBF5Ë

	)

108 
	#FLAG_MASK
 ((
uöt32_t
)0x00FFFFFFË

	)

109 
	#ITEN_MASK
 ((
uöt32_t
)0x07000000Ë

	)

137 
	$I2C_DeInô
(
I2C_Ty≥Def
* 
I2Cx
)

140 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

142 i‡(
I2Cx
 =
I2C1
)

145 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C1
, 
ENABLE
);

147 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C1
, 
DISABLE
);

149 i‡(
I2Cx
 =
I2C2
)

152 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C2
, 
ENABLE
);

154 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C2
, 
DISABLE
);

158 i‡(
I2Cx
 =
I2C3
)

161 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C3
, 
ENABLE
);

163 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C3
, 
DISABLE
);

166 
	}
}

180 
	$I2C_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
I2C_InôTy≥Def
* 
I2C_InôSåu˘
)

182 
uöt16_t
 
tm¥eg
 = 0, 
‰eqønge
 = 0;

183 
uöt16_t
 
ªsu…
 = 0x04;

184 
uöt32_t
 
p˛k1
 = 8000000;

185 
RCC_ClocksTy≥Def
 
rcc_˛ocks
;

187 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

188 
	`as£π_∑øm
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InôSåu˘
->
I2C_ClockS≥ed
));

189 
	`as£π_∑øm
(
	`IS_I2C_MODE
(
I2C_InôSåu˘
->
I2C_Mode
));

190 
	`as£π_∑øm
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InôSåu˘
->
I2C_DutyCy˛e
));

191 
	`as£π_∑øm
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InôSåu˘
->
I2C_OwnAddªss1
));

192 
	`as£π_∑øm
(
	`IS_I2C_ACK_STATE
(
I2C_InôSåu˘
->
I2C_Ack
));

193 
	`as£π_∑øm
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
));

197 
tm¥eg
 = 
I2Cx
->
CR2
;

199 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_FREQ
);

201 
	`RCC_GëClocksFªq
(&
rcc_˛ocks
);

202 
p˛k1
 = 
rcc_˛ocks
.
PCLK1_Fªquícy
;

204 
‰eqønge
 = (
uöt16_t
)(
p˛k1
 / 1000000);

205 
tm¥eg
 |
‰eqønge
;

207 
I2Cx
->
CR2
 = 
tm¥eg
;

211 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PE
);

214 
tm¥eg
 = 0;

217 i‡(
I2C_InôSåu˘
->
I2C_ClockS≥ed
 <= 100000)

220 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 << 1));

222 i‡(
ªsu…
 < 0x04)

225 
ªsu…
 = 0x04;

228 
tm¥eg
 |
ªsu…
;

230 
I2Cx
->
TRISE
 = 
‰eqønge
 + 1;

237 i‡(
I2C_InôSåu˘
->
I2C_DutyCy˛e
 =
I2C_DutyCy˛e_2
)

240 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 * 3));

245 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 * 25));

247 
ªsu…
 |
I2C_DutyCy˛e_16_9
;

251 i‡((
ªsu…
 & 
I2C_CCR_CCR
) == 0)

254 
ªsu…
 |(
uöt16_t
)0x0001;

257 
tm¥eg
 |(
uöt16_t
)(
ªsu…
 | 
I2C_CCR_FS
);

259 
I2Cx
->
TRISE
 = (
uöt16_t
)(((
‰eqønge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

263 
I2Cx
->
CCR
 = 
tm¥eg
;

265 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

269 
tm¥eg
 = 
I2Cx
->
CR1
;

271 
tm¥eg
 &
CR1_CLEAR_MASK
;

275 
tm¥eg
 |(
uöt16_t
)((
uöt32_t
)
I2C_InôSåu˘
->
I2C_Mode
 | I2C_InôSåu˘->
I2C_Ack
);

277 
I2Cx
->
CR1
 = 
tm¥eg
;

281 
I2Cx
->
OAR1
 = (
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
 | I2C_InôSåu˘->
I2C_OwnAddªss1
);

282 
	}
}

289 
	$I2C_Såu˘Inô
(
I2C_InôTy≥Def
* 
I2C_InôSåu˘
)

293 
I2C_InôSåu˘
->
I2C_ClockS≥ed
 = 5000;

295 
I2C_InôSåu˘
->
I2C_Mode
 = 
I2C_Mode_I2C
;

297 
I2C_InôSåu˘
->
I2C_DutyCy˛e
 = 
I2C_DutyCy˛e_2
;

299 
I2C_InôSåu˘
->
I2C_OwnAddªss1
 = 0;

301 
I2C_InôSåu˘
->
I2C_Ack
 = 
I2C_Ack_DißbÀ
;

303 
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
 = 
I2C_AcknowÀdgedAddªss_7bô
;

304 
	}
}

313 
	$I2C_Cmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

316 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

317 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

318 i‡(
NewSèã
 !
DISABLE
)

321 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

326 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PE
);

328 
	}
}

342 
	$I2C_A«logFûãrCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

345 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

346 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

347 i‡(
NewSèã
 !
DISABLE
)

350 
I2Cx
->
FLTR
 &(
uöt16_t
)~((uöt16_t)
I2C_FLTR_ANOFF
);

355 
I2Cx
->
FLTR
 |
I2C_FLTR_ANOFF
;

357 
	}
}

371 
	$I2C_DigôÆFûãrC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DigôÆFûãr
)

373 
uöt16_t
 
tm¥eg
 = 0;

376 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

377 
	`as£π_∑øm
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_DigôÆFûãr
));

380 
tm¥eg
 = 
I2Cx
->
FLTR
;

383 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_FLTR_DNF
);

386 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
I2C_DigôÆFûãr
 & 
I2C_FLTR_DNF
);

389 
I2Cx
->
FLTR
 = 
tm¥eg
;

390 
	}
}

399 
	$I2C_Gíî©eSTART
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

402 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

403 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

404 i‡(
NewSèã
 !
DISABLE
)

407 
I2Cx
->
CR1
 |
I2C_CR1_START
;

412 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_START
);

414 
	}
}

423 
	$I2C_Gíî©eSTOP
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

426 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

427 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

428 i‡(
NewSèã
 !
DISABLE
)

431 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

436 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_STOP
);

438 
	}
}

451 
	$I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
)

454 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

455 
	`as£π_∑øm
(
	`IS_I2C_DIRECTION
(
I2C_Dúe˘i⁄
));

457 i‡(
I2C_Dúe˘i⁄
 !
I2C_Dúe˘i⁄_Tønsmôãr
)

460 
Addªss
 |
I2C_OAR1_ADD0
;

465 
Addªss
 &(
uöt8_t
)~((uöt8_t)
I2C_OAR1_ADD0
);

468 
I2Cx
->
DR
 = 
Addªss
;

469 
	}
}

478 
	$I2C_AcknowÀdgeC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

481 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

482 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

483 i‡(
NewSèã
 !
DISABLE
)

486 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

491 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ACK
);

493 
	}
}

501 
	$I2C_OwnAddªss2C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
)

503 
uöt16_t
 
tm¥eg
 = 0;

506 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

509 
tm¥eg
 = 
I2Cx
->
OAR2
;

512 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_OAR2_ADD2
);

515 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
Addªss
 & (uint16_t)0x00FE);

518 
I2Cx
->
OAR2
 = 
tm¥eg
;

519 
	}
}

528 
	$I2C_DuÆAddªssCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

531 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

532 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

533 i‡(
NewSèã
 !
DISABLE
)

536 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

541 
I2Cx
->
OAR2
 &(
uöt16_t
)~((uöt16_t)
I2C_OAR2_ENDUAL
);

543 
	}
}

552 
	$I2C_GíîÆCÆlCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

555 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

556 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

557 i‡(
NewSèã
 !
DISABLE
)

560 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

565 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENGC
);

567 
	}
}

578 
	$I2C_So·w¨eRe£tCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

581 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

582 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

583 i‡(
NewSèã
 !
DISABLE
)

586 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

591 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_SWRST
);

593 
	}
}

602 
	$I2C_SåëchClockCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

605 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

606 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

607 i‡(
NewSèã
 =
DISABLE
)

610 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

615 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_NOSTRETCH
);

617 
	}
}

628 
	$I2C_Fa°ModeDutyCy˛eC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DutyCy˛e
)

631 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

632 
	`as£π_∑øm
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCy˛e
));

633 i‡(
I2C_DutyCy˛e
 !
I2C_DutyCy˛e_16_9
)

636 
I2Cx
->
CCR
 &
I2C_DutyCy˛e_2
;

641 
I2Cx
->
CCR
 |
I2C_DutyCy˛e_16_9
;

643 
	}
}

666 
	$I2C_NACKPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_NACKPosôi⁄
)

669 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

670 
	`as£π_∑øm
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosôi⁄
));

673 i‡(
I2C_NACKPosôi⁄
 =
I2C_NACKPosôi⁄_Next
)

676 
I2Cx
->
CR1
 |
I2C_NACKPosôi⁄_Next
;

681 
I2Cx
->
CR1
 &
I2C_NACKPosôi⁄_Cuºít
;

683 
	}
}

694 
	$I2C_SMBusAÀπC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_SMBusAÀπ
)

697 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

698 
	`as£π_∑øm
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusAÀπ
));

699 i‡(
I2C_SMBusAÀπ
 =
I2C_SMBusAÀπ_Low
)

702 
I2Cx
->
CR1
 |
I2C_SMBusAÀπ_Low
;

707 
I2Cx
->
CR1
 &
I2C_SMBusAÀπ_High
;

709 
	}
}

718 
	$I2C_ARPCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

721 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

722 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

723 i‡(
NewSèã
 !
DISABLE
)

726 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

731 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENARP
);

733 
	}
}

756 
	$I2C_SídD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
)

759 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

761 
I2Cx
->
DR
 = 
D©a
;

762 
	}
}

769 
uöt8_t
 
	$I2C_Re˚iveD©a
(
I2C_Ty≥Def
* 
I2Cx
)

772 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

774  (
uöt8_t
)
I2Cx
->
DR
;

775 
	}
}

800 
	$I2C_TønsmôPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

803 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

804 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

805 i‡(
NewSèã
 !
DISABLE
)

808 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

813 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PEC
);

815 
	}
}

831 
	$I2C_PECPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_PECPosôi⁄
)

834 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

835 
	`as£π_∑øm
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosôi⁄
));

836 i‡(
I2C_PECPosôi⁄
 =
I2C_PECPosôi⁄_Next
)

839 
I2Cx
->
CR1
 |
I2C_PECPosôi⁄_Next
;

844 
I2Cx
->
CR1
 &
I2C_PECPosôi⁄_Cuºít
;

846 
	}
}

855 
	$I2C_CÆcuœãPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

858 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

859 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

860 i‡(
NewSèã
 !
DISABLE
)

863 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

868 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENPEC
);

870 
	}
}

877 
uöt8_t
 
	$I2C_GëPEC
(
I2C_Ty≥Def
* 
I2Cx
)

880 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

882  ((
I2Cx
->
SR2
) >> 8);

883 
	}
}

910 
	$I2C_DMACmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

913 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

914 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

915 i‡(
NewSèã
 !
DISABLE
)

918 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

923 
I2Cx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_DMAEN
);

925 
	}
}

934 
	$I2C_DMALa°Tøns„rCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

937 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

938 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

939 i‡(
NewSèã
 !
DISABLE
)

942 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

947 
I2Cx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_LAST
);

949 
	}
}

1072 
uöt16_t
 
	$I2C_RódRegi°î
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
I2C_Regi°î
)

1074 
__IO
 
uöt32_t
 
tmp
 = 0;

1077 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1078 
	`as£π_∑øm
(
	`IS_I2C_REGISTER
(
I2C_Regi°î
));

1080 
tmp
 = (
uöt32_t
Ë
I2Cx
;

1081 
tmp
 +
I2C_Regi°î
;

1084  (*(
__IO
 
uöt16_t
 *Ë
tmp
);

1085 
	}
}

1099 
	$I2C_ITC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1102 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1103 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1104 
	`as£π_∑øm
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1106 i‡(
NewSèã
 !
DISABLE
)

1109 
I2Cx
->
CR2
 |
I2C_IT
;

1114 
I2Cx
->
CR2
 &(
uöt16_t
)~
I2C_IT
;

1116 
	}
}

1158 
Eº‹Sètus
 
	$I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
)

1160 
uöt32_t
 
œ°evít
 = 0;

1161 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

1162 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1165 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1166 
	`as£π_∑øm
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1169 
Êag1
 = 
I2Cx
->
SR1
;

1170 
Êag2
 = 
I2Cx
->
SR2
;

1171 
Êag2
 = flag2 << 16;

1174 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_MASK
;

1177 i‡((
œ°evít
 & 
I2C_EVENT
) == I2C_EVENT)

1180 
°©us
 = 
SUCCESS
;

1185 
°©us
 = 
ERROR
;

1188  
°©us
;

1189 
	}
}

1206 
uöt32_t
 
	$I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
)

1208 
uöt32_t
 
œ°evít
 = 0;

1209 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

1212 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1215 
Êag1
 = 
I2Cx
->
SR1
;

1216 
Êag2
 = 
I2Cx
->
SR2
;

1217 
Êag2
 = flag2 << 16;

1220 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_MASK
;

1223  
œ°evít
;

1224 
	}
}

1261 
FœgSètus
 
	$I2C_GëFœgSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
)

1263 
FœgSètus
 
bô°©us
 = 
RESET
;

1264 
__IO
 
uöt32_t
 
i2¸eg
 = 0, 
i2cxba£
 = 0;

1267 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1268 
	`as£π_∑øm
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1271 
i2cxba£
 = (
uöt32_t
)
I2Cx
;

1274 
i2¸eg
 = 
I2C_FLAG
 >> 28;

1277 
I2C_FLAG
 &
FLAG_MASK
;

1279 if(
i2¸eg
 != 0)

1282 
i2cxba£
 += 0x14;

1287 
I2C_FLAG
 = (
uöt32_t
)(I2C_FLAG >> 16);

1289 
i2cxba£
 += 0x18;

1292 if(((*(
__IO
 
uöt32_t
 *)
i2cxba£
Ë& 
I2C_FLAG
Ë!(uöt32_t)
RESET
)

1295 
bô°©us
 = 
SET
;

1300 
bô°©us
 = 
RESET
;

1304  
bô°©us
;

1305 
	}
}

1338 
	$I2C_CÀ¨Fœg
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
)

1340 
uöt32_t
 
Êagpos
 = 0;

1342 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1343 
	`as£π_∑øm
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1345 
Êagpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1347 
I2Cx
->
SR1
 = (
uöt16_t
)~
Êagpos
;

1348 
	}
}

1372 
ITSètus
 
	$I2C_GëITSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
)

1374 
ITSètus
 
bô°©us
 = 
RESET
;

1375 
uöt32_t
 
íabÀ°©us
 = 0;

1378 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1379 
	`as£π_∑øm
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1382 
íabÀ°©us
 = (
uöt32_t
)(((
I2C_IT
 & 
ITEN_MASK
Ë>> 16Ë& (
I2Cx
->
CR2
)) ;

1385 
I2C_IT
 &
FLAG_MASK
;

1388 i‡(((
I2Cx
->
SR1
 & 
I2C_IT
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1391 
bô°©us
 = 
SET
;

1396 
bô°©us
 = 
RESET
;

1399  
bô°©us
;

1400 
	}
}

1432 
	$I2C_CÀ¨ITPídögBô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
)

1434 
uöt32_t
 
Êagpos
 = 0;

1436 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1437 
	`as£π_∑øm
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1440 
Êagpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1443 
I2Cx
->
SR1
 = (
uöt16_t
)~
Êagpos
;

1444 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST3FB2~1.C

84 
	~"°m32f4xx_gpio.h
"

85 
	~"°m32f4xx_rcc.h
"

127 
	$GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
)

130 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

132 i‡(
GPIOx
 =
GPIOA
)

134 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOA
, 
ENABLE
);

135 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOA
, 
DISABLE
);

137 i‡(
GPIOx
 =
GPIOB
)

139 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOB
, 
ENABLE
);

140 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOB
, 
DISABLE
);

142 i‡(
GPIOx
 =
GPIOC
)

144 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOC
, 
ENABLE
);

145 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOC
, 
DISABLE
);

147 i‡(
GPIOx
 =
GPIOD
)

149 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOD
, 
ENABLE
);

150 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOD
, 
DISABLE
);

152 i‡(
GPIOx
 =
GPIOE
)

154 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOE
, 
ENABLE
);

155 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOE
, 
DISABLE
);

157 i‡(
GPIOx
 =
GPIOF
)

159 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOF
, 
ENABLE
);

160 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOF
, 
DISABLE
);

162 i‡(
GPIOx
 =
GPIOG
)

164 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOG
, 
ENABLE
);

165 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOG
, 
DISABLE
);

167 i‡(
GPIOx
 =
GPIOH
)

169 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOH
, 
ENABLE
);

170 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOH
, 
DISABLE
);

173 i‡(
GPIOx
 =
GPIOI
)

175 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOI
, 
ENABLE
);

176 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOI
, 
DISABLE
);

178 i‡(
GPIOx
 =
GPIOJ
)

180 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOJ
, 
ENABLE
);

181 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOJ
, 
DISABLE
);

185 i‡(
GPIOx
 =
GPIOK
)

187 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOK
, 
ENABLE
);

188 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOK
, 
DISABLE
);

191 
	}
}

202 
	$GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

204 
uöt32_t
 
pöpos
 = 0x00, 
pos
 = 0x00 , 
cuºíçö
 = 0x00;

207 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

208 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_InôSåu˘
->
GPIO_Pö
));

209 
	`as£π_∑øm
(
	`IS_GPIO_MODE
(
GPIO_InôSåu˘
->
GPIO_Mode
));

210 
	`as£π_∑øm
(
	`IS_GPIO_PUPD
(
GPIO_InôSåu˘
->
GPIO_PuPd
));

214 
pöpos
 = 0x00;Öinpos < 0x10;Öinpos++)

216 
pos
 = ((
uöt32_t
)0x01Ë<< 
pöpos
;

218 
cuºíçö
 = (
GPIO_InôSåu˘
->
GPIO_Pö
Ë& 
pos
;

220 i‡(
cuºíçö
 =
pos
)

222 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
pöpos
 * 2));

223 
GPIOx
->
MODER
 |(((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_Mode
Ë<< (
pöpos
 * 2));

225 i‡((
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_OUT
Ë|| (GPIO_InôSåu˘->GPIO_Modê=
GPIO_Mode_AF
))

228 
	`as£π_∑øm
(
	`IS_GPIO_SPEED
(
GPIO_InôSåu˘
->
GPIO_S≥ed
));

231 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pöpos
 * 2));

232 
GPIOx
->
OSPEEDR
 |((
uöt32_t
)(
GPIO_InôSåu˘
->
GPIO_S≥ed
Ë<< (
pöpos
 * 2));

235 
	`as£π_∑øm
(
	`IS_GPIO_OTYPE
(
GPIO_InôSåu˘
->
GPIO_OTy≥
));

238 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
Ë<< ((
uöt16_t
)
pöpos
)) ;

239 
GPIOx
->
OTYPER
 |(
uöt16_t
)(((uöt16_t)
GPIO_InôSåu˘
->
GPIO_OTy≥
Ë<< ((uöt16_t)
pöpos
));

243 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
uöt16_t
)
pöpos
 * 2));

244 
GPIOx
->
PUPDR
 |(((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_PuPd
Ë<< (
pöpos
 * 2));

247 
	}
}

254 
	$GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

257 
GPIO_InôSåu˘
->
GPIO_Pö
 = 
GPIO_Pö_AŒ
;

258 
GPIO_InôSåu˘
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

259 
GPIO_InôSåu˘
->
GPIO_S≥ed
 = 
GPIO_S≥ed_2MHz
;

260 
GPIO_InôSåu˘
->
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

261 
GPIO_InôSåu˘
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

262 
	}
}

277 
	$GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

279 
__IO
 
uöt32_t
 
tmp
 = 0x00010000;

282 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

283 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

285 
tmp
 |
GPIO_Pö
;

287 
GPIOx
->
LCKR
 = 
tmp
;

289 
GPIOx
->
LCKR
 = 
GPIO_Pö
;

291 
GPIOx
->
LCKR
 = 
tmp
;

293 
tmp
 = 
GPIOx
->
LCKR
;

295 
tmp
 = 
GPIOx
->
LCKR
;

296 
	}
}

323 
uöt8_t
 
	$GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

325 
uöt8_t
 
bô°©us
 = 0x00;

328 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

329 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

331 i‡((
GPIOx
->
IDR
 & 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

333 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

337 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

339  
bô°©us
;

340 
	}
}

349 
uöt16_t
 
	$GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

352 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

354  ((
uöt16_t
)
GPIOx
->
IDR
);

355 
	}
}

366 
uöt8_t
 
	$GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

368 
uöt8_t
 
bô°©us
 = 0x00;

371 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

372 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

374 i‡(((
GPIOx
->
ODR
Ë& 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

376 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

380 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

382  
bô°©us
;

383 
	}
}

392 
uöt16_t
 
	$GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

395 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

397  ((
uöt16_t
)
GPIOx
->
ODR
);

398 
	}
}

412 
	$GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

415 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

416 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

418 
GPIOx
->
BSRRL
 = 
GPIO_Pö
;

419 
	}
}

433 
	$GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

436 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

437 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

439 
GPIOx
->
BSRRH
 = 
GPIO_Pö
;

440 
	}
}

455 
	$GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
)

458 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

459 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

460 
	`as£π_∑øm
(
	`IS_GPIO_BIT_ACTION
(
BôVÆ
));

462 i‡(
BôVÆ
 !
Bô_RESET
)

464 
GPIOx
->
BSRRL
 = 
GPIO_Pö
;

468 
GPIOx
->
BSRRH
 = 
GPIO_Pö
 ;

470 
	}
}

480 
	$GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
)

483 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

485 
GPIOx
->
ODR
 = 
P‹tVÆ
;

486 
	}
}

496 
	$GPIO_ToggÀBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

499 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

501 
GPIOx
->
ODR
 ^
GPIO_Pö
;

502 
	}
}

579 
	$GPIO_PöAFC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_PöSour˚
, 
uöt8_t
 
GPIO_AF
)

581 
uöt32_t
 
ãmp
 = 0x00;

582 
uöt32_t
 
ãmp_2
 = 0x00;

585 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

586 
	`as£π_∑øm
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PöSour˚
));

587 
	`as£π_∑øm
(
	`IS_GPIO_AF
(
GPIO_AF
));

589 
ãmp
 = ((
uöt32_t
)(
GPIO_AF
Ë<< ((uöt32_t)((uöt32_t)
GPIO_PöSour˚
 & (uint32_t)0x07) * 4)) ;

590 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] &~((
uöt32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

591 
ãmp_2
 = 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] | 
ãmp
;

592 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] = 
ãmp_2
;

593 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST4119~1.C

124 
	~"°m32f4xx_dma.h
"

125 
	~"°m32f4xx_rcc.h
"

140 
	#TRANSFER_IT_ENABLE_MASK
 (
uöt32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

141 
DMA_SxCR_TEIE
 | 
DMA_SxCR_DMEIE
)

	)

143 
	#DMA_Såóm0_IT_MASK
 (
uöt32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

144 
DMA_LISR_TEIF0
 | 
DMA_LISR_HTIF0
 | \

145 
DMA_LISR_TCIF0
)

	)

147 
	#DMA_Såóm1_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 6)

	)

148 
	#DMA_Såóm2_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 16)

	)

149 
	#DMA_Såóm3_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 22)

	)

150 
	#DMA_Såóm4_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 | (uöt32_t)0x20000000)

	)

151 
	#DMA_Såóm5_IT_MASK
 (
uöt32_t
)(
DMA_Såóm1_IT_MASK
 | (uöt32_t)0x20000000)

	)

152 
	#DMA_Såóm6_IT_MASK
 (
uöt32_t
)(
DMA_Såóm2_IT_MASK
 | (uöt32_t)0x20000000)

	)

153 
	#DMA_Såóm7_IT_MASK
 (
uöt32_t
)(
DMA_Såóm3_IT_MASK
 | (uöt32_t)0x20000000)

	)

154 
	#TRANSFER_IT_MASK
 (
uöt32_t
)0x0F3C0F3C

	)

155 
	#HIGH_ISR_MASK
 (
uöt32_t
)0x20000000

	)

156 
	#RESERVED_MASK
 (
uöt32_t
)0x0F7D0F7D

	)

196 
	$DMA_DeInô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

199 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

202 
DMAy_Såómx
->
CR
 &~((
uöt32_t
)
DMA_SxCR_EN
);

205 
DMAy_Såómx
->
CR
 = 0;

208 
DMAy_Såómx
->
NDTR
 = 0;

211 
DMAy_Såómx
->
PAR
 = 0;

214 
DMAy_Såómx
->
M0AR
 = 0;

217 
DMAy_Såómx
->
M1AR
 = 0;

220 
DMAy_Såómx
->
FCR
 = (
uöt32_t
)0x00000021;

223 i‡(
DMAy_Såómx
 =
DMA1_Såóm0
)

226 
DMA1
->
LIFCR
 = 
DMA_Såóm0_IT_MASK
;

228 i‡(
DMAy_Såómx
 =
DMA1_Såóm1
)

231 
DMA1
->
LIFCR
 = 
DMA_Såóm1_IT_MASK
;

233 i‡(
DMAy_Såómx
 =
DMA1_Såóm2
)

236 
DMA1
->
LIFCR
 = 
DMA_Såóm2_IT_MASK
;

238 i‡(
DMAy_Såómx
 =
DMA1_Såóm3
)

241 
DMA1
->
LIFCR
 = 
DMA_Såóm3_IT_MASK
;

243 i‡(
DMAy_Såómx
 =
DMA1_Såóm4
)

246 
DMA1
->
HIFCR
 = 
DMA_Såóm4_IT_MASK
;

248 i‡(
DMAy_Såómx
 =
DMA1_Såóm5
)

251 
DMA1
->
HIFCR
 = 
DMA_Såóm5_IT_MASK
;

253 i‡(
DMAy_Såómx
 =
DMA1_Såóm6
)

256 
DMA1
->
HIFCR
 = (
uöt32_t
)
DMA_Såóm6_IT_MASK
;

258 i‡(
DMAy_Såómx
 =
DMA1_Såóm7
)

261 
DMA1
->
HIFCR
 = 
DMA_Såóm7_IT_MASK
;

263 i‡(
DMAy_Såómx
 =
DMA2_Såóm0
)

266 
DMA2
->
LIFCR
 = 
DMA_Såóm0_IT_MASK
;

268 i‡(
DMAy_Såómx
 =
DMA2_Såóm1
)

271 
DMA2
->
LIFCR
 = 
DMA_Såóm1_IT_MASK
;

273 i‡(
DMAy_Såómx
 =
DMA2_Såóm2
)

276 
DMA2
->
LIFCR
 = 
DMA_Såóm2_IT_MASK
;

278 i‡(
DMAy_Såómx
 =
DMA2_Såóm3
)

281 
DMA2
->
LIFCR
 = 
DMA_Såóm3_IT_MASK
;

283 i‡(
DMAy_Såómx
 =
DMA2_Såóm4
)

286 
DMA2
->
HIFCR
 = 
DMA_Såóm4_IT_MASK
;

288 i‡(
DMAy_Såómx
 =
DMA2_Såóm5
)

291 
DMA2
->
HIFCR
 = 
DMA_Såóm5_IT_MASK
;

293 i‡(
DMAy_Såómx
 =
DMA2_Såóm6
)

296 
DMA2
->
HIFCR
 = 
DMA_Såóm6_IT_MASK
;

300 i‡(
DMAy_Såómx
 =
DMA2_Såóm7
)

303 
DMA2
->
HIFCR
 = 
DMA_Såóm7_IT_MASK
;

306 
	}
}

319 
	$DMA_Inô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
DMA_InôTy≥Def
* 
DMA_InôSåu˘
)

321 
uöt32_t
 
tm¥eg
 = 0;

324 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

325 
	`as£π_∑øm
(
	`IS_DMA_CHANNEL
(
DMA_InôSåu˘
->
DMA_Ch™√l
));

326 
	`as£π_∑øm
(
	`IS_DMA_DIRECTION
(
DMA_InôSåu˘
->
DMA_DIR
));

327 
	`as£π_∑øm
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InôSåu˘
->
DMA_Buf„rSize
));

328 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InôSåu˘
->
DMA_PîùhîÆInc
));

329 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InôSåu˘
->
DMA_Mem‹yInc
));

330 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
));

331 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InôSåu˘
->
DMA_Mem‹yD©aSize
));

332 
	`as£π_∑øm
(
	`IS_DMA_MODE
(
DMA_InôSåu˘
->
DMA_Mode
));

333 
	`as£π_∑øm
(
	`IS_DMA_PRIORITY
(
DMA_InôSåu˘
->
DMA_Pri‹ôy
));

334 
	`as£π_∑øm
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InôSåu˘
->
DMA_FIFOMode
));

335 
	`as£π_∑øm
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InôSåu˘
->
DMA_FIFOThªshﬁd
));

336 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_BURST
(
DMA_InôSåu˘
->
DMA_Mem‹yBur°
));

337 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InôSåu˘
->
DMA_PîùhîÆBur°
));

341 
tm¥eg
 = 
DMAy_Såómx
->
CR
;

344 
tm¥eg
 &((
uöt32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

345 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

346 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

347 
DMA_SxCR_DIR
));

360 
tm¥eg
 |
DMA_InôSåu˘
->
DMA_Ch™√l
 | DMA_InôSåu˘->
DMA_DIR
 |

361 
DMA_InôSåu˘
->
DMA_PîùhîÆInc
 | DMA_InôSåu˘->
DMA_Mem‹yInc
 |

362 
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
 | DMA_InôSåu˘->
DMA_Mem‹yD©aSize
 |

363 
DMA_InôSåu˘
->
DMA_Mode
 | DMA_InôSåu˘->
DMA_Pri‹ôy
 |

364 
DMA_InôSåu˘
->
DMA_Mem‹yBur°
 | DMA_InôSåu˘->
DMA_PîùhîÆBur°
;

367 
DMAy_Såómx
->
CR
 = 
tm¥eg
;

371 
tm¥eg
 = 
DMAy_Såómx
->
FCR
;

374 
tm¥eg
 &(
uöt32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

379 
tm¥eg
 |
DMA_InôSåu˘
->
DMA_FIFOMode
 | DMA_InôSåu˘->
DMA_FIFOThªshﬁd
;

382 
DMAy_Såómx
->
FCR
 = 
tm¥eg
;

386 
DMAy_Såómx
->
NDTR
 = 
DMA_InôSåu˘
->
DMA_Buf„rSize
;

390 
DMAy_Såómx
->
PAR
 = 
DMA_InôSåu˘
->
DMA_PîùhîÆBa£Addr
;

394 
DMAy_Såómx
->
M0AR
 = 
DMA_InôSåu˘
->
DMA_Mem‹y0Ba£Addr
;

395 
	}
}

403 
	$DMA_Såu˘Inô
(
DMA_InôTy≥Def
* 
DMA_InôSåu˘
)

407 
DMA_InôSåu˘
->
DMA_Ch™√l
 = 0;

410 
DMA_InôSåu˘
->
DMA_PîùhîÆBa£Addr
 = 0;

413 
DMA_InôSåu˘
->
DMA_Mem‹y0Ba£Addr
 = 0;

416 
DMA_InôSåu˘
->
DMA_DIR
 = 
DMA_DIR_PîùhîÆToMem‹y
;

419 
DMA_InôSåu˘
->
DMA_Buf„rSize
 = 0;

422 
DMA_InôSåu˘
->
DMA_PîùhîÆInc
 = 
DMA_PîùhîÆInc_DißbÀ
;

425 
DMA_InôSåu˘
->
DMA_Mem‹yInc
 = 
DMA_Mem‹yInc_DißbÀ
;

428 
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
 = 
DMA_PîùhîÆD©aSize_Byã
;

431 
DMA_InôSåu˘
->
DMA_Mem‹yD©aSize
 = 
DMA_Mem‹yD©aSize_Byã
;

434 
DMA_InôSåu˘
->
DMA_Mode
 = 
DMA_Mode_N‹mÆ
;

437 
DMA_InôSåu˘
->
DMA_Pri‹ôy
 = 
DMA_Pri‹ôy_Low
;

440 
DMA_InôSåu˘
->
DMA_FIFOMode
 = 
DMA_FIFOMode_DißbÀ
;

443 
DMA_InôSåu˘
->
DMA_FIFOThªshﬁd
 = 
DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
;

446 
DMA_InôSåu˘
->
DMA_Mem‹yBur°
 = 
DMA_Mem‹yBur°_SögÀ
;

449 
DMA_InôSåu˘
->
DMA_PîùhîÆBur°
 = 
DMA_PîùhîÆBur°_SögÀ
;

450 
	}
}

478 
	$DMA_Cmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

481 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

482 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

484 i‡(
NewSèã
 !
DISABLE
)

487 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_EN
;

492 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_EN
;

494 
	}
}

514 
	$DMA_PîùhIncOff£tSizeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_Pöcos
)

517 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

518 
	`as£π_∑øm
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pöcos
));

521 if(
DMA_Pöcos
 !
DMA_PINCOS_Psize
)

524 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_PINCOS
;

529 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_PINCOS
;

531 
	}
}

550 
	$DMA_FlowC⁄åﬁÀrC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FlowCål
)

553 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

554 
	`as£π_∑øm
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCål
));

557 if(
DMA_FlowCål
 !
DMA_FlowCål_Mem‹y
)

560 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_PFCTRL
;

565 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_PFCTRL
;

567 
	}
}

632 
	$DMA_SëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt16_t
 
Cou¡î
)

635 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

638 
DMAy_Såómx
->
NDTR
 = (
uöt16_t
)
Cou¡î
;

639 
	}
}

647 
uöt16_t
 
	$DMA_GëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

650 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

653  ((
uöt16_t
)(
DMAy_Såómx
->
NDTR
));

654 
	}
}

730 
	$DMA_DoubÀBuf„rModeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹y1Ba£Addr
,

731 
uöt32_t
 
DMA_CuºítMem‹y
)

734 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

735 
	`as£π_∑øm
(
	`IS_DMA_CURRENT_MEM
(
DMA_CuºítMem‹y
));

737 i‡(
DMA_CuºítMem‹y
 !
DMA_Mem‹y_0
)

740 
DMAy_Såómx
->
CR
 |(
uöt32_t
)(
DMA_SxCR_CT
);

745 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)(
DMA_SxCR_CT
);

749 
DMAy_Såómx
->
M1AR
 = 
Mem‹y1Ba£Addr
;

750 
	}
}

761 
	$DMA_DoubÀBuf„rModeCmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

764 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

765 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

768 i‡(
NewSèã
 !
DISABLE
)

771 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_DBM
;

776 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_DBM
;

778 
	}
}

802 
	$DMA_Mem‹yT¨gëC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹yBa£Addr
,

803 
uöt32_t
 
DMA_Mem‹yT¨gë
)

806 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

807 
	`as£π_∑øm
(
	`IS_DMA_CURRENT_MEM
(
DMA_Mem‹yT¨gë
));

810 i‡(
DMA_Mem‹yT¨gë
 !
DMA_Mem‹y_0
)

813 
DMAy_Såómx
->
M1AR
 = 
Mem‹yBa£Addr
;

818 
DMAy_Såómx
->
M0AR
 = 
Mem‹yBa£Addr
;

820 
	}
}

828 
uöt32_t
 
	$DMA_GëCuºítMem‹yT¨gë
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

830 
uöt32_t
 
tmp
 = 0;

833 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

836 i‡((
DMAy_Såómx
->
CR
 & 
DMA_SxCR_CT
) != 0)

839 
tmp
 = 1;

844 
tmp
 = 0;

846  
tmp
;

847 
	}
}

943 
Fun˘i⁄ÆSèã
 
	$DMA_GëCmdSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

945 
Fun˘i⁄ÆSèã
 
°©e
 = 
DISABLE
;

948 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

950 i‡((
DMAy_Såómx
->
CR
 & (
uöt32_t
)
DMA_SxCR_EN
) != 0)

953 
°©e
 = 
ENABLE
;

959 
°©e
 = 
DISABLE
;

961  
°©e
;

962 
	}
}

977 
uöt32_t
 
	$DMA_GëFIFOSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

979 
uöt32_t
 
tm¥eg
 = 0;

982 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

985 
tm¥eg
 = (
uöt32_t
)((
DMAy_Såómx
->
FCR
 & 
DMA_SxFCR_FS
));

987  
tm¥eg
;

988 
	}
}

1004 
FœgSètus
 
	$DMA_GëFœgSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
)

1006 
FœgSètus
 
bô°©us
 = 
RESET
;

1007 
DMA_Ty≥Def
* 
DMAy
;

1008 
uöt32_t
 
tm¥eg
 = 0;

1011 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1012 
	`as£π_∑øm
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

1015 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1018 
DMAy
 = 
DMA1
;

1023 
DMAy
 = 
DMA2
;

1027 i‡((
DMA_FLAG
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1030 
tm¥eg
 = 
DMAy
->
HISR
;

1035 
tm¥eg
 = 
DMAy
->
LISR
;

1039 
tm¥eg
 &(
uöt32_t
)
RESERVED_MASK
;

1042 i‡((
tm¥eg
 & 
DMA_FLAG
Ë!(
uöt32_t
)
RESET
)

1045 
bô°©us
 = 
SET
;

1050 
bô°©us
 = 
RESET
;

1054  
bô°©us
;

1055 
	}
}

1071 
	$DMA_CÀ¨Fœg
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
)

1073 
DMA_Ty≥Def
* 
DMAy
;

1076 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1077 
	`as£π_∑øm
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1080 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1083 
DMAy
 = 
DMA1
;

1088 
DMAy
 = 
DMA2
;

1092 i‡((
DMA_FLAG
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1095 
DMAy
->
HIFCR
 = (
uöt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1100 
DMAy
->
LIFCR
 = (
uöt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1102 
	}
}

1118 
	$DMA_ITC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1121 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1122 
	`as£π_∑øm
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1123 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1126 i‡((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1128 i‡(
NewSèã
 !
DISABLE
)

1131 
DMAy_Såómx
->
FCR
 |(
uöt32_t
)
DMA_IT_FE
;

1136 
DMAy_Såómx
->
FCR
 &~(
uöt32_t
)
DMA_IT_FE
;

1141 i‡(
DMA_IT
 !
DMA_IT_FE
)

1143 i‡(
NewSèã
 !
DISABLE
)

1146 
DMAy_Såómx
->
CR
 |(
uöt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1151 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1154 
	}
}

1170 
ITSètus
 
	$DMA_GëITSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
)

1172 
ITSètus
 
bô°©us
 = 
RESET
;

1173 
DMA_Ty≥Def
* 
DMAy
;

1174 
uöt32_t
 
tm¥eg
 = 0, 
íabÀ°©us
 = 0;

1177 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1178 
	`as£π_∑øm
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1181 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1184 
DMAy
 = 
DMA1
;

1189 
DMAy
 = 
DMA2
;

1193 i‡((
DMA_IT
 & 
TRANSFER_IT_MASK
Ë!(
uöt32_t
)
RESET
)

1196 
tm¥eg
 = (
uöt32_t
)((
DMA_IT
 >> 11Ë& 
TRANSFER_IT_ENABLE_MASK
);

1199 
íabÀ°©us
 = (
uöt32_t
)(
DMAy_Såómx
->
CR
 & 
tm¥eg
);

1204 
íabÀ°©us
 = (
uöt32_t
)(
DMAy_Såómx
->
FCR
 & 
DMA_IT_FE
);

1208 i‡((
DMA_IT
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1211 
tm¥eg
 = 
DMAy
->
HISR
 ;

1216 
tm¥eg
 = 
DMAy
->
LISR
 ;

1220 
tm¥eg
 &(
uöt32_t
)
RESERVED_MASK
;

1223 i‡(((
tm¥eg
 & 
DMA_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

1226 
bô°©us
 = 
SET
;

1231 
bô°©us
 = 
RESET
;

1235  
bô°©us
;

1236 
	}
}

1252 
	$DMA_CÀ¨ITPídögBô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
)

1254 
DMA_Ty≥Def
* 
DMAy
;

1257 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1258 
	`as£π_∑øm
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1261 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1264 
DMAy
 = 
DMA1
;

1269 
DMAy
 = 
DMA2
;

1273 i‡((
DMA_IT
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1276 
DMAy
->
HIFCR
 = (
uöt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1281 
DMAy
->
LIFCR
 = (
uöt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1283 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST43E2~1.C

47 
	~"°m32f4xx_hash.h
"

60 
	#MD5BUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

93 
Eº‹Sètus
 
	$HASH_MD5
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[16])

95 
HASH_InôTy≥Def
 
MD5_HASH_InôSåu˘uª
;

96 
HASH_MsgDige°
 
MD5_MesßgeDige°
;

97 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

98 
uöt32_t
 
i
 = 0;

99 
__IO
 
uöt32_t
 
cou¡î
 = 0;

100 
uöt32_t
 
busy°©us
 = 0;

101 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

102 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

103 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

107 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

110 
	`HASH_DeInô
();

113 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_MD5
;

114 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

115 
MD5_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

116 
	`HASH_Inô
(&
MD5_HASH_InôSåu˘uª
);

119 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

122 
i
=0; i<
IÀn
; i+=4)

124 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

125 
öpuèddr
+=4;

129 
	`HASH_SèπDige°
();

134 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

135 
cou¡î
++;

136 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

138 i‡(
busy°©us
 !
RESET
)

140 
°©us
 = 
ERROR
;

145 
	`HASH_GëDige°
(&
MD5_MesßgeDige°
);

146 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[0]);

147 
ouçuèddr
+=4;

148 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[1]);

149 
ouçuèddr
+=4;

150 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[2]);

151 
ouçuèddr
+=4;

152 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[3]);

154  
°©us
;

155 
	}
}

168 
Eº‹Sètus
 
	$HMAC_MD5
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
, uöt8_à*
I≈ut
,

169 
uöt32_t
 
IÀn
, 
uöt8_t
 
Ouçut
[16])

171 
HASH_InôTy≥Def
 
MD5_HASH_InôSåu˘uª
;

172 
HASH_MsgDige°
 
MD5_MesßgeDige°
;

173 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

174 
__IO
 
uöt16_t
 
nbvÆidbôskey
 = 0;

175 
uöt32_t
 
i
 = 0;

176 
__IO
 
uöt32_t
 
cou¡î
 = 0;

177 
uöt32_t
 
busy°©us
 = 0;

178 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

179 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

180 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

181 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

184 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

187 
nbvÆidbôskey
 = 8 * (
KeyÀn
 % 4);

190 
	`HASH_DeInô
();

193 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_MD5
;

194 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

195 
MD5_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

196 if(
KeyÀn
 > 64)

199 
MD5_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_L⁄gKey
;

204 
MD5_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_Sh‹tKey
;

206 
	`HASH_Inô
(&
MD5_HASH_InôSåu˘uª
);

209 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

212 
i
=0; i<
KeyÀn
; i+=4)

214 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

215 
keyaddr
+=4;

219 
	`HASH_SèπDige°
();

224 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

225 
cou¡î
++;

226 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

228 i‡(
busy°©us
 !
RESET
)

230 
°©us
 = 
ERROR
;

235 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

238 
i
=0; i<
IÀn
; i+=4)

240 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

241 
öpuèddr
+=4;

245 
	`HASH_SèπDige°
();

248 
cou¡î
 =0;

251 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

252 
cou¡î
++;

253 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

255 i‡(
busy°©us
 !
RESET
)

257 
°©us
 = 
ERROR
;

262 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

265 
keyaddr
 = (
uöt32_t
)
Key
;

266 
i
=0; i<
KeyÀn
; i+=4)

268 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

269 
keyaddr
+=4;

273 
	`HASH_SèπDige°
();

276 
cou¡î
 =0;

279 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

280 
cou¡î
++;

281 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

283 i‡(
busy°©us
 !
RESET
)

285 
°©us
 = 
ERROR
;

290 
	`HASH_GëDige°
(&
MD5_MesßgeDige°
);

291 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[0]);

292 
ouçuèddr
+=4;

293 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[1]);

294 
ouçuèddr
+=4;

295 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[2]);

296 
ouçuèddr
+=4;

297 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[3]);

301  
°©us
;

302 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST5629~1.C

48 
	~"°m32f4xx_¸yp.h
"

62 
	#DESBUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

99 
Eº‹Sètus
 
	$CRYP_DES_ECB
(
uöt8_t
 
Mode
, uöt8_à
Key
[8], uöt8_à*
I≈ut
,

100 
uöt32_t
 
IÀngth
, 
uöt8_t
 *
Ouçut
)

102 
CRYP_InôTy≥Def
 
DES_CRYP_InôSåu˘uª
;

103 
CRYP_KeyInôTy≥Def
 
DES_CRYP_KeyInôSåu˘uª
;

104 
__IO
 
uöt32_t
 
cou¡î
 = 0;

105 
uöt32_t
 
busy°©us
 = 0;

106 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

107 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

108 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

109 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

110 
uöt32_t
 
i
 = 0;

113 
	`CRYP_KeySåu˘Inô
(&
DES_CRYP_KeyInôSåu˘uª
);

116 if–
Mode
 =
MODE_ENCRYPT
 )

118 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

122 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

125 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

126 
DES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

127 
	`CRYP_Inô
(&
DES_CRYP_InôSåu˘uª
);

130 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

133 
	`CRYP_KeyInô
(& 
DES_CRYP_KeyInôSåu˘uª
);

136 
	`CRYP_FIFOFlush
();

139 
	`CRYP_Cmd
(
ENABLE
);

141 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

145 (
ERROR
);

147 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

151 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

152 
öpuèddr
+=4;

153 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

154 
öpuèddr
+=4;

157 
cou¡î
 = 0;

160 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

161 
cou¡î
++;

162 }(
cou¡î
 !
DESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

164 i‡(
busy°©us
 !
RESET
)

166 
°©us
 = 
ERROR
;

172 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

173 
ouçuèddr
+=4;

174 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

175 
ouçuèddr
+=4;

180 
	`CRYP_Cmd
(
DISABLE
);

182  
°©us
;

183 
	}
}

200 
Eº‹Sètus
 
	$CRYP_DES_CBC
(
uöt8_t
 
Mode
, uöt8_à
Key
[8], uöt8_à
InôVe˘‹s
[8],

201 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
, uöt8_à*
Ouçut
)

203 
CRYP_InôTy≥Def
 
DES_CRYP_InôSåu˘uª
;

204 
CRYP_KeyInôTy≥Def
 
DES_CRYP_KeyInôSåu˘uª
;

205 
CRYP_IVInôTy≥Def
 
DES_CRYP_IVInôSåu˘uª
;

206 
__IO
 
uöt32_t
 
cou¡î
 = 0;

207 
uöt32_t
 
busy°©us
 = 0;

208 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

209 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

210 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

211 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

212 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

213 
uöt32_t
 
i
 = 0;

216 
	`CRYP_KeySåu˘Inô
(&
DES_CRYP_KeyInôSåu˘uª
);

219 if(
Mode
 =
MODE_ENCRYPT
)

221 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

225 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

228 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

229 
DES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

230 
	`CRYP_Inô
(&
DES_CRYP_InôSåu˘uª
);

233 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

234 
keyaddr
+=4;

235 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

236 
	`CRYP_KeyInô
(& 
DES_CRYP_KeyInôSåu˘uª
);

239 
DES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

240 
ivaddr
+=4;

241 
DES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

242 
	`CRYP_IVInô
(&
DES_CRYP_IVInôSåu˘uª
);

245 
	`CRYP_FIFOFlush
();

248 
	`CRYP_Cmd
(
ENABLE
);

250 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

254 (
ERROR
);

256 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

259 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

260 
öpuèddr
+=4;

261 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

262 
öpuèddr
+=4;

265 
cou¡î
 = 0;

268 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

269 
cou¡î
++;

270 }(
cou¡î
 !
DESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

272 i‡(
busy°©us
 !
RESET
)

274 
°©us
 = 
ERROR
;

279 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

280 
ouçuèddr
+=4;

281 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

282 
ouçuèddr
+=4;

287 
	`CRYP_Cmd
(
DISABLE
);

289  
°©us
;

290 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST5764~1.C

126 
	~"°m32f4xx_ßi.h
"

127 
	~"°m32f4xx_rcc.h
"

137 #i‡
deföed
 (
STM32F40_41xxx
Ë|| deföed (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
) || \

138 
deföed
 (
STM32F401xx
Ë|| deföed (
STM32F411xE
Ë|| deföed (
STM32F446xx
Ë|| 
	$deföed
 (
STM32F469_479xx
)

144 
	#CR1_CLEAR_MASK
 ((
uöt32_t
)0xFF07C010)

	)

145 
	#FRCR_CLEAR_MASK
 ((
uöt32_t
)0xFFF88000)

	)

146 
	#SLOTR_CLEAR_MASK
 ((
uöt32_t
)0x0000F020)

	)

184 
	$SAI_DeInô
(
SAI_Ty≥Def
* 
SAIx
)

187 
	`as£π_∑øm
(
	`IS_SAI_PERIPH
(
SAIx
));

189 if(
SAIx
 =
SAI1
)

192 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SAI1
, 
ENABLE
);

194 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SAI1
, 
DISABLE
);

198 #i‡
	`deföed
(
STM32F446xx
)

199 if(
SAIx
 =
SAI2
)

202 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SAI2
, 
ENABLE
);

204 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SAI2
, 
DISABLE
);

208 
	}
}

222 
	$SAI_Inô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_InôTy≥Def
* 
SAI_InôSåu˘
)

224 
uöt32_t
 
tm¥eg
 = 0;

227 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

230 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MODE
(
SAI_InôSåu˘
->
SAI_AudioMode
));

231 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PROTOCOL
(
SAI_InôSåu˘
->
SAI_PrŸocﬁ
));

232 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_DATASIZE
(
SAI_InôSåu˘
->
SAI_D©aSize
));

233 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FIRST_BIT
(
SAI_InôSåu˘
->
SAI_Fú°Bô
));

234 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CLOCK_STROBING
(
SAI_InôSåu˘
->
SAI_ClockSåobög
));

235 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_SYNCHRO
(
SAI_InôSåu˘
->
SAI_Synchro
));

236 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_OUTPUT_DRIVE
(
SAI_InôSåu˘
->
SAI_OUTDRIV
));

237 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_NODIVIDER
(
SAI_InôSåu˘
->
SAI_NoDividî
));

238 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MASTER_DIVIDER
(
SAI_InôSåu˘
->
SAI_Ma°îDividî
));

239 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FIFO_THRESHOLD
(
SAI_InôSåu˘
->
SAI_FIFOThªshﬁd
));

243 
tm¥eg
 = 
SAI_Block_x
->
CR1
;

245 
tm¥eg
 &
CR1_CLEAR_MASK
;

257 
tm¥eg
 |(
uöt32_t
)(
SAI_InôSåu˘
->
SAI_AudioMode
 | SAI_InôSåu˘->
SAI_PrŸocﬁ
 |

258 
SAI_InôSåu˘
->
SAI_D©aSize
 | SAI_InôSåu˘->
SAI_Fú°Bô
 |

259 
SAI_InôSåu˘
->
SAI_ClockSåobög
 | SAI_InôSåu˘->
SAI_Synchro
 |

260 
SAI_InôSåu˘
->
SAI_OUTDRIV
 | SAI_InôSåu˘->
SAI_NoDividî
 |

261 (
uöt32_t
)((
SAI_InôSåu˘
->
SAI_Ma°îDividî
) << 20));

263 
SAI_Block_x
->
CR1
 = 
tm¥eg
;

267 
tm¥eg
 = 
SAI_Block_x
->
CR2
;

269 
tm¥eg
 &~(
SAI_xCR2_FTH
);

272 
tm¥eg
 |(
uöt32_t
)(
SAI_InôSåu˘
->
SAI_FIFOThªshﬁd
);

274 
SAI_Block_x
->
CR2
 = 
tm¥eg
;

275 
	}
}

289 
	$SAI_FømeInô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_FømeInôTy≥Def
* 
SAI_FømeInôSåu˘
)

291 
uöt32_t
 
tm¥eg
 = 0;

294 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

297 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FRAME_LENGTH
(
SAI_FømeInôSåu˘
->
SAI_FømeLígth
));

298 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_ACTIVE_FRAME
(
SAI_FømeInôSåu˘
->
SAI_A˘iveFømeLígth
));

299 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FS_DEFINITION
(
SAI_FømeInôSåu˘
->
SAI_FSDeföôi⁄
));

300 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FS_POLARITY
(
SAI_FømeInôSåu˘
->
SAI_FSPﬁ¨ôy
));

301 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FS_OFFSET
(
SAI_FømeInôSåu˘
->
SAI_FSOff£t
));

305 
tm¥eg
 = 
SAI_Block_x
->
FRCR
;

307 
tm¥eg
 &
FRCR_CLEAR_MASK
;

315 
tm¥eg
 |(
uöt32_t
)((uöt32_t)(
SAI_FømeInôSåu˘
->
SAI_FømeLígth
 - 1) |

316 
SAI_FømeInôSåu˘
->
SAI_FSOff£t
 |

317 
SAI_FømeInôSåu˘
->
SAI_FSDeföôi⁄
 |

318 
SAI_FømeInôSåu˘
->
SAI_FSPﬁ¨ôy
 |

319 (
uöt32_t
)((
SAI_FømeInôSåu˘
->
SAI_A˘iveFømeLígth
 - 1) << 8));

322 
SAI_Block_x
->
FRCR
 = 
tm¥eg
;

323 
	}
}

337 
	$SAI_SlŸInô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_SlŸInôTy≥Def
* 
SAI_SlŸInôSåu˘
)

339 
uöt32_t
 
tm¥eg
 = 0;

342 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

345 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
SAI_SlŸInôSåu˘
->
SAI_Fú°BôOff£t
));

346 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_SLOT_SIZE
(
SAI_SlŸInôSåu˘
->
SAI_SlŸSize
));

347 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_SLOT_NUMBER
(
SAI_SlŸInôSåu˘
->
SAI_SlŸNumbî
));

348 
	`as£π_∑øm
(
	`IS_SAI_SLOT_ACTIVE
(
SAI_SlŸInôSåu˘
->
SAI_SlŸA˘ive
));

352 
tm¥eg
 = 
SAI_Block_x
->
SLOTR
;

354 
tm¥eg
 &
SLOTR_CLEAR_MASK
;

361 
tm¥eg
 |(
uöt32_t
)(
SAI_SlŸInôSåu˘
->
SAI_Fú°BôOff£t
 |

362 
SAI_SlŸInôSåu˘
->
SAI_SlŸSize
 |

363 
SAI_SlŸInôSåu˘
->
SAI_SlŸA˘ive
 |

364 (
uöt32_t
)((
SAI_SlŸInôSåu˘
->
SAI_SlŸNumbî
 - 1) << 8));

367 
SAI_Block_x
->
SLOTR
 = 
tm¥eg
;

368 
	}
}

376 
	$SAI_Såu˘Inô
(
SAI_InôTy≥Def
* 
SAI_InôSåu˘
)

380 
SAI_InôSåu˘
->
SAI_AudioMode
 = 
SAI_Mode_Ma°îTx
;

382 
SAI_InôSåu˘
->
SAI_PrŸocﬁ
 = 
SAI_Fªe_PrŸocﬁ
;

384 
SAI_InôSåu˘
->
SAI_D©aSize
 = 
SAI_D©aSize_8b
;

386 
SAI_InôSåu˘
->
SAI_Fú°Bô
 = 
SAI_Fú°Bô_MSB
;

388 
SAI_InôSåu˘
->
SAI_ClockSåobög
 = 
SAI_ClockSåobög_FÆlögEdge
;

390 
SAI_InôSåu˘
->
SAI_Synchro
 = 
SAI_Asynchr⁄ous
;

392 
SAI_InôSåu˘
->
SAI_OUTDRIV
 = 
SAI_OuçutDrive_DißbÀd
;

394 
SAI_InôSåu˘
->
SAI_NoDividî
 = 
SAI_Ma°îDividî_E«bÀd
;

396 
SAI_InôSåu˘
->
SAI_Ma°îDividî
 = 0;

398 
SAI_InôSåu˘
->
SAI_FIFOThªshﬁd
 = 
SAI_Thªshﬁd_FIFOEm±y
;

399 
	}
}

407 
	$SAI_FømeSåu˘Inô
(
SAI_FømeInôTy≥Def
* 
SAI_FømeInôSåu˘
)

411 
SAI_FømeInôSåu˘
->
SAI_FømeLígth
 = 8;

413 
SAI_FømeInôSåu˘
->
SAI_A˘iveFømeLígth
 = 1;

415 
SAI_FømeInôSåu˘
->
SAI_FSDeföôi⁄
 = 
SAI_FS_SèπFøme
;

417 
SAI_FømeInôSåu˘
->
SAI_FSPﬁ¨ôy
 = 
SAI_FS_A˘iveLow
;

419 
SAI_FømeInôSåu˘
->
SAI_FSOff£t
 = 
SAI_FS_Fú°Bô
;

420 
	}
}

428 
	$SAI_SlŸSåu˘Inô
(
SAI_SlŸInôTy≥Def
* 
SAI_SlŸInôSåu˘
)

432 
SAI_SlŸInôSåu˘
->
SAI_Fú°BôOff£t
 = 0;

434 
SAI_SlŸInôSåu˘
->
SAI_SlŸSize
 = 
SAI_SlŸSize_D©aSize
;

436 
SAI_SlŸInôSåu˘
->
SAI_SlŸNumbî
 = 1;

438 
SAI_SlŸInôSåu˘
->
SAI_SlŸA˘ive
 = 
SAI_SlŸ_NŸA˘ive
;

440 
	}
}

449 
	$SAI_Cmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

452 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

453 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

454 i‡(
NewSèã
 !
DISABLE
)

457 
SAI_Block_x
->
CR1
 |
SAI_xCR1_SAIEN
;

462 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_SAIEN
);

464 
	}
}

478 
	$SAI_M⁄oModeC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_M⁄o_SåeoMode
)

481 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

482 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MONO_STREO_MODE
(
SAI_M⁄oMode
));

484 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

486 
SAI_Block_x
->
CR1
 |
SAI_M⁄oMode
;

487 
	}
}

501 
	$SAI_TRISèãC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_TRISèã
)

504 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

505 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
SAI_TRISèã
));

507 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

509 
SAI_Block_x
->
CR1
 |
SAI_M⁄oMode
;

511 
	}
}

529 
	$SAI_Com∑ndögModeC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_Com∑ndögMode
)

532 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

533 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_COMPANDING_MODE
(
SAI_Com∑ndögMode
));

535 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_COMP
);

537 
SAI_Block_x
->
CR2
 |
SAI_Com∑ndögMode
;

538 
	}
}

553 
	$SAI_MuãModeCmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

556 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

557 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

558 i‡(
NewSèã
 !
DISABLE
)

561 
SAI_Block_x
->
CR2
 |
SAI_xCR2_MUTE
;

566 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTE
);

568 
	}
}

584 
	$SAI_MuãVÆueC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_MuãVÆue
)

587 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

588 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MUTE_VALUE
(
SAI_MuãVÆue
));

591 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTEVAL
);

593 
SAI_Block_x
->
CR2
 |
SAI_MuãVÆue
;

594 
	}
}

606 
	$SAI_MuãFømeCou¡îC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_MuãCou¡î
)

609 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

610 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MUTE_COUNTER
(
SAI_MuãCou¡î
));

613 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTECNT
);

615 
SAI_Block_x
->
CR2
 |(
SAI_MuãCou¡î
 << 7);

616 
	}
}

629 
	$SAI_FlushFIFO
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
)

632 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

635 
SAI_Block_x
->
CR2
 |
SAI_xCR2_FFLUSH
;

636 
	}
}

671 
uöt32_t
 
	$SAI_Re˚iveD©a
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
)

674 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

677  
SAI_Block_x
->
DR
;

678 
	}
}

687 
	$SAI_SídD©a
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
D©a
)

690 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

693 
SAI_Block_x
->
DR
 = 
D©a
;

694 
	}
}

719 
	$SAI_DMACmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

722 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

723 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

725 i‡(
NewSèã
 !
DISABLE
)

728 
SAI_Block_x
->
CR1
 |
SAI_xCR1_DMAEN
;

733 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_DMAEN
);

735 
	}
}

863 
	$SAI_ITC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

866 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

867 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

868 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

870 i‡(
NewSèã
 !
DISABLE
)

873 
SAI_Block_x
->
IMR
 |
SAI_IT
;

878 
SAI_Block_x
->
IMR
 &~(
SAI_IT
);

880 
	}
}

896 
FœgSètus
 
	$SAI_GëFœgSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_FLAG
)

898 
FœgSètus
 
bô°©us
 = 
RESET
;

901 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

902 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_GET_FLAG
(
SAI_FLAG
));

905 i‡((
SAI_Block_x
->
SR
 & 
SAI_FLAG
Ë!(
uöt32_t
)
RESET
)

908 
bô°©us
 = 
SET
;

913 
bô°©us
 = 
RESET
;

916  
bô°©us
;

917 
	}
}

939 
	$SAI_CÀ¨Fœg
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_FLAG
)

942 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

943 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CLEAR_FLAG
(
SAI_FLAG
));

946 
SAI_Block_x
->
CLRFR
 |
SAI_FLAG
;

947 
	}
}

964 
ITSètus
 
	$SAI_GëITSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
)

966 
ITSètus
 
bô°©us
 = 
RESET
;

967 
uöt32_t
 
íabÀ°©us
 = 0;

970 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

971 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

974 
íabÀ°©us
 = (
SAI_Block_x
->
IMR
 & 
SAI_IT
) ;

977 i‡(((
SAI_Block_x
->
SR
 & 
SAI_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

980 
bô°©us
 = 
SET
;

985 
bô°©us
 = 
RESET
;

988  
bô°©us
;

989 
	}
}

1011 
	$SAI_CÀ¨ITPídögBô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
)

1014 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1015 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

1018 
SAI_Block_x
->
CLRFR
 |
SAI_IT
;

1019 
	}
}

1033 
Fun˘i⁄ÆSèã
 
	$SAI_GëCmdSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
)

1035 
Fun˘i⁄ÆSèã
 
°©e
 = 
DISABLE
;

1038 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1039 i‡((
SAI_Block_x
->
CR1
 & (
uöt32_t
)
SAI_xCR1_SAIEN
) != 0)

1042 
°©e
 = 
ENABLE
;

1048 
°©e
 = 
DISABLE
;

1050  
°©e
;

1051 
	}
}

1066 
uöt32_t
 
	$SAI_GëFIFOSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
)

1068 
uöt32_t
 
tm¥eg
 = 0;

1071 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1074 
tm¥eg
 = (
uöt32_t
)((
SAI_Block_x
->
SR
 & 
SAI_xSR_FLVL
));

1076  
tm¥eg
;

1077 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST5EFE~1.C

159 
	~"°m32f4xx_•i.h
"

160 
	~"°m32f4xx_rcc.h
"

175 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)0x3040)

	)

176 
	#I2SCFGR_CLEAR_MASK
 ((
uöt16_t
)0xF040)

	)

179 
	#PLLCFGR_PPLR_MASK
 ((
uöt32_t
)0x70000000)

	)

180 
	#PLLCFGR_PPLN_MASK
 ((
uöt32_t
)0x00007FC0)

	)

182 
	#SPI_CR2_FRF
 ((
uöt16_t
)0x0010)

	)

183 
	#SPI_SR_TIFRFE
 ((
uöt16_t
)0x0100)

	)

224 
	$SPI_I2S_DeInô
(
SPI_Ty≥Def
* 
SPIx
)

227 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

229 i‡(
SPIx
 =
SPI1
)

232 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI1
, 
ENABLE
);

234 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI1
, 
DISABLE
);

236 i‡(
SPIx
 =
SPI2
)

239 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI2
, 
ENABLE
);

241 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI2
, 
DISABLE
);

243 i‡(
SPIx
 =
SPI3
)

246 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI3
, 
ENABLE
);

248 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI3
, 
DISABLE
);

250 i‡(
SPIx
 =
SPI4
)

253 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI4
, 
ENABLE
);

255 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI4
, 
DISABLE
);

257 i‡(
SPIx
 =
SPI5
)

260 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI5
, 
ENABLE
);

262 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI5
, 
DISABLE
);

266 i‡(
SPIx
 =
SPI6
)

269 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI6
, 
ENABLE
);

271 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI6
, 
DISABLE
);

274 
	}
}

284 
	$SPI_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
SPI_InôTy≥Def
* 
SPI_InôSåu˘
)

286 
uöt16_t
 
tm¥eg
 = 0;

289 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

292 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
));

293 
	`as£π_∑øm
(
	`IS_SPI_MODE
(
SPI_InôSåu˘
->
SPI_Mode
));

294 
	`as£π_∑øm
(
	`IS_SPI_DATASIZE
(
SPI_InôSåu˘
->
SPI_D©aSize
));

295 
	`as£π_∑øm
(
	`IS_SPI_CPOL
(
SPI_InôSåu˘
->
SPI_CPOL
));

296 
	`as£π_∑øm
(
	`IS_SPI_CPHA
(
SPI_InôSåu˘
->
SPI_CPHA
));

297 
	`as£π_∑øm
(
	`IS_SPI_NSS
(
SPI_InôSåu˘
->
SPI_NSS
));

298 
	`as£π_∑øm
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
));

299 
	`as£π_∑øm
(
	`IS_SPI_FIRST_BIT
(
SPI_InôSåu˘
->
SPI_Fú°Bô
));

300 
	`as£π_∑øm
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
));

304 
tm¥eg
 = 
SPIx
->
CR1
;

306 
tm¥eg
 &
CR1_CLEAR_MASK
;

315 
tm¥eg
 |(
uöt16_t
)((
uöt32_t
)
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
 | SPI_InôSåu˘->
SPI_Mode
 |

316 
SPI_InôSåu˘
->
SPI_D©aSize
 | SPI_InôSåu˘->
SPI_CPOL
 |

317 
SPI_InôSåu˘
->
SPI_CPHA
 | SPI_InôSåu˘->
SPI_NSS
 |

318 
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
 | SPI_InôSåu˘->
SPI_Fú°Bô
);

320 
SPIx
->
CR1
 = 
tm¥eg
;

323 
SPIx
->
I2SCFGR
 &(
uöt16_t
)~((uöt16_t)
SPI_I2SCFGR_I2SMOD
);

326 
SPIx
->
CRCPR
 = 
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
;

327 
	}
}

348 
	$I2S_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

350 
uöt16_t
 
tm¥eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
∑ckëÀngth
 = 1;

351 
uöt32_t
 
tmp
 = 0, 
i2s˛k
 = 0;

352 #i‚de‡
I2S_EXTERNAL_CLOCK_VAL


353 
uöt32_t
 
∂lm
 = 0, 
∂ 
 = 0, 
∂Ã
 = 0;

357 
	`as£π_∑øm
(
	`IS_SPI_23_PERIPH
(
SPIx
));

358 
	`as£π_∑øm
(
	`IS_I2S_MODE
(
I2S_InôSåu˘
->
I2S_Mode
));

359 
	`as£π_∑øm
(
	`IS_I2S_STANDARD
(
I2S_InôSåu˘
->
I2S_Sènd¨d
));

360 
	`as£π_∑øm
(
	`IS_I2S_DATA_FORMAT
(
I2S_InôSåu˘
->
I2S_D©aF‹m©
));

361 
	`as£π_∑øm
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InôSåu˘
->
I2S_MCLKOuçut
));

362 
	`as£π_∑øm
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InôSåu˘
->
I2S_AudioFªq
));

363 
	`as£π_∑øm
(
	`IS_I2S_CPOL
(
I2S_InôSåu˘
->
I2S_CPOL
));

367 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

368 
SPIx
->
I2SPR
 = 0x0002;

371 
tm¥eg
 = 
SPIx
->
I2SCFGR
;

374 if(
I2S_InôSåu˘
->
I2S_AudioFªq
 =
I2S_AudioFªq_DeÁu…
)

376 
i2sodd
 = (
uöt16_t
)0;

377 
i2sdiv
 = (
uöt16_t
)2;

383 if(
I2S_InôSåu˘
->
I2S_D©aF‹m©
 =
I2S_D©aF‹m©_16b
)

386 
∑ckëÀngth
 = 1;

391 
∑ckëÀngth
 = 2;

398 #ifde‡
I2S_EXTERNAL_CLOCK_VAL


400 i‡((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

402 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_I2SSRC
;

406 
i2s˛k
 = 
I2S_EXTERNAL_CLOCK_VAL
;

410 i‡((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

412 
RCC
->
CFGR
 &~(
uöt32_t
)
RCC_CFGR_I2SSRC
;

416 
∂ 
 = (
uöt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

417 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

420 
∂Ã
 = (
uöt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

421 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

424 
∂lm
 = (
uöt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

426 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
Ë=
RCC_PLLCFGR_PLLSRC_HSE
)

429 
i2s˛k
 = (
uöt32_t
)(((
HSE_VALUE
 / 
∂lm
Ë* 
∂ 
Ë/ 
∂Ã
);

433 
i2s˛k
 = (
uöt32_t
)(((
HSI_VALUE
 / 
∂lm
Ë* 
∂ 
Ë/ 
∂Ã
);

438 if(
I2S_InôSåu˘
->
I2S_MCLKOuçut
 =
I2S_MCLKOuçut_E«bÀ
)

441 
tmp
 = (
uöt16_t
)(((((
i2s˛k
 / 256Ë* 10Ë/ 
I2S_InôSåu˘
->
I2S_AudioFªq
)) + 5);

446 
tmp
 = (
uöt16_t
)(((((
i2s˛k
 / (32 * 
∑ckëÀngth
)Ë*10 ) / 
I2S_InôSåu˘
->
I2S_AudioFªq
)) + 5);

450 
tmp
 =Åmp / 10;

453 
i2sodd
 = (
uöt16_t
)(
tmp
 & (uint16_t)0x0001);

456 
i2sdiv
 = (
uöt16_t
)((
tmp
 - 
i2sodd
) / 2);

459 
i2sodd
 = (
uöt16_t
) (i2sodd << 8);

463 i‡((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

466 
i2sdiv
 = 2;

467 
i2sodd
 = 0;

471 
SPIx
->
I2SPR
 = (
uöt16_t
)((uöt16_t)
i2sdiv
 | (uöt16_t)(
i2sodd
 | (uöt16_t)
I2S_InôSåu˘
->
I2S_MCLKOuçut
));

474 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
SPI_I2SCFGR_I2SMOD
 | (uöt16_t)(
I2S_InôSåu˘
->
I2S_Mode
 | \

475 (
uöt16_t
)(
I2S_InôSåu˘
->
I2S_Sènd¨d
 | (uöt16_t)(I2S_InôSåu˘->
I2S_D©aF‹m©
 | \

476 (
uöt16_t
)
I2S_InôSåu˘
->
I2S_CPOL
))));

479 
SPIx
->
I2SCFGR
 = 
tm¥eg
;

480 
	}
}

487 
	$SPI_Såu˘Inô
(
SPI_InôTy≥Def
* 
SPI_InôSåu˘
)

491 
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
 = 
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
;

493 
SPI_InôSåu˘
->
SPI_Mode
 = 
SPI_Mode_Sœve
;

495 
SPI_InôSåu˘
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

497 
SPI_InôSåu˘
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

499 
SPI_InôSåu˘
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

501 
SPI_InôSåu˘
->
SPI_NSS
 = 
SPI_NSS_H¨d
;

503 
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
 = 
SPI_BaudR©ePªsˇÀr_2
;

505 
SPI_InôSåu˘
->
SPI_Fú°Bô
 = 
SPI_Fú°Bô_MSB
;

507 
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
 = 7;

508 
	}
}

515 
	$I2S_Såu˘Inô
(
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

519 
I2S_InôSåu˘
->
I2S_Mode
 = 
I2S_Mode_SœveTx
;

522 
I2S_InôSåu˘
->
I2S_Sènd¨d
 = 
I2S_Sènd¨d_Phûlùs
;

525 
I2S_InôSåu˘
->
I2S_D©aF‹m©
 = 
I2S_D©aF‹m©_16b
;

528 
I2S_InôSåu˘
->
I2S_MCLKOuçut
 = 
I2S_MCLKOuçut_DißbÀ
;

531 
I2S_InôSåu˘
->
I2S_AudioFªq
 = 
I2S_AudioFªq_DeÁu…
;

534 
I2S_InôSåu˘
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

535 
	}
}

544 
	$SPI_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

547 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

548 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

549 i‡(
NewSèã
 !
DISABLE
)

552 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

557 
SPIx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
SPI_CR1_SPE
);

559 
	}
}

569 
	$I2S_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

572 
	`as£π_∑øm
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

573 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

575 i‡(
NewSèã
 !
DISABLE
)

578 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

583 
SPIx
->
I2SCFGR
 &(
uöt16_t
)~((uöt16_t)
SPI_I2SCFGR_I2SE
);

585 
	}
}

596 
	$SPI_D©aSizeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_D©aSize
)

599 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

600 
	`as£π_∑øm
(
	`IS_SPI_DATASIZE
(
SPI_D©aSize
));

602 
SPIx
->
CR1
 &(
uöt16_t
)~
SPI_D©aSize_16b
;

604 
SPIx
->
CR1
 |
SPI_D©aSize
;

605 
	}
}

616 
	$SPI_BiDúe˘i⁄ÆLöeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_Dúe˘i⁄
)

619 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

620 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION
(
SPI_Dúe˘i⁄
));

621 i‡(
SPI_Dúe˘i⁄
 =
SPI_Dúe˘i⁄_Tx
)

624 
SPIx
->
CR1
 |
SPI_Dúe˘i⁄_Tx
;

629 
SPIx
->
CR1
 &
SPI_Dúe˘i⁄_Rx
;

631 
	}
}

642 
	$SPI_NSSI¡î«lSo·w¨eC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_NSSI¡î«lSo·
)

645 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

646 
	`as£π_∑øm
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSI¡î«lSo·
));

647 i‡(
SPI_NSSI¡î«lSo·
 !
SPI_NSSI¡î«lSo·_Re£t
)

650 
SPIx
->
CR1
 |
SPI_NSSI¡î«lSo·_Së
;

655 
SPIx
->
CR1
 &
SPI_NSSI¡î«lSo·_Re£t
;

657 
	}
}

666 
	$SPI_SSOuçutCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

669 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

670 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

671 i‡(
NewSèã
 !
DISABLE
)

674 
SPIx
->
CR2
 |(
uöt16_t
)
SPI_CR2_SSOE
;

679 
SPIx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
SPI_CR2_SSOE
);

681 
	}
}

697 
	$SPI_TIModeCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

700 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

701 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

703 i‡(
NewSèã
 !
DISABLE
)

706 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

711 
SPIx
->
CR2
 &(
uöt16_t
)~
SPI_CR2_FRF
;

713 
	}
}

734 
	$I2S_FuŒDu∂exC⁄fig
(
SPI_Ty≥Def
* 
I2Sxext
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

736 
uöt16_t
 
tm¥eg
 = 0, 
tmp
 = 0;

739 
	`as£π_∑øm
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

740 
	`as£π_∑øm
(
	`IS_I2S_MODE
(
I2S_InôSåu˘
->
I2S_Mode
));

741 
	`as£π_∑øm
(
	`IS_I2S_STANDARD
(
I2S_InôSåu˘
->
I2S_Sènd¨d
));

742 
	`as£π_∑øm
(
	`IS_I2S_DATA_FORMAT
(
I2S_InôSåu˘
->
I2S_D©aF‹m©
));

743 
	`as£π_∑øm
(
	`IS_I2S_CPOL
(
I2S_InôSåu˘
->
I2S_CPOL
));

747 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

748 
I2Sxext
->
I2SPR
 = 0x0002;

751 
tm¥eg
 = 
I2Sxext
->
I2SCFGR
;

754 i‡((
I2S_InôSåu˘
->
I2S_Mode
 =
I2S_Mode_Ma°îTx
Ë|| (I2S_InôSåu˘->I2S_Modê=
I2S_Mode_SœveTx
))

756 
tmp
 = 
I2S_Mode_SœveRx
;

760 i‡((
I2S_InôSåu˘
->
I2S_Mode
 =
I2S_Mode_Ma°îRx
Ë|| (I2S_InôSåu˘->I2S_Modê=
I2S_Mode_SœveRx
))

762 
tmp
 = 
I2S_Mode_SœveTx
;

768 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
SPI_I2SCFGR_I2SMOD
 | (uöt16_t)(
tmp
 | \

769 (
uöt16_t
)(
I2S_InôSåu˘
->
I2S_Sènd¨d
 | (uöt16_t)(I2S_InôSåu˘->
I2S_D©aF‹m©
 | \

770 (
uöt16_t
)
I2S_InôSåu˘
->
I2S_CPOL
))));

773 
I2Sxext
->
I2SCFGR
 = 
tm¥eg
;

774 
	}
}

808 
uöt16_t
 
	$SPI_I2S_Re˚iveD©a
(
SPI_Ty≥Def
* 
SPIx
)

811 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

814  
SPIx
->
DR
;

815 
	}
}

824 
	$SPI_I2S_SídD©a
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
D©a
)

827 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

830 
SPIx
->
DR
 = 
D©a
;

831 
	}
}

914 
	$SPI_CÆcuœãCRC
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

917 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

918 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

919 i‡(
NewSèã
 !
DISABLE
)

922 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

927 
SPIx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
SPI_CR1_CRCEN
);

929 
	}
}

936 
	$SPI_TønsmôCRC
(
SPI_Ty≥Def
* 
SPIx
)

939 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

942 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

943 
	}
}

954 
uöt16_t
 
	$SPI_GëCRC
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_CRC
)

956 
uöt16_t
 
¸¸eg
 = 0;

958 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

959 
	`as£π_∑øm
(
	`IS_SPI_CRC
(
SPI_CRC
));

960 i‡(
SPI_CRC
 !
SPI_CRC_Rx
)

963 
¸¸eg
 = 
SPIx
->
TXCRCR
;

968 
¸¸eg
 = 
SPIx
->
RXCRCR
;

971  
¸¸eg
;

972 
	}
}

979 
uöt16_t
 
	$SPI_GëCRCPﬁynomül
(
SPI_Ty≥Def
* 
SPIx
)

982 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

985  
SPIx
->
CRCPR
;

986 
	}
}

1016 
	$SPI_I2S_DMACmd
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1019 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1020 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1021 
	`as£π_∑øm
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

1023 i‡(
NewSèã
 !
DISABLE
)

1026 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

1031 
SPIx
->
CR2
 &(
uöt16_t
)~
SPI_I2S_DMAReq
;

1033 
	}
}

1124 
	$SPI_I2S_ITC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1126 
uöt16_t
 
ôpos
 = 0, 
ômask
 = 0 ;

1129 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1130 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1131 
	`as£π_∑øm
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1134 
ôpos
 = 
SPI_I2S_IT
 >> 4;

1137 
ômask
 = (
uöt16_t
)1 << (uöt16_t)
ôpos
;

1139 i‡(
NewSèã
 !
DISABLE
)

1142 
SPIx
->
CR2
 |
ômask
;

1147 
SPIx
->
CR2
 &(
uöt16_t
)~
ômask
;

1149 
	}
}

1168 
FœgSètus
 
	$SPI_I2S_GëFœgSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
)

1170 
FœgSètus
 
bô°©us
 = 
RESET
;

1172 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1173 
	`as£π_∑øm
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1176 i‡((
SPIx
->
SR
 & 
SPI_I2S_FLAG
Ë!(
uöt16_t
)
RESET
)

1179 
bô°©us
 = 
SET
;

1184 
bô°©us
 = 
RESET
;

1187  
bô°©us
;

1188 
	}
}

1209 
	$SPI_I2S_CÀ¨Fœg
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
)

1212 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1213 
	`as£π_∑øm
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1216 
SPIx
->
SR
 = (
uöt16_t
)~
SPI_I2S_FLAG
;

1217 
	}
}

1234 
ITSètus
 
	$SPI_I2S_GëITSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
)

1236 
ITSètus
 
bô°©us
 = 
RESET
;

1237 
uöt16_t
 
ôpos
 = 0, 
ômask
 = 0, 
íabÀ°©us
 = 0;

1240 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1241 
	`as£π_∑øm
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1244 
ôpos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1247 
ômask
 = 
SPI_I2S_IT
 >> 4;

1250 
ômask
 = 0x01 << itmask;

1253 
íabÀ°©us
 = (
SPIx
->
CR2
 & 
ômask
) ;

1256 i‡(((
SPIx
->
SR
 & 
ôpos
Ë!(
uöt16_t
)
RESET
Ë&& 
íabÀ°©us
)

1259 
bô°©us
 = 
SET
;

1264 
bô°©us
 = 
RESET
;

1267  
bô°©us
;

1268 
	}
}

1289 
	$SPI_I2S_CÀ¨ITPídögBô
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
)

1291 
uöt16_t
 
ôpos
 = 0;

1293 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1294 
	`as£π_∑øm
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1297 
ôpos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1300 
SPIx
->
SR
 = (
uöt16_t
)~
ôpos
;

1301 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST681B~1.C

44 
	~"°m32f4xx_dsi.h
"

53 #i‡
deföed
(
STM32F469_479xx
)

60 
	#DSI_TIMEOUT_VALUE
 ((
uöt32_t
)1000Ë

	)

62 
	#DSI_ERROR_ACK_MASK
 (
DSI_ISR0_AE0
 | 
DSI_ISR0_AE1
 | 
DSI_ISR0_AE2
 | 
DSI_ISR0_AE3
 | \

63 
DSI_ISR0_AE4
 | 
DSI_ISR0_AE5
 | 
DSI_ISR0_AE6
 | 
DSI_ISR0_AE7
 | \

64 
DSI_ISR0_AE8
 | 
DSI_ISR0_AE9
 | 
DSI_ISR0_AE10
 | 
DSI_ISR0_AE11
 | \

65 
DSI_ISR0_AE12
 | 
DSI_ISR0_AE13
 | 
DSI_ISR0_AE14
 | 
DSI_ISR0_AE15
)

	)

66 
	#DSI_ERROR_PHY_MASK
 (
DSI_ISR0_PE0
 | 
DSI_ISR0_PE1
 | 
DSI_ISR0_PE2
 | 
DSI_ISR0_PE3
 | 
DSI_ISR0_PE4
)

	)

67 
	#DSI_ERROR_TX_MASK
 
DSI_ISR1_TOHSTX


	)

68 
	#DSI_ERROR_RX_MASK
 
DSI_ISR1_TOLPRX


	)

69 
	#DSI_ERROR_ECC_MASK
 (
DSI_ISR1_ECCSE
 | 
DSI_ISR1_ECCME
)

	)

70 
	#DSI_ERROR_CRC_MASK
 
DSI_ISR1_CRCE


	)

71 
	#DSI_ERROR_PSE_MASK
 
DSI_ISR1_PSE


	)

72 
	#DSI_ERROR_EOT_MASK
 
DSI_ISR1_EOTPE


	)

73 
	#DSI_ERROR_OVF_MASK
 
DSI_ISR1_LPWRE


	)

74 
	#DSI_ERROR_GEN_MASK
 (
DSI_ISR1_GCWRE
 | 
DSI_ISR1_GPWRE
 | 
DSI_ISR1_GPTXE
 | 
DSI_ISR1_GPRDE
 | 
DSI_ISR1_GPRXE
)

	)

76 
	#DSI_MAX_RETURN_PKT_SIZE
 ((
uöt32_t
)0x00000037Ë

	)

85 
DSI_C⁄figPackëHódî
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Ch™√lID
, uöt32_à
D©aTy≥
, uöt32_à
D©a0
, uöt32_à
D©a1
);

113 
	$DSI_DeInô
(
DSI_Ty≥Def
 *
DSIx
)

116 
DSIx
->
WCR
 &~
DSI_WCR_DSIEN
;

119 
DSIx
->
CR
 &~
DSI_CR_EN
;

122 
DSIx
->
PCTLR
 &~(
DSI_PCTLR_CKE
 | 
DSI_PCTLR_DEN
);

125 
DSIx
->
WRPCR
 &~
DSI_WRPCR_PLLEN
;

128 
DSIx
->
WRPCR
 &~
DSI_WRPCR_REGEN
;

131 
	`as£π_∑øm
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

132 if(
DSIx
 =
DSI
)

135 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_DSI
, 
ENABLE
);

137 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_DSI
, 
DISABLE
);

139 
	}
}

150 
	$DSI_Inô
(
DSI_Ty≥Def
 *
DSIx
,
DSI_InôTy≥Def
* 
DSI_InôSåu˘
, 
DSI_PLLInôTy≥Def
 *
PLLInô
)

152 
uöt32_t
 
unôI¡îvÆx4
 = 0;

153 
uöt32_t
 
ãmpIDF
 = 0;

156 
	`as£π_∑øm
(
	`IS_DSI_PLL_NDIV
(
PLLInô
->
PLLNDIV
));

157 
	`as£π_∑øm
(
	`IS_DSI_PLL_IDF
(
PLLInô
->
PLLIDF
));

158 
	`as£π_∑øm
(
	`IS_DSI_PLL_ODF
(
PLLInô
->
PLLODF
));

159 
	`as£π_∑øm
(
	`IS_DSI_AUTO_CLKLANE_CONTROL
(
DSI_InôSåu˘
->
Autom©icClockL™eC⁄åﬁ
));

160 
	`as£π_∑øm
(
	`IS_DSI_NUMBER_OF_LANES
(
DSI_InôSåu˘
->
NumbîOfL™es
));

165 
DSIx
->
WRPCR
 |
DSI_WRPCR_REGEN
;

168 
	`DSI_GëFœgSètus
(
DSIx
, 
DSI_FLAG_RRS
Ë=
RESET
 )

172 
DSIx
->
WRPCR
 &~(
DSI_WRPCR_PLL_NDIV
 | 
DSI_WRPCR_PLL_IDF
 | 
DSI_WRPCR_PLL_ODF
);

173 
DSIx
->
WRPCR
 |(((
PLLInô
->
PLLNDIV
)<<2Ë| ((PLLInô->
PLLIDF
)<<11Ë| ((PLLInô->
PLLODF
)<<16));

176 
DSIx
->
WRPCR
 |
DSI_WRPCR_PLLEN
;

179 
	`DSI_GëFœgSètus
(
DSIx
, 
DSI_FLAG_PLLLS
Ë=
RESET
)

185 
DSIx
->
PCTLR
 |(
DSI_PCTLR_CKE
 | 
DSI_PCTLR_DEN
);

188 
DSIx
->
CLCR
 &~(
DSI_CLCR_DPCC
 | 
DSI_CLCR_ACR
);

189 
DSIx
->
CLCR
 |(
DSI_CLCR_DPCC
 | 
DSI_InôSåu˘
->
Autom©icClockL™eC⁄åﬁ
);

192 
DSIx
->
PCONFR
 &~
DSI_PCONFR_NL
;

193 
DSIx
->
PCONFR
 |
DSI_InôSåu˘
->
NumbîOfL™es
;

198 
DSIx
->
CCR
 &~
DSI_CCR_TXECKDIV
;

199 
DSIx
->
CCR
 = 
DSI_InôSåu˘
->
TXEsˇ≥Ckdiv
;

204 
ãmpIDF
 = (
PLLInô
->
PLLIDF
 > 0) ? PLLInit->PLLIDF : 1;

205 
unôI¡îvÆx4
 = (4000000 * 
ãmpIDF
 * (1 << 
PLLInô
->
PLLODF
)Ë/ ((
HSE_VALUE
/1000Ë* PLLInô->
PLLNDIV
);

208 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_UIX4
;

209 
DSIx
->
WPCR
[0] |
unôI¡îvÆx4
;

210 
	}
}

217 
	$DSI_Såu˘Inô
(
DSI_InôTy≥Def
* 
DSI_InôSåu˘
, 
DSI_HOST_TimeoutTy≥Def
* 
DSI_HOST_TimeoutInôSåu˘
)

221 
DSI_InôSåu˘
->
Autom©icClockL™eC⁄åﬁ
 = 
DSI_AUTO_CLK_LANE_CTRL_DISABLE
;

223 
DSI_InôSåu˘
->
NumbîOfL™es
 = 
DSI_ONE_DATA_LANE
;

225 
DSI_InôSåu˘
->
TXEsˇ≥Ckdiv
 = 0;

229 
DSI_HOST_TimeoutInôSåu˘
->
TimeoutCkdiv
 = 0;

231 
DSI_HOST_TimeoutInôSåu˘
->
HighS≥edTønsmissi⁄Timeout
 = 0;

233 
DSI_HOST_TimeoutInôSåu˘
->
LowPowîRe˚±i⁄Timeout
 = 0;

235 
DSI_HOST_TimeoutInôSåu˘
->
HighS≥edRódTimeout
 = 0;

237 
DSI_HOST_TimeoutInôSåu˘
->
LowPowîRódTimeout
 = 0;

239 
DSI_HOST_TimeoutInôSåu˘
->
HighS≥edWrôeTimeout
 = 0;

241 
DSI_HOST_TimeoutInôSåu˘
->
HighS≥edWrôePª•Mode
 = 0;

243 
DSI_HOST_TimeoutInôSåu˘
->
LowPowîWrôeTimeout
 = 0;

245 
DSI_HOST_TimeoutInôSåu˘
->
BTATimeout
 = 0;

246 
	}
}

254 
	$DSI_SëGíîicVCID
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
VútuÆCh™√lID
)

257 
DSIx
->
GVCIDR
 &~
DSI_GVCIDR_VCID
;

258 
DSIx
->
GVCIDR
 |
VútuÆCh™√lID
;

259 
	}
}

268 
	$DSI_C⁄figVideoMode
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_VidCfgTy≥Def
 *
VidCfg
)

271 
	`as£π_∑øm
(
	`IS_DSI_COLOR_CODING
(
VidCfg
->
Cﬁ‹Codög
));

272 
	`as£π_∑øm
(
	`IS_DSI_VIDEO_MODE_TYPE
(
VidCfg
->
Mode
));

273 
	`as£π_∑øm
(
	`IS_DSI_LP_COMMAND
(
VidCfg
->
LPComm™dE«bÀ
));

274 
	`as£π_∑øm
(
	`IS_DSI_LP_HFP
(
VidCfg
->
LPH‹iz⁄èlFr⁄tP‹chE«bÀ
));

275 
	`as£π_∑øm
(
	`IS_DSI_LP_HBP
(
VidCfg
->
LPH‹iz⁄èlBackP‹chE«bÀ
));

276 
	`as£π_∑øm
(
	`IS_DSI_LP_VACTIVE
(
VidCfg
->
LPVîtiˇlA˘iveE«bÀ
));

277 
	`as£π_∑øm
(
	`IS_DSI_LP_VFP
(
VidCfg
->
LPVîtiˇlFr⁄tP‹chE«bÀ
));

278 
	`as£π_∑øm
(
	`IS_DSI_LP_VBP
(
VidCfg
->
LPVîtiˇlBackP‹chE«bÀ
));

279 
	`as£π_∑øm
(
	`IS_DSI_LP_VSYNC
(
VidCfg
->
LPVîtiˇlSyncA˘iveE«bÀ
));

280 
	`as£π_∑øm
(
	`IS_DSI_FBTAA
(
VidCfg
->
FømeBTAAcknowÀdgeE«bÀ
));

281 
	`as£π_∑øm
(
	`IS_DSI_DE_POLARITY
(
VidCfg
->
DEPﬁ¨ôy
));

282 
	`as£π_∑øm
(
	`IS_DSI_VSYNC_POLARITY
(
VidCfg
->
VSPﬁ¨ôy
));

283 
	`as£π_∑øm
(
	`IS_DSI_HSYNC_POLARITY
(
VidCfg
->
HSPﬁ¨ôy
));

285 if(
VidCfg
->
Cﬁ‹Codög
 =
DSI_RGB666
)

287 
	`as£π_∑øm
(
	`IS_DSI_LOOSELY_PACKED
(
VidCfg
->
Loo£lyPacked
));

291 
DSIx
->
MCR
 &~
DSI_MCR_CMDM
;

292 
DSIx
->
WCFGR
 &~
DSI_WCFGR_DSIM
;

295 
DSIx
->
VMCR
 &~
DSI_VMCR_VMT
;

296 
DSIx
->
VMCR
 |
VidCfg
->
Mode
;

299 
DSIx
->
VPCR
 &~
DSI_VPCR_VPSIZE
;

300 
DSIx
->
VPCR
 |
VidCfg
->
PackëSize
;

303 
DSIx
->
VCCR
 &~
DSI_VCCR_NUMC
;

304 
DSIx
->
VCCR
 |
VidCfg
->
NumbîOfChunks
;

307 
DSIx
->
VNPCR
 &~
DSI_VNPCR_NPSIZE
;

308 
DSIx
->
VNPCR
 |
VidCfg
->
NuŒPackëSize
;

311 
DSIx
->
LVCIDR
 &~
DSI_LVCIDR_VCID
;

312 
DSIx
->
LVCIDR
 |
VidCfg
->
VútuÆCh™√lID
;

315 
DSIx
->
LPCR
 &~(
DSI_LPCR_DEP
 | 
DSI_LPCR_VSP
 | 
DSI_LPCR_HSP
);

316 
DSIx
->
LPCR
 |(
VidCfg
->
DEPﬁ¨ôy
 | VidCfg->
VSPﬁ¨ôy
 | VidCfg->
HSPﬁ¨ôy
);

319 
DSIx
->
LCOLCR
 &~
DSI_LCOLCR_COLC
;

320 
DSIx
->
LCOLCR
 |
VidCfg
->
Cﬁ‹Codög
;

323 
DSIx
->
WCFGR
 &~
DSI_WCFGR_COLMUX
;

324 
DSIx
->
WCFGR
 |((
VidCfg
->
Cﬁ‹Codög
)<<1);

327 if(
VidCfg
->
Cﬁ‹Codög
 =
DSI_RGB666
)

329 
DSIx
->
LCOLCR
 &~
DSI_LCOLCR_LPE
;

330 
DSIx
->
LCOLCR
 |
VidCfg
->
Loo£lyPacked
;

334 
DSIx
->
VHSACR
 &~
DSI_VHSACR_HSA
;

335 
DSIx
->
VHSACR
 |
VidCfg
->
H‹iz⁄èlSyncA˘ive
;

338 
DSIx
->
VHBPCR
 &~
DSI_VHBPCR_HBP
;

339 
DSIx
->
VHBPCR
 |
VidCfg
->
H‹iz⁄èlBackP‹ch
;

342 
DSIx
->
VLCR
 &~
DSI_VLCR_HLINE
;

343 
DSIx
->
VLCR
 |
VidCfg
->
H‹iz⁄èlLöe
;

346 
DSIx
->
VVSACR
 &~
DSI_VVSACR_VSA
;

347 
DSIx
->
VVSACR
 |
VidCfg
->
VîtiˇlSyncA˘ive
;

350 
DSIx
->
VVBPCR
 &~
DSI_VVBPCR_VBP
;

351 
DSIx
->
VVBPCR
 |
VidCfg
->
VîtiˇlBackP‹ch
;

354 
DSIx
->
VVFPCR
 &~
DSI_VVFPCR_VFP
;

355 
DSIx
->
VVFPCR
 |
VidCfg
->
VîtiˇlFr⁄tP‹ch
;

358 
DSIx
->
VVACR
 &~
DSI_VVACR_VA
;

359 
DSIx
->
VVACR
 |
VidCfg
->
VîtiˇlA˘ive
;

362 
DSIx
->
VMCR
 &~
DSI_VMCR_LPCE
;

363 
DSIx
->
VMCR
 |
VidCfg
->
LPComm™dE«bÀ
;

366 
DSIx
->
LPMCR
 &~
DSI_LPMCR_LPSIZE
;

367 
DSIx
->
LPMCR
 |((
VidCfg
->
LPL¨ge°PackëSize
)<<16);

370 
DSIx
->
LPMCR
 &~
DSI_LPMCR_VLPSIZE
;

371 
DSIx
->
LPMCR
 |
VidCfg
->
LPVACTL¨ge°PackëSize
;

374 
DSIx
->
VMCR
 &~
DSI_VMCR_LPHFPE
;

375 
DSIx
->
VMCR
 |
VidCfg
->
LPH‹iz⁄èlFr⁄tP‹chE«bÀ
;

378 
DSIx
->
VMCR
 &~
DSI_VMCR_LPHBPE
;

379 
DSIx
->
VMCR
 |
VidCfg
->
LPH‹iz⁄èlBackP‹chE«bÀ
;

382 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVAE
;

383 
DSIx
->
VMCR
 |
VidCfg
->
LPVîtiˇlA˘iveE«bÀ
;

386 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVFPE
;

387 
DSIx
->
VMCR
 |
VidCfg
->
LPVîtiˇlFr⁄tP‹chE«bÀ
;

390 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVBPE
;

391 
DSIx
->
VMCR
 |
VidCfg
->
LPVîtiˇlBackP‹chE«bÀ
;

394 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVSAE
;

395 
DSIx
->
VMCR
 |
VidCfg
->
LPVîtiˇlSyncA˘iveE«bÀ
;

398 
DSIx
->
VMCR
 &~
DSI_VMCR_FBTAAE
;

399 
DSIx
->
VMCR
 |
VidCfg
->
FømeBTAAcknowÀdgeE«bÀ
;

400 
	}
}

409 
	$DSI_C⁄figAd≠ãdComm™dMode
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_CmdCfgTy≥Def
 *
CmdCfg
)

412 
	`as£π_∑øm
(
	`IS_DSI_COLOR_CODING
(
CmdCfg
->
Cﬁ‹Codög
));

413 
	`as£π_∑øm
(
	`IS_DSI_TE_SOURCE
(
CmdCfg
->
TórögEf„˘Sour˚
));

414 
	`as£π_∑øm
(
	`IS_DSI_TE_POLARITY
(
CmdCfg
->
TórögEf„˘Pﬁ¨ôy
));

415 
	`as£π_∑øm
(
	`IS_DSI_AUTOMATIC_REFRESH
(
CmdCfg
->
Autom©icRe‰esh
));

416 
	`as£π_∑øm
(
	`IS_DSI_VS_POLARITY
(
CmdCfg
->
VSyncPﬁ
));

417 
	`as£π_∑øm
(
	`IS_DSI_TE_ACK_REQUEST
(
CmdCfg
->
TEAcknowÀdgeReque°
));

418 
	`as£π_∑øm
(
	`IS_DSI_DE_POLARITY
(
CmdCfg
->
DEPﬁ¨ôy
));

419 
	`as£π_∑øm
(
	`IS_DSI_VSYNC_POLARITY
(
CmdCfg
->
VSPﬁ¨ôy
));

420 
	`as£π_∑øm
(
	`IS_DSI_HSYNC_POLARITY
(
CmdCfg
->
HSPﬁ¨ôy
));

423 
DSIx
->
MCR
 |
DSI_MCR_CMDM
;

424 
DSIx
->
WCFGR
 &~
DSI_WCFGR_DSIM
;

425 
DSIx
->
WCFGR
 |
DSI_WCFGR_DSIM
;

428 
DSIx
->
LVCIDR
 &~
DSI_LVCIDR_VCID
;

429 
DSIx
->
LVCIDR
 |
CmdCfg
->
VútuÆCh™√lID
;

432 
DSIx
->
LPCR
 &~(
DSI_LPCR_DEP
 | 
DSI_LPCR_VSP
 | 
DSI_LPCR_HSP
);

433 
DSIx
->
LPCR
 |(
CmdCfg
->
DEPﬁ¨ôy
 | CmdCfg->
VSPﬁ¨ôy
 | CmdCfg->
HSPﬁ¨ôy
);

436 
DSIx
->
LCOLCR
 &~
DSI_LCOLCR_COLC
;

437 
DSIx
->
LCOLCR
 |
CmdCfg
->
Cﬁ‹Codög
;

440 
DSIx
->
WCFGR
 &~
DSI_WCFGR_COLMUX
;

441 
DSIx
->
WCFGR
 |((
CmdCfg
->
Cﬁ‹Codög
)<<1);

444 
DSIx
->
VLCR
 &~
DSI_VLCR_HLINE
;

445 
DSIx
->
VLCR
 |
CmdCfg
->
H‹iz⁄èlLöe
;

448 
DSIx
->
LCCR
 &~
DSI_LCCR_CMDSIZE
;

449 
DSIx
->
LCCR
 |
CmdCfg
->
Comm™dSize
;

452 
DSIx
->
WCFGR
 &~(
DSI_WCFGR_TESRC
 | 
DSI_WCFGR_TEPOL
 | 
DSI_WCFGR_AR
 | 
DSI_WCFGR_VSPOL
);

453 
DSIx
->
WCFGR
 |(
CmdCfg
->
TórögEf„˘Sour˚
 | CmdCfg->
TórögEf„˘Pﬁ¨ôy
 | CmdCfg->
Autom©icRe‰esh
 | CmdCfg->
VSyncPﬁ
);

456 
DSIx
->
CMCR
 &~
DSI_CMCR_TEARE
;

457 
DSIx
->
CMCR
 |
CmdCfg
->
TEAcknowÀdgeReque°
;

460 
	`DSI_ITC⁄fig
(
DSIx
, 
DSI_IT_TE
, 
ENABLE
);

462 
	`DSI_ITC⁄fig
(
DSIx
, 
DSI_IT_ER
, 
ENABLE
);

463 
	}
}

473 
	$DSI_C⁄figLowPowîComm™d
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_LPCmdTy≥Def
 *
LPCmd
)

475 
	`as£π_∑øm
(
	`IS_DSI_LP_GSW0P
(
LPCmd
->
LPGíSh‹tWrôeNoP
));

476 
	`as£π_∑øm
(
	`IS_DSI_LP_GSW1P
(
LPCmd
->
LPGíSh‹tWrôeO√P
));

477 
	`as£π_∑øm
(
	`IS_DSI_LP_GSW2P
(
LPCmd
->
LPGíSh‹tWrôeTwoP
));

478 
	`as£π_∑øm
(
	`IS_DSI_LP_GSR0P
(
LPCmd
->
LPGíSh‹tRódNoP
));

479 
	`as£π_∑øm
(
	`IS_DSI_LP_GSR1P
(
LPCmd
->
LPGíSh‹tRódO√P
));

480 
	`as£π_∑øm
(
	`IS_DSI_LP_GSR2P
(
LPCmd
->
LPGíSh‹tRódTwoP
));

481 
	`as£π_∑øm
(
	`IS_DSI_LP_GLW
(
LPCmd
->
LPGíL⁄gWrôe
));

482 
	`as£π_∑øm
(
	`IS_DSI_LP_DSW0P
(
LPCmd
->
LPDcsSh‹tWrôeNoP
));

483 
	`as£π_∑øm
(
	`IS_DSI_LP_DSW1P
(
LPCmd
->
LPDcsSh‹tWrôeO√P
));

484 
	`as£π_∑øm
(
	`IS_DSI_LP_DSR0P
(
LPCmd
->
LPDcsSh‹tRódNoP
));

485 
	`as£π_∑øm
(
	`IS_DSI_LP_DLW
(
LPCmd
->
LPDcsL⁄gWrôe
));

486 
	`as£π_∑øm
(
	`IS_DSI_LP_MRDP
(
LPCmd
->
LPMaxRódPackë
));

487 
	`as£π_∑øm
(
	`IS_DSI_ACK_REQUEST
(
LPCmd
->
AcknowÀdgeReque°
));

490 
DSIx
->
CMCR
 &~(
DSI_CMCR_GSW0TX
 |\

491 
DSI_CMCR_GSW1TX
 |\

492 
DSI_CMCR_GSW2TX
 |\

493 
DSI_CMCR_GSR0TX
 |\

494 
DSI_CMCR_GSR1TX
 |\

495 
DSI_CMCR_GSR2TX
 |\

496 
DSI_CMCR_GLWTX
 |\

497 
DSI_CMCR_DSW0TX
 |\

498 
DSI_CMCR_DSW1TX
 |\

499 
DSI_CMCR_DSR0TX
 |\

500 
DSI_CMCR_DLWTX
 |\

501 
DSI_CMCR_MRDPS
);

502 
DSIx
->
CMCR
 |(
LPCmd
->
LPGíSh‹tWrôeNoP
 |\

503 
LPCmd
->
LPGíSh‹tWrôeO√P
 |\

504 
LPCmd
->
LPGíSh‹tWrôeTwoP
 |\

505 
LPCmd
->
LPGíSh‹tRódNoP
 |\

506 
LPCmd
->
LPGíSh‹tRódO√P
 |\

507 
LPCmd
->
LPGíSh‹tRódTwoP
 |\

508 
LPCmd
->
LPGíL⁄gWrôe
 |\

509 
LPCmd
->
LPDcsSh‹tWrôeNoP
 |\

510 
LPCmd
->
LPDcsSh‹tWrôeO√P
 |\

511 
LPCmd
->
LPDcsSh‹tRódNoP
 |\

512 
LPCmd
->
LPDcsL⁄gWrôe
 |\

513 
LPCmd
->
LPMaxRódPackë
);

516 
DSIx
->
CMCR
 &~
DSI_CMCR_ARE
;

517 
DSIx
->
CMCR
 |
LPCmd
->
AcknowÀdgeReque°
;

518 
	}
}

527 
	$DSI_C⁄figFlowC⁄åﬁ
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
FlowC⁄åﬁ
)

530 
	`as£π_∑øm
(
	`IS_DSI_FLOW_CONTROL
(
FlowC⁄åﬁ
));

533 
DSIx
->
PCR
 &~
DSI_FLOW_CONTROL_ALL
;

534 
DSIx
->
PCR
 |
FlowC⁄åﬁ
;

535 
	}
}

544 
	$DSI_C⁄figPhyTimî
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_PHY_TimîTy≥Def
 *
PhyTimîs
)

547 
DSIx
->
CLTCR
 &~(
DSI_CLTCR_LP2HS_TIME
 | 
DSI_CLTCR_HS2LP_TIME
);

548 
DSIx
->
CLTCR
 |(
PhyTimîs
->
ClockL™eLP2HSTime
 | ((PhyTimîs->
ClockL™eHS2LPTime
)<<16));

551 
DSIx
->
DLTCR
 &~(
DSI_DLTCR_MRD_TIME
 | 
DSI_DLTCR_LP2HS_TIME
 | 
DSI_DLTCR_HS2LP_TIME
);

552 
DSIx
->
DLTCR
 |(
PhyTimîs
->
D©aL™eMaxRódTime
 | ((PhyTimîs->
D©aL™eLP2HSTime
)<<16Ë| ((PhyTimîs->
D©aL™eHS2LPTime
)<<24));

555 
DSIx
->
PCONFR
 &~
DSI_PCONFR_SW_TIME
;

556 
DSIx
->
PCONFR
 |((
PhyTimîs
->
St›WaôTime
)<<8);

557 
	}
}

566 
	$DSI_C⁄figHo°Timeouts
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_HOST_TimeoutTy≥Def
 *
Ho°Timeouts
)

569 
DSIx
->
CCR
 &~
DSI_CCR_TOCKDIV
;

570 
DSIx
->
CCR
 = ((
Ho°Timeouts
->
TimeoutCkdiv
)<<8);

573 
DSIx
->
TCCR
[0] &~
DSI_TCCR1_HSTX_TOCNT
;

574 
DSIx
->
TCCR
[0] |((
Ho°Timeouts
->
HighS≥edTønsmissi⁄Timeout
)<<16);

577 
DSIx
->
TCCR
[0] &~
DSI_TCCR1_LPRX_TOCNT
;

578 
DSIx
->
TCCR
[0] |
Ho°Timeouts
->
LowPowîRe˚±i⁄Timeout
;

581 
DSIx
->
TCCR
[1] &~
DSI_TCCR2_HSRD_TOCNT
;

582 
DSIx
->
TCCR
[1] |
Ho°Timeouts
->
HighS≥edRódTimeout
;

585 
DSIx
->
TCCR
[2] &~
DSI_TCCR3_LPRD_TOCNT
;

586 
DSIx
->
TCCR
[2] |
Ho°Timeouts
->
LowPowîRódTimeout
;

589 
DSIx
->
TCCR
[3] &~
DSI_TCCR4_HSWR_TOCNT
;

590 
DSIx
->
TCCR
[3] |
Ho°Timeouts
->
HighS≥edWrôeTimeout
;

593 
DSIx
->
TCCR
[3] &~
DSI_TCCR4_PM
;

594 
DSIx
->
TCCR
[3] |
Ho°Timeouts
->
HighS≥edWrôePª•Mode
;

597 
DSIx
->
TCCR
[4] &~
DSI_TCCR5_LPWR_TOCNT
;

598 
DSIx
->
TCCR
[4] |
Ho°Timeouts
->
LowPowîWrôeTimeout
;

601 
DSIx
->
TCCR
[5] &~
DSI_TCCR6_BTA_TOCNT
;

602 
DSIx
->
TCCR
[5] |
Ho°Timeouts
->
BTATimeout
;

603 
	}
}

618 
	$DSI_P©ã∫Gíî©‹Sèπ
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Mode
, uöt32_à
Orõ¡©i⁄
)

622 
DSIx
->
VMCR
 &~(
DSI_VMCR_PGM
 | 
DSI_VMCR_PGO
);

623 
DSIx
->
VMCR
 |((
Mode
<<20Ë| (
Orõ¡©i⁄
<<24));

626 
DSIx
->
VMCR
 |
DSI_VMCR_PGE
;

628 
	}
}

635 
	$DSI_P©ã∫Gíî©‹St›
(
DSI_Ty≥Def
 *
DSIx
)

638 
DSIx
->
VMCR
 &~
DSI_VMCR_PGE
;

639 
	}
}

647 
	$DSI_Sèπ
(
DSI_Ty≥Def
 *
DSIx
)

650 
DSIx
->
CR
 |
DSI_CR_EN
;

652 
DSIx
->
WCR
 |
DSI_WCR_DSIEN
;

653 
	}
}

660 
	$DSI_St›
(
DSI_Ty≥Def
 *
DSIx
)

663 
DSIx
->
CR
 &~
DSI_CR_EN
;

666 
DSIx
->
WCR
 &~
DSI_WCR_DSIEN
;

667 
	}
}

675 
	$DSI_Re‰esh
(
DSI_Ty≥Def
 *
DSIx
)

678 
DSIx
->
WCR
 |
DSI_WCR_LTDCEN
;

679 
	}
}

688 
	$DSI_Cﬁ‹Mode
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Cﬁ‹Mode
)

691 
	`as£π_∑øm
(
	`IS_DSI_COLOR_MODE
(
Cﬁ‹Mode
));

694 
DSIx
->
WCR
 &~
DSI_WCR_COLM
;

695 
DSIx
->
WCR
 |
Cﬁ‹Mode
;

696 
	}
}

705 
	$DSI_Shutdown
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Shutdown
)

708 
	`as£π_∑øm
(
	`IS_DSI_SHUT_DOWN
(
Shutdown
));

711 
DSIx
->
WCR
 &~
DSI_WCR_SHTDN
;

712 
DSIx
->
WCR
 |
Shutdown
;

713 
	}
}

742 
	$DSI_Sh‹tWrôe
(
DSI_Ty≥Def
 *
DSIx
,

743 
uöt32_t
 
Ch™√lID
,

744 
uöt32_t
 
Mode
,

745 
uöt32_t
 
P¨am1
,

746 
uöt32_t
 
P¨am2
)

749 
	`as£π_∑øm
(
	`IS_DSI_SHORT_WRITE_PACKET_TYPE
(
Mode
));

752 (
DSIx
->
GPSR
 & 
DSI_GPSR_CMDFE
) == 0)

756 
	`DSI_C⁄figPackëHódî
(
DSIx
,

757 
Ch™√lID
,

758 
Mode
,

759 
P¨am1
,

760 
P¨am2
);

761 
	}
}

776 
	$DSI_L⁄gWrôe
(
DSI_Ty≥Def
 *
DSIx
,

777 
uöt32_t
 
Ch™√lID
,

778 
uöt32_t
 
Mode
,

779 
uöt32_t
 
NbP¨ams
,

780 
uöt32_t
 
P¨am1
,

781 
uöt8_t
* 
P¨amëîsTabÀ
)

783 
uöt32_t
 
uicou¡î
 = 0;

786 (
DSIx
->
GPSR
 & 
DSI_GPSR_CMDFE
) == 0)

790 
uicou¡î
 < 
NbP¨ams
)

792 if(
uicou¡î
 == 0x00)

794 
DSIx
->
GPDR
=(
P¨am1
 | \

795 ((*(
P¨amëîsTabÀ
+
uicou¡î
))<<8) | \

796 ((*(
P¨amëîsTabÀ
+
uicou¡î
+1))<<16) | \

797 ((*(
P¨amëîsTabÀ
+
uicou¡î
+2))<<24));

798 
uicou¡î
 += 3;

802 
DSIx
->
GPDR
=((*(
P¨amëîsTabÀ
+
uicou¡î
)) | \

803 ((*(
P¨amëîsTabÀ
+
uicou¡î
+1))<<8) | \

804 ((*(
P¨amëîsTabÀ
+
uicou¡î
+2))<<16) | \

805 ((*(
P¨amëîsTabÀ
+
uicou¡î
+3))<<24));

806 
uicou¡î
+=4;

811 
	`DSI_C⁄figPackëHódî
(
DSIx
,

812 
Ch™√lID
,

813 
Mode
,

814 ((
NbP¨ams
+1)&0x00FF),

815 (((
NbP¨ams
+1)&0xFF00)>>8));

816 
	}
}

830 
	$DSI_Ród
(
DSI_Ty≥Def
 *
DSIx
,

831 
uöt32_t
 
Ch™√lNbr
,

832 
uöt8_t
* 
Aºay
,

833 
uöt32_t
 
Size
,

834 
uöt32_t
 
Mode
,

835 
uöt32_t
 
DCSCmd
,

836 
uöt8_t
* 
P¨amëîsTabÀ
)

840 
	`as£π_∑øm
(
	`IS_DSI_READ_PACKET_TYPE
(
Mode
));

842 if(
Size
 > 2)

845 
	`DSI_Sh‹tWrôe
(
DSIx
, 
Ch™√lNbr
, 
DSI_MAX_RETURN_PKT_SIZE
, ((
Size
)&0xFF), (((Size)>>8)&0xFF));

849 i‡(
Mode
 =
DSI_DCS_SHORT_PKT_READ
)

851 
	`DSI_C⁄figPackëHódî
(
DSIx
, 
Ch™√lNbr
, 
Mode
, 
DCSCmd
, 0);

853 i‡(
Mode
 =
DSI_GEN_SHORT_PKT_READ_P0
)

855 
	`DSI_C⁄figPackëHódî
(
DSIx
, 
Ch™√lNbr
, 
Mode
, 0, 0);

857 i‡(
Mode
 =
DSI_GEN_SHORT_PKT_READ_P1
)

859 
	`DSI_C⁄figPackëHódî
(
DSIx
, 
Ch™√lNbr
, 
Mode
, 
P¨amëîsTabÀ
[0], 0);

861 i‡(
Mode
 =
DSI_GEN_SHORT_PKT_READ_P2
)

863 
	`DSI_C⁄figPackëHódî
(
DSIx
, 
Ch™√lNbr
, 
Mode
, 
P¨amëîsTabÀ
[0], ParametersTable[1]);

867 (
DSIx
->
GPSR
 & (
DSI_GPSR_RCB
 | 
DSI_GPSR_PRDFE
)) != 0)

871 *((
uöt32_t
 *)
Aºay
Ë(
DSIx
->
GPDR
);

872 i‡(
Size
 > 4)

874 
Size
 -= 4;

875 
Aºay
 += 4;

879 (()(
Size
)) > 0)

881 if((
DSIx
->
GPSR
 & 
DSI_GPSR_PRDFE
) == 0)

883 *((
uöt32_t
 *)
Aºay
Ë(
DSIx
->
GPDR
);

884 
Size
 -= 4;

885 
Aºay
 += 4;

888 
	}
}

904 
	$DSI_C⁄figPackëHódî
(
DSI_Ty≥Def
 *
DSIx
,

905 
uöt32_t
 
Ch™√lID
,

906 
uöt32_t
 
D©aTy≥
,

907 
uöt32_t
 
D©a0
,

908 
uöt32_t
 
D©a1
)

911 
DSIx
->
GHCR
 = (
D©aTy≥
 | (
Ch™√lID
<<6Ë| (
D©a0
<<8Ë| (
D©a1
<<16));

912 
	}
}

936 
	$DSI_E¡îULPMD©a
(
DSI_Ty≥Def
 *
DSIx
)

939 
DSIx
->
PUCR
 |
DSI_PUCR_URDL
;

943 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
Ë=
DSI_ONE_DATA_LANE
)

945 (
DSIx
->
PSR
 & 
DSI_PSR_UAN0
) != 0)

948 i‡((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
Ë=
DSI_TWO_DATA_LANES
)

950 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
)) != 0)

953 
	}
}

961 
	$DSI_ExôULPMD©a
(
DSI_Ty≥Def
 *
DSIx
)

964 
DSIx
->
PUCR
 |
DSI_PUCR_UEDL
;

967 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
Ë=
DSI_ONE_DATA_LANE
)

969 (
DSIx
->
PSR
 & 
DSI_PSR_UAN0
) != DSI_PSR_UAN0)

972 i‡((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
Ë=
DSI_TWO_DATA_LANES
)

974 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
)) != (DSI_PSR_UAN0 | DSI_PSR_UAN1))

979 
DSIx
->
PUCR
 = 0;

980 
	}
}

988 
	$DSI_E¡îULPM
(
DSI_Ty≥Def
 *
DSIx
)

991 
DSIx
->
CLCR
 &~
DSI_CLCR_DPCC
;

994 
	`RCC_DSIClockSour˚C⁄fig
(
RCC_DSICLKSour˚_PLLR
);

997 
DSIx
->
PUCR
 |(
DSI_PUCR_URCL
 | 
DSI_PUCR_URDL
);

1000 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
Ë=
DSI_ONE_DATA_LANE
)

1002 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UANC
)) != 0)

1005 i‡((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
Ë=
DSI_TWO_DATA_LANES
)

1007 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
 | 
DSI_PSR_UANC
)) != 0)

1012 
DSIx
->
WRPCR
 &~
DSI_WRPCR_PLLEN
;

1013 
	}
}

1021 
	$DSI_ExôULPM
(
DSI_Ty≥Def
 *
DSIx
)

1024 
DSIx
->
WRPCR
 |
DSI_WRPCR_PLLEN
;

1027 
	`DSI_GëFœgSètus
(
DSIx
, 
DSI_FLAG_PLLLS
Ë=
RESET
)

1031 
DSIx
->
PUCR
 |(
DSI_PUCR_UECL
 | 
DSI_PUCR_UEDL
);

1034 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
Ë=
DSI_ONE_DATA_LANE
)

1036 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UANC
)) != (DSI_PSR_UAN0 | DSI_PSR_UANC))

1039 i‡((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
Ë=
DSI_TWO_DATA_LANES
)

1041 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
 | 
DSI_PSR_UANC
)) != (DSI_PSR_UAN0 | DSI_PSR_UAN1 | DSI_PSR_UANC))

1046 
DSIx
->
PUCR
 = 0;

1049 
	`RCC_DSIClockSour˚C⁄fig
(
RCC_DSICLKSour˚_PHY
);

1052 
DSIx
->
CLCR
 |
DSI_CLCR_DPCC
;

1053 
	}
}

1065 
	$DSI_SëSÀwR©eAndDñayTunög
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
CommDñay
, uöt32_à
L™e
, uöt32_à
VÆue
)

1068 
	`as£π_∑øm
(
	`IS_DSI_COMMUNICATION_DELAY
(
CommDñay
));

1069 
	`as£π_∑øm
(
	`IS_DSI_LANE_GROUP
(
L™e
));

1071 
CommDñay
)

1073 
DSI_SLEW_RATE_HSTX
:

1074 if(
L™e
 =
DSI_CLOCK_LANE
)

1077 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_HSTXSRCCL
;

1078 
DSIx
->
WPCR
[1] |
VÆue
<<16;

1080 if(
L™e
 =
DSI_DATA_LANES
)

1083 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_HSTXSRCDL
;

1084 
DSIx
->
WPCR
[1] |
VÆue
<<18;

1087 
DSI_SLEW_RATE_LPTX
:

1088 if(
L™e
 =
DSI_CLOCK_LANE
)

1091 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_LPSRCCL
;

1092 
DSIx
->
WPCR
[1] |
VÆue
<<6;

1094 if(
L™e
 =
DSI_DATA_LANES
)

1097 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_LPSRCDL
;

1098 
DSIx
->
WPCR
[1] |
VÆue
<<8;

1101 
DSI_HS_DELAY
:

1102 if(
L™e
 =
DSI_CLOCK_LANE
)

1105 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_HSTXDCL
;

1106 
DSIx
->
WPCR
[1] |
VÆue
;

1108 if(
L™e
 =
DSI_DATA_LANES
)

1111 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_HSTXDDL
;

1112 
DSIx
->
WPCR
[1] |
VÆue
<<2;

1118 
	}
}

1126 
	$DSI_SëLowPowîRXFûãr
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Fªquícy
)

1129 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_LPRXFT
;

1130 
DSIx
->
WPCR
[1] |
Fªquícy
<<25;

1131 
	}
}

1141 
	$DSI_SëSDD
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1144 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1147 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_SDDC
;

1148 
DSIx
->
WPCR
[1] |
Sèã
<<12;

1149 
	}
}

1161 
	$DSI_SëL™ePösC⁄figuøti⁄
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Cu°omL™e
, uöt32_à
L™e
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1164 
	`as£π_∑øm
(
	`IS_DSI_CUSTOM_LANE
(
Cu°omL™e
));

1165 
	`as£π_∑øm
(
	`IS_DSI_LANE
(
L™e
));

1166 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1168 
Cu°omL™e
)

1170 
DSI_SWAP_LANE_PINS
:

1171 if(
L™e
 =
DSI_CLOCK_LANE
)

1174 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_SWCL
;

1175 
DSIx
->
WPCR
[0] |(
Sèã
<<6);

1177 if(
L™e
 =
DSI_DATA_LANE0
)

1180 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_SWDL0
;

1181 
DSIx
->
WPCR
[0] |(
Sèã
<<7);

1183 if(
L™e
 =
DSI_DATA_LANE1
)

1186 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_SWDL1
;

1187 
DSIx
->
WPCR
[0] |(
Sèã
<<8);

1190 
DSI_INVERT_HS_SIGNAL
:

1191 if(
L™e
 =
DSI_CLOCK_LANE
)

1194 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_HSICL
;

1195 
DSIx
->
WPCR
[0] |(
Sèã
<<9);

1197 if(
L™e
 =
DSI_DATA_LANE0
)

1200 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_HSIDL0
;

1201 
DSIx
->
WPCR
[0] |(
Sèã
<<10);

1203 if(
L™e
 =
DSI_DATA_LANE1
)

1206 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_HSIDL1
;

1207 
DSIx
->
WPCR
[0] |(
Sèã
<<11);

1213 
	}
}

1224 
	$DSI_SëPHYTimögs
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Timög
, 
Fun˘i⁄ÆSèã
 
Sèã
, uöt32_à
VÆue
)

1227 
	`as£π_∑øm
(
	`IS_DSI_PHY_TIMING
(
Timög
));

1228 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1230 
Timög
)

1232 
DSI_TCLK_POST
:

1234 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_TCLKPOSTEN
;

1235 
DSIx
->
WPCR
[0] |(
Sèã
<<27);

1237 if(
Sèã
)

1240 
DSIx
->
WPCR
[4] &~
DSI_WPCR5_TCLKPOST
;

1241 
DSIx
->
WPCR
[4] |
VÆue
;

1245 
DSI_TLPX_CLK
:

1247 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_TLPXCEN
;

1248 
DSIx
->
WPCR
[0] |(
Sèã
<<26);

1250 if(
Sèã
)

1253 
DSIx
->
WPCR
[3] &~
DSI_WPCR4_TLPXC
;

1254 
DSIx
->
WPCR
[3] |
VÆue
;

1258 
DSI_THS_EXIT
:

1260 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_THSEXITEN
;

1261 
DSIx
->
WPCR
[0] |(
Sèã
<<25);

1263 if(
Sèã
)

1266 
DSIx
->
WPCR
[3] &~
DSI_WPCR4_THSEXIT
;

1267 
DSIx
->
WPCR
[3] |
VÆue
;

1271 
DSI_TLPX_DATA
:

1273 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_TLPXDEN
;

1274 
DSIx
->
WPCR
[0] |(
Sèã
<<24);

1276 if(
Sèã
)

1279 
DSIx
->
WPCR
[3] &~
DSI_WPCR4_TLPXD
;

1280 
DSIx
->
WPCR
[3] |
VÆue
;

1284 
DSI_THS_ZERO
:

1286 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_THSZEROEN
;

1287 
DSIx
->
WPCR
[0] |(
Sèã
<<23);

1289 if(
Sèã
)

1292 
DSIx
->
WPCR
[3] &~
DSI_WPCR4_THSZERO
;

1293 
DSIx
->
WPCR
[3] |
VÆue
;

1297 
DSI_THS_TRAIL
:

1299 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_THSTRAILEN
;

1300 
DSIx
->
WPCR
[0] |(
Sèã
<<22);

1302 if(
Sèã
)

1305 
DSIx
->
WPCR
[2] &~
DSI_WPCR3_THSTRAIL
;

1306 
DSIx
->
WPCR
[2] |
VÆue
;

1310 
DSI_THS_PREPARE
:

1312 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_THSPREPEN
;

1313 
DSIx
->
WPCR
[0] |(
Sèã
<<21);

1315 if(
Sèã
)

1318 
DSIx
->
WPCR
[2] &~
DSI_WPCR3_THSPREP
;

1319 
DSIx
->
WPCR
[2] |
VÆue
;

1323 
DSI_TCLK_ZERO
:

1325 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_TCLKZEROEN
;

1326 
DSIx
->
WPCR
[0] |(
Sèã
<<20);

1328 if(
Sèã
)

1331 
DSIx
->
WPCR
[2] &~
DSI_WPCR3_TCLKZERO
;

1332 
DSIx
->
WPCR
[2] |
VÆue
;

1336 
DSI_TCLK_PREPARE
:

1338 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_TCLKPREPEN
;

1339 
DSIx
->
WPCR
[0] |(
Sèã
<<19);

1341 if(
Sèã
)

1344 
DSIx
->
WPCR
[2] &~
DSI_WPCR3_TCLKPREP
;

1345 
DSIx
->
WPCR
[2] |
VÆue
;

1352 
	}
}

1362 
	$DSI_F‹˚TXSt›Mode
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
L™e
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1365 
	`as£π_∑øm
(
	`IS_DSI_LANE_GROUP
(
L™e
));

1366 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1368 if(
L™e
 =
DSI_CLOCK_LANE
)

1371 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_FTXSMCL
;

1372 
DSIx
->
WPCR
[0] |(
Sèã
<<12);

1374 if(
L™e
 =
DSI_DATA_LANES
)

1377 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_FTXSMDL
;

1378 
DSIx
->
WPCR
[0] |(
Sèã
<<13);

1380 
	}
}

1389 
	$DSI_F‹˚RXLowPowî
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1392 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1395 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_FLPRXLPM
;

1396 
DSIx
->
WPCR
[1] |
Sèã
<<22;

1397 
	}
}

1406 
	$DSI_F‹˚D©aL™esInRX
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1409 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1412 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_TDDL
;

1413 
DSIx
->
WPCR
[0] |
Sèã
<<16;

1414 
	}
}

1423 
	$DSI_SëPuŒDown
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1426 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1429 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_PDEN
;

1430 
DSIx
->
WPCR
[0] |
Sèã
<<18;

1431 
	}
}

1440 
	$DSI_SëC⁄ã¡i⁄Dëe˘i⁄Off
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1443 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1446 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_CDOFFDL
;

1447 
DSIx
->
WPCR
[0] |
Sèã
<<14;

1448 
	}
}

1525 
	$DSI_ITC⁄fig
(
DSI_Ty≥Def
* 
DSIx
, 
uöt32_t
 
DSI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1528 
	`as£π_∑øm
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1529 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1530 
	`as£π_∑øm
(
	`IS_DSI_IT
(
DSI_IT
));

1532 if(
NewSèã
 !
DISABLE
)

1535 
DSIx
->
WIER
 |
DSI_IT
;

1540 
DSIx
->
WIER
 &~
DSI_IT
;

1542 
	}
}

1559 
FœgSètus
 
	$DSI_GëFœgSètus
(
DSI_Ty≥Def
* 
DSIx
, 
uöt16_t
 
DSI_FLAG
)

1561 
FœgSètus
 
bô°©us
 = 
RESET
;

1563 
	`as£π_∑øm
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1564 
	`as£π_∑øm
(
	`IS_DSI_GET_FLAG
(
DSI_FLAG
));

1567 if((
DSIx
->
WISR
 & 
DSI_FLAG
Ë!(
uöt32_t
)
RESET
)

1570 
bô°©us
 = 
SET
;

1575 
bô°©us
 = 
RESET
;

1578  
bô°©us
;

1579 
	}
}

1593 
	$DSI_CÀ¨Fœg
(
DSI_Ty≥Def
* 
DSIx
, 
uöt16_t
 
DSI_FLAG
)

1596 
	`as£π_∑øm
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1597 
	`as£π_∑øm
(
	`IS_DSI_CLEAR_FLAG
(
DSI_FLAG
));

1600 
DSIx
->
WIFCR
 = (
uöt32_t
)
DSI_FLAG
;

1601 
	}
}

1615 
ITSètus
 
	$DSI_GëITSètus
(
DSI_Ty≥Def
* 
DSIx
, 
uöt32_t
 
DSI_IT
)

1617 
ITSètus
 
bô°©us
 = 
RESET
;

1618 
uöt32_t
 
íabÀ°©us
 = 0;

1621 
	`as£π_∑øm
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1622 
	`as£π_∑øm
(
	`IS_DSI_IT
(
DSI_IT
));

1625 
íabÀ°©us
 = (
DSIx
->
WIER
 & 
DSI_IT
);

1628 i‡(((
DSIx
->
WISR
 & 
DSI_IT
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1631 
bô°©us
 = 
SET
;

1636 
bô°©us
 = 
RESET
;

1640  
bô°©us
;

1641 
	}
}

1655 
	$DSI_CÀ¨ITPídögBô
(
DSI_Ty≥Def
* 
DSIx
, 
uöt32_t
 
DSI_IT
)

1658 
	`as£π_∑øm
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1659 
	`as£π_∑øm
(
	`IS_DSI_IT
(
DSI_IT
));

1662 
DSIx
->
WIFCR
 = (
uöt32_t
)
DSI_IT
;

1663 
	}
}

1672 
	$DSI_C⁄figEº‹M⁄ô‹
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
A˘iveEº‹s
)

1674 
DSIx
->
IER
[0] = 0;

1675 
DSIx
->
IER
[1] = 0;

1677 if(
A˘iveEº‹s
 & 
DSI_ERROR_ACK
)

1680 
DSIx
->
IER
[0] |
DSI_ERROR_ACK_MASK
;

1683 if(
A˘iveEº‹s
 & 
DSI_ERROR_PHY
)

1686 
DSIx
->
IER
[0] |
DSI_ERROR_PHY_MASK
;

1689 if(
A˘iveEº‹s
 & 
DSI_ERROR_TX
)

1692 
DSIx
->
IER
[1] |
DSI_ERROR_TX_MASK
;

1695 if(
A˘iveEº‹s
 & 
DSI_ERROR_RX
)

1698 
DSIx
->
IER
[1] |
DSI_ERROR_RX_MASK
;

1701 if(
A˘iveEº‹s
 & 
DSI_ERROR_ECC
)

1704 
DSIx
->
IER
[1] |
DSI_ERROR_ECC_MASK
;

1707 if(
A˘iveEº‹s
 & 
DSI_ERROR_CRC
)

1710 
DSIx
->
IER
[1] |
DSI_ERROR_CRC_MASK
;

1713 if(
A˘iveEº‹s
 & 
DSI_ERROR_PSE
)

1716 
DSIx
->
IER
[1] |
DSI_ERROR_PSE_MASK
;

1719 if(
A˘iveEº‹s
 & 
DSI_ERROR_EOT
)

1722 
DSIx
->
IER
[1] |
DSI_ERROR_EOT_MASK
;

1725 if(
A˘iveEº‹s
 & 
DSI_ERROR_OVF
)

1728 
DSIx
->
IER
[1] |
DSI_ERROR_OVF_MASK
;

1731 if(
A˘iveEº‹s
 & 
DSI_ERROR_GEN
)

1734 
DSIx
->
IER
[1] |
DSI_ERROR_GEN_MASK
;

1736 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST6B32~1.C

68 
	~"°m32f4xx_exti.h
"

82 
	#EXTI_LINENONE
 ((
uöt32_t
)0x00000Ë

	)

110 
	$EXTI_DeInô
()

112 
EXTI
->
IMR
 = 0x00000000;

113 
EXTI
->
EMR
 = 0x00000000;

114 
EXTI
->
RTSR
 = 0x00000000;

115 
EXTI
->
FTSR
 = 0x00000000;

116 
EXTI
->
PR
 = 0x007FFFFF;

117 
	}
}

126 
	$EXTI_Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
)

128 
uöt32_t
 
tmp
 = 0;

131 
	`as£π_∑øm
(
	`IS_EXTI_MODE
(
EXTI_InôSåu˘
->
EXTI_Mode
));

132 
	`as£π_∑øm
(
	`IS_EXTI_TRIGGER
(
EXTI_InôSåu˘
->
EXTI_Triggî
));

133 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_InôSåu˘
->
EXTI_Löe
));

134 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InôSåu˘
->
EXTI_LöeCmd
));

136 
tmp
 = (
uöt32_t
)
EXTI_BASE
;

138 i‡(
EXTI_InôSåu˘
->
EXTI_LöeCmd
 !
DISABLE
)

141 
EXTI
->
IMR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

142 
EXTI
->
EMR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

144 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Mode
;

146 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

149 
EXTI
->
RTSR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

150 
EXTI
->
FTSR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

153 i‡(
EXTI_InôSåu˘
->
EXTI_Triggî
 =
EXTI_Triggî_Risög_FÆlög
)

156 
EXTI
->
RTSR
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

157 
EXTI
->
FTSR
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

161 
tmp
 = (
uöt32_t
)
EXTI_BASE
;

162 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Triggî
;

164 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

169 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Mode
;

172 *(
__IO
 
uöt32_t
 *Ë
tmp
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

174 
	}
}

182 
	$EXTI_Såu˘Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
)

184 
EXTI_InôSåu˘
->
EXTI_Löe
 = 
EXTI_LINENONE
;

185 
EXTI_InôSåu˘
->
EXTI_Mode
 = 
EXTI_Mode_I¡îru±
;

186 
EXTI_InôSåu˘
->
EXTI_Triggî
 = 
EXTI_Triggî_FÆlög
;

187 
EXTI_InôSåu˘
->
EXTI_LöeCmd
 = 
DISABLE
;

188 
	}
}

197 
	$EXTI_Gíî©eSWI¡îru±
(
uöt32_t
 
EXTI_Löe
)

200 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

202 
EXTI
->
SWIER
 |
EXTI_Löe
;

203 
	}
}

227 
FœgSètus
 
	$EXTI_GëFœgSètus
(
uöt32_t
 
EXTI_Löe
)

229 
FœgSètus
 
bô°©us
 = 
RESET
;

231 
	`as£π_∑øm
(
	`IS_GET_EXTI_LINE
(
EXTI_Löe
));

233 i‡((
EXTI
->
PR
 & 
EXTI_Löe
Ë!(
uöt32_t
)
RESET
)

235 
bô°©us
 = 
SET
;

239 
bô°©us
 = 
RESET
;

241  
bô°©us
;

242 
	}
}

250 
	$EXTI_CÀ¨Fœg
(
uöt32_t
 
EXTI_Löe
)

253 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

255 
EXTI
->
PR
 = 
EXTI_Löe
;

256 
	}
}

264 
ITSètus
 
	$EXTI_GëITSètus
(
uöt32_t
 
EXTI_Löe
)

266 
FœgSètus
 
bô°©us
 = 
RESET
;

268 
	`as£π_∑øm
(
	`IS_GET_EXTI_LINE
(
EXTI_Löe
));

270 i‡((
EXTI
->
PR
 & 
EXTI_Löe
Ë!(
uöt32_t
)
RESET
)

272 
bô°©us
 = 
SET
;

276 
bô°©us
 = 
RESET
;

278  
bô°©us
;

280 
	}
}

288 
	$EXTI_CÀ¨ITPídögBô
(
uöt32_t
 
EXTI_Löe
)

291 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

293 
EXTI
->
PR
 = 
EXTI_Löe
;

294 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST6CEC~1.C

119 
	~"°m32f4xx_tim.h
"

120 
	~"°m32f4xx_rcc.h
"

135 
	#SMCR_ETR_MASK
 ((
uöt16_t
)0x00FF)

	)

136 
	#CCMR_OFFSET
 ((
uöt16_t
)0x0018)

	)

137 
	#CCER_CCE_SET
 ((
uöt16_t
)0x0001)

	)

138 
	#CCER_CCNE_SET
 ((
uöt16_t
)0x0004)

	)

139 
	#CCMR_OC13M_MASK
 ((
uöt16_t
)0xFF8F)

	)

140 
	#CCMR_OC24M_MASK
 ((
uöt16_t
)0x8FFF)

	)

145 
TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

146 
uöt16_t
 
TIM_ICFûãr
);

147 
TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

148 
uöt16_t
 
TIM_ICFûãr
);

149 
TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

150 
uöt16_t
 
TIM_ICFûãr
);

151 
TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

152 
uöt16_t
 
TIM_ICFûãr
);

200 
	$TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
)

203 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

205 i‡(
TIMx
 =
TIM1
)

207 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
ENABLE
);

208 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
DISABLE
);

210 i‡(
TIMx
 =
TIM2
)

212 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
ENABLE
);

213 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
DISABLE
);

215 i‡(
TIMx
 =
TIM3
)

217 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
ENABLE
);

218 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
DISABLE
);

220 i‡(
TIMx
 =
TIM4
)

222 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM4
, 
ENABLE
);

223 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM4
, 
DISABLE
);

225 i‡(
TIMx
 =
TIM5
)

227 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM5
, 
ENABLE
);

228 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM5
, 
DISABLE
);

230 i‡(
TIMx
 =
TIM6
)

232 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
ENABLE
);

233 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
DISABLE
);

235 i‡(
TIMx
 =
TIM7
)

237 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM7
, 
ENABLE
);

238 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM7
, 
DISABLE
);

240 i‡(
TIMx
 =
TIM8
)

242 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM8
, 
ENABLE
);

243 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM8
, 
DISABLE
);

245 i‡(
TIMx
 =
TIM9
)

247 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM9
, 
ENABLE
);

248 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM9
, 
DISABLE
);

250 i‡(
TIMx
 =
TIM10
)

252 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM10
, 
ENABLE
);

253 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM10
, 
DISABLE
);

255 i‡(
TIMx
 =
TIM11
)

257 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM11
, 
ENABLE
);

258 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM11
, 
DISABLE
);

260 i‡(
TIMx
 =
TIM12
)

262 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM12
, 
ENABLE
);

263 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM12
, 
DISABLE
);

265 i‡(
TIMx
 =
TIM13
)

267 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM13
, 
ENABLE
);

268 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM13
, 
DISABLE
);

272 i‡(
TIMx
 =
TIM14
)

274 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM14
, 
ENABLE
);

275 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM14
, 
DISABLE
);

278 
	}
}

288 
	$TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

290 
uöt16_t
 
tmp¸1
 = 0;

293 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

294 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
));

295 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
));

297 
tmp¸1
 = 
TIMx
->
CR1
;

299 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
)||

300 (
TIMx
 =
TIM2
Ë|| (TIMx =
TIM3
)||

301 (
TIMx
 =
TIM4
Ë|| (TIMx =
TIM5
))

304 
tmp¸1
 &(
uöt16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

305 
tmp¸1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
;

308 if((
TIMx
 !
TIM6
Ë&& (TIMx !
TIM7
))

311 
tmp¸1
 &(
uöt16_t
)(~
TIM_CR1_CKD
);

312 
tmp¸1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
;

315 
TIMx
->
CR1
 = 
tmp¸1
;

318 
TIMx
->
ARR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 ;

321 
TIMx
->
PSC
 = 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
;

323 i‡((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

326 
TIMx
->
RCR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
;

331 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode_Immedüã
;

332 
	}
}

340 
	$TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

343 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 = 0xFFFFFFFF;

344 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
 = 0x0000;

345 
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
 = 
TIM_CKD_DIV1
;

346 
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

347 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
 = 0x0000;

348 
	}
}

360 
	$TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
)

363 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

364 
	`as£π_∑øm
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRñﬂdMode
));

366 
TIMx
->
PSC
 = 
PªsˇÀr
;

368 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode
;

369 
	}
}

383 
	$TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
)

385 
uöt16_t
 
tmp¸1
 = 0;

388 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

389 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_Cou¡îMode
));

391 
tmp¸1
 = 
TIMx
->
CR1
;

394 
tmp¸1
 &(
uöt16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

397 
tmp¸1
 |
TIM_Cou¡îMode
;

400 
TIMx
->
CR1
 = 
tmp¸1
;

401 
	}
}

409 
	$TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Cou¡î
)

412 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

415 
TIMx
->
CNT
 = 
Cou¡î
;

416 
	}
}

424 
	$TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Aut‹ñﬂd
)

427 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

430 
TIMx
->
ARR
 = 
Aut‹ñﬂd
;

431 
	}
}

438 
uöt32_t
 
	$TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
)

441 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

444  
TIMx
->
CNT
;

445 
	}
}

452 
uöt16_t
 
	$TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
)

455 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

458  
TIMx
->
PSC
;

459 
	}
}

468 
	$TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

471 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

472 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

474 i‡(
NewSèã
 !
DISABLE
)

477 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

482 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_UDIS
;

484 
	}
}

497 
	$TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
)

500 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

501 
	`as£π_∑øm
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSour˚
));

503 i‡(
TIM_Upd©eSour˚
 !
TIM_Upd©eSour˚_GlobÆ
)

506 
TIMx
->
CR1
 |
TIM_CR1_URS
;

511 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_URS
;

513 
	}
}

522 
	$TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

525 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

526 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

528 i‡(
NewSèã
 !
DISABLE
)

531 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

536 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_ARPE
;

538 
	}
}

549 
	$TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
)

552 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

553 
	`as£π_∑øm
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

556 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_OPM
;

559 
TIMx
->
CR1
 |
TIM_OPMode
;

560 
	}
}

572 
	$TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
)

575 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

576 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

579 
TIMx
->
CR1
 &(
uöt16_t
)(~
TIM_CR1_CKD
);

582 
TIMx
->
CR1
 |
TIM_CKD
;

583 
	}
}

592 
	$TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

595 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

596 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

598 i‡(
NewSèã
 !
DISABLE
)

601 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

606 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_CEN
;

608 
	}
}

673 
	$TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

675 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

678 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

679 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

680 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

681 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

684 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC1E
;

687 
tmpc˚r
 = 
TIMx
->
CCER
;

689 
tmp¸2
 = 
TIMx
->
CR2
;

692 
tmpccmrx
 = 
TIMx
->
CCMR1
;

695 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_OC1M
;

696 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_CC1S
;

698 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

701 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1P
;

703 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
;

706 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutSèã
;

708 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

710 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

711 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

712 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

713 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

716 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1NP
;

718 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
;

720 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1NE
;

723 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
;

725 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS1
;

726 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS1N
;

728 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
;

730 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
;

733 
TIMx
->
CR2
 = 
tmp¸2
;

736 
TIMx
->
CCMR1
 = 
tmpccmrx
;

739 
TIMx
->
CCR1
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

742 
TIMx
->
CCER
 = 
tmpc˚r
;

743 
	}
}

754 
	$TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

756 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

759 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

760 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

761 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

762 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

765 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC2E
;

768 
tmpc˚r
 = 
TIMx
->
CCER
;

770 
tmp¸2
 = 
TIMx
->
CR2
;

773 
tmpccmrx
 = 
TIMx
->
CCMR1
;

776 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_OC2M
;

777 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_CC2S
;

780 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

783 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2P
;

785 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 4);

788 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 4);

790 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

792 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

793 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

794 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

795 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

798 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2NP
;

800 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 4);

802 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2NE
;

805 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 4);

807 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS2
;

808 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS2N
;

810 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 2);

812 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 2);

815 
TIMx
->
CR2
 = 
tmp¸2
;

818 
TIMx
->
CCMR1
 = 
tmpccmrx
;

821 
TIMx
->
CCR2
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

824 
TIMx
->
CCER
 = 
tmpc˚r
;

825 
	}
}

835 
	$TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

837 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

840 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

841 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

842 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

843 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

846 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC3E
;

849 
tmpc˚r
 = 
TIMx
->
CCER
;

851 
tmp¸2
 = 
TIMx
->
CR2
;

854 
tmpccmrx
 = 
TIMx
->
CCMR2
;

857 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_OC3M
;

858 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_CC3S
;

860 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

863 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3P
;

865 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 8);

868 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 8);

870 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

872 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

873 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

874 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

875 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

878 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3NP
;

880 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 8);

882 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3NE
;

885 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 8);

887 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS3
;

888 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS3N
;

890 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 4);

892 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 4);

895 
TIMx
->
CR2
 = 
tmp¸2
;

898 
TIMx
->
CCMR2
 = 
tmpccmrx
;

901 
TIMx
->
CCR3
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

904 
TIMx
->
CCER
 = 
tmpc˚r
;

905 
	}
}

915 
	$TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

917 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

920 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

921 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

922 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

923 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

926 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC4E
;

929 
tmpc˚r
 = 
TIMx
->
CCER
;

931 
tmp¸2
 = 
TIMx
->
CR2
;

934 
tmpccmrx
 = 
TIMx
->
CCMR2
;

937 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_OC4M
;

938 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_CC4S
;

941 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

944 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC4P
;

946 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 12);

949 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 12);

951 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

953 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

955 
tmp¸2
 &=(
uöt16_t
Ë~
TIM_CR2_OIS4
;

957 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 6);

960 
TIMx
->
CR2
 = 
tmp¸2
;

963 
TIMx
->
CCMR2
 = 
tmpccmrx
;

966 
TIMx
->
CCR4
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

969 
TIMx
->
CCER
 = 
tmpc˚r
;

970 
	}
}

978 
	$TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

981 
TIM_OCInôSåu˘
->
TIM_OCMode
 = 
TIM_OCMode_Timög
;

982 
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 = 
TIM_OuçutSèã_DißbÀ
;

983 
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 = 
TIM_OuçutNSèã_DißbÀ
;

984 
TIM_OCInôSåu˘
->
TIM_Pul£
 = 0x00000000;

985 
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

986 
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

987 
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 = 
TIM_OCIdÀSèã_Re£t
;

988 
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 = 
TIM_OCNIdÀSèã_Re£t
;

989 
	}
}

1014 
	$TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
)

1016 
uöt32_t
 
tmp
 = 0;

1017 
uöt16_t
 
tmp1
 = 0;

1020 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1021 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_Ch™√l
));

1022 
	`as£π_∑øm
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1024 
tmp
 = (
uöt32_t
Ë
TIMx
;

1025 
tmp
 +
CCMR_OFFSET
;

1027 
tmp1
 = 
CCER_CCE_SET
 << (
uöt16_t
)
TIM_Ch™√l
;

1030 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp1
;

1032 if((
TIM_Ch™√l
 =
TIM_Ch™√l_1
Ë||(TIM_Ch™√»=
TIM_Ch™√l_3
))

1034 
tmp
 +(
TIM_Ch™√l
>>1);

1037 *(
__IO
 
uöt32_t
 *Ë
tmp
 &
CCMR_OC13M_MASK
;

1040 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
TIM_OCMode
;

1044 
tmp
 +(
uöt16_t
)(
TIM_Ch™√l
 - (uint16_t)4)>> (uint16_t)1;

1047 *(
__IO
 
uöt32_t
 *Ë
tmp
 &
CCMR_OC24M_MASK
;

1050 *(
__IO
 
uöt32_t
 *Ë
tmp
 |(
uöt16_t
)(
TIM_OCMode
 << 8);

1052 
	}
}

1060 
	$TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª1
)

1063 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1066 
TIMx
->
CCR1
 = 
Com∑ª1
;

1067 
	}
}

1076 
	$TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª2
)

1079 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1082 
TIMx
->
CCR2
 = 
Com∑ª2
;

1083 
	}
}

1091 
	$TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª3
)

1094 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1097 
TIMx
->
CCR3
 = 
Com∑ª3
;

1098 
	}
}

1106 
	$TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª4
)

1109 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1112 
TIMx
->
CCR4
 = 
Com∑ª4
;

1113 
	}
}

1124 
	$TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1126 
uöt16_t
 
tmpccmr1
 = 0;

1129 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1130 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1131 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1134 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC1M
;

1137 
tmpccmr1
 |
TIM_F‹˚dA˘i⁄
;

1140 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1141 
	}
}

1153 
	$TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1155 
uöt16_t
 
tmpccmr1
 = 0;

1158 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1159 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1160 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1163 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC2M
;

1166 
tmpccmr1
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1169 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1170 
	}
}

1181 
	$TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1183 
uöt16_t
 
tmpccmr2
 = 0;

1186 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1187 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1189 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1192 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC3M
;

1195 
tmpccmr2
 |
TIM_F‹˚dA˘i⁄
;

1198 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1199 
	}
}

1210 
	$TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1212 
uöt16_t
 
tmpccmr2
 = 0;

1215 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1216 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1217 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1220 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC4M
;

1223 
tmpccmr2
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1226 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1227 
	}
}

1238 
	$TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1240 
uöt16_t
 
tmpccmr1
 = 0;

1243 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1244 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1246 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1249 
tmpccmr1
 &(
uöt16_t
)(~
TIM_CCMR1_OC1PE
);

1252 
tmpccmr1
 |
TIM_OCPªlﬂd
;

1255 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1256 
	}
}

1268 
	$TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1270 
uöt16_t
 
tmpccmr1
 = 0;

1273 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1274 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1276 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1279 
tmpccmr1
 &(
uöt16_t
)(~
TIM_CCMR1_OC2PE
);

1282 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1285 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1286 
	}
}

1297 
	$TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1299 
uöt16_t
 
tmpccmr2
 = 0;

1302 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1303 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1305 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1308 
tmpccmr2
 &(
uöt16_t
)(~
TIM_CCMR2_OC3PE
);

1311 
tmpccmr2
 |
TIM_OCPªlﬂd
;

1314 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1315 
	}
}

1326 
	$TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1328 
uöt16_t
 
tmpccmr2
 = 0;

1331 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1332 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1334 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1337 
tmpccmr2
 &(
uöt16_t
)(~
TIM_CCMR2_OC4PE
);

1340 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1343 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1344 
	}
}

1355 
	$TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1357 
uöt16_t
 
tmpccmr1
 = 0;

1360 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1361 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1364 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1367 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC1FE
;

1370 
tmpccmr1
 |
TIM_OCFa°
;

1373 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1374 
	}
}

1386 
	$TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1388 
uöt16_t
 
tmpccmr1
 = 0;

1391 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1392 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1395 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1398 
tmpccmr1
 &(
uöt16_t
)(~
TIM_CCMR1_OC2FE
);

1401 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1404 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1405 
	}
}

1416 
	$TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1418 
uöt16_t
 
tmpccmr2
 = 0;

1421 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1422 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1425 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1428 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC3FE
;

1431 
tmpccmr2
 |
TIM_OCFa°
;

1434 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1435 
	}
}

1446 
	$TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1448 
uöt16_t
 
tmpccmr2
 = 0;

1451 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1452 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1455 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1458 
tmpccmr2
 &(
uöt16_t
)(~
TIM_CCMR2_OC4FE
);

1461 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1464 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1465 
	}
}

1476 
	$TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1478 
uöt16_t
 
tmpccmr1
 = 0;

1481 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1482 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1484 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1487 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC1CE
;

1490 
tmpccmr1
 |
TIM_OCCÀ¨
;

1493 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1494 
	}
}

1506 
	$TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1508 
uöt16_t
 
tmpccmr1
 = 0;

1511 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1512 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1514 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC2CE
;

1520 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1523 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1524 
	}
}

1535 
	$TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1537 
uöt16_t
 
tmpccmr2
 = 0;

1540 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1541 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1543 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1546 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC3CE
;

1549 
tmpccmr2
 |
TIM_OCCÀ¨
;

1552 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1553 
	}
}

1564 
	$TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1566 
uöt16_t
 
tmpccmr2
 = 0;

1569 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1570 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1572 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1575 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC4CE
;

1578 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1581 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1582 
	}
}

1593 
	$TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1595 
uöt16_t
 
tmpc˚r
 = 0;

1598 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1599 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1601 
tmpc˚r
 = 
TIMx
->
CCER
;

1604 
tmpc˚r
 &(
uöt16_t
)(~
TIM_CCER_CC1P
);

1605 
tmpc˚r
 |
TIM_OCPﬁ¨ôy
;

1608 
TIMx
->
CCER
 = 
tmpc˚r
;

1609 
	}
}

1620 
	$TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1622 
uöt16_t
 
tmpc˚r
 = 0;

1624 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1625 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1627 
tmpc˚r
 = 
TIMx
->
CCER
;

1630 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1NP
;

1631 
tmpc˚r
 |
TIM_OCNPﬁ¨ôy
;

1634 
TIMx
->
CCER
 = 
tmpc˚r
;

1635 
	}
}

1647 
	$TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1649 
uöt16_t
 
tmpc˚r
 = 0;

1652 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1653 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1655 
tmpc˚r
 = 
TIMx
->
CCER
;

1658 
tmpc˚r
 &(
uöt16_t
)(~
TIM_CCER_CC2P
);

1659 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 4);

1662 
TIMx
->
CCER
 = 
tmpc˚r
;

1663 
	}
}

1674 
	$TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1676 
uöt16_t
 
tmpc˚r
 = 0;

1679 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1680 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1682 
tmpc˚r
 = 
TIMx
->
CCER
;

1685 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2NP
;

1686 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 4);

1689 
TIMx
->
CCER
 = 
tmpc˚r
;

1690 
	}
}

1701 
	$TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1703 
uöt16_t
 
tmpc˚r
 = 0;

1706 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1707 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1709 
tmpc˚r
 = 
TIMx
->
CCER
;

1712 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3P
;

1713 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 8);

1716 
TIMx
->
CCER
 = 
tmpc˚r
;

1717 
	}
}

1728 
	$TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1730 
uöt16_t
 
tmpc˚r
 = 0;

1733 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1734 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1736 
tmpc˚r
 = 
TIMx
->
CCER
;

1739 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3NP
;

1740 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 8);

1743 
TIMx
->
CCER
 = 
tmpc˚r
;

1744 
	}
}

1755 
	$TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1757 
uöt16_t
 
tmpc˚r
 = 0;

1760 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1761 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1763 
tmpc˚r
 = 
TIMx
->
CCER
;

1766 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC4P
;

1767 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 12);

1770 
TIMx
->
CCER
 = 
tmpc˚r
;

1771 
	}
}

1786 
	$TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
)

1788 
uöt16_t
 
tmp
 = 0;

1791 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1792 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_Ch™√l
));

1793 
	`as£π_∑øm
(
	`IS_TIM_CCX
(
TIM_CCx
));

1795 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Ch™√l
;

1798 
TIMx
->
CCER
 &(
uöt16_t
)~ 
tmp
;

1801 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCx
 << 
TIM_Ch™√l
);

1802 
	}
}

1816 
	$TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
)

1818 
uöt16_t
 
tmp
 = 0;

1821 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1822 
	`as£π_∑øm
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Ch™√l
));

1823 
	`as£π_∑øm
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1825 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Ch™√l
;

1828 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp
;

1831 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCxN
 << 
TIM_Ch™√l
);

1832 
	}
}

1900 
	$TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1903 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1904 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
));

1905 
	`as£π_∑øm
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
));

1906 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
));

1907 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
TIM_ICInôSåu˘
->
TIM_ICFûãr
));

1909 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

1912 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1913 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1914 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1916 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1918 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_2
)

1921 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1922 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1923 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1924 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1926 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1928 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_3
)

1931 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI3_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1933 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1934 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1936 
	`TIM_SëIC3PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1941 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1942 
	`TI4_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1943 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1944 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1946 
	`TIM_SëIC4PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1948 
	}
}

1956 
	$TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1959 
TIM_ICInôSåu˘
->
TIM_Ch™√l
 = 
TIM_Ch™√l_1
;

1960 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

1961 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

1962 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
 = 
TIM_ICPSC_DIV1
;

1963 
TIM_ICInôSåu˘
->
TIM_ICFûãr
 = 0x00;

1964 
	}
}

1975 
	$TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1977 
uöt16_t
 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

1978 
uöt16_t
 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

1981 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1984 i‡(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 =
TIM_ICPﬁ¨ôy_Risög
)

1986 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_FÆlög
;

1990 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

1993 i‡(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 =
TIM_ICSñe˘i⁄_Dúe˘TI
)

1995 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Indúe˘TI
;

1999 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

2001 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

2004 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

2005 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2007 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2009 
	`TI2_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2011 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2016 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

2017 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2019 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2021 
	`TI1_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2023 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2025 
	}
}

2032 
uöt32_t
 
	$TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
)

2035 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2038  
TIMx
->
CCR1
;

2039 
	}
}

2047 
uöt32_t
 
	$TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
)

2050 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2053  
TIMx
->
CCR2
;

2054 
	}
}

2061 
uöt32_t
 
	$TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
)

2064 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2067  
TIMx
->
CCR3
;

2068 
	}
}

2075 
uöt32_t
 
	$TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
)

2078 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2081  
TIMx
->
CCR4
;

2082 
	}
}

2095 
	$TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2098 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2099 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2102 
TIMx
->
CCMR1
 &(
uöt16_t
)~
TIM_CCMR1_IC1PSC
;

2105 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2106 
	}
}

2120 
	$TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2123 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2124 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2127 
TIMx
->
CCMR1
 &(
uöt16_t
)~
TIM_CCMR1_IC2PSC
;

2130 
TIMx
->
CCMR1
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2131 
	}
}

2144 
	$TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2147 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2148 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2151 
TIMx
->
CCMR2
 &(
uöt16_t
)~
TIM_CCMR2_IC3PSC
;

2154 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2155 
	}
}

2168 
	$TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2171 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2172 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2175 
TIMx
->
CCMR2
 &(
uöt16_t
)~
TIM_CCMR2_IC4PSC
;

2178 
TIMx
->
CCMR2
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2179 
	}
}

2221 
	$TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
)

2224 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2225 
	`as£π_∑øm
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
));

2226 
	`as£π_∑øm
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
));

2227 
	`as£π_∑øm
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
));

2228 
	`as£π_∑øm
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Bªak
));

2229 
	`as£π_∑øm
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
));

2230 
	`as£π_∑øm
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
));

2234 
TIMx
->
BDTR
 = (
uöt32_t
)
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 | TIM_BDTRInôSåu˘->
TIM_OSSISèã
 |

2235 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 | TIM_BDTRInôSåu˘->
TIM_DódTime
 |

2236 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 | TIM_BDTRInôSåu˘->
TIM_BªakPﬁ¨ôy
 |

2237 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
;

2238 
	}
}

2246 
	$TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
)

2249 
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 = 
TIM_OSSRSèã_DißbÀ
;

2250 
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
 = 
TIM_OSSISèã_DißbÀ
;

2251 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 = 
TIM_LOCKLevñ_OFF
;

2252 
TIM_BDTRInôSåu˘
->
TIM_DódTime
 = 0x00;

2253 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 = 
TIM_Bªak_DißbÀ
;

2254 
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
 = 
TIM_BªakPﬁ¨ôy_Low
;

2255 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
 = 
TIM_Autom©icOuçut_DißbÀ
;

2256 
	}
}

2265 
	$TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2268 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2269 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2271 i‡(
NewSèã
 !
DISABLE
)

2274 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2279 
TIMx
->
BDTR
 &(
uöt16_t
)~
TIM_BDTR_MOE
;

2281 
	}
}

2290 
	$TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2293 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2294 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2296 i‡(
NewSèã
 !
DISABLE
)

2299 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2304 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_CCUS
;

2306 
	}
}

2315 
	$TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2318 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2319 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2320 i‡(
NewSèã
 !
DISABLE
)

2323 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2328 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_CCPC
;

2330 
	}
}

2372 
	$TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2375 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2376 
	`as£π_∑øm
(
	`IS_TIM_IT
(
TIM_IT
));

2377 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2379 i‡(
NewSèã
 !
DISABLE
)

2382 
TIMx
->
DIER
 |
TIM_IT
;

2387 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_IT
;

2389 
	}
}

2410 
	$TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
)

2413 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2414 
	`as£π_∑øm
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvítSour˚
));

2417 
TIMx
->
EGR
 = 
TIM_EvítSour˚
;

2418 
	}
}

2443 
FœgSètus
 
	$TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2445 
ITSètus
 
bô°©us
 = 
RESET
;

2447 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2448 
	`as£π_∑øm
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2451 i‡((
TIMx
->
SR
 & 
TIM_FLAG
Ë!(
uöt16_t
)
RESET
)

2453 
bô°©us
 = 
SET
;

2457 
bô°©us
 = 
RESET
;

2459  
bô°©us
;

2460 
	}
}

2485 
	$TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2488 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2491 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_FLAG
;

2492 
	}
}

2513 
ITSètus
 
	$TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2515 
ITSètus
 
bô°©us
 = 
RESET
;

2516 
uöt16_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

2518 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2519 
	`as£π_∑øm
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2521 
ô°©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2523 
ôíabÀ
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2524 i‡((
ô°©us
 !(
uöt16_t
)
RESET
Ë&& (
ôíabÀ
 != (uint16_t)RESET))

2526 
bô°©us
 = 
SET
;

2530 
bô°©us
 = 
RESET
;

2532  
bô°©us
;

2533 
	}
}

2554 
	$TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2557 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2560 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_IT
;

2561 
	}
}

2591 
	$TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
)

2594 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2595 
	`as£π_∑øm
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

2596 
	`as£π_∑øm
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur°Lígth
));

2599 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur°Lígth
;

2600 
	}
}

2618 
	$TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2621 
	`as£π_∑øm
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2622 
	`as£π_∑øm
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour˚
));

2623 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2625 i‡(
NewSèã
 !
DISABLE
)

2628 
TIMx
->
DIER
 |
TIM_DMASour˚
;

2633 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_DMASour˚
;

2635 
	}
}

2644 
	$TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2647 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2648 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2650 i‡(
NewSèã
 !
DISABLE
)

2653 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2658 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_CCDS
;

2660 
	}
}

2683 
	$TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
)

2686 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2689 
TIMx
->
SMCR
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

2690 
	}
}

2704 
	$TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

2707 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2708 
	`as£π_∑øm
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

2711 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_I≈utTriggîSour˚
);

2714 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

2715 
	}
}

2734 
	$TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

2735 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
)

2738 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2739 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPﬁ¨ôy
));

2740 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
ICFûãr
));

2743 i‡(
TIM_TIxExã∫ÆCLKSour˚
 =
TIM_TIxExã∫ÆCLK1Sour˚_TI2
)

2745 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

2749 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

2752 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_TIxExã∫ÆCLKSour˚
);

2754 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

2755 
	}
}

2774 
	$TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

2775 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

2777 
uöt16_t
 
tmpsm¸
 = 0;

2780 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2781 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

2782 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

2783 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

2785 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

2788 
tmpsm¸
 = 
TIMx
->
SMCR
;

2791 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

2794 
tmpsm¸
 |
TIM_SœveMode_Exã∫Æ1
;

2797 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_TS
;

2798 
tmpsm¸
 |
TIM_TS_ETRF
;

2801 
TIMx
->
SMCR
 = 
tmpsm¸
;

2802 
	}
}

2821 
	$TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

2822 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

2825 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2826 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

2827 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

2828 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

2831 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

2834 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2835 
	}
}

2892 
	$TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

2894 
uöt16_t
 
tmpsm¸
 = 0;

2897 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2898 
	`as£π_∑øm
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

2901 
tmpsm¸
 = 
TIMx
->
SMCR
;

2904 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_TS
;

2907 
tmpsm¸
 |
TIM_I≈utTriggîSour˚
;

2910 
TIMx
->
SMCR
 = 
tmpsm¸
;

2911 
	}
}

2935 
	$TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
)

2938 
	`as£π_∑øm
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2939 
	`as£π_∑øm
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour˚
));

2942 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_MMS
;

2944 
TIMx
->
CR2
 |
TIM_TRGOSour˚
;

2945 
	}
}

2959 
	$TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
)

2962 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2963 
	`as£π_∑øm
(
	`IS_TIM_SLAVE_MODE
(
TIM_SœveMode
));

2966 
TIMx
->
SMCR
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

2969 
TIMx
->
SMCR
 |
TIM_SœveMode
;

2970 
	}
}

2982 
	$TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
)

2985 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2986 
	`as£π_∑øm
(
	`IS_TIM_MSM_STATE
(
TIM_Ma°îSœveMode
));

2989 
TIMx
->
SMCR
 &(
uöt16_t
)~
TIM_SMCR_MSM
;

2992 
TIMx
->
SMCR
 |
TIM_Ma°îSœveMode
;

2993 
	}
}

3012 
	$TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

3013 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

3015 
uöt16_t
 
tmpsm¸
 = 0;

3018 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3019 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

3020 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

3021 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

3023 
tmpsm¸
 = 
TIMx
->
SMCR
;

3026 
tmpsm¸
 &
SMCR_ETR_MASK
;

3029 
tmpsm¸
 |(
uöt16_t
)(
TIM_ExtTRGPªsˇÀr
 | (uöt16_t)(
TIM_ExtTRGPﬁ¨ôy
 | (uöt16_t)(
ExtTRGFûãr
 << (uint16_t)8)));

3032 
TIMx
->
SMCR
 = 
tmpsm¸
;

3033 
	}
}

3070 
	$TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

3071 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
)

3073 
uöt16_t
 
tmpsm¸
 = 0;

3074 
uöt16_t
 
tmpccmr1
 = 0;

3075 
uöt16_t
 
tmpc˚r
 = 0;

3078 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3079 
	`as£π_∑øm
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodîMode
));

3080 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pﬁ¨ôy
));

3081 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pﬁ¨ôy
));

3084 
tmpsm¸
 = 
TIMx
->
SMCR
;

3087 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3090 
tmpc˚r
 = 
TIMx
->
CCER
;

3093 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

3094 
tmpsm¸
 |
TIM_EncodîMode
;

3097 
tmpccmr1
 &((
uöt16_t
)~
TIM_CCMR1_CC1S
Ë& ((uöt16_t)~
TIM_CCMR1_CC2S
);

3098 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3101 
tmpc˚r
 &((
uöt16_t
)~
TIM_CCER_CC1P
Ë& ((uöt16_t)~
TIM_CCER_CC2P
);

3102 
tmpc˚r
 |(
uöt16_t
)(
TIM_IC1Pﬁ¨ôy
 | (uöt16_t)(
TIM_IC2Pﬁ¨ôy
 << (uint16_t)4));

3105 
TIMx
->
SMCR
 = 
tmpsm¸
;

3108 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3111 
TIMx
->
CCER
 = 
tmpc˚r
;

3112 
	}
}

3122 
	$TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

3125 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3126 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

3128 i‡(
NewSèã
 !
DISABLE
)

3131 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3136 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_TI1S
;

3138 
	}
}

3173 
	$TIM_Rem≠C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Rem≠
)

3176 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3177 
	`as£π_∑øm
(
	`IS_TIM_REMAP
(
TIM_Rem≠
));

3180 
TIMx
->
OR
 = 
TIM_Rem≠
;

3181 
	}
}

3204 
	$TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3205 
uöt16_t
 
TIM_ICFûãr
)

3207 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0;

3210 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC1E
;

3211 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3212 
tmpc˚r
 = 
TIMx
->
CCER
;

3215 
tmpccmr1
 &((
uöt16_t
)~
TIM_CCMR1_CC1S
Ë& ((uöt16_t)~
TIM_CCMR1_IC1F
);

3216 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

3219 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3220 
tmpc˚r
 |(
uöt16_t
)(
TIM_ICPﬁ¨ôy
 | (uöt16_t)
TIM_CCER_CC1E
);

3223 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3224 
TIMx
->
CCER
 = 
tmpc˚r
;

3225 
	}
}

3245 
	$TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3246 
uöt16_t
 
TIM_ICFûãr
)

3248 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3251 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC2E
;

3252 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3253 
tmpc˚r
 = 
TIMx
->
CCER
;

3254 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 4);

3257 
tmpccmr1
 &((
uöt16_t
)~
TIM_CCMR1_CC2S
Ë& ((uöt16_t)~
TIM_CCMR1_IC2F
);

3258 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

3259 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

3262 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3263 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC2E
);

3266 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3267 
TIMx
->
CCER
 = 
tmpc˚r
;

3268 
	}
}

3287 
	$TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3288 
uöt16_t
 
TIM_ICFûãr
)

3290 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3293 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC3E
;

3294 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3295 
tmpc˚r
 = 
TIMx
->
CCER
;

3296 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 8);

3299 
tmpccmr2
 &((
uöt16_t
)~
TIM_CCMR1_CC1S
Ë& ((uöt16_t)~
TIM_CCMR2_IC3F
);

3300 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

3303 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3304 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC3E
);

3307 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3308 
TIMx
->
CCER
 = 
tmpc˚r
;

3309 
	}
}

3328 
	$TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3329 
uöt16_t
 
TIM_ICFûãr
)

3331 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3334 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC4E
;

3335 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3336 
tmpc˚r
 = 
TIMx
->
CCER
;

3337 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 12);

3340 
tmpccmr2
 &((
uöt16_t
)~
TIM_CCMR1_CC2S
Ë& ((uöt16_t)~
TIM_CCMR1_IC2F
);

3341 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

3342 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

3345 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3346 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC4E
);

3349 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3350 
TIMx
->
CCER
 = 
tmpc˚r
 ;

3351 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST7ABC~1.C

92 
	~"°m32f4xx_ußπ.h
"

93 
	~"°m32f4xx_rcc.h
"

108 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

109 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

110 
USART_CR1_RE
))

	)

113 
	#CR2_CLOCK_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

114 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

117 
	#CR3_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

120 
	#IT_MASK
 ((
uöt16_t
)0x001F)

	)

187 
	$USART_DeInô
(
USART_Ty≥Def
* 
USARTx
)

190 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

192 i‡(
USARTx
 =
USART1
)

194 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
ENABLE
);

195 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
DISABLE
);

197 i‡(
USARTx
 =
USART2
)

199 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
ENABLE
);

200 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
DISABLE
);

202 i‡(
USARTx
 =
USART3
)

204 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
ENABLE
);

205 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
DISABLE
);

207 i‡(
USARTx
 =
UART4
)

209 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
ENABLE
);

210 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
DISABLE
);

212 i‡(
USARTx
 =
UART5
)

214 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
ENABLE
);

215 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
DISABLE
);

217 i‡(
USARTx
 =
USART6
)

219 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART6
, 
ENABLE
);

220 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART6
, 
DISABLE
);

222 i‡(
USARTx
 =
UART7
)

224 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART7
, 
ENABLE
);

225 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART7
, 
DISABLE
);

229 i‡(
USARTx
 =
UART8
)

231 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART8
, 
ENABLE
);

232 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART8
, 
DISABLE
);

235 
	}
}

246 
	$USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
)

248 
uöt32_t
 
tm¥eg
 = 0x00, 
≠b˛ock
 = 0x00;

249 
uöt32_t
 
öãgîdividî
 = 0x00;

250 
uöt32_t
 
‰a˘i⁄Ædividî
 = 0x00;

251 
RCC_ClocksTy≥Def
 
RCC_ClocksSètus
;

254 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

255 
	`as£π_∑øm
(
	`IS_USART_BAUDRATE
(
USART_InôSåu˘
->
USART_BaudR©e
));

256 
	`as£π_∑øm
(
	`IS_USART_WORD_LENGTH
(
USART_InôSåu˘
->
USART_W‹dLígth
));

257 
	`as£π_∑øm
(
	`IS_USART_STOPBITS
(
USART_InôSåu˘
->
USART_St›Bôs
));

258 
	`as£π_∑øm
(
	`IS_USART_PARITY
(
USART_InôSåu˘
->
USART_P¨ôy
));

259 
	`as£π_∑øm
(
	`IS_USART_MODE
(
USART_InôSåu˘
->
USART_Mode
));

260 
	`as£π_∑øm
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
));

263 i‡(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 !
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
)

265 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

269 
tm¥eg
 = 
USARTx
->
CR2
;

272 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_STOP
);

276 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_St›Bôs
;

279 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

282 
tm¥eg
 = 
USARTx
->
CR1
;

285 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR1_CLEAR_MASK
);

291 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_W‹dLígth
 | USART_InôSåu˘->
USART_P¨ôy
 |

292 
USART_InôSåu˘
->
USART_Mode
;

295 
USARTx
->
CR1
 = (
uöt16_t
)
tm¥eg
;

298 
tm¥eg
 = 
USARTx
->
CR3
;

301 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR3_CLEAR_MASK
);

305 
tm¥eg
 |
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
;

308 
USARTx
->
CR3
 = (
uöt16_t
)
tm¥eg
;

312 
	`RCC_GëClocksFªq
(&
RCC_ClocksSètus
);

314 i‡((
USARTx
 =
USART1
Ë|| (USARTx =
USART6
))

316 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK2_Fªquícy
;

320 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK1_Fªquícy
;

324 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

327 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (2 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

332 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (4 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

334 
tm¥eg
 = (
öãgîdividî
 / 100) << 4;

337 
‰a˘i⁄Ædividî
 = 
öãgîdividî
 - (100 * (
tm¥eg
 >> 4));

340 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

342 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 8Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x07);

346 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 16Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x0F);

350 
USARTx
->
BRR
 = (
uöt16_t
)
tm¥eg
;

351 
	}
}

359 
	$USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
)

362 
USART_InôSåu˘
->
USART_BaudR©e
 = 9600;

363 
USART_InôSåu˘
->
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

364 
USART_InôSåu˘
->
USART_St›Bôs
 = 
USART_St›Bôs_1
;

365 
USART_InôSåu˘
->
USART_P¨ôy
 = 
USART_P¨ôy_No
 ;

366 
USART_InôSåu˘
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

367 
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

368 
	}
}

379 
	$USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

381 
uöt32_t
 
tm¥eg
 = 0x00;

383 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

384 
	`as£π_∑øm
(
	`IS_USART_CLOCK
(
USART_ClockInôSåu˘
->
USART_Clock
));

385 
	`as£π_∑øm
(
	`IS_USART_CPOL
(
USART_ClockInôSåu˘
->
USART_CPOL
));

386 
	`as£π_∑øm
(
	`IS_USART_CPHA
(
USART_ClockInôSåu˘
->
USART_CPHA
));

387 
	`as£π_∑øm
(
	`IS_USART_LASTBIT
(
USART_ClockInôSåu˘
->
USART_La°Bô
));

390 
tm¥eg
 = 
USARTx
->
CR2
;

392 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR2_CLOCK_CLEAR_MASK
);

398 
tm¥eg
 |(
uöt32_t
)
USART_ClockInôSåu˘
->
USART_Clock
 | USART_ClockInôSåu˘->
USART_CPOL
 |

399 
USART_ClockInôSåu˘
->
USART_CPHA
 | USART_ClockInôSåu˘->
USART_La°Bô
;

401 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

402 
	}
}

410 
	$USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

413 
USART_ClockInôSåu˘
->
USART_Clock
 = 
USART_Clock_DißbÀ
;

414 
USART_ClockInôSåu˘
->
USART_CPOL
 = 
USART_CPOL_Low
;

415 
USART_ClockInôSåu˘
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

416 
USART_ClockInôSåu˘
->
USART_La°Bô
 = 
USART_La°Bô_DißbÀ
;

417 
	}
}

427 
	$USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

430 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

431 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

433 i‡(
NewSèã
 !
DISABLE
)

436 
USARTx
->
CR1
 |
USART_CR1_UE
;

441 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_UE
);

443 
	}
}

453 
	$USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
)

456 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

461 
USARTx
->
GTPR
 |
USART_PªsˇÀr
;

462 
	}
}

474 
	$USART_OvîSam∂ög8Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

477 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

478 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

480 i‡(
NewSèã
 !
DISABLE
)

483 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

488 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_OVER8
);

490 
	}
}

500 
	$USART_O√BôMëhodCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

503 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

504 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

506 i‡(
NewSèã
 !
DISABLE
)

509 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

514 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_ONEBIT
);

516 
	}
}

557 
	$USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
)

560 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

561 
	`as£π_∑øm
(
	`IS_USART_DATA
(
D©a
));

564 
USARTx
->
DR
 = (
D©a
 & (
uöt16_t
)0x01FF);

565 
	}
}

573 
uöt16_t
 
	$USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
)

576 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

579  (
uöt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

580 
	}
}

625 
	$USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
)

628 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as£π_∑øm
(
	`IS_USART_ADDRESS
(
USART_Addªss
));

632 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_ADD
);

634 
USARTx
->
CR2
 |
USART_Addªss
;

635 
	}
}

645 
	$USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

648 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

649 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

651 i‡(
NewSèã
 !
DISABLE
)

654 
USARTx
->
CR1
 |
USART_CR1_RWU
;

659 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_RWU
);

661 
	}
}

672 
	$USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
)

675 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

676 
	`as£π_∑øm
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

678 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_WAKE
);

679 
USARTx
->
CR1
 |
USART_WakeUp
;

680 
	}
}

741 
	$USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
)

744 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

745 
	`as£π_∑øm
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBªakDëe˘Lígth
));

747 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_LBDL
);

748 
USARTx
->
CR2
 |
USART_LINBªakDëe˘Lígth
;

749 
	}
}

759 
	$USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

762 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

763 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

765 i‡(
NewSèã
 !
DISABLE
)

768 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

773 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_LINEN
);

775 
	}
}

783 
	$USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
)

786 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

789 
USARTx
->
CR1
 |
USART_CR1_SBK
;

790 
	}
}

836 
	$USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

839 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

840 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

842 i‡(
NewSèã
 !
DISABLE
)

845 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

850 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_HDSEL
);

852 
	}
}

920 
	$USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
)

923 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

926 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

928 
USARTx
->
GTPR
 |(
uöt16_t
)((uöt16_t)
USART_Gu¨dTime
 << 0x08);

929 
	}
}

939 
	$USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

942 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

943 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

944 i‡(
NewSèã
 !
DISABLE
)

947 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

952 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_SCEN
);

954 
	}
}

964 
	$USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

967 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

968 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

969 i‡(
NewSèã
 !
DISABLE
)

972 
USARTx
->
CR3
 |
USART_CR3_NACK
;

977 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_NACK
);

979 
	}
}

1035 
	$USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
)

1038 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1039 
	`as£π_∑øm
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1041 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_IRLP
);

1042 
USARTx
->
CR3
 |
USART_IrDAMode
;

1043 
	}
}

1053 
	$USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1056 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1057 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1059 i‡(
NewSèã
 !
DISABLE
)

1062 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1067 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_IREN
);

1069 
	}
}

1099 
	$USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1102 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1103 
	`as£π_∑øm
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1104 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1106 i‡(
NewSèã
 !
DISABLE
)

1110 
USARTx
->
CR3
 |
USART_DMAReq
;

1116 
USARTx
->
CR3
 &(
uöt16_t
)~
USART_DMAReq
;

1118 
	}
}

1231 
	$USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1233 
uöt32_t
 
ußπªg
 = 0x00, 
ôpos
 = 0x00, 
ômask
 = 0x00;

1234 
uöt32_t
 
ußπxba£
 = 0x00;

1236 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1237 
	`as£π_∑øm
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1238 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1241 i‡(
USART_IT
 =
USART_IT_CTS
)

1243 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1246 
ußπxba£
 = (
uöt32_t
)
USARTx
;

1249 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

1252 
ôpos
 = 
USART_IT
 & 
IT_MASK
;

1253 
ômask
 = (((
uöt32_t
)0x01Ë<< 
ôpos
);

1255 i‡(
ußπªg
 == 0x01)

1257 
ußπxba£
 += 0x0C;

1259 i‡(
ußπªg
 == 0x02)

1261 
ußπxba£
 += 0x10;

1265 
ußπxba£
 += 0x14;

1267 i‡(
NewSèã
 !
DISABLE
)

1269 *(
__IO
 
uöt32_t
*)
ußπxba£
 |
ômask
;

1273 *(
__IO
 
uöt32_t
*)
ußπxba£
 &~
ômask
;

1275 
	}
}

1295 
FœgSètus
 
	$USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

1297 
FœgSètus
 
bô°©us
 = 
RESET
;

1299 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1300 
	`as£π_∑øm
(
	`IS_USART_FLAG
(
USART_FLAG
));

1303 i‡(
USART_FLAG
 =
USART_FLAG_CTS
)

1305 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1308 i‡((
USARTx
->
SR
 & 
USART_FLAG
Ë!(
uöt16_t
)
RESET
)

1310 
bô°©us
 = 
SET
;

1314 
bô°©us
 = 
RESET
;

1316  
bô°©us
;

1317 
	}
}

1344 
	$USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

1347 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1348 
	`as£π_∑øm
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1351 i‡((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1353 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1356 
USARTx
->
SR
 = (
uöt16_t
)~
USART_FLAG
;

1357 
	}
}

1378 
ITSètus
 
	$USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

1380 
uöt32_t
 
bôpos
 = 0x00, 
ômask
 = 0x00, 
ußπªg
 = 0x00;

1381 
ITSètus
 
bô°©us
 = 
RESET
;

1383 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1384 
	`as£π_∑øm
(
	`IS_USART_GET_IT
(
USART_IT
));

1387 i‡(
USART_IT
 =
USART_IT_CTS
)

1389 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1393 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

1395 
ômask
 = 
USART_IT
 & 
IT_MASK
;

1396 
ômask
 = (
uöt32_t
)0x01 << itmask;

1398 i‡(
ußπªg
 == 0x01)

1400 
ômask
 &
USARTx
->
CR1
;

1402 i‡(
ußπªg
 == 0x02)

1404 
ômask
 &
USARTx
->
CR2
;

1408 
ômask
 &
USARTx
->
CR3
;

1411 
bôpos
 = 
USART_IT
 >> 0x08;

1412 
bôpos
 = (
uöt32_t
)0x01 << bitpos;

1413 
bôpos
 &
USARTx
->
SR
;

1414 i‡((
ômask
 !(
uöt16_t
)
RESET
)&&(
bôpos
 != (uint16_t)RESET))

1416 
bô°©us
 = 
SET
;

1420 
bô°©us
 = 
RESET
;

1423  
bô°©us
;

1424 
	}
}

1452 
	$USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

1454 
uöt16_t
 
bôpos
 = 0x00, 
ômask
 = 0x00;

1456 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1457 
	`as£π_∑øm
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1460 i‡(
USART_IT
 =
USART_IT_CTS
)

1462 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1465 
bôpos
 = 
USART_IT
 >> 0x08;

1466 
ômask
 = ((
uöt16_t
)0x01 << (uöt16_t)
bôpos
);

1467 
USARTx
->
SR
 = (
uöt16_t
)~
ômask
;

1468 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST7B53~1.C

50 
	~"°m32f4xx_syscfg.h
"

51 
	~"°m32f4xx_rcc.h
"

65 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

68 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

69 
	#UFB_MODE_BôNumbî
 ((
uöt8_t
)0x8)

	)

70 
	#UFB_MODE_BB
 (
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32Ë+ (
UFB_MODE_BôNumbî
 * 4))

	)

74 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

75 
	#MII_RMII_SEL_BôNumbî
 ((
uöt8_t
)0x17)

	)

76 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32Ë+ (
MII_RMII_SEL_BôNumbî
 * 4))

	)

80 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

81 
	#CMP_PD_BôNumbî
 ((
uöt8_t
)0x00)

	)

82 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32Ë+ (
CMP_PD_BôNumbî
 * 4))

	)

99 
	$SYSCFG_DeInô
()

101 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SYSCFG
, 
ENABLE
);

102 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SYSCFG
, 
DISABLE
);

103 
	}
}

118 
	$SYSCFG_Mem‹yRem≠C⁄fig
(
uöt8_t
 
SYSCFG_Mem‹yRem≠
)

121 
	`as£π_∑øm
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_Mem‹yRem≠
));

123 
SYSCFG
->
MEMRMP
 = 
SYSCFG_Mem‹yRem≠
;

124 
	}
}

139 
	$SYSCFG_Mem‹ySw≠pögB™k
(
Fun˘i⁄ÆSèã
 
NewSèã
)

142 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

144 *(
__IO
 
uöt32_t
 *Ë
UFB_MODE_BB
 = (uöt32_t)
NewSèã
;

145 
	}
}

162 
	$SYSCFG_EXTILöeC⁄fig
(
uöt8_t
 
EXTI_P‹tSour˚GPIOx
, uöt8_à
EXTI_PöSour˚x
)

164 
uöt32_t
 
tmp
 = 0x00;

167 
	`as£π_∑øm
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_P‹tSour˚GPIOx
));

168 
	`as£π_∑øm
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PöSour˚x
));

170 
tmp
 = ((
uöt32_t
)0x0FË<< (0x04 * (
EXTI_PöSour˚x
 & (
uöt8_t
)0x03));

171 
SYSCFG
->
EXTICR
[
EXTI_PöSour˚x
 >> 0x02] &~
tmp
;

172 
SYSCFG
->
EXTICR
[
EXTI_PöSour˚x
 >> 0x02] |(((
uöt32_t
)
EXTI_P‹tSour˚GPIOx
Ë<< (0x04 * (EXTI_PöSour˚x & (
uöt8_t
)0x03)));

173 
	}
}

183 
	$SYSCFG_ETH_MedüI¡îÁ˚C⁄fig
(
uöt32_t
 
SYSCFG_ETH_MedüI¡îÁ˚
)

185 
	`as£π_∑øm
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedüI¡îÁ˚
));

187 *(
__IO
 
uöt32_t
 *Ë
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedüI¡îÁ˚
;

188 
	}
}

200 
	$SYSCFG_Com≥nßti⁄CñlCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

203 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

205 *(
__IO
 
uöt32_t
 *Ë
CMPCR_CMP_PD_BB
 = (uöt32_t)
NewSèã
;

206 
	}
}

213 
FœgSètus
 
	$SYSCFG_GëCom≥nßti⁄CñlSètus
()

215 
FœgSètus
 
bô°©us
 = 
RESET
;

217 i‡((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !(
uöt32_t
)
RESET
)

219 
bô°©us
 = 
SET
;

223 
bô°©us
 = 
RESET
;

225  
bô°©us
;

226 
	}
}

228 #i‡
deföed
(
STM32F410xx
)

239 
	$SYSCFG_BªakC⁄fig
(
uöt32_t
 
SYSCFG_Bªak
)

242 
	`as£π_∑øm
(
	`IS_SYSCFG_LOCK_CONFIG
(
SYSCFG_Bªak
));

244 
SYSCFG
->
CFGR2
 |(
uöt32_t
Ë
SYSCFG_Bªak
;

245 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST8618~1.C

29 
	~"°m32f4xx_dbgmcu.h
"

42 
	#IDCODE_DEVID_MASK
 ((
uöt32_t
)0x00000FFF)

	)

58 
uöt32_t
 
	$DBGMCU_GëREVID
()

60 (
DBGMCU
->
IDCODE
 >> 16);

61 
	}
}

68 
uöt32_t
 
	$DBGMCU_GëDEVID
()

70 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

71 
	}
}

84 
	$DBGMCU_C⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

87 
	`as£π_∑øm
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Pîùh
));

88 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

89 i‡(
NewSèã
 !
DISABLE
)

91 
DBGMCU
->
CR
 |
DBGMCU_Pîùh
;

95 
DBGMCU
->
CR
 &~
DBGMCU_Pîùh
;

97 
	}
}

123 
	$DBGMCU_APB1PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

126 
	`as£π_∑øm
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Pîùh
));

127 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

129 i‡(
NewSèã
 !
DISABLE
)

131 
DBGMCU
->
APB1FZ
 |
DBGMCU_Pîùh
;

135 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Pîùh
;

137 
	}
}

152 
	$DBGMCU_APB2PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

155 
	`as£π_∑øm
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Pîùh
));

156 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

158 i‡(
NewSèã
 !
DISABLE
)

160 
DBGMCU
->
APB2FZ
 |
DBGMCU_Pîùh
;

164 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Pîùh
;

166 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST880C~1.C

38 
	~"°m32f4xx_pwr.h
"

39 
	~"°m32f4xx_rcc.h
"

53 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

59 
	#DBP_BôNumbî
 0x08

	)

60 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
DBP_BôNumbî
 * 4))

	)

63 
	#PVDE_BôNumbî
 0x04

	)

64 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PVDE_BôNumbî
 * 4))

	)

67 
	#FPDS_BôNumbî
 0x09

	)

68 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
FPDS_BôNumbî
 * 4))

	)

71 
	#PMODE_BôNumbî
 0x0E

	)

72 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PMODE_BôNumbî
 * 4))

	)

75 
	#ODEN_BôNumbî
 0x10

	)

76 
	#CR_ODEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
ODEN_BôNumbî
 * 4))

	)

79 
	#ODSWEN_BôNumbî
 0x11

	)

80 
	#CR_ODSWEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
ODSWEN_BôNumbî
 * 4))

	)

82 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
)

84 
	#MRUDS_BôNumbî
 0x0B

	)

85 
	#CR_MRUDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
MRUDS_BôNumbî
 * 4))

	)

88 
	#LPUDS_BôNumbî
 0x0A

	)

89 
	#CR_LPUDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
LPUDS_BôNumbî
 * 4))

	)

92 #i‡
deföed
(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
)

94 
	#MRLVDS_BôNumbî
 0x0B

	)

95 
	#CR_MRLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
MRLVDS_BôNumbî
 * 4))

	)

98 
	#LPLVDS_BôNumbî
 0x0A

	)

99 
	#CR_LPLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
LPLVDS_BôNumbî
 * 4))

	)

103 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F469_479xx
)

105 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

106 
	#EWUP_BôNumbî
 0x08

	)

107 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
EWUP_BôNumbî
 * 4))

	)

110 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

112 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

113 
	#EWUP1_BôNumbî
 0x08

	)

114 
	#CSR_EWUP1_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
EWUP1_BôNumbî
 * 4))

	)

115 
	#EWUP2_BôNumbî
 0x07

	)

116 
	#CSR_EWUP2_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
EWUP2_BôNumbî
 * 4))

	)

117 #i‡
deföed
(
STM32F410xx
)

118 
	#EWUP3_BôNumbî
 0x06

	)

119 
	#CSR_EWUP3_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
EWUP2_BôNumbî
 * 4))

	)

124 
	#BRE_BôNumbî
 0x09

	)

125 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
BRE_BôNumbî
 * 4))

	)

130 
	#CR_DS_MASK
 ((
uöt32_t
)0xFFFFF3FC)

	)

131 
	#CR_PLS_MASK
 ((
uöt32_t
)0xFFFFFF1F)

	)

132 
	#CR_VOS_MASK
 ((
uöt32_t
)0xFFFF3FFF)

	)

168 
	$PWR_DeInô
()

170 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_PWR
, 
ENABLE
);

171 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_PWR
, 
DISABLE
);

172 
	}
}

183 
	$PWR_BackupAc˚ssCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

186 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

188 *(
__IO
 
uöt32_t
 *Ë
CR_DBP_BB
 = (uöt32_t)
NewSèã
;

189 
	}
}

231 
	$PWR_PVDLevñC⁄fig
(
uöt32_t
 
PWR_PVDLevñ
)

233 
uöt32_t
 
tm¥eg
 = 0;

236 
	`as£π_∑øm
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLevñ
));

238 
tm¥eg
 = 
PWR
->
CR
;

241 
tm¥eg
 &
CR_PLS_MASK
;

244 
tm¥eg
 |
PWR_PVDLevñ
;

247 
PWR
->
CR
 = 
tm¥eg
;

248 
	}
}

256 
	$PWR_PVDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

259 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

261 *(
__IO
 
uöt32_t
 *Ë
CR_PVDE_BB
 = (uöt32_t)
NewSèã
;

262 
	}
}

284 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

291 
	$PWR_WakeUpPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

294 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

296 *(
__IO
 
uöt32_t
 *Ë
CSR_EWUP_BB
 = (uöt32_t)
NewSèã
;

297 
	}
}

300 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

312 
	$PWR_WakeUpPöCmd
(
uöt32_t
 
PWR_WakeUpPöx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

315 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

316 
	`as£π_∑øm
(
	`IS_PWR_WAKEUP_PIN
(
NewSèã
));

317 if(
PWR_WakeUpPöx
 =
PWR_WakeUp_Pö1
)

319 *(
__IO
 
uöt32_t
 *Ë
CSR_EWUP1_BB
 = (uöt32_t)
NewSèã
;

321 #i‡
	`deföed
(
STM32F410xx
)

322 if(
PWR_WakeUpPöx
 =
PWR_WakeUp_Pö3
)

324 *(
__IO
 
uöt32_t
 *Ë
CSR_EWUP3_BB
 = (uöt32_t)
NewSèã
;

329 *(
__IO
 
uöt32_t
 *Ë
CSR_EWUP2_BB
 = (uöt32_t)
NewSèã
;

331 
	}
}

423 
	$PWR_BackupReguœt‹Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

426 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

428 *(
__IO
 
uöt32_t
 *Ë
CSR_BRE_BB
 = (uöt32_t)
NewSèã
;

429 
	}
}

445 
	$PWR_MaöReguœt‹ModeC⁄fig
(
uöt32_t
 
PWR_Reguœt‹_Vﬁège
)

447 
uöt32_t
 
tm¥eg
 = 0;

450 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_Reguœt‹_Vﬁège
));

452 
tm¥eg
 = 
PWR
->
CR
;

455 
tm¥eg
 &
CR_VOS_MASK
;

458 
tm¥eg
 |
PWR_Reguœt‹_Vﬁège
;

461 
PWR
->
CR
 = 
tm¥eg
;

462 
	}
}

480 
	$PWR_OvîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

483 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

486 *(
__IO
 
uöt32_t
 *Ë
CR_ODEN_BB
 = (uöt32_t)
NewSèã
;

487 
	}
}

498 
	$PWR_OvîDriveSWCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

501 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

504 *(
__IO
 
uöt32_t
 *Ë
CR_ODSWEN_BB
 = (uöt32_t)
NewSèã
;

505 
	}
}

525 
	$PWR_UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

528 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

530 i‡(
NewSèã
 !
DISABLE
)

533 
PWR
->
CR
 |(
uöt32_t
)
PWR_CR_UDEN
;

538 
PWR
->
CR
 &(
uöt32_t
)(~
PWR_CR_UDEN
);

540 
	}
}

542 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
)

552 
	$PWR_MaöReguœt‹UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

555 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

557 i‡(
NewSèã
 !
DISABLE
)

559 *(
__IO
 
uöt32_t
 *Ë
CR_MRUDS_BB
 = (uöt32_t)
ENABLE
;

563 *(
__IO
 
uöt32_t
 *Ë
CR_MRUDS_BB
 = (uöt32_t)
DISABLE
;

565 
	}
}

576 
	$PWR_LowReguœt‹UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

579 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

581 i‡(
NewSèã
 !
DISABLE
)

583 *(
__IO
 
uöt32_t
 *Ë
CR_LPUDS_BB
 = (uöt32_t)
ENABLE
;

587 *(
__IO
 
uöt32_t
 *Ë
CR_LPUDS_BB
 = (uöt32_t)
DISABLE
;

589 
	}
}

592 #i‡
deföed
(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
)

602 
	$PWR_MaöReguœt‹LowVﬁègeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

605 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

607 i‡(
NewSèã
 !
DISABLE
)

609 *(
__IO
 
uöt32_t
 *Ë
CR_MRLVDS_BB
 = (uöt32_t)
ENABLE
;

613 *(
__IO
 
uöt32_t
 *Ë
CR_MRLVDS_BB
 = (uöt32_t)
DISABLE
;

615 
	}
}

626 
	$PWR_LowReguœt‹LowVﬁègeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

629 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

631 i‡(
NewSèã
 !
DISABLE
)

633 *(
__IO
 
uöt32_t
 *Ë
CR_LPLVDS_BB
 = (uöt32_t)
ENABLE
;

637 *(
__IO
 
uöt32_t
 *Ë
CR_LPLVDS_BB
 = (uöt32_t)
DISABLE
;

639 
	}
}

669 
	$PWR_FœshPowîDownCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

672 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

674 *(
__IO
 
uöt32_t
 *Ë
CR_FPDS_BB
 = (uöt32_t)
NewSèã
;

675 
	}
}

815 
	$PWR_E¡îSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
)

817 
uöt32_t
 
tm¥eg
 = 0;

820 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR
(
PWR_Reguœt‹
));

821 
	`as£π_∑øm
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPE¡ry
));

824 
tm¥eg
 = 
PWR
->
CR
;

826 
tm¥eg
 &
CR_DS_MASK
;

829 
tm¥eg
 |
PWR_Reguœt‹
;

832 
PWR
->
CR
 = 
tm¥eg
;

835 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

838 if(
PWR_STOPE¡ry
 =
PWR_STOPE¡ry_WFI
)

841 
	`__WFI
();

846 
	`__WFE
();

849 
SCB
->
SCR
 &(
uöt32_t
)~((uöt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

850 
	}
}

879 
	$PWR_E¡îUndîDriveSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
)

881 
uöt32_t
 
tm¥eg
 = 0;

884 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
PWR_Reguœt‹
));

885 
	`as£π_∑øm
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPE¡ry
));

888 
tm¥eg
 = 
PWR
->
CR
;

890 
tm¥eg
 &
CR_DS_MASK
;

893 
tm¥eg
 |
PWR_Reguœt‹
;

896 
PWR
->
CR
 = 
tm¥eg
;

899 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

902 if(
PWR_STOPE¡ry
 =
PWR_STOPE¡ry_WFI
)

905 
	`__WFI
();

910 
	`__WFE
();

913 
SCB
->
SCR
 &(
uöt32_t
)~((uöt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

914 
	}
}

928 
	$PWR_E¡îSTANDBYMode
()

931 
PWR
->
CR
 |
PWR_CR_PDDS
;

934 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

937 #i‡
	`deföed
 ( 
__CC_ARM
 )

938 
	`__f‹˚_°‹es
();

941 
	`__WFI
();

942 
	}
}

988 
FœgSètus
 
	$PWR_GëFœgSètus
(
uöt32_t
 
PWR_FLAG
)

990 
FœgSètus
 
bô°©us
 = 
RESET
;

993 
	`as£π_∑øm
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

995 i‡((
PWR
->
CSR
 & 
PWR_FLAG
Ë!(
uöt32_t
)
RESET
)

997 
bô°©us
 = 
SET
;

1001 
bô°©us
 = 
RESET
;

1004  
bô°©us
;

1005 
	}
}

1016 
	$PWR_CÀ¨Fœg
(
uöt32_t
 
PWR_FLAG
)

1019 
	`as£π_∑øm
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

1021 #i‡
	`deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

1022 i‡(
PWR_FLAG
 !
PWR_FLAG_UDRDY
)

1024 
PWR
->
CR
 |
PWR_FLAG
 << 2;

1028 
PWR
->
CSR
 |
PWR_FLAG_UDRDY
;

1032 #i‡
	`deföed
 (
STM32F40_41xxx
Ë|| deföed (
STM32F401xx
Ë|| deföed (
STM32F410xx
Ë|| deföed (
STM32F411xE
)

1033 
PWR
->
CR
 |
PWR_FLAG
 << 2;

1035 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST93C1~1.C

84 
	~"°m32f4xx_wwdg.h
"

85 
	~"°m32f4xx_rcc.h
"

100 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

102 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

103 
	#EWI_BôNumbî
 0x09

	)

104 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32Ë+ (
EWI_BôNumbî
 * 4))

	)

108 
	#CFR_WDGTB_MASK
 ((
uöt32_t
)0xFFFFFE7F)

	)

109 
	#CFR_W_MASK
 ((
uöt32_t
)0xFFFFFF80)

	)

110 
	#BIT_MASK
 ((
uöt8_t
)0x7F)

	)

138 
	$WWDG_DeInô
()

140 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_WWDG
, 
ENABLE
);

141 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_WWDG
, 
DISABLE
);

142 
	}
}

154 
	$WWDG_SëPªsˇÀr
(
uöt32_t
 
WWDG_PªsˇÀr
)

156 
uöt32_t
 
tm¥eg
 = 0;

158 
	`as£π_∑øm
(
	`IS_WWDG_PRESCALER
(
WWDG_PªsˇÀr
));

160 
tm¥eg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

162 
tm¥eg
 |
WWDG_PªsˇÀr
;

164 
WWDG
->
CFR
 = 
tm¥eg
;

165 
	}
}

173 
	$WWDG_SëWödowVÆue
(
uöt8_t
 
WödowVÆue
)

175 
__IO
 
uöt32_t
 
tm¥eg
 = 0;

178 
	`as£π_∑øm
(
	`IS_WWDG_WINDOW_VALUE
(
WödowVÆue
));

181 
tm¥eg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

184 
tm¥eg
 |
WödowVÆue
 & (
uöt32_t
Ë
BIT_MASK
;

187 
WWDG
->
CFR
 = 
tm¥eg
;

188 
	}
}

196 
	$WWDG_E«bÀIT
()

198 *(
__IO
 
uöt32_t
 *Ë
CFR_EWI_BB
 = (uöt32_t)
ENABLE
;

199 
	}
}

208 
	$WWDG_SëCou¡î
(
uöt8_t
 
Cou¡î
)

211 
	`as£π_∑øm
(
	`IS_WWDG_COUNTER
(
Cou¡î
));

214 
WWDG
->
CR
 = 
Cou¡î
 & 
BIT_MASK
;

215 
	}
}

239 
	$WWDG_E«bÀ
(
uöt8_t
 
Cou¡î
)

242 
	`as£π_∑øm
(
	`IS_WWDG_COUNTER
(
Cou¡î
));

243 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou¡î
;

244 
	}
}

266 
FœgSètus
 
	$WWDG_GëFœgSètus
()

268 
FœgSètus
 
bô°©us
 = 
RESET
;

270 i‡((
WWDG
->
SR
Ë!(
uöt32_t
)
RESET
)

272 
bô°©us
 = 
SET
;

276 
bô°©us
 = 
RESET
;

278  
bô°©us
;

279 
	}
}

286 
	$WWDG_CÀ¨Fœg
()

288 
WWDG
->
SR
 = (
uöt32_t
)
RESET
;

289 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST9D60~1.C

123 
	~"°m32f4xx_hash.h
"

124 
	~"°m32f4xx_rcc.h
"

171 
	$HASH_DeInô
()

174 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_HASH
, 
ENABLE
);

176 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
)

194 
	`as£π_∑øm
(
	`IS_HASH_ALGOSELECTION
(
HASH_InôSåu˘
->
HASH_AlgoSñe˘i⁄
));

195 
	`as£π_∑øm
(
	`IS_HASH_DATATYPE
(
HASH_InôSåu˘
->
HASH_D©aTy≥
));

196 
	`as£π_∑øm
(
	`IS_HASH_ALGOMODE
(
HASH_InôSåu˘
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |(
HASH_InôSåu˘
->
HASH_AlgoSñe˘i⁄
 | \

201 
HASH_InôSåu˘
->
HASH_D©aTy≥
 | \

202 
HASH_InôSåu˘
->
HASH_AlgoMode
);

205 if(
HASH_InôSåu˘
->
HASH_AlgoMode
 =
HASH_AlgoMode_HMAC
)

207 
	`as£π_∑øm
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_InôSåu˘
->
HASH_HMACKeyTy≥
));

208 
HASH
->
CR
 &~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |
HASH_InôSåu˘
->
HASH_HMACKeyTy≥
;

214 
HASH
->
CR
 |
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_Såu˘Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
)

228 
HASH_InôSåu˘
->
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_SHA1
;

231 
HASH_InôSåu˘
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_InôSåu˘
->
HASH_D©aTy≥
 = 
HASH_D©aTy≥_32b
;

237 
HASH_InôSåu˘
->
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_Sh‹tKey
;

238 
	}
}

249 
	$HASH_Re£t
()

252 
HASH
->
CR
 |
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_SëLa°W‹dVÆidBôsNbr
(
uöt16_t
 
VÆidNumbî
)

294 
	`as£π_∑øm
(
	`IS_HASH_VALIDBITSNUMBER
(
VÆidNumbî
));

297 
HASH
->
STR
 &~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |
VÆidNumbî
;

299 
	}
}

306 
	$HASH_D©aIn
(
uöt32_t
 
D©a
)

309 
HASH
->
DIN
 = 
D©a
;

310 
	}
}

317 
uöt8_t
 
	$HASH_GëInFIFOW‹dsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

335 
	$HASH_GëDige°
(
HASH_MsgDige°
* 
HASH_MesßgeDige°
)

338 
HASH_MesßgeDige°
->
D©a
[0] = 
HASH
->
HR
[0];

339 
HASH_MesßgeDige°
->
D©a
[1] = 
HASH
->
HR
[1];

340 
HASH_MesßgeDige°
->
D©a
[2] = 
HASH
->
HR
[2];

341 
HASH_MesßgeDige°
->
D©a
[3] = 
HASH
->
HR
[3];

342 
HASH_MesßgeDige°
->
D©a
[4] = 
HASH
->
HR
[4];

343 
HASH_MesßgeDige°
->
D©a
[5] = 
HASH_DIGEST
->
HR
[5];

344 
HASH_MesßgeDige°
->
D©a
[6] = 
HASH_DIGEST
->
HR
[6];

345 
HASH_MesßgeDige°
->
D©a
[7] = 
HASH_DIGEST
->
HR
[7];

346 
	}
}

353 
	$HASH_SèπDige°
()

356 
HASH
->
STR
 |
HASH_STR_DCAL
;

357 
	}
}

396 
	$HASH_SaveC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtSave
)

398 
uöt8_t
 
i
 = 0;

401 
HASH_C⁄ãxtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

402 
HASH_C⁄ãxtSave
->
HASH_STR
 = 
HASH
->
STR
;

403 
HASH_C⁄ãxtSave
->
HASH_CR
 = 
HASH
->
CR
;

404 
i
=0; i<=53;i++)

406 
HASH_C⁄ãxtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

408 
	}
}

418 
	$HASH_Re°‹eC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtRe°‹e
)

420 
uöt8_t
 
i
 = 0;

423 
HASH
->
IMR
 = 
HASH_C⁄ãxtRe°‹e
->
HASH_IMR
;

424 
HASH
->
STR
 = 
HASH_C⁄ãxtRe°‹e
->
HASH_STR
;

425 
HASH
->
CR
 = 
HASH_C⁄ãxtRe°‹e
->
HASH_CR
;

428 
HASH
->
CR
 |
HASH_CR_INIT
;

431 
i
=0; i<=53;i++)

433 
HASH
->
CSR
[
i
] = 
HASH_C⁄ãxtRe°‹e
->
HASH_CSR
[i];

435 
	}
}

465 
	$HASH_AutoSèπDige°
(
Fun˘i⁄ÆSèã
 
NewSèã
)

468 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

470 i‡(
NewSèã
 !
DISABLE
)

473 
HASH
->
CR
 &~
HASH_CR_MDMAT
;

478 
HASH
->
CR
 |
HASH_CR_MDMAT
;

480 
	}
}

489 
	$HASH_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

492 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

494 i‡(
NewSèã
 !
DISABLE
)

497 
HASH
->
CR
 |
HASH_CR_DMAE
;

502 
HASH
->
CR
 &~
HASH_CR_DMAE
;

504 
	}
}

581 
	$HASH_ITC⁄fig
(
uöt32_t
 
HASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

584 
	`as£π_∑øm
(
	`IS_HASH_IT
(
HASH_IT
));

585 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

587 i‡(
NewSèã
 !
DISABLE
)

590 
HASH
->
IMR
 |
HASH_IT
;

595 
HASH
->
IMR
 &(
uöt32_t
)(~
HASH_IT
);

597 
	}
}

610 
FœgSètus
 
	$HASH_GëFœgSètus
(
uöt32_t
 
HASH_FLAG
)

612 
FœgSètus
 
bô°©us
 = 
RESET
;

613 
uöt32_t
 
ãm¥eg
 = 0;

616 
	`as£π_∑øm
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

619 i‡((
HASH_FLAG
 & 
HASH_FLAG_DINNE
Ë!(
uöt32_t
)
RESET
 )

621 
ãm¥eg
 = 
HASH
->
CR
;

625 
ãm¥eg
 = 
HASH
->
SR
;

629 i‡((
ãm¥eg
 & 
HASH_FLAG
Ë!(
uöt32_t
)
RESET
)

632 
bô°©us
 = 
SET
;

637 
bô°©us
 = 
RESET
;

641  
bô°©us
;

642 
	}
}

651 
	$HASH_CÀ¨Fœg
(
uöt32_t
 
HASH_FLAG
)

654 
	`as£π_∑øm
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

657 
HASH
->
SR
 = ~(
uöt32_t
)
HASH_FLAG
;

658 
	}
}

667 
ITSètus
 
	$HASH_GëITSètus
(
uöt32_t
 
HASH_IT
)

669 
ITSètus
 
bô°©us
 = 
RESET
;

670 
uöt32_t
 
tm¥eg
 = 0;

673 
	`as£π_∑øm
(
	`IS_HASH_GET_IT
(
HASH_IT
));

677 
tm¥eg
 = 
HASH
->
SR
;

679 i‡(((
HASH
->
IMR
 & 
tm¥eg
Ë& 
HASH_IT
Ë!
RESET
)

682 
bô°©us
 = 
SET
;

687 
bô°©us
 = 
RESET
;

690  
bô°©us
;

691 
	}
}

701 
	$HASH_CÀ¨ITPídögBô
(
uöt32_t
 
HASH_IT
)

704 
	`as£π_∑øm
(
	`IS_HASH_IT
(
HASH_IT
));

707 
HASH
->
SR
 = (
uöt32_t
)(~
HASH_IT
);

708 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STBDDE~1.C

59 
	~"°m32f4xx_rcc.h
"

73 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

76 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

77 
	#HSION_BôNumbî
 0x00

	)

78 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
HSION_BôNumbî
 * 4))

	)

80 
	#CSSON_BôNumbî
 0x13

	)

81 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
CSSON_BôNumbî
 * 4))

	)

83 
	#PLLON_BôNumbî
 0x18

	)

84 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLON_BôNumbî
 * 4))

	)

86 
	#PLLI2SON_BôNumbî
 0x1A

	)

87 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLI2SON_BôNumbî
 * 4))

	)

90 
	#PLLSAION_BôNumbî
 0x1C

	)

91 
	#CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLSAION_BôNumbî
 * 4))

	)

95 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

96 
	#I2SSRC_BôNumbî
 0x17

	)

97 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32Ë+ (
I2SSRC_BôNumbî
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

102 
	#RTCEN_BôNumbî
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
RTCEN_BôNumbî
 * 4))

	)

105 
	#BDRST_BôNumbî
 0x10

	)

106 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
BDRST_BôNumbî
 * 4))

	)

110 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

111 
	#LSION_BôNumbî
 0x00

	)

112 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
LSION_BôNumbî
 * 4))

	)

116 
	#DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8C)

	)

117 
	#TIMPRE_BôNumbî
 0x18

	)

118 
	#DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
DCKCFGR_OFFSET
 * 32Ë+ (
TIMPRE_BôNumbî
 * 4))

	)

121 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

122 #i‡
deföed
(
STM32F410xx
)

124 
	#RCC_MCO1EN_BIT_NUMBER
 0x8

	)

125 
	#RCC_CFGR_MCO1EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Ë+ (
RCC_MCO1EN_BIT_NUMBER
 * 4))

	)

128 
	#RCC_MCO2EN_BIT_NUMBER
 0x9

	)

129 
	#RCC_CFGR_MCO2EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Ë+ (
RCC_MCO2EN_BIT_NUMBER
 * 4))

	)

133 
	#CFGR_MCO2_RESET_MASK
 ((
uöt32_t
)0x07FFFFFF)

	)

134 
	#CFGR_MCO1_RESET_MASK
 ((
uöt32_t
)0xF89FFFFF)

	)

137 
	#FLAG_MASK
 ((
uöt8_t
)0x1F)

	)

140 
	#CR_BYTE3_ADDRESS
 ((
uöt32_t
)0x40023802)

	)

143 
	#CIR_BYTE2_ADDRESS
 ((
uöt32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

146 
	#CIR_BYTE3_ADDRESS
 ((
uöt32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

149 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

153 
__I
 
uöt8_t
 
	gAPBAHBPªscTabÀ
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

225 
	$RCC_DeInô
()

228 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

231 
RCC
->
CFGR
 = 0x00000000;

234 
RCC
->
CR
 &(
uöt32_t
)0xEAF6FFFF;

237 
RCC
->
PLLCFGR
 = 0x24003010;

239 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

241 
RCC
->
PLLI2SCFGR
 = 0x20003000;

244 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

246 
RCC
->
PLLSAICFGR
 = 0x24003000;

250 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

253 
RCC
->
CIR
 = 0x00000000;

256 
RCC
->
DCKCFGR
 = 0x00000000;

258 #i‡
	`deföed
(
STM32F410xx
)

260 
RCC
->
DCKCFGR2
 = 0x00000000;

262 
	}
}

284 
	$RCC_HSEC⁄fig
(
uöt8_t
 
RCC_HSE
)

287 
	`as£π_∑øm
(
	`IS_RCC_HSE
(
RCC_HSE
));

290 *(
__IO
 
uöt8_t
 *Ë
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

293 *(
__IO
 
uöt8_t
 *Ë
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

294 
	}
}

308 
Eº‹Sètus
 
	$RCC_WaôF‹HSESèπUp
()

310 
__IO
 
uöt32_t
 
°¨tupcou¡î
 = 0;

311 
Eº‹Sètus
 
°©us
 = 
ERROR
;

312 
FœgSètus
 
h£°©us
 = 
RESET
;

316 
h£°©us
 = 
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
);

317 
°¨tupcou¡î
++;

318 } (
°¨tupcou¡î
 !
HSE_STARTUP_TIMEOUT
Ë&& (
h£°©us
 =
RESET
));

320 i‡(
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
Ë!
RESET
)

322 
°©us
 = 
SUCCESS
;

326 
°©us
 = 
ERROR
;

328  (
°©us
);

329 
	}
}

339 
	$RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
)

341 
uöt32_t
 
tm¥eg
 = 0;

343 
	`as£π_∑øm
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICÆibøti⁄VÆue
));

345 
tm¥eg
 = 
RCC
->
CR
;

348 
tm¥eg
 &~
RCC_CR_HSITRIM
;

351 
tm¥eg
 |(
uöt32_t
)
HSICÆibøti⁄VÆue
 << 3;

354 
RCC
->
CR
 = 
tm¥eg
;

355 
	}
}

375 
	$RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

378 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

380 *(
__IO
 
uöt32_t
 *Ë
CR_HSION_BB
 = (uöt32_t)
NewSèã
;

381 
	}
}

400 
	$RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
)

403 
	`as£π_∑øm
(
	`IS_RCC_LSE
(
RCC_LSE
));

407 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

410 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

413 
RCC_LSE
)

415 
RCC_LSE_ON
:

417 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

419 
RCC_LSE_By∑ss
:

421 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_By∑ss
 | 
RCC_LSE_ON
;

426 
	}
}

440 
	$RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

443 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

445 *(
__IO
 
uöt32_t
 *Ë
CSR_LSION_BB
 = (uöt32_t)
NewSèã
;

446 
	}
}

448 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

488 
	$RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
, uöt32_à
PLLR
)

491 
	`as£π_∑øm
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour˚
));

492 
	`as£π_∑øm
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

493 
	`as£π_∑øm
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

494 
	`as£π_∑øm
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

495 
	`as£π_∑øm
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

496 
	`as£π_∑øm
(
	`IS_RCC_PLLR_VALUE
(
PLLR
));

498 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6Ë| (((
PLLP
 >> 1Ë-1Ë<< 16Ë| (
RCC_PLLSour˚
) |

499 (
PLLQ
 << 24Ë| (
PLLR
 << 28);

500 
	}
}

503 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

539 
	$RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
)

542 
	`as£π_∑øm
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour˚
));

543 
	`as£π_∑øm
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

544 
	`as£π_∑øm
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

545 
	`as£π_∑øm
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

546 
	`as£π_∑øm
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

548 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6Ë| (((
PLLP
 >> 1Ë-1Ë<< 16Ë| (
RCC_PLLSour˚
) |

549 (
PLLQ
 << 24);

550 
	}
}

563 
	$RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

566 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

567 *(
__IO
 
uöt32_t
 *Ë
CR_PLLON_BB
 = (uöt32_t)
NewSèã
;

568 
	}
}

570 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F401xx
)

593 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
)

596 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

597 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

599 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6Ë| (
PLLI2SR
 << 28);

600 
	}
}

603 #i‡
deföed
(
STM32F411xE
)

631 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
, uöt32_à
PLLI2SM
)

634 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

635 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

636 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

638 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6Ë| (
PLLI2SR
 << 28Ë| 
PLLI2SM
;

639 
	}
}

642 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

667 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SQ
, uöt32_à
PLLI2SR
)

670 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

671 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

672 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

674 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6Ë| (
PLLI2SQ
 << 24Ë| (
PLLI2SR
 << 28);

675 
	}
}

678 #i‡
deföed
(
STM32F446xx
)

713 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SM
, uöt32_à
PLLI2SN
, uöt32_à
PLLI2SP
, uöt32_à
PLLI2SQ
, uöt32_à
PLLI2SR
)

716 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

717 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

718 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SP_VALUE
(
PLLI2SP
));

719 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

720 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

722 
RCC
->
PLLI2SCFGR
 = 
PLLI2SM
 | (
PLLI2SN
 << 6Ë| (((
PLLI2SP
 >> 1Ë-1Ë<< 16Ë| (
PLLI2SQ
 << 24Ë| (
PLLI2SR
 << 28);

723 
	}
}

732 
	$RCC_PLLI2SCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

735 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

736 *(
__IO
 
uöt32_t
 *Ë
CR_PLLI2SON_BB
 = (uöt32_t)
NewSèã
;

737 
	}
}

739 #i‡
deföed
(
STM32F469_479xx
)

765 
	$RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIN
, uöt32_à
PLLSAIP
, uöt32_à
PLLSAIQ
, uöt32_à
PLLSAIR
)

768 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

769 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

770 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

771 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

773 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6Ë| (
PLLSAIP
 << 16Ë| (
PLLSAIQ
 << 24Ë| (
PLLSAIR
 << 28);

774 
	}
}

777 #i‡
deföed
(
STM32F446xx
)

806 
	$RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIM
, uöt32_à
PLLSAIN
, uöt32_à
PLLSAIP
, uöt32_à
PLLSAIQ
)

809 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIM_VALUE
(
PLLSAIM
));

810 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

811 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

812 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

814 
RCC
->
PLLSAICFGR
 = 
PLLSAIM
 | (
PLLSAIN
 << 6Ë| (((
PLLSAIP
 >> 1Ë-1Ë<< 16Ë| (
PLLSAIQ
 << 24);

815 
	}
}

818 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

841 
	$RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIN
, uöt32_à
PLLSAIQ
, uöt32_à
PLLSAIR
)

844 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

845 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

846 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

848 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6Ë| (
PLLSAIQ
 << 24Ë| (
PLLSAIR
 << 28);

849 
	}
}

861 
	$RCC_PLLSAICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

864 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

865 *(
__IO
 
uöt32_t
 *Ë
CR_PLLSAION_BB
 = (uöt32_t)
NewSèã
;

866 
	}
}

879 
	$RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

882 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

883 *(
__IO
 
uöt32_t
 *Ë
CR_CSSON_BB
 = (uöt32_t)
NewSèã
;

884 
	}
}

904 
	$RCC_MCO1C⁄fig
(
uöt32_t
 
RCC_MCO1Sour˚
, uöt32_à
RCC_MCO1Div
)

906 
uöt32_t
 
tm¥eg
 = 0;

909 
	`as£π_∑øm
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour˚
));

910 
	`as£π_∑øm
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

912 
tm¥eg
 = 
RCC
->
CFGR
;

915 
tm¥eg
 &
CFGR_MCO1_RESET_MASK
;

918 
tm¥eg
 |
RCC_MCO1Sour˚
 | 
RCC_MCO1Div
;

921 
RCC
->
CFGR
 = 
tm¥eg
;

923 #i‡
	`deföed
(
STM32F410xx
)

924 
	`RCC_MCO1Cmd
(
ENABLE
);

926 
	}
}

949 
	$RCC_MCO2C⁄fig
(
uöt32_t
 
RCC_MCO2Sour˚
, uöt32_à
RCC_MCO2Div
)

951 
uöt32_t
 
tm¥eg
 = 0;

954 
	`as£π_∑øm
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour˚
));

955 
	`as£π_∑øm
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

957 
tm¥eg
 = 
RCC
->
CFGR
;

960 
tm¥eg
 &
CFGR_MCO2_RESET_MASK
;

963 
tm¥eg
 |
RCC_MCO2Sour˚
 | 
RCC_MCO2Div
;

966 
RCC
->
CFGR
 = 
tm¥eg
;

968 #i‡
	`deföed
(
STM32F410xx
)

969 
	`RCC_MCO2Cmd
(
ENABLE
);

971 
	}
}

1149 
	$RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
)

1151 
uöt32_t
 
tm¥eg
 = 0;

1154 
	`as£π_∑øm
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour˚
));

1156 
tm¥eg
 = 
RCC
->
CFGR
;

1159 
tm¥eg
 &~
RCC_CFGR_SW
;

1162 
tm¥eg
 |
RCC_SYSCLKSour˚
;

1165 
RCC
->
CFGR
 = 
tm¥eg
;

1166 
	}
}

1178 
uöt8_t
 
	$RCC_GëSYSCLKSour˚
()

1180  ((
uöt8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

1181 
	}
}

1203 
	$RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
)

1205 
uöt32_t
 
tm¥eg
 = 0;

1208 
	`as£π_∑øm
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

1210 
tm¥eg
 = 
RCC
->
CFGR
;

1213 
tm¥eg
 &~
RCC_CFGR_HPRE
;

1216 
tm¥eg
 |
RCC_SYSCLK
;

1219 
RCC
->
CFGR
 = 
tm¥eg
;

1220 
	}
}

1234 
	$RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
)

1236 
uöt32_t
 
tm¥eg
 = 0;

1239 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1241 
tm¥eg
 = 
RCC
->
CFGR
;

1244 
tm¥eg
 &~
RCC_CFGR_PPRE1
;

1247 
tm¥eg
 |
RCC_HCLK
;

1250 
RCC
->
CFGR
 = 
tm¥eg
;

1251 
	}
}

1265 
	$RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
)

1267 
uöt32_t
 
tm¥eg
 = 0;

1270 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1272 
tm¥eg
 = 
RCC
->
CFGR
;

1275 
tm¥eg
 &~
RCC_CFGR_PPRE2
;

1278 
tm¥eg
 |
RCC_HCLK
 << 3;

1281 
RCC
->
CFGR
 = 
tm¥eg
;

1282 
	}
}

1317 
	$RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
)

1319 
uöt32_t
 
tmp
 = 0, 
¥esc
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

1320 #i‡
	`deföed
(
STM32F446xx
)

1321 
uöt32_t
 
∂Ã
 = 2;

1325 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

1327 
tmp
)

1330 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

1333 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSE_VALUE
;

1340 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1341 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1343 i‡(
∂lsour˚
 != 0)

1346 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1351 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1354 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

1355 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
∂lvco
/
∂Õ
;

1358 #i‡
	`deföed
(
STM32F446xx
)

1363 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1364 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1366 i‡(
∂lsour˚
 != 0)

1369 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1374 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1377 
∂Ã
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

1378 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
∂lvco
/
∂Ã
;

1383 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

1389 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1390 
tmp
 =Åmp >> 4;

1391 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1393 
RCC_Clocks
->
HCLK_Fªquícy
 = RCC_Clocks->
SYSCLK_Fªquícy
 >> 
¥esc
;

1396 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

1397 
tmp
 =Åmp >> 10;

1398 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1400 
RCC_Clocks
->
PCLK1_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1403 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

1404 
tmp
 =Åmp >> 13;

1405 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1407 
RCC_Clocks
->
PCLK2_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1408 
	}
}

1470 
	$RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
)

1472 
uöt32_t
 
tm¥eg
 = 0;

1475 
	`as£π_∑øm
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour˚
));

1477 i‡((
RCC_RTCCLKSour˚
 & 0x00000300) == 0x00000300)

1479 
tm¥eg
 = 
RCC
->
CFGR
;

1482 
tm¥eg
 &~
RCC_CFGR_RTCPRE
;

1485 
tm¥eg
 |(
RCC_RTCCLKSour˚
 & 0xFFFFCFF);

1488 
RCC
->
CFGR
 = 
tm¥eg
;

1492 
RCC
->
BDCR
 |(
RCC_RTCCLKSour˚
 & 0x00000FFF);

1493 
	}
}

1502 
	$RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1505 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1507 *(
__IO
 
uöt32_t
 *Ë
BDCR_RTCEN_BB
 = (uöt32_t)
NewSèã
;

1508 
	}
}

1519 
	$RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1522 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1523 *(
__IO
 
uöt32_t
 *Ë
BDCR_BDRST_BB
 = (uöt32_t)
NewSèã
;

1524 
	}
}

1526 #i‡
deföed
(
STM32F446xx
)

1545 
	$RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SAPBx
, uöt32_à
RCC_I2SCLKSour˚
)

1548 
	`as£π_∑øm
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour˚
));

1549 
	`as£π_∑øm
(
	`IS_RCC_I2S_APBx
(
RCC_I2SAPBx
));

1551 if(
RCC_I2SAPBx
 =
RCC_I2SBus_APB1
)

1554 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2S1SRC
;

1556 
RCC
->
DCKCFGR
 |
RCC_I2SCLKSour˚
;

1561 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2S2SRC
;

1563 
RCC
->
DCKCFGR
 |(
RCC_I2SCLKSour˚
 << 2);

1565 
	}
}

1584 
	$RCC_SAICLKC⁄fig
(
uöt32_t
 
RCC_SAIIn°™˚
, uöt32_à
RCC_SAICLKSour˚
)

1587 
	`as£π_∑øm
(
	`IS_RCC_SAICLK_SOURCE
(
RCC_SAICLKSour˚
));

1588 
	`as£π_∑øm
(
	`IS_RCC_SAI_INSTANCE
(
RCC_SAIIn°™˚
));

1590 if(
RCC_SAIIn°™˚
 =
RCC_SAIIn°™˚_SAI1
)

1593 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_SAI1SRC
;

1595 
RCC
->
DCKCFGR
 |
RCC_SAICLKSour˚
;

1600 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_SAI2SRC
;

1602 
RCC
->
DCKCFGR
 |(
RCC_SAICLKSour˚
 << 2);

1604 
	}
}

1607 #i‡
deföed
(
STM32F410xx
)

1619 
	$RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SCLKSour˚
)

1622 
	`as£π_∑øm
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour˚
));

1625 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2SSRC
;

1627 
RCC
->
DCKCFGR
 |
RCC_I2SCLKSour˚
;

1628 
	}
}

1631 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F469_479xx
)

1642 
	$RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SCLKSour˚
)

1645 
	`as£π_∑øm
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour˚
));

1647 *(
__IO
 
uöt32_t
 *Ë
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour˚
;

1648 
	}
}

1651 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

1669 
	$RCC_SAIBlockACLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockACLKSour˚
)

1671 
uöt32_t
 
tm¥eg
 = 0;

1674 
	`as£π_∑øm
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour˚
));

1676 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1679 
tm¥eg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1682 
tm¥eg
 |
RCC_SAIBlockACLKSour˚
;

1685 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1686 
	}
}

1705 
	$RCC_SAIBlockBCLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockBCLKSour˚
)

1707 
uöt32_t
 
tm¥eg
 = 0;

1710 
	`as£π_∑øm
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour˚
));

1712 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1715 
tm¥eg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1718 
tm¥eg
 |
RCC_SAIBlockBCLKSour˚
;

1721 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1722 
	}
}

1738 
	$RCC_SAIPLLI2SClkDivC⁄fig
(
uöt32_t
 
RCC_PLLI2SDivQ
)

1740 
uöt32_t
 
tm¥eg
 = 0;

1743 
	`as£π_∑øm
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
RCC_PLLI2SDivQ
));

1745 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1748 
tm¥eg
 &~(
RCC_DCKCFGR_PLLI2SDIVQ
);

1751 
tm¥eg
 |(
RCC_PLLI2SDivQ
 - 1);

1754 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1755 
	}
}

1770 
	$RCC_SAIPLLSAIClkDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivQ
)

1772 
uöt32_t
 
tm¥eg
 = 0;

1775 
	`as£π_∑øm
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
RCC_PLLSAIDivQ
));

1777 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1780 
tm¥eg
 &~(
RCC_DCKCFGR_PLLSAIDIVQ
);

1783 
tm¥eg
 |((
RCC_PLLSAIDivQ
 - 1) << 8);

1786 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1787 
	}
}

1806 
	$RCC_LTDCCLKDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivR
)

1808 
uöt32_t
 
tm¥eg
 = 0;

1811 
	`as£π_∑øm
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
RCC_PLLSAIDivR
));

1813 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1816 
tm¥eg
 &~
RCC_DCKCFGR_PLLSAIDIVR
;

1819 
tm¥eg
 |
RCC_PLLSAIDivR
;

1822 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1823 
	}
}

1843 
	$RCC_TIMCLKPªsC⁄fig
(
uöt32_t
 
RCC_TIMCLKPªsˇÀr
)

1846 
	`as£π_∑øm
(
	`IS_RCC_TIMCLK_PRESCALER
(
RCC_TIMCLKPªsˇÀr
));

1848 *(
__IO
 
uöt32_t
 *Ë
DCKCFGR_TIMPRE_BB
 = 
RCC_TIMCLKPªsˇÀr
;

1849 
	}
}

1885 
	$RCC_AHB1PîùhClockCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1888 
	`as£π_∑øm
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Pîùh
));

1890 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1891 i‡(
NewSèã
 !
DISABLE
)

1893 
RCC
->
AHB1ENR
 |
RCC_AHB1Pîùh
;

1897 
RCC
->
AHB1ENR
 &~
RCC_AHB1Pîùh
;

1899 
	}
}

1917 
	$RCC_AHB2PîùhClockCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1920 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

1921 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1923 i‡(
NewSèã
 !
DISABLE
)

1925 
RCC
->
AHB2ENR
 |
RCC_AHB2Pîùh
;

1929 
RCC
->
AHB2ENR
 &~
RCC_AHB2Pîùh
;

1931 
	}
}

1933 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1947 
	$RCC_AHB3PîùhClockCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1950 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

1951 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1953 i‡(
NewSèã
 !
DISABLE
)

1955 
RCC
->
AHB3ENR
 |
RCC_AHB3Pîùh
;

1959 
RCC
->
AHB3ENR
 &~
RCC_AHB3Pîùh
;

1961 
	}
}

2004 
	$RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2007 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

2008 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2010 i‡(
NewSèã
 !
DISABLE
)

2012 
RCC
->
APB1ENR
 |
RCC_APB1Pîùh
;

2016 
RCC
->
APB1ENR
 &~
RCC_APB1Pîùh
;

2018 
	}
}

2051 
	$RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2054 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

2055 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2057 i‡(
NewSèã
 !
DISABLE
)

2059 
RCC
->
APB2ENR
 |
RCC_APB2Pîùh
;

2063 
RCC
->
APB2ENR
 &~
RCC_APB2Pîùh
;

2065 
	}
}

2094 
	$RCC_AHB1PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2097 
	`as£π_∑øm
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Pîùh
));

2098 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2100 i‡(
NewSèã
 !
DISABLE
)

2102 
RCC
->
AHB1RSTR
 |
RCC_AHB1Pîùh
;

2106 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Pîùh
;

2108 
	}
}

2123 
	$RCC_AHB2PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2126 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

2127 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2129 i‡(
NewSèã
 !
DISABLE
)

2131 
RCC
->
AHB2RSTR
 |
RCC_AHB2Pîùh
;

2135 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Pîùh
;

2137 
	}
}

2139 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2150 
	$RCC_AHB3PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2153 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

2154 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2156 i‡(
NewSèã
 !
DISABLE
)

2158 
RCC
->
AHB3RSTR
 |
RCC_AHB3Pîùh
;

2162 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Pîùh
;

2164 
	}
}

2204 
	$RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2207 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

2208 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2209 i‡(
NewSèã
 !
DISABLE
)

2211 
RCC
->
APB1RSTR
 |
RCC_APB1Pîùh
;

2215 
RCC
->
APB1RSTR
 &~
RCC_APB1Pîùh
;

2217 
	}
}

2247 
	$RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2250 
	`as£π_∑øm
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Pîùh
));

2251 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2252 i‡(
NewSèã
 !
DISABLE
)

2254 
RCC
->
APB2RSTR
 |
RCC_APB2Pîùh
;

2258 
RCC
->
APB2RSTR
 &~
RCC_APB2Pîùh
;

2260 
	}
}

2296 
	$RCC_AHB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2299 
	`as£π_∑øm
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Pîùh
));

2300 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2301 i‡(
NewSèã
 !
DISABLE
)

2303 
RCC
->
AHB1LPENR
 |
RCC_AHB1Pîùh
;

2307 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Pîùh
;

2309 
	}
}

2328 
	$RCC_AHB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2331 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

2332 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2333 i‡(
NewSèã
 !
DISABLE
)

2335 
RCC
->
AHB2LPENR
 |
RCC_AHB2Pîùh
;

2339 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Pîùh
;

2341 
	}
}

2343 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2358 
	$RCC_AHB3PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2361 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

2362 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2363 i‡(
NewSèã
 !
DISABLE
)

2365 
RCC
->
AHB3LPENR
 |
RCC_AHB3Pîùh
;

2369 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Pîùh
;

2371 
	}
}

2415 
	$RCC_APB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2418 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

2419 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2420 i‡(
NewSèã
 !
DISABLE
)

2422 
RCC
->
APB1LPENR
 |
RCC_APB1Pîùh
;

2426 
RCC
->
APB1LPENR
 &~
RCC_APB1Pîùh
;

2428 
	}
}

2462 
	$RCC_APB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2465 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

2466 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2467 i‡(
NewSèã
 !
DISABLE
)

2469 
RCC
->
APB2LPENR
 |
RCC_APB2Pîùh
;

2473 
RCC
->
APB2LPENR
 &~
RCC_APB2Pîùh
;

2475 
	}
}

2486 
	$RCC_LSEModeC⁄fig
(
uöt8_t
 
RCC_Mode
)

2489 
	`as£π_∑øm
(
	`IS_RCC_LSE_MODE
(
RCC_Mode
));

2491 if(
RCC_Mode
 =
RCC_LSE_HIGHDRIVE_MODE
)

2493 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2497 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2499 
	}
}

2501 #i‡
deföed
(
STM32F410xx
)

2513 
	$RCC_LPTIM1ClockSour˚C⁄fig
(
uöt32_t
 
RCC_ClockSour˚
)

2516 
	`as£π_∑øm
(
	`IS_RCC_LPTIM1_CLOCKSOURCE
(
RCC_ClockSour˚
));

2519 
RCC
->
DCKCFGR2
 &~
RCC_DCKCFGR2_LPTIM1SEL
;

2521 
RCC
->
DCKCFGR2
 |
RCC_ClockSour˚
;

2522 
	}
}

2525 #i‡
deföed
(
STM32F469_479xx
)

2535 
	$RCC_DSIClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2538 
	`as£π_∑øm
(
	`IS_RCC_DSI_CLOCKSOURCE
(
RCC_ClockSour˚
));

2540 if(
RCC_ClockSour˚
 =
RCC_DSICLKSour˚_PLLR
)

2542 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2546 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2548 
	}
}

2551 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2561 
	$RCC_48MHzClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2564 
	`as£π_∑øm
(
	`IS_RCC_48MHZ_CLOCKSOURCE
(
RCC_ClockSour˚
));

2565 #i‡
	`deföed
(
STM32F469_479xx
)

2566 if(
RCC_ClockSour˚
 =
RCC_48MHZCLKSour˚_PLLSAI
)

2568 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2572 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2574 #ñi‡
	`deföed
(
STM32F446xx
)

2575 if(
RCC_ClockSour˚
 =
RCC_48MHZCLKSour˚_PLLSAI
)

2577 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2581 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2585 
	}
}

2596 
	$RCC_SDIOClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2599 
	`as£π_∑øm
(
	`IS_RCC_SDIO_CLOCKSOURCE
(
RCC_ClockSour˚
));

2600 #i‡
	`deföed
(
STM32F469_479xx
)

2601 if(
RCC_ClockSour˚
 =
RCC_SDIOCLKSour˚_SYSCLK
)

2603 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2607 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2609 #ñi‡
	`deföed
(
STM32F446xx
)

2610 if(
RCC_ClockSour˚
 =
RCC_SDIOCLKSour˚_SYSCLK
)

2612 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2616 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2620 
	}
}

2623 #i‡
deföed
(
STM32F446xx
)

2640 
	$RCC_AHB1ClockG©ögCmd
(
uöt32_t
 
RCC_AHB1ClockG©ög
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2643 
	`as£π_∑øm
(
	`IS_RCC_AHB1_CLOCKGATING
(
RCC_AHB1ClockG©ög
));

2645 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2646 i‡(
NewSèã
 !
DISABLE
)

2648 
RCC
->
CKGATENR
 &~
RCC_AHB1ClockG©ög
;

2652 
RCC
->
CKGATENR
 |
RCC_AHB1ClockG©ög
;

2654 
	}
}

2665 
	$RCC_SPDIFRXClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2668 
	`as£π_∑øm
(
	`IS_RCC_SPDIFRX_CLOCKSOURCE
(
RCC_ClockSour˚
));

2670 if(
RCC_ClockSour˚
 =
RCC_SPDIFRXCLKSour˚_PLLI2SP
)

2672 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2676 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2678 
	}
}

2689 
	$RCC_CECClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2692 
	`as£π_∑øm
(
	`IS_RCC_CEC_CLOCKSOURCE
(
RCC_ClockSour˚
));

2694 if(
RCC_ClockSour˚
 =
RCC_CECCLKSour˚_LSE
)

2696 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2700 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2702 
	}
}

2705 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

2716 
	$RCC_FMPI2C1ClockSour˚C⁄fig
(
uöt32_t
 
RCC_ClockSour˚
)

2719 
	`as£π_∑øm
(
	`IS_RCC_FMPI2C1_CLOCKSOURCE
(
RCC_ClockSour˚
));

2722 
RCC
->
DCKCFGR2
 &~
RCC_DCKCFGR2_FMPI2C1SEL
;

2724 
RCC
->
DCKCFGR2
 |
RCC_ClockSour˚
;

2725 
	}
}

2731 #i‡
deföed
(
STM32F410xx
)

2738 
	$RCC_MCO1Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2741 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2743 *(
__IO
 
uöt32_t
 *Ë
RCC_CFGR_MCO1EN_BB
 = (uöt32_t)
NewSèã
;

2744 
	}
}

2752 
	$RCC_MCO2Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2755 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2757 *(
__IO
 
uöt32_t
 *Ë
RCC_CFGR_MCO2EN_BB
 = (uöt32_t)
NewSèã
;

2758 
	}
}

2788 
	$RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2791 
	`as£π_∑øm
(
	`IS_RCC_IT
(
RCC_IT
));

2792 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2793 i‡(
NewSèã
 !
DISABLE
)

2796 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

2801 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 &(uöt8_t)~
RCC_IT
;

2803 
	}
}

2825 
FœgSètus
 
	$RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
)

2827 
uöt32_t
 
tmp
 = 0;

2828 
uöt32_t
 
°©u§eg
 = 0;

2829 
FœgSètus
 
bô°©us
 = 
RESET
;

2832 
	`as£π_∑øm
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

2835 
tmp
 = 
RCC_FLAG
 >> 5;

2836 i‡(
tmp
 == 1)

2838 
°©u§eg
 = 
RCC
->
CR
;

2840 i‡(
tmp
 == 2)

2842 
°©u§eg
 = 
RCC
->
BDCR
;

2846 
°©u§eg
 = 
RCC
->
CSR
;

2850 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

2851 i‡((
°©u§eg
 & ((
uöt32_t
)1 << 
tmp
)Ë!(uöt32_t)
RESET
)

2853 
bô°©us
 = 
SET
;

2857 
bô°©us
 = 
RESET
;

2860  
bô°©us
;

2861 
	}
}

2870 
	$RCC_CÀ¨Fœg
()

2873 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

2874 
	}
}

2890 
ITSètus
 
	$RCC_GëITSètus
(
uöt8_t
 
RCC_IT
)

2892 
ITSètus
 
bô°©us
 = 
RESET
;

2895 
	`as£π_∑øm
(
	`IS_RCC_GET_IT
(
RCC_IT
));

2898 i‡((
RCC
->
CIR
 & 
RCC_IT
Ë!(
uöt32_t
)
RESET
)

2900 
bô°©us
 = 
SET
;

2904 
bô°©us
 = 
RESET
;

2907  
bô°©us
;

2908 
	}
}

2924 
	$RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
)

2927 
	`as£π_∑øm
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

2931 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

2932 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STC0D8~1.C

164 
	~"°m32f4xx_¸yp.h
"

165 
	~"°m32f4xx_rcc.h
"

178 
	#FLAG_MASK
 ((
uöt8_t
)0x20)

	)

179 
	#MAX_TIMEOUT
 ((
uöt16_t
)0xFFFF)

	)

219 
	$CRYP_DeInô
()

222 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_CRYP
, 
ENABLE
);

225 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_CRYP
, 
DISABLE
);

226 
	}
}

235 
	$CRYP_Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
)

238 
	`as£π_∑øm
(
	`IS_CRYP_ALGOMODE
(
CRYP_InôSåu˘
->
CRYP_AlgoMode
));

239 
	`as£π_∑øm
(
	`IS_CRYP_DATATYPE
(
CRYP_InôSåu˘
->
CRYP_D©aTy≥
));

240 
	`as£π_∑øm
(
	`IS_CRYP_ALGODIR
(
CRYP_InôSåu˘
->
CRYP_AlgoDú
));

243 
CRYP
->
CR
 &~
CRYP_CR_ALGOMODE
;

244 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_AlgoMode
;

247 
CRYP
->
CR
 &~
CRYP_CR_DATATYPE
;

248 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_D©aTy≥
;

251 i‡((
CRYP_InôSåu˘
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_ECB
) &&

252 (
CRYP_InôSåu˘
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_CBC
) &&

253 (
CRYP_InôSåu˘
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_ECB
) &&

254 (
CRYP_InôSåu˘
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_CBC
))

256 
	`as£π_∑øm
(
	`IS_CRYP_KEYSIZE
(
CRYP_InôSåu˘
->
CRYP_KeySize
));

257 
CRYP
->
CR
 &~
CRYP_CR_KEYSIZE
;

258 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_KeySize
;

264 
CRYP
->
CR
 &~
CRYP_CR_ALGODIR
;

265 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_AlgoDú
;

266 
	}
}

274 
	$CRYP_Såu˘Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
)

277 
CRYP_InôSåu˘
->
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

280 
CRYP_InôSåu˘
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

283 
CRYP_InôSåu˘
->
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_32b
;

286 
CRYP_InôSåu˘
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

287 
	}
}

296 
	$CRYP_KeyInô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
)

299 
CRYP
->
K0LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Le·
;

300 
CRYP
->
K0RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Right
;

301 
CRYP
->
K1LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Le·
;

302 
CRYP
->
K1RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Right
;

303 
CRYP
->
K2LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Le·
;

304 
CRYP
->
K2RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Right
;

305 
CRYP
->
K3LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Le·
;

306 
CRYP
->
K3RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Right
;

307 
	}
}

315 
	$CRYP_KeySåu˘Inô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
)

317 
CRYP_KeyInôSåu˘
->
CRYP_Key0Le·
 = 0;

318 
CRYP_KeyInôSåu˘
->
CRYP_Key0Right
 = 0;

319 
CRYP_KeyInôSåu˘
->
CRYP_Key1Le·
 = 0;

320 
CRYP_KeyInôSåu˘
->
CRYP_Key1Right
 = 0;

321 
CRYP_KeyInôSåu˘
->
CRYP_Key2Le·
 = 0;

322 
CRYP_KeyInôSåu˘
->
CRYP_Key2Right
 = 0;

323 
CRYP_KeyInôSåu˘
->
CRYP_Key3Le·
 = 0;

324 
CRYP_KeyInôSåu˘
->
CRYP_Key3Right
 = 0;

325 
	}
}

333 
	$CRYP_IVInô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
)

335 
CRYP
->
IV0LR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV0Le·
;

336 
CRYP
->
IV0RR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV0Right
;

337 
CRYP
->
IV1LR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV1Le·
;

338 
CRYP
->
IV1RR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV1Right
;

339 
	}
}

347 
	$CRYP_IVSåu˘Inô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
)

349 
CRYP_IVInôSåu˘
->
CRYP_IV0Le·
 = 0;

350 
CRYP_IVInôSåu˘
->
CRYP_IV0Right
 = 0;

351 
CRYP_IVInôSåu˘
->
CRYP_IV1Le·
 = 0;

352 
CRYP_IVInôSåu˘
->
CRYP_IV1Right
 = 0;

353 
	}
}

366 
	$CRYP_Pha£C⁄fig
(
uöt32_t
 
CRYP_Pha£
)

367 { 
uöt32_t
 
ãmp¸
 = 0;

370 
	`as£π_∑øm
(
	`IS_CRYP_PHASE
(
CRYP_Pha£
));

373 
ãmp¸
 = 
CRYP
->
CR
;

376 
ãmp¸
 &(
uöt32_t
)(~
CRYP_CR_GCM_CCMPH
);

378 
ãmp¸
 |(
uöt32_t
)
CRYP_Pha£
;

381 
CRYP
->
CR
 = 
ãmp¸
;

382 
	}
}

391 
	$CRYP_FIFOFlush
()

394 
CRYP
->
CR
 |
CRYP_CR_FFLUSH
;

395 
	}
}

403 
	$CRYP_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

406 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

408 i‡(
NewSèã
 !
DISABLE
)

411 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

416 
CRYP
->
CR
 &~
CRYP_CR_CRYPEN
;

418 
	}
}

446 
	$CRYP_D©aIn
(
uöt32_t
 
D©a
)

448 
CRYP
->
DR
 = 
D©a
;

449 
	}
}

456 
uöt32_t
 
	$CRYP_D©aOut
()

458  
CRYP
->
DOUT
;

459 
	}
}

497 
Eº‹Sètus
 
	$CRYP_SaveC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtSave
,

498 
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
)

500 
__IO
 
uöt32_t
 
timeout
 = 0;

501 
uöt32_t
 
ckeckmask
 = 0, 
bô°©us
;

502 
Eº‹Sètus
 
°©us
 = 
ERROR
;

505 
CRYP
->
DMACR
 &~(
uöt32_t
)
CRYP_DMACR_DIEN
;

511 i‡((
CRYP
->
CR
 & (
uöt32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

513 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

517 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

522 
bô°©us
 = 
CRYP
->
SR
 & 
ckeckmask
;

523 
timeout
++;

525 (
timeout
 !
MAX_TIMEOUT
Ë&& (
bô°©us
 !
CRYP_SR_IFEM
));

527 i‡((
CRYP
->
SR
 & 
ckeckmask
Ë!
CRYP_SR_IFEM
)

529 
°©us
 = 
ERROR
;

537 
CRYP
->
DMACR
 &~(
uöt32_t
)
CRYP_DMACR_DOEN
;

538 
CRYP
->
CR
 &~(
uöt32_t
)
CRYP_CR_CRYPEN
;

541 
CRYP_C⁄ãxtSave
->
CR_CuºítC⁄fig
 = 
CRYP
->
CR
 & (
CRYP_CR_GCM_CCMPH
 |

542 
CRYP_CR_KEYSIZE
 |

543 
CRYP_CR_DATATYPE
 |

544 
CRYP_CR_ALGOMODE
 |

545 
CRYP_CR_ALGODIR
);

548 
CRYP_C⁄ãxtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

549 
CRYP_C⁄ãxtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

550 
CRYP_C⁄ãxtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

551 
CRYP_C⁄ãxtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

554 
CRYP_C⁄ãxtSave
->
CRYP_K0LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Le·
;

555 
CRYP_C⁄ãxtSave
->
CRYP_K0RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Right
;

556 
CRYP_C⁄ãxtSave
->
CRYP_K1LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Le·
;

557 
CRYP_C⁄ãxtSave
->
CRYP_K1RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Right
;

558 
CRYP_C⁄ãxtSave
->
CRYP_K2LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Le·
;

559 
CRYP_C⁄ãxtSave
->
CRYP_K2RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Right
;

560 
CRYP_C⁄ãxtSave
->
CRYP_K3LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Le·
;

561 
CRYP_C⁄ãxtSave
->
CRYP_K3RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Right
;

564 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[0] = 
CRYP
->
CSGCMCCM0R
;

565 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[1] = 
CRYP
->
CSGCMCCM1R
;

566 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[2] = 
CRYP
->
CSGCMCCM2R
;

567 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[3] = 
CRYP
->
CSGCMCCM3R
;

568 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[4] = 
CRYP
->
CSGCMCCM4R
;

569 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[5] = 
CRYP
->
CSGCMCCM5R
;

570 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[6] = 
CRYP
->
CSGCMCCM6R
;

571 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[7] = 
CRYP
->
CSGCMCCM7R
;

573 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[0] = 
CRYP
->
CSGCM0R
;

574 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[1] = 
CRYP
->
CSGCM1R
;

575 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[2] = 
CRYP
->
CSGCM2R
;

576 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[3] = 
CRYP
->
CSGCM3R
;

577 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[4] = 
CRYP
->
CSGCM4R
;

578 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[5] = 
CRYP
->
CSGCM5R
;

579 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[6] = 
CRYP
->
CSGCM6R
;

580 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[7] = 
CRYP
->
CSGCM7R
;

585 
°©us
 = 
SUCCESS
;

588  
°©us
;

589 
	}
}

602 
	$CRYP_Re°‹eC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtRe°‹e
)

606 
CRYP
->
CR
 = 
CRYP_C⁄ãxtRe°‹e
->
CR_CuºítC⁄fig
;

609 
CRYP
->
K0LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K0LR
;

610 
CRYP
->
K0RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K0RR
;

611 
CRYP
->
K1LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K1LR
;

612 
CRYP
->
K1RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K1RR
;

613 
CRYP
->
K2LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K2LR
;

614 
CRYP
->
K2RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K2RR
;

615 
CRYP
->
K3LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K3LR
;

616 
CRYP
->
K3RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K3RR
;

619 
CRYP
->
IV0LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV0LR
;

620 
CRYP
->
IV0RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV0RR
;

621 
CRYP
->
IV1LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV1LR
;

622 
CRYP
->
IV1RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV1RR
;

625 
CRYP
->
CSGCMCCM0R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[0];

626 
CRYP
->
CSGCMCCM1R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[1];

627 
CRYP
->
CSGCMCCM2R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[2];

628 
CRYP
->
CSGCMCCM3R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[3];

629 
CRYP
->
CSGCMCCM4R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[4];

630 
CRYP
->
CSGCMCCM5R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[5];

631 
CRYP
->
CSGCMCCM6R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[6];

632 
CRYP
->
CSGCMCCM7R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[7];

634 
CRYP
->
CSGCM0R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[0];

635 
CRYP
->
CSGCM1R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[1];

636 
CRYP
->
CSGCM2R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[2];

637 
CRYP
->
CSGCM3R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[3];

638 
CRYP
->
CSGCM4R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[4];

639 
CRYP
->
CSGCM5R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[5];

640 
CRYP
->
CSGCM6R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[6];

641 
CRYP
->
CSGCM7R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[7];

644 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

645 
	}
}

681 
	$CRYP_DMACmd
(
uöt8_t
 
CRYP_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

684 
	`as£π_∑øm
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

685 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

687 i‡(
NewSèã
 !
DISABLE
)

690 
CRYP
->
DMACR
 |
CRYP_DMAReq
;

695 
CRYP
->
DMACR
 &(
uöt8_t
)~
CRYP_DMAReq
;

697 
	}
}

799 
	$CRYP_ITC⁄fig
(
uöt8_t
 
CRYP_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

802 
	`as£π_∑øm
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

803 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

805 i‡(
NewSèã
 !
DISABLE
)

808 
CRYP
->
IMSCR
 |
CRYP_IT
;

813 
CRYP
->
IMSCR
 &(
uöt8_t
)~
CRYP_IT
;

815 
	}
}

827 
ITSètus
 
	$CRYP_GëITSètus
(
uöt8_t
 
CRYP_IT
)

829 
ITSètus
 
bô°©us
 = 
RESET
;

831 
	`as£π_∑øm
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

834 i‡((
CRYP
->
MISR
 & 
CRYP_IT
Ë!(
uöt8_t
)
RESET
)

837 
bô°©us
 = 
SET
;

842 
bô°©us
 = 
RESET
;

845  
bô°©us
;

846 
	}
}

853 
Fun˘i⁄ÆSèã
 
	$CRYP_GëCmdSètus
()

855 
Fun˘i⁄ÆSèã
 
°©e
 = 
DISABLE
;

857 i‡((
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) != 0)

860 
°©e
 = 
ENABLE
;

865 
°©e
 = 
DISABLE
;

867  
°©e
;

868 
	}
}

883 
FœgSètus
 
	$CRYP_GëFœgSètus
(
uöt8_t
 
CRYP_FLAG
)

885 
FœgSètus
 
bô°©us
 = 
RESET
;

886 
uöt32_t
 
ãm¥eg
 = 0;

889 
	`as£π_∑øm
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

892 i‡((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

894 
ãm¥eg
 = 
CRYP
->
RISR
;

898 
ãm¥eg
 = 
CRYP
->
SR
;

903 i‡((
ãm¥eg
 & 
CRYP_FLAG
 ) !(
uöt8_t
)
RESET
)

906 
bô°©us
 = 
SET
;

911 
bô°©us
 = 
RESET
;

915  
bô°©us
;

916 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STC468~1.C

131 
	~"°m32f4xx_dac.h
"

132 
	~"°m32f4xx_rcc.h
"

147 
	#CR_CLEAR_MASK
 ((
uöt32_t
)0x00000FFE)

	)

150 
	#DUAL_SWTRIG_SET
 ((
uöt32_t
)0x00000003)

	)

151 
	#DUAL_SWTRIG_RESET
 ((
uöt32_t
)0xFFFFFFFC)

	)

154 
	#DHR12R1_OFFSET
 ((
uöt32_t
)0x00000008)

	)

155 
	#DHR12R2_OFFSET
 ((
uöt32_t
)0x00000014)

	)

156 
	#DHR12RD_OFFSET
 ((
uöt32_t
)0x00000020)

	)

159 
	#DOR_OFFSET
 ((
uöt32_t
)0x0000002C)

	)

187 
	$DAC_DeInô
()

190 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_DAC
, 
ENABLE
);

192 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_DAC
, 
DISABLE
);

193 
	}
}

206 
	$DAC_Inô
(
uöt32_t
 
DAC_Ch™√l
, 
DAC_InôTy≥Def
* 
DAC_InôSåu˘
)

208 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0;

211 
	`as£π_∑øm
(
	`IS_DAC_TRIGGER
(
DAC_InôSåu˘
->
DAC_Triggî
));

212 
	`as£π_∑øm
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InôSåu˘
->
DAC_WaveGíî©i⁄
));

213 
	`as£π_∑øm
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
));

214 
	`as£π_∑øm
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InôSåu˘
->
DAC_OuçutBuf„r
));

218 
tm¥eg1
 = 
DAC
->
CR
;

220 
tm¥eg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Ch™√l
);

227 
tm¥eg2
 = (
DAC_InôSåu˘
->
DAC_Triggî
 | DAC_InôSåu˘->
DAC_WaveGíî©i⁄
 |

228 
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
 | \

229 
DAC_InôSåu˘
->
DAC_OuçutBuf„r
);

231 
tm¥eg1
 |
tm¥eg2
 << 
DAC_Ch™√l
;

233 
DAC
->
CR
 = 
tm¥eg1
;

234 
	}
}

242 
	$DAC_Såu˘Inô
(
DAC_InôTy≥Def
* 
DAC_InôSåu˘
)

246 
DAC_InôSåu˘
->
DAC_Triggî
 = 
DAC_Triggî_N⁄e
;

248 
DAC_InôSåu˘
->
DAC_WaveGíî©i⁄
 = 
DAC_WaveGíî©i⁄_N⁄e
;

250 
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
 = 
DAC_LFSRUnmask_Bô0
;

252 
DAC_InôSåu˘
->
DAC_OuçutBuf„r
 = 
DAC_OuçutBuf„r_E«bÀ
;

253 
	}
}

266 
	$DAC_Cmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

269 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

270 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

272 i‡(
NewSèã
 !
DISABLE
)

275 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Ch™√l
);

280 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Ch™√l
));

282 
	}
}

294 
	$DAC_So·w¨eTriggîCmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

297 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

298 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

300 i‡(
NewSèã
 !
DISABLE
)

303 
DAC
->
SWTRIGR
 |(
uöt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Ch™√l
 >> 4);

308 
DAC
->
SWTRIGR
 &~((
uöt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Ch™√l
 >> 4));

310 
	}
}

318 
	$DAC_DuÆSo·w¨eTriggîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

321 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

323 i‡(
NewSèã
 !
DISABLE
)

326 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

331 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

333 
	}
}

349 
	$DAC_WaveGíî©i⁄Cmd
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_Wave
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

352 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

353 
	`as£π_∑øm
(
	`IS_DAC_WAVE
(
DAC_Wave
));

354 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

356 i‡(
NewSèã
 !
DISABLE
)

359 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Ch™√l
;

364 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Ch™√l
);

366 
	}
}

378 
	$DAC_SëCh™√l1D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
)

380 
__IO
 
uöt32_t
 
tmp
 = 0;

383 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

384 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a
));

386 
tmp
 = (
uöt32_t
)
DAC_BASE
;

387 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

390 *(
__IO
 
uöt32_t
 *Ë
tmp
 = 
D©a
;

391 
	}
}

403 
	$DAC_SëCh™√l2D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
)

405 
__IO
 
uöt32_t
 
tmp
 = 0;

408 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

409 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a
));

411 
tmp
 = (
uöt32_t
)
DAC_BASE
;

412 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

415 *(
__IO
 
uöt32_t
 *)
tmp
 = 
D©a
;

416 
	}
}

431 
	$DAC_SëDuÆCh™√lD©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a2
, uöt16_à
D©a1
)

433 
uöt32_t
 
d©a
 = 0, 
tmp
 = 0;

436 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

437 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a1
));

438 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a2
));

441 i‡(
DAC_Align
 =
DAC_Align_8b_R
)

443 
d©a
 = ((
uöt32_t
)
D©a2
 << 8Ë| 
D©a1
;

447 
d©a
 = ((
uöt32_t
)
D©a2
 << 16Ë| 
D©a1
;

450 
tmp
 = (
uöt32_t
)
DAC_BASE
;

451 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

454 *(
__IO
 
uöt32_t
 *)
tmp
 = 
d©a
;

455 
	}
}

465 
uöt16_t
 
	$DAC_GëD©aOuçutVÆue
(
uöt32_t
 
DAC_Ch™√l
)

467 
__IO
 
uöt32_t
 
tmp
 = 0;

470 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

472 
tmp
 = (
uöt32_t
Ë
DAC_BASE
 ;

473 
tmp
 +
DOR_OFFSET
 + ((
uöt32_t
)
DAC_Ch™√l
 >> 2);

476  (
uöt16_t
Ë(*(
__IO
 
uöt32_t
*Ë
tmp
);

477 
	}
}

510 
	$DAC_DMACmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

513 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

514 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

516 i‡(
NewSèã
 !
DISABLE
)

519 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Ch™√l
);

524 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Ch™√l
));

526 
	}
}

558 
	$DAC_ITC⁄fig
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

561 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

562 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

563 
	`as£π_∑øm
(
	`IS_DAC_IT
(
DAC_IT
));

565 i‡(
NewSèã
 !
DISABLE
)

568 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Ch™√l
);

573 
DAC
->
CR
 &(~(
uöt32_t
)(
DAC_IT
 << 
DAC_Ch™√l
));

575 
	}
}

590 
FœgSètus
 
	$DAC_GëFœgSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
)

592 
FœgSètus
 
bô°©us
 = 
RESET
;

594 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

595 
	`as£π_∑øm
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

598 i‡((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Ch™√l
)Ë!(
uöt8_t
)
RESET
)

601 
bô°©us
 = 
SET
;

606 
bô°©us
 = 
RESET
;

609  
bô°©us
;

610 
	}
}

625 
	$DAC_CÀ¨Fœg
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
)

628 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

629 
	`as£π_∑øm
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

632 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Ch™√l
);

633 
	}
}

648 
ITSètus
 
	$DAC_GëITSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
)

650 
ITSètus
 
bô°©us
 = 
RESET
;

651 
uöt32_t
 
íabÀ°©us
 = 0;

654 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

655 
	`as£π_∑øm
(
	`IS_DAC_IT
(
DAC_IT
));

658 
íabÀ°©us
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Ch™√l
)) ;

661 i‡(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Ch™√l
)Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

664 
bô°©us
 = 
SET
;

669 
bô°©us
 = 
RESET
;

672  
bô°©us
;

673 
	}
}

688 
	$DAC_CÀ¨ITPídögBô
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
)

691 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

692 
	`as£π_∑øm
(
	`IS_DAC_IT
(
DAC_IT
));

695 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Ch™√l
);

696 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STC5CD~1.C

285 
	~"°m32f4xx_πc.h
"

300 
	#RTC_TR_RESERVED_MASK
 ((
uöt32_t
)0x007F7F7F)

	)

301 
	#RTC_DR_RESERVED_MASK
 ((
uöt32_t
)0x00FFFF3F)

	)

302 
	#RTC_INIT_MASK
 ((
uöt32_t
)0xFFFFFFFF)

	)

303 
	#RTC_RSF_MASK
 ((
uöt32_t
)0xFFFFFF5F)

	)

304 
	#RTC_FLAGS_MASK
 ((
uöt32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

305 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

306 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

307 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 | \

308 
RTC_FLAG_RECALPF
 | 
RTC_FLAG_SHPF
))

	)

310 
	#INITMODE_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

311 
	#SYNCHRO_TIMEOUT
 ((
uöt32_t
Ë0x00020000)

	)

312 
	#RECALPF_TIMEOUT
 ((
uöt32_t
Ë0x00020000)

	)

313 
	#SHPF_TIMEOUT
 ((
uöt32_t
Ë0x00001000)

	)

318 
uöt8_t
 
RTC_ByãToBcd2
(uöt8_à
VÆue
);

319 
uöt8_t
 
RTC_Bcd2ToByã
(uöt8_à
VÆue
);

375 
Eº‹Sètus
 
	$RTC_DeInô
()

377 
__IO
 
uöt32_t
 
wutcou¡î
 = 0x00;

378 
uöt32_t
 
wutwf°©us
 = 0x00;

379 
Eº‹Sètus
 
°©us
 = 
ERROR
;

382 
RTC
->
WPR
 = 0xCA;

383 
RTC
->
WPR
 = 0x53;

386 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

388 
°©us
 = 
ERROR
;

393 
RTC
->
TR
 = (
uöt32_t
)0x00000000;

394 
RTC
->
DR
 = (
uöt32_t
)0x00002101;

396 
RTC
->
CR
 &(
uöt32_t
)0x00000007;

401 
wutwf°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

402 
wutcou¡î
++;

403 } (
wutcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
wutwf°©us
 == 0x00));

405 i‡((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
Ë=
RESET
)

407 
°©us
 = 
ERROR
;

412 
RTC
->
CR
 &(
uöt32_t
)0x00000000;

413 
RTC
->
WUTR
 = (
uöt32_t
)0x0000FFFF;

414 
RTC
->
PRER
 = (
uöt32_t
)0x007F00FF;

415 
RTC
->
CALIBR
 = (
uöt32_t
)0x00000000;

416 
RTC
->
ALRMAR
 = (
uöt32_t
)0x00000000;

417 
RTC
->
ALRMBR
 = (
uöt32_t
)0x00000000;

418 
RTC
->
SHIFTR
 = (
uöt32_t
)0x00000000;

419 
RTC
->
CALR
 = (
uöt32_t
)0x00000000;

420 
RTC
->
ALRMASSR
 = (
uöt32_t
)0x00000000;

421 
RTC
->
ALRMBSSR
 = (
uöt32_t
)0x00000000;

424 
RTC
->
ISR
 = (
uöt32_t
)0x00000000;

427 
RTC
->
TAFCR
 = 0x00000000;

429 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

431 
°©us
 = 
ERROR
;

435 
°©us
 = 
SUCCESS
;

441 
RTC
->
WPR
 = 0xFF;

443  
°©us
;

444 
	}
}

457 
Eº‹Sètus
 
	$RTC_Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
)

459 
Eº‹Sètus
 
°©us
 = 
ERROR
;

462 
	`as£π_∑øm
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InôSåu˘
->
RTC_HourF‹m©
));

463 
	`as£π_∑øm
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InôSåu˘
->
RTC_AsynchPªdiv
));

464 
	`as£π_∑øm
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InôSåu˘
->
RTC_SynchPªdiv
));

467 
RTC
->
WPR
 = 0xCA;

468 
RTC
->
WPR
 = 0x53;

471 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

473 
°©us
 = 
ERROR
;

478 
RTC
->
CR
 &((
uöt32_t
)~(
RTC_CR_FMT
));

480 
RTC
->
CR
 |((
uöt32_t
)(
RTC_InôSåu˘
->
RTC_HourF‹m©
));

483 
RTC
->
PRER
 = (
uöt32_t
)(
RTC_InôSåu˘
->
RTC_SynchPªdiv
);

484 
RTC
->
PRER
 |(
uöt32_t
)(
RTC_InôSåu˘
->
RTC_AsynchPªdiv
 << 16);

487 
	`RTC_ExôInôMode
();

489 
°©us
 = 
SUCCESS
;

492 
RTC
->
WPR
 = 0xFF;

494  
°©us
;

495 
	}
}

503 
	$RTC_Såu˘Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
)

506 
RTC_InôSåu˘
->
RTC_HourF‹m©
 = 
RTC_HourF‹m©_24
;

509 
RTC_InôSåu˘
->
RTC_AsynchPªdiv
 = (
uöt32_t
)0x7F;

512 
RTC_InôSåu˘
->
RTC_SynchPªdiv
 = (
uöt32_t
)0xFF;

513 
	}
}

525 
	$RTC_WrôePrŸe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

528 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

530 i‡(
NewSèã
 !
DISABLE
)

533 
RTC
->
WPR
 = 0xFF;

538 
RTC
->
WPR
 = 0xCA;

539 
RTC
->
WPR
 = 0x53;

541 
	}
}

552 
Eº‹Sètus
 
	$RTC_E¡îInôMode
()

554 
__IO
 
uöt32_t
 
öôcou¡î
 = 0x00;

555 
Eº‹Sètus
 
°©us
 = 
ERROR
;

556 
uöt32_t
 
öô°©us
 = 0x00;

559 i‡((
RTC
->
ISR
 & 
RTC_ISR_INITF
Ë=(
uöt32_t
)
RESET
)

562 
RTC
->
ISR
 = (
uöt32_t
)
RTC_INIT_MASK
;

567 
öô°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

568 
öôcou¡î
++;

569 } (
öôcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
öô°©us
 == 0x00));

571 i‡((
RTC
->
ISR
 & 
RTC_ISR_INITF
Ë!
RESET
)

573 
°©us
 = 
SUCCESS
;

577 
°©us
 = 
ERROR
;

582 
°©us
 = 
SUCCESS
;

585  (
°©us
);

586 
	}
}

597 
	$RTC_ExôInôMode
()

600 
RTC
->
ISR
 &(
uöt32_t
)~
RTC_ISR_INIT
;

601 
	}
}

619 
Eº‹Sètus
 
	$RTC_WaôF‹Synchro
()

621 
__IO
 
uöt32_t
 
synchrocou¡î
 = 0;

622 
Eº‹Sètus
 
°©us
 = 
ERROR
;

623 
uöt32_t
 
synchro°©us
 = 0x00;

626 
RTC
->
WPR
 = 0xCA;

627 
RTC
->
WPR
 = 0x53;

630 
RTC
->
ISR
 &(
uöt32_t
)
RTC_RSF_MASK
;

635 
synchro°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

636 
synchrocou¡î
++;

637 } (
synchrocou¡î
 !
SYNCHRO_TIMEOUT
Ë&& (
synchro°©us
 == 0x00));

639 i‡((
RTC
->
ISR
 & 
RTC_ISR_RSF
Ë!
RESET
)

641 
°©us
 = 
SUCCESS
;

645 
°©us
 = 
ERROR
;

649 
RTC
->
WPR
 = 0xFF;

651  (
°©us
);

652 
	}
}

662 
Eº‹Sètus
 
	$RTC_RefClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

664 
Eº‹Sètus
 
°©us
 = 
ERROR
;

667 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

670 
RTC
->
WPR
 = 0xCA;

671 
RTC
->
WPR
 = 0x53;

674 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

676 
°©us
 = 
ERROR
;

680 i‡(
NewSèã
 !
DISABLE
)

683 
RTC
->
CR
 |
RTC_CR_REFCKON
;

688 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

691 
	`RTC_ExôInôMode
();

693 
°©us
 = 
SUCCESS
;

697 
RTC
->
WPR
 = 0xFF;

699  
°©us
;

700 
	}
}

710 
	$RTC_By∑ssShadowCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

713 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

716 
RTC
->
WPR
 = 0xCA;

717 
RTC
->
WPR
 = 0x53;

719 i‡(
NewSèã
 !
DISABLE
)

722 
RTC
->
CR
 |(
uöt8_t
)
RTC_CR_BYPSHAD
;

727 
RTC
->
CR
 &(
uöt8_t
)~
RTC_CR_BYPSHAD
;

731 
RTC
->
WPR
 = 0xFF;

732 
	}
}

765 
Eº‹Sètus
 
	$RTC_SëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
)

767 
uöt32_t
 
tm¥eg
 = 0;

768 
Eº‹Sètus
 
°©us
 = 
ERROR
;

771 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

773 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

775 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

777 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
RTC_TimeSåu˘
->
RTC_Hours
));

778 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_TimeSåu˘
->
RTC_H12
));

782 
RTC_TimeSåu˘
->
RTC_H12
 = 0x00;

783 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
RTC_TimeSåu˘
->
RTC_Hours
));

785 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
RTC_TimeSåu˘
->
RTC_Möuãs
));

786 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
RTC_TimeSåu˘
->
RTC_Sec⁄ds
));

790 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

792 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Hours
);

793 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
tm¥eg
));

794 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_TimeSåu˘
->
RTC_H12
));

798 
RTC_TimeSåu˘
->
RTC_H12
 = 0x00;

799 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Hours
)));

801 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Möuãs
)));

802 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Sec⁄ds
)));

806 i‡(
RTC_F‹m©
 !
RTC_F‹m©_BIN
)

808 
tm¥eg
 = (((
uöt32_t
)(
RTC_TimeSåu˘
->
RTC_Hours
) << 16) | \

809 ((
uöt32_t
)(
RTC_TimeSåu˘
->
RTC_Möuãs
) << 8) | \

810 ((
uöt32_t
)
RTC_TimeSåu˘
->
RTC_Sec⁄ds
) | \

811 ((
uöt32_t
)(
RTC_TimeSåu˘
->
RTC_H12
) << 16));

815 
tm¥eg
 = (
uöt32_t
)(((uöt32_t)
	`RTC_ByãToBcd2
(
RTC_TimeSåu˘
->
RTC_Hours
) << 16) | \

816 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_TimeSåu˘
->
RTC_Möuãs
) << 8) | \

817 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_TimeSåu˘
->
RTC_Sec⁄ds
)) | \

818 (((
uöt32_t
)
RTC_TimeSåu˘
->
RTC_H12
) << 16));

822 
RTC
->
WPR
 = 0xCA;

823 
RTC
->
WPR
 = 0x53;

826 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

828 
°©us
 = 
ERROR
;

833 
RTC
->
TR
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_TR_RESERVED_MASK
);

836 
	`RTC_ExôInôMode
();

839 i‡((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
Ë=
RESET
)

841 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

843 
°©us
 = 
ERROR
;

847 
°©us
 = 
SUCCESS
;

852 
°©us
 = 
SUCCESS
;

856 
RTC
->
WPR
 = 0xFF;

858  
°©us
;

859 
	}
}

868 
	$RTC_TimeSåu˘Inô
(
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
)

871 
RTC_TimeSåu˘
->
RTC_H12
 = 
RTC_H12_AM
;

872 
RTC_TimeSåu˘
->
RTC_Hours
 = 0;

873 
RTC_TimeSåu˘
->
RTC_Möuãs
 = 0;

874 
RTC_TimeSåu˘
->
RTC_Sec⁄ds
 = 0;

875 
	}
}

887 
	$RTC_GëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
)

889 
uöt32_t
 
tm¥eg
 = 0;

892 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

895 
tm¥eg
 = (
uöt32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

898 
RTC_TimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

899 
RTC_TimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

900 
RTC_TimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)(
tm¥eg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

901 
RTC_TimeSåu˘
->
RTC_H12
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_TR_PM
)) >> 16);

904 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

907 
RTC_TimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_TimeStruct->RTC_Hours);

908 
RTC_TimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_TimeStruct->RTC_Minutes);

909 
RTC_TimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_TimeStruct->RTC_Seconds);

911 
	}
}

920 
uöt32_t
 
	$RTC_GëSubSec⁄d
()

922 
uöt32_t
 
tm¥eg
 = 0;

925 
tm¥eg
 = (
uöt32_t
)(
RTC
->
SSR
);

928 (Ë(
RTC
->
DR
);

930  (
tm¥eg
);

931 
	}
}

945 
Eº‹Sètus
 
	$RTC_SëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
)

947 
uöt32_t
 
tm¥eg
 = 0;

948 
Eº‹Sètus
 
°©us
 = 
ERROR
;

951 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

953 i‡((
RTC_F‹m©
 =
RTC_F‹m©_BIN
Ë&& ((
RTC_D©eSåu˘
->
RTC_M⁄th
 & 0x10) == 0x10))

955 
RTC_D©eSåu˘
->
RTC_M⁄th
 = (RTC_D©eSåu˘->RTC_M⁄th & (
uöt32_t
)~(0x10)) + 0x0A;

957 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

959 
	`as£π_∑øm
(
	`IS_RTC_YEAR
(
RTC_D©eSåu˘
->
RTC_Yór
));

960 
	`as£π_∑øm
(
	`IS_RTC_MONTH
(
RTC_D©eSåu˘
->
RTC_M⁄th
));

961 
	`as£π_∑øm
(
	`IS_RTC_DATE
(
RTC_D©eSåu˘
->
RTC_D©e
));

965 
	`as£π_∑øm
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToByã
(
RTC_D©eSåu˘
->
RTC_Yór
)));

966 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_D©eSåu˘
->
RTC_M⁄th
);

967 
	`as£π_∑øm
(
	`IS_RTC_MONTH
(
tm¥eg
));

968 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_D©eSåu˘
->
RTC_D©e
);

969 
	`as£π_∑øm
(
	`IS_RTC_DATE
(
tm¥eg
));

971 
	`as£π_∑øm
(
	`IS_RTC_WEEKDAY
(
RTC_D©eSåu˘
->
RTC_WìkDay
));

974 i‡(
RTC_F‹m©
 !
RTC_F‹m©_BIN
)

976 
tm¥eg
 = ((((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_Yór
) << 16) | \

977 (((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_M⁄th
) << 8) | \

978 ((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_D©e
) | \

979 (((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_WìkDay
) << 13));

983 
tm¥eg
 = (((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_D©eSåu˘
->
RTC_Yór
) << 16) | \

984 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_D©eSåu˘
->
RTC_M⁄th
) << 8) | \

985 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_D©eSåu˘
->
RTC_D©e
)) | \

986 ((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_WìkDay
 << 13));

990 
RTC
->
WPR
 = 0xCA;

991 
RTC
->
WPR
 = 0x53;

994 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

996 
°©us
 = 
ERROR
;

1001 
RTC
->
DR
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_DR_RESERVED_MASK
);

1004 
	`RTC_ExôInôMode
();

1007 i‡((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
Ë=
RESET
)

1009 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

1011 
°©us
 = 
ERROR
;

1015 
°©us
 = 
SUCCESS
;

1020 
°©us
 = 
SUCCESS
;

1024 
RTC
->
WPR
 = 0xFF;

1026  
°©us
;

1027 
	}
}

1036 
	$RTC_D©eSåu˘Inô
(
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
)

1039 
RTC_D©eSåu˘
->
RTC_WìkDay
 = 
RTC_Wìkday_M⁄day
;

1040 
RTC_D©eSåu˘
->
RTC_D©e
 = 1;

1041 
RTC_D©eSåu˘
->
RTC_M⁄th
 = 
RTC_M⁄th_J™u¨y
;

1042 
RTC_D©eSåu˘
->
RTC_Yór
 = 0;

1043 
	}
}

1055 
	$RTC_GëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
)

1057 
uöt32_t
 
tm¥eg
 = 0;

1060 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

1063 
tm¥eg
 = (
uöt32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1066 
RTC_D©eSåu˘
->
RTC_Yór
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1067 
RTC_D©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1068 
RTC_D©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)(
tm¥eg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1069 
RTC_D©eSåu˘
->
RTC_WìkDay
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_DR_WDU
)) >> 13);

1072 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

1075 
RTC_D©eSåu˘
->
RTC_Yór
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_DateStruct->RTC_Year);

1076 
RTC_D©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_DateStruct->RTC_Month);

1077 
RTC_D©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_DateStruct->RTC_Date);

1079 
	}
}

1115 
	$RTC_SëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
)

1117 
uöt32_t
 
tm¥eg
 = 0;

1120 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

1121 
	`as£π_∑øm
(
	`IS_RTC_ALARM
(
RTC_Aœrm
));

1122 
	`as£π_∑øm
(
	`IS_ALARM_MASK
(
RTC_AœrmSåu˘
->
RTC_AœrmMask
));

1123 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
));

1125 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

1127 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

1129 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
));

1130 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
));

1134 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = 0x00;

1135 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
));

1137 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
));

1138 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
));

1140 if(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 =
RTC_AœrmD©eWìkDaySñ_D©e
)

1142 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
));

1146 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
));

1151 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

1153 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
);

1154 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
tm¥eg
));

1155 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
));

1159 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = 0x00;

1160 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
)));

1163 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
)));

1164 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
)));

1166 if(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 =
RTC_AœrmD©eWìkDaySñ_D©e
)

1168 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
);

1169 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tm¥eg
));

1173 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
);

1174 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tm¥eg
));

1179 i‡(
RTC_F‹m©
 !
RTC_F‹m©_BIN
)

1181 
tm¥eg
 = (((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
) << 16) | \

1182 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
) << 8) | \

1183 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
) | \

1184 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
) << 16) | \

1185 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
) << 24) | \

1186 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
) | \

1187 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmMask
));

1191 
tm¥eg
 = (((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
) << 16) | \

1192 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
) << 8) | \

1193 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
)) | \

1194 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
) << 16) | \

1195 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
) << 24) | \

1196 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
) | \

1197 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmMask
));

1201 
RTC
->
WPR
 = 0xCA;

1202 
RTC
->
WPR
 = 0x53;

1205 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1207 
RTC
->
ALRMAR
 = (
uöt32_t
)
tm¥eg
;

1211 
RTC
->
ALRMBR
 = (
uöt32_t
)
tm¥eg
;

1215 
RTC
->
WPR
 = 0xFF;

1216 
	}
}

1226 
	$RTC_AœrmSåu˘Inô
(
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
)

1229 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1230 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
 = 0;

1231 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
 = 0;

1232 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
 = 0;

1235 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 = 
RTC_AœrmD©eWìkDaySñ_D©e
;

1236 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
 = 1;

1239 
RTC_AœrmSåu˘
->
RTC_AœrmMask
 = 
RTC_AœrmMask_N⁄e
;

1240 
	}
}

1256 
	$RTC_GëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
)

1258 
uöt32_t
 
tm¥eg
 = 0;

1261 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

1262 
	`as£π_∑øm
(
	`IS_RTC_ALARM
(
RTC_Aœrm
));

1265 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1267 
tm¥eg
 = (
uöt32_t
)(
RTC
->
ALRMAR
);

1271 
tm¥eg
 = (
uöt32_t
)(
RTC
->
ALRMBR
);

1275 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
 = (
uöt32_t
)((
tm¥eg
 & (
RTC_ALRMAR_HT
 | \

1276 
RTC_ALRMAR_HU
)) >> 16);

1277 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
 = (
uöt32_t
)((
tm¥eg
 & (
RTC_ALRMAR_MNT
 | \

1278 
RTC_ALRMAR_MNU
)) >> 8);

1279 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
 = (
uöt32_t
)(
tm¥eg
 & (
RTC_ALRMAR_ST
 | \

1280 
RTC_ALRMAR_SU
));

1281 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = (
uöt32_t
)((
tm¥eg
 & 
RTC_ALRMAR_PM
) >> 16);

1282 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
 = (
uöt32_t
)((
tm¥eg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1283 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_ALRMAR_WDSEL
);

1284 
RTC_AœrmSåu˘
->
RTC_AœrmMask
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_AœrmMask_AŒ
);

1286 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

1288 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct-> \

1289 
RTC_AœrmTime
.
RTC_Hours
);

1290 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct-> \

1291 
RTC_AœrmTime
.
RTC_Möuãs
);

1292 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct-> \

1293 
RTC_AœrmTime
.
RTC_Sec⁄ds
);

1294 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1296 
	}
}

1310 
Eº‹Sètus
 
	$RTC_AœrmCmd
(
uöt32_t
 
RTC_Aœrm
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1312 
__IO
 
uöt32_t
 
Æ¨mcou¡î
 = 0x00;

1313 
uöt32_t
 
Æ¨m°©us
 = 0x00;

1314 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1317 
	`as£π_∑øm
(
	`IS_RTC_CMD_ALARM
(
RTC_Aœrm
));

1318 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1321 
RTC
->
WPR
 = 0xCA;

1322 
RTC
->
WPR
 = 0x53;

1325 i‡(
NewSèã
 !
DISABLE
)

1327 
RTC
->
CR
 |(
uöt32_t
)
RTC_Aœrm
;

1329 
°©us
 = 
SUCCESS
;

1334 
RTC
->
CR
 &(
uöt32_t
)~
RTC_Aœrm
;

1339 
Æ¨m°©us
 = 
RTC
->
ISR
 & (
RTC_Aœrm
 >> 8);

1340 
Æ¨mcou¡î
++;

1341 } (
Æ¨mcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
Æ¨m°©us
 == 0x00));

1343 i‡((
RTC
->
ISR
 & (
RTC_Aœrm
 >> 8)Ë=
RESET
)

1345 
°©us
 = 
ERROR
;

1349 
°©us
 = 
SUCCESS
;

1354 
RTC
->
WPR
 = 0xFF;

1356  
°©us
;

1357 
	}
}

1404 
	$RTC_AœrmSubSec⁄dC⁄fig
(
uöt32_t
 
RTC_Aœrm
, uöt32_à
RTC_AœrmSubSec⁄dVÆue
, uöt32_à
RTC_AœrmSubSec⁄dMask
)

1406 
uöt32_t
 
tm¥eg
 = 0;

1409 
	`as£π_∑øm
(
	`IS_RTC_ALARM
(
RTC_Aœrm
));

1410 
	`as£π_∑øm
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_AœrmSubSec⁄dVÆue
));

1411 
	`as£π_∑øm
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_AœrmSubSec⁄dMask
));

1414 
RTC
->
WPR
 = 0xCA;

1415 
RTC
->
WPR
 = 0x53;

1418 
tm¥eg
 = (
uöt32_t
Ë(uöt32_t)(
RTC_AœrmSubSec⁄dVÆue
Ë| (uöt32_t)(
RTC_AœrmSubSec⁄dMask
);

1420 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1423 
RTC
->
ALRMASSR
 = 
tm¥eg
;

1428 
RTC
->
ALRMBSSR
 = 
tm¥eg
;

1432 
RTC
->
WPR
 = 0xFF;

1434 
	}
}

1445 
uöt32_t
 
	$RTC_GëAœrmSubSec⁄d
(
uöt32_t
 
RTC_Aœrm
)

1447 
uöt32_t
 
tm¥eg
 = 0;

1450 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1452 
tm¥eg
 = (
uöt32_t
)((
RTC
->
ALRMASSR
Ë& 
RTC_ALRMASSR_SS
);

1456 
tm¥eg
 = (
uöt32_t
)((
RTC
->
ALRMBSSR
Ë& 
RTC_ALRMBSSR_SS
);

1459  (
tm¥eg
);

1460 
	}
}

1494 
	$RTC_WakeUpClockC⁄fig
(
uöt32_t
 
RTC_WakeUpClock
)

1497 
	`as£π_∑øm
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1500 
RTC
->
WPR
 = 0xCA;

1501 
RTC
->
WPR
 = 0x53;

1504 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_WUCKSEL
;

1507 
RTC
->
CR
 |(
uöt32_t
)
RTC_WakeUpClock
;

1510 
RTC
->
WPR
 = 0xFF;

1511 
	}
}

1521 
	$RTC_SëWakeUpCou¡î
(
uöt32_t
 
RTC_WakeUpCou¡î
)

1524 
	`as£π_∑øm
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou¡î
));

1527 
RTC
->
WPR
 = 0xCA;

1528 
RTC
->
WPR
 = 0x53;

1531 
RTC
->
WUTR
 = (
uöt32_t
)
RTC_WakeUpCou¡î
;

1534 
RTC
->
WPR
 = 0xFF;

1535 
	}
}

1542 
uöt32_t
 
	$RTC_GëWakeUpCou¡î
()

1545  ((
uöt32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1546 
	}
}

1554 
Eº‹Sètus
 
	$RTC_WakeUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1556 
__IO
 
uöt32_t
 
wutcou¡î
 = 0x00;

1557 
uöt32_t
 
wutwf°©us
 = 0x00;

1558 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1561 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1564 
RTC
->
WPR
 = 0xCA;

1565 
RTC
->
WPR
 = 0x53;

1567 i‡(
NewSèã
 !
DISABLE
)

1570 
RTC
->
CR
 |(
uöt32_t
)
RTC_CR_WUTE
;

1571 
°©us
 = 
SUCCESS
;

1576 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_WUTE
;

1580 
wutwf°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1581 
wutcou¡î
++;

1582 } (
wutcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
wutwf°©us
 == 0x00));

1584 i‡((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
Ë=
RESET
)

1586 
°©us
 = 
ERROR
;

1590 
°©us
 = 
SUCCESS
;

1595 
RTC
->
WPR
 = 0xFF;

1597  
°©us
;

1598 
	}
}

1631 
	$RTC_DayLightSavögC⁄fig
(
uöt32_t
 
RTC_DayLightSavög
, uöt32_à
RTC_St‹eO≥øti⁄
)

1634 
	`as£π_∑øm
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavög
));

1635 
	`as£π_∑øm
(
	`IS_RTC_STORE_OPERATION
(
RTC_St‹eO≥øti⁄
));

1638 
RTC
->
WPR
 = 0xCA;

1639 
RTC
->
WPR
 = 0x53;

1642 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_CR_BCK
);

1645 
RTC
->
CR
 |(
uöt32_t
)(
RTC_DayLightSavög
 | 
RTC_St‹eO≥øti⁄
);

1648 
RTC
->
WPR
 = 0xFF;

1649 
	}
}

1658 
uöt32_t
 
	$RTC_GëSt‹eO≥øti⁄
()

1660  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1661 
	}
}

1697 
	$RTC_OuçutC⁄fig
(
uöt32_t
 
RTC_Ouçut
, uöt32_à
RTC_OuçutPﬁ¨ôy
)

1700 
	`as£π_∑øm
(
	`IS_RTC_OUTPUT
(
RTC_Ouçut
));

1701 
	`as£π_∑øm
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuçutPﬁ¨ôy
));

1704 
RTC
->
WPR
 = 0xCA;

1705 
RTC
->
WPR
 = 0x53;

1708 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1711 
RTC
->
CR
 |(
uöt32_t
)(
RTC_Ouçut
 | 
RTC_OuçutPﬁ¨ôy
);

1714 
RTC
->
WPR
 = 0xFF;

1715 
	}
}

1751 
Eº‹Sètus
 
	$RTC_Cﬂr£CÆibC⁄fig
(
uöt32_t
 
RTC_CÆibSign
, uöt32_à
VÆue
)

1753 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1756 
	`as£π_∑øm
(
	`IS_RTC_CALIB_SIGN
(
RTC_CÆibSign
));

1757 
	`as£π_∑øm
(
	`IS_RTC_CALIB_VALUE
(
VÆue
));

1760 
RTC
->
WPR
 = 0xCA;

1761 
RTC
->
WPR
 = 0x53;

1764 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

1766 
°©us
 = 
ERROR
;

1771 
RTC
->
CALIBR
 = (
uöt32_t
)(
RTC_CÆibSign
 | 
VÆue
);

1773 
	`RTC_ExôInôMode
();

1775 
°©us
 = 
SUCCESS
;

1779 
RTC
->
WPR
 = 0xFF;

1781  
°©us
;

1782 
	}
}

1792 
Eº‹Sètus
 
	$RTC_Cﬂr£CÆibCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1794 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1797 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1800 
RTC
->
WPR
 = 0xCA;

1801 
RTC
->
WPR
 = 0x53;

1804 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

1806 
°©us
 = 
ERROR
;

1810 i‡(
NewSèã
 !
DISABLE
)

1813 
RTC
->
CR
 |(
uöt32_t
)
RTC_CR_DCE
;

1818 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_DCE
;

1821 
	`RTC_ExôInôMode
();

1823 
°©us
 = 
SUCCESS
;

1827 
RTC
->
WPR
 = 0xFF;

1829  
°©us
;

1830 
	}
}

1838 
	$RTC_CÆibOuçutCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1841 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1844 
RTC
->
WPR
 = 0xCA;

1845 
RTC
->
WPR
 = 0x53;

1847 i‡(
NewSèã
 !
DISABLE
)

1850 
RTC
->
CR
 |(
uöt32_t
)
RTC_CR_COE
;

1855 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_COE
;

1859 
RTC
->
WPR
 = 0xFF;

1860 
	}
}

1870 
	$RTC_CÆibOuçutC⁄fig
(
uöt32_t
 
RTC_CÆibOuçut
)

1873 
	`as£π_∑øm
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CÆibOuçut
));

1876 
RTC
->
WPR
 = 0xCA;

1877 
RTC
->
WPR
 = 0x53;

1880 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_CR_COSEL
);

1883 
RTC
->
CR
 |(
uöt32_t
)
RTC_CÆibOuçut
;

1886 
RTC
->
WPR
 = 0xFF;

1887 
	}
}

1906 
Eº‹Sètus
 
	$RTC_SmoŸhCÆibC⁄fig
(
uöt32_t
 
RTC_SmoŸhCÆibPîiod
,

1907 
uöt32_t
 
RTC_SmoŸhCÆibPlusPul£s
,

1908 
uöt32_t
 
RTC_SmouthCÆibMöusPul£sVÆue
)

1910 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1911 
uöt32_t
 
ªˇÕfcou¡
 = 0;

1914 
	`as£π_∑øm
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmoŸhCÆibPîiod
));

1915 
	`as£π_∑øm
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmoŸhCÆibPlusPul£s
));

1916 
	`as£π_∑øm
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCÆibMöusPul£sVÆue
));

1919 
RTC
->
WPR
 = 0xCA;

1920 
RTC
->
WPR
 = 0x53;

1923 i‡((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
Ë!
RESET
)

1926 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
Ë!
RESET
Ë&& (
ªˇÕfcou¡
 !
RECALPF_TIMEOUT
))

1928 
ªˇÕfcou¡
++;

1933 i‡((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
Ë=
RESET
)

1936 
RTC
->
CALR
 = (
uöt32_t
)((uöt32_t)
RTC_SmoŸhCÆibPîiod
 | (uöt32_t)
RTC_SmoŸhCÆibPlusPul£s
 | (uöt32_t)
RTC_SmouthCÆibMöusPul£sVÆue
);

1938 
°©us
 = 
SUCCESS
;

1942 
°©us
 = 
ERROR
;

1946 
RTC
->
WPR
 = 0xFF;

1948  (
Eº‹Sètus
)(
°©us
);

1949 
	}
}

1982 
	$RTC_TimeSèmpCmd
(
uöt32_t
 
RTC_TimeSèmpEdge
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1984 
uöt32_t
 
tm¥eg
 = 0;

1987 
	`as£π_∑øm
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSèmpEdge
));

1988 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1991 
tm¥eg
 = (
uöt32_t
)(
RTC
->
CR
 & (uöt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1994 i‡(
NewSèã
 !
DISABLE
)

1996 
tm¥eg
 |(
uöt32_t
)(
RTC_TimeSèmpEdge
 | 
RTC_CR_TSE
);

2000 
tm¥eg
 |(
uöt32_t
)(
RTC_TimeSèmpEdge
);

2004 
RTC
->
WPR
 = 0xCA;

2005 
RTC
->
WPR
 = 0x53;

2008 
RTC
->
CR
 = (
uöt32_t
)
tm¥eg
;

2011 
RTC
->
WPR
 = 0xFF;

2012 
	}
}

2026 
	$RTC_GëTimeSèmp
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_SèmpTimeSåu˘
,

2027 
RTC_D©eTy≥Def
* 
RTC_SèmpD©eSåu˘
)

2029 
uöt32_t
 
tm±ime
 = 0, 
tmpd©e
 = 0;

2032 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

2035 
tm±ime
 = (
uöt32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2036 
tmpd©e
 = (
uöt32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2039 
RTC_SèmpTimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)((
tm±ime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2040 
RTC_SèmpTimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)((
tm±ime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2041 
RTC_SèmpTimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)(
tm±ime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2042 
RTC_SèmpTimeSåu˘
->
RTC_H12
 = (
uöt8_t
)((
tm±ime
 & (
RTC_TR_PM
)) >> 16);

2045 
RTC_SèmpD©eSåu˘
->
RTC_Yór
 = 0;

2046 
RTC_SèmpD©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)((
tmpd©e
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2047 
RTC_SèmpD©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)(
tmpd©e
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2048 
RTC_SèmpD©eSåu˘
->
RTC_WìkDay
 = (
uöt8_t
)((
tmpd©e
 & (
RTC_DR_WDU
)) >> 13);

2051 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

2054 
RTC_SèmpTimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampTimeStruct->RTC_Hours);

2055 
RTC_SèmpTimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampTimeStruct->RTC_Minutes);

2056 
RTC_SèmpTimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampTimeStruct->RTC_Seconds);

2059 
RTC_SèmpD©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampDateStruct->RTC_Month);

2060 
RTC_SèmpD©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampDateStruct->RTC_Date);

2061 
RTC_SèmpD©eSåu˘
->
RTC_WìkDay
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampDateStruct->RTC_WeekDay);

2063 
	}
}

2070 
uöt32_t
 
	$RTC_GëTimeSèmpSubSec⁄d
()

2073  (
uöt32_t
)(
RTC
->
TSSSR
);

2074 
	}
}

2105 
	$RTC_Tam≥rTriggîC⁄fig
(
uöt32_t
 
RTC_Tam≥r
, uöt32_à
RTC_Tam≥rTriggî
)

2108 
	`as£π_∑øm
(
	`IS_RTC_TAMPER
(
RTC_Tam≥r
));

2109 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_Tam≥rTriggî
));

2111 i‡(
RTC_Tam≥rTriggî
 =
RTC_Tam≥rTriggî_RisögEdge
)

2114 
RTC
->
TAFCR
 &(
uöt32_t
)((uöt32_t)~(
RTC_Tam≥r
 << 1));

2119 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_Tam≥r
 << 1);

2121 
	}
}

2131 
	$RTC_Tam≥rCmd
(
uöt32_t
 
RTC_Tam≥r
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2134 
	`as£π_∑øm
(
	`IS_RTC_TAMPER
(
RTC_Tam≥r
));

2135 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2137 i‡(
NewSèã
 !
DISABLE
)

2140 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥r
;

2145 
RTC
->
TAFCR
 &(
uöt32_t
)~
RTC_Tam≥r
;

2147 
	}
}

2162 
	$RTC_Tam≥rFûãrC⁄fig
(
uöt32_t
 
RTC_Tam≥rFûãr
)

2165 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_FILTER
(
RTC_Tam≥rFûãr
));

2168 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPFLT
);

2171 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥rFûãr
;

2172 
	}
}

2196 
	$RTC_Tam≥rSam∂ögFªqC⁄fig
(
uöt32_t
 
RTC_Tam≥rSam∂ögFªq
)

2199 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_Tam≥rSam∂ögFªq
));

2202 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2205 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥rSam∂ögFªq
;

2206 
	}
}

2219 
	$RTC_Tam≥rPösPªch¨geDuøti⁄
(
uöt32_t
 
RTC_Tam≥rPªch¨geDuøti⁄
)

2222 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_Tam≥rPªch¨geDuøti⁄
));

2225 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2228 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥rPªch¨geDuøti⁄
;

2229 
	}
}

2239 
	$RTC_TimeSèmpOnTam≥rDëe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2242 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2244 i‡(
NewSèã
 !
DISABLE
)

2247 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_TAFCR_TAMPTS
;

2252 
RTC
->
TAFCR
 &(
uöt32_t
)~
RTC_TAFCR_TAMPTS
;

2254 
	}
}

2262 
	$RTC_Tam≥rPuŒUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2265 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2267 i‡(
NewSèã
 !
DISABLE
)

2270 
RTC
->
TAFCR
 &(
uöt32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2275 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_TAFCR_TAMPPUDIS
;

2277 
	}
}

2303 
	$RTC_WrôeBackupRegi°î
(
uöt32_t
 
RTC_BKP_DR
, uöt32_à
D©a
)

2305 
__IO
 
uöt32_t
 
tmp
 = 0;

2308 
	`as£π_∑øm
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2310 
tmp
 = 
RTC_BASE
 + 0x50;

2311 
tmp
 +(
RTC_BKP_DR
 * 4);

2314 *(
__IO
 
uöt32_t
 *)
tmp
 = (uöt32_t)
D©a
;

2315 
	}
}

2324 
uöt32_t
 
	$RTC_RódBackupRegi°î
(
uöt32_t
 
RTC_BKP_DR
)

2326 
__IO
 
uöt32_t
 
tmp
 = 0;

2329 
	`as£π_∑øm
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2331 
tmp
 = 
RTC_BASE
 + 0x50;

2332 
tmp
 +(
RTC_BKP_DR
 * 4);

2335  (*(
__IO
 
uöt32_t
 *)
tmp
);

2336 
	}
}

2363 
	$RTC_Tam≥rPöSñe˘i⁄
(
uöt32_t
 
RTC_Tam≥rPö
)

2366 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_PIN
(
RTC_Tam≥rPö
));

2368 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2369 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_Tam≥rPö
);

2370 
	}
}

2380 
	$RTC_TimeSèmpPöSñe˘i⁄
(
uöt32_t
 
RTC_TimeSèmpPö
)

2383 
	`as£π_∑øm
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSèmpPö
));

2385 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TSINSEL
);

2386 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_TimeSèmpPö
);

2387 
	}
}

2399 
	$RTC_OuçutTy≥C⁄fig
(
uöt32_t
 
RTC_OuçutTy≥
)

2402 
	`as£π_∑øm
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuçutTy≥
));

2404 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2405 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_OuçutTy≥
);

2406 
	}
}

2437 
Eº‹Sètus
 
	$RTC_SynchroShi·C⁄fig
(
uöt32_t
 
RTC_Shi·Add1S
, uöt32_à
RTC_Shi·SubFS
)

2439 
Eº‹Sètus
 
°©us
 = 
ERROR
;

2440 
uöt32_t
 
shpfcou¡
 = 0;

2443 
	`as£π_∑øm
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_Shi·Add1S
));

2444 
	`as£π_∑øm
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_Shi·SubFS
));

2447 
RTC
->
WPR
 = 0xCA;

2448 
RTC
->
WPR
 = 0x53;

2451 i‡((
RTC
->
ISR
 & 
RTC_ISR_SHPF
Ë!
RESET
)

2454 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
Ë!
RESET
Ë&& (
shpfcou¡
 !
SHPF_TIMEOUT
))

2456 
shpfcou¡
++;

2461 i‡((
RTC
->
ISR
 & 
RTC_ISR_SHPF
Ë=
RESET
)

2464 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
Ë=
RESET
)

2467 
RTC
->
SHIFTR
 = (
uöt32_t
)(uöt32_t)(
RTC_Shi·SubFS
Ë| (uöt32_t)(
RTC_Shi·Add1S
);

2469 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

2471 
°©us
 = 
ERROR
;

2475 
°©us
 = 
SUCCESS
;

2480 
°©us
 = 
ERROR
;

2485 
°©us
 = 
ERROR
;

2489 
RTC
->
WPR
 = 0xFF;

2491  (
Eº‹Sètus
)(
°©us
);

2492 
	}
}

2557 
	$RTC_ITC⁄fig
(
uöt32_t
 
RTC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2560 
	`as£π_∑øm
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2561 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2564 
RTC
->
WPR
 = 0xCA;

2565 
RTC
->
WPR
 = 0x53;

2567 i‡(
NewSèã
 !
DISABLE
)

2570 
RTC
->
CR
 |(
uöt32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2572 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2577 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_IT
 & (uöt32_t)~
RTC_TAFCR_TAMPIE
);

2579 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2582 
RTC
->
WPR
 = 0xFF;

2583 
	}
}

2605 
FœgSètus
 
	$RTC_GëFœgSètus
(
uöt32_t
 
RTC_FLAG
)

2607 
FœgSètus
 
bô°©us
 = 
RESET
;

2608 
uöt32_t
 
tm¥eg
 = 0;

2611 
	`as£π_∑øm
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2614 
tm¥eg
 = (
uöt32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2617 i‡((
tm¥eg
 & 
RTC_FLAG
Ë!(
uöt32_t
)
RESET
)

2619 
bô°©us
 = 
SET
;

2623 
bô°©us
 = 
RESET
;

2625  
bô°©us
;

2626 
	}
}

2641 
	$RTC_CÀ¨Fœg
(
uöt32_t
 
RTC_FLAG
)

2644 
	`as£π_∑øm
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2647 
RTC
->
ISR
 = (
uöt32_t
)((uöt32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2648 
	}
}

2661 
ITSètus
 
	$RTC_GëITSètus
(
uöt32_t
 
RTC_IT
)

2663 
ITSètus
 
bô°©us
 = 
RESET
;

2664 
uöt32_t
 
tm¥eg
 = 0, 
íabÀ°©us
 = 0;

2667 
	`as£π_∑øm
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2670 
tm¥eg
 = (
uöt32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2673 
íabÀ°©us
 = (
uöt32_t
)((
RTC
->
CR
 & 
RTC_IT
Ë| (
tm¥eg
 & (RTC_IT >> 15)));

2676 
tm¥eg
 = (
uöt32_t
)((
RTC
->
ISR
 & (uöt32_t)(
RTC_IT
 >> 4)));

2679 i‡((
íabÀ°©us
 !(
uöt32_t
)
RESET
Ë&& ((
tm¥eg
 & 0x0000FFFF) != (uint32_t)RESET))

2681 
bô°©us
 = 
SET
;

2685 
bô°©us
 = 
RESET
;

2687  
bô°©us
;

2688 
	}
}

2701 
	$RTC_CÀ¨ITPídögBô
(
uöt32_t
 
RTC_IT
)

2703 
uöt32_t
 
tm¥eg
 = 0;

2706 
	`as£π_∑øm
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2709 
tm¥eg
 = (
uöt32_t
)(
RTC_IT
 >> 4);

2712 
RTC
->
ISR
 = (
uöt32_t
)((uöt32_t)(~((
tm¥eg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2713 
	}
}

2724 
uöt8_t
 
	$RTC_ByãToBcd2
(
uöt8_t
 
VÆue
)

2726 
uöt8_t
 
bcdhigh
 = 0;

2728 
VÆue
 >= 10)

2730 
bcdhigh
++;

2731 
VÆue
 -= 10;

2734  ((
uöt8_t
)(
bcdhigh
 << 4Ë| 
VÆue
);

2735 
	}
}

2742 
uöt8_t
 
	$RTC_Bcd2ToByã
(
uöt8_t
 
VÆue
)

2744 
uöt8_t
 
tmp
 = 0;

2745 
tmp
 = ((
uöt8_t
)(
VÆue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2746  (
tmp
 + (
VÆue
 & (
uöt8_t
)0x0F));

2747 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STD034~1.C

47 
	~"°m32f4xx_hash.h
"

60 
	#SHA1BUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

93 
Eº‹Sètus
 
	$HASH_SHA1
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[20])

95 
HASH_InôTy≥Def
 
SHA1_HASH_InôSåu˘uª
;

96 
HASH_MsgDige°
 
SHA1_MesßgeDige°
;

97 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

98 
uöt32_t
 
i
 = 0;

99 
__IO
 
uöt32_t
 
cou¡î
 = 0;

100 
uöt32_t
 
busy°©us
 = 0;

101 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

102 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

103 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

106 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

109 
	`HASH_DeInô
();

112 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_SHA1
;

113 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

114 
SHA1_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

115 
	`HASH_Inô
(&
SHA1_HASH_InôSåu˘uª
);

118 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

121 
i
=0; i<
IÀn
; i+=4)

123 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

124 
öpuèddr
+=4;

128 
	`HASH_SèπDige°
();

133 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

134 
cou¡î
++;

135 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

137 i‡(
busy°©us
 !
RESET
)

139 
°©us
 = 
ERROR
;

144 
	`HASH_GëDige°
(&
SHA1_MesßgeDige°
);

145 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[0]);

146 
ouçuèddr
+=4;

147 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[1]);

148 
ouçuèddr
+=4;

149 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[2]);

150 
ouçuèddr
+=4;

151 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[3]);

152 
ouçuèddr
+=4;

153 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[4]);

155  
°©us
;

156 
	}
}

169 
Eº‹Sètus
 
	$HMAC_SHA1
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
, uöt8_à*
I≈ut
,

170 
uöt32_t
 
IÀn
, 
uöt8_t
 
Ouçut
[20])

172 
HASH_InôTy≥Def
 
SHA1_HASH_InôSåu˘uª
;

173 
HASH_MsgDige°
 
SHA1_MesßgeDige°
;

174 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

175 
__IO
 
uöt16_t
 
nbvÆidbôskey
 = 0;

176 
uöt32_t
 
i
 = 0;

177 
__IO
 
uöt32_t
 
cou¡î
 = 0;

178 
uöt32_t
 
busy°©us
 = 0;

179 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

180 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

181 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

182 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

185 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

188 
nbvÆidbôskey
 = 8 * (
KeyÀn
 % 4);

191 
	`HASH_DeInô
();

194 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_SHA1
;

195 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

196 
SHA1_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

197 if(
KeyÀn
 > 64)

200 
SHA1_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_L⁄gKey
;

205 
SHA1_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_Sh‹tKey
;

207 
	`HASH_Inô
(&
SHA1_HASH_InôSåu˘uª
);

210 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

213 
i
=0; i<
KeyÀn
; i+=4)

215 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

216 
keyaddr
+=4;

220 
	`HASH_SèπDige°
();

225 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

226 
cou¡î
++;

227 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

229 i‡(
busy°©us
 !
RESET
)

231 
°©us
 = 
ERROR
;

236 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

239 
i
=0; i<
IÀn
; i+=4)

241 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

242 
öpuèddr
+=4;

246 
	`HASH_SèπDige°
();

250 
cou¡î
 =0;

253 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

254 
cou¡î
++;

255 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

257 i‡(
busy°©us
 !
RESET
)

259 
°©us
 = 
ERROR
;

264 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

267 
keyaddr
 = (
uöt32_t
)
Key
;

268 
i
=0; i<
KeyÀn
; i+=4)

270 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

271 
keyaddr
+=4;

275 
	`HASH_SèπDige°
();

278 
cou¡î
 =0;

281 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

282 
cou¡î
++;

283 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

285 i‡(
busy°©us
 !
RESET
)

287 
°©us
 = 
ERROR
;

292 
	`HASH_GëDige°
(&
SHA1_MesßgeDige°
);

293 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[0]);

294 
ouçuèddr
+=4;

295 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[1]);

296 
ouçuèddr
+=4;

297 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[2]);

298 
ouçuèddr
+=4;

299 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[3]);

300 
ouçuèddr
+=4;

301 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[4]);

305  
°©us
;

306 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STD3FA~1.C

82 
	~"°m32f4xx_q•i.h
"

92 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

95 
	#QSPI_CR_CLEAR_MASK
 0x00FFFFCF

	)

96 
	#QSPI_DCR_CLEAR_MASK
 0xFFE0F7FE

	)

97 
	#QSPI_CCR_CLEAR_MASK
 0x90800000

	)

98 
	#QSPI_PIR_CLEAR_MASK
 0xFFFF0000

	)

99 
	#QSPI_LPTR_CLEAR_MASK
 0xFFFF0000

	)

100 
	#QSPI_CCR_CLEAR_INSTRUCTION_MASK
 0xFFFFFF00

	)

101 
	#QSPI_CCR_CLEAR_DCY_MASK
 0xFFC3FFFF

	)

102 
	#QSPI_CR_CLEAR_FIFOTHRESHOLD_MASK
 0xFFFFF0FF

	)

103 
	#QSPI_CR_INTERRUPT_MASK
 0x001F0000

	)

104 
	#QSPI_SR_INTERRUPT_MASK
 0x0000001F

	)

105 
	#QSPI_FSR_INTERRUPT_MASK
 0x0000001B

	)

144 
	$QSPI_DeInô
()

147 
	`RCC_AHB3PîùhRe£tCmd
(
RCC_AHB3Pîùh_QSPI
, 
ENABLE
);

149 
	`RCC_AHB3PîùhRe£tCmd
(
RCC_AHB3Pîùh_QSPI
, 
DISABLE
);

150 
	}
}

157 
	$QSPI_Såu˘Inô
(
QSPI_InôTy≥Def
* 
QSPI_InôSåu˘
)

161 
QSPI_InôSåu˘
->
QSPI_SShi·
 = 
QSPI_SShi·_NoShi·
 ;

163 
QSPI_InôSåu˘
->
QSPI_PªsˇÀr
 = 0 ;

165 
QSPI_InôSåu˘
->
QSPI_CKMode
 = 
QSPI_CKMode_Mode0
 ;

167 
QSPI_InôSåu˘
->
QSPI_CSHTime
 = 
QSPI_CSHTime_1Cy˛e
 ;

169 
QSPI_InôSåu˘
->
QSPI_FSize
 = 0 ;

171 
QSPI_InôSåu˘
->
QSPI_FSñe˘
 = 
QSPI_FSñe˘_1
 ;

173 
QSPI_InôSåu˘
->
QSPI_DFœsh
 = 
QSPI_DFœsh_DißbÀ
 ;

174 
	}
}

181 
	$QSPI_ComC⁄fig_Såu˘Inô
(
QSPI_ComC⁄fig_InôTy≥Def
* 
QSPI_ComC⁄fig_InôSåu˘
)

187 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DDRMode
 = 
QSPI_ComC⁄fig_DDRMode_DißbÀ
 ;

189 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DHHC
 = 
QSPI_ComC⁄fig_DHHC_DißbÀ
 ;

191 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_SIOOMode
 = 
QSPI_ComC⁄fig_SIOOMode_DißbÀ
 ;

193 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_FMode
 = 
QSPI_ComC⁄fig_FMode_Indúe˘_Wrôe
 ;

195 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DMode
 = 
QSPI_ComC⁄fig_DMode_NoD©a
 ;

197 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DummyCy˛es
 = 0 ;

199 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ABSize
 = 
QSPI_ComC⁄fig_ABSize_8bô
 ;

201 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ABMode
 = 
QSPI_ComC⁄fig_ABMode_NoA…î«ãByã
 ;

203 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ADSize
 = 
QSPI_ComC⁄fig_ADSize_8bô
 ;

205 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ADMode
 = 
QSPI_ComC⁄fig_ADMode_NoAddªss
 ;

207 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_IMode
 = 
QSPI_ComC⁄fig_IMode_NoIn°ru˘i⁄
 ;

209 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_Ins
 = 0 ;

210 
	}
}

219 
	$QSPI_Inô
(
QSPI_InôTy≥Def
* 
QSPI_InôSåu˘
)

221 
uöt32_t
 
tm¥eg
 = 0;

224 
	`as£π_∑øm
(
	`IS_QSPI_SSHIFT
(
QSPI_InôSåu˘
->
QSPI_SShi·
));

225 
	`as£π_∑øm
(
	`IS_QSPI_PRESCALER
(
QSPI_InôSåu˘
->
QSPI_PªsˇÀr
));

226 
	`as£π_∑øm
(
	`IS_QSPI_CKMODE
(
QSPI_InôSåu˘
->
QSPI_CKMode
));

227 
	`as£π_∑øm
(
	`IS_QSPI_CSHTIME
(
QSPI_InôSåu˘
->
QSPI_CSHTime
));

228 
	`as£π_∑øm
(
	`IS_QSPI_FSIZE
(
QSPI_InôSåu˘
->
QSPI_FSize
));

229 
	`as£π_∑øm
(
	`IS_QSPI_FSEL
(
QSPI_InôSåu˘
->
QSPI_FSñe˘
));

230 
	`as£π_∑øm
(
	`IS_QSPI_DFM
(
QSPI_InôSåu˘
->
QSPI_DFœsh
));

234 
tm¥eg
 = 
QUADSPI
->
CR
;

236 
tm¥eg
 &
QSPI_CR_CLEAR_MASK
;

238 
tm¥eg
 |(
uöt32_t
)(((
QSPI_InôSåu˘
->
QSPI_PªsˇÀr
)<<24)

239 |(
QSPI_InôSåu˘
->
QSPI_SShi·
)

240 |(
QSPI_InôSåu˘
->
QSPI_FSñe˘
)

241 |(
QSPI_InôSåu˘
->
QSPI_DFœsh
));

243 
QUADSPI
->
CR
 = 
tm¥eg
;

247 
tm¥eg
 = 
QUADSPI
->
DCR
;

249 
tm¥eg
 &
QSPI_DCR_CLEAR_MASK
;

251 
tm¥eg
 |(
uöt32_t
)(((
QSPI_InôSåu˘
->
QSPI_FSize
)<<16)

252 |(
QSPI_InôSåu˘
->
QSPI_CSHTime
)

253 |(
QSPI_InôSåu˘
->
QSPI_CKMode
));

255 
QUADSPI
->
DCR
 = 
tm¥eg
;

256 
	}
}

265 
	$QSPI_ComC⁄fig_Inô
(
QSPI_ComC⁄fig_InôTy≥Def
* 
QSPI_ComC⁄fig_InôSåu˘
)

267 
uöt32_t
 
tm¥eg
 = 0;

270 
	`as£π_∑øm
(
	`IS_QSPI_FMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_FMode
));

271 
	`as£π_∑øm
(
	`IS_QSPI_SIOOMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_SIOOMode
));

272 
	`as£π_∑øm
(
	`IS_QSPI_DMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DMode
));

273 
	`as£π_∑øm
(
	`IS_QSPI_DCY
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DummyCy˛es
));

274 
	`as£π_∑øm
(
	`IS_QSPI_ABSIZE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ABSize
));

275 
	`as£π_∑øm
(
	`IS_QSPI_ABMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ABMode
));

276 
	`as£π_∑øm
(
	`IS_QSPI_ADSIZE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ADSize
));

277 
	`as£π_∑øm
(
	`IS_QSPI_ADMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ADMode
));

278 
	`as£π_∑øm
(
	`IS_QSPI_IMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_IMode
));

279 
	`as£π_∑øm
(
	`IS_QSPI_INSTRUCTION
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_Ins
));

280 
	`as£π_∑øm
(
	`IS_QSPI_DDRMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DDRMode
));

281 
	`as£π_∑øm
(
	`IS_QSPI_DHHC
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DHHC
));

285 
tm¥eg
 = 
QUADSPI
->
CCR
;

287 
tm¥eg
 &
QSPI_CCR_CLEAR_MASK
;

289 
tm¥eg
 |(
uöt32_t
)–(
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_FMode
)

290 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DDRMode
)

291 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DHHC
)

292 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_SIOOMode
)

293 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DMode
)

294 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ABSize
)

295 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ABMode
)

296 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ADSize
)

297 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ADMode
)

298 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_IMode
)

299 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_Ins
)

300 |((
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DummyCy˛es
)<<18));

302 
QUADSPI
->
CCR
 = 
tm¥eg
;

303 
	}
}

311 
	$QSPI_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

314 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

316 i‡(
NewSèã
 !
DISABLE
)

319 
QUADSPI
->
CR
 |
QUADSPI_CR_EN
;

324 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_EN
;

326 
	}
}

344 
	$QSPI_AutoPﬁlögMode_C⁄fig
(
uöt32_t
 
QSPI_M©ch
, uöt32_à
QSPI_Mask
 , uöt32_à
QSPI_M©ch_Mode
)

347 
	`as£π_∑øm
(
	`IS_QSPI_PMM
(
QSPI_M©ch_Mode
));

349 i‡(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

353 
QUADSPI
->
PSMAR
 = 
QSPI_M©ch
 ;

356 
QUADSPI
->
PSMKR
 = 
QSPI_Mask
 ;

359 if(
QSPI_M©ch_Mode
)

363 
QUADSPI
->
CR
 |
QUADSPI_CR_PMM
;

369 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_PMM
;

372 
	}
}

381 
	$QSPI_AutoPﬁlögMode_SëI¡îvÆ
(
uöt32_t
 
QSPI_I¡îvÆ
)

383 
uöt32_t
 
tm¥eg
 = 0;

386 
	`as£π_∑øm
(
	`IS_QSPI_PIR
(
QSPI_I¡îvÆ
));

388 i‡(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

392 
tm¥eg
 = 
QUADSPI
->
PIR
 ;

394 
tm¥eg
 &
QSPI_PIR_CLEAR_MASK
 ;

396 
tm¥eg
 |
QSPI_I¡îvÆ
;

398 
QUADSPI
->
PIR
 = 
tm¥eg
;

400 
	}
}

411 
	$QSPI_Mem‹yM≠≥dMode_SëTimeout
(
uöt32_t
 
QSPI_Timeout
)

413 
uöt32_t
 
tm¥eg
 = 0;

416 
	`as£π_∑øm
(
	`IS_QSPI_TIMEOUT
(
QSPI_Timeout
));

418 i‡(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

422 
tm¥eg
 = 
QUADSPI
->
LPTR
 ;

424 
tm¥eg
 &
QSPI_LPTR_CLEAR_MASK
 ;

426 
tm¥eg
 |
QSPI_Timeout
;

428 
QUADSPI
->
LPTR
 = 
tm¥eg
;

430 
	}
}

439 
	$QSPI_SëAddªss
(
uöt32_t
 
QSPI_Addªss
)

441 i‡(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

445 
QUADSPI
->
AR
 = 
QSPI_Addªss
;

447 
	}
}

456 
	$QSPI_SëA…î«ãByã
(
uöt32_t
 
QSPI_A…î«ãByã
)

458 i‡(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

462 
QUADSPI
->
ABR
 = 
QSPI_A…î«ãByã
;

464 
	}
}

474 
	$QSPI_SëFIFOThªshﬁd
(
uöt32_t
 
QSPI_FIFOThªshﬁd
)

476 
uöt32_t
 
tm¥eg
 = 0;

479 
	`as£π_∑øm
(
	`IS_QSPI_FIFOTHRESHOLD
(
QSPI_FIFOThªshﬁd
));

482 
tm¥eg
 = 
QUADSPI
->
CR
 ;

484 
tm¥eg
 &
QSPI_CR_CLEAR_FIFOTHRESHOLD_MASK
 ;

486 
tm¥eg
 |(
QSPI_FIFOThªshﬁd
 << 8);

488 
QUADSPI
->
CR
 = 
tm¥eg
;

489 
	}
}

511 
	$QSPI_SëD©aLígth
(
uöt32_t
 
QSPI_D©aLígth
)

513 i‡(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

517 
QUADSPI
->
DLR
 = 
QSPI_D©aLígth
;

519 
	}
}

528 
	$QSPI_TimeoutCou¡îCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

531 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

533 i‡(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

536 i‡(
NewSèã
 !
DISABLE
)

539 
QUADSPI
->
CR
 |
QUADSPI_CR_TCEN
;

544 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_TCEN
;

547 
	}
}

556 
	$QSPI_AutoPﬁlögModeSt›Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

559 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

561 i‡(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

564 i‡(
NewSèã
 !
DISABLE
)

567 
QUADSPI
->
CR
 |
QUADSPI_CR_APMS
;

572 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_APMS
;

575 
	}
}

582 
	$QSPI_Ab‹tReque°
()

585 
QUADSPI
->
CR
 |
QUADSPI_CR_ABORT
;

586 
	}
}

595 
	$QSPI_SídD©a8
(
uöt8_t
 
D©a
)

597 
uöt32_t
 
quad•iba£
 = 0;

599 
quad•iba£
 = (
uöt32_t
)
QUADSPI
;

600 
quad•iba£
 += 0x20;

602 *(
__IO
 
uöt8_t
 *Ë
quad•iba£
 = 
D©a
;

603 
	}
}

610 
	$QSPI_SídD©a16
(
uöt16_t
 
D©a
)

612 
uöt32_t
 
quad•iba£
 = 0;

614 
quad•iba£
 = (
uöt32_t
)
QUADSPI
;

615 
quad•iba£
 += 0x20;

617 *(
__IO
 
uöt16_t
 *Ë
quad•iba£
 = 
D©a
;

618 
	}
}

625 
	$QSPI_SídD©a32
(
uöt32_t
 
D©a
)

627 
QUADSPI
->
DR
 = 
D©a
;

628 
	}
}

634 
uöt8_t
 
	$QSPI_Re˚iveD©a8
()

636 
uöt32_t
 
quad•iba£
 = 0;

638 
quad•iba£
 = (
uöt32_t
)
QUADSPI
;

639 
quad•iba£
 += 0x20;

641  *(
__IO
 
uöt8_t
 *Ë
quad•iba£
;

642 
	}
}

648 
uöt16_t
 
	$QSPI_Re˚iveD©a16
()

650 
uöt32_t
 
quad•iba£
 = 0;

652 
quad•iba£
 = (
uöt32_t
)
QUADSPI
;

653 
quad•iba£
 += 0x20;

655  *(
__IO
 
uöt16_t
 *Ë
quad•iba£
;

656 
	}
}

662 
uöt32_t
 
	$QSPI_Re˚iveD©a32
()

664  
QUADSPI
->
DR
;

665 
	}
}

675 
	$QSPI_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

678 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

680 i‡(
NewSèã
 !
DISABLE
)

683 
QUADSPI
->
CR
 |
QUADSPI_CR_DMAEN
;

688 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_DMAEN
;

690 
	}
}

707 
	$QSPI_ITC⁄fig
(
uöt32_t
 
QSPI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

709 
uöt32_t
 
tm¥eg
 = 0;

712 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

713 
	`as£π_∑øm
(
	`IS_QSPI_IT
(
QSPI_IT
));

716 
tm¥eg
 = 
QUADSPI
->
CR
 ;

718 if(
NewSèã
 !
DISABLE
)

721 
tm¥eg
 |(
uöt32_t
)(
QSPI_IT
 & 
QSPI_CR_INTERRUPT_MASK
);

726 
tm¥eg
 &~(
uöt32_t
)(
QSPI_IT
 & 
QSPI_CR_INTERRUPT_MASK
);

729 
QUADSPI
->
CR
 = 
tm¥eg
 ;

730 
	}
}

738 
uöt32_t
 
	$QSPI_GëFIFOLevñ
()

741  ((
QUADSPI
->
SR
 & 
QUADSPI_SR_FLEVEL
)>> 8);

742 
	}
}

753 
uöt32_t
 
	$QSPI_GëFMode
()

756  (
QUADSPI
->
CCR
 & 
QUADSPI_CCR_FMODE
);

757 
	}
}

771 
FœgSètus
 
	$QSPI_GëFœgSètus
(
uöt32_t
 
QSPI_FLAG
)

773 
FœgSètus
 
bô°©us
 = 
RESET
;

775 
	`as£π_∑øm
(
	`IS_QSPI_GET_FLAG
(
QSPI_FLAG
));

778 i‡(
QUADSPI
->
SR
 & 
QSPI_FLAG
)

781 
bô°©us
 = 
SET
;

786 
bô°©us
 = 
RESET
;

789  
bô°©us
;

790 
	}
}

802 
	$QSPI_CÀ¨Fœg
(
uöt32_t
 
QSPI_FLAG
)

805 
	`as£π_∑øm
(
	`IS_QSPI_CLEAR_FLAG
(
QSPI_FLAG
));

808 
QUADSPI
->
FCR
 = 
QSPI_FLAG
;

809 
	}
}

822 
ITSètus
 
	$QSPI_GëITSètus
(
uöt32_t
 
QSPI_IT
)

824 
ITSètus
 
bô°©us
 = 
RESET
;

825 
__IO
 
uöt32_t
 
tmp¸eg
 = 0, 
tmp§eg
 = 0;

828 
	`as£π_∑øm
(
	`IS_QSPI_IT
(
QSPI_IT
));

831 
tmp¸eg
 = 
QUADSPI
->
CR
;

832 
tmp¸eg
 &(
uöt32_t
)(
QSPI_IT
 & 
QSPI_CR_INTERRUPT_MASK
);

835 
tmp§eg
 = 
QUADSPI
->
SR
;

836 
tmp§eg
 &(
uöt32_t
)(
QSPI_IT
 & 
QSPI_SR_INTERRUPT_MASK
);

839 if((
tmp¸eg
 !
RESET
Ë&& (
tmp§eg
 != RESET))

842 
bô°©us
 = 
SET
;

847 
bô°©us
 = 
RESET
;

850  
bô°©us
;

851 
	}
}

863 
	$QSPI_CÀ¨ITPídögBô
(
uöt32_t
 
QSPI_IT
)

866 
	`as£π_∑øm
(
	`IS_QSPI_CLEAR_IT
(
QSPI_IT
));

868 
QUADSPI
->
FCR
 = (
uöt32_t
)(
QSPI_IT
 & 
QSPI_FSR_INTERRUPT_MASK
);

869 
	}
}

877 
	$QSPI_DuÆFœshMode_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

880 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

882 i‡(
NewSèã
 !
DISABLE
)

885 
QUADSPI
->
CR
 |
QUADSPI_CR_DFM
;

890 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_DFM
;

892 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STD56B~1.C

48 
	~"°m32f4xx_¸yp.h
"

62 
	#TDESBUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

100 
Eº‹Sètus
 
	$CRYP_TDES_ECB
(
uöt8_t
 
Mode
, uöt8_à
Key
[24], uöt8_à*
I≈ut
,

101 
uöt32_t
 
IÀngth
, 
uöt8_t
 *
Ouçut
)

103 
CRYP_InôTy≥Def
 
TDES_CRYP_InôSåu˘uª
;

104 
CRYP_KeyInôTy≥Def
 
TDES_CRYP_KeyInôSåu˘uª
;

105 
__IO
 
uöt32_t
 
cou¡î
 = 0;

106 
uöt32_t
 
busy°©us
 = 0;

107 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

108 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

109 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

110 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

111 
uöt32_t
 
i
 = 0;

114 
	`CRYP_KeySåu˘Inô
(&
TDES_CRYP_KeyInôSåu˘uª
);

117 if(
Mode
 =
MODE_ENCRYPT
)

119 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

123 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

126 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

127 
TDES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

128 
	`CRYP_Inô
(&
TDES_CRYP_InôSåu˘uª
);

131 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

138 
keyaddr
+=4;

139 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

140 
keyaddr
+=4;

141 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

142 
	`CRYP_KeyInô
(& 
TDES_CRYP_KeyInôSåu˘uª
);

145 
	`CRYP_FIFOFlush
();

148 
	`CRYP_Cmd
(
ENABLE
);

150 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

154 (
ERROR
);

156 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

159 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

160 
öpuèddr
+=4;

161 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

162 
öpuèddr
+=4;

165 
cou¡î
 = 0;

168 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

169 
cou¡î
++;

170 }(
cou¡î
 !
TDESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

172 i‡(
busy°©us
 !
RESET
)

174 
°©us
 = 
ERROR
;

180 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

181 
ouçuèddr
+=4;

182 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

183 
ouçuèddr
+=4;

188 
	`CRYP_Cmd
(
DISABLE
);

190  
°©us
;

191 
	}
}

208 
Eº‹Sètus
 
	$CRYP_TDES_CBC
(
uöt8_t
 
Mode
, uöt8_à
Key
[24], uöt8_à
InôVe˘‹s
[8],

209 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
, uöt8_à*
Ouçut
)

211 
CRYP_InôTy≥Def
 
TDES_CRYP_InôSåu˘uª
;

212 
CRYP_KeyInôTy≥Def
 
TDES_CRYP_KeyInôSåu˘uª
;

213 
CRYP_IVInôTy≥Def
 
TDES_CRYP_IVInôSåu˘uª
;

214 
__IO
 
uöt32_t
 
cou¡î
 = 0;

215 
uöt32_t
 
busy°©us
 = 0;

216 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

217 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

218 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

219 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

220 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

221 
uöt32_t
 
i
 = 0;

224 
	`CRYP_KeySåu˘Inô
(&
TDES_CRYP_KeyInôSåu˘uª
);

227 if(
Mode
 =
MODE_ENCRYPT
)

229 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

233 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

235 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

236 
TDES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

238 
	`CRYP_Inô
(&
TDES_CRYP_InôSåu˘uª
);

241 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

242 
keyaddr
+=4;

243 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

244 
keyaddr
+=4;

245 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

246 
keyaddr
+=4;

247 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

248 
keyaddr
+=4;

249 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

250 
keyaddr
+=4;

251 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

252 
	`CRYP_KeyInô
(& 
TDES_CRYP_KeyInôSåu˘uª
);

255 
TDES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

256 
ivaddr
+=4;

257 
TDES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

258 
	`CRYP_IVInô
(&
TDES_CRYP_IVInôSåu˘uª
);

261 
	`CRYP_FIFOFlush
();

264 
	`CRYP_Cmd
(
ENABLE
);

266 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

270 (
ERROR
);

273 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

276 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

277 
öpuèddr
+=4;

278 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

279 
öpuèddr
+=4;

282 
cou¡î
 = 0;

285 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

286 
cou¡î
++;

287 }(
cou¡î
 !
TDESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

289 i‡(
busy°©us
 !
RESET
)

291 
°©us
 = 
ERROR
;

297 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

298 
ouçuèddr
+=4;

299 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

300 
ouçuèddr
+=4;

305 
	`CRYP_Cmd
(
DISABLE
);

307  
°©us
;

308 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STD5E9~1.C

86 
	~"°m32f4xx_dcmi.h
"

87 
	~"°m32f4xx_rcc.h
"

126 
	$DCMI_DeInô
()

128 
DCMI
->
CR
 = 0x0;

129 
DCMI
->
IER
 = 0x0;

130 
DCMI
->
ICR
 = 0x1F;

131 
DCMI
->
ESCR
 = 0x0;

132 
DCMI
->
ESUR
 = 0x0;

133 
DCMI
->
CWSTRTR
 = 0x0;

134 
DCMI
->
CWSIZER
 = 0x0;

135 
	}
}

143 
	$DCMI_Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
)

145 
uöt32_t
 
ãmp
 = 0x0;

148 
	`as£π_∑øm
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_InôSåu˘
->
DCMI_C≠tuªMode
));

149 
	`as£π_∑øm
(
	`IS_DCMI_SYNCHRO
(
DCMI_InôSåu˘
->
DCMI_SynchroMode
));

150 
	`as£π_∑øm
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_InôSåu˘
->
DCMI_PCKPﬁ¨ôy
));

151 
	`as£π_∑øm
(
	`IS_DCMI_VSPOLARITY
(
DCMI_InôSåu˘
->
DCMI_VSPﬁ¨ôy
));

152 
	`as£π_∑øm
(
	`IS_DCMI_HSPOLARITY
(
DCMI_InôSåu˘
->
DCMI_HSPﬁ¨ôy
));

153 
	`as£π_∑øm
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_InôSåu˘
->
DCMI_C≠tuªR©e
));

154 
	`as£π_∑øm
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_InôSåu˘
->
DCMI_ExãndedD©aMode
));

158 
DCMI
->
CR
 &~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

161 
ãmp
 = 
DCMI
->
CR
;

163 
ãmp
 &~((
uöt32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

164 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

165 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

168 
ãmp
 |((
uöt32_t
)
DCMI_InôSåu˘
->
DCMI_C≠tuªMode
 |

169 
DCMI_InôSåu˘
->
DCMI_SynchroMode
 |

170 
DCMI_InôSåu˘
->
DCMI_PCKPﬁ¨ôy
 |

171 
DCMI_InôSåu˘
->
DCMI_VSPﬁ¨ôy
 |

172 
DCMI_InôSåu˘
->
DCMI_HSPﬁ¨ôy
 |

173 
DCMI_InôSåu˘
->
DCMI_C≠tuªR©e
 |

174 
DCMI_InôSåu˘
->
DCMI_ExãndedD©aMode
);

176 
DCMI
->
CR
 = 
ãmp
;

177 
	}
}

185 
	$DCMI_Såu˘Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
)

188 
DCMI_InôSåu˘
->
DCMI_C≠tuªMode
 = 
DCMI_C≠tuªMode_C⁄töuous
;

189 
DCMI_InôSåu˘
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_H¨dw¨e
;

190 
DCMI_InôSåu˘
->
DCMI_PCKPﬁ¨ôy
 = 
DCMI_PCKPﬁ¨ôy_FÆlög
;

191 
DCMI_InôSåu˘
->
DCMI_VSPﬁ¨ôy
 = 
DCMI_VSPﬁ¨ôy_Low
;

192 
DCMI_InôSåu˘
->
DCMI_HSPﬁ¨ôy
 = 
DCMI_HSPﬁ¨ôy_Low
;

193 
DCMI_InôSåu˘
->
DCMI_C≠tuªR©e
 = 
DCMI_C≠tuªR©e_AŒ_Føme
;

194 
DCMI_InôSåu˘
->
DCMI_ExãndedD©aMode
 = 
DCMI_ExãndedD©aMode_8b
;

195 
	}
}

205 
	$DCMI_CROPC⁄fig
(
DCMI_CROPInôTy≥Def
* 
DCMI_CROPInôSåu˘
)

208 
DCMI
->
CWSTRTR
 = (
uöt32_t
)((uöt32_t)
DCMI_CROPInôSåu˘
->
DCMI_H‹iz⁄èlOff£tCou¡
 |

209 ((
uöt32_t
)
DCMI_CROPInôSåu˘
->
DCMI_VîtiˇlSèπLöe
 << 16));

212 
DCMI
->
CWSIZER
 = (
uöt32_t
)(
DCMI_CROPInôSåu˘
->
DCMI_C≠tuªCou¡
 |

213 ((
uöt32_t
)
DCMI_CROPInôSåu˘
->
DCMI_VîtiˇlLöeCou¡
 << 16));

214 
	}
}

223 
	$DCMI_CROPCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

226 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

228 i‡(
NewSèã
 !
DISABLE
)

231 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_CROP
;

236 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_CROP
;

238 
	}
}

246 
	$DCMI_SëEmbeddedSynchroCodes
(
DCMI_CodesInôTy≥Def
* 
DCMI_CodesInôSåu˘
)

248 
DCMI
->
ESCR
 = (
uöt32_t
)(
DCMI_CodesInôSåu˘
->
DCMI_FømeSèπCode
 |

249 ((
uöt32_t
)
DCMI_CodesInôSåu˘
->
DCMI_LöeSèπCode
 << 8)|

250 ((
uöt32_t
)
DCMI_CodesInôSåu˘
->
DCMI_LöeEndCode
 << 16)|

251 ((
uöt32_t
)
DCMI_CodesInôSåu˘
->
DCMI_FømeEndCode
 << 24));

252 
	}
}

261 
	$DCMI_JPEGCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

264 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

266 i‡(
NewSèã
 !
DISABLE
)

269 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_JPEG
;

274 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_JPEG
;

276 
	}
}

299 
	$DCMI_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

302 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

304 i‡(
NewSèã
 !
DISABLE
)

307 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_ENABLE
;

312 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_ENABLE
;

314 
	}
}

322 
	$DCMI_C≠tuªCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

325 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

327 i‡(
NewSèã
 !
DISABLE
)

330 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_CAPTURE
;

335 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_CAPTURE
;

337 
	}
}

344 
uöt32_t
 
	$DCMI_RódD©a
()

346  
DCMI
->
DR
;

347 
	}
}

377 
	$DCMI_ITC⁄fig
(
uöt16_t
 
DCMI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

380 
	`as£π_∑øm
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

381 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

383 i‡(
NewSèã
 !
DISABLE
)

386 
DCMI
->
IER
 |
DCMI_IT
;

391 
DCMI
->
IER
 &(
uöt16_t
)(~
DCMI_IT
);

393 
	}
}

414 
FœgSètus
 
	$DCMI_GëFœgSètus
(
uöt16_t
 
DCMI_FLAG
)

416 
FœgSètus
 
bô°©us
 = 
RESET
;

417 
uöt32_t
 
dcmúeg
, 
ãm¥eg
 = 0;

420 
	`as£π_∑øm
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

423 
dcmúeg
 = (((
uöt16_t
)
DCMI_FLAG
) >> 12);

425 i‡(
dcmúeg
 == 0x00)

427 
ãm¥eg

DCMI
->
RISR
;

429 i‡(
dcmúeg
 == 0x02)

431 
ãm¥eg
 = 
DCMI
->
SR
;

435 
ãm¥eg
 = 
DCMI
->
MISR
;

438 i‡((
ãm¥eg
 & 
DCMI_FLAG
Ë!(
uöt16_t
)
RESET
 )

440 
bô°©us
 = 
SET
;

444 
bô°©us
 = 
RESET
;

447  
bô°©us
;

448 
	}
}

461 
	$DCMI_CÀ¨Fœg
(
uöt16_t
 
DCMI_FLAG
)

464 
	`as£π_∑øm
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

469 
DCMI
->
ICR
 = 
DCMI_FLAG
;

470 
	}
}

483 
ITSètus
 
	$DCMI_GëITSètus
(
uöt16_t
 
DCMI_IT
)

485 
ITSètus
 
bô°©us
 = 
RESET
;

486 
uöt32_t
 
ô°©us
 = 0;

489 
	`as£π_∑øm
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

491 
ô°©us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

493 i‡((
ô°©us
 !(
uöt16_t
)
RESET
))

495 
bô°©us
 = 
SET
;

499 
bô°©us
 = 
RESET
;

501  
bô°©us
;

502 
	}
}

515 
	$DCMI_CÀ¨ITPídögBô
(
uöt16_t
 
DCMI_IT
)

520 
DCMI
->
ICR
 = 
DCMI_IT
;

521 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STD717~1.C

58 
	~"°m32f4xx_dma2d.h
"

59 
	~"°m32f4xx_rcc.h
"

77 
	#CR_MASK
 ((
uöt32_t
)0xFFFCE0FCË

	)

78 
	#PFCCR_MASK
 ((
uöt32_t
)0x00FC00C0Ë

	)

79 
	#DEAD_MASK
 ((
uöt32_t
)0xFFFF00FEË

	)

111 
	$DMA2D_DeInô
()

114 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_DMA2D
, 
ENABLE
);

116 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_DMA2D
, 
DISABLE
);

117 
	}
}

128 
	$DMA2D_Inô
(
DMA2D_InôTy≥Def
* 
DMA2D_InôSåu˘
)

131 
uöt32_t
 
outgªí
 = 0;

132 
uöt32_t
 
ouåed
 = 0;

133 
uöt32_t
 
ouèÕha
 = 0;

134 
uöt32_t
 
pixlöe
 = 0;

137 
	`as£π_∑øm
(
	`IS_DMA2D_MODE
(
DMA2D_InôSåu˘
->
DMA2D_Mode
));

138 
	`as£π_∑øm
(
	`IS_DMA2D_CMODE
(
DMA2D_InôSåu˘
->
DMA2D_CMode
));

139 
	`as£π_∑øm
(
	`IS_DMA2D_OGREEN
(
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
));

140 
	`as£π_∑øm
(
	`IS_DMA2D_ORED
(
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
));

141 
	`as£π_∑øm
(
	`IS_DMA2D_OBLUE
(
DMA2D_InôSåu˘
->
DMA2D_OuçutBlue
));

142 
	`as£π_∑øm
(
	`IS_DMA2D_OALPHA
(
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
));

143 
	`as£π_∑øm
(
	`IS_DMA2D_OUTPUT_OFFSET
(
DMA2D_InôSåu˘
->
DMA2D_OuçutOff£t
));

144 
	`as£π_∑øm
(
	`IS_DMA2D_LINE
(
DMA2D_InôSåu˘
->
DMA2D_NumbîOfLöe
));

145 
	`as£π_∑øm
(
	`IS_DMA2D_PIXEL
(
DMA2D_InôSåu˘
->
DMA2D_PixñPîLöe
));

148 
DMA2D
->
CR
 &(
uöt32_t
)
CR_MASK
;

149 
DMA2D
->
CR
 |(
DMA2D_InôSåu˘
->
DMA2D_Mode
);

152 
DMA2D
->
OPFCCR
 &~(
uöt32_t
)
DMA2D_OPFCCR_CM
;

153 
DMA2D
->
OPFCCR
 |(
DMA2D_InôSåu˘
->
DMA2D_CMode
);

157 i‡(
DMA2D_InôSåu˘
->
DMA2D_CMode
 =
DMA2D_ARGB8888
)

159 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 8;

160 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 16;

161 
ouèÕha
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
 << 24;

165 i‡(
DMA2D_InôSåu˘
->
DMA2D_CMode
 =
DMA2D_RGB888
)

167 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 8;

168 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 16;

169 
ouèÕha
 = (
uöt32_t
)0x00000000;

174 i‡(
DMA2D_InôSåu˘
->
DMA2D_CMode
 =
DMA2D_RGB565
)

176 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 5;

177 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 11;

178 
ouèÕha
 = (
uöt32_t
)0x00000000;

183 i‡(
DMA2D_InôSåu˘
->
DMA2D_CMode
 =
DMA2D_ARGB1555
)

185 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 5;

186 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 10;

187 
ouèÕha
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
 << 15;

192 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 4;

193 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 8;

194 
ouèÕha
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
 << 12;

196 
DMA2D
->
OCOLR
 |((
outgªí
Ë| (
ouåed
Ë| (
DMA2D_InôSåu˘
->
DMA2D_OuçutBlue
Ë| (
ouèÕha
));

199 
DMA2D
->
OMAR
 = (
DMA2D_InôSåu˘
->
DMA2D_OuçutMem‹yAdd
);

202 
DMA2D
->
OOR
 &~(
uöt32_t
)
DMA2D_OOR_LO
;

203 
DMA2D
->
OOR
 |(
DMA2D_InôSåu˘
->
DMA2D_OuçutOff£t
);

206 
pixlöe
 = 
DMA2D_InôSåu˘
->
DMA2D_PixñPîLöe
 << 16;

207 
DMA2D
->
NLR
 &~(
DMA2D_NLR_NL
 | 
DMA2D_NLR_PL
);

208 
DMA2D
->
NLR
 |((
DMA2D_InôSåu˘
->
DMA2D_NumbîOfLöe
Ë| (
pixlöe
));

216 
	}
}

217 
	$DMA2D_Såu˘Inô
(
DMA2D_InôTy≥Def
* 
DMA2D_InôSåu˘
)

220 
DMA2D_InôSåu˘
->
DMA2D_Mode
 = 
DMA2D_M2M
;

223 
DMA2D_InôSåu˘
->
DMA2D_CMode
 = 
DMA2D_ARGB8888
;

226 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 = 0x00;

227 
DMA2D_InôSåu˘
->
DMA2D_OuçutBlue
 = 0x00;

228 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 = 0x00;

229 
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
 = 0x00;

232 
DMA2D_InôSåu˘
->
DMA2D_OuçutMem‹yAdd
 = 0x00;

235 
DMA2D_InôSåu˘
->
DMA2D_OuçutOff£t
 = 0x00;

238 
DMA2D_InôSåu˘
->
DMA2D_NumbîOfLöe
 = 0x00;

239 
DMA2D_InôSåu˘
->
DMA2D_PixñPîLöe
 = 0x00;

240 
	}
}

248 
	$DMA2D_SèπTøns„r
()

251 
DMA2D
->
CR
 |(
uöt32_t
)
DMA2D_CR_START
;

252 
	}
}

260 
	$DMA2D_Ab‹tTøns„r
()

263 
DMA2D
->
CR
 |(
uöt32_t
)
DMA2D_CR_ABORT
;

265 
	}
}

273 
	$DMA2D_Su•íd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

276 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

278 i‡(
NewSèã
 !
DISABLE
)

281 
DMA2D
->
CR
 |(
uöt32_t
)
DMA2D_CR_SUSP
;

286 
DMA2D
->
CR
 &~(
uöt32_t
)
DMA2D_CR_SUSP
;

288 
	}
}

298 
	$DMA2D_FGC⁄fig
(
DMA2D_FG_InôTy≥Def
* 
DMA2D_FG_InôSåu˘
)

301 
uöt32_t
 
fg_˛utcﬁ‹mode
 = 0;

302 
uöt32_t
 
fg_˛utsize
 = 0;

303 
uöt32_t
 
fg_Æpha_mode
 = 0;

304 
uöt32_t
 
fg_ÆphavÆue
 = 0;

305 
uöt32_t
 
fg_cﬁ‹gªí
 = 0;

306 
uöt32_t
 
fg_cﬁ‹ªd
 = 0;

308 
	`as£π_∑øm
(
	`IS_DMA2D_FGO
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGO
));

309 
	`as£π_∑øm
(
	`IS_DMA2D_FGCM
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGCM
));

310 
	`as£π_∑øm
(
	`IS_DMA2D_FG_CLUT_CM
(
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_CM
));

311 
	`as£π_∑øm
(
	`IS_DMA2D_FG_CLUT_SIZE
(
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_SIZE
));

312 
	`as£π_∑øm
(
	`IS_DMA2D_FG_ALPHA_MODE
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_MODE
));

313 
	`as£π_∑øm
(
	`IS_DMA2D_FG_ALPHA_VALUE
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_VALUE
));

314 
	`as£π_∑øm
(
	`IS_DMA2D_FGC_BLUE
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_BLUE
));

315 
	`as£π_∑øm
(
	`IS_DMA2D_FGC_GREEN
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_GREEN
));

316 
	`as£π_∑øm
(
	`IS_DMA2D_FGC_RED
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_RED
));

319 
DMA2D
->
FGMAR
 = (
DMA2D_FG_InôSåu˘
->
DMA2D_FGMA
);

322 
DMA2D
->
FGOR
 &~(
uöt32_t
)
DMA2D_FGOR_LO
;

323 
DMA2D
->
FGOR
 |(
DMA2D_FG_InôSåu˘
->
DMA2D_FGO
);

326 
DMA2D
->
FGPFCCR
 &(
uöt32_t
)
PFCCR_MASK
;

327 
fg_˛utcﬁ‹mode
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_CM
 << 4;

328 
fg_˛utsize
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_SIZE
 << 8;

329 
fg_Æpha_mode
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_MODE
 << 16;

330 
fg_ÆphavÆue
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_VALUE
 << 24;

331 
DMA2D
->
FGPFCCR
 |(
DMA2D_FG_InôSåu˘
->
DMA2D_FGCM
 | 
fg_˛utcﬁ‹mode
 | 
fg_˛utsize
 | \

332 
fg_Æpha_mode
 | 
fg_ÆphavÆue
);

335 
DMA2D
->
FGCOLR
 &~(
DMA2D_FGCOLR_BLUE
 | 
DMA2D_FGCOLR_GREEN
 | 
DMA2D_FGCOLR_RED
);

336 
fg_cﬁ‹gªí
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_GREEN
 << 8;

337 
fg_cﬁ‹ªd
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_RED
 << 16;

338 
DMA2D
->
FGCOLR
 |(
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_BLUE
 | 
fg_cﬁ‹gªí
 | 
fg_cﬁ‹ªd
);

341 
DMA2D
->
FGCMAR
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGCMAR
;

342 
	}
}

350 
	$DMA2D_FG_Såu˘Inô
(
DMA2D_FG_InôTy≥Def
* 
DMA2D_FG_InôSåu˘
)

353 
DMA2D_FG_InôSåu˘
->
DMA2D_FGMA
 = 0x00;

356 
DMA2D_FG_InôSåu˘
->
DMA2D_FGO
 = 0x00;

359 
DMA2D_FG_InôSåu˘
->
DMA2D_FGCM
 = 
CM_ARGB8888
;

362 
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

365 
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_SIZE
 = 0x00;

368 
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

371 
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_VALUE
 = 0x00;

374 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_BLUE
 = 0x00;

377 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_GREEN
 = 0x00;

380 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_RED
 = 0x00;

383 
DMA2D_FG_InôSåu˘
->
DMA2D_FGCMAR
 = 0x00;

384 
	}
}

395 
	$DMA2D_BGC⁄fig
(
DMA2D_BG_InôTy≥Def
* 
DMA2D_BG_InôSåu˘
)

398 
uöt32_t
 
bg_˛utcﬁ‹mode
 = 0;

399 
uöt32_t
 
bg_˛utsize
 = 0;

400 
uöt32_t
 
bg_Æpha_mode
 = 0;

401 
uöt32_t
 
bg_ÆphavÆue
 = 0;

402 
uöt32_t
 
bg_cﬁ‹gªí
 = 0;

403 
uöt32_t
 
bg_cﬁ‹ªd
 = 0;

405 
	`as£π_∑øm
(
	`IS_DMA2D_BGO
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGO
));

406 
	`as£π_∑øm
(
	`IS_DMA2D_BGCM
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGCM
));

407 
	`as£π_∑øm
(
	`IS_DMA2D_BG_CLUT_CM
(
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_CM
));

408 
	`as£π_∑øm
(
	`IS_DMA2D_BG_CLUT_SIZE
(
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_SIZE
));

409 
	`as£π_∑øm
(
	`IS_DMA2D_BG_ALPHA_MODE
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_MODE
));

410 
	`as£π_∑øm
(
	`IS_DMA2D_BG_ALPHA_VALUE
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_VALUE
));

411 
	`as£π_∑øm
(
	`IS_DMA2D_BGC_BLUE
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_BLUE
));

412 
	`as£π_∑øm
(
	`IS_DMA2D_BGC_GREEN
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_GREEN
));

413 
	`as£π_∑øm
(
	`IS_DMA2D_BGC_RED
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_RED
));

416 
DMA2D
->
BGMAR
 = (
DMA2D_BG_InôSåu˘
->
DMA2D_BGMA
);

419 
DMA2D
->
BGOR
 &~(
uöt32_t
)
DMA2D_BGOR_LO
;

420 
DMA2D
->
BGOR
 |(
DMA2D_BG_InôSåu˘
->
DMA2D_BGO
);

423 
DMA2D
->
BGPFCCR
 &(
uöt32_t
)
PFCCR_MASK
;

424 
bg_˛utcﬁ‹mode
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_CM
 << 4;

425 
bg_˛utsize
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_SIZE
 << 8;

426 
bg_Æpha_mode
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_MODE
 << 16;

427 
bg_ÆphavÆue
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_VALUE
 << 24;

428 
DMA2D
->
BGPFCCR
 |(
DMA2D_BG_InôSåu˘
->
DMA2D_BGCM
 | 
bg_˛utcﬁ‹mode
 | 
bg_˛utsize
 | \

429 
bg_Æpha_mode
 | 
bg_ÆphavÆue
);

432 
DMA2D
->
BGCOLR
 &~(
DMA2D_BGCOLR_BLUE
 | 
DMA2D_BGCOLR_GREEN
 | 
DMA2D_BGCOLR_RED
);

433 
bg_cﬁ‹gªí
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_GREEN
 << 8;

434 
bg_cﬁ‹ªd
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_RED
 << 16;

435 
DMA2D
->
BGCOLR
 |(
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_BLUE
 | 
bg_cﬁ‹gªí
 | 
bg_cﬁ‹ªd
);

438 
DMA2D
->
BGCMAR
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGCMAR
;

440 
	}
}

448 
	$DMA2D_BG_Såu˘Inô
(
DMA2D_BG_InôTy≥Def
* 
DMA2D_BG_InôSåu˘
)

451 
DMA2D_BG_InôSåu˘
->
DMA2D_BGMA
 = 0x00;

454 
DMA2D_BG_InôSåu˘
->
DMA2D_BGO
 = 0x00;

457 
DMA2D_BG_InôSåu˘
->
DMA2D_BGCM
 = 
CM_ARGB8888
;

460 
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

463 
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_SIZE
 = 0x00;

466 
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

469 
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_VALUE
 = 0x00;

472 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_BLUE
 = 0x00;

475 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_GREEN
 = 0x00;

478 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_RED
 = 0x00;

481 
DMA2D_BG_InôSåu˘
->
DMA2D_BGCMAR
 = 0x00;

482 
	}
}

491 
	$DMA2D_FGSèπ
(
Fun˘i⁄ÆSèã
 
NewSèã
)

494 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

496 i‡(
NewSèã
 !
DISABLE
)

499 
DMA2D
->
FGPFCCR
 |
DMA2D_FGPFCCR_START
;

504 
DMA2D
->
FGPFCCR
 &(
uöt32_t
)~
DMA2D_FGPFCCR_START
;

506 
	}
}

515 
	$DMA2D_BGSèπ
(
Fun˘i⁄ÆSèã
 
NewSèã
)

518 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

520 i‡(
NewSèã
 !
DISABLE
)

523 
DMA2D
->
BGPFCCR
 |
DMA2D_BGPFCCR_START
;

528 
DMA2D
->
BGPFCCR
 &(
uöt32_t
)~
DMA2D_BGPFCCR_START
;

530 
	}
}

538 
	$DMA2D_DódTimeC⁄fig
(
uöt32_t
 
DMA2D_DódTime
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

540 
uöt32_t
 
DódTime
;

543 
	`as£π_∑øm
(
	`IS_DMA2D_DEAD_TIME
(
DMA2D_DódTime
));

544 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

546 i‡(
NewSèã
 !
DISABLE
)

549 
DMA2D
->
AMTCR
 &(
uöt32_t
)
DEAD_MASK
;

550 
DódTime
 = 
DMA2D_DódTime
 << 8;

551 
DMA2D
->
AMTCR
 |(
DódTime
 | 
DMA2D_AMTCR_EN
);

555 
DMA2D
->
AMTCR
 &~(
uöt32_t
)
DMA2D_AMTCR_EN
;

557 
	}
}

565 
	$DMA2D_LöeW©îm¨kC⁄fig
(
uöt32_t
 
DMA2D_LW©îm¨kC⁄fig
)

568 
	`as£π_∑øm
(
	`IS_DMA2D_LöeW©îm¨k
(
DMA2D_LW©îm¨kC⁄fig
));

571 
DMA2D
->
LWR
 = (
uöt32_t
)
DMA2D_LW©îm¨kC⁄fig
;

572 
	}
}

632 
	$DMA2D_ITC⁄fig
(
uöt32_t
 
DMA2D_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

635 
	`as£π_∑øm
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

636 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

638 i‡(
NewSèã
 !
DISABLE
)

641 
DMA2D
->
CR
 |
DMA2D_IT
;

646 
DMA2D
->
CR
 &(
uöt32_t
)~
DMA2D_IT
;

648 
	}
}

663 
FœgSètus
 
	$DMA2D_GëFœgSètus
(
uöt32_t
 
DMA2D_FLAG
)

665 
FœgSètus
 
bô°©us
 = 
RESET
;

668 
	`as£π_∑øm
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

671 i‡(((
DMA2D
->
ISR
Ë& 
DMA2D_FLAG
Ë!(
uöt32_t
)
RESET
)

674 
bô°©us
 = 
SET
;

679 
bô°©us
 = 
RESET
;

682  
bô°©us
;

683 
	}
}

697 
	$DMA2D_CÀ¨Fœg
(
uöt32_t
 
DMA2D_FLAG
)

700 
	`as£π_∑øm
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

703 
DMA2D
->
IFCR
 = (
uöt32_t
)
DMA2D_FLAG
;

704 
	}
}

718 
ITSètus
 
	$DMA2D_GëITSètus
(
uöt32_t
 
DMA2D_IT
)

720 
ITSètus
 
bô°©us
 = 
RESET
;

721 
uöt32_t
 
DMA2D_IT_FLAG
 = 
DMA2D_IT
 >> 8;

724 
	`as£π_∑øm
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

726 i‡((
DMA2D
->
ISR
 & 
DMA2D_IT_FLAG
Ë!(
uöt32_t
)
RESET
)

728 
bô°©us
 = 
SET
;

732 
bô°©us
 = 
RESET
;

735 i‡(((
DMA2D
->
CR
 & 
DMA2D_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
bô°©us
 != (uint32_t)RESET))

737 
bô°©us
 = 
SET
;

741 
bô°©us
 = 
RESET
;

743  
bô°©us
;

744 
	}
}

758 
	$DMA2D_CÀ¨ITPídögBô
(
uöt32_t
 
DMA2D_IT
)

761 
	`as£π_∑øm
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

762 
DMA2D_IT
 = DMA2D_IT >> 8;

765 
DMA2D
->
IFCR
 = (
uöt32_t
)
DMA2D_IT
;

766 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STDCD2~1.C

34 
	~"°m32f4xx_•di‰x.h
"

35 
	~"°m32f4xx_rcc.h
"

45 #i‡
deföed
(
STM32F446xx
)

48 
	#CR_CLEAR_MASK
 0x000000FE7

	)

85 
	$SPDIFRX_DeInô
()

88 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPDIFRX
, 
ENABLE
);

90 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPDIFRX
, 
DISABLE
);

91 
	}
}

104 
	$SPDIFRX_Inô
(
SPDIFRX_InôTy≥Def
* 
SPDIFRX_InôSåu˘
)

106 
uöt32_t
 
tm¥eg
 = 0;

109 
	`as£π_∑øm
(
	`IS_STEREO_MODE
(
SPDIFRX_InôSåu˘
->
SPDIFRX_SãªoMode
));

110 
	`as£π_∑øm
(
	`IS_SPDIFRX_INPUT_SELECT
(
SPDIFRX_InôSåu˘
->
SPDIFRX_I≈utSñe˘i⁄
));

111 
	`as£π_∑øm
(
	`IS_SPDIFRX_MAX_RETRIES
(
SPDIFRX_InôSåu˘
->
SPDIFRX_Rërõs
));

112 
	`as£π_∑øm
(
	`IS_SPDIFRX_WAIT_FOR_ACTIVITY
(
SPDIFRX_InôSåu˘
->
SPDIFRX_WaôF‹A˘ivôy
));

113 
	`as£π_∑øm
(
	`IS_SPDIFRX_CHANNEL
(
SPDIFRX_InôSåu˘
->
SPDIFRX_Ch™√lSñe˘i⁄
));

114 
	`as£π_∑øm
(
	`IS_SPDIFRX_DATA_FORMAT
(
SPDIFRX_InôSåu˘
->
SPDIFRX_D©aF‹m©
));

118 
tm¥eg
 = 
SPDIFRX
->
CR
;

120 
tm¥eg
 &
CR_CLEAR_MASK
;

130 
tm¥eg
 |(
uöt32_t
)(
SPDIFRX_InôSåu˘
->
SPDIFRX_I≈utSñe˘i⁄
 | SPDIFRX_InôSåu˘->
SPDIFRX_WaôF‹A˘ivôy
 |

131 
SPDIFRX_InôSåu˘
->
SPDIFRX_Rërõs
 | SPDIFRX_InôSåu˘->
SPDIFRX_Ch™√lSñe˘i⁄
 |

132 
SPDIFRX_InôSåu˘
->
SPDIFRX_D©aF‹m©
 | SPDIFRX_InôSåu˘->
SPDIFRX_SãªoMode


136 
SPDIFRX
->
CR
 = 
tm¥eg
;

137 
	}
}

145 
	$SPDIFRX_Såu˘Inô
(
SPDIFRX_InôTy≥Def
* 
SPDIFRX_InôSåu˘
)

149 
SPDIFRX_InôSåu˘
->
SPDIFRX_I≈utSñe˘i⁄
 = 
SPDIFRX_I≈ut_IN0
;

151 
SPDIFRX_InôSåu˘
->
SPDIFRX_WaôF‹A˘ivôy
 = 
SPDIFRX_WaôF‹A˘ivôy_On
;

153 
SPDIFRX_InôSåu˘
->
SPDIFRX_Rërõs
 = 
SPDIFRX_16MAX_RETRIES
;

155 
SPDIFRX_InôSåu˘
->
SPDIFRX_Ch™√lSñe˘i⁄
 = 
SPDIFRX_Sñe˘_Ch™√l_A
;

157 
SPDIFRX_InôSåu˘
->
SPDIFRX_D©aF‹m©
 = 
SPDIFRX_MSB_D©aF‹m©
;

159 
SPDIFRX_InôSåu˘
->
SPDIFRX_SãªoMode
 = 
SPDIFRX_SãªoMode_E«bÀd
;

160 
	}
}

168 
	$SPDIFRX_SëPªambÀTy≥Bô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

171 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

173 i‡(
NewSèã
 !
DISABLE
)

176 
SPDIFRX
->
CR
 |
SPDIFRX_CR_PTMSK
;

181 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_PTMSK
);

183 
	}
}

191 
	$SPDIFRX_SëU£rD©aCh™√lSètusBôs
(
Fun˘i⁄ÆSèã
 
NewSèã
)

194 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

196 i‡(
NewSèã
 !
DISABLE
)

199 
SPDIFRX
->
CR
 |
SPDIFRX_CR_CUMSK
;

204 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_CUMSK
);

206 
	}
}

214 
	$SPDIFRX_SëVÆidôyBô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

217 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

219 i‡(
NewSèã
 !
DISABLE
)

222 
SPDIFRX
->
CR
 |
SPDIFRX_CR_VMSK
;

227 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_VMSK
);

229 
	}
}

237 
	$SPDIFRX_SëP¨ôyBô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

240 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

242 i‡(
NewSèã
 !
DISABLE
)

245 
SPDIFRX
->
CR
 |
SPDIFRX_CR_PMSK
;

250 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_PMSK
);

252 
	}
}

260 
	$SPDIFRX_RxDMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

263 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

265 i‡(
NewSèã
 !
DISABLE
)

268 
SPDIFRX
->
CR
 |
SPDIFRX_CR_RXDMAEN
;

273 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_RXDMAEN
);

275 
	}
}

283 
	$SPDIFRX_CbDMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

286 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

288 i‡(
NewSèã
 !
DISABLE
)

291 
SPDIFRX
->
CR
 |
SPDIFRX_CR_CBDMAEN
;

296 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_CBDMAEN
);

298 
	}
}

309 
	$SPDIFRX_Cmd
(
uöt32_t
 
SPDIFRX_Sèã
)

312 
	`as£π_∑øm
(
	`IS_SPDIFRX_STATE
(
SPDIFRX_Sèã
));

315 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_SPDIFEN
);

317 
SPDIFRX
->
CR
 |
SPDIFRX_Sèã
;

318 
	}
}

335 
	$SPDIFRX_ITC⁄fig
(
uöt32_t
 
SPDIFRX_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

338 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

339 
	`as£π_∑øm
(
	`IS_SPDIFRX_CONFIG_IT
(
SPDIFRX_IT
));

341 i‡(
NewSèã
 !
DISABLE
)

344 
SPDIFRX
->
IMR
 |
SPDIFRX_IT
;

349 
SPDIFRX
->
IMR
 &~(
SPDIFRX_IT
);

351 
	}
}

368 
FœgSètus
 
	$SPDIFRX_GëFœgSètus
(
uöt32_t
 
SPDIFRX_FLAG
)

370 
FœgSètus
 
bô°©us
 = 
RESET
;

373 
	`as£π_∑øm
(
	`IS_SPDIFRX_FLAG
(
SPDIFRX_FLAG
));

376 i‡((
SPDIFRX
->
SR
 & 
SPDIFRX_FLAG
Ë!(
uöt32_t
)
RESET
)

379 
bô°©us
 = 
SET
;

384 
bô°©us
 = 
RESET
;

387  
bô°©us
;

388 
	}
}

401 
	$SPDIFRX_CÀ¨Fœg
(
uöt32_t
 
SPDIFRX_FLAG
)

404 
	`as£π_∑øm
(
	`IS_SPDIFRX_CLEAR_FLAG
(
SPDIFRX_FLAG
));

407 
SPDIFRX
->
IFCR
 |
SPDIFRX_FLAG
;

408 
	}
}

423 
ITSètus
 
	$SPDIFRX_GëITSètus
(
uöt32_t
 
SPDIFRX_IT
)

425 
ITSètus
 
bô°©us
 = 
RESET
;

426 
uöt32_t
 
íabÀ°©us
 = 0;

429 
	`as£π_∑øm
(
	`IS_SPDIFRX_CONFIG_IT
(
SPDIFRX_IT
));

432 
íabÀ°©us
 = (
SPDIFRX
->
IMR
 & 
SPDIFRX_IT
) ;

435 i‡(((
SPDIFRX
->
SR
 & 
SPDIFRX_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

438 
bô°©us
 = 
SET
;

443 
bô°©us
 = 
RESET
;

446  
bô°©us
;

447 
	}
}

468 
	$SPDIFRX_CÀ¨ITPídögBô
(
uöt32_t
 
SPDIFRX_IT
)

471 
	`as£π_∑øm
(
	`IS_SPDIFRX_CLEAR_FLAG
(
SPDIFRX_IT
));

474 
SPDIFRX
->
IFCR
 |
SPDIFRX_IT
;

475 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STE8F0~1.C

55 
	~"°m32f4xx_¸yp.h
"

68 
	#AESBUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

106 
Eº‹Sètus
 
	$CRYP_AES_ECB
(
uöt8_t
 
Mode
, uöt8_t* 
Key
, 
uöt16_t
 
Keysize
,

107 
uöt8_t
* 
I≈ut
, 
uöt32_t
 
IÀngth
, uöt8_t* 
Ouçut
)

109 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

110 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

111 
__IO
 
uöt32_t
 
cou¡î
 = 0;

112 
uöt32_t
 
busy°©us
 = 0;

113 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

114 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

115 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

116 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

117 
uöt32_t
 
i
 = 0;

120 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

122 
Keysize
)

125 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

126 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

127 
keyaddr
+=4;

128 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

135 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

136 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

139 
keyaddr
+=4;

140 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

141 
keyaddr
+=4;

142 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

149 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

150 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

157 
keyaddr
+=4;

158 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

159 
keyaddr
+=4;

160 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

161 
keyaddr
+=4;

162 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

163 
keyaddr
+=4;

164 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

171 if(
Mode
 =
MODE_DECRYPT
)

174 
	`CRYP_FIFOFlush
();

177 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

178 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

179 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_32b
;

180 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

183 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

186 
	`CRYP_Cmd
(
ENABLE
);

191 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

192 
cou¡î
++;

193 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

195 i‡(
busy°©us
 !
RESET
)

197 
°©us
 = 
ERROR
;

202 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

209 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

212 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

215 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

216 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

217 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

220 
	`CRYP_FIFOFlush
();

223 
	`CRYP_Cmd
(
ENABLE
);

225 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

229 (
ERROR
);

232 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=16)

236 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

237 
öpuèddr
+=4;

238 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

239 
öpuèddr
+=4;

240 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

241 
öpuèddr
+=4;

242 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

243 
öpuèddr
+=4;

246 
cou¡î
 = 0;

249 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

250 
cou¡î
++;

251 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

253 i‡(
busy°©us
 !
RESET
)

255 
°©us
 = 
ERROR
;

261 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

262 
ouçuèddr
+=4;

263 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

264 
ouçuèddr
+=4;

265 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

266 
ouçuèddr
+=4;

267 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

268 
ouçuèddr
+=4;

273 
	`CRYP_Cmd
(
DISABLE
);

275  
°©us
;

276 
	}
}

294 
Eº‹Sètus
 
	$CRYP_AES_CBC
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16], uöt8_à*
Key
,

295 
uöt16_t
 
Keysize
, 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

296 
uöt8_t
 *
Ouçut
)

298 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

299 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

300 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

301 
__IO
 
uöt32_t
 
cou¡î
 = 0;

302 
uöt32_t
 
busy°©us
 = 0;

303 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

304 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

305 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

306 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

307 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

308 
uöt32_t
 
i
 = 0;

311 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

313 
Keysize
)

316 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

317 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

318 
keyaddr
+=4;

319 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

320 
keyaddr
+=4;

321 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

322 
keyaddr
+=4;

323 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

326 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

327 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

328 
keyaddr
+=4;

329 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

330 
keyaddr
+=4;

331 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

332 
keyaddr
+=4;

333 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

334 
keyaddr
+=4;

335 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

336 
keyaddr
+=4;

337 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

340 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

341 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

342 
keyaddr
+=4;

343 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

344 
keyaddr
+=4;

345 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

346 
keyaddr
+=4;

347 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

348 
keyaddr
+=4;

349 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

350 
keyaddr
+=4;

351 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

352 
keyaddr
+=4;

353 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

354 
keyaddr
+=4;

355 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

362 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

363 
ivaddr
+=4;

364 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

365 
ivaddr
+=4;

366 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

367 
ivaddr
+=4;

368 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

372 if(
Mode
 =
MODE_DECRYPT
)

375 
	`CRYP_FIFOFlush
();

378 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

379 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

380 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_32b
;

382 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

385 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

388 
	`CRYP_Cmd
(
ENABLE
);

393 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

394 
cou¡î
++;

395 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

397 i‡(
busy°©us
 !
RESET
)

399 
°©us
 = 
ERROR
;

404 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

410 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

413 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

415 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

416 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

417 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

420 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

423 
	`CRYP_FIFOFlush
();

426 
	`CRYP_Cmd
(
ENABLE
);

428 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

432 (
ERROR
);

435 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=16)

439 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

440 
öpuèddr
+=4;

441 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

442 
öpuèddr
+=4;

443 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

444 
öpuèddr
+=4;

445 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

446 
öpuèddr
+=4;

448 
cou¡î
 = 0;

451 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

452 
cou¡î
++;

453 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

455 i‡(
busy°©us
 !
RESET
)

457 
°©us
 = 
ERROR
;

463 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

464 
ouçuèddr
+=4;

465 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

466 
ouçuèddr
+=4;

467 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

468 
ouçuèddr
+=4;

469 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

470 
ouçuèddr
+=4;

475 
	`CRYP_Cmd
(
DISABLE
);

477  
°©us
;

478 
	}
}

496 
Eº‹Sètus
 
	$CRYP_AES_CTR
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16], uöt8_à*
Key
,

497 
uöt16_t
 
Keysize
, 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

498 
uöt8_t
 *
Ouçut
)

500 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

501 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

502 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

503 
__IO
 
uöt32_t
 
cou¡î
 = 0;

504 
uöt32_t
 
busy°©us
 = 0;

505 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

506 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

507 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

508 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

509 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

510 
uöt32_t
 
i
 = 0;

513 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

515 
Keysize
)

518 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

519 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

520 
keyaddr
+=4;

521 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

522 
keyaddr
+=4;

523 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

524 
keyaddr
+=4;

525 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

528 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

529 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

530 
keyaddr
+=4;

531 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

532 
keyaddr
+=4;

533 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

534 
keyaddr
+=4;

535 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

536 
keyaddr
+=4;

537 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

538 
keyaddr
+=4;

539 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

542 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

543 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

544 
keyaddr
+=4;

545 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

546 
keyaddr
+=4;

547 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

548 
keyaddr
+=4;

549 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

550 
keyaddr
+=4;

551 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

552 
keyaddr
+=4;

553 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

554 
keyaddr
+=4;

555 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

556 
keyaddr
+=4;

557 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

563 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

564 
ivaddr
+=4;

565 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

566 
ivaddr
+=4;

567 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

568 
ivaddr
+=4;

569 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

572 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

575 if(
Mode
 =
MODE_DECRYPT
)

578 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

584 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

586 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

587 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

588 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

591 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

594 
	`CRYP_FIFOFlush
();

597 
	`CRYP_Cmd
(
ENABLE
);

599 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

603 (
ERROR
);

606 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=16)

610 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

611 
öpuèddr
+=4;

612 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

613 
öpuèddr
+=4;

614 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

615 
öpuèddr
+=4;

616 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

617 
öpuèddr
+=4;

619 
cou¡î
 = 0;

622 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

623 
cou¡î
++;

624 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

626 i‡(
busy°©us
 !
RESET
)

628 
°©us
 = 
ERROR
;

634 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

635 
ouçuèddr
+=4;

636 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

637 
ouçuèddr
+=4;

638 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

639 
ouçuèddr
+=4;

640 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

641 
ouçuèddr
+=4;

645 
	`CRYP_Cmd
(
DISABLE
);

647  
°©us
;

648 
	}
}

670 
Eº‹Sètus
 
	$CRYP_AES_GCM
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16],

671 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

672 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
ILígth
,

673 
uöt8_t
 *
Hódî
, 
uöt32_t
 
HLígth
,

674 
uöt8_t
 *
Ouçut
, uöt8_à*
AuthTAG
)

676 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

677 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

678 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

679 
__IO
 
uöt32_t
 
cou¡î
 = 0;

680 
uöt32_t
 
busy°©us
 = 0;

681 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

682 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

683 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

684 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

685 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

686 
uöt32_t
 
hódîaddr
 = (uöt32_t)
Hódî
;

687 
uöt32_t
 
ègaddr
 = (uöt32_t)
AuthTAG
;

688 
uöt64_t
 
hódîÀngth
 = 
HLígth
 * 8;

689 
uöt64_t
 
öpuéígth
 = 
ILígth
 * 8;

690 
uöt32_t
 
lo›cou¡î
 = 0;

693 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

695 
Keysize
)

698 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

699 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

700 
keyaddr
+=4;

701 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

702 
keyaddr
+=4;

703 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

704 
keyaddr
+=4;

705 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

708 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

709 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

710 
keyaddr
+=4;

711 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

712 
keyaddr
+=4;

713 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

714 
keyaddr
+=4;

715 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

716 
keyaddr
+=4;

717 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

718 
keyaddr
+=4;

719 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

722 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

723 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

724 
keyaddr
+=4;

725 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

726 
keyaddr
+=4;

727 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

728 
keyaddr
+=4;

729 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

730 
keyaddr
+=4;

731 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

732 
keyaddr
+=4;

733 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

734 
keyaddr
+=4;

735 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

736 
keyaddr
+=4;

737 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

744 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

745 
ivaddr
+=4;

746 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

747 
ivaddr
+=4;

748 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

749 
ivaddr
+=4;

750 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

753 if(
Mode
 =
MODE_ENCRYPT
)

756 
	`CRYP_FIFOFlush
();

759 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

762 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

765 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

766 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

767 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

768 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

772 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Inô
);

775 
	`CRYP_Cmd
(
ENABLE
);

778 
	`CRYP_GëCmdSètus
(Ë=
ENABLE
)

783 if(
HLígth
 != 0)

786 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Hódî
);

789 
	`CRYP_Cmd
(
ENABLE
);

791 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

795 (
ERROR
);

798 
lo›cou¡î
 = 0; (lo›cou¡î < 
HLígth
);Üoopcounter+=16)

801 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

806 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

807 
hódîaddr
+=4;

808 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

809 
hódîaddr
+=4;

810 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

811 
hódîaddr
+=4;

812 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

813 
hódîaddr
+=4;

817 
cou¡î
 = 0;

820 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

821 
cou¡î
++;

822 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

824 i‡(
busy°©us
 !
RESET
)

826 
°©us
 = 
ERROR
;

831 if(
ILígth
 != 0)

834 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Paylﬂd
);

837 
	`CRYP_Cmd
(
ENABLE
);

839 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

843 (
ERROR
);

846 
lo›cou¡î
 = 0; (÷o›cou¡î < 
ILígth
Ë&& (
°©us
 !
ERROR
));Üoopcounter+=16)

849 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

853 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

854 
öpuèddr
+=4;

855 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

856 
öpuèddr
+=4;

857 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

858 
öpuèddr
+=4;

859 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

860 
öpuèddr
+=4;

863 
cou¡î
 = 0;

866 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

867 
cou¡î
++;

868 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

870 i‡(
busy°©us
 !
RESET
)

872 
°©us
 = 
ERROR
;

877 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

882 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

883 
ouçuèddr
+=4;

884 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

885 
ouçuèddr
+=4;

886 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

887 
ouçuèddr
+=4;

888 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

889 
ouçuèddr
+=4;

896 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_FöÆ
);

899 
	`CRYP_Cmd
(
ENABLE
);

901 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

905 (
ERROR
);

909 
	`CRYP_D©aIn
(
	`__REV
(
hódîÀngth
>>32));

910 
	`CRYP_D©aIn
(
	`__REV
(
hódîÀngth
));

911 
	`CRYP_D©aIn
(
	`__REV
(
öpuéígth
>>32));

912 
	`CRYP_D©aIn
(
	`__REV
(
öpuéígth
));

914 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

918 
ègaddr
 = (
uöt32_t
)
AuthTAG
;

920 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

921 
ègaddr
+=4;

922 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

923 
ègaddr
+=4;

924 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

925 
ègaddr
+=4;

926 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

927 
ègaddr
+=4;

933 
	`CRYP_FIFOFlush
();

936 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

939 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

942 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

943 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

944 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

945 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

949 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Inô
);

952 
	`CRYP_Cmd
(
ENABLE
);

955 
	`CRYP_GëCmdSètus
(Ë=
ENABLE
)

960 if(
HLígth
 != 0)

963 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Hódî
);

966 
	`CRYP_Cmd
(
ENABLE
);

968 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

972 (
ERROR
);

975 
lo›cou¡î
 = 0; (lo›cou¡î < 
HLígth
);Üoopcounter+=16)

978 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

983 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

984 
hódîaddr
+=4;

985 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

986 
hódîaddr
+=4;

987 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

988 
hódîaddr
+=4;

989 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

990 
hódîaddr
+=4;

994 
cou¡î
 = 0;

997 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

998 
cou¡î
++;

999 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1001 i‡(
busy°©us
 !
RESET
)

1003 
°©us
 = 
ERROR
;

1008 if(
ILígth
 != 0)

1011 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Paylﬂd
);

1014 
	`CRYP_Cmd
(
ENABLE
);

1016 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1020 (
ERROR
);

1023 
lo›cou¡î
 = 0; (÷o›cou¡î < 
ILígth
Ë&& (
°©us
 !
ERROR
));Üoopcounter+=16)

1026 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1030 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1031 
öpuèddr
+=4;

1032 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1033 
öpuèddr
+=4;

1034 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1035 
öpuèddr
+=4;

1036 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1037 
öpuèddr
+=4;

1040 
cou¡î
 = 0;

1043 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1044 
cou¡î
++;

1045 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1047 i‡(
busy°©us
 !
RESET
)

1049 
°©us
 = 
ERROR
;

1054 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1059 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1060 
ouçuèddr
+=4;

1061 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1062 
ouçuèddr
+=4;

1063 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1064 
ouçuèddr
+=4;

1065 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1066 
ouçuèddr
+=4;

1073 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_FöÆ
);

1076 
	`CRYP_Cmd
(
ENABLE
);

1078 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1082 (
ERROR
);

1086 
	`CRYP_D©aIn
(
	`__REV
(
hódîÀngth
>>32));

1087 
	`CRYP_D©aIn
(
	`__REV
(
hódîÀngth
));

1088 
	`CRYP_D©aIn
(
	`__REV
(
öpuéígth
>>32));

1089 
	`CRYP_D©aIn
(
	`__REV
(
öpuéígth
));

1091 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1095 
ègaddr
 = (
uöt32_t
)
AuthTAG
;

1097 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

1098 
ègaddr
+=4;

1099 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

1100 
ègaddr
+=4;

1101 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

1102 
ègaddr
+=4;

1103 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

1104 
ègaddr
+=4;

1107 
	`CRYP_Cmd
(
DISABLE
);

1109  
°©us
;

1110 
	}
}

1135 
Eº‹Sètus
 
	$CRYP_AES_CCM
(
uöt8_t
 
Mode
,

1136 
uöt8_t
* 
N⁄˚
, 
uöt32_t
 
N⁄˚Size
,

1137 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

1138 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
ILígth
,

1139 
uöt8_t
 *
Hódî
, 
uöt32_t
 
HLígth
, uöt8_à*
HBuf„r
,

1140 
uöt8_t
 *
Ouçut
,

1141 
uöt8_t
 *
AuthTAG
, 
uöt32_t
 
TAGSize
)

1143 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

1144 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

1145 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

1146 
__IO
 
uöt32_t
 
cou¡î
 = 0;

1147 
uöt32_t
 
busy°©us
 = 0;

1148 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

1149 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

1150 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

1151 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

1152 
uöt32_t
 
hódîaddr
 = (uöt32_t)
Hódî
;

1153 
uöt32_t
 
ègaddr
 = (uöt32_t)
AuthTAG
;

1154 
uöt32_t
 
hódîsize
 = 
HLígth
;

1155 
uöt32_t
 
lo›cou¡î
 = 0;

1156 
uöt32_t
 
buf„ridx
 = 0;

1157 
uöt8_t
 
blockb0
[16] = {0};

1158 
uöt8_t
 
˘r
[16] = {0};

1159 
uöt32_t
 
ãm±ag
[4] = {0};

1160 
uöt32_t
 
˘øddr
 = (uöt32_t)
˘r
;

1161 
uöt32_t
 
b0addr
 = (uöt32_t)
blockb0
;

1164 if(
hódîsize
 != 0)

1167 if(
hódîsize
 < 65280)

1169 
HBuf„r
[
buf„ridx
++] = (
uöt8_t
Ë((
hódîsize
 >> 8) & 0xFF);

1170 
HBuf„r
[
buf„ridx
++] = (
uöt8_t
Ë((
hódîsize
) & 0xFF);

1171 
hódîsize
 += 2;

1176 
HBuf„r
[
buf„ridx
++] = 0xFF;

1177 
HBuf„r
[
buf„ridx
++] = 0xFE;

1178 
HBuf„r
[
buf„ridx
++] = 
hódîsize
 & 0xff000000;

1179 
HBuf„r
[
buf„ridx
++] = 
hódîsize
 & 0x00ff0000;

1180 
HBuf„r
[
buf„ridx
++] = 
hódîsize
 & 0x0000ff00;

1181 
HBuf„r
[
buf„ridx
++] = 
hódîsize
 & 0x000000ff;

1182 
hódîsize
 += 6;

1185 
lo›cou¡î
 = 0;Üo›cou¡î < 
hódîsize
;Üoopcounter++)

1187 
HBuf„r
[
buf„ridx
++] = 
Hódî
[
lo›cou¡î
];

1190 i‡((
hódîsize
 % 16) != 0)

1193 
lo›cou¡î
 = 
hódîsize
;Üoopcounter <= ((headersize/16) + 1) * 16;Üoopcounter++)

1195 
HBuf„r
[
lo›cou¡î
] = 0;

1198 
hódîsize
 = ((headersize/16) + 1) * 16;

1201 
hódîaddr
 = (
uöt32_t
)
HBuf„r
;

1204 if(
hódîsize
 != 0)

1206 
blockb0
[0] = 0x40;

1209 
blockb0
[0] |0u | (((–(
uöt8_t
Ë
TAGSize
 - 2Ë/ 2Ë& 0x07 ) << 3 ) | ( ( (uöt8_tË(15 - 
N⁄˚Size
) - 1) & 0x07);

1211 
lo›cou¡î
 = 0;Üo›cou¡î < 
N⁄˚Size
;Üoopcounter++)

1213 
blockb0
[
lo›cou¡î
+1] = 
N⁄˚
[loopcounter];

1215  ; 
lo›cou¡î
 < 13;Üoopcounter++)

1217 
blockb0
[
lo›cou¡î
+1] = 0;

1220 
blockb0
[14] = ((
ILígth
 >> 8) & 0xFF);

1221 
blockb0
[15] = (
ILígth
 & 0xFF);

1230 
˘r
[0] = 
blockb0
[0] & 0x07;

1232 
lo›cou¡î
 = 1;Üo›cou¡î < 
N⁄˚Size
 + 1;Üoopcounter++)

1234 
˘r
[
lo›cou¡î
] = 
blockb0
[loopcounter];

1237 
˘r
[15] |= 0x01;

1240 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

1242 
Keysize
)

1245 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

1246 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1247 
keyaddr
+=4;

1248 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1249 
keyaddr
+=4;

1250 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1251 
keyaddr
+=4;

1252 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1255 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

1256 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1257 
keyaddr
+=4;

1258 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1259 
keyaddr
+=4;

1260 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1261 
keyaddr
+=4;

1262 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1263 
keyaddr
+=4;

1264 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1265 
keyaddr
+=4;

1266 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1269 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

1270 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1271 
keyaddr
+=4;

1272 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1273 
keyaddr
+=4;

1274 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1275 
keyaddr
+=4;

1276 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1277 
keyaddr
+=4;

1278 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1279 
keyaddr
+=4;

1280 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1281 
keyaddr
+=4;

1282 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1283 
keyaddr
+=4;

1284 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1291 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = (
	`__REV
(*(
uöt32_t
*)(
˘øddr
)));

1292 
˘øddr
+=4;

1293 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right
(
	`__REV
(*(
uöt32_t
*)(
˘øddr
)));

1294 
˘øddr
+=4;

1295 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = (
	`__REV
(*(
uöt32_t
*)(
˘øddr
)));

1296 
˘øddr
+=4;

1297 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right
(
	`__REV
(*(
uöt32_t
*)(
˘øddr
)));

1300 if(
Mode
 =
MODE_ENCRYPT
)

1303 
	`CRYP_FIFOFlush
();

1306 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

1309 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

1312 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

1313 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1314 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

1315 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

1319 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Inô
);

1321 
b0addr
 = (
uöt32_t
)
blockb0
;

1323 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1324 
b0addr
+=4;

1325 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1326 
b0addr
+=4;

1327 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1328 
b0addr
+=4;

1329 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1332 
	`CRYP_Cmd
(
ENABLE
);

1335 
	`CRYP_GëCmdSètus
(Ë=
ENABLE
)

1339 if(
hódîsize
 != 0)

1342 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Hódî
);

1345 
	`CRYP_Cmd
(
ENABLE
);

1347 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1351 (
ERROR
);

1354 
lo›cou¡î
 = 0; (lo›cou¡î < 
hódîsize
);Üoopcounter+=16)

1357 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1362 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1363 
hódîaddr
+=4;

1364 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1365 
hódîaddr
+=4;

1366 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1367 
hódîaddr
+=4;

1368 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1369 
hódîaddr
+=4;

1373 
cou¡î
 = 0;

1376 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1377 
cou¡î
++;

1378 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1380 i‡(
busy°©us
 !
RESET
)

1382 
°©us
 = 
ERROR
;

1387 if(
ILígth
 != 0)

1390 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Paylﬂd
);

1393 
	`CRYP_Cmd
(
ENABLE
);

1395 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1399 (
ERROR
);

1402 
lo›cou¡î
 = 0; (÷o›cou¡î < 
ILígth
Ë&& (
°©us
 !
ERROR
));Üoopcounter+=16)

1405 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1410 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1411 
öpuèddr
+=4;

1412 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1413 
öpuèddr
+=4;

1414 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1415 
öpuèddr
+=4;

1416 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1417 
öpuèddr
+=4;

1420 
cou¡î
 = 0;

1423 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1424 
cou¡î
++;

1425 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1427 i‡(
busy°©us
 !
RESET
)

1429 
°©us
 = 
ERROR
;

1434 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1439 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1440 
ouçuèddr
+=4;

1441 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1442 
ouçuèddr
+=4;

1443 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1444 
ouçuèddr
+=4;

1445 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1446 
ouçuèddr
+=4;

1453 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_FöÆ
);

1456 
	`CRYP_Cmd
(
ENABLE
);

1458 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1462 (
ERROR
);

1465 
˘øddr
 = (
uöt32_t
)
˘r
;

1467 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1468 
˘øddr
+=4;

1469 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1470 
˘øddr
+=4;

1471 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1472 
˘øddr
+=4;

1474 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
) & 0xfeffffff);

1477 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1482 
ãm±ag
[0] = 
	`CRYP_D©aOut
();

1483 
ãm±ag
[1] = 
	`CRYP_D©aOut
();

1484 
ãm±ag
[2] = 
	`CRYP_D©aOut
();

1485 
ãm±ag
[3] = 
	`CRYP_D©aOut
();

1491 
	`CRYP_FIFOFlush
();

1494 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

1497 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

1500 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

1501 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1502 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

1503 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

1507 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Inô
);

1509 
b0addr
 = (
uöt32_t
)
blockb0
;

1511 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1512 
b0addr
+=4;

1513 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1514 
b0addr
+=4;

1515 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1516 
b0addr
+=4;

1517 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1520 
	`CRYP_Cmd
(
ENABLE
);

1523 
	`CRYP_GëCmdSètus
(Ë=
ENABLE
)

1528 if(
hódîsize
 != 0)

1531 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Hódî
);

1534 
	`CRYP_Cmd
(
ENABLE
);

1536 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1540 (
ERROR
);

1543 
lo›cou¡î
 = 0; (lo›cou¡î < 
hódîsize
);Üoopcounter+=16)

1546 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1551 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1552 
hódîaddr
+=4;

1553 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1554 
hódîaddr
+=4;

1555 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1556 
hódîaddr
+=4;

1557 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1558 
hódîaddr
+=4;

1562 
cou¡î
 = 0;

1565 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1566 
cou¡î
++;

1567 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1569 i‡(
busy°©us
 !
RESET
)

1571 
°©us
 = 
ERROR
;

1576 if(
ILígth
 != 0)

1579 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Paylﬂd
);

1582 
	`CRYP_Cmd
(
ENABLE
);

1584 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1588 (
ERROR
);

1591 
lo›cou¡î
 = 0; (÷o›cou¡î < 
ILígth
Ë&& (
°©us
 !
ERROR
));Üoopcounter+=16)

1594 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1599 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1600 
öpuèddr
+=4;

1601 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1602 
öpuèddr
+=4;

1603 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1604 
öpuèddr
+=4;

1605 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1606 
öpuèddr
+=4;

1609 
cou¡î
 = 0;

1612 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1613 
cou¡î
++;

1614 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1616 i‡(
busy°©us
 !
RESET
)

1618 
°©us
 = 
ERROR
;

1623 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1628 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1629 
ouçuèddr
+=4;

1630 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1631 
ouçuèddr
+=4;

1632 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1633 
ouçuèddr
+=4;

1634 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1635 
ouçuèddr
+=4;

1642 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_FöÆ
);

1645 
	`CRYP_Cmd
(
ENABLE
);

1647 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1651 (
ERROR
);

1654 
˘øddr
 = (
uöt32_t
)
˘r
;

1656 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1657 
˘øddr
+=4;

1658 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1659 
˘øddr
+=4;

1660 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1661 
˘øddr
+=4;

1663 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
) & 0xfeffffff);

1666 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1671 
ãm±ag
[0] = 
	`CRYP_D©aOut
();

1672 
ãm±ag
[1] = 
	`CRYP_D©aOut
();

1673 
ãm±ag
[2] = 
	`CRYP_D©aOut
();

1674 
ãm±ag
[3] = 
	`CRYP_D©aOut
();

1678 
lo›cou¡î
 = 0; (lo›cou¡î < 
TAGSize
);Üoopcounter++)

1681 *((
uöt8_t
*)
ègaddr
+
lo›cou¡î
Ë*((uöt8_t*)
ãm±ag
+loopcounter);

1685 
	`CRYP_Cmd
(
DISABLE
);

1687  
°©us
;

1688 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STFCB7~1.C

76 
	~"°m32f4xx_…dc.h
"

77 
	~"°m32f4xx_rcc.h
"

95 
	#GCR_MASK
 ((
uöt32_t
)0x0FFE888FË

	)

129 
	$LTDC_DeInô
()

132 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_LTDC
, 
ENABLE
);

134 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_LTDC
, 
DISABLE
);

135 
	}
}

146 
	$LTDC_Inô
(
LTDC_InôTy≥Def
* 
LTDC_InôSåu˘
)

148 
uöt32_t
 
h‹iz⁄èlsync
 = 0;

149 
uöt32_t
 
accumuœãdHBP
 = 0;

150 
uöt32_t
 
accumuœãda˘iveW
 = 0;

151 
uöt32_t
 
tŸÆwidth
 = 0;

152 
uöt32_t
 
backgªí
 = 0;

153 
uöt32_t
 
backªd
 = 0;

156 
	`as£π_∑øm
(
	`IS_LTDC_HSYNC
(
LTDC_InôSåu˘
->
LTDC_H‹iz⁄èlSync
));

157 
	`as£π_∑øm
(
	`IS_LTDC_VSYNC
(
LTDC_InôSåu˘
->
LTDC_VîtiˇlSync
));

158 
	`as£π_∑øm
(
	`IS_LTDC_AHBP
(
LTDC_InôSåu˘
->
LTDC_AccumuœãdHBP
));

159 
	`as£π_∑øm
(
	`IS_LTDC_AVBP
(
LTDC_InôSåu˘
->
LTDC_AccumuœãdVBP
));

160 
	`as£π_∑øm
(
	`IS_LTDC_AAH
(
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveH
));

161 
	`as£π_∑øm
(
	`IS_LTDC_AAW
(
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveW
));

162 
	`as£π_∑øm
(
	`IS_LTDC_TOTALH
(
LTDC_InôSåu˘
->
LTDC_TŸÆHeigh
));

163 
	`as£π_∑øm
(
	`IS_LTDC_TOTALW
(
LTDC_InôSåu˘
->
LTDC_TŸÆWidth
));

164 
	`as£π_∑øm
(
	`IS_LTDC_HSPOL
(
LTDC_InôSåu˘
->
LTDC_HSPﬁ¨ôy
));

165 
	`as£π_∑øm
(
	`IS_LTDC_VSPOL
(
LTDC_InôSåu˘
->
LTDC_VSPﬁ¨ôy
));

166 
	`as£π_∑øm
(
	`IS_LTDC_DEPOL
(
LTDC_InôSåu˘
->
LTDC_DEPﬁ¨ôy
));

167 
	`as£π_∑øm
(
	`IS_LTDC_PCPOL
(
LTDC_InôSåu˘
->
LTDC_PCPﬁ¨ôy
));

168 
	`as£π_∑øm
(
	`IS_LTDC_BackBlueVÆue
(
LTDC_InôSåu˘
->
LTDC_BackgroundBlueVÆue
));

169 
	`as£π_∑øm
(
	`IS_LTDC_BackGªíVÆue
(
LTDC_InôSåu˘
->
LTDC_BackgroundGªíVÆue
));

170 
	`as£π_∑øm
(
	`IS_LTDC_BackRedVÆue
(
LTDC_InôSåu˘
->
LTDC_BackgroundRedVÆue
));

173 
LTDC
->
SSCR
 &~(
LTDC_SSCR_VSH
 | 
LTDC_SSCR_HSW
);

174 
h‹iz⁄èlsync
 = (
LTDC_InôSåu˘
->
LTDC_H‹iz⁄èlSync
 << 16);

175 
LTDC
->
SSCR
 |(
h‹iz⁄èlsync
 | 
LTDC_InôSåu˘
->
LTDC_VîtiˇlSync
);

178 
LTDC
->
BPCR
 &~(
LTDC_BPCR_AVBP
 | 
LTDC_BPCR_AHBP
);

179 
accumuœãdHBP
 = (
LTDC_InôSåu˘
->
LTDC_AccumuœãdHBP
 << 16);

180 
LTDC
->
BPCR
 |(
accumuœãdHBP
 | 
LTDC_InôSåu˘
->
LTDC_AccumuœãdVBP
);

183 
LTDC
->
AWCR
 &~(
LTDC_AWCR_AAH
 | 
LTDC_AWCR_AAW
);

184 
accumuœãda˘iveW
 = (
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveW
 << 16);

185 
LTDC
->
AWCR
 |(
accumuœãda˘iveW
 | 
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveH
);

188 
LTDC
->
TWCR
 &~(
LTDC_TWCR_TOTALH
 | 
LTDC_TWCR_TOTALW
);

189 
tŸÆwidth
 = (
LTDC_InôSåu˘
->
LTDC_TŸÆWidth
 << 16);

190 
LTDC
->
TWCR
 |(
tŸÆwidth
 | 
LTDC_InôSåu˘
->
LTDC_TŸÆHeigh
);

192 
LTDC
->
GCR
 &(
uöt32_t
)
GCR_MASK
;

193 
LTDC
->
GCR
 |(
uöt32_t
)(
LTDC_InôSåu˘
->
LTDC_HSPﬁ¨ôy
 | LTDC_InôSåu˘->
LTDC_VSPﬁ¨ôy
 | \

194 
LTDC_InôSåu˘
->
LTDC_DEPﬁ¨ôy
 | LTDC_InôSåu˘->
LTDC_PCPﬁ¨ôy
);

197 
backgªí
 = (
LTDC_InôSåu˘
->
LTDC_BackgroundGªíVÆue
 << 8);

198 
backªd
 = (
LTDC_InôSåu˘
->
LTDC_BackgroundRedVÆue
 << 16);

200 
LTDC
->
BCCR
 &~(
LTDC_BCCR_BCBLUE
 | 
LTDC_BCCR_BCGREEN
 | 
LTDC_BCCR_BCRED
);

201 
LTDC
->
BCCR
 |(
backªd
 | 
backgªí
 | 
LTDC_InôSåu˘
->
LTDC_BackgroundBlueVÆue
);

202 
	}
}

211 
	$LTDC_Såu˘Inô
(
LTDC_InôTy≥Def
* 
LTDC_InôSåu˘
)

214 
LTDC_InôSåu˘
->
LTDC_HSPﬁ¨ôy
 = 
LTDC_HSPﬁ¨ôy_AL
;

215 
LTDC_InôSåu˘
->
LTDC_VSPﬁ¨ôy
 = 
LTDC_VSPﬁ¨ôy_AL
;

216 
LTDC_InôSåu˘
->
LTDC_DEPﬁ¨ôy
 = 
LTDC_DEPﬁ¨ôy_AL
;

217 
LTDC_InôSåu˘
->
LTDC_PCPﬁ¨ôy
 = 
LTDC_PCPﬁ¨ôy_IPC
;

218 
LTDC_InôSåu˘
->
LTDC_H‹iz⁄èlSync
 = 0x00;

219 
LTDC_InôSåu˘
->
LTDC_VîtiˇlSync
 = 0x00;

220 
LTDC_InôSåu˘
->
LTDC_AccumuœãdHBP
 = 0x00;

221 
LTDC_InôSåu˘
->
LTDC_AccumuœãdVBP
 = 0x00;

222 
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveW
 = 0x00;

223 
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveH
 = 0x00;

224 
LTDC_InôSåu˘
->
LTDC_TŸÆWidth
 = 0x00;

225 
LTDC_InôSåu˘
->
LTDC_TŸÆHeigh
 = 0x00;

226 
LTDC_InôSåu˘
->
LTDC_BackgroundRedVÆue
 = 0x00;

227 
LTDC_InôSåu˘
->
LTDC_BackgroundGªíVÆue
 = 0x00;

228 
LTDC_InôSåu˘
->
LTDC_BackgroundBlueVÆue
 = 0x00;

229 
	}
}

238 
	$LTDC_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

241 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

243 i‡(
NewSèã
 !
DISABLE
)

246 
LTDC
->
GCR
 |(
uöt32_t
)
LTDC_GCR_LTDCEN
;

251 
LTDC
->
GCR
 &~(
uöt32_t
)
LTDC_GCR_LTDCEN
;

253 
	}
}

262 
	$LTDC_DôhîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

265 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

267 i‡(
NewSèã
 !
DISABLE
)

270 
LTDC
->
GCR
 |(
uöt32_t
)
LTDC_GCR_DTEN
;

275 
LTDC
->
GCR
 &~(
uöt32_t
)
LTDC_GCR_DTEN
;

277 
	}
}

286 
LTDC_RGBTy≥Def
 
	$LTDC_GëRGBWidth
()

288 
LTDC_RGBTy≥Def
 
LTDC_RGB_InôSåu˘
;

290 
LTDC
->
GCR
 &(
uöt32_t
)
GCR_MASK
;

292 
LTDC_RGB_InôSåu˘
.
LTDC_BlueWidth
 = (
uöt32_t
)((
LTDC
->
GCR
 >> 4) & 0x7);

293 
LTDC_RGB_InôSåu˘
.
LTDC_GªíWidth
 = (
uöt32_t
)((
LTDC
->
GCR
 >> 8) & 0x7);

294 
LTDC_RGB_InôSåu˘
.
LTDC_RedWidth
 = (
uöt32_t
)((
LTDC
->
GCR
 >> 12) & 0x7);

296  
LTDC_RGB_InôSåu˘
;

297 
	}
}

306 
	$LTDC_RGBSåu˘Inô
(
LTDC_RGBTy≥Def
* 
LTDC_RGB_InôSåu˘
)

308 
LTDC_RGB_InôSåu˘
->
LTDC_BlueWidth
 = 0x02;

309 
LTDC_RGB_InôSåu˘
->
LTDC_GªíWidth
 = 0x02;

310 
LTDC_RGB_InôSåu˘
->
LTDC_RedWidth
 = 0x02;

311 
	}
}

320 
	$LTDC_LIPC⁄fig
(
uöt32_t
 
LTDC_LIPosôi⁄C⁄fig
)

323 
	`as£π_∑øm
(
	`IS_LTDC_LIPOS
(
LTDC_LIPosôi⁄C⁄fig
));

326 
LTDC
->
LIPCR
 = (
uöt32_t
)
LTDC_LIPosôi⁄C⁄fig
;

327 
	}
}

338 
	$LTDC_RñﬂdC⁄fig
(
uöt32_t
 
LTDC_Rñﬂd
)

341 
	`as£π_∑øm
(
	`IS_LTDC_RELOAD
(
LTDC_Rñﬂd
));

344 
LTDC
->
SRCR
 = (
uöt32_t
)
LTDC_Rñﬂd
;

345 
	}
}

359 
	$LTDC_LayîInô
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_Layî_InôTy≥Def
* 
LTDC_Layî_InôSåu˘
)

362 
uöt32_t
 
wh•pos
 = 0;

363 
uöt32_t
 
wv•pos
 = 0;

364 
uöt32_t
 
dcgªí
 = 0;

365 
uöt32_t
 
d¸ed
 = 0;

366 
uöt32_t
 
dˇÕha
 = 0;

367 
uöt32_t
 
cfbp
 = 0;

370 
	`as£π_∑øm
(
	`IS_LTDC_Pixñf‹m©
(
LTDC_Layî_InôSåu˘
->
LTDC_PixñF‹m©
));

371 
	`as£π_∑øm
(
	`IS_LTDC_BÀndögFa˘‹1
(
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_1
));

372 
	`as£π_∑øm
(
	`IS_LTDC_BÀndögFa˘‹2
(
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_2
));

373 
	`as£π_∑øm
(
	`IS_LTDC_HCONFIGST
(
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSèπ
));

374 
	`as£π_∑øm
(
	`IS_LTDC_HCONFIGSP
(
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSt›
));

375 
	`as£π_∑øm
(
	`IS_LTDC_VCONFIGST
(
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSèπ
));

376 
	`as£π_∑øm
(
	`IS_LTDC_VCONFIGSP
(
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSt›
));

377 
	`as£π_∑øm
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Blue
));

378 
	`as£π_∑øm
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Gªí
));

379 
	`as£π_∑øm
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Red
));

380 
	`as£π_∑øm
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹AÕha
));

381 
	`as£π_∑øm
(
	`IS_LTDC_CFBP
(
LTDC_Layî_InôSåu˘
->
LTDC_CFBPôch
));

382 
	`as£π_∑øm
(
	`IS_LTDC_CFBLL
(
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeLígth
));

383 
	`as£π_∑øm
(
	`IS_LTDC_CFBLNBR
(
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeNumbî
));

386 
wh•pos
 = 
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSt›
 << 16;

387 
LTDC_Layîx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

388 
LTDC_Layîx
->
WHPCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSèπ
 | 
wh•pos
);

391 
wv•pos
 = 
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSt›
 << 16;

392 
LTDC_Layîx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

393 
LTDC_Layîx
->
WVPCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSèπ
 | 
wv•pos
);

396 
LTDC_Layîx
->
PFCR
 &~(
LTDC_LxPFCR_PF
);

397 
LTDC_Layîx
->
PFCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_PixñF‹m©
);

400 
dcgªí
 = (
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Gªí
 << 8);

401 
d¸ed
 = (
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Red
 << 16);

402 
dˇÕha
 = (
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹AÕha
 << 24);

403 
LTDC_Layîx
->
DCCR
 &~(
LTDC_LxDCCR_DCBLUE
 | 
LTDC_LxDCCR_DCGREEN
 | 
LTDC_LxDCCR_DCRED
 | 
LTDC_LxDCCR_DCALPHA
);

404 
LTDC_Layîx
->
DCCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Blue
 | 
dcgªí
 | \

405 
d¸ed
 | 
dˇÕha
);

408 
LTDC_Layîx
->
CACR
 &~(
LTDC_LxCACR_CONSTA
);

409 
LTDC_Layîx
->
CACR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_C⁄°™tAÕha
);

412 
LTDC_Layîx
->
BFCR
 &~(
LTDC_LxBFCR_BF2
 | 
LTDC_LxBFCR_BF1
);

413 
LTDC_Layîx
->
BFCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_1
 | LTDC_Layî_InôSåu˘->
LTDC_BÀndögFa˘‹_2
);

416 
LTDC_Layîx
->
CFBAR
 &~(
LTDC_LxCFBAR_CFBADD
);

417 
LTDC_Layîx
->
CFBAR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_CFBSèπAdªss
);

420 
cfbp
 = (
LTDC_Layî_InôSåu˘
->
LTDC_CFBPôch
 << 16);

421 
LTDC_Layîx
->
CFBLR
 &~(
LTDC_LxCFBLR_CFBLL
 | 
LTDC_LxCFBLR_CFBP
);

422 
LTDC_Layîx
->
CFBLR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeLígth
 | 
cfbp
);

425 
LTDC_Layîx
->
CFBLNR
 &~(
LTDC_LxCFBLNR_CFBLNBR
);

426 
LTDC_Layîx
->
CFBLNR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeNumbî
);

428 
	}
}

437 
	$LTDC_LayîSåu˘Inô
(
LTDC_Layî_InôTy≥Def
 * 
LTDC_Layî_InôSåu˘
)

442 
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSèπ
 = 0x00;

443 
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSt›
 = 0x00;

446 
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSèπ
 = 0x00;

447 
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSt›
 = 0x00;

450 
LTDC_Layî_InôSåu˘
->
LTDC_PixñF‹m©
 = 
LTDC_Pixñf‹m©_ARGB8888
;

453 
LTDC_Layî_InôSåu˘
->
LTDC_C⁄°™tAÕha
 = 0xFF;

456 
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Blue
 = 0x00;

457 
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Gªí
 = 0x00;

458 
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Red
 = 0x00;

459 
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹AÕha
 = 0x00;

462 
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_1
 = 
LTDC_BÀndögFa˘‹1_PAxCA
;

463 
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_2
 = 
LTDC_BÀndögFa˘‹2_PAxCA
;

466 
LTDC_Layî_InôSåu˘
->
LTDC_CFBSèπAdªss
 = 0x00;

469 
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeLígth
 = 0x00;

470 
LTDC_Layî_InôSåu˘
->
LTDC_CFBPôch
 = 0x00;

473 
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeNumbî
 = 0x00;

474 
	}
}

486 
	$LTDC_LayîCmd
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

489 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

491 i‡(
NewSèã
 !
DISABLE
)

494 
LTDC_Layîx
->
CR
 |(
uöt32_t
)
LTDC_LxCR_LEN
;

499 
LTDC_Layîx
->
CR
 &~(
uöt32_t
)
LTDC_LxCR_LEN
;

501 
	}
}

511 
LTDC_PosTy≥Def
 
	$LTDC_GëPosSètus
()

513 
LTDC_PosTy≥Def
 
LTDC_Pos_InôSåu˘
;

515 
LTDC
->
CPSR
 &~(
LTDC_CPSR_CYPOS
 | 
LTDC_CPSR_CXPOS
);

517 
LTDC_Pos_InôSåu˘
.
LTDC_POSX
 = (
uöt32_t
)(
LTDC
->
CPSR
 >> 16);

518 
LTDC_Pos_InôSåu˘
.
LTDC_POSY
 = (
uöt32_t
)(
LTDC
->
CPSR
 & 0xFFFF);

520  
LTDC_Pos_InôSåu˘
;

521 
	}
}

530 
	$LTDC_PosSåu˘Inô
(
LTDC_PosTy≥Def
* 
LTDC_Pos_InôSåu˘
)

532 
LTDC_Pos_InôSåu˘
->
LTDC_POSX
 = 0x00;

533 
LTDC_Pos_InôSåu˘
->
LTDC_POSY
 = 0x00;

534 
	}
}

547 
FœgSètus
 
	$LTDC_GëCDSètus
(
uöt32_t
 
LTDC_CD
)

549 
FœgSètus
 
bô°©us
;

552 
	`as£π_∑øm
(
	`IS_LTDC_GET_CD
(
LTDC_CD
));

554 i‡((
LTDC
->
CDSR
 & 
LTDC_CD
Ë!(
uöt32_t
)
RESET
)

556 
bô°©us
 = 
SET
;

560 
bô°©us
 = 
RESET
;

562  
bô°©us
;

563 
	}
}

574 
	$LTDC_Cﬁ‹KeyögC⁄fig
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_Cﬁ‹Keyög_InôTy≥Def
* 
LTDC_cﬁ‹keyög_InôSåu˘
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

576 
uöt32_t
 
ckgªí
 = 0;

577 
uöt32_t
 
ckªd
 = 0;

580 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

581 
	`as£π_∑øm
(
	`IS_LTDC_CKEYING
(
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyBlue
));

582 
	`as£π_∑øm
(
	`IS_LTDC_CKEYING
(
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyGªí
));

583 
	`as£π_∑øm
(
	`IS_LTDC_CKEYING
(
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyRed
));

585 i‡(
NewSèã
 !
DISABLE
)

588 
LTDC_Layîx
->
CR
 |(
uöt32_t
)
LTDC_LxCR_COLKEN
;

591 
ckgªí
 = (
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyGªí
 << 8);

592 
ckªd
 = (
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyRed
 << 16);

593 
LTDC_Layîx
->
CKCR
 &~(
LTDC_LxCKCR_CKBLUE
 | 
LTDC_LxCKCR_CKGREEN
 | 
LTDC_LxCKCR_CKRED
);

594 
LTDC_Layîx
->
CKCR
 |(
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyBlue
 | 
ckgªí
 | 
ckªd
);

599 
LTDC_Layîx
->
CR
 &~(
uöt32_t
)
LTDC_LxCR_COLKEN
;

603 
LTDC
->
SRCR
 = 
LTDC_IMRñﬂd
;

604 
	}
}

613 
	$LTDC_Cﬁ‹KeyögSåu˘Inô
(
LTDC_Cﬁ‹Keyög_InôTy≥Def
* 
LTDC_cﬁ‹keyög_InôSåu˘
)

616 
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyBlue
 = 0x00;

617 
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyGªí
 = 0x00;

618 
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyRed
 = 0x00;

619 
	}
}

631 
	$LTDC_CLUTCmd
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

634 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

636 i‡(
NewSèã
 !
DISABLE
)

639 
LTDC_Layîx
->
CR
 |(
uöt32_t
)
LTDC_LxCR_CLUTEN
;

644 
LTDC_Layîx
->
CR
 &~(
uöt32_t
)
LTDC_LxCR_CLUTEN
;

648 
LTDC
->
SRCR
 = 
LTDC_IMRñﬂd
;

649 
	}
}

660 
	$LTDC_CLUTInô
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_CLUT_InôTy≥Def
* 
LTDC_CLUT_InôSåu˘
)

662 
uöt32_t
 
gªí
 = 0;

663 
uöt32_t
 
ªd
 = 0;

664 
uöt32_t
 
˛uèdd
 = 0;

667 
	`as£π_∑øm
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InôSåu˘
->
LTDC_CLUTAdªss
));

668 
	`as£π_∑øm
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InôSåu˘
->
LTDC_RedVÆue
));

669 
	`as£π_∑øm
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InôSåu˘
->
LTDC_GªíVÆue
));

670 
	`as£π_∑øm
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InôSåu˘
->
LTDC_BlueVÆue
));

673 
gªí
 = (
LTDC_CLUT_InôSåu˘
->
LTDC_GªíVÆue
 << 8);

674 
ªd
 = (
LTDC_CLUT_InôSåu˘
->
LTDC_RedVÆue
 << 16);

675 
˛uèdd
 = (
LTDC_CLUT_InôSåu˘
->
LTDC_CLUTAdªss
 << 24);

676 
LTDC_Layîx
->
CLUTWR
 = (
˛uèdd
 | 
LTDC_CLUT_InôSåu˘
->
LTDC_BlueVÆue
 | \

677 
gªí
 | 
ªd
);

678 
	}
}

687 
	$LTDC_CLUTSåu˘Inô
(
LTDC_CLUT_InôTy≥Def
* 
LTDC_CLUT_InôSåu˘
)

690 
LTDC_CLUT_InôSåu˘
->
LTDC_CLUTAdªss
 = 0x00;

691 
LTDC_CLUT_InôSåu˘
->
LTDC_BlueVÆue
 = 0x00;

692 
LTDC_CLUT_InôSåu˘
->
LTDC_GªíVÆue
 = 0x00;

693 
LTDC_CLUT_InôSåu˘
->
LTDC_RedVÆue
 = 0x00;

694 
	}
}

707 
	$LTDC_LayîPosôi⁄
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt16_t
 
Off£tX
, uöt16_à
Off£tY
)

710 
uöt32_t
 
ãm¥eg
, 
ãmp
;

711 
uöt32_t
 
h‹iz⁄èl_°¨t
;

712 
uöt32_t
 
h‹iz⁄èl_°›
;

713 
uöt32_t
 
vîtiˇl_°¨t
;

714 
uöt32_t
 
vîtiˇl_°›
;

716 
LTDC_Layîx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

717 
LTDC_Layîx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

720 
ãm¥eg
 = 
LTDC
->
BPCR
;

721 
h‹iz⁄èl_°¨t
 = (
ãm¥eg
 >> 16Ë+ 1 + 
Off£tX
;

722 
vîtiˇl_°¨t
 = (
ãm¥eg
 & 0xFFFFË+ 1 + 
Off£tY
;

727 
ãm¥eg
 = 
LTDC_Layîx
->
PFCR
;

729 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB8888
)

731 
ãmp
 = 4;

733 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB888
)

735 
ãmp
 = 3;

737 i‡((
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB4444
) ||

738 (
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB565
) ||

739 (
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB1555
) ||

740 (
ãm¥eg
 =
LTDC_Pixñf‹m©_AL88
))

742 
ãmp
 = 2;

746 
ãmp
 = 1;

749 
ãm¥eg
 = 
LTDC_Layîx
->
CFBLR
;

750 
h‹iz⁄èl_°›
 = (((
ãm¥eg
 & 0x1FFFË- 3)/
ãmp
Ë+ 
h‹iz⁄èl_°¨t
 - 1;

752 
ãm¥eg
 = 
LTDC_Layîx
->
CFBLNR
;

753 
vîtiˇl_°›
 = (
ãm¥eg
 & 0x7FFË+ 
vîtiˇl_°¨t
 - 1;

755 
LTDC_Layîx
->
WHPCR
 = 
h‹iz⁄èl_°¨t
 | (
h‹iz⁄èl_°›
 << 16);

756 
LTDC_Layîx
->
WVPCR
 = 
vîtiˇl_°¨t
 | (
vîtiˇl_°›
 << 16);

757 
	}
}

768 
	$LTDC_LayîAÕha
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt8_t
 
C⁄°™tAÕha
)

771 
LTDC_Layîx
->
CACR
 = 
C⁄°™tAÕha
;

772 
	}
}

783 
	$LTDC_LayîAddªss
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
Addªss
)

786 
LTDC_Layîx
->
CFBAR
 = 
Addªss
;

787 
	}
}

799 
	$LTDC_LayîSize
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
Width
, uöt32_à
Height
)

802 
uöt8_t
 
ãmp
;

803 
uöt32_t
 
ãm¥eg
;

804 
uöt32_t
 
h‹iz⁄èl_°¨t
;

805 
uöt32_t
 
h‹iz⁄èl_°›
;

806 
uöt32_t
 
vîtiˇl_°¨t
;

807 
uöt32_t
 
vîtiˇl_°›
;

809 
ãm¥eg
 = 
LTDC_Layîx
->
PFCR
;

811 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB8888
)

813 
ãmp
 = 4;

815 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB888
)

817 
ãmp
 = 3;

819 i‡((
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB4444
) || \

820 (
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB565
) || \

821 (
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB1555
) || \

822 (
ãm¥eg
 =
LTDC_Pixñf‹m©_AL88
))

824 
ãmp
 = 2;

828 
ãmp
 = 1;

832 
ãm¥eg
 = 
LTDC_Layîx
->
WHPCR
;

833 
h‹iz⁄èl_°¨t
 = (
ãm¥eg
 & 0x1FFF);

834 
h‹iz⁄èl_°›
 = 
Width
 + 
h‹iz⁄èl_°¨t
 - 1;

836 
ãm¥eg
 = 
LTDC_Layîx
->
WVPCR
;

837 
vîtiˇl_°¨t
 = (
ãm¥eg
 & 0x1FFF);

838 
vîtiˇl_°›
 = 
Height
 + 
vîtiˇl_°¨t
 - 1;

840 
LTDC_Layîx
->
WHPCR
 = 
h‹iz⁄èl_°¨t
 | (
h‹iz⁄èl_°›
 << 16);

841 
LTDC_Layîx
->
WVPCR
 = 
vîtiˇl_°¨t
 | (
vîtiˇl_°›
 << 16);

844 
LTDC_Layîx
->
CFBLR
 = ((
Width
 * 
ãmp
) << 16) | ((Width *Åemp) + 3);

847 
LTDC_Layîx
->
CFBLNR
 = 
Height
;

849 
	}
}

861 
	$LTDC_LayîPixñF‹m©
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
PixñF‹m©
)

864 
uöt8_t
 
ãmp
;

865 
uöt32_t
 
ãm¥eg
;

867 
ãm¥eg
 = 
LTDC_Layîx
->
PFCR
;

869 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB8888
)

871 
ãmp
 = 4;

873 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB888
)

875 
ãmp
 = 3;

877 i‡((
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB4444
) || \

878 (
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB565
) || \

879 (
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB1555
) || \

880 (
ãm¥eg
 =
LTDC_Pixñf‹m©_AL88
))

882 
ãmp
 = 2;

886 
ãmp
 = 1;

889 
ãm¥eg
 = (
LTDC_Layîx
->
CFBLR
 >> 16);

890 
ãm¥eg
 = (ãm¥eg / 
ãmp
);

892 i‡(
PixñF‹m©
 =
LTDC_Pixñf‹m©_ARGB8888
)

894 
ãmp
 = 4;

896 i‡(
PixñF‹m©
 =
LTDC_Pixñf‹m©_RGB888
)

898 
ãmp
 = 3;

900 i‡((
PixñF‹m©
 =
LTDC_Pixñf‹m©_ARGB4444
) || \

901 (
PixñF‹m©
 =
LTDC_Pixñf‹m©_RGB565
) || \

902 (
PixñF‹m©
 =
LTDC_Pixñf‹m©_ARGB1555
) || \

903 (
PixñF‹m©
 =
LTDC_Pixñf‹m©_AL88
))

905 
ãmp
 = 2;

909 
ãmp
 = 1;

913 
LTDC_Layîx
->
CFBLR
 = ((
ãm¥eg
 * 
ãmp
) << 16) | ((tempreg *Åemp) + 3);

916 
LTDC_Layîx
->
PFCR
 = 
PixñF‹m©
;

918 
	}
}

975 
	$LTDC_ITC⁄fig
(
uöt32_t
 
LTDC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

978 
	`as£π_∑øm
(
	`IS_LTDC_IT
(
LTDC_IT
));

979 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

981 i‡(
NewSèã
 !
DISABLE
)

983 
LTDC
->
IER
 |
LTDC_IT
;

987 
LTDC
->
IER
 &(
uöt32_t
)~
LTDC_IT
;

989 
	}
}

1001 
FœgSètus
 
	$LTDC_GëFœgSètus
(
uöt32_t
 
LTDC_FLAG
)

1003 
FœgSètus
 
bô°©us
 = 
RESET
;

1006 
	`as£π_∑øm
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1008 i‡((
LTDC
->
ISR
 & 
LTDC_FLAG
Ë!(
uöt32_t
)
RESET
)

1010 
bô°©us
 = 
SET
;

1014 
bô°©us
 = 
RESET
;

1016  
bô°©us
;

1017 
	}
}

1029 
	$LTDC_CÀ¨Fœg
(
uöt32_t
 
LTDC_FLAG
)

1032 
	`as£π_∑øm
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1035 
LTDC
->
ICR
 = (
uöt32_t
)
LTDC_FLAG
;

1036 
	}
}

1048 
ITSètus
 
	$LTDC_GëITSètus
(
uöt32_t
 
LTDC_IT
)

1050 
ITSètus
 
bô°©us
 = 
RESET
;

1053 
	`as£π_∑øm
(
	`IS_LTDC_IT
(
LTDC_IT
));

1055 i‡((
LTDC
->
ISR
 & 
LTDC_IT
Ë!(
uöt32_t
)
RESET
)

1057 
bô°©us
 = 
SET
;

1061 
bô°©us
 = 
RESET
;

1064 i‡(((
LTDC
->
IER
 & 
LTDC_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
bô°©us
 != (uint32_t)RESET))

1066 
bô°©us
 = 
SET
;

1070 
bô°©us
 = 
RESET
;

1072  
bô°©us
;

1073 
	}
}

1086 
	$LTDC_CÀ¨ITPídögBô
(
uöt32_t
 
LTDC_IT
)

1089 
	`as£π_∑øm
(
	`IS_LTDC_IT
(
LTDC_IT
));

1092 
LTDC
->
ICR
 = (
uöt32_t
)
LTDC_IT
;

1093 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STFCC9~1.C

56 
	~"°m32f4xx_∫g.h
"

57 
	~"°m32f4xx_rcc.h
"

67 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

99 
	$RNG_DeInô
()

101 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

103 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_RNG
, 
ENABLE
);

106 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_RNG
, 
DISABLE
);

108 #i‡
	`deföed
(
STM32F410xx
)

110 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_RNG
, 
ENABLE
);

113 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_RNG
, 
DISABLE
);

115 
	}
}

123 
	$RNG_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

126 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

128 i‡(
NewSèã
 !
DISABLE
)

131 
RNG
->
CR
 |
RNG_CR_RNGEN
;

136 
RNG
->
CR
 &~
RNG_CR_RNGEN
;

138 
	}
}

185 
uöt32_t
 
	$RNG_GëR™domNumbî
()

188  
RNG
->
DR
;

189 
	}
}

276 
	$RNG_ITC⁄fig
(
Fun˘i⁄ÆSèã
 
NewSèã
)

279 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

281 i‡(
NewSèã
 !
DISABLE
)

284 
RNG
->
CR
 |
RNG_CR_IE
;

289 
RNG
->
CR
 &~
RNG_CR_IE
;

291 
	}
}

302 
FœgSètus
 
	$RNG_GëFœgSètus
(
uöt8_t
 
RNG_FLAG
)

304 
FœgSètus
 
bô°©us
 = 
RESET
;

306 
	`as£π_∑øm
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

309 i‡((
RNG
->
SR
 & 
RNG_FLAG
Ë!(
uöt8_t
)
RESET
)

312 
bô°©us
 = 
SET
;

317 
bô°©us
 = 
RESET
;

320  
bô°©us
;

321 
	}
}

335 
	$RNG_CÀ¨Fœg
(
uöt8_t
 
RNG_FLAG
)

338 
	`as£π_∑øm
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

340 
RNG
->
SR
 = ~(
uöt32_t
)(((uöt32_t)
RNG_FLAG
) << 4);

341 
	}
}

351 
ITSètus
 
	$RNG_GëITSètus
(
uöt8_t
 
RNG_IT
)

353 
ITSètus
 
bô°©us
 = 
RESET
;

355 
	`as£π_∑øm
(
	`IS_RNG_GET_IT
(
RNG_IT
));

358 i‡((
RNG
->
SR
 & 
RNG_IT
Ë!(
uöt8_t
)
RESET
)

361 
bô°©us
 = 
SET
;

366 
bô°©us
 = 
RESET
;

369  
bô°©us
;

370 
	}
}

381 
	$RNG_CÀ¨ITPídögBô
(
uöt8_t
 
RNG_IT
)

384 
	`as£π_∑øm
(
	`IS_RNG_IT
(
RNG_IT
));

387 
RNG
->
SR
 = (
uöt8_t
)~
RNG_IT
;

388 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STM32F~1.C

106 
	~"°m32f4xx_adc.h
"

107 
	~"°m32f4xx_rcc.h
"

122 
	#CR1_DISCNUM_RESET
 ((
uöt32_t
)0xFFFF1FFF)

	)

125 
	#CR1_AWDCH_RESET
 ((
uöt32_t
)0xFFFFFFE0)

	)

128 
	#CR1_AWDMode_RESET
 ((
uöt32_t
)0xFF3FFDFF)

	)

131 
	#CR1_CLEAR_MASK
 ((
uöt32_t
)0xFCFFFEFF)

	)

134 
	#CR2_EXTEN_RESET
 ((
uöt32_t
)0xCFFFFFFF)

	)

137 
	#CR2_JEXTEN_RESET
 ((
uöt32_t
)0xFFCFFFFF)

	)

140 
	#CR2_JEXTSEL_RESET
 ((
uöt32_t
)0xFFF0FFFF)

	)

143 
	#CR2_CLEAR_MASK
 ((
uöt32_t
)0xC0FFF7FD)

	)

146 
	#SQR3_SQ_SET
 ((
uöt32_t
)0x0000001F)

	)

147 
	#SQR2_SQ_SET
 ((
uöt32_t
)0x0000001F)

	)

148 
	#SQR1_SQ_SET
 ((
uöt32_t
)0x0000001F)

	)

151 
	#SQR1_L_RESET
 ((
uöt32_t
)0xFF0FFFFF)

	)

154 
	#JSQR_JSQ_SET
 ((
uöt32_t
)0x0000001F)

	)

157 
	#JSQR_JL_SET
 ((
uöt32_t
)0x00300000)

	)

158 
	#JSQR_JL_RESET
 ((
uöt32_t
)0xFFCFFFFF)

	)

161 
	#SMPR1_SMP_SET
 ((
uöt32_t
)0x00000007)

	)

162 
	#SMPR2_SMP_SET
 ((
uöt32_t
)0x00000007)

	)

165 
	#JDR_OFFSET
 ((
uöt8_t
)0x28)

	)

168 
	#CDR_ADDRESS
 ((
uöt32_t
)0x40012308)

	)

171 
	#CR_CLEAR_MASK
 ((
uöt32_t
)0xFFFC30E0)

	)

213 
	$ADC_DeInô
()

216 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC
, 
ENABLE
);

219 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC
, 
DISABLE
);

220 
	}
}

235 
	$ADC_Inô
(
ADC_Ty≥Def
* 
ADCx
, 
ADC_InôTy≥Def
* 
ADC_InôSåu˘
)

237 
uöt32_t
 
tm¥eg1
 = 0;

238 
uöt8_t
 
tm¥eg2
 = 0;

240 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

241 
	`as£π_∑øm
(
	`IS_ADC_RESOLUTION
(
ADC_InôSåu˘
->
ADC_Resﬁuti⁄
));

242 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
));

243 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
));

244 
	`as£π_∑øm
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄vEdge
));

245 
	`as£π_∑øm
(
	`IS_ADC_EXT_TRIG
(
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
));

246 
	`as£π_∑øm
(
	`IS_ADC_DATA_ALIGN
(
ADC_InôSåu˘
->
ADC_D©aAlign
));

247 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InôSåu˘
->
ADC_NbrOfC⁄vîsi⁄
));

251 
tm¥eg1
 = 
ADCx
->
CR1
;

254 
tm¥eg1
 &
CR1_CLEAR_MASK
;

259 
tm¥eg1
 |(
uöt32_t
)(((uöt32_t)
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
 << 8) | \

260 
ADC_InôSåu˘
->
ADC_Resﬁuti⁄
);

262 
ADCx
->
CR1
 = 
tm¥eg1
;

265 
tm¥eg1
 = 
ADCx
->
CR2
;

268 
tm¥eg1
 &
CR2_CLEAR_MASK
;

276 
tm¥eg1
 |(
uöt32_t
)(
ADC_InôSåu˘
->
ADC_D©aAlign
 | \

277 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
 |

278 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄vEdge
 | \

279 ((
uöt32_t
)
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
 << 1));

282 
ADCx
->
CR2
 = 
tm¥eg1
;

285 
tm¥eg1
 = 
ADCx
->
SQR1
;

288 
tm¥eg1
 &
SQR1_L_RESET
;

292 
tm¥eg2
 |(
uöt8_t
)(
ADC_InôSåu˘
->
ADC_NbrOfC⁄vîsi⁄
 - (uint8_t)1);

293 
tm¥eg1
 |((
uöt32_t
)
tm¥eg2
 << 20);

296 
ADCx
->
SQR1
 = 
tm¥eg1
;

297 
	}
}

310 
	$ADC_Såu˘Inô
(
ADC_InôTy≥Def
* 
ADC_InôSåu˘
)

313 
ADC_InôSåu˘
->
ADC_Resﬁuti⁄
 = 
ADC_Resﬁuti⁄_12b
;

316 
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
 = 
DISABLE
;

319 
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
 = 
DISABLE
;

322 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄vEdge
 = 
ADC_Exã∫ÆTrigC⁄vEdge_N⁄e
;

325 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
 = 
ADC_Exã∫ÆTrigC⁄v_T1_CC1
;

328 
ADC_InôSåu˘
->
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

331 
ADC_InôSåu˘
->
ADC_NbrOfC⁄vîsi⁄
 = 1;

332 
	}
}

341 
	$ADC_Comm⁄Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
)

343 
uöt32_t
 
tm¥eg1
 = 0;

345 
	`as£π_∑øm
(
	`IS_ADC_MODE
(
ADC_Comm⁄InôSåu˘
->
ADC_Mode
));

346 
	`as£π_∑øm
(
	`IS_ADC_PRESCALER
(
ADC_Comm⁄InôSåu˘
->
ADC_PªsˇÀr
));

347 
	`as£π_∑øm
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_Comm⁄InôSåu˘
->
ADC_DMAAc˚ssMode
));

348 
	`as£π_∑øm
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_Comm⁄InôSåu˘
->
ADC_TwoSam∂ögDñay
));

351 
tm¥eg1
 = 
ADC
->
CCR
;

354 
tm¥eg1
 &
CR_CLEAR_MASK
;

362 
tm¥eg1
 |(
uöt32_t
)(
ADC_Comm⁄InôSåu˘
->
ADC_Mode
 |

363 
ADC_Comm⁄InôSåu˘
->
ADC_PªsˇÀr
 |

364 
ADC_Comm⁄InôSåu˘
->
ADC_DMAAc˚ssMode
 |

365 
ADC_Comm⁄InôSåu˘
->
ADC_TwoSam∂ögDñay
);

368 
ADC
->
CCR
 = 
tm¥eg1
;

369 
	}
}

377 
	$ADC_Comm⁄Såu˘Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
)

380 
ADC_Comm⁄InôSåu˘
->
ADC_Mode
 = 
ADC_Mode_Indïídít
;

383 
ADC_Comm⁄InôSåu˘
->
ADC_PªsˇÀr
 = 
ADC_PªsˇÀr_Div2
;

386 
ADC_Comm⁄InôSåu˘
->
ADC_DMAAc˚ssMode
 = 
ADC_DMAAc˚ssMode_DißbÀd
;

389 
ADC_Comm⁄InôSåu˘
->
ADC_TwoSam∂ögDñay
 = 
ADC_TwoSam∂ögDñay_5Cy˛es
;

390 
	}
}

399 
	$ADC_Cmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

402 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

403 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

404 i‡(
NewSèã
 !
DISABLE
)

407 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_ADON
;

412 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_ADON
);

414 
	}
}

455 
	$ADC_A«logW©chdogCmd
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_A«logW©chdog
)

457 
uöt32_t
 
tm¥eg
 = 0;

459 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

460 
	`as£π_∑øm
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_A«logW©chdog
));

463 
tm¥eg
 = 
ADCx
->
CR1
;

466 
tm¥eg
 &
CR1_AWDMode_RESET
;

469 
tm¥eg
 |
ADC_A«logW©chdog
;

472 
ADCx
->
CR1
 = 
tm¥eg
;

473 
	}
}

484 
	$ADC_A«logW©chdogThªshﬁdsC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
HighThªshﬁd
,

485 
uöt16_t
 
LowThªshﬁd
)

488 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

489 
	`as£π_∑øm
(
	`IS_ADC_THRESHOLD
(
HighThªshﬁd
));

490 
	`as£π_∑øm
(
	`IS_ADC_THRESHOLD
(
LowThªshﬁd
));

493 
ADCx
->
HTR
 = 
HighThªshﬁd
;

496 
ADCx
->
LTR
 = 
LowThªshﬁd
;

497 
	}
}

525 
	$ADC_A«logW©chdogSögÀCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
)

527 
uöt32_t
 
tm¥eg
 = 0;

529 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

530 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

533 
tm¥eg
 = 
ADCx
->
CR1
;

536 
tm¥eg
 &
CR1_AWDCH_RESET
;

539 
tm¥eg
 |
ADC_Ch™√l
;

542 
ADCx
->
CR1
 = 
tm¥eg
;

543 
	}
}

589 
	$ADC_TempSís‹VªfötCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

592 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

593 i‡(
NewSèã
 !
DISABLE
)

596 
ADC
->
CCR
 |(
uöt32_t
)
ADC_CCR_TSVREFE
;

601 
ADC
->
CCR
 &(
uöt32_t
)(~
ADC_CCR_TSVREFE
);

603 
	}
}

615 
	$ADC_VBATCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

618 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

619 i‡(
NewSèã
 !
DISABLE
)

622 
ADC
->
CCR
 |(
uöt32_t
)
ADC_CCR_VBATE
;

627 
ADC
->
CCR
 &(
uöt32_t
)(~
ADC_CCR_VBATE
);

629 
	}
}

715 
	$ADC_ReguœrCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
)

717 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0;

719 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

720 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

721 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_RANK
(
R™k
));

722 
	`as£π_∑øm
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam∂eTime
));

725 i‡(
ADC_Ch™√l
 > 
ADC_Ch™√l_9
)

728 
tm¥eg1
 = 
ADCx
->
SMPR1
;

731 
tm¥eg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_Ch™√l
 - 10));

734 
tm¥eg1
 &~
tm¥eg2
;

737 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * (
ADC_Ch™√l
 - 10));

740 
tm¥eg1
 |
tm¥eg2
;

743 
ADCx
->
SMPR1
 = 
tm¥eg1
;

748 
tm¥eg1
 = 
ADCx
->
SMPR2
;

751 
tm¥eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Ch™√l
);

754 
tm¥eg1
 &~
tm¥eg2
;

757 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * 
ADC_Ch™√l
);

760 
tm¥eg1
 |
tm¥eg2
;

763 
ADCx
->
SMPR2
 = 
tm¥eg1
;

766 i‡(
R™k
 < 7)

769 
tm¥eg1
 = 
ADCx
->
SQR3
;

772 
tm¥eg2
 = 
SQR3_SQ_SET
 << (5 * (
R™k
 - 1));

775 
tm¥eg1
 &~
tm¥eg2
;

778 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 1));

781 
tm¥eg1
 |
tm¥eg2
;

784 
ADCx
->
SQR3
 = 
tm¥eg1
;

787 i‡(
R™k
 < 13)

790 
tm¥eg1
 = 
ADCx
->
SQR2
;

793 
tm¥eg2
 = 
SQR2_SQ_SET
 << (5 * (
R™k
 - 7));

796 
tm¥eg1
 &~
tm¥eg2
;

799 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 7));

802 
tm¥eg1
 |
tm¥eg2
;

805 
ADCx
->
SQR2
 = 
tm¥eg1
;

811 
tm¥eg1
 = 
ADCx
->
SQR1
;

814 
tm¥eg2
 = 
SQR1_SQ_SET
 << (5 * (
R™k
 - 13));

817 
tm¥eg1
 &~
tm¥eg2
;

820 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 13));

823 
tm¥eg1
 |
tm¥eg2
;

826 
ADCx
->
SQR1
 = 
tm¥eg1
;

828 
	}
}

835 
	$ADC_So·w¨eSèπC⁄v
(
ADC_Ty≥Def
* 
ADCx
)

838 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

841 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_SWSTART
;

842 
	}
}

849 
FœgSètus
 
	$ADC_GëSo·w¨eSèπC⁄vSètus
(
ADC_Ty≥Def
* 
ADCx
)

851 
FœgSètus
 
bô°©us
 = 
RESET
;

853 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

856 i‡((
ADCx
->
CR2
 & 
ADC_CR2_SWSTART
Ë!(
uöt32_t
)
RESET
)

859 
bô°©us
 = 
SET
;

864 
bô°©us
 = 
RESET
;

868  
bô°©us
;

869 
	}
}

879 
	$ADC_EOCOnEachReguœrCh™√lCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

882 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

883 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

885 i‡(
NewSèã
 !
DISABLE
)

888 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_EOCS
;

893 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_EOCS
);

895 
	}
}

904 
	$ADC_C⁄töuousModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

907 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

908 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

910 i‡(
NewSèã
 !
DISABLE
)

913 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_CONT
;

918 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_CONT
);

920 
	}
}

930 
	$ADC_DiscModeCh™√lCou¡C⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Numbî
)

932 
uöt32_t
 
tm¥eg1
 = 0;

933 
uöt32_t
 
tm¥eg2
 = 0;

936 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

937 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numbî
));

940 
tm¥eg1
 = 
ADCx
->
CR1
;

943 
tm¥eg1
 &
CR1_DISCNUM_RESET
;

946 
tm¥eg2
 = 
Numbî
 - 1;

947 
tm¥eg1
 |
tm¥eg2
 << 13;

950 
ADCx
->
CR1
 = 
tm¥eg1
;

951 
	}
}

962 
	$ADC_DiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

965 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

966 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

968 i‡(
NewSèã
 !
DISABLE
)

971 
ADCx
->
CR1
 |(
uöt32_t
)
ADC_CR1_DISCEN
;

976 
ADCx
->
CR1
 &(
uöt32_t
)(~
ADC_CR1_DISCEN
);

978 
	}
}

985 
uöt16_t
 
	$ADC_GëC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
)

988 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

991  (
uöt16_t
Ë
ADCx
->
DR
;

992 
	}
}

1006 
uöt32_t
 
	$ADC_GëMu…iModeC⁄vîsi⁄VÆue
()

1009  (*(
__IO
 
uöt32_t
 *Ë
CDR_ADDRESS
);

1010 
	}
}

1052 
	$ADC_DMACmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1055 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1056 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1057 i‡(
NewSèã
 !
DISABLE
)

1060 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_DMA
;

1065 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_DMA
);

1067 
	}
}

1076 
	$ADC_DMAReque°A·îLa°Tøns„rCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1079 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1080 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1081 i‡(
NewSèã
 !
DISABLE
)

1084 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_DDS
;

1089 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_DDS
);

1091 
	}
}

1103 
	$ADC_Mu…iModeDMAReque°A·îLa°Tøns„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1106 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1107 i‡(
NewSèã
 !
DISABLE
)

1110 
ADC
->
CCR
 |(
uöt32_t
)
ADC_CCR_DDS
;

1115 
ADC
->
CCR
 &(
uöt32_t
)(~
ADC_CCR_DDS
);

1117 
	}
}

1190 
	$ADC_Inje˘edCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
)

1192 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0, 
tm¥eg3
 = 0;

1194 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1195 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

1196 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_RANK
(
R™k
));

1197 
	`as£π_∑øm
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam∂eTime
));

1199 i‡(
ADC_Ch™√l
 > 
ADC_Ch™√l_9
)

1202 
tm¥eg1
 = 
ADCx
->
SMPR1
;

1204 
tm¥eg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_Ch™√l
 - 10));

1206 
tm¥eg1
 &~
tm¥eg2
;

1208 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3*(
ADC_Ch™√l
 - 10));

1210 
tm¥eg1
 |
tm¥eg2
;

1212 
ADCx
->
SMPR1
 = 
tm¥eg1
;

1217 
tm¥eg1
 = 
ADCx
->
SMPR2
;

1219 
tm¥eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Ch™√l
);

1221 
tm¥eg1
 &~
tm¥eg2
;

1223 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * 
ADC_Ch™√l
);

1225 
tm¥eg1
 |
tm¥eg2
;

1227 
ADCx
->
SMPR2
 = 
tm¥eg1
;

1231 
tm¥eg1
 = 
ADCx
->
JSQR
;

1233 
tm¥eg3
 = (
tm¥eg1
 & 
JSQR_JL_SET
)>> 20;

1235 
tm¥eg2
 = 
JSQR_JSQ_SET
 << (5 * (
uöt8_t
)((
R™k
 + 3Ë- (
tm¥eg3
 + 1)));

1237 
tm¥eg1
 &~
tm¥eg2
;

1239 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
uöt8_t
)((
R™k
 + 3Ë- (
tm¥eg3
 + 1)));

1241 
tm¥eg1
 |
tm¥eg2
;

1243 
ADCx
->
JSQR
 = 
tm¥eg1
;

1244 
	}
}

1253 
	$ADC_Inje˘edSequí˚rLígthC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Lígth
)

1255 
uöt32_t
 
tm¥eg1
 = 0;

1256 
uöt32_t
 
tm¥eg2
 = 0;

1258 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1259 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_LENGTH
(
Lígth
));

1262 
tm¥eg1
 = 
ADCx
->
JSQR
;

1265 
tm¥eg1
 &
JSQR_JL_RESET
;

1268 
tm¥eg2
 = 
Lígth
 - 1;

1269 
tm¥eg1
 |
tm¥eg2
 << 20;

1272 
ADCx
->
JSQR
 = 
tm¥eg1
;

1273 
	}
}

1288 
	$ADC_SëInje˘edOff£t
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
, 
uöt16_t
 
Off£t
)

1290 
__IO
 
uöt32_t
 
tmp
 = 0;

1292 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1293 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_Inje˘edCh™√l
));

1294 
	`as£π_∑øm
(
	`IS_ADC_OFFSET
(
Off£t
));

1296 
tmp
 = (
uöt32_t
)
ADCx
;

1297 
tmp
 +
ADC_Inje˘edCh™√l
;

1300 *(
__IO
 
uöt32_t
 *Ë
tmp
 = (uöt32_t)
Off£t
;

1301 
	}
}

1326 
	$ADC_Exã∫ÆTrigInje˘edC⁄vC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄v
)

1328 
uöt32_t
 
tm¥eg
 = 0;

1330 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1331 
	`as£π_∑øm
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_Exã∫ÆTrigInjecC⁄v
));

1334 
tm¥eg
 = 
ADCx
->
CR2
;

1337 
tm¥eg
 &
CR2_JEXTSEL_RESET
;

1340 
tm¥eg
 |
ADC_Exã∫ÆTrigInjecC⁄v
;

1343 
ADCx
->
CR2
 = 
tm¥eg
;

1344 
	}
}

1360 
	$ADC_Exã∫ÆTrigInje˘edC⁄vEdgeC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄vEdge
)

1362 
uöt32_t
 
tm¥eg
 = 0;

1364 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1365 
	`as£π_∑øm
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_Exã∫ÆTrigInjecC⁄vEdge
));

1367 
tm¥eg
 = 
ADCx
->
CR2
;

1369 
tm¥eg
 &
CR2_JEXTEN_RESET
;

1371 
tm¥eg
 |
ADC_Exã∫ÆTrigInjecC⁄vEdge
;

1373 
ADCx
->
CR2
 = 
tm¥eg
;

1374 
	}
}

1381 
	$ADC_So·w¨eSèπInje˘edC⁄v
(
ADC_Ty≥Def
* 
ADCx
)

1384 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1386 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_JSWSTART
;

1387 
	}
}

1394 
FœgSètus
 
	$ADC_GëSo·w¨eSèπInje˘edC⁄vCmdSètus
(
ADC_Ty≥Def
* 
ADCx
)

1396 
FœgSètus
 
bô°©us
 = 
RESET
;

1398 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1401 i‡((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
Ë!(
uöt32_t
)
RESET
)

1404 
bô°©us
 = 
SET
;

1409 
bô°©us
 = 
RESET
;

1412  
bô°©us
;

1413 
	}
}

1423 
	$ADC_AutoInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1426 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1427 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1428 i‡(
NewSèã
 !
DISABLE
)

1431 
ADCx
->
CR1
 |(
uöt32_t
)
ADC_CR1_JAUTO
;

1436 
ADCx
->
CR1
 &(
uöt32_t
)(~
ADC_CR1_JAUTO
);

1438 
	}
}

1449 
	$ADC_Inje˘edDiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1452 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1453 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1454 i‡(
NewSèã
 !
DISABLE
)

1457 
ADCx
->
CR1
 |(
uöt32_t
)
ADC_CR1_JDISCEN
;

1462 
ADCx
->
CR1
 &(
uöt32_t
)(~
ADC_CR1_JDISCEN
);

1464 
	}
}

1477 
uöt16_t
 
	$ADC_GëInje˘edC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
)

1479 
__IO
 
uöt32_t
 
tmp
 = 0;

1482 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1483 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_Inje˘edCh™√l
));

1485 
tmp
 = (
uöt32_t
)
ADCx
;

1486 
tmp
 +
ADC_Inje˘edCh™√l
 + 
JDR_OFFSET
;

1489  (
uöt16_t
Ë(*(
__IO
 
uöt32_t
*Ë
tmp
);

1490 
	}
}

1584 
	$ADC_ITC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1586 
uöt32_t
 
ômask
 = 0;

1588 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1589 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1590 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1593 
ômask
 = (
uöt8_t
)
ADC_IT
;

1594 
ômask
 = (
uöt32_t
)0x01 << itmask;

1596 i‡(
NewSèã
 !
DISABLE
)

1599 
ADCx
->
CR1
 |
ômask
;

1604 
ADCx
->
CR1
 &(~(
uöt32_t
)
ômask
);

1606 
	}
}

1621 
FœgSètus
 
	$ADC_GëFœgSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
)

1623 
FœgSètus
 
bô°©us
 = 
RESET
;

1625 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1626 
	`as£π_∑øm
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1629 i‡((
ADCx
->
SR
 & 
ADC_FLAG
Ë!(
uöt8_t
)
RESET
)

1632 
bô°©us
 = 
SET
;

1637 
bô°©us
 = 
RESET
;

1640  
bô°©us
;

1641 
	}
}

1656 
	$ADC_CÀ¨Fœg
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
)

1659 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1660 
	`as£π_∑øm
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1663 
ADCx
->
SR
 = ~(
uöt32_t
)
ADC_FLAG
;

1664 
	}
}

1677 
ITSètus
 
	$ADC_GëITSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
)

1679 
ITSètus
 
bô°©us
 = 
RESET
;

1680 
uöt32_t
 
ômask
 = 0, 
íabÀ°©us
 = 0;

1683 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1684 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1687 
ômask
 = 
ADC_IT
 >> 8;

1690 
íabÀ°©us
 = (
ADCx
->
CR1
 & ((
uöt32_t
)0x01 << (
uöt8_t
)
ADC_IT
)) ;

1693 i‡(((
ADCx
->
SR
 & 
ômask
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1696 
bô°©us
 = 
SET
;

1701 
bô°©us
 = 
RESET
;

1704  
bô°©us
;

1705 
	}
}

1718 
	$ADC_CÀ¨ITPídögBô
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
)

1720 
uöt8_t
 
ômask
 = 0;

1722 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1723 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1725 
ômask
 = (
uöt8_t
)(
ADC_IT
 >> 8);

1727 
ADCx
->
SR
 = ~(
uöt32_t
)
ômask
;

1728 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STM32F~2.C

84 
	~"°m32f4xx_ˇn.h
"

85 
	~"°m32f4xx_rcc.h
"

99 
	#MCR_DBF
 ((
uöt32_t
)0x00010000Ë

	)

102 
	#TMIDxR_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

105 
	#FMR_FINIT
 ((
uöt32_t
)0x00000001Ë

	)

108 
	#INAK_TIMEOUT
 ((
uöt32_t
)0x0000FFFF)

	)

110 
	#SLAK_TIMEOUT
 ((
uöt32_t
)0x0000FFFF)

	)

113 
	#CAN_FLAGS_TSR
 ((
uöt32_t
)0x08000000)

	)

115 
	#CAN_FLAGS_RF1R
 ((
uöt32_t
)0x04000000)

	)

117 
	#CAN_FLAGS_RF0R
 ((
uöt32_t
)0x02000000)

	)

119 
	#CAN_FLAGS_MSR
 ((
uöt32_t
)0x01000000)

	)

121 
	#CAN_FLAGS_ESR
 ((
uöt32_t
)0x00F00000)

	)

124 
	#CAN_TXMAILBOX_0
 ((
uöt8_t
)0x00)

	)

125 
	#CAN_TXMAILBOX_1
 ((
uöt8_t
)0x01)

	)

126 
	#CAN_TXMAILBOX_2
 ((
uöt8_t
)0x02)

	)

128 
	#CAN_MODE_MASK
 ((
uöt32_t
Ë0x00000003)

	)

134 
ITSètus
 
CheckITSètus
(
uöt32_t
 
CAN_Reg
, uöt32_à
It_Bô
);

166 
	$CAN_DeInô
(
CAN_Ty≥Def
* 
CANx
)

169 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

171 i‡(
CANx
 =
CAN1
)

174 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN1
, 
ENABLE
);

176 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN1
, 
DISABLE
);

181 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
ENABLE
);

183 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
DISABLE
);

185 
	}
}

196 
uöt8_t
 
	$CAN_Inô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_InôTy≥Def
* 
CAN_InôSåu˘
)

198 
uöt8_t
 
InôSètus
 = 
CAN_InôSètus_Faûed
;

199 
uöt32_t
 
waô_ack
 = 0x00000000;

201 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

202 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_TTCM
));

203 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_ABOM
));

204 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_AWUM
));

205 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_NART
));

206 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_RFLM
));

207 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_TXFP
));

208 
	`as£π_∑øm
(
	`IS_CAN_MODE
(
CAN_InôSåu˘
->
CAN_Mode
));

209 
	`as£π_∑øm
(
	`IS_CAN_SJW
(
CAN_InôSåu˘
->
CAN_SJW
));

210 
	`as£π_∑øm
(
	`IS_CAN_BS1
(
CAN_InôSåu˘
->
CAN_BS1
));

211 
	`as£π_∑øm
(
	`IS_CAN_BS2
(
CAN_InôSåu˘
->
CAN_BS2
));

212 
	`as£π_∑øm
(
	`IS_CAN_PRESCALER
(
CAN_InôSåu˘
->
CAN_PªsˇÀr
));

215 
CANx
->
MCR
 &(~(
uöt32_t
)
CAN_MCR_SLEEP
);

218 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

221 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
Ë!CAN_MSR_INAKË&& (
waô_ack
 !
INAK_TIMEOUT
))

223 
waô_ack
++;

227 i‡((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

229 
InôSètus
 = 
CAN_InôSètus_Faûed
;

234 i‡(
CAN_InôSåu˘
->
CAN_TTCM
 =
ENABLE
)

236 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

240 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_TTCM
;

244 i‡(
CAN_InôSåu˘
->
CAN_ABOM
 =
ENABLE
)

246 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

250 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_ABOM
;

254 i‡(
CAN_InôSåu˘
->
CAN_AWUM
 =
ENABLE
)

256 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

260 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_AWUM
;

264 i‡(
CAN_InôSåu˘
->
CAN_NART
 =
ENABLE
)

266 
CANx
->
MCR
 |
CAN_MCR_NART
;

270 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_NART
;

274 i‡(
CAN_InôSåu˘
->
CAN_RFLM
 =
ENABLE
)

276 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

280 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_RFLM
;

284 i‡(
CAN_InôSåu˘
->
CAN_TXFP
 =
ENABLE
)

286 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

290 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_TXFP
;

294 
CANx
->
BTR
 = (
uöt32_t
)((uöt32_t)
CAN_InôSåu˘
->
CAN_Mode
 << 30) | \

295 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_SJW
 << 24) | \

296 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_BS1
 << 16) | \

297 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_BS2
 << 20) | \

298 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_PªsˇÀr
 - 1);

301 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_INRQ
;

304 
waô_ack
 = 0;

306 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
Ë=CAN_MSR_INAKË&& (
waô_ack
 !
INAK_TIMEOUT
))

308 
waô_ack
++;

312 i‡((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

314 
InôSètus
 = 
CAN_InôSètus_Faûed
;

318 
InôSètus
 = 
CAN_InôSètus_Suc˚ss
 ;

323  
InôSètus
;

324 
	}
}

333 
	$CAN_FûãrInô
(
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
)

335 
uöt32_t
 
fûãr_numbî_bô_pos
 = 0;

337 
	`as£π_∑øm
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
));

338 
	`as£π_∑øm
(
	`IS_CAN_FILTER_MODE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
));

339 
	`as£π_∑øm
(
	`IS_CAN_FILTER_SCALE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
));

340 
	`as£π_∑øm
(
	`IS_CAN_FILTER_FIFO
(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
));

341 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
));

343 
fûãr_numbî_bô_pos
 = ((
uöt32_t
)1Ë<< 
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
;

346 
CAN1
->
FMR
 |
FMR_FINIT
;

349 
CAN1
->
FA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

352 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_16bô
)

355 
CAN1
->
FS1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

359 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

360 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
) << 16) |

361 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

365 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

366 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

367 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
);

370 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_32bô
)

373 
CAN1
->
FS1R
 |
fûãr_numbî_bô_pos
;

375 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

376 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
) << 16) |

377 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

379 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

380 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

381 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
);

385 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
 =
CAN_FûãrMode_IdMask
)

388 
CAN1
->
FM1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

393 
CAN1
->
FM1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

397 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_Fûãr_FIFO0
)

400 
CAN1
->
FFA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

403 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_Fûãr_FIFO1
)

406 
CAN1
->
FFA1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

410 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
 =
ENABLE
)

412 
CAN1
->
FA1R
 |
fûãr_numbî_bô_pos
;

416 
CAN1
->
FMR
 &~
FMR_FINIT
;

417 
	}
}

424 
	$CAN_Såu˘Inô
(
CAN_InôTy≥Def
* 
CAN_InôSåu˘
)

429 
CAN_InôSåu˘
->
CAN_TTCM
 = 
DISABLE
;

432 
CAN_InôSåu˘
->
CAN_ABOM
 = 
DISABLE
;

435 
CAN_InôSåu˘
->
CAN_AWUM
 = 
DISABLE
;

438 
CAN_InôSåu˘
->
CAN_NART
 = 
DISABLE
;

441 
CAN_InôSåu˘
->
CAN_RFLM
 = 
DISABLE
;

444 
CAN_InôSåu˘
->
CAN_TXFP
 = 
DISABLE
;

447 
CAN_InôSåu˘
->
CAN_Mode
 = 
CAN_Mode_N‹mÆ
;

450 
CAN_InôSåu˘
->
CAN_SJW
 = 
CAN_SJW_1tq
;

453 
CAN_InôSåu˘
->
CAN_BS1
 = 
CAN_BS1_4tq
;

456 
CAN_InôSåu˘
->
CAN_BS2
 = 
CAN_BS2_3tq
;

459 
CAN_InôSåu˘
->
CAN_PªsˇÀr
 = 1;

460 
	}
}

467 
	$CAN_SœveSèπB™k
(
uöt8_t
 
CAN_B™kNumbî
)

470 
	`as£π_∑øm
(
	`IS_CAN_BANKNUMBER
(
CAN_B™kNumbî
));

473 
CAN1
->
FMR
 |
FMR_FINIT
;

476 
CAN1
->
FMR
 &(
uöt32_t
)0xFFFFC0F1 ;

477 
CAN1
->
FMR
 |(
uöt32_t
)(
CAN_B™kNumbî
)<<8;

480 
CAN1
->
FMR
 &~
FMR_FINIT
;

481 
	}
}

492 
	$CAN_DBGFªeze
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

495 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

496 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

498 i‡(
NewSèã
 !
DISABLE
)

501 
CANx
->
MCR
 |
MCR_DBF
;

506 
CANx
->
MCR
 &~
MCR_DBF
;

508 
	}
}

522 
	$CAN_TTComModeCmd
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

525 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

526 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

527 i‡(
NewSèã
 !
DISABLE
)

530 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

533 
CANx
->
sTxMaûBox
[0].
TDTR
 |((
uöt32_t
)
CAN_TDT0R_TGT
);

534 
CANx
->
sTxMaûBox
[1].
TDTR
 |((
uöt32_t
)
CAN_TDT1R_TGT
);

535 
CANx
->
sTxMaûBox
[2].
TDTR
 |((
uöt32_t
)
CAN_TDT2R_TGT
);

540 
CANx
->
MCR
 &(
uöt32_t
)(~(uöt32_t)
CAN_MCR_TTCM
);

543 
CANx
->
sTxMaûBox
[0].
TDTR
 &((
uöt32_t
)~
CAN_TDT0R_TGT
);

544 
CANx
->
sTxMaûBox
[1].
TDTR
 &((
uöt32_t
)~
CAN_TDT1R_TGT
);

545 
CANx
->
sTxMaûBox
[2].
TDTR
 &((
uöt32_t
)~
CAN_TDT2R_TGT
);

547 
	}
}

576 
uöt8_t
 
	$CAN_Tønsmô
(
CAN_Ty≥Def
* 
CANx
, 
C™TxMsg
* 
TxMesßge
)

578 
uöt8_t
 
å™smô_maûbox
 = 0;

580 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

581 
	`as£π_∑øm
(
	`IS_CAN_IDTYPE
(
TxMesßge
->
IDE
));

582 
	`as£π_∑øm
(
	`IS_CAN_RTR
(
TxMesßge
->
RTR
));

583 
	`as£π_∑øm
(
	`IS_CAN_DLC
(
TxMesßge
->
DLC
));

586 i‡((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

588 
å™smô_maûbox
 = 0;

590 i‡((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

592 
å™smô_maûbox
 = 1;

594 i‡((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

596 
å™smô_maûbox
 = 2;

600 
å™smô_maûbox
 = 
CAN_TxSètus_NoMaûBox
;

603 i‡(
å™smô_maûbox
 !
CAN_TxSètus_NoMaûBox
)

606 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 &
TMIDxR_TXRQ
;

607 i‡(
TxMesßge
->
IDE
 =
CAN_Id_Sènd¨d
)

609 
	`as£π_∑øm
(
	`IS_CAN_STDID
(
TxMesßge
->
StdId
));

610 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |((
TxMesßge
->
StdId
 << 21) | \

611 
TxMesßge
->
RTR
);

615 
	`as£π_∑øm
(
	`IS_CAN_EXTID
(
TxMesßge
->
ExtId
));

616 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |((
TxMesßge
->
ExtId
 << 3) | \

617 
TxMesßge
->
IDE
 | \

618 
TxMesßge
->
RTR
);

622 
TxMesßge
->
DLC
 &(
uöt8_t
)0x0000000F;

623 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDTR
 &(
uöt32_t
)0xFFFFFFF0;

624 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDTR
 |
TxMesßge
->
DLC
;

627 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDLR
 = (((
uöt32_t
)
TxMesßge
->
D©a
[3] << 24) |

628 ((
uöt32_t
)
TxMesßge
->
D©a
[2] << 16) |

629 ((
uöt32_t
)
TxMesßge
->
D©a
[1] << 8) |

630 ((
uöt32_t
)
TxMesßge
->
D©a
[0]));

631 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDHR
 = (((
uöt32_t
)
TxMesßge
->
D©a
[7] << 24) |

632 ((
uöt32_t
)
TxMesßge
->
D©a
[6] << 16) |

633 ((
uöt32_t
)
TxMesßge
->
D©a
[5] << 8) |

634 ((
uöt32_t
)
TxMesßge
->
D©a
[4]));

636 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |
TMIDxR_TXRQ
;

638  
å™smô_maûbox
;

639 
	}
}

648 
uöt8_t
 
	$CAN_TønsmôSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
TønsmôMaûbox
)

650 
uöt32_t
 
°©e
 = 0;

653 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

654 
	`as£π_∑øm
(
	`IS_CAN_TRANSMITMAILBOX
(
TønsmôMaûbox
));

656 
TønsmôMaûbox
)

658 (
CAN_TXMAILBOX_0
):

659 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

661 (
CAN_TXMAILBOX_1
):

662 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

664 (
CAN_TXMAILBOX_2
):

665 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

668 
°©e
 = 
CAN_TxSètus_Faûed
;

671 
°©e
)

674 (0x0): 
°©e
 = 
CAN_TxSètus_Pídög
;

677 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
°©e
 = 
CAN_TxSètus_Faûed
;

679 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
°©e
 = 
CAN_TxSètus_Faûed
;

681 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
°©e
 = 
CAN_TxSètus_Faûed
;

684 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
°©e
 = 
CAN_TxSètus_Ok
;

686 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
°©e
 = 
CAN_TxSètus_Ok
;

688 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
°©e
 = 
CAN_TxSètus_Ok
;

690 : 
°©e
 = 
CAN_TxSètus_Faûed
;

693  (
uöt8_t
Ë
°©e
;

694 
	}
}

702 
	$CAN_C™˚lTønsmô
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
Maûbox
)

705 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

706 
	`as£π_∑øm
(
	`IS_CAN_TRANSMITMAILBOX
(
Maûbox
));

708 
Maûbox
)

710 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

712 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

714 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

719 
	}
}

749 
	$CAN_Re˚ive
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
, 
C™RxMsg
* 
RxMesßge
)

752 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

753 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

755 
RxMesßge
->
IDE
 = (
uöt8_t
)0x04 & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
;

756 i‡(
RxMesßge
->
IDE
 =
CAN_Id_Sènd¨d
)

758 
RxMesßge
->
StdId
 = (
uöt32_t
)0x000007FF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
 >> 21);

762 
RxMesßge
->
ExtId
 = (
uöt32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
 >> 3);

765 
RxMesßge
->
RTR
 = (
uöt8_t
)0x02 & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
;

767 
RxMesßge
->
DLC
 = (
uöt8_t
)0x0F & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDTR
;

769 
RxMesßge
->
FMI
 = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDTR
 >> 8);

771 
RxMesßge
->
D©a
[0] = (
uöt8_t
)0xFF & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
;

772 
RxMesßge
->
D©a
[1] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 8);

773 
RxMesßge
->
D©a
[2] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 16);

774 
RxMesßge
->
D©a
[3] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 24);

775 
RxMesßge
->
D©a
[4] = (
uöt8_t
)0xFF & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
;

776 
RxMesßge
->
D©a
[5] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 8);

777 
RxMesßge
->
D©a
[6] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 16);

778 
RxMesßge
->
D©a
[7] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 24);

781 i‡(
FIFONumbî
 =
CAN_FIFO0
)

783 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

788 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

790 
	}
}

798 
	$CAN_FIFORñó£
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
)

801 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

802 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

804 i‡(
FIFONumbî
 =
CAN_FIFO0
)

806 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

811 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

813 
	}
}

821 
uöt8_t
 
	$CAN_MesßgePídög
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
)

823 
uöt8_t
 
mesßge_≥ndög
=0;

825 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

826 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

827 i‡(
FIFONumbî
 =
CAN_FIFO0
)

829 
mesßge_≥ndög
 = (
uöt8_t
)(
CANx
->
RF0R
&(
uöt32_t
)0x03);

831 i‡(
FIFONumbî
 =
CAN_FIFO1
)

833 
mesßge_≥ndög
 = (
uöt8_t
)(
CANx
->
RF1R
&(
uöt32_t
)0x03);

837 
mesßge_≥ndög
 = 0;

839  
mesßge_≥ndög
;

840 
	}
}

871 
uöt8_t
 
	$CAN_O≥øtögModeReque°
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
CAN_O≥øtögMode
)

873 
uöt8_t
 
°©us
 = 
CAN_ModeSètus_Faûed
;

876 
uöt32_t
 
timeout
 = 
INAK_TIMEOUT
;

879 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

880 
	`as£π_∑øm
(
	`IS_CAN_OPERATING_MODE
(
CAN_O≥øtögMode
));

882 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_Inôüliz©i⁄
)

885 
CANx
->
MCR
 = (
uöt32_t
)((CANx->MCR & (uöt32_t)(~(uöt32_t)
CAN_MCR_SLEEP
)Ë| 
CAN_MCR_INRQ
);

888 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_INAK
Ë&& (
timeout
 != 0))

890 
timeout
--;

892 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_INAK
)

894 
°©us
 = 
CAN_ModeSètus_Faûed
;

898 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

901 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_N‹mÆ
)

904 
CANx
->
MCR
 &(
uöt32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

907 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!0Ë&& (
timeout
!=0))

909 
timeout
--;

911 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

913 
°©us
 = 
CAN_ModeSètus_Faûed
;

917 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

920 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_SÀï
)

923 
CANx
->
MCR
 = (
uöt32_t
)((CANx->MCR & (uöt32_t)(~(uöt32_t)
CAN_MCR_INRQ
)Ë| 
CAN_MCR_SLEEP
);

926 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_SLAK
Ë&& (
timeout
!=0))

928 
timeout
--;

930 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_SLAK
)

932 
°©us
 = 
CAN_ModeSètus_Faûed
;

936 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

941 
°©us
 = 
CAN_ModeSètus_Faûed
;

944  (
uöt8_t
Ë
°©us
;

945 
	}
}

952 
uöt8_t
 
	$CAN_SÀï
(
CAN_Ty≥Def
* 
CANx
)

954 
uöt8_t
 
¶ìp°©us
 = 
CAN_SÀï_Faûed
;

957 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

960 
CANx
->
MCR
 = (((CANx->MCRË& (
uöt32_t
)(~(uöt32_t)
CAN_MCR_INRQ
)Ë| 
CAN_MCR_SLEEP
);

963 i‡((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

966 
¶ìp°©us
 = 
CAN_SÀï_Ok
;

969  (
uöt8_t
)
¶ìp°©us
;

970 
	}
}

977 
uöt8_t
 
	$CAN_WakeUp
(
CAN_Ty≥Def
* 
CANx
)

979 
uöt32_t
 
waô_¶ak
 = 
SLAK_TIMEOUT
;

980 
uöt8_t
 
wakeup°©us
 = 
CAN_WakeUp_Faûed
;

983 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

986 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_SLEEP
;

989 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
Ë=CAN_MSR_SLAK)&&(
waô_¶ak
!=0x00))

991 
waô_¶ak
--;

993 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

996 
wakeup°©us
 = 
CAN_WakeUp_Ok
;

999  (
uöt8_t
)
wakeup°©us
;

1000 
	}
}

1039 
uöt8_t
 
	$CAN_GëLa°Eº‹Code
(
CAN_Ty≥Def
* 
CANx
)

1041 
uöt8_t
 
îr‹code
=0;

1044 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1047 
îr‹code
 = (((
uöt8_t
)
CANx
->
ESR
Ë& (uöt8_t)
CAN_ESR_LEC
);

1050  
îr‹code
;

1051 
	}
}

1064 
uöt8_t
 
	$CAN_GëRe˚iveEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
)

1066 
uöt8_t
 
cou¡î
=0;

1069 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1072 
cou¡î
 = (
uöt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1075  
cou¡î
;

1076 
	}
}

1084 
uöt8_t
 
	$CAN_GëLSBTønsmôEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
)

1086 
uöt8_t
 
cou¡î
=0;

1089 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1092 
cou¡î
 = (
uöt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1095  
cou¡î
;

1096 
	}
}

1289 
	$CAN_ITC⁄fig
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1292 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1293 
	`as£π_∑øm
(
	`IS_CAN_IT
(
CAN_IT
));

1294 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1296 i‡(
NewSèã
 !
DISABLE
)

1299 
CANx
->
IER
 |
CAN_IT
;

1304 
CANx
->
IER
 &~
CAN_IT
;

1306 
	}
}

1329 
FœgSètus
 
	$CAN_GëFœgSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
)

1331 
FœgSètus
 
bô°©us
 = 
RESET
;

1334 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1335 
	`as£π_∑øm
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1338 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
Ë!(
uöt32_t
)
RESET
)

1341 i‡((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1344 
bô°©us
 = 
SET
;

1349 
bô°©us
 = 
RESET
;

1352 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
Ë!(
uöt32_t
)
RESET
)

1355 i‡((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1358 
bô°©us
 = 
SET
;

1363 
bô°©us
 = 
RESET
;

1366 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
Ë!(
uöt32_t
)
RESET
)

1369 i‡((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1372 
bô°©us
 = 
SET
;

1377 
bô°©us
 = 
RESET
;

1380 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
Ë!(
uöt32_t
)
RESET
)

1383 i‡((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1386 
bô°©us
 = 
SET
;

1391 
bô°©us
 = 
RESET
;

1397 i‡((
uöt32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(uöt32_t)
RESET
)

1400 
bô°©us
 = 
SET
;

1405 
bô°©us
 = 
RESET
;

1409  
bô°©us
;

1410 
	}
}

1429 
	$CAN_CÀ¨Fœg
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
)

1431 
uöt32_t
 
Êagtmp
=0;

1433 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1434 
	`as£π_∑øm
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1436 i‡(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1439 
CANx
->
ESR
 = (
uöt32_t
)
RESET
;

1443 
Êagtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1445 i‡((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
uöt32_t
)
RESET
)

1448 
CANx
->
RF0R
 = (
uöt32_t
)(
Êagtmp
);

1450 i‡((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
uöt32_t
)
RESET
)

1453 
CANx
->
RF1R
 = (
uöt32_t
)(
Êagtmp
);

1455 i‡((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
uöt32_t
)
RESET
)

1458 
CANx
->
TSR
 = (
uöt32_t
)(
Êagtmp
);

1463 
CANx
->
MSR
 = (
uöt32_t
)(
Êagtmp
);

1466 
	}
}

1489 
ITSètus
 
	$CAN_GëITSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
)

1491 
ITSètus
 
ô°©us
 = 
RESET
;

1493 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1494 
	`as£π_∑øm
(
	`IS_CAN_IT
(
CAN_IT
));

1497 if((
CANx
->
IER
 & 
CAN_IT
Ë!
RESET
)

1500 
CAN_IT
)

1502 
CAN_IT_TME
:

1504 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1506 
CAN_IT_FMP0
:

1508 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1510 
CAN_IT_FF0
:

1512 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1514 
CAN_IT_FOV0
:

1516 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1518 
CAN_IT_FMP1
:

1520 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1522 
CAN_IT_FF1
:

1524 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1526 
CAN_IT_FOV1
:

1528 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1530 
CAN_IT_WKU
:

1532 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1534 
CAN_IT_SLK
:

1536 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1538 
CAN_IT_EWG
:

1540 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1542 
CAN_IT_EPV
:

1544 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1546 
CAN_IT_BOF
:

1548 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1550 
CAN_IT_LEC
:

1552 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1554 
CAN_IT_ERR
:

1556 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1560 
ô°©us
 = 
RESET
;

1567 
ô°©us
 = 
RESET
;

1571  
ô°©us
;

1572 
	}
}

1593 
	$CAN_CÀ¨ITPídögBô
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
)

1596 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1597 
	`as£π_∑øm
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1599 
CAN_IT
)

1601 
CAN_IT_TME
:

1603 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1605 
CAN_IT_FF0
:

1607 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1609 
CAN_IT_FOV0
:

1611 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1613 
CAN_IT_FF1
:

1615 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1617 
CAN_IT_FOV1
:

1619 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1621 
CAN_IT_WKU
:

1623 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1625 
CAN_IT_SLK
:

1627 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1629 
CAN_IT_EWG
:

1631 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1634 
CAN_IT_EPV
:

1636 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1639 
CAN_IT_BOF
:

1641 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1644 
CAN_IT_LEC
:

1646 
CANx
->
ESR
 = 
RESET
;

1648 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1650 
CAN_IT_ERR
:

1652 
CANx
->
ESR
 = 
RESET
;

1654 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1660 
	}
}

1671 
ITSètus
 
	$CheckITSètus
(
uöt32_t
 
CAN_Reg
, uöt32_à
It_Bô
)

1673 
ITSètus
 
≥ndögbô°©us
 = 
RESET
;

1675 i‡((
CAN_Reg
 & 
It_Bô
Ë!(
uöt32_t
)
RESET
)

1678 
≥ndögbô°©us
 = 
SET
;

1683 
≥ndögbô°©us
 = 
RESET
;

1685  
≥ndögbô°©us
;

1686 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STM32F~3.C

93 
	~"°m32f4xx_˚c.h
"

94 
	~"°m32f4xx_rcc.h
"

104 #i‡
deföed
(
STM32F446xx
)

107 
	#BROADCAST_ADDRESS
 ((
uöt32_t
)0x0000F)

	)

108 
	#CFGR_CLEAR_MASK
 ((
uöt32_t
)0x7000FE00Ë

	)

145 
	$CEC_DeInô
()

147 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CEC
, 
ENABLE
);

148 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CEC
, 
DISABLE
);

149 
	}
}

159 
	$CEC_Inô
(
CEC_InôTy≥Def
* 
CEC_InôSåu˘
)

161 
uöt32_t
 
tm¥eg
 = 0;

164 
	`as£π_∑øm
(
	`IS_CEC_SIGNAL_FREE_TIME
(
CEC_InôSåu˘
->
CEC_Sig«lFªeTime
));

165 
	`as£π_∑øm
(
	`IS_CEC_RX_TOLERANCE
(
CEC_InôSåu˘
->
CEC_RxTﬁî™˚
));

166 
	`as£π_∑øm
(
	`IS_CEC_STOP_RECEPTION
(
CEC_InôSåu˘
->
CEC_St›Re˚±i⁄
));

167 
	`as£π_∑øm
(
	`IS_CEC_BIT_RISING_ERROR
(
CEC_InôSåu˘
->
CEC_BôRisögEº‹
));

168 
	`as£π_∑øm
(
	`IS_CEC_LONG_BIT_PERIOD_ERROR
(
CEC_InôSåu˘
->
CEC_L⁄gBôPîiodEº‹
));

169 
	`as£π_∑øm
(
	`IS_CEC_BDR_NO_GEN_ERROR
(
CEC_InôSåu˘
->
CEC_BRDNoGí
));

170 
	`as£π_∑øm
(
	`IS_CEC_SFT_OPTION
(
CEC_InôSåu˘
->
CEC_SFTO±i⁄
));

173 
tm¥eg
 = 
CEC
->
CFGR
;

176 
tm¥eg
 &
CFGR_CLEAR_MASK
;

179 
tm¥eg
 |(
CEC_InôSåu˘
->
CEC_Sig«lFªeTime
 | CEC_InôSåu˘->
CEC_RxTﬁî™˚
 |

180 
CEC_InôSåu˘
->
CEC_St›Re˚±i⁄
 | CEC_InôSåu˘->
CEC_BôRisögEº‹
 |

181 
CEC_InôSåu˘
->
CEC_L⁄gBôPîiodEº‹
| CEC_InôSåu˘->
CEC_BRDNoGí
 |

182 
CEC_InôSåu˘
->
CEC_SFTO±i⁄
);

185 
CEC
->
CFGR
 = 
tm¥eg
;

186 
	}
}

194 
	$CEC_Såu˘Inô
(
CEC_InôTy≥Def
* 
CEC_InôSåu˘
)

196 
CEC_InôSåu˘
->
CEC_Sig«lFªeTime
 = 
CEC_Sig«lFªeTime_Sènd¨d
;

197 
CEC_InôSåu˘
->
CEC_RxTﬁî™˚
 = 
CEC_RxTﬁî™˚_Sènd¨d
;

198 
CEC_InôSåu˘
->
CEC_St›Re˚±i⁄
 = 
CEC_St›Re˚±i⁄_Off
;

199 
CEC_InôSåu˘
->
CEC_BôRisögEº‹
 = 
CEC_BôRisögEº‹_Off
;

200 
CEC_InôSåu˘
->
CEC_L⁄gBôPîiodEº‹
 = 
CEC_L⁄gBôPîiodEº‹_Off
;

201 
CEC_InôSåu˘
->
CEC_BRDNoGí
 = 
CEC_BRDNoGí_Off
;

202 
CEC_InôSåu˘
->
CEC_SFTO±i⁄
 = 
CEC_SFTO±i⁄_Off
;

203 
	}
}

211 
	$CEC_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

213 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

215 i‡(
NewSèã
 !
DISABLE
)

218 
CEC
->
CR
 |
CEC_CR_CECEN
;

223 
CEC
->
CR
 &~
CEC_CR_CECEN
;

225 
	}
}

233 
	$CEC_Li°íModeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

235 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

237 i‡(
NewSèã
 !
DISABLE
)

240 
CEC
->
CFGR
 |
CEC_CFGR_LSTN
;

245 
CEC
->
CFGR
 &~
CEC_CFGR_LSTN
;

247 
	}
}

254 
	$CEC_OwnAddªssC⁄fig
(
uöt8_t
 
CEC_OwnAddªss
)

256 
uöt32_t
 
tmp
 =0x00;

258 
	`as£π_∑øm
(
	`IS_CEC_ADDRESS
(
CEC_OwnAddªss
));

259 
tmp
 = 1 <<(
CEC_OwnAddªss
 + 16);

261 
CEC
->
CFGR
 |
tmp
;

262 
	}
}

269 
	$CEC_OwnAddªssCÀ¨
()

272 
CEC
->
CFGR
 = 0x0;

273 
	}
}

299 
	$CEC_SídD©a
(
uöt8_t
 
D©a
)

302 
CEC
->
TXDR
 = 
D©a
;

303 
	}
}

310 
uöt8_t
 
	$CEC_Re˚iveD©a
()

313  (
uöt8_t
)(
CEC
->
RXDR
);

314 
	}
}

321 
	$CEC_SèπOfMesßge
()

324 
CEC
->
CR
 |
CEC_CR_TXSOM
;

325 
	}
}

332 
	$CEC_EndOfMesßge
()

335 
CEC
->
CR
 |
CEC_CR_TXEOM
;

336 
	}
}

432 
	$CEC_ITC⁄fig
(
uöt16_t
 
CEC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

434 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

435 
	`as£π_∑øm
(
	`IS_CEC_IT
(
CEC_IT
));

437 i‡(
NewSèã
 !
DISABLE
)

440 
CEC
->
IER
 |
CEC_IT
;

444 
CEC_IT
 =~CEC_IT;

446 
CEC
->
IER
 &
CEC_IT
;

448 
	}
}

469 
FœgSètus
 
	$CEC_GëFœgSètus
(
uöt16_t
 
CEC_FLAG
)

471 
FœgSètus
 
bô°©us
 = 
RESET
;

473 
	`as£π_∑øm
(
	`IS_CEC_GET_FLAG
(
CEC_FLAG
));

476 i‡((
CEC
->
ISR
 & 
CEC_FLAG
Ë!(
uöt16_t
)
RESET
)

479 
bô°©us
 = 
SET
;

484 
bô°©us
 = 
RESET
;

488  
bô°©us
;

489 
	}
}

510 
	$CEC_CÀ¨Fœg
(
uöt32_t
 
CEC_FLAG
)

512 
	`as£π_∑øm
(
	`IS_CEC_CLEAR_FLAG
(
CEC_FLAG
));

515 
CEC
->
ISR
 = 
CEC_FLAG
;

516 
	}
}

537 
ITSètus
 
	$CEC_GëITSètus
(
uöt16_t
 
CEC_IT
)

539 
ITSètus
 
bô°©us
 = 
RESET
;

540 
uöt32_t
 
íabÀ°©us
 = 0;

543 
	`as£π_∑øm
(
	`IS_CEC_GET_IT
(
CEC_IT
));

546 
íabÀ°©us
 = (
CEC
->
IER
 & 
CEC_IT
);

549 i‡(((
CEC
->
ISR
 & 
CEC_IT
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

552 
bô°©us
 = 
SET
;

557 
bô°©us
 = 
RESET
;

561  
bô°©us
;

562 
	}
}

583 
	$CEC_CÀ¨ITPídögBô
(
uöt16_t
 
CEC_IT
)

585 
	`as£π_∑øm
(
	`IS_CEC_IT
(
CEC_IT
));

588 
CEC
->
ISR
 = 
CEC_IT
;

589 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STM32F~4.C

29 
	~"°m32f4xx_¸c.h
"

56 
	$CRC_Re£tDR
()

59 
CRC
->
CR
 = 
CRC_CR_RESET
;

60 
	}
}

67 
uöt32_t
 
	$CRC_CÆcCRC
(
uöt32_t
 
D©a
)

69 
CRC
->
DR
 = 
D©a
;

71  (
CRC
->
DR
);

72 
	}
}

80 
uöt32_t
 
	$CRC_CÆcBlockCRC
(
uöt32_t
 
pBuf„r
[], uöt32_à
Buf„rLígth
)

82 
uöt32_t
 
ödex
 = 0;

84 
ödex
 = 0; index < 
Buf„rLígth
; index++)

86 
CRC
->
DR
 = 
pBuf„r
[
ödex
];

88  (
CRC
->
DR
);

89 
	}
}

96 
uöt32_t
 
	$CRC_GëCRC
()

98  (
CRC
->
DR
);

99 
	}
}

106 
	$CRC_SëIDRegi°î
(
uöt8_t
 
IDVÆue
)

108 
CRC
->
IDR
 = 
IDVÆue
;

109 
	}
}

116 
uöt8_t
 
	$CRC_GëIDRegi°î
()

118  (
CRC
->
IDR
);

119 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\misc.c

76 
	~"misc.h
"

89 
	#AIRCR_VECTKEY_MASK
 ((
uöt32_t
)0x05FA0000)

	)

118 
	$NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
)

121 
	`as£π_∑øm
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_Pri‹ôyGroup
));

124 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_Pri‹ôyGroup
;

125 
	}
}

136 
	$NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
)

138 
uöt8_t
 
tmµri‹ôy
 = 0x00, 
tmµª
 = 0x00, 
tmpsub
 = 0x0F;

141 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
));

142 
	`as£π_∑øm
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
));

143 
	`as£π_∑øm
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
));

145 i‡(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
 !
DISABLE
)

148 
tmµri‹ôy
 = (0x700 - ((
SCB
->
AIRCR
Ë& (
uöt32_t
)0x700))>> 0x08;

149 
tmµª
 = (0x4 - 
tmµri‹ôy
);

150 
tmpsub
 =Åmpsub >> 
tmµri‹ôy
;

152 
tmµri‹ôy
 = 
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 << 
tmµª
;

153 
tmµri‹ôy
 |(
uöt8_t
)(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
 & 
tmpsub
);

155 
tmµri‹ôy
 =Åmppriority << 0x04;

157 
NVIC
->
IP
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
] = 
tmµri‹ôy
;

160 
NVIC
->
ISER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

161 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

166 
NVIC
->
ICER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

167 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

169 
	}
}

180 
	$NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
)

183 
	`as£π_∑øm
(
	`IS_NVIC_VECTTAB
(
NVIC_Ve˘Tab
));

184 
	`as£π_∑øm
(
	`IS_NVIC_OFFSET
(
Off£t
));

186 
SCB
->
VTOR
 = 
NVIC_Ve˘Tab
 | (
Off£t
 & (
uöt32_t
)0x1FFFFF80);

187 
	}
}

199 
	$NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

202 
	`as£π_∑øm
(
	`IS_NVIC_LP
(
LowPowîMode
));

203 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

205 i‡(
NewSèã
 !
DISABLE
)

207 
SCB
->
SCR
 |
LowPowîMode
;

211 
SCB
->
SCR
 &(
uöt32_t
)(~(uöt32_t)
LowPowîMode
);

213 
	}
}

223 
	$SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
)

226 
	`as£π_∑øm
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour˚
));

227 i‡(
SysTick_CLKSour˚
 =
SysTick_CLKSour˚_HCLK
)

229 
SysTick
->
CTRL
 |
SysTick_CLKSour˚_HCLK
;

233 
SysTick
->
CTRL
 &
SysTick_CLKSour˚_HCLK_Div8
;

235 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\src\STARTU~1.S

32 .
sy¡ax
 
	gunifõd


33 .
¨ch
 
	g¨mv7
-
	gm


35 .
	g£˘i⁄
 .
	g°ack


36 .
	gÆign
 3

37 #ifde‡
__STACK_SIZE


38 .
equ
 
	gSèck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSèck_Size
, 0x400

42 .
globl
 
	g__SèckT›


43 .
globl
 
__SèckLimô


44 
	g__SèckLimô
:

45 .
•a˚
 
Sèck_Size


46 .
size
 
__SèckLimô
, . - __StackLimit

47 
	g__SèckT›
:

48 .
size
 
__SèckT›
, . - 
	g__SèckT›


50 .
	g£˘i⁄
 .
	ghóp


51 .
	gÆign
 3

52 #ifde‡
__HEAP_SIZE


53 .
equ
 
	gHóp_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gHóp_Size
, 0xC00

57 .
globl
 
	g__HópBa£


58 .
globl
 
__HópLimô


59 
	g__HópBa£
:

60 .
Hóp_Size


61 .
•a˚
 
Hóp_Size


62 .
ídif


63 .
size
 
__HópBa£
, . - __HeapBase

64 
	g__HópLimô
:

65 .
size
 
__HópLimô
, . - 
	g__HópLimô


67 .
	g£˘i⁄
 .
	gi§_ve˘‹


68 .
	gÆign
 2

69 .
globl
 
__i§_ve˘‹


70 
	g__i§_ve˘‹
:

71 .
__SèckT›


72 .
Re£t_H™dÀr


73 .
NMI_H™dÀr


74 .
H¨dFau…_H™dÀr


75 .
MemM™age_H™dÀr


76 .
BusFau…_H™dÀr


77 .
UßgeFau…_H™dÀr


82 .
SVC_H™dÀr


83 .
DebugM⁄_H™dÀr


85 .
PídSV_H™dÀr


86 .
SysTick_H™dÀr


89 .
WWDG_IRQH™dÀr


90 .
PVD_IRQH™dÀr


91 .
TAMP_STAMP_IRQH™dÀr


92 .
RTC_WKUP_IRQH™dÀr


93 .
FLASH_IRQH™dÀr


94 .
RCC_IRQH™dÀr


95 .
EXTI0_IRQH™dÀr


96 .
EXTI1_IRQH™dÀr


97 .
EXTI2_IRQH™dÀr


98 .
EXTI3_IRQH™dÀr


99 .
EXTI4_IRQH™dÀr


100 .
DMA1_Såóm0_IRQH™dÀr


101 .
DMA1_Såóm1_IRQH™dÀr


102 .
DMA1_Såóm2_IRQH™dÀr


103 .
DMA1_Såóm3_IRQH™dÀr


104 .
DMA1_Såóm4_IRQH™dÀr


105 .
DMA1_Såóm5_IRQH™dÀr


106 .
DMA1_Såóm6_IRQH™dÀr


107 .
ADC_IRQH™dÀr


108 .
CAN1_TX_IRQH™dÀr


109 .
CAN1_RX0_IRQH™dÀr


110 .
CAN1_RX1_IRQH™dÀr


111 .
CAN1_SCE_IRQH™dÀr


112 .
EXTI9_5_IRQH™dÀr


113 .
TIM1_BRK_TIM9_IRQH™dÀr


114 .
TIM1_UP_TIM10_IRQH™dÀr


115 .
TIM1_TRG_COM_TIM11_IRQH™dÀr


116 .
TIM1_CC_IRQH™dÀr


117 .
TIM2_IRQH™dÀr


118 .
TIM3_IRQH™dÀr


119 .
TIM4_IRQH™dÀr


120 .
I2C1_EV_IRQH™dÀr


121 .
I2C1_ER_IRQH™dÀr


122 .
I2C2_EV_IRQH™dÀr


123 .
I2C2_ER_IRQH™dÀr


124 .
SPI1_IRQH™dÀr


125 .
SPI2_IRQH™dÀr


126 .
USART1_IRQH™dÀr


127 .
USART2_IRQH™dÀr


128 .
USART3_IRQH™dÀr


129 .
EXTI15_10_IRQH™dÀr


130 .
RTC_Aœrm_IRQH™dÀr


131 .
OTG_FS_WKUP_IRQH™dÀr


132 .
TIM8_BRK_TIM12_IRQH™dÀr


133 .
TIM8_UP_TIM13_IRQH™dÀr


134 .
TIM8_TRG_COM_TIM14_IRQH™dÀr


135 .
TIM8_CC_IRQH™dÀr


136 .
DMA1_Såóm7_IRQH™dÀr


137 .
FSMC_IRQH™dÀr


138 .
SDIO_IRQH™dÀr


139 .
TIM5_IRQH™dÀr


140 .
SPI3_IRQH™dÀr


141 .
UART4_IRQH™dÀr


142 .
UART5_IRQH™dÀr


143 .
TIM6_DAC_IRQH™dÀr


144 .
TIM7_IRQH™dÀr


145 .
DMA2_Såóm0_IRQH™dÀr


146 .
DMA2_Såóm1_IRQH™dÀr


147 .
DMA2_Såóm2_IRQH™dÀr


148 .
DMA2_Såóm3_IRQH™dÀr


149 .
DMA2_Såóm4_IRQH™dÀr


150 .
ETH_IRQH™dÀr


151 .
ETH_WKUP_IRQH™dÀr


152 .
CAN2_TX_IRQH™dÀr


153 .
CAN2_RX0_IRQH™dÀr


154 .
CAN2_RX1_IRQH™dÀr


155 .
CAN2_SCE_IRQH™dÀr


156 .
OTG_FS_IRQH™dÀr


157 .
DMA2_Såóm5_IRQH™dÀr


158 .
DMA2_Såóm6_IRQH™dÀr


159 .
DMA2_Såóm7_IRQH™dÀr


160 .
USART6_IRQH™dÀr


161 .
I2C3_EV_IRQH™dÀr


162 .
I2C3_ER_IRQH™dÀr


163 .
OTG_HS_EP1_OUT_IRQH™dÀr


164 .
OTG_HS_EP1_IN_IRQH™dÀr


165 .
OTG_HS_WKUP_IRQH™dÀr


166 .
OTG_HS_IRQH™dÀr


167 .
DCMI_IRQH™dÀr


168 .
CRYP_IRQH™dÀr


169 .
HASH_RNG_IRQH™dÀr


170 .
FPU_IRQH™dÀr


172 .
size
 
__i§_ve˘‹
, . - 
	g__i§_ve˘‹


174 .
	gãxt


175 .
	gthumb


176 .
	gthumb_func


177 .
	gÆign
 2

178 .
globl
 
	gRe£t_H™dÀr


179 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


180 
	gRe£t_H™dÀr
:

188 
ldr
 
r1
, =
__ëext


189 
ldr
 
r2
, =
__d©a_°¨t__


190 
ldr
 
r3
, =
__d©a_íd__


196 .
Êash_to_øm_lo›
:

197 
cmp
 
r2
, 
r3


198 
ôâ
 
…


199 
ldæt
 
	gr0
, [
r1
], #4

200 
°æt
 
	gr0
, [
r2
], #4

201 
	gb…
 .
	gÊash_to_øm_lo›


203 
subs
 
	gr3
, 
r2


204 
	gbÀ
 .
	gÊash_to_øm_lo›_íd


205 .
	gÊash_to_øm_lo›
:

206 
subs
 
r3
, #4

207 
ldr
 
	gr0
, [
r1
, 
r3
]

208 
°r
 
	gr0
, [
r2
, 
r3
]

209 
	gbgt
 .
	gÊash_to_øm_lo›


210 .
	gÊash_to_øm_lo›_íd
:

213 #i‚de‡
__NO_SYSTEM_INIT


214 
ldr
 
r0
, =
Sy°emInô


215 
blx
 
r0


218 
ldr
 
r0
, =
_°¨t


219 
bx
 
r0


220 .
poﬁ


221 .
size
 
Re£t_H™dÀr
, . - 
	gRe£t_H™dÀr


226 .
	gÆign
 1

227 .
	gthumb_func


228 .
wók
 
	g_°¨t


229 .
ty≥
 
	g_°¨t
, %
fun˘i⁄


230 
	g_°¨t
:

233 
ldr
 
r1
, = 
__bss_°¨t__


234 
ldr
 
r2
, = 
__bss_íd__


235 
movs
 
r3
, #0

236 
	gb
 .
	gfûl_zîo_bss


237 .
	glo›_zîo_bss
:

238 
°r
 
r3
, [
r1
], #4

240 .
	gfûl_zîo_bss
:

241 
cmp
 
r1
, 
r2


242 
	gbcc
 .
lo›_zîo_bss


245 
bl
 
maö


246 
	gb
 .

247 .
size
 
	g_°¨t
, . - _start

252 .
ma¸o
 
def_úq_h™dÀr
 
	gh™dÀr_«me


253 .
	gÆign
 1

254 .
	gthumb_func


255 .
	gwók
 \
	gh™dÀr_«me


256 .
	gty≥
 \
	gh™dÀr_«me
, %
	gfun˘i⁄


257 \
	gh™dÀr_«me
 :

258 
b
 .

259 .
size
 \
h™dÀr_«me
, . - \
	gh™dÀr_«me


260 .
ídm


262 
def_úq_h™dÀr
 
NMI_H™dÀr


263 
def_úq_h™dÀr
 
H¨dFau…_H™dÀr


264 
def_úq_h™dÀr
 
MemM™age_H™dÀr


265 
def_úq_h™dÀr
 
BusFau…_H™dÀr


266 
def_úq_h™dÀr
 
UßgeFau…_H™dÀr


267 
def_úq_h™dÀr
 
SVC_H™dÀr


268 
def_úq_h™dÀr
 
DebugM⁄_H™dÀr


269 
def_úq_h™dÀr
 
PídSV_H™dÀr


270 
def_úq_h™dÀr
 
SysTick_H™dÀr


271 
def_úq_h™dÀr
 
DeÁu…_H™dÀr


274 
def_úq_h™dÀr
 
WWDG_IRQH™dÀr


275 
def_úq_h™dÀr
 
PVD_IRQH™dÀr


276 
def_úq_h™dÀr
 
TAMP_STAMP_IRQH™dÀr


277 
def_úq_h™dÀr
 
RTC_WKUP_IRQH™dÀr


278 
def_úq_h™dÀr
 
FLASH_IRQH™dÀr


279 
def_úq_h™dÀr
 
RCC_IRQH™dÀr


280 
def_úq_h™dÀr
 
EXTI0_IRQH™dÀr


281 
def_úq_h™dÀr
 
EXTI1_IRQH™dÀr


282 
def_úq_h™dÀr
 
EXTI2_IRQH™dÀr


283 
def_úq_h™dÀr
 
EXTI3_IRQH™dÀr


284 
def_úq_h™dÀr
 
EXTI4_IRQH™dÀr


285 
def_úq_h™dÀr
 
DMA1_Såóm0_IRQH™dÀr


286 
def_úq_h™dÀr
 
DMA1_Såóm1_IRQH™dÀr


287 
def_úq_h™dÀr
 
DMA1_Såóm2_IRQH™dÀr


288 
def_úq_h™dÀr
 
DMA1_Såóm3_IRQH™dÀr


289 
def_úq_h™dÀr
 
DMA1_Såóm4_IRQH™dÀr


290 
def_úq_h™dÀr
 
DMA1_Såóm5_IRQH™dÀr


291 
def_úq_h™dÀr
 
DMA1_Såóm6_IRQH™dÀr


292 
def_úq_h™dÀr
 
ADC_IRQH™dÀr


293 
def_úq_h™dÀr
 
CAN1_TX_IRQH™dÀr


294 
def_úq_h™dÀr
 
CAN1_RX0_IRQH™dÀr


295 
def_úq_h™dÀr
 
CAN1_RX1_IRQH™dÀr


296 
def_úq_h™dÀr
 
CAN1_SCE_IRQH™dÀr


297 
def_úq_h™dÀr
 
EXTI9_5_IRQH™dÀr


298 
def_úq_h™dÀr
 
TIM1_BRK_TIM9_IRQH™dÀr


299 
def_úq_h™dÀr
 
TIM1_UP_TIM10_IRQH™dÀr


300 
def_úq_h™dÀr
 
TIM1_TRG_COM_TIM11_IRQH™dÀr


301 
def_úq_h™dÀr
 
TIM1_CC_IRQH™dÀr


302 
def_úq_h™dÀr
 
TIM2_IRQH™dÀr


303 
def_úq_h™dÀr
 
TIM3_IRQH™dÀr


304 
def_úq_h™dÀr
 
TIM4_IRQH™dÀr


305 
def_úq_h™dÀr
 
I2C1_EV_IRQH™dÀr


306 
def_úq_h™dÀr
 
I2C1_ER_IRQH™dÀr


307 
def_úq_h™dÀr
 
I2C2_EV_IRQH™dÀr


308 
def_úq_h™dÀr
 
I2C2_ER_IRQH™dÀr


309 
def_úq_h™dÀr
 
SPI1_IRQH™dÀr


310 
def_úq_h™dÀr
 
SPI2_IRQH™dÀr


311 
def_úq_h™dÀr
 
USART1_IRQH™dÀr


312 
def_úq_h™dÀr
 
USART2_IRQH™dÀr


313 
def_úq_h™dÀr
 
USART3_IRQH™dÀr


314 
def_úq_h™dÀr
 
EXTI15_10_IRQH™dÀr


315 
def_úq_h™dÀr
 
RTC_Aœrm_IRQH™dÀr


316 
def_úq_h™dÀr
 
OTG_FS_WKUP_IRQH™dÀr


317 
def_úq_h™dÀr
 
TIM8_BRK_TIM12_IRQH™dÀr


318 
def_úq_h™dÀr
 
TIM8_UP_TIM13_IRQH™dÀr


319 
def_úq_h™dÀr
 
TIM8_TRG_COM_TIM14_IRQH™dÀr


320 
def_úq_h™dÀr
 
TIM8_CC_IRQH™dÀr


321 
def_úq_h™dÀr
 
DMA1_Såóm7_IRQH™dÀr


322 
def_úq_h™dÀr
 
FSMC_IRQH™dÀr


323 
def_úq_h™dÀr
 
SDIO_IRQH™dÀr


324 
def_úq_h™dÀr
 
TIM5_IRQH™dÀr


325 
def_úq_h™dÀr
 
SPI3_IRQH™dÀr


326 
def_úq_h™dÀr
 
UART4_IRQH™dÀr


327 
def_úq_h™dÀr
 
UART5_IRQH™dÀr


328 
def_úq_h™dÀr
 
TIM6_DAC_IRQH™dÀr


329 
def_úq_h™dÀr
 
TIM7_IRQH™dÀr


330 
def_úq_h™dÀr
 
DMA2_Såóm0_IRQH™dÀr


331 
def_úq_h™dÀr
 
DMA2_Såóm1_IRQH™dÀr


332 
def_úq_h™dÀr
 
DMA2_Såóm2_IRQH™dÀr


333 
def_úq_h™dÀr
 
DMA2_Såóm3_IRQH™dÀr


334 
def_úq_h™dÀr
 
DMA2_Såóm4_IRQH™dÀr


335 
def_úq_h™dÀr
 
ETH_IRQH™dÀr


336 
def_úq_h™dÀr
 
ETH_WKUP_IRQH™dÀr


337 
def_úq_h™dÀr
 
CAN2_TX_IRQH™dÀr


338 
def_úq_h™dÀr
 
CAN2_RX0_IRQH™dÀr


339 
def_úq_h™dÀr
 
CAN2_RX1_IRQH™dÀr


340 
def_úq_h™dÀr
 
CAN2_SCE_IRQH™dÀr


341 
def_úq_h™dÀr
 
OTG_FS_IRQH™dÀr


342 
def_úq_h™dÀr
 
DMA2_Såóm5_IRQH™dÀr


343 
def_úq_h™dÀr
 
DMA2_Såóm6_IRQH™dÀr


344 
def_úq_h™dÀr
 
DMA2_Såóm7_IRQH™dÀr


345 
def_úq_h™dÀr
 
USART6_IRQH™dÀr


346 
def_úq_h™dÀr
 
I2C3_EV_IRQH™dÀr


347 
def_úq_h™dÀr
 
I2C3_ER_IRQH™dÀr


348 
def_úq_h™dÀr
 
OTG_HS_EP1_OUT_IRQH™dÀr


349 
def_úq_h™dÀr
 
OTG_HS_EP1_IN_IRQH™dÀr


350 
def_úq_h™dÀr
 
OTG_HS_WKUP_IRQH™dÀr


351 
def_úq_h™dÀr
 
OTG_HS_IRQH™dÀr


352 
def_úq_h™dÀr
 
DCMI_IRQH™dÀr


353 
def_úq_h™dÀr
 
CRYP_IRQH™dÀr


354 
def_úq_h™dÀr
 
HASH_RNG_IRQH™dÀr


355 
def_úq_h™dÀr
 
	gFPU_IRQH™dÀr


357 .
	gíd


	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\src\SYSTEM~1.C

123 
	~"°m32f4xx.h
"

150 
	#VECT_TAB_OFFSET
 0x00

	)

156 
	#PLL_M
 8

	)

157 
	#PLL_N
 336

	)

160 
	#PLL_P
 2

	)

163 
	#PLL_Q
 7

	)

183 
uöt32_t
 
	gSy°emC‹eClock
 = 168000000;

185 
__I
 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

195 
SëSysClock
();

196 #i‡
deföed
 (
DATA_IN_ExtSRAM
Ë|| deföed (
DATA_IN_ExtSDRAM
)

197 
Sy°emInô_ExtMemCé
();

215 
	$Sy°emInô
()

218 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

219 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

223 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

226 
RCC
->
CFGR
 = 0x00000000;

229 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

232 
RCC
->
PLLCFGR
 = 0x24003010;

235 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

238 
RCC
->
CIR
 = 0x00000000;

240 #i‡
	`deföed
 (
DATA_IN_ExtSRAM
Ë|| deföed (
DATA_IN_ExtSDRAM
)

241 
	`Sy°emInô_ExtMemCé
();

246 
	`SëSysClock
();

249 #ifde‡
VECT_TAB_SRAM


250 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

252 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

254 
	}
}

292 
	$Sy°emC‹eClockUpd©e
()

294 
uöt32_t
 
tmp
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

297 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

299 
tmp
)

302 
Sy°emC‹eClock
 = 
HSI_VALUE
;

305 
Sy°emC‹eClock
 = 
HSE_VALUE
;

312 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

313 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

315 i‡(
∂lsour˚
 != 0)

318 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

323 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

326 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

327 
Sy°emC‹eClock
 = 
∂lvco
/
∂Õ
;

330 
Sy°emC‹eClock
 = 
HSI_VALUE
;

335 
tmp
 = 
AHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

337 
Sy°emC‹eClock
 >>
tmp
;

338 
	}
}

348 
	$SëSysClock
()

353 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

356 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

361 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

362 
SèπUpCou¡î
++;

363 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

365 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

367 
HSESètus
 = (
uöt32_t
)0x01;

371 
HSESètus
 = (
uöt32_t
)0x00;

374 i‡(
HSESètus
 =(
uöt32_t
)0x01)

377 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

378 
PWR
->
CR
 |
PWR_CR_VOS
;

381 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

384 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

387 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

390 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1) -1) << 16) |

391 (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24);

394 
RCC
->
CR
 |
RCC_CR_PLLON
;

397 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

402 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

405 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

406 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

409 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

418 
	}
}

426 #ifde‡
DATA_IN_ExtSRAM


435 
	$Sy°emInô_ExtMemCé
()

458 
RCC
->
AHB1ENR
 |= 0x00000078;

461 
GPIOD
->
AFR
[0] = 0x00cc00cc;

462 
GPIOD
->
AFR
[1] = 0xcccccccc;

464 
GPIOD
->
MODER
 = 0xaaaa0a0a;

466 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

468 
GPIOD
->
OTYPER
 = 0x00000000;

470 
GPIOD
->
PUPDR
 = 0x00000000;

473 
GPIOE
->
AFR
[0] = 0xcccccccc;

474 
GPIOE
->
AFR
[1] = 0xcccccccc;

476 
GPIOE
->
MODER
 = 0xaaaaaaaa;

478 
GPIOE
->
OSPEEDR
 = 0xffffffff;

480 
GPIOE
->
OTYPER
 = 0x00000000;

482 
GPIOE
->
PUPDR
 = 0x00000000;

485 
GPIOF
->
AFR
[0] = 0x00cccccc;

486 
GPIOF
->
AFR
[1] = 0xcccc0000;

488 
GPIOF
->
MODER
 = 0xaa000aaa;

490 
GPIOF
->
OSPEEDR
 = 0xff000fff;

492 
GPIOF
->
OTYPER
 = 0x00000000;

494 
GPIOF
->
PUPDR
 = 0x00000000;

497 
GPIOG
->
AFR
[0] = 0x00cccccc;

498 
GPIOG
->
AFR
[1] = 0x000000c0;

500 
GPIOG
->
MODER
 = 0x00080aaa;

502 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

504 
GPIOG
->
OTYPER
 = 0x00000000;

506 
GPIOG
->
PUPDR
 = 0x00000000;

510 
RCC
->
AHB3ENR
 |= 0x00000001;

513 
FMC_B™k1
->
BTCR
[2] = 0x00001011;

514 
FMC_B™k1
->
BTCR
[3] = 0x00000201;

515 
FMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

545 
	}
}

548 #ifde‡
DATA_IN_ExtSDRAM


557 
	$Sy°emInô_ExtMemCé
()

559 
uöt32_t
 
tm¥eg
 = 0, 
timeout
 = 0xFFFF;

560 
uöt32_t
 
ödex
;

564 
RCC
->
AHB1ENR
 |= 0x000001FC;

567 
GPIOC
->
AFR
[0] = 0x0000000c;

568 
GPIOC
->
AFR
[1] = 0x00007700;

570 
GPIOC
->
MODER
 = 0x00a00002;

572 
GPIOC
->
OSPEEDR
 = 0x00a00002;

574 
GPIOC
->
OTYPER
 = 0x00000000;

576 
GPIOC
->
PUPDR
 = 0x00500000;

579 
GPIOD
->
AFR
[0] = 0x000000CC;

580 
GPIOD
->
AFR
[1] = 0xCC000CCC;

582 
GPIOD
->
MODER
 = 0xA02A000A;

584 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

586 
GPIOD
->
OTYPER
 = 0x00000000;

588 
GPIOD
->
PUPDR
 = 0x00000000;

591 
GPIOE
->
AFR
[0] = 0xC00000CC;

592 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

594 
GPIOE
->
MODER
 = 0xAAAA800A;

596 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

598 
GPIOE
->
OTYPER
 = 0x00000000;

600 
GPIOE
->
PUPDR
 = 0x00000000;

603 
GPIOF
->
AFR
[0] = 0xcccccccc;

604 
GPIOF
->
AFR
[1] = 0xcccccccc;

606 
GPIOF
->
MODER
 = 0xAA800AAA;

608 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

610 
GPIOF
->
OTYPER
 = 0x00000000;

612 
GPIOF
->
PUPDR
 = 0x00000000;

615 
GPIOG
->
AFR
[0] = 0xcccccccc;

616 
GPIOG
->
AFR
[1] = 0xcccccccc;

618 
GPIOG
->
MODER
 = 0xaaaaaaaa;

620 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

622 
GPIOG
->
OTYPER
 = 0x00000000;

624 
GPIOG
->
PUPDR
 = 0x00000000;

627 
GPIOH
->
AFR
[0] = 0x00C0CC00;

628 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

630 
GPIOH
->
MODER
 = 0xAAAA08A0;

632 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

634 
GPIOH
->
OTYPER
 = 0x00000000;

636 
GPIOH
->
PUPDR
 = 0x00000000;

639 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

640 
GPIOI
->
AFR
[1] = 0x00000CC0;

642 
GPIOI
->
MODER
 = 0x0028AAAA;

644 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

646 
GPIOI
->
OTYPER
 = 0x00000000;

648 
GPIOI
->
PUPDR
 = 0x00000000;

652 
RCC
->
AHB3ENR
 |= 0x00000001;

655 
FMC_B™k5_6
->
SDCR
[0] = 0x000029D0;

656 
FMC_B™k5_6
->
SDTR
[0] = 0x01115351;

660 
FMC_B™k5_6
->
SDCMR
 = 0x00000011;

661 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

662 (
tm¥eg
 !0Ë& (
timeout
-- > 0))

664 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

668 
ödex
 = 0; index<1000; index++);

671 
FMC_B™k5_6
->
SDCMR
 = 0x00000012;

672 
timeout
 = 0xFFFF;

673 (
tm¥eg
 !0Ë& (
timeout
-- > 0))

675 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

679 
FMC_B™k5_6
->
SDCMR
 = 0x00000073;

680 
timeout
 = 0xFFFF;

681 (
tm¥eg
 !0Ë& (
timeout
-- > 0))

683 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

687 
FMC_B™k5_6
->
SDCMR
 = 0x00046014;

688 
timeout
 = 0xFFFF;

689 (
tm¥eg
 !0Ë& (
timeout
-- > 0))

691 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

695 
tm¥eg
 = 
FMC_B™k5_6
->
SDRTR
;

696 
FMC_B™k5_6
->
SDRTR
 = (
tm¥eg
 | (0x0000027C<<1));

699 
tm¥eg
 = 
FMC_B™k5_6
->
SDCR
[0];

700 
FMC_B™k5_6
->
SDCR
[0] = (
tm¥eg
 & 0xFFFFFDFF);

726 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\src\main.c

14 
	~"°m32f4xx_c⁄f.h
"

16 
	~"°m32f4xx.h
"

17 
	~"öô.h
"

19 
	~"gpio.h
"

20 
	~"Pös.h
"

21 
	~"I¡îru±s.h
"

22 
	~"ªguœt‹.h
"

24 
	~"ußπ.h
"

25 
	~"robŸ.h
"

28 
	~"usbd_cdc_c‹e.h
"

29 
	~"usbd_u§.h
"

30 
	~"usb_c⁄f.h
"

31 
	~"usbd_desc.h
"

32 
	~"usbd_cdc_v˝.h
"

34 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


35 #i‡
deföed
 ( 
__ICCARM__
 )

36 #¥agm®
d©a_Æignmít
=4

40 
__ALIGN_BEGIN
 
USB_OTG_CORE_HANDLE
 
USB_OTG_dev
 
	g__ALIGN_END
;

42 
	gcomm™d
=0;

44 
	gmode
;

46 
	$maö
()

49 
	`öôAŒ
();

52 
	`USBD_Inô
(&
USB_OTG_dev
,

53 #ifde‡
USE_USB_OTG_HS


54 
USB_OTG_HS_CORE_ID
,

56 
USB_OTG_FS_CORE_ID
,

58 &
USR_desc
,

59 &
USBD_CDC_cb
,

60 &
USR_cb
);

62 
comm™d
=0;

63 
outEnc
.
adªss
=0x02;

64 
outEnc
.
sync
 = 0xAA;

65 
outEnc
.
Comm™d
 = 
ENC_SET_CUR_POS
;

66 
outEnc
.
checkSum
 = 
	`∑ckëCheck
((*) &outEnc,(outEnc)-2);

67 
	`£ndPackë
((*Ë&
outEnc
,(outEnc));

80 
	}
}

	@C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\version.h

1 #i‚de‡
VERSION_H


2 
	#VERSION_H


	)

4 
«me•a˚
 
	gAutoVîsi⁄
{

7 c⁄° 
	gDATE
[] = "18";

8 c⁄° 
	gMONTH
[] = "11";

9 c⁄° 
	gYEAR
[] = "2014";

10 c⁄° 
	gUBUNTU_VERSION_STYLE
[] = "14.11";

13 c⁄° 
	gSTATUS
[] = "Alpha";

14 c⁄° 
	gSTATUS_SHORT
[] = "a";

17 c⁄° 
	gMAJOR
 = 1;

18 c⁄° 
	gMINOR
 = 0;

19 c⁄° 
	gBUILD
 = 0;

20 c⁄° 
	gREVISION
 = 0;

23 c⁄° 
	gBUILDS_COUNT
 = 1;

24 
	#RC_FILEVERSION
 1,0,0,0

	)

25 
	#RC_FILEVERSION_STRING
 "1, 0, 0, 0\0"

	)

26 c⁄° 
	gFULLVERSION_STRING
[] = "1.0.0.0";

29 c⁄° 
	gBUILD_HISTORY
 = 0;

	@
1
.
0
137
9216
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\ADC.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\INTERR~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\INTERR~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\Pins.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\adc.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\gpio.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\i2c.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\i2c.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\init.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\init.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\tim.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\tim.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\usart.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Board\usart.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\ARM_CO~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\CORE_C~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\CORE_C~2.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\CORE_C~3.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\My_gpio.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\STM32F~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\STM32F~2.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\STM32F~3.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\SYSTEM~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\arm_math.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\cdc\inc\USBD_C~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\cdc\inc\USBD_C~2.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\cdc\src\USBD_C~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\USBD_C~2.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\USBD_I~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\USBH_C~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\USB_DC~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\USB_DE~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usb_bsp.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usb_core.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usb_dcd.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usb_otg.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usb_regs.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usbd_def.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usbd_req.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usbd_usr.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\inc\usbh_def.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\src\USBD_C~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\src\USBD_I~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\src\USB_DC~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\src\usb_core.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\src\usb_dcd.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core\src\usbd_req.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Library\core_cm4.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\EXTERN~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\Path.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\Path.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\REGULA~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\REGULA~2.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\matrix.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\matrix.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\robot.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\Robot\robot.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\STM32F~1.LD
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\STM32F~2.LD
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\STM32F~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\STM32F~4.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\USBD_C~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\USBD_C~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\USBD_C~2.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\USBD_D~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\USBD_D~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\usb_bsp.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\usb_conf.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\USBAPP~1\usbd_usr.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\readme.txt
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST06C6~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST1B2B~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST21D2~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST305D~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST36C0~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST3B3F~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST3F92~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST47C3~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST58C8~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST62C1~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST65D2~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST6762~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST6CCC~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\ST9FC8~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STAC72~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STC5A5~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STD079~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STD49B~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STE181~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STE858~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STEF6E~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STFA64~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STM32F~1.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STM32F~2.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\STM32F~4.H
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\inc\misc.h
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST2A75~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST2CBD~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST36BC~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST3CC4~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST3FB2~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST4119~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST43E2~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST5629~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST5764~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST5EFE~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST681B~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST6B32~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST6CEC~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST7ABC~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST7B53~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST8618~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST880C~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST93C1~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\ST9D60~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STBDDE~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STC0D8~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STC468~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STC5CD~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STD034~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STD3FA~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STD56B~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STD5E9~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STD717~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STDCD2~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STE8F0~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STFCB7~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STFCC9~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STM32F~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STM32F~2.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STM32F~3.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\STM32F~4.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\spl\src\misc.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\src\STARTU~1.S
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\src\SYSTEM~1.C
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\src\main.c
C:\Users\Student\Desktop\SHIPIT~1\Repo\ROBOTV~1\version.h
