---
map_name: MAX77654
default_register_bitwidth: 8

registers:
  INT_GLBL0:
    adr: 0x00
    reset_val: 0x00
    brief: Global Interrupt flag register 0.
    fields:
      DOD0_R:
        bits: [7]
        access: r
        brief: LDO Dropout Detector Rising Interrupt
        enum: EN
      DOD1_R:
        bits: [6]
        access: r
        brief: LDO Dropout Detector Rising Interrupt
        enum: EN
      TJAL2_R:
        bits: [5]
        access: r
        brief: Thermal Alarm 2 Rising Interrupt
        enum: EN
      TJAL1_R:
        bits: [4]
        access: r
        brief: Thermal Alarm 1 Rising Interrupt
        enum: EN
      nEN_R:
        bits: [3]
        access: r
        brief: nEN Rising Interrupt
        enum: EN
      nEN_F:
        bits: [2]
        access: r
        brief: nEN Falling Interrupt
        enum: EN
      GPI0_R:
        bits: [1]
        access: r
        brief: GPI0 Rising Interrupt
        enum: EN
      GPI0_F:
        bits: [0]
        access: r
        brief: GPI0 Falling Interrupt
        enum: EN

  INT_GLBL1:
    adr: 0x04
    reset_val: 0x00
    brief: Global Interrupt flag register 1.
    always_write:
        mask: 0x80
        val: 0
    fields:
      LDO1_F:
        bits: [6]
        access: r
        brief: LDO1 Fault Interrupt
        enum: EN
      LDO0_F:
        bits: [5]
        brief: LDO0 Fault Interrupt
        access: r
        enum: EN
      SBB_TO:
        bits: [4]
        access: r
        brief: SBB Timeout
      GPI2_R:
        enum: EN
        bits: [3]
        access: r
        brief: GPI Rising Interrupt
        enum: EN
      GPI2_F:
        bits: [2]
        access: r
        brief: GPI Falling Interrupt
        enum: EN
      GPI1_R:
        bits: [1]
        access: r
        brief: GPI Rising Interrupt
        enum: EN
      GPI1_F:
        bits: [0]
        access: r
        brief: GPI Falling Interrupt
        enum: EN

  ERC_FLAG:
    adr: 0x05
    reset_val: 0x00
    brief: Fault Status Register
    fields:
      WDT_RST:
        bits: [7]
        access: r
        brief: Watchdog Timer Reset Flag
        doc: >
          This bit sets when the watchdog timer expires and causes
          a power-reset (WDT_MODE = 1).
      WDT_OFF:
        bits: [6]
        access: r
        brief: Watchdog Timer OFF Flag
        doc: >
          This bit sets when the watchdog timer expires and causes
          a power-off (WDT_MODE = 0).
      SFT_CRST_F:
        bits: [5]
        access: r
        brief: Software Cold Reset Flag
      SFT_OFF_F:
        bits: [4]
        access: r
        brief: Software OFF Flag
      MRST:
        bits: [3]
        access: r
        brief: Manual Reset Timer
      SYSUVLO:
        bits: [2]
        access: r
        brief: SYS Domain Undervoltage Lockout
      SYSOVLO:
        bits: [1]
        access: r
        brief: SYS Domain Overvoltage Lockout
      TOVLD:
        bits: [0]
        access: r
        brief: Thermal Overload

  STAT_GLBL:
    adr: 0x06
    reset_val: 0x00
    brief: Global Status
    fields:
      DIDM:
        bits: [7]
        access: r
        brief: Device Identification Bits for Metal Options (0 = MAX77654 1 = Reserved)
      BOK:
        bits: [6]
        access: r
        brief: Main Bias OK
      DOD0_S:
        bits: [5]
        access: r
        brief: LDO0 in dropout
      DOD1_S:
        bits: [4]
        access: r
        brief: LDO1 in dropout
      TJAL2_S:
        bits: [3]
        access: r
        brief: Thermal Alarm 2 active
      TJAL1_S:
        bits: [2]
        access: r
        brief: Thermal Alarm 1 active
      STAT_EN:
        bits: [1]
        access: r
        brief: Debounced Status for the nEN Input
      STAT_IRQ:
        bits: [0]
        access: r
        brief: nIRQ active

  INTM_GLBL1:
    adr: 0x08
    reset_val: 0x7F
    brief: Interrupt Masking 1
    always_write:
      mask: 0x80
      val: 0x0
    fields:
      LDO1_M:
        bits: [6]
        access: [r, w]
        brief: LDO1 Fault Interrupt Mask/Disabled
        enum: INT_MASK
      LDO0_M:
        bits: [5]
        access: [r, w]
        brief: LDO0 Fault Interrupt Mask/Disabled
        enum: INT_MASK
      SBB_TO_M:
        bits: [4]
        access: [r, w]
        brief: SBB Timeout Mask/Disabled
        enum: INT_MASK
      GPI2_RM:
        bits: [3]
        access: [r, w]
        brief: GPI Rising Interrupt Mask/Disabled
        enum: INT_MASK
      GPI2_FM:
        bits: [2]
        access: [r, w]
        brief: GPI Falling Interrupt Mask/Disabled
        enum: INT_MASK
      GPI1_RM:
        bits: [1]
        access: [r, w]
        brief: GPI Rising Interrupt Mask/Disabled
        enum: INT_MASK
      GPI1_FM:
        bits: [0]
        access: [r, w]
        brief: GPI Falling Interrupt Mask/Disabled
        enum: INT_MASK

  INTM_GLBL0:
    adr: 0x09
    reset_val: 0xFF
    brief: Interrupt Masking 0
    fields:
      DOD0_RM:
        bits: [7]
        access: [r, w]
        brief: LDO Dropout Detector Rising Interrupt Mask/Disabled
        enum: INT_MASK
      DOD1_RM:
        bits: [6]
        access: [r, w]
        brief: LDO Dropout Detector Rising Interrupt Mask/Disabled
        enum: INT_MASK
      TJAL2_RM:
        bits: [5]
        access: [r, w]
        brief: Thermal Alarm 2 Rising Interrupt Mask/Disabled
        enum: INT_MASK
      TJAL1_RM:
        bits: [4]
        access: [r, w]
        brief: Thermal Alarm 1 Rising Interrupt Mask/Disabled
        enum: INT_MASK
      nEN_RM:
        bits: [3]
        access: [r, w]
        brief: nEN Rising Interrupt Mask/Disabled
        enum: INT_MASK
      nEN_FM:
        bits: [2]
        access: [r, w]
        brief: nEN Falling Interrupt Mask/Disabled
        enum: INT_MASK
      GPI0_RM:
        bits: [1]
        access: [r, w]
        brief: GPI Rising Interrupt Mask/Disabled
        enum: INT_MASK
      GPI0_FM:
        bits: [0]
        access: [r, w]
        brief: GPI Falling Interrupt Mask/Disabled
        enum: INT_MASK

  CNFG_GLBL:
    adr: 0x10
    reset_val: 0x00
    brief: Global Configuration
    fields:
      PU_DIS:
        bits: [7]
        brief: nEN Internal Pullup Resistor
        access: [r, w]
        enum:
          200K:
            val: 0
            brief: "200kOhm"
          10M:
            val: 1
            brief: "10MOhm"
      T_MRST:
        bits: [6]
        brief: Sets the Manual Reset Time (tMRST)
        access: [r, w]
        enum:
          8s:
            val: 0
            brief: 8 seconds
          16s:
            val: 1
            brief: 16 seconds
      SBIA_LPM:
        bits: [5]
        access: [r, w]
        brief: Main Bias Low-Power Mode Software Request
      SBIA_EN:
        bits: [4]
        access: [r, w]
        brief: Main Bias Force Enable Software Request
        enum: EN
      nEN_MODE:
        bits: [3]
        access: [r, w]
        brief: nEN Input (ON-KEY) Default Configuration
        enum:
          PUSHBTN:
            val: 0
            brief: "Push-button"
          SLIDE:
            val: 1
            brief: "Slide-switch"
      DBEN_nEN:
        bits: [2]
        access: [r, w]
        brief: Debounce Timer Enable for the nEN Pin
        enum:
          500us:
            val: 0
            brief: 500 microseconds
          30ms:
            val: 1
            brief: 30 milliseconds
      SFT_CTRL:
        bits: [1, 0]
        access: [r, w]
        brief: Software Reset Function
        doc: >
          Note that the SFT_CRST and SFT_OFF
          commands initiate the power-down sequence
          flow as described in the data sheet. This
          power-down sequence flow has delay
          elements that add up to 205.24ms (60ms
          delay + 10.24ms nRST assert delay +
          4x2.56ms power-down slot delays + 125ms
          output discharge delay). If issuing the
          SFT_CRST and/or SFT_OFF functions in
          software, wait for more than 300ms before
          trying to issue any additional commands
          through I2C.
        enum:
          NO_ACTION:
            val: 0x0
            brief: No Action
          SFT_CRST:
            val: 0x1
            brief: Software cold reset.
            doc: >
              The device powers down, resets,
              and then powers up again.
          SFT_OFF:
            val: 0x2
            brief: Software off.
            doc: >
              The device powers down, resets, and then remains off and
              waiting for a wake-up event.
          FSM:
            val: 0x3
            brief: Factory-ship mode enter (FSM).
            doc: >
              The IC powers down, configuration
              registers reset, and the internal BATT to SYS
              switch opens. The device remains
              this way until a factory-ship mode exit event
              occurs.

  CNFG_GPIOn:
    instances: {CNFG_GPIO0: 0x11, CNFG_GPIO1: 0x12, CNFG_GPIO2: 0x13}
    registers:
      "":
        adr: 0x0
        reset_val: 0x01
        brief: GPIO Configuration
        always_write:
          mask: 0xC0
          val: 0
        fields:
          ALT:
            bits: [5]
            access: [r, w]
            brief: Alternate Mode Enable for GPIO0
            enum: EN
          DBEN_GPI:
            bits: [4]
            access: [r, w]
            brief: General Purpose Input Debounce Timer enable (30ms)
            enum: EN
          DOUT:
            bits: [3]
            access: [r, w]
            brief: General Purpose Output Data Output
          DRV:
            bits: [2]
            access: [r, w]
            brief: General Purpose Output Driver Type
            enum:
              OD:
                val: 0
                brief: "Open-drain"
              PP:
                val: 1
                brief: "Push-Pull"
          DI:
            bits: [1]
            access: r
            brief: GPIO Digital Input val.
          DIR:
            bits: [0]
            access: [r, w]
            brief: GPIO Direction
            enum:
              OUTPUT:
                val: 0
                brief: "Output"
              INPUT:
                val: 1
                brief: "Input"

  CID:
    adr: 0x14
    reset_val: 0x00
    brief: Chip Identification Register
    fields:
      CID_MSB:
        bits: [7]
        brief: Bit 4 of the chip identification code.
      CID_LSB:
        bits: 0-3
        brief: Bits 0 to 3 of the chip identification code.

  CNFG_WDT:
    adr: 0x17
    reset_val: 0x30
    brief: Watchdog timer configurtion.
    always_write:
      mask: 0xC0
      val: 0x0
    fields:
      WDT_PER:
        bits: [5, 4]
        brief: Watchdog Timer Period. Sets tWD. Watchdog timer is reset to the programmed val as soon as this bitfield is changed.
        enum:
          16s:
            val: 0x0
            brief: 16 seconds
          32s:
            val: 0x1
            brief: 32 seconds
          64s:
            val: 0x2
            brief: 64 seconds
          128s:
            val: 0x3
            brief: 128 seconds
      WDT_MODE:
        bits: [3]
        brief: Watchdog Timer Expired Action. Determines what the IC does after the watchdog timer expires.
        enum:
          PWR_OFF:
            val: 0x0
            brief: Expiration causes power-off.
          PWR_RESET:
            val: 0x1
            brief: Expiration causes power-reset.
      WDT_CLR:
        bits: [2]
        brief: Watchdog Timer Clear Control. Set this bit to feed (reset) the WDT.
      WDT_EN:
        bits: [1]
        brief: Watchdog Timer Enable. Write protected.
        enum: EN
      WDT_LOCK:
        bits: [0]
        brief: Factory-Set Safety Bit for the Watchdog Timer. Prevent WDT from being disabled via WDT_EN.
        enum: EN

  INT_CHG:
    adr: 0x01
    reset_val: 0x00
    brief: Charger Interrupt flag register
    always_write:
      mask: 0x80
      val: 0x00
    fields:
      SYS_CNFG_I:
        bits: [6]
        brief: System Voltage Configuration Error Interrupt
        doc: Triggers if VSYS-REG <= VFAST- CHG + 200mV
      SYS_CTRL_I:
        bits: [5]
        brief: Minimum System Voltage Regulation-Loop Related Interrupt
        doc: This interrupt signals a change in the status bit VSYS_MIN_STAT.
      CHGIN_CTRL_I:
        bits: [4]
        brief: CHGIN Control-Loop Related Interrupt.
        doc: This bit asserts when the input reaches current limit (ICHGIN-LIM) or VCHGIN falls below VCHGIN_MIN.
      TJ_REG_I:
        bits: [3]
        brief: Die Junction Temperature Regulation Interrupt.
        doc: This bit asserts when the die temperature (TJ) exceeds TJ-REG.
      CHGIN_I:
        bits: [2]
        brief: CHGIN Related Interrupt (CHGIN_DTLS has changed).
      CHG_I:
        bits: [1]
        brief: Charger Related Interrupt (CHG_DTLS has changed).
      THM_I:
        bits: [0]
        brief: Thermistor Related Interrupt (THM_DTLS has changed).

  STAT_CHG_A:
    adr: 0x02
    reset_val: 0x00
    brief: Charger status register A.
    always_write:
      mask: 0x80
      val: 0x0
    fields:
      VCHGIN_MIN_STAT:
        bits: [6]
        brief: Minimum Input Voltage Regulation Loop engaged.
      ICHGIN_LIM_STAT:
        bits: [5]
        brief: Input Current Limit Loop engaged.
      VSYS_MIN_STAT:
        bits: [4]
        brief: Minimum System Voltage Regulation Loop engaged.
      TJ_REG_STAT:
        bits: [3]
        brief: Maximum Junction Temperature Regulation engaged.
      THM_DTLS:
        bits: [2, 1, 0]
        brief: Battery Temperature Details. Valid only when CHGIN_DTLS[1:0] = 0b11.
        access: r
        enum:
          THM_OFF:
            val: 0x0
            brief: Thermistor is disabled (THM_EN = 0).
          THM_COLD:
            val: 0x1
            brief: Battery is cold as programmed by THM_COLD[1:0].
            doc: If thermistor and charger are enabled while the battery is cold, a battery temperature fault occurs.
          THM_COOL:
            val: 0x2
            brief: Battery is cool as programmed by THM_COOL[1:0].
          THM_WARM:
            val: 0x3
            brief: Battery is warm as programmed by THM_WARM[1:0].
          THM_HOT:
            val: 0x4
            brief: Battery is hot as programmed by THM_HOT[1:0].
            doc: If thermistor and charger are enabled while the battery is hot, a battery temperature fault occurs.
          THM_OK:
            val: 0x5
            brief: Battery is in the normal temperature region.

  STAT_CHG_B:
    adr: 0x03
    reset_val: 0x00
    brief: Charger status register B.
    fields:
      CHG_DTLS:
        bits: 4-7
        brief: Charger Status details
        enum:
          "OFF":
            val: 0x0
            brief: "Off"
          PQ:
            val: 0x1
            brief: Prequalification mode.
          CC:
            val: 0x2
            brief: Fast-charge constant-current (CC) mode.
          CC_JEITA:
            val: 0x3
            brief: JEITA modified fast-charge constant-current mode.
          CV:
            val: 0x4
            brief: Fast-charge constant-voltage (CV)mode.
          CV_JEITA:
            val: 0x5
            brief: JEITA modified fast-charge constant-voltage mode.
          TOPOFF:
            val: 0x6
            brief: Top-off mode.
          TOPOFF_JEITA:
            val: 0x7
            brief: JEITA modified top-off mode.
          DONE:
            val: 0x8
            brief: Done
          DONE_JEITA:
            val: 0x9
            brief: JEITA modified done (done was entered through the JEITA-modified fast-charge states).
          PQ_TIMER_FAULT:
            val: 0xA
            brief: Prequalification timer fault.
          FASTCHG_TIMER_FAULT:
            val: 0xB
            brief: Fast-charge timer fault.
          BAT_TEMP_FAULT:
            val: 0xC
            brief: Battery temperature fault.
      CHGIN_DTLS:
        bits: [3, 2]
        brief: CHGIN Status details
        enum:
          UVLO:
            val: 0x0
            brief: The CHGIN input voltage is below the UVLO threshold (VCHGIN < VUVLO).
          OVP:
            val: 0x1
            brief: The CHGIN input voltage is above the OVP threshold (VCHGIN > VOVP).
          DBNC:
            val: 0x2
            brief: The CHGIN input is being debounced (no power accepted from CHGIN during debounce).
          OK:
            val: 0x3
            brief: The CHGIN input is okay and debounced.
      CHG:
        bits: [1]
        brief: Quick Charger Status/Is charging.
      TIME_SUS:
        bits: [0]
        brief: Timer Suspend Indicator

  INTM_CHG:
    adr: 0x07
    reset_val: 0x00
    brief: Charger Interrupt masking
    always_write:
      mask: 0x80
      val: 0x0
    fields:
      SYS_CNFG_I:
        bits: [6]
        brief: System Voltage Configuration Error Interrupt Mask/disabled
        enum: INT_MASK
      SYS_CTRL_I:
        bits: [5]
        brief: Minimum System Voltage Regulation-Loop Related Interrupt Mask/disabled
        enum: INT_MASK
      CHGIN_CTRL_I:
        bits: [4]
        brief: CHGIN Control-Loop Related Interrupt Mask/disabled.
        enum: INT_MASK
      TJ_REG_I:
        bits: [3]
        brief: Die Junction Temperature Regulation Interrupt Mask/disabled.
        enum: INT_MASK
      CHGIN_I:
        bits: [2]
        brief: CHGIN Related Interrupt Mask/disabled.
        enum: INT_MASK
      CHG_I:
        bits: [1]
        brief: Charger Related Interrupt Mask/disabled.
        enum: INT_MASK
      THM_I:
        bits: [0]
        brief: Thermistor Related Interrupt Mask/disabled.
        enum: INT_MASK

  CNFG_CHG_A:
    adr: 0x20
    reset_val: 0x0F
    brief: Charger Config register A.
    fields:
      THM_HOT:
        bits: [7, 6]
        brief: Sets the VHOT JEITA Temperature Threshold
        enum:
          0V411:
            val: 0x0
            brief: VHOT = 0.411V (45degC for beta = 3380K)
          0V367:
            val: 0x1
            brief: VHOT = 0.367V (50degC for beta = 3380K)
          0V327:
            val: 0x2
            brief: VHOT = 0.327V (55degC for beta = 3380K)
          0V291:
            val: 0x3
            brief: VHOT = 0.291V (60degC for beta = 3380K)
      THM_WARM:
        bits: [5, 4]
        brief: Sets the VWARM JEITA Temperature Threshold
        enum:
          0V511:
            val: 0x0
            brief: VWARM = 0.511V (35degC for beta = 3380K)
          0V459:
            val: 0x1
            brief: VWARM = 0.459V (40degC for beta = 3380K)
          0V411:
            val: 0x2
            brief: VWARM = 0.411V (45degC for beta = 3380K)
          0V367:
            val: 0x3
            brief: VWARM = 0.367V (50degC for beta = 3380K)
      THM_COOL:
        bits: [3, 2]
        brief: Sets the VCOOL JEITA Temperature Threshold
        enum:
          0V923:
            val: 0x0
            brief: VCOOL = 0.923V (0degC for beta = 3380K)
          0V867:
            val: 0x1
            brief: VCOOL = 0.867V (5degC for beta = 3380K)
          0V807:
            val: 0x2
            brief: VCOOL = 0.807V (10degC for beta = 3380K)
          0V747:
            val: 0x3
            brief: VCOOL = 0.747V (15degC for beta = 3380K)
      THM_COLD:
        bits: [1, 0]
        brief: Sets the VCOLD JEITA Temperature Threshold
        enum:
          1V024:
            val: 0x0
            brief: VCOLD = 1.024V (-10degC for beta = 3380K)
          0V976:
            val: 0x1
            brief: VCOLD = 0.976V (-5degC for beta = 3380K)
          0V923:
            val: 0x2
            brief: VCOLD = 0.923V (0degC for beta = 3380K)
          0V867:
            val: 0x3
            brief: VCOLD = 0.867V (5degC for beta = 3380K)

  CNFG_CHG_B:
    adr: 0x21
    reset_val: 0x0
    brief: Charger Config register B.
    fields:
      VCHGIN_MIN:
        bits: [7, 6, 5]
        brief: Minimum CHGIN Regulation Voltage (VCHGIN-MIN)
        enum:
          4V0:
            val: 0x0
            brief: 4.0V
          4V1:
            val: 0x1
            brief: 4.1V
          4V2:
            val: 0x2
            brief: 4.2V
          4V3:
            val: 0x3
            brief: 4.3V
          4V4:
            val: 0x4
            brief: 4.4V
          4V5:
            val: 0x5
            brief: 4.5V
          4V6:
            val: 0x6
            brief: 4.6V
          4V7:
            val: 0x7
            brief: 4.7V
      ICHGIN_LIM:
        bits: [4, 3, 2]
        brief: CHGIN Input Current Limit (ICHGIN-LIM)
        enum:
          95mA:
            val: 0x0
            brief: 95mA
          190mA:
            val: 0x1
            brief: 190mA
          285mA:
            val: 0x2
            brief: 285mA
          380mA:
            val: 0x3
            brief: 380mA
          475mA:
            val: 0x4
            brief: 475mA
      I_PQ:
        bits: [1]
        brief: Sets the prequalification charge current (IPQ) as a percentage of IFAST-CHG.
        enum:
          10PERC:
            val: 0
            brief: 10% of IFAST-CHG
          20PERC:
            val: 1
            brief: 20% of IFAST-CHG
      CHG_EN:
        bits: [0]
        brief: Charger Enable
        enum: EN

  CNFG_CHG_C:
    adr: 0x22
    reset_val: 0xF8
    brief: Charger Config register C.
    fields:
      CHG_PQ:
        bits: [7, 6, 5]
        brief: Battery Prequalification Voltage Threshold (VPQ)
        enum:
          2V3:
            val: 0x0
            brief: 2.3V
          2V4:
            val: 0x1
            brief: 2.4V
          2V5:
            val: 0x2
            brief: 2.5V
          2V6:
            val: 0x3
            brief: 2.6V
          2V7:
            val: 0x4
            brief: 2.7V
          2V8:
            val: 0x5
            brief: 2.8V
          2V9:
            val: 0x6
            brief: 2.9V
          3V0:
            val: 0x7
            brief: 3.0V
      I_TERM:
        bits: [4, 3]
        brief: Charger Termination Current (ITERM)
        enum:
          5PERC:
            val: 0x0
            brief: 5% of IFAST-CHG
          7PERC5:
            val: 0x1
            brief: 7.5% of IFAST-CHG
          10PERC:
            val: 0x2
            brief: 10% of IFAST-CHG
          15PERC:
            val: 0x3
            brief: 15% of IFAST-CHG
      T_TOPOFF:
        bits: [2, 1, 0]
        brief: Top-Off Timer val (t_TO)
        enum:
          0MIN:
            val: 0x0
            brief: 0 minutes
          5MIN:
            val: 0x1
            brief: 5 minutes
          10MIN:
            val: 0x2
            brief: 10 minutes
          15MIN:
            val: 0x3
            brief: 15 minutes
          20MIN:
            val: 0x4
            brief: 20 minutes
          25MIN:
            val: 0x5
            brief: 25 minutes
          30MIN:
            val: 0x6
            brief: 30 minutes
          35MIN:
            val: 0x7
            brief: 35 minute

  CNFG_CHG_D:
    adr: 0x23
    reset_val: 0x10
    brief: Charger Config register D.
    fields:
      TJ_REG:
        bits: [7, 6, 5]
        brief: Sets the die junction temperature regulation point, TJ-REG.
        enum:
          60degC:
            val: 0x0
            brief: 60degC
          70degC:
            val: 0x1
            brief: 70degC
          80degC:
            val: 0x2
            brief: 80degC
          90degC:
            val: 0x3
            brief: 90degC
          100degC:
            val: 0x4
            brief: 100degC
      VSYS_REG:
        bits: 0-4
        brief: System Voltage Regulation (VSYS-REG)
        doc: >
          This 5-bit configuration is a linear transfer function that starts at 4.1V and ends at 4.8V,
          with 25mV increments. Program VSYS_REG to at least 200mV above
          the higher of VFAST-CHG and VFAST-CHG-JEITA.
        enum:
          4V1:
            val: 0x00
            brief: 4.100V
          4V125:
            val: 0x01
            brief: 4.125V
          4V15:
            val: 0x02
            brief: 4.150V
          4V175:
            val: 0x03
            brief: 4.175V
          4V2:
            val: 0x04
            brief: 4.200V
          4V225:
            val: 0x05
            brief: 4.225V
          4V25:
            val: 0x06
            brief: 4.250V
          4V275:
            val: 0x07
            brief: 4.275V
          4V3:
            val: 0x08
            brief: 4.300V
          4V325:
            val: 0x09
            brief: 4.325V
          4V35:
            val: 0x0A
            brief: 4.350V
          4V375:
            val: 0x0B
            brief: 4.375V
          4V4:
            val: 0x0C
            brief: 4.400V
          4V425:
            val: 0x0D
            brief: 4.425V
          4V45:
            val: 0x0E
            brief: 4.450V
          4V475:
            val: 0x0F
            brief: 4.475V
          4V5:
            val: 0x10
            brief: 4.500V
          4V525:
            val: 0x11
            brief: 4.525V
          4V55:
            val: 0x12
            brief: 4.550V
          4V575:
            val: 0x13
            brief: 4.575V
          4V6:
            val: 0x14
            brief: 4.600V
          4V625:
            val: 0x15
            brief: 4.625V
          4V65:
            val: 0x16
            brief: 4.650V
          4V675:
            val: 0x17
            brief: 4.675V
          4V7:
            val: 0x18
            brief: 4.700V
          4V725:
            val: 0x19
            brief: 4.725V
          4V75:
            val: 0x1A
            brief: 4.750V
          4V775:
            val: 0x1B
            brief: 4.775V
          4V8:
            val: 0x1C
            brief: 4.800V

  CNFG_CHG_E:
    adr: 0x24
    reset_val: 0x05
    brief: Charger Config register E.
    fields:
      CHG_CC:
        bits: 2-7
        brief: Sets the fast-charge constant current val, IFAST-CHG.
        doc: >
          This 6-bit configuration is a linear transfer function
          that starts at 7.5mA and ends at 300mA, with 7.5mA increments.
      T_FAST_CHG:
        bits: [1, 0]
        brief: Sets the fast-charge safety timer, t_FC.
        enum:
          "OFF":
            val: 0x0
            brief: Timer disabled
          3H:
            val: 0x1
            brief: 3 hours
          5H:
            val: 0x2
            brief: 5 hours
          7H:
            val: 0x3
            brief: 7 hours

  CNFG_CHG_F:
    adr: 0x25
    reset_val: 0x04
    brief: Charger Config register F.
    fields:
      CHG_CC_JEITA:
        bits: 2-7
        brief: Sets IFAST-CHG-JEITA for when the battery is either cool or warm
        doc: >
          Cool or warm are as defined by the VCOOL
          and VWARM temperature thresholds. This
          register is a don't care if the battery
          temperature is normal.
          This 6-bit configuration is a linear transfer
          function that starts at 7.5mA and ends at
          300mA, with 7.5mA increments.
      THM_EN:
        bits: [1]
        brief: Thermistor Enable
        enum: EN

  CNFG_CHG_G:
    adr: 0x26
    reset_val: 0x00
    brief: Charger Config register G.
    always_write:
      mask: 0x1
      val: 0x0
    fields:
      CHG_CV:
        bits: 2-7
        brief: Sets fast-charge battery regulation voltage, VFAST-CHG.
        doc: >
          This 6-bit configuration is a linear transfer function that
          starts at 3.6V and ends at 4.6V, with 25mV increments. Program
          VSYS_REG to at least 200mV above the higher of VFAST-CHG and
          VFAST-CHG- JEITA.
      USBS:
        bits: [1]
        brief: Setting this bit places CHGIN in USB

  CNFG_CHG_H:
    adr: 0x27
    reset_val: 0x00
    brief: Charger Config register H.
    always_write:
      mask: 0x3
      val: 0x0
    fields:
      CHG_CV_JEITA:
        bits: 2-7
        brief: Sets the modified VFAST-CHG-JEITA for when the batteyr is cool or warm.
        doc: >
          Cool or warm as defined
          by the VCOOL and VWARM temperature
          thresholds. This register is a don't care if the
          battery temperature is normal.
          This 6-bit configuration is a linear transfer
          function that starts at 3.6V and ends at 4.6V,
          with 25mV increments.
          Program VSYS_REG to at least 200mV above
          the higher of VFAST-CHG and VFAST-CHG-
          JEITA.

  CNFG_CHG_I:
    adr: 0x28
    reset_val: 0xF0
    brief: Charger Config register I.
    fields:
      IMON_DISCHG_SCALE:
        bits: 4-7
        brief: Selects the battery discharge current full-scale current val.
        enum:
          8mA2:
            val: 0x0
            brief: 8.2mA
          40mA5:
            val: 0x1
            brief: 40.5mA
          72mA3:
            val: 0x2
            brief: 72.3mA
          103mA4:
            val: 0x3
            brief: 103.4mA
          134mA1:
            val: 0x4
            brief: 134.1mA
          164mA1:
            val: 0x5
            brief: 164.1mA
          193mA7:
            val: 0x6
            brief: 193.7mA
          222mA7:
            val: 0x7
            brief: 222.7mA
          251mA2:
            val: 0x8
            brief: 251.2mA
          279mA3:
            val: 0x9
            brief: 279.3mA
          300mA:
            val: 0xA
            brief: 300.0mA
      MUX_SEL:
        bits: 0-3
        brief: Selects the analog channel to connect to AMUX.
        enum:
          DISABLED:
            val: 0x0
            brief: DISABLED
          CHGIN_V:
            val: 0x1
            brief: CHGIN voltage monitor.
          CHGIN_I:
            val: 0x2
            brief: CHGIN current monitor.
          BATT_V:
            val: 0x3
            brief: BATT voltage monitor.
          BATT_CHG_I:
            val: 0x4
            brief: BATT charge current monitor. Valid only while battery charging is happening (CHG = 1).
          BATT_DISCHG_I:
            val: 0x5
            brief: BATT discharge current monitor normal measurement.
          BATT_DISCHG_I_NULL:
            val: 0x6
            brief: BATT discharge current monitor nulling measurement.
          THM:
            val: 0x7
            brief: THM voltage monitor.
          THM_BIAS:
            val: 0x8
            brief: TBIAS voltage monitor.
          AGND:
            val: 0x9
            brief: AGND voltage monitor (through 100ohm pulldown resistor).
          VSYS:
            val: 0xA
            brief: SYS voltage monitor

  CNFG_SBBn:
    instances: {CNFG_SBB0: 0x29, CNFG_SBB1: 0x2B, CNFG_SBB3: 0x2D}
    registers:
      _A:
        adr: 0x0
        reset_val: 0x00
        brief: SBBn Config A.
        fields:
          TV_SBB:
            bits: 0-6
            brief: SIMO Buck-Boost Channel Target Output Voltage
            doc:
              This 7-bit configuration is a linear transfer
              function that starts at 0.8V, ends at 5.5V, with
              50mV increments.
      _B:
        adr: 0x1
        reset_val: 0x00
        brief: SBBn Config B.
        always_write:
          mask: 0x80
          val: 0x0
        fields:
          SBB_OP_MODE:
            bits: [6]
            brief: Operation Mode of SBBn
            enum:
              BUCK_BOOST:
                val: 0
                brief: Buck-boost mode.
              BUCK:
                val: 1
                brief: Buck mode.
          IP_SBB:
            bits: [5, 4]
            brief: SIMO Buck-Boost Channel Peak Current Limit
            enum:
              1A:
                val: 0x0
                brief: 1.000A
              0A75:
                val: 0x1
                brief: 0.750A
              0A5:
                val: 0x2
                brief: 0.500A
              0A3:
                val: 0x3
                brief: 0.333A
          ADE_SBB:
            bits: [3]
            brief: SIMO Buck-Boost Channel Active-Discharge Enable
            enum: EN
          EN_SBB:
            bits: [2, 1, 0]
            brief: Enable control for SIMO buck-boost channel.
            doc: >
              Selects either an FPS slot the channel powers-up and powers-down in or
              whether the channel is forced on or off.
            enum: REG_EN

  CNFG_SBB_TOP:
    adr: 0x2F
    reset_val: 0x00
    brief: SBB Top Config.
    fields:
      ICHGIN_LIM_DEF:
        bits: [7]
        access: r
        brief: Changes how CNFG_CHG_B.ICHGIN_LIM is interpreted. This bit is for information only and cannot be changed.
      DRV_SBB:
        bits: [1, 0]
        access: [r, w]
        brief: SIMO Buck-Boost (all channels) Drive Strength Trim.
        enum:
          FASTEST:
            val: 0x0
            brief: Fastest transition time
          FAST:
            val: 0x1
            brief: A little slower than FASTEST
          SLOW:
            val: 0x2
            brief: A little slower than SLOW
          SLOWEST:
            val: 0x3
            brief: A little slower than SLOWEST

  CNFG_LDOn:
    instances: {CNFG_LDO0: 0x38, CNFG_LDO1: 0x3A}
    registers:
      _A:
        adr: 0x00
        reset_val: 0x00
        brief: LDOn Config A.
        always_write:
          mask: 0x80
          val: 0x00
        fields:
          TV_LDO:
            bits: 0-6
            brief: LDO Target Output Voltage
            doc: >
              This 7-bit configuration is a linear transfer
              function that starts at 0.8V and ends at
              3.975V, with 25mV increments.

      _B:
        adr: 0x01
        reset_val: 0x00
        brief: LDOn Config B.
        fields:
          LDO_OP_MODE:
            bits: [4]
            brief: Operation Mode of LDO0
            enum:
              LDO:
                val: 0
                brief: LDO regulator
              SW:
                val: 1
                brief: Switch
          ADE_LDO:
            bits: [3]
            brief: LDO Channel Active-Discharge Enable
            enum: EN
          EN_LDO:
            bits: [2, 1, 0]
            brief: Enable control for LDO
            doc: >
              Selects either an FPS slot the channel powers-up and powers-down in or
              whether the channel is forced on or off.
            enum: REG_EN

enums:
  REG_EN:
    enum:
      FPS_SLOT_0:
        val: 0x0
        brief: FPS slot 0
      FPS_SLOT_1:
        val: 0x1
        brief: FPS slot 1
      FPS_SLOT_2:
        val: 0x2
        brief: FPS slot 2
      FPS_SLOT_3:
        val: 0x3
        brief: FPS slot 3
      DISABLED:
        val: 0x4
        brief: Off irrespective of FPS
      ENABLED:
        val: 0x6
        brief: On irrespective of FPS

  EN:
    enum:
      DISABLED:
        val: 0
        brief: "Disabled"
      ENABLED:
        val: 1
        brief: "Enabled"

  INT_MASK:
    enum:
      UNMASKED:
        val: 0
        brief: "Enabled/Unmasked"
      ENABLED:
        val: 0
        brief: "Enabled/Unmasked"
      MASKED:
        val: 1
        brief: "Disabled/Masked"
      DISABLED:
        val: 1
        brief: "Disabled/Masked"
