// Seed: 2117672566
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic id_5;
  logic id_6;
  type_9(
      1, id_2, 1
  );
  generate
    always @(posedge 1 or 1) begin
      id_1[1 : 1] = id_5.id_2 + 1;
    end
  endgenerate
endmodule
