#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14af940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14afad0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14a12d0 .functor NOT 1, L_0x150ac50, C4<0>, C4<0>, C4<0>;
L_0x150aa30 .functor XOR 2, L_0x150a8d0, L_0x150a990, C4<00>, C4<00>;
L_0x150ab40 .functor XOR 2, L_0x150aa30, L_0x150aaa0, C4<00>, C4<00>;
v0x1502ce0_0 .net *"_ivl_10", 1 0, L_0x150aaa0;  1 drivers
v0x1502de0_0 .net *"_ivl_12", 1 0, L_0x150ab40;  1 drivers
v0x1502ec0_0 .net *"_ivl_2", 1 0, L_0x1506000;  1 drivers
v0x1502f80_0 .net *"_ivl_4", 1 0, L_0x150a8d0;  1 drivers
v0x1503060_0 .net *"_ivl_6", 1 0, L_0x150a990;  1 drivers
v0x1503190_0 .net *"_ivl_8", 1 0, L_0x150aa30;  1 drivers
v0x1503270_0 .net "a", 0 0, v0x14fdd20_0;  1 drivers
v0x1503310_0 .net "b", 0 0, v0x14fddc0_0;  1 drivers
v0x15033b0_0 .net "c", 0 0, v0x14fde60_0;  1 drivers
v0x1503450_0 .var "clk", 0 0;
v0x15034f0_0 .net "d", 0 0, v0x14fdfa0_0;  1 drivers
v0x1503590_0 .net "out_pos_dut", 0 0, L_0x150a560;  1 drivers
v0x1503630_0 .net "out_pos_ref", 0 0, L_0x1504b60;  1 drivers
v0x15036d0_0 .net "out_sop_dut", 0 0, L_0x15075b0;  1 drivers
v0x1503770_0 .net "out_sop_ref", 0 0, L_0x14d84d0;  1 drivers
v0x1503810_0 .var/2u "stats1", 223 0;
v0x15038b0_0 .var/2u "strobe", 0 0;
v0x1503950_0 .net "tb_match", 0 0, L_0x150ac50;  1 drivers
v0x1503a20_0 .net "tb_mismatch", 0 0, L_0x14a12d0;  1 drivers
v0x1503ac0_0 .net "wavedrom_enable", 0 0, v0x14fe270_0;  1 drivers
v0x1503b90_0 .net "wavedrom_title", 511 0, v0x14fe310_0;  1 drivers
L_0x1506000 .concat [ 1 1 0 0], L_0x1504b60, L_0x14d84d0;
L_0x150a8d0 .concat [ 1 1 0 0], L_0x1504b60, L_0x14d84d0;
L_0x150a990 .concat [ 1 1 0 0], L_0x150a560, L_0x15075b0;
L_0x150aaa0 .concat [ 1 1 0 0], L_0x1504b60, L_0x14d84d0;
L_0x150ac50 .cmp/eeq 2, L_0x1506000, L_0x150ab40;
S_0x14afc60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x14afad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14a16b0 .functor AND 1, v0x14fde60_0, v0x14fdfa0_0, C4<1>, C4<1>;
L_0x14a1a90 .functor NOT 1, v0x14fdd20_0, C4<0>, C4<0>, C4<0>;
L_0x14a1e70 .functor NOT 1, v0x14fddc0_0, C4<0>, C4<0>, C4<0>;
L_0x14a20f0 .functor AND 1, L_0x14a1a90, L_0x14a1e70, C4<1>, C4<1>;
L_0x14ba5e0 .functor AND 1, L_0x14a20f0, v0x14fde60_0, C4<1>, C4<1>;
L_0x14d84d0 .functor OR 1, L_0x14a16b0, L_0x14ba5e0, C4<0>, C4<0>;
L_0x1503fe0 .functor NOT 1, v0x14fddc0_0, C4<0>, C4<0>, C4<0>;
L_0x1504050 .functor OR 1, L_0x1503fe0, v0x14fdfa0_0, C4<0>, C4<0>;
L_0x1504160 .functor AND 1, v0x14fde60_0, L_0x1504050, C4<1>, C4<1>;
L_0x1504220 .functor NOT 1, v0x14fdd20_0, C4<0>, C4<0>, C4<0>;
L_0x15042f0 .functor OR 1, L_0x1504220, v0x14fddc0_0, C4<0>, C4<0>;
L_0x1504360 .functor AND 1, L_0x1504160, L_0x15042f0, C4<1>, C4<1>;
L_0x15044e0 .functor NOT 1, v0x14fddc0_0, C4<0>, C4<0>, C4<0>;
L_0x1504550 .functor OR 1, L_0x15044e0, v0x14fdfa0_0, C4<0>, C4<0>;
L_0x1504470 .functor AND 1, v0x14fde60_0, L_0x1504550, C4<1>, C4<1>;
L_0x15046e0 .functor NOT 1, v0x14fdd20_0, C4<0>, C4<0>, C4<0>;
L_0x15047e0 .functor OR 1, L_0x15046e0, v0x14fdfa0_0, C4<0>, C4<0>;
L_0x15048a0 .functor AND 1, L_0x1504470, L_0x15047e0, C4<1>, C4<1>;
L_0x1504a50 .functor XNOR 1, L_0x1504360, L_0x15048a0, C4<0>, C4<0>;
v0x14a0c00_0 .net *"_ivl_0", 0 0, L_0x14a16b0;  1 drivers
v0x14a1000_0 .net *"_ivl_12", 0 0, L_0x1503fe0;  1 drivers
v0x14a13e0_0 .net *"_ivl_14", 0 0, L_0x1504050;  1 drivers
v0x14a17c0_0 .net *"_ivl_16", 0 0, L_0x1504160;  1 drivers
v0x14a1ba0_0 .net *"_ivl_18", 0 0, L_0x1504220;  1 drivers
v0x14a1f80_0 .net *"_ivl_2", 0 0, L_0x14a1a90;  1 drivers
v0x14a2200_0 .net *"_ivl_20", 0 0, L_0x15042f0;  1 drivers
v0x14fc290_0 .net *"_ivl_24", 0 0, L_0x15044e0;  1 drivers
v0x14fc370_0 .net *"_ivl_26", 0 0, L_0x1504550;  1 drivers
v0x14fc450_0 .net *"_ivl_28", 0 0, L_0x1504470;  1 drivers
v0x14fc530_0 .net *"_ivl_30", 0 0, L_0x15046e0;  1 drivers
v0x14fc610_0 .net *"_ivl_32", 0 0, L_0x15047e0;  1 drivers
v0x14fc6f0_0 .net *"_ivl_36", 0 0, L_0x1504a50;  1 drivers
L_0x7f26a418f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14fc7b0_0 .net *"_ivl_38", 0 0, L_0x7f26a418f018;  1 drivers
v0x14fc890_0 .net *"_ivl_4", 0 0, L_0x14a1e70;  1 drivers
v0x14fc970_0 .net *"_ivl_6", 0 0, L_0x14a20f0;  1 drivers
v0x14fca50_0 .net *"_ivl_8", 0 0, L_0x14ba5e0;  1 drivers
v0x14fcb30_0 .net "a", 0 0, v0x14fdd20_0;  alias, 1 drivers
v0x14fcbf0_0 .net "b", 0 0, v0x14fddc0_0;  alias, 1 drivers
v0x14fccb0_0 .net "c", 0 0, v0x14fde60_0;  alias, 1 drivers
v0x14fcd70_0 .net "d", 0 0, v0x14fdfa0_0;  alias, 1 drivers
v0x14fce30_0 .net "out_pos", 0 0, L_0x1504b60;  alias, 1 drivers
v0x14fcef0_0 .net "out_sop", 0 0, L_0x14d84d0;  alias, 1 drivers
v0x14fcfb0_0 .net "pos0", 0 0, L_0x1504360;  1 drivers
v0x14fd070_0 .net "pos1", 0 0, L_0x15048a0;  1 drivers
L_0x1504b60 .functor MUXZ 1, L_0x7f26a418f018, L_0x1504360, L_0x1504a50, C4<>;
S_0x14fd1f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x14afad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x14fdd20_0 .var "a", 0 0;
v0x14fddc0_0 .var "b", 0 0;
v0x14fde60_0 .var "c", 0 0;
v0x14fdf00_0 .net "clk", 0 0, v0x1503450_0;  1 drivers
v0x14fdfa0_0 .var "d", 0 0;
v0x14fe090_0 .var/2u "fail", 0 0;
v0x14fe130_0 .var/2u "fail1", 0 0;
v0x14fe1d0_0 .net "tb_match", 0 0, L_0x150ac50;  alias, 1 drivers
v0x14fe270_0 .var "wavedrom_enable", 0 0;
v0x14fe310_0 .var "wavedrom_title", 511 0;
E_0x14ae2b0/0 .event negedge, v0x14fdf00_0;
E_0x14ae2b0/1 .event posedge, v0x14fdf00_0;
E_0x14ae2b0 .event/or E_0x14ae2b0/0, E_0x14ae2b0/1;
S_0x14fd520 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x14fd1f0;
 .timescale -12 -12;
v0x14fd760_0 .var/2s "i", 31 0;
E_0x14ae150 .event posedge, v0x14fdf00_0;
S_0x14fd860 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x14fd1f0;
 .timescale -12 -12;
v0x14fda60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14fdb40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x14fd1f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14fe4f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x14afad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1504d10 .functor NOT 1, v0x14fddc0_0, C4<0>, C4<0>, C4<0>;
L_0x1504eb0 .functor AND 1, v0x14fdd20_0, L_0x1504d10, C4<1>, C4<1>;
L_0x1504f90 .functor NOT 1, v0x14fde60_0, C4<0>, C4<0>, C4<0>;
L_0x1505110 .functor AND 1, L_0x1504eb0, L_0x1504f90, C4<1>, C4<1>;
L_0x1505250 .functor NOT 1, v0x14fdfa0_0, C4<0>, C4<0>, C4<0>;
L_0x15053d0 .functor AND 1, L_0x1505110, L_0x1505250, C4<1>, C4<1>;
L_0x1505520 .functor NOT 1, v0x14fdd20_0, C4<0>, C4<0>, C4<0>;
L_0x15056a0 .functor AND 1, L_0x1505520, v0x14fddc0_0, C4<1>, C4<1>;
L_0x15057b0 .functor NOT 1, v0x14fde60_0, C4<0>, C4<0>, C4<0>;
L_0x1505820 .functor AND 1, L_0x15056a0, L_0x15057b0, C4<1>, C4<1>;
L_0x1505990 .functor NOT 1, v0x14fdfa0_0, C4<0>, C4<0>, C4<0>;
L_0x1505a00 .functor AND 1, L_0x1505820, L_0x1505990, C4<1>, C4<1>;
L_0x1505b30 .functor OR 1, L_0x15053d0, L_0x1505a00, C4<0>, C4<0>;
L_0x1505c40 .functor NOT 1, v0x14fdd20_0, C4<0>, C4<0>, C4<0>;
L_0x1505ac0 .functor NOT 1, v0x14fddc0_0, C4<0>, C4<0>, C4<0>;
L_0x1505d30 .functor AND 1, L_0x1505c40, L_0x1505ac0, C4<1>, C4<1>;
L_0x1505ed0 .functor AND 1, L_0x1505d30, v0x14fde60_0, C4<1>, C4<1>;
L_0x1505f90 .functor NOT 1, v0x14fdfa0_0, C4<0>, C4<0>, C4<0>;
L_0x15060a0 .functor AND 1, L_0x1505ed0, L_0x1505f90, C4<1>, C4<1>;
L_0x15061b0 .functor OR 1, L_0x1505b30, L_0x15060a0, C4<0>, C4<0>;
L_0x1506370 .functor NOT 1, v0x14fdd20_0, C4<0>, C4<0>, C4<0>;
L_0x15063e0 .functor NOT 1, v0x14fddc0_0, C4<0>, C4<0>, C4<0>;
L_0x1506510 .functor AND 1, L_0x1506370, L_0x15063e0, C4<1>, C4<1>;
L_0x1506620 .functor NOT 1, v0x14fde60_0, C4<0>, C4<0>, C4<0>;
L_0x1506760 .functor AND 1, L_0x1506510, L_0x1506620, C4<1>, C4<1>;
L_0x1506870 .functor AND 1, L_0x1506760, v0x14fdfa0_0, C4<1>, C4<1>;
L_0x1506a10 .functor OR 1, L_0x15061b0, L_0x1506870, C4<0>, C4<0>;
L_0x1506b20 .functor NOT 1, v0x14fdd20_0, C4<0>, C4<0>, C4<0>;
L_0x1506c80 .functor NOT 1, v0x14fddc0_0, C4<0>, C4<0>, C4<0>;
L_0x1506cf0 .functor AND 1, L_0x1506b20, L_0x1506c80, C4<1>, C4<1>;
L_0x1506f00 .functor NOT 1, v0x14fde60_0, C4<0>, C4<0>, C4<0>;
L_0x1506f70 .functor AND 1, L_0x1506cf0, L_0x1506f00, C4<1>, C4<1>;
L_0x1507190 .functor NOT 1, v0x14fdfa0_0, C4<0>, C4<0>, C4<0>;
L_0x1507200 .functor AND 1, L_0x1506f70, L_0x1507190, C4<1>, C4<1>;
L_0x1507430 .functor OR 1, L_0x1506a10, L_0x1507200, C4<0>, C4<0>;
L_0x1507540 .functor AND 1, v0x14fdd20_0, v0x14fddc0_0, C4<1>, C4<1>;
L_0x15076e0 .functor AND 1, L_0x1507540, v0x14fde60_0, C4<1>, C4<1>;
L_0x15077a0 .functor AND 1, L_0x15076e0, v0x14fdfa0_0, C4<1>, C4<1>;
L_0x15075b0 .functor OR 1, L_0x1507430, L_0x15077a0, C4<0>, C4<0>;
L_0x15079f0 .functor NOT 1, v0x14fdd20_0, C4<0>, C4<0>, C4<0>;
L_0x1507bb0 .functor NOT 1, v0x14fddc0_0, C4<0>, C4<0>, C4<0>;
L_0x1507c20 .functor OR 1, L_0x15079f0, L_0x1507bb0, C4<0>, C4<0>;
L_0x1507e90 .functor NOT 1, v0x14fde60_0, C4<0>, C4<0>, C4<0>;
L_0x1507f00 .functor OR 1, L_0x1507c20, L_0x1507e90, C4<0>, C4<0>;
L_0x1508180 .functor NOT 1, v0x14fdfa0_0, C4<0>, C4<0>, C4<0>;
L_0x15081f0 .functor OR 1, L_0x1507f00, L_0x1508180, C4<0>, C4<0>;
L_0x1508480 .functor NOT 1, v0x14fddc0_0, C4<0>, C4<0>, C4<0>;
L_0x15084f0 .functor OR 1, v0x14fdd20_0, L_0x1508480, C4<0>, C4<0>;
L_0x1508740 .functor NOT 1, v0x14fde60_0, C4<0>, C4<0>, C4<0>;
L_0x15087b0 .functor OR 1, L_0x15084f0, L_0x1508740, C4<0>, C4<0>;
L_0x1508a60 .functor NOT 1, v0x14fdfa0_0, C4<0>, C4<0>, C4<0>;
L_0x1508ad0 .functor OR 1, L_0x15087b0, L_0x1508a60, C4<0>, C4<0>;
L_0x1508d90 .functor AND 1, L_0x15081f0, L_0x1508ad0, C4<1>, C4<1>;
L_0x1508ea0 .functor OR 1, v0x14fdd20_0, v0x14fddc0_0, C4<0>, C4<0>;
L_0x15090d0 .functor NOT 1, v0x14fde60_0, C4<0>, C4<0>, C4<0>;
L_0x1509350 .functor OR 1, L_0x1508ea0, L_0x15090d0, C4<0>, C4<0>;
L_0x1509630 .functor NOT 1, v0x14fdfa0_0, C4<0>, C4<0>, C4<0>;
L_0x15098b0 .functor OR 1, L_0x1509350, L_0x1509630, C4<0>, C4<0>;
L_0x1509ba0 .functor AND 1, L_0x1508d90, L_0x15098b0, C4<1>, C4<1>;
L_0x1509cb0 .functor OR 1, v0x14fdd20_0, v0x14fddc0_0, C4<0>, C4<0>;
L_0x150a120 .functor OR 1, L_0x1509cb0, v0x14fde60_0, C4<0>, C4<0>;
L_0x150a1e0 .functor NOT 1, v0x14fdfa0_0, C4<0>, C4<0>, C4<0>;
L_0x150a450 .functor OR 1, L_0x150a120, L_0x150a1e0, C4<0>, C4<0>;
L_0x150a560 .functor AND 1, L_0x1509ba0, L_0x150a450, C4<1>, C4<1>;
v0x14fe6b0_0 .net *"_ivl_0", 0 0, L_0x1504d10;  1 drivers
v0x14fe790_0 .net *"_ivl_10", 0 0, L_0x15053d0;  1 drivers
v0x14fe870_0 .net *"_ivl_100", 0 0, L_0x1508a60;  1 drivers
v0x14fe960_0 .net *"_ivl_102", 0 0, L_0x1508ad0;  1 drivers
v0x14fea40_0 .net *"_ivl_104", 0 0, L_0x1508d90;  1 drivers
v0x14feb70_0 .net *"_ivl_106", 0 0, L_0x1508ea0;  1 drivers
v0x14fec50_0 .net *"_ivl_108", 0 0, L_0x15090d0;  1 drivers
v0x14fed30_0 .net *"_ivl_110", 0 0, L_0x1509350;  1 drivers
v0x14fee10_0 .net *"_ivl_112", 0 0, L_0x1509630;  1 drivers
v0x14fef80_0 .net *"_ivl_114", 0 0, L_0x15098b0;  1 drivers
v0x14ff060_0 .net *"_ivl_116", 0 0, L_0x1509ba0;  1 drivers
v0x14ff140_0 .net *"_ivl_118", 0 0, L_0x1509cb0;  1 drivers
v0x14ff220_0 .net *"_ivl_12", 0 0, L_0x1505520;  1 drivers
v0x14ff300_0 .net *"_ivl_120", 0 0, L_0x150a120;  1 drivers
v0x14ff3e0_0 .net *"_ivl_122", 0 0, L_0x150a1e0;  1 drivers
v0x14ff4c0_0 .net *"_ivl_124", 0 0, L_0x150a450;  1 drivers
v0x14ff5a0_0 .net *"_ivl_14", 0 0, L_0x15056a0;  1 drivers
v0x14ff790_0 .net *"_ivl_16", 0 0, L_0x15057b0;  1 drivers
v0x14ff870_0 .net *"_ivl_18", 0 0, L_0x1505820;  1 drivers
v0x14ff950_0 .net *"_ivl_2", 0 0, L_0x1504eb0;  1 drivers
v0x14ffa30_0 .net *"_ivl_20", 0 0, L_0x1505990;  1 drivers
v0x14ffb10_0 .net *"_ivl_22", 0 0, L_0x1505a00;  1 drivers
v0x14ffbf0_0 .net *"_ivl_24", 0 0, L_0x1505b30;  1 drivers
v0x14ffcd0_0 .net *"_ivl_26", 0 0, L_0x1505c40;  1 drivers
v0x14ffdb0_0 .net *"_ivl_28", 0 0, L_0x1505ac0;  1 drivers
v0x14ffe90_0 .net *"_ivl_30", 0 0, L_0x1505d30;  1 drivers
v0x14fff70_0 .net *"_ivl_32", 0 0, L_0x1505ed0;  1 drivers
v0x1500050_0 .net *"_ivl_34", 0 0, L_0x1505f90;  1 drivers
v0x1500130_0 .net *"_ivl_36", 0 0, L_0x15060a0;  1 drivers
v0x1500210_0 .net *"_ivl_38", 0 0, L_0x15061b0;  1 drivers
v0x15002f0_0 .net *"_ivl_4", 0 0, L_0x1504f90;  1 drivers
v0x15003d0_0 .net *"_ivl_40", 0 0, L_0x1506370;  1 drivers
v0x15004b0_0 .net *"_ivl_42", 0 0, L_0x15063e0;  1 drivers
v0x15007a0_0 .net *"_ivl_44", 0 0, L_0x1506510;  1 drivers
v0x1500880_0 .net *"_ivl_46", 0 0, L_0x1506620;  1 drivers
v0x1500960_0 .net *"_ivl_48", 0 0, L_0x1506760;  1 drivers
v0x1500a40_0 .net *"_ivl_50", 0 0, L_0x1506870;  1 drivers
v0x1500b20_0 .net *"_ivl_52", 0 0, L_0x1506a10;  1 drivers
v0x1500c00_0 .net *"_ivl_54", 0 0, L_0x1506b20;  1 drivers
v0x1500ce0_0 .net *"_ivl_56", 0 0, L_0x1506c80;  1 drivers
v0x1500dc0_0 .net *"_ivl_58", 0 0, L_0x1506cf0;  1 drivers
v0x1500ea0_0 .net *"_ivl_6", 0 0, L_0x1505110;  1 drivers
v0x1500f80_0 .net *"_ivl_60", 0 0, L_0x1506f00;  1 drivers
v0x1501060_0 .net *"_ivl_62", 0 0, L_0x1506f70;  1 drivers
v0x1501140_0 .net *"_ivl_64", 0 0, L_0x1507190;  1 drivers
v0x1501220_0 .net *"_ivl_66", 0 0, L_0x1507200;  1 drivers
v0x1501300_0 .net *"_ivl_68", 0 0, L_0x1507430;  1 drivers
v0x15013e0_0 .net *"_ivl_70", 0 0, L_0x1507540;  1 drivers
v0x15014c0_0 .net *"_ivl_72", 0 0, L_0x15076e0;  1 drivers
v0x15015a0_0 .net *"_ivl_74", 0 0, L_0x15077a0;  1 drivers
v0x1501680_0 .net *"_ivl_78", 0 0, L_0x15079f0;  1 drivers
v0x1501760_0 .net *"_ivl_8", 0 0, L_0x1505250;  1 drivers
v0x1501840_0 .net *"_ivl_80", 0 0, L_0x1507bb0;  1 drivers
v0x1501920_0 .net *"_ivl_82", 0 0, L_0x1507c20;  1 drivers
v0x1501a00_0 .net *"_ivl_84", 0 0, L_0x1507e90;  1 drivers
v0x1501ae0_0 .net *"_ivl_86", 0 0, L_0x1507f00;  1 drivers
v0x1501bc0_0 .net *"_ivl_88", 0 0, L_0x1508180;  1 drivers
v0x1501ca0_0 .net *"_ivl_90", 0 0, L_0x15081f0;  1 drivers
v0x1501d80_0 .net *"_ivl_92", 0 0, L_0x1508480;  1 drivers
v0x1501e60_0 .net *"_ivl_94", 0 0, L_0x15084f0;  1 drivers
v0x1501f40_0 .net *"_ivl_96", 0 0, L_0x1508740;  1 drivers
v0x1502020_0 .net *"_ivl_98", 0 0, L_0x15087b0;  1 drivers
v0x1502100_0 .net "a", 0 0, v0x14fdd20_0;  alias, 1 drivers
v0x15021a0_0 .net "b", 0 0, v0x14fddc0_0;  alias, 1 drivers
v0x1502290_0 .net "c", 0 0, v0x14fde60_0;  alias, 1 drivers
v0x1502790_0 .net "d", 0 0, v0x14fdfa0_0;  alias, 1 drivers
v0x1502880_0 .net "out_pos", 0 0, L_0x150a560;  alias, 1 drivers
v0x1502940_0 .net "out_sop", 0 0, L_0x15075b0;  alias, 1 drivers
S_0x1502ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x14afad0;
 .timescale -12 -12;
E_0x14969f0 .event anyedge, v0x15038b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15038b0_0;
    %nor/r;
    %assign/vec4 v0x15038b0_0, 0;
    %wait E_0x14969f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14fd1f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe130_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x14fd1f0;
T_4 ;
    %wait E_0x14ae2b0;
    %load/vec4 v0x14fe1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe090_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14fd1f0;
T_5 ;
    %wait E_0x14ae150;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %wait E_0x14ae150;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %wait E_0x14ae150;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %wait E_0x14ae150;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %wait E_0x14ae150;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %wait E_0x14ae150;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %wait E_0x14ae150;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %wait E_0x14ae150;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %wait E_0x14ae150;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %wait E_0x14ae150;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %wait E_0x14ae150;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %wait E_0x14ae150;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %wait E_0x14ae150;
    %load/vec4 v0x14fe090_0;
    %store/vec4 v0x14fe130_0, 0, 1;
    %fork t_1, S_0x14fd520;
    %jmp t_0;
    .scope S_0x14fd520;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14fd760_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x14fd760_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x14ae150;
    %load/vec4 v0x14fd760_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14fd760_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14fd760_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x14fd1f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14ae2b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14fddc0_0, 0;
    %assign/vec4 v0x14fdd20_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x14fe090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x14fe130_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14afad0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1503450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15038b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x14afad0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1503450_0;
    %inv;
    %store/vec4 v0x1503450_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14afad0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14fdf00_0, v0x1503a20_0, v0x1503270_0, v0x1503310_0, v0x15033b0_0, v0x15034f0_0, v0x1503770_0, v0x15036d0_0, v0x1503630_0, v0x1503590_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14afad0;
T_9 ;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1503810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x14afad0;
T_10 ;
    %wait E_0x14ae2b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1503810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1503810_0, 4, 32;
    %load/vec4 v0x1503950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1503810_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1503810_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1503810_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1503770_0;
    %load/vec4 v0x1503770_0;
    %load/vec4 v0x15036d0_0;
    %xor;
    %load/vec4 v0x1503770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1503810_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1503810_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1503630_0;
    %load/vec4 v0x1503630_0;
    %load/vec4 v0x1503590_0;
    %xor;
    %load/vec4 v0x1503630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1503810_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1503810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1503810_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter4/response4/top_module.sv";
