Added Component: Designator=P1(HDR1X18)
Add component. Clean all parameters for all variants
Add component (AddParameter): Name = "LatestRevisionDate"; Value = "17-Jul-2002"; VariantName = "[No Variations]"
Add component (AddParameter): Name = "LatestRevisionNote"; Value = "Re-released for DXP Platform."; VariantName = "[No Variations]"
Add component (AddParameter): Name = "Publisher"; Value = "Altium Limited"; VariantName = "[No Variations]"
Added Component: Designator=P2(HDR1X24)
Add component. Clean all parameters for all variants
Add component (AddParameter): Name = "LatestRevisionDate"; Value = "17-Jul-2002"; VariantName = "[No Variations]"
Add component (AddParameter): Name = "LatestRevisionNote"; Value = "Re-released for DXP Platform."; VariantName = "[No Variations]"
Add component (AddParameter): Name = "Publisher"; Value = "Altium Limited"; VariantName = "[No Variations]"
Added Pin To Net: NetName=comparator Pin=P1-1
Added Pin To Net: NetName=comparator Pin=P2-15
Added Net: Name=comparator
Added Pin To Net: NetName=D0 Pin=P1-14
Added Pin To Net: NetName=D0 Pin=P2-6
Added Net: Name=D0
Added Pin To Net: NetName=D1 Pin=P1-13
Added Pin To Net: NetName=D1 Pin=P2-7
Added Net: Name=D1
Added Pin To Net: NetName=D2 Pin=P1-12
Added Pin To Net: NetName=D2 Pin=P2-8
Added Net: Name=D2
Added Pin To Net: NetName=D3 Pin=P1-11
Added Pin To Net: NetName=D3 Pin=P2-9
Added Net: Name=D3
Added Pin To Net: NetName=FPGA_D4 Pin=P1-10
Added Net: Name=FPGA_D4
Added Pin To Net: NetName=FPGA_D5 Pin=P1-9
Added Net: Name=FPGA_D5
Added Pin To Net: NetName=FPGA_D6 Pin=P1-8
Added Net: Name=FPGA_D6
Added Pin To Net: NetName=FPGA_D7 Pin=P1-7
Added Net: Name=FPGA_D7
Added Pin To Net: NetName=FPGA_HS Pin=P1-4
Added Pin To Net: NetName=FPGA_HS Pin=P2-12
Added Net: Name=FPGA_HS
Added Pin To Net: NetName=FPGA_PCK Pin=P1-6
Added Pin To Net: NetName=FPGA_PCK Pin=P2-10
Added Net: Name=FPGA_PCK
Added Pin To Net: NetName=FPGA_VS Pin=P1-3
Added Pin To Net: NetName=FPGA_VS Pin=P2-13
Added Net: Name=FPGA_VS
Added Pin To Net: NetName=FPGA_XCK Pin=P1-5
Added Net: Name=FPGA_XCK
Added Pin To Net: NetName=GND Pin=P1-17
Added Pin To Net: NetName=GND Pin=P1-18
Added Pin To Net: NetName=GND Pin=P2-1
Added Pin To Net: NetName=GND Pin=P2-2
Added Net: Name=GND
Added Pin To Net: NetName=INT Pin=P2-5
Added Net: Name=INT
Added Pin To Net: NetName=MCLK Pin=P2-11
Added Net: Name=MCLK
Added Pin To Net: NetName=MIC_D0 Pin=P2-17
Added Net: Name=MIC_D0
Added Pin To Net: NetName=MIC_D1 Pin=P2-18
Added Net: Name=MIC_D1
Added Pin To Net: NetName=MIC_D2 Pin=P2-19
Added Net: Name=MIC_D2
Added Pin To Net: NetName=MIC_D3 Pin=P2-20
Added Net: Name=MIC_D3
Added Pin To Net: NetName=MIC_D4 Pin=P2-21
Added Net: Name=MIC_D4
Added Pin To Net: NetName=MIC_D5 Pin=P2-22
Added Net: Name=MIC_D5
Added Pin To Net: NetName=MIC_D6 Pin=P2-23
Added Net: Name=MIC_D6
Added Pin To Net: NetName=MIC_D7 Pin=P2-24
Added Net: Name=MIC_D7
Added Pin To Net: NetName=ref_vol Pin=P1-2
Added Pin To Net: NetName=ref_vol Pin=P2-14
Added Net: Name=ref_vol
Added Pin To Net: NetName=TRIG Pin=P2-16
Added Net: Name=TRIG
Added Pin To Net: NetName=VCC Pin=P1-15
Added Pin To Net: NetName=VCC Pin=P1-16
Added Pin To Net: NetName=VCC Pin=P2-3
Added Pin To Net: NetName=VCC Pin=P2-4
Added Net: Name=VCC
Added Class: Name=ee107_mcu_fpga_connector_board
Added Room: Name=ee107_mcu_fpga_connector_board
