$date
	Sat Oct 22 21:53:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#407586
b10100 &
b10100 %
1$
b10100 !
1"
#407587
0"
#407590
b1010 &
b1010 %
#407594
b101 &
b101 %
#407598
b10000 &
b10000 %
#407602
b1000 &
b1000 %
#407606
b100 &
b100 %
#407610
b10 &
b10 %
#407614
b1 &
1#
b1 %
#407618
b0 &
b0 %
0#
0$
#1401829
b101 !
1"
#1401830
b101 &
b101 %
1$
#1401831
0"
#1401834
b10000 &
b10000 %
#1401838
b1000 &
b1000 %
#1401842
b100 &
b100 %
#1401846
b10 &
b10 %
#1401850
b1 &
b1 %
1#
#1401854
b0 &
0#
b0 %
0$
#2461778
b11100 &
b11100 %
1$
b11100 !
1"
#2461779
0"
#2461782
b1110 &
b1110 %
#2461786
b111 &
b111 %
#2461790
b10110 &
b10110 %
#2461794
b1011 &
b1011 %
#2461798
b100010 &
b100010 %
#2461802
b10001 &
b10001 %
#2461806
b110100 &
b110100 %
#2461810
b11010 &
b11010 %
#2461814
b1101 &
b1101 %
#2461818
b101000 &
b101000 %
#2461822
b10100 &
b10100 %
#2461826
b1010 &
b1010 %
#2461830
b101 &
b101 %
#2461834
b10000 &
b10000 %
#2461838
b1000 &
b1000 %
#2461842
b100 &
b100 %
#2461846
b10 &
b10 %
#2461850
b1 &
b1 %
1#
#2461854
b0 &
0#
b0 %
0$
#4500012
