<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1624309222">
  <File Type="PA-TCL" Name="control_motor_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="control_motor_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="control_motor_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="control_motor_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="control_motor_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="control_motor_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="control_motor_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="control_motor_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="control_motor_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Fuentes/pwm_dc_motor.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Users/Augusto/Desktop/Proyecto2_FPGA/Fuentes/pwm_dc_motor.vhd"/>
        <Attr Name="ImportTime" Val="1624300811"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Fuentes/preescaler.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Users/Augusto/Desktop/Proyecto2_FPGA/Fuentes/preescaler.vhd"/>
        <Attr Name="ImportTime" Val="1624303133"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/control_motor/control_motor.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/control_motor/hdl/control_motor_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Fuentes/list_ch04_11_mod_m.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Users/Augusto/Desktop/Proyecto2_FPGA/Fuentes/list_ch04_11_mod_m.vhd"/>
        <Attr Name="ImportTime" Val="1624300811"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="control_motor_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Fuentes/zedboard_constraint.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Users/Augusto/Desktop/Proyecto2_FPGA/Fuentes/zedboard_constraint.xdc"/>
        <Attr Name="ImportTime" Val="1624308543"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="control_motor_pwm_dc_motor_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_motor_cont_preescalado_0_1"/>
</GenRun>
