##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for JOYSTICK_ADC_XY_IntClock
		4.3::Critical Path Report for PWM_Clock
		4.4::Critical Path Report for TFT_SPI_IntClock
		4.5::Critical Path Report for UART_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. JOYSTICK_ADC_XY_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.4::Critical Path Report for (TFT_SPI_IntClock:R vs. TFT_SPI_IntClock:R)
		5.5::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.6::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. JOYSTICK_ADC_XY_IntClock:R)
		5.8::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CLK_LED                           | N/A                   | Target: 0.01 MHz   | 
Clock: CLK_LED(fixed-function)           | N/A                   | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                         | Frequency: 77.43 MHz  | Target: 72.00 MHz  | 
Clock: CyILO                             | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                             | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                      | N/A                   | Target: 72.00 MHz  | 
Clock: CyPLL_OUT                         | N/A                   | Target: 72.00 MHz  | 
Clock: JOYSTICK_ADC_XY_IntClock          | Frequency: 26.37 MHz  | Target: 1.60 MHz   | 
Clock: JOYSTICK_ADC_XY_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: PWM_Clock                         | Frequency: 63.98 MHz  | Target: 8.00 MHz   | 
Clock: TFT_SPI_IntClock                  | Frequency: 65.21 MHz  | Target: 72.00 MHz  | 
Clock: UART_LOG_IntClock                 | Frequency: 49.13 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                 CyBUS_CLK                 13888.9          5686        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 JOYSTICK_ADC_XY_IntClock  13888.9          6351        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 UART_LOG_IntClock         13888.9          975         N/A              N/A         N/A              N/A         N/A              N/A         
JOYSTICK_ADC_XY_IntClock  CyBUS_CLK                 13888.9          6830        N/A              N/A         N/A              N/A         N/A              N/A         
JOYSTICK_ADC_XY_IntClock  JOYSTICK_ADC_XY_IntClock  625000           587082      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock                 PWM_Clock                 125000           109371      N/A              N/A         N/A              N/A         N/A              N/A         
TFT_SPI_IntClock          TFT_SPI_IntClock          13888.9          -1447       N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock         UART_LOG_IntClock         1.08333e+006     1062980     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase           
---------------  ------------  -------------------------  
DEBUG_TX(0)_PAD  34601         UART_LOG_IntClock:R        
RGB_B(0)_PAD     22877         PWM_Clock:R                
RGB_G(0)_PAD     23817         PWM_Clock:R                
RGB_R(0)_PAD     23959         PWM_Clock:R                
SEVEN_A(0)_PAD   23955         CyBUS_CLK:R                
SEVEN_B(0)_PAD   24444         CyBUS_CLK:R                
SEVEN_C(0)_PAD   23905         CyBUS_CLK:R                
SEVEN_D(0)_PAD   24249         CyBUS_CLK:R                
SEVEN_DP(0)_PAD  24055         CyBUS_CLK:R                
SEVEN_E(0)_PAD   24185         CyBUS_CLK:R                
SEVEN_F(0)_PAD   24773         CyBUS_CLK:R                
SEVEN_G(0)_PAD   25133         CyBUS_CLK:R                
TFT_LED(0)_PAD   20363         CLK_LED(fixed-function):R  
TFT_SCL(0)_PAD   25271         TFT_SPI_IntClock:R         
TFT_SDA(0)_PAD   25607         TFT_SPI_IntClock:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 77.43 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 975p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10419

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9444
-------------------------------------   ---- 
End-of-path arrival time (ps)           9444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                        synccell        1020   1020    975  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell8      2826   3846    975  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell8      3350   7196    975  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2248   9444    975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for JOYSTICK_ADC_XY_IntClock
******************************************************
Clock: JOYSTICK_ADC_XY_IntClock
Frequency: 26.37 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 587082p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34408
-------------------------------------   ----- 
End-of-path arrival time (ps)           34408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell93  12950  34408  587082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 63.98 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109371p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11399
-------------------------------------   ----- 
End-of-path arrival time (ps)           11399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2769   6269  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11399  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11399  109371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for TFT_SPI_IntClock
**********************************************
Clock: TFT_SPI_IntClock
Frequency: 65.21 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : -1447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   11039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12486
-------------------------------------   ----- 
End-of-path arrival time (ps)           12486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1   count7cell       1940   1940  -1447  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_3  macrocell13      4891   6831  -1447  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell13      3350  10181  -1447  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   2305  12486  -1447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 49.13 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062980p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14993
-------------------------------------   ----- 
End-of-path arrival time (ps)           14993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  1062980  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_0  macrocell7    7496   8746  1062980  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell7    3350  12096  1062980  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2897  14993  1062980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/clock                synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out         synccell       1020   1020   5686  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell111   3673   4693   5686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. JOYSTICK_ADC_XY_IntClock:R)
**************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1795/main_0
Capture Clock  : Net_1795/clock_0
Path slack     : 6351p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#45 vs. JOYSTICK_ADC_XY_IntClock:R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell111   1250   1250   6351  RISE       1
Net_1795/main_0                               macrocell110   2778   4028   6351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1795/clock_0                                           macrocell110        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 975p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10419

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9444
-------------------------------------   ---- 
End-of-path arrival time (ps)           9444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                        synccell        1020   1020    975  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell8      2826   3846    975  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell8      3350   7196    975  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2248   9444    975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (TFT_SPI_IntClock:R vs. TFT_SPI_IntClock:R)
*************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : -1447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   11039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12486
-------------------------------------   ----- 
End-of-path arrival time (ps)           12486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1   count7cell       1940   1940  -1447  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_3  macrocell13      4891   6831  -1447  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell13      3350  10181  -1447  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   2305  12486  -1447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1


5.5::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109371p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11399
-------------------------------------   ----- 
End-of-path arrival time (ps)           11399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2769   6269  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11399  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11399  109371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. CyBUS_CLK:R)
**************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1795/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6830p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1795/clock_0                                           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1795/q                                         macrocell110   1250   1250   6830  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell111   2299   3549   6830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1


5.7::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. JOYSTICK_ADC_XY_IntClock:R)
*****************************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 587082p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34408
-------------------------------------   ----- 
End-of-path arrival time (ps)           34408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell93  12950  34408  587082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1


5.8::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062980p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14993
-------------------------------------   ----- 
End-of-path arrival time (ps)           14993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  1062980  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_0  macrocell7    7496   8746  1062980  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell7    3350  12096  1062980  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2897  14993  1062980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : -1447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   11039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12486
-------------------------------------   ----- 
End-of-path arrival time (ps)           12486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1   count7cell       1940   1940  -1447  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_3  macrocell13      4891   6831  -1447  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell13      3350  10181  -1447  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   2305  12486  -1447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFT_SPI:BSPIM:RxStsReg\/clock
Path slack     : -1414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14802
-------------------------------------   ----- 
End-of-path arrival time (ps)           14802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell10   3580   3580  -1414  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/main_5          macrocell16      5567   9147  -1414  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/q               macrocell16      3350  12497  -1414  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/status_6           statusicell4     2306  14802  -1414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/clock                             statusicell4        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \TFT_SPI:BSPIM:TxStsReg\/clock
Path slack     : 898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12490
-------------------------------------   ----- 
End-of-path arrival time (ps)           12490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1   count7cell     1940   1940  -1447  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_3  macrocell13    4891   6831  -1447  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell13    3350  10181  -1447  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/status_3    statusicell3   2310  12490    898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/clock                             statusicell3        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 975p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10419

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9444
-------------------------------------   ---- 
End-of-path arrival time (ps)           9444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                        synccell        1020   1020    975  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell8      2826   3846    975  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell8      3350   7196    975  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2248   9444    975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_0\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 2415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7964
-------------------------------------   ---- 
End-of-path arrival time (ps)           7964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   2415  RISE       1
\TFT_SPI:BSPIM:state_0\/main_3              macrocell116     4384   7964   2415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \TFT_SPI:BSPIM:TxStsReg\/clock
Path slack     : 2474p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10914
-------------------------------------   ----- 
End-of-path arrival time (ps)           10914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q           macrocell115   1250   1250   2474  RISE       1
\TFT_SPI:BSPIM:tx_status_0\/main_1  macrocell14    4014   5264   2474  RISE       1
\TFT_SPI:BSPIM:tx_status_0\/q       macrocell14    3350   8614   2474  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/status_0   statusicell3   2300  10914   2474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/clock                             statusicell3        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : wTFT_SDA/main_4
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 2707p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7672
-------------------------------------   ---- 
End-of-path arrival time (ps)           7672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                           model name      delay     AT  slack  edge  Fanout
---------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb  datapathcell10   5360   5360   2707  RISE       1
wTFT_SDA/main_4                    macrocell113     2312   7672   2707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2715p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q            macrocell114     1250   1250   2582  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell10   3914   5164   2715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q            macrocell116     1250   1250   2483  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell10   3889   5139   2740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2886p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q            macrocell115     1250   1250   2474  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell10   3743   4993   2886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_2\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 2927p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7452
-------------------------------------   ---- 
End-of-path arrival time (ps)           7452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   2415  RISE       1
\TFT_SPI:BSPIM:state_2\/main_8              macrocell114     3872   7452   2927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_1\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 2927p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7452
-------------------------------------   ---- 
End-of-path arrival time (ps)           7452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   2415  RISE       1
\TFT_SPI:BSPIM:state_1\/main_8              macrocell115     3872   7452   2927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : Net_1804/main_0
Capture Clock  : Net_1804/clock_0
Path slack     : 3355p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7024
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell114   1250   1250   2582  RISE       1
Net_1804/main_0            macrocell117   5774   7024   3355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1804/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : wTFT_SCL/main_0
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 3355p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7024
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell114   1250   1250   2582  RISE       1
wTFT_SCL/main_0            macrocell121   5774   7024   3355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : wTFT_SDA/main_8
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 3548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  -1447  RISE       1
wTFT_SDA/main_8                     macrocell113   4891   6831   3548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : Net_1804/main_1
Capture Clock  : Net_1804/clock_0
Path slack     : 3554p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell115   1250   1250   2474  RISE       1
Net_1804/main_1            macrocell117   5575   6825   3554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1804/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : wTFT_SCL/main_1
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 3554p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell115   1250   1250   2474  RISE       1
wTFT_SCL/main_1            macrocell121   5575   6825   3554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 3599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell114   1250   1250   2582  RISE       1
\TFT_SPI:BSPIM:state_0\/main_0  macrocell116   5530   6780   3599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_0
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 3599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q         macrocell114   1250   1250   2582  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_0  macrocell118   5530   6780   3599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:cnt_enable\/q
Path End       : \TFT_SPI:BSPIM:BitCounter\/enable
Capture Clock  : \TFT_SPI:BSPIM:BitCounter\/clock
Path slack     : 3796p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    9829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6033
-------------------------------------   ---- 
End-of-path arrival time (ps)           6033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:cnt_enable\/q       macrocell120   1250   1250   3796  RISE       1
\TFT_SPI:BSPIM:BitCounter\/enable  count7cell     4783   6033   3796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 3804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell115   1250   1250   2474  RISE       1
\TFT_SPI:BSPIM:state_0\/main_1  macrocell116   5325   6575   3804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_1
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 3804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q         macrocell115   1250   1250   2474  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_1  macrocell118   5325   6575   3804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell116   1250   1250   2483  RISE       1
\TFT_SPI:BSPIM:state_2\/main_2  macrocell114   4927   6177   4202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell116   1250   1250   2483  RISE       1
\TFT_SPI:BSPIM:state_1\/main_2  macrocell115   4927   6177   4202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q        macrocell116   1250   1250   2483  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_2  macrocell119   4927   6177   4202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_2\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4218p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  -1447  RISE       1
\TFT_SPI:BSPIM:state_2\/main_6      macrocell114   4221   6161   4218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_1\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4218p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  -1447  RISE       1
\TFT_SPI:BSPIM:state_1\/main_6      macrocell115   4221   6161   4218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_6
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4218p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  -1447  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_6     macrocell119   4221   6161   4218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:load_cond\/main_6
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 4269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  -1447  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_6    macrocell118   4170   6110   4269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 4272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q          macrocell114   1250   1250   2582  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_0  macrocell120   4857   6107   4272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 4470p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q          macrocell115   1250   1250   2474  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_1  macrocell120   4659   5909   4470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : Net_1804/main_2
Capture Clock  : Net_1804/clock_0
Path slack     : 4509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell116   1250   1250   2483  RISE       1
Net_1804/main_2            macrocell117   4620   5870   4509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1804/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : wTFT_SCL/main_2
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 4509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell116   1250   1250   2483  RISE       1
wTFT_SCL/main_2            macrocell121   4620   5870   4509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_2\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    813  RISE       1
\TFT_SPI:BSPIM:state_2\/main_7      macrocell114   3552   5492   4887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_1\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    813  RISE       1
\TFT_SPI:BSPIM:state_1\/main_7      macrocell115   3552   5492   4887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_7
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    813  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_7     macrocell119   3552   5492   4887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:load_cond\/main_5
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 4926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5453
-------------------------------------   ---- 
End-of-path arrival time (ps)           5453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    804  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_5    macrocell118   3513   5453   4926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_2\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 5018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    804  RISE       1
\TFT_SPI:BSPIM:state_2\/main_5      macrocell114   3421   5361   5018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_1\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 5018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    804  RISE       1
\TFT_SPI:BSPIM:state_1\/main_5      macrocell115   3421   5361   5018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_5
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    804  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_5     macrocell119   3421   5361   5018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_2\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 5033p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    822  RISE       1
\TFT_SPI:BSPIM:state_2\/main_4      macrocell114   3406   5346   5033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_1\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 5033p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    822  RISE       1
\TFT_SPI:BSPIM:state_1\/main_4      macrocell115   3406   5346   5033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_4
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5033p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    822  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_4     macrocell119   3406   5346   5033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:load_cond\/main_7
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5058p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    813  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_7    macrocell118   3380   5320   5058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:load_cond\/main_4
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    822  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_4    macrocell118   3368   5308   5071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : wTFT_SDA/main_2
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5115p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell115   1250   1250   2474  RISE       1
wTFT_SDA/main_2            macrocell113   4014   5264   5115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : wTFT_SDA/main_3
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5123p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell116   1250   1250   2483  RISE       1
wTFT_SDA/main_3            macrocell113   4006   5256   5123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_2\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 5207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940   1130  RISE       1
\TFT_SPI:BSPIM:state_2\/main_3      macrocell114   3232   5172   5207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_1\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 5207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940   1130  RISE       1
\TFT_SPI:BSPIM:state_1\/main_3      macrocell115   3232   5172   5207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940   1130  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_3     macrocell119   3232   5172   5207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : wTFT_SDA/main_1
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell114   1250   1250   2582  RISE       1
wTFT_SDA/main_1            macrocell113   3907   5157   5222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:load_cond\/main_3
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5248p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940   1130  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_3    macrocell118   3190   5130   5248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : wTFT_SDA/q
Path End       : wTFT_SDA/main_0
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5343p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
wTFT_SDA/q       macrocell113   1250   1250   5343  RISE       1
wTFT_SDA/main_0  macrocell113   3786   5036   5343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 5663p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                synccell      1020   1020    975  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell27   3696   4716   5663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 5663p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out             synccell      1020   1020    975  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell33   3696   4716   5663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/clock                synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out         synccell       1020   1020   5686  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell111   3673   4693   5686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : wTFT_SDA/main_7
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5800p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4579
-------------------------------------   ---- 
End-of-path arrival time (ps)           4579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    804  RISE       1
wTFT_SDA/main_7                     macrocell113   2639   4579   5800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : wTFT_SDA/main_9
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5808p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    813  RISE       1
wTFT_SDA/main_9                     macrocell113   2631   4571   5808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : wTFT_SDA/main_6
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5818p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    822  RISE       1
wTFT_SDA/main_6                     macrocell113   2621   4561   5818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : wTFT_SDA/main_10
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5914p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q  macrocell119   1250   1250   5914  RISE       1
wTFT_SDA/main_10            macrocell113   3215   4465   5914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:cnt_enable\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 5931p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:cnt_enable\/q       macrocell120   1250   1250   3796  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_3  macrocell120   3198   4448   5931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 6009p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell116   1250   1250   2483  RISE       1
\TFT_SPI:BSPIM:state_0\/main_2  macrocell116   3120   4370   6009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_2
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 6009p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q         macrocell116   1250   1250   2483  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_2  macrocell118   3120   4370   6009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 6036p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q          macrocell116   1250   1250   2483  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_2  macrocell120   3093   4343   6036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : wTFT_SDA/main_5
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 6125p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940   1130  RISE       1
wTFT_SDA/main_5                     macrocell113   2314   4254   6125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1795/main_0
Capture Clock  : Net_1795/clock_0
Path slack     : 6351p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#45 vs. JOYSTICK_ADC_XY_IntClock:R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell111   1250   1250   6351  RISE       1
Net_1795/main_0                               macrocell110   2778   4028   6351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1795/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 6351p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#45 vs. JOYSTICK_ADC_XY_IntClock:R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell111   1250   1250   6351  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/main_0     macrocell112   2778   4028   6351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell111   1250   1250   6361  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell111   2768   4018   6361  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 6503p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                 synccell      1020   1020    975  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell24   2856   3876   6503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 6503p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                 synccell      1020   1020    975  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell32   2856   3876   6503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 6508p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                 synccell      1020   1020    975  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell30   2851   3871   6508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 6532p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                 synccell      1020   1020    975  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell31   2826   3846   6532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell115   1250   1250   2474  RISE       1
\TFT_SPI:BSPIM:state_2\/main_1  macrocell114   2309   3559   6820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell115   1250   1250   2474  RISE       1
\TFT_SPI:BSPIM:state_1\/main_1  macrocell115   2309   3559   6820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 6820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q        macrocell115   1250   1250   2474  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_1  macrocell119   2309   3559   6820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6822p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell114   1250   1250   2582  RISE       1
\TFT_SPI:BSPIM:state_2\/main_0  macrocell114   2307   3557   6822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6822p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell114   1250   1250   2582  RISE       1
\TFT_SPI:BSPIM:state_1\/main_0  macrocell115   2307   3557   6822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 6822p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q        macrocell114   1250   1250   2582  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_0  macrocell119   2307   3557   6822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6830p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell119   1250   1250   5914  RISE       1
\TFT_SPI:BSPIM:state_2\/main_9  macrocell114   2299   3549   6830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6830p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell119   1250   1250   5914  RISE       1
\TFT_SPI:BSPIM:state_1\/main_9  macrocell115   2299   3549   6830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_8
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 6830p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q       macrocell119   1250   1250   5914  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_8  macrocell119   2299   3549   6830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1795/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6830p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1795/clock_0                                           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1795/q                                         macrocell110   1250   1250   6830  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell111   2299   3549   6830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1804/q
Path End       : Net_1804/main_3
Capture Clock  : Net_1804/clock_0
Path slack     : 6834p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1804/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_1804/q       macrocell117   1250   1250   6834  RISE       1
Net_1804/main_3  macrocell117   2295   3545   6834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1804/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:load_cond\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_8
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 6836p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:load_cond\/q       macrocell118   1250   1250   6836  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_8  macrocell118   2293   3543   6836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : wTFT_SCL/q
Path End       : wTFT_SCL/main_3
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 6839p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
wTFT_SCL/q       macrocell121   1250   1250   6839  RISE       1
wTFT_SCL/main_3  macrocell121   2290   3540   6839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109371p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11399
-------------------------------------   ----- 
End-of-path arrival time (ps)           11399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2769   6269  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11399  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11399  109371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109371p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11399
-------------------------------------   ----- 
End-of-path arrival time (ps)           11399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  109371  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  109371  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  109371  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2769   6269  109371  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11399  109371  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11399  109371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell7       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109540p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  109540  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  109540  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  109540  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2600   6100  109540  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11230  109540  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11230  109540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112665p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2775   6275  112665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112671p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  109371  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2769   6269  112671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112671p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  109371  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  109371  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  109371  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2769   6269  112671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112677p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  109371  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  109371  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  109371  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2763   6263  112677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell7       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112839p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6101
-------------------------------------   ---- 
End-of-path arrival time (ps)           6101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  109540  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  109540  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  109540  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2601   6101  112839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112840p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  109540  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  109540  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  109540  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2600   6100  112840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 113213p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q         macrocell36     1250   1250  110479  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   4477   5727  113213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell7       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 113296p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  110540  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   4394   5644  113296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 113779p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q         macrocell36     1250   1250  110479  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   3911   5161  113779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 113840p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  110540  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   3850   5100  113840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_red:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_red:PWMUDB:runmode_enable\/clock_0
Path slack     : 114021p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/clock                 controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  114021  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/main_0      macrocell34    6259   7469  114021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell34         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 114624p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  111430  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   3066   4316  114624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 114730p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  111430  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   2960   4210  114730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_403/main_1
Capture Clock  : Net_403/clock_0
Path slack     : 114858p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  114858  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  114858  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  114858  RISE       1
Net_403/main_1                               macrocell35     2882   6632  114858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_403/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_481/main_1
Capture Clock  : Net_481/clock_0
Path slack     : 115423p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  115423  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  115423  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  115423  RISE       1
Net_481/main_1                                 macrocell37     2317   6067  115423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_429/main_1
Capture Clock  : Net_429/clock_0
Path slack     : 115438p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  115438  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  115438  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  115438  RISE       1
Net_429/main_1                                macrocell39     2302   6052  115438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_429/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : Net_403/main_0
Capture Clock  : Net_403/clock_0
Path slack     : 115901p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q  macrocell34   1250   1250  110540  RISE       1
Net_403/main_0                         macrocell35   4339   5589  115901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_403/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : Net_481/main_0
Capture Clock  : Net_481/clock_0
Path slack     : 116770p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q  macrocell36   1250   1250  110479  RISE       1
Net_481/main_0                           macrocell37   3470   4720  116770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : Net_429/main_0
Capture Clock  : Net_429/clock_0
Path slack     : 117182p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q  macrocell38   1250   1250  111430  RISE       1
Net_429/main_0                          macrocell39   3058   4308  117182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_429/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_blue:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0
Path slack     : 117954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  117954  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/main_0      macrocell38    2326   3536  117954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_green:PWMUDB:runmode_enable\/clock_0
Path slack     : 117966p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  117966  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/main_0      macrocell36    2314   3524  117966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell36         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 587082p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34408
-------------------------------------   ----- 
End-of-path arrival time (ps)           34408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell93  12950  34408  587082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 587087p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34403
-------------------------------------   ----- 
End-of-path arrival time (ps)           34403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell68  12946  34403  587087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 587633p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33857
-------------------------------------   ----- 
End-of-path arrival time (ps)           33857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell56  12400  33857  587633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 587633p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33857
-------------------------------------   ----- 
End-of-path arrival time (ps)           33857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell77  12400  33857  587633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 587633p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33857
-------------------------------------   ----- 
End-of-path arrival time (ps)           33857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell104  12400  33857  587633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 588312p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33178
-------------------------------------   ----- 
End-of-path arrival time (ps)           33178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell66  11720  33178  588312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 588312p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33178
-------------------------------------   ----- 
End-of-path arrival time (ps)           33178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell92  11720  33178  588312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 588384p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33106
-------------------------------------   ----- 
End-of-path arrival time (ps)           33106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell58  11648  33106  588384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 588384p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33106
-------------------------------------   ----- 
End-of-path arrival time (ps)           33106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell65  11648  33106  588384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 588690p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32800
-------------------------------------   ----- 
End-of-path arrival time (ps)           32800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell60  11342  32800  588690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 588690p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32800
-------------------------------------   ----- 
End-of-path arrival time (ps)           32800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell108  11342  32800  588690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 588869p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32621
-------------------------------------   ----- 
End-of-path arrival time (ps)           32621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell64  11163  32621  588869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 588869p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32621
-------------------------------------   ----- 
End-of-path arrival time (ps)           32621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell71  11163  32621  588869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 588869p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32621
-------------------------------------   ----- 
End-of-path arrival time (ps)           32621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell95  11163  32621  588869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 589247p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32243
-------------------------------------   ----- 
End-of-path arrival time (ps)           32243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell62  10785  32243  589247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 589247p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32243
-------------------------------------   ----- 
End-of-path arrival time (ps)           32243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell76  10785  32243  589247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 589247p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32243
-------------------------------------   ----- 
End-of-path arrival time (ps)           32243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell89  10785  32243  589247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 589671p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31819
-------------------------------------   ----- 
End-of-path arrival time (ps)           31819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell82  10361  31819  589671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 589671p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31819
-------------------------------------   ----- 
End-of-path arrival time (ps)           31819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell96  10361  31819  589671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 590423p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31067
-------------------------------------   ----- 
End-of-path arrival time (ps)           31067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell94   9610  31067  590423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 590423p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31067
-------------------------------------   ----- 
End-of-path arrival time (ps)           31067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell103   9610  31067  590423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 590423p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31067
-------------------------------------   ----- 
End-of-path arrival time (ps)           31067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell106   9610  31067  590423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 590435p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31055
-------------------------------------   ----- 
End-of-path arrival time (ps)           31055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell80   9597  31055  590435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 590435p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31055
-------------------------------------   ----- 
End-of-path arrival time (ps)           31055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell98   9597  31055  590435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 590544p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30946
-------------------------------------   ----- 
End-of-path arrival time (ps)           30946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell61   9488  30946  590544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 590544p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30946
-------------------------------------   ----- 
End-of-path arrival time (ps)           30946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell99   9488  30946  590544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 590544p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30946
-------------------------------------   ----- 
End-of-path arrival time (ps)           30946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell109   9488  30946  590544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 591114p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30376
-------------------------------------   ----- 
End-of-path arrival time (ps)           30376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell88   8918  30376  591114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 591114p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30376
-------------------------------------   ----- 
End-of-path arrival time (ps)           30376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell105   8918  30376  591114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 591271p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30219
-------------------------------------   ----- 
End-of-path arrival time (ps)           30219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell83   8761  30219  591271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 591271p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30219
-------------------------------------   ----- 
End-of-path arrival time (ps)           30219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell107   8761  30219  591271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 591293p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30197
-------------------------------------   ----- 
End-of-path arrival time (ps)           30197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell49   8739  30197  591293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 591293p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30197
-------------------------------------   ----- 
End-of-path arrival time (ps)           30197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell84   8739  30197  591293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 591293p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30197
-------------------------------------   ----- 
End-of-path arrival time (ps)           30197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell100   8739  30197  591293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 591293p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30197
-------------------------------------   ----- 
End-of-path arrival time (ps)           30197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell101   8739  30197  591293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 591558p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29932
-------------------------------------   ----- 
End-of-path arrival time (ps)           29932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell55   8474  29932  591558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 591558p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29932
-------------------------------------   ----- 
End-of-path arrival time (ps)           29932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell72   8474  29932  591558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 591558p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29932
-------------------------------------   ----- 
End-of-path arrival time (ps)           29932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell102   8474  29932  591558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 593029p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28461
-------------------------------------   ----- 
End-of-path arrival time (ps)           28461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell50   7003  28461  593029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 593029p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28461
-------------------------------------   ----- 
End-of-path arrival time (ps)           28461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell54   7003  28461  593029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 593043p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28447
-------------------------------------   ----- 
End-of-path arrival time (ps)           28447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell46   6989  28447  593043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 593043p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28447
-------------------------------------   ----- 
End-of-path arrival time (ps)           28447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell48   6989  28447  593043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 593043p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28447
-------------------------------------   ----- 
End-of-path arrival time (ps)           28447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell90   6989  28447  593043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 593220p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28270
-------------------------------------   ----- 
End-of-path arrival time (ps)           28270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell63   6812  28270  593220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 593220p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28270
-------------------------------------   ----- 
End-of-path arrival time (ps)           28270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell87   6812  28270  593220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 593224p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28266
-------------------------------------   ----- 
End-of-path arrival time (ps)           28266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell53   6808  28266  593224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 593224p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28266
-------------------------------------   ----- 
End-of-path arrival time (ps)           28266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell97   6808  28266  593224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 593348p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28142
-------------------------------------   ----- 
End-of-path arrival time (ps)           28142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell67   6684  28142  593348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 593787p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27703
-------------------------------------   ----- 
End-of-path arrival time (ps)           27703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell52   6246  27703  593787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 593787p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27703
-------------------------------------   ----- 
End-of-path arrival time (ps)           27703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell75   6246  27703  593787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 593926p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27564
-------------------------------------   ----- 
End-of-path arrival time (ps)           27564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell78   6106  27564  593926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 593926p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27564
-------------------------------------   ----- 
End-of-path arrival time (ps)           27564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell81   6106  27564  593926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 593926p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27564
-------------------------------------   ----- 
End-of-path arrival time (ps)           27564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell86   6106  27564  593926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 594216p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27274
-------------------------------------   ----- 
End-of-path arrival time (ps)           27274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell79   5817  27274  594216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 594219p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27271
-------------------------------------   ----- 
End-of-path arrival time (ps)           27271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell73   5813  27271  594219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 594219p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27271
-------------------------------------   ----- 
End-of-path arrival time (ps)           27271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell74   5813  27271  594219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 594219p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27271
-------------------------------------   ----- 
End-of-path arrival time (ps)           27271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell91   5813  27271  594219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 594328p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27162
-------------------------------------   ----- 
End-of-path arrival time (ps)           27162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell51   5705  27162  594328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 594328p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27162
-------------------------------------   ----- 
End-of-path arrival time (ps)           27162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell57   5705  27162  594328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 594328p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27162
-------------------------------------   ----- 
End-of-path arrival time (ps)           27162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell59   5705  27162  594328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 595948p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25542
-------------------------------------   ----- 
End-of-path arrival time (ps)           25542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell47   4084  25542  595948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 595948p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25542
-------------------------------------   ----- 
End-of-path arrival time (ps)           25542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell69   4084  25542  595948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 595948p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25542
-------------------------------------   ----- 
End-of-path arrival time (ps)           25542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell70   4084  25542  595948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 595948p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25542
-------------------------------------   ----- 
End-of-path arrival time (ps)           25542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q              macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11201  12451  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15801  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2306  18108  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  21458  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell85   4084  25542  595948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 603501p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17989
-------------------------------------   ----- 
End-of-path arrival time (ps)           17989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell62  16739  17989  603501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 603501p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17989
-------------------------------------   ----- 
End-of-path arrival time (ps)           17989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell76  16739  17989  603501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 603501p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17989
-------------------------------------   ----- 
End-of-path arrival time (ps)           17989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell89  16739  17989  603501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 603502p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17988
-------------------------------------   ----- 
End-of-path arrival time (ps)           17988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell82  16738  17988  603502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 603502p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17988
-------------------------------------   ----- 
End-of-path arrival time (ps)           17988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell96  16738  17988  603502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 603529p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17961
-------------------------------------   ----- 
End-of-path arrival time (ps)           17961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell60  16711  17961  603529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 603529p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17961
-------------------------------------   ----- 
End-of-path arrival time (ps)           17961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell108  16711  17961  603529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 604865p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16625
-------------------------------------   ----- 
End-of-path arrival time (ps)           16625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell73  15375  16625  604865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 604865p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16625
-------------------------------------   ----- 
End-of-path arrival time (ps)           16625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell74  15375  16625  604865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 604865p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16625
-------------------------------------   ----- 
End-of-path arrival time (ps)           16625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell91  15375  16625  604865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 604874p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16616
-------------------------------------   ----- 
End-of-path arrival time (ps)           16616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell53  15366  16616  604874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 604874p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16616
-------------------------------------   ----- 
End-of-path arrival time (ps)           16616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell97  15366  16616  604874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 604952p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16538
-------------------------------------   ----- 
End-of-path arrival time (ps)           16538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell61  15288  16538  604952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 604952p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16538
-------------------------------------   ----- 
End-of-path arrival time (ps)           16538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell99  15288  16538  604952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 604952p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16538
-------------------------------------   ----- 
End-of-path arrival time (ps)           16538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell109  15288  16538  604952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 604956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16534
-------------------------------------   ----- 
End-of-path arrival time (ps)           16534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell55  15284  16534  604956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 604956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16534
-------------------------------------   ----- 
End-of-path arrival time (ps)           16534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell72  15284  16534  604956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 604956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16534
-------------------------------------   ----- 
End-of-path arrival time (ps)           16534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell102  15284  16534  604956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 604985p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16505
-------------------------------------   ----- 
End-of-path arrival time (ps)           16505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell88  15255  16505  604985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 604985p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16505
-------------------------------------   ----- 
End-of-path arrival time (ps)           16505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell105  15255  16505  604985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 605173p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16317
-------------------------------------   ----- 
End-of-path arrival time (ps)           16317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell83  15067  16317  605173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 605173p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16317
-------------------------------------   ----- 
End-of-path arrival time (ps)           16317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell107  15067  16317  605173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 605478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16012
-------------------------------------   ----- 
End-of-path arrival time (ps)           16012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell49  14762  16012  605478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 605478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16012
-------------------------------------   ----- 
End-of-path arrival time (ps)           16012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell84  14762  16012  605478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 605478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16012
-------------------------------------   ----- 
End-of-path arrival time (ps)           16012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell100  14762  16012  605478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 605478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16012
-------------------------------------   ----- 
End-of-path arrival time (ps)           16012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell101  14762  16012  605478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 605562p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15928
-------------------------------------   ----- 
End-of-path arrival time (ps)           15928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell52  14678  15928  605562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 605562p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15928
-------------------------------------   ----- 
End-of-path arrival time (ps)           15928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell75  14678  15928  605562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 605634p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15856
-------------------------------------   ----- 
End-of-path arrival time (ps)           15856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell82  14606  15856  605634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 605634p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15856
-------------------------------------   ----- 
End-of-path arrival time (ps)           15856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell96  14606  15856  605634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 605634p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15856
-------------------------------------   ----- 
End-of-path arrival time (ps)           15856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell62  14606  15856  605634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 605634p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15856
-------------------------------------   ----- 
End-of-path arrival time (ps)           15856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell76  14606  15856  605634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 605634p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15856
-------------------------------------   ----- 
End-of-path arrival time (ps)           15856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell89  14606  15856  605634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 605647p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15843
-------------------------------------   ----- 
End-of-path arrival time (ps)           15843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell60  14593  15843  605647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 605647p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15843
-------------------------------------   ----- 
End-of-path arrival time (ps)           15843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell108  14593  15843  605647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 606168p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15322
-------------------------------------   ----- 
End-of-path arrival time (ps)           15322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell79  14072  15322  606168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606171p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15319
-------------------------------------   ----- 
End-of-path arrival time (ps)           15319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell58  14069  15319  606171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 606171p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15319
-------------------------------------   ----- 
End-of-path arrival time (ps)           15319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell65  14069  15319  606171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606189p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15301
-------------------------------------   ----- 
End-of-path arrival time (ps)           15301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell64  14051  15301  606189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 606189p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15301
-------------------------------------   ----- 
End-of-path arrival time (ps)           15301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell71  14051  15301  606189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 606189p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15301
-------------------------------------   ----- 
End-of-path arrival time (ps)           15301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell95  14051  15301  606189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 606203p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15287
-------------------------------------   ----- 
End-of-path arrival time (ps)           15287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell80  14037  15287  606203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 606203p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15287
-------------------------------------   ----- 
End-of-path arrival time (ps)           15287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell98  14037  15287  606203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 606223p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15267
-------------------------------------   ----- 
End-of-path arrival time (ps)           15267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell94  14017  15267  606223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 606223p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15267
-------------------------------------   ----- 
End-of-path arrival time (ps)           15267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell103  14017  15267  606223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 606223p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15267
-------------------------------------   ----- 
End-of-path arrival time (ps)           15267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell106  14017  15267  606223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606434p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15056
-------------------------------------   ----- 
End-of-path arrival time (ps)           15056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell68  13806  15056  606434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 606696p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14794
-------------------------------------   ----- 
End-of-path arrival time (ps)           14794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell93  13544  14794  606696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606742p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14748
-------------------------------------   ----- 
End-of-path arrival time (ps)           14748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell66  13498  14748  606742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 606742p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14748
-------------------------------------   ----- 
End-of-path arrival time (ps)           14748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell92  13498  14748  606742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 606813p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14677
-------------------------------------   ----- 
End-of-path arrival time (ps)           14677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell49  13427  14677  606813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 606813p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14677
-------------------------------------   ----- 
End-of-path arrival time (ps)           14677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell84  13427  14677  606813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 606813p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14677
-------------------------------------   ----- 
End-of-path arrival time (ps)           14677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell100  13427  14677  606813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606813p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14677
-------------------------------------   ----- 
End-of-path arrival time (ps)           14677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell101  13427  14677  606813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 606819p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14671
-------------------------------------   ----- 
End-of-path arrival time (ps)           14671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell83  13421  14671  606819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606819p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14671
-------------------------------------   ----- 
End-of-path arrival time (ps)           14671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell107  13421  14671  606819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606873p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14617
-------------------------------------   ----- 
End-of-path arrival time (ps)           14617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell66  13367  14617  606873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 606873p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14617
-------------------------------------   ----- 
End-of-path arrival time (ps)           14617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell92  13367  14617  606873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606909p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14581
-------------------------------------   ----- 
End-of-path arrival time (ps)           14581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell46  13331  14581  606909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 606909p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14581
-------------------------------------   ----- 
End-of-path arrival time (ps)           14581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell48  13331  14581  606909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 606909p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14581
-------------------------------------   ----- 
End-of-path arrival time (ps)           14581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell90  13331  14581  606909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 606960p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14530
-------------------------------------   ----- 
End-of-path arrival time (ps)           14530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell93  13280  14530  606960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607115p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14375
-------------------------------------   ----- 
End-of-path arrival time (ps)           14375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell56  13125  14375  607115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607115p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14375
-------------------------------------   ----- 
End-of-path arrival time (ps)           14375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell77  13125  14375  607115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607115p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14375
-------------------------------------   ----- 
End-of-path arrival time (ps)           14375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell104  13125  14375  607115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607117p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14373
-------------------------------------   ----- 
End-of-path arrival time (ps)           14373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell68  13123  14373  607117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607228p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14262
-------------------------------------   ----- 
End-of-path arrival time (ps)           14262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell82  13012  14262  607228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607228p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14262
-------------------------------------   ----- 
End-of-path arrival time (ps)           14262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell96  13012  14262  607228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607231p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14259
-------------------------------------   ----- 
End-of-path arrival time (ps)           14259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell62  13009  14259  607231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607231p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14259
-------------------------------------   ----- 
End-of-path arrival time (ps)           14259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell76  13009  14259  607231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607231p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14259
-------------------------------------   ----- 
End-of-path arrival time (ps)           14259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell89  13009  14259  607231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607280p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14210
-------------------------------------   ----- 
End-of-path arrival time (ps)           14210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell56  12960  14210  607280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607280p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14210
-------------------------------------   ----- 
End-of-path arrival time (ps)           14210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell77  12960  14210  607280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607280p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14210
-------------------------------------   ----- 
End-of-path arrival time (ps)           14210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell104  12960  14210  607280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607300p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14190
-------------------------------------   ----- 
End-of-path arrival time (ps)           14190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell58  12940  14190  607300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 607300p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14190
-------------------------------------   ----- 
End-of-path arrival time (ps)           14190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell65  12940  14190  607300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607359p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14131
-------------------------------------   ----- 
End-of-path arrival time (ps)           14131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell58  12881  14131  607359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 607359p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14131
-------------------------------------   ----- 
End-of-path arrival time (ps)           14131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell65  12881  14131  607359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607374p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14116
-------------------------------------   ----- 
End-of-path arrival time (ps)           14116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell56  12866  14116  607374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607374p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14116
-------------------------------------   ----- 
End-of-path arrival time (ps)           14116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell77  12866  14116  607374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607374p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14116
-------------------------------------   ----- 
End-of-path arrival time (ps)           14116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell104  12866  14116  607374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607435p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14055
-------------------------------------   ----- 
End-of-path arrival time (ps)           14055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell64  12805  14055  607435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 607435p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14055
-------------------------------------   ----- 
End-of-path arrival time (ps)           14055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell71  12805  14055  607435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 607435p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14055
-------------------------------------   ----- 
End-of-path arrival time (ps)           14055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell95  12805  14055  607435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14012
-------------------------------------   ----- 
End-of-path arrival time (ps)           14012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell50  12762  14012  607478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14012
-------------------------------------   ----- 
End-of-path arrival time (ps)           14012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell54  12762  14012  607478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607788p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13702
-------------------------------------   ----- 
End-of-path arrival time (ps)           13702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell60  12452  13702  607788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607788p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13702
-------------------------------------   ----- 
End-of-path arrival time (ps)           13702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell108  12452  13702  607788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 607897p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13593
-------------------------------------   ----- 
End-of-path arrival time (ps)           13593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell47  12343  13593  607897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 607897p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13593
-------------------------------------   ----- 
End-of-path arrival time (ps)           13593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell69  12343  13593  607897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607897p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13593
-------------------------------------   ----- 
End-of-path arrival time (ps)           13593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell70  12343  13593  607897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607897p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13593
-------------------------------------   ----- 
End-of-path arrival time (ps)           13593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell85  12343  13593  607897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607960p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13530
-------------------------------------   ----- 
End-of-path arrival time (ps)           13530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell93  12280  13530  607960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608126p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13364
-------------------------------------   ----- 
End-of-path arrival time (ps)           13364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell94  12114  13364  608126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608126p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13364
-------------------------------------   ----- 
End-of-path arrival time (ps)           13364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell103  12114  13364  608126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608126p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13364
-------------------------------------   ----- 
End-of-path arrival time (ps)           13364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell106  12114  13364  608126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608143p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13347
-------------------------------------   ----- 
End-of-path arrival time (ps)           13347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell93  12097  13347  608143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608145p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13345
-------------------------------------   ----- 
End-of-path arrival time (ps)           13345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell58  12095  13345  608145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608145p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13345
-------------------------------------   ----- 
End-of-path arrival time (ps)           13345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell65  12095  13345  608145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608160p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13330
-------------------------------------   ----- 
End-of-path arrival time (ps)           13330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell68  12080  13330  608160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608161p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13329
-------------------------------------   ----- 
End-of-path arrival time (ps)           13329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell56  12079  13329  608161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608161p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13329
-------------------------------------   ----- 
End-of-path arrival time (ps)           13329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell77  12079  13329  608161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608161p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13329
-------------------------------------   ----- 
End-of-path arrival time (ps)           13329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell104  12079  13329  608161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608513p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12977
-------------------------------------   ----- 
End-of-path arrival time (ps)           12977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell68  11727  12977  608513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608773p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12717
-------------------------------------   ----- 
End-of-path arrival time (ps)           12717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell88  11467  12717  608773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608773p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12717
-------------------------------------   ----- 
End-of-path arrival time (ps)           12717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell105  11467  12717  608773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608827p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12663
-------------------------------------   ----- 
End-of-path arrival time (ps)           12663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell80  11413  12663  608827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608827p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12663
-------------------------------------   ----- 
End-of-path arrival time (ps)           12663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell98  11413  12663  608827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608903p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12587
-------------------------------------   ----- 
End-of-path arrival time (ps)           12587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell64  11337  12587  608903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608903p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12587
-------------------------------------   ----- 
End-of-path arrival time (ps)           12587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell71  11337  12587  608903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608903p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12587
-------------------------------------   ----- 
End-of-path arrival time (ps)           12587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell95  11337  12587  608903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608918p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12572
-------------------------------------   ----- 
End-of-path arrival time (ps)           12572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell66  11322  12572  608918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608918p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12572
-------------------------------------   ----- 
End-of-path arrival time (ps)           12572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell92  11322  12572  608918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609025p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12465
-------------------------------------   ----- 
End-of-path arrival time (ps)           12465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell83  11215  12465  609025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609025p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12465
-------------------------------------   ----- 
End-of-path arrival time (ps)           12465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell107  11215  12465  609025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609103p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12387
-------------------------------------   ----- 
End-of-path arrival time (ps)           12387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell94  11137  12387  609103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609103p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12387
-------------------------------------   ----- 
End-of-path arrival time (ps)           12387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell103  11137  12387  609103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609103p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12387
-------------------------------------   ----- 
End-of-path arrival time (ps)           12387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell106  11137  12387  609103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609108p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12382
-------------------------------------   ----- 
End-of-path arrival time (ps)           12382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell80  11132  12382  609108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609108p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12382
-------------------------------------   ----- 
End-of-path arrival time (ps)           12382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell98  11132  12382  609108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609258p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12232
-------------------------------------   ----- 
End-of-path arrival time (ps)           12232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell53  10982  12232  609258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609258p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12232
-------------------------------------   ----- 
End-of-path arrival time (ps)           12232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell97  10982  12232  609258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609259p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12231
-------------------------------------   ----- 
End-of-path arrival time (ps)           12231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell52  10981  12231  609259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609259p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12231
-------------------------------------   ----- 
End-of-path arrival time (ps)           12231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell75  10981  12231  609259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609273p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12217
-------------------------------------   ----- 
End-of-path arrival time (ps)           12217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell73  10967  12217  609273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609273p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12217
-------------------------------------   ----- 
End-of-path arrival time (ps)           12217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell74  10967  12217  609273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609273p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12217
-------------------------------------   ----- 
End-of-path arrival time (ps)           12217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell91  10967  12217  609273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609280p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12210
-------------------------------------   ----- 
End-of-path arrival time (ps)           12210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell64  10960  12210  609280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609280p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12210
-------------------------------------   ----- 
End-of-path arrival time (ps)           12210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell71  10960  12210  609280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609280p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12210
-------------------------------------   ----- 
End-of-path arrival time (ps)           12210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell95  10960  12210  609280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609286p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12204
-------------------------------------   ----- 
End-of-path arrival time (ps)           12204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell49  10954  12204  609286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609286p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12204
-------------------------------------   ----- 
End-of-path arrival time (ps)           12204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell84  10954  12204  609286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609286p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12204
-------------------------------------   ----- 
End-of-path arrival time (ps)           12204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell100  10954  12204  609286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609286p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12204
-------------------------------------   ----- 
End-of-path arrival time (ps)           12204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell101  10954  12204  609286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609293p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12197
-------------------------------------   ----- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell66  10947  12197  609293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609293p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12197
-------------------------------------   ----- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell92  10947  12197  609293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609329p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell55  10911  12161  609329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609329p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell72  10911  12161  609329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 609329p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell102  10911  12161  609329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609473p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12017
-------------------------------------   ----- 
End-of-path arrival time (ps)           12017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell61  10767  12017  609473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609473p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12017
-------------------------------------   ----- 
End-of-path arrival time (ps)           12017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell99  10767  12017  609473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609473p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12017
-------------------------------------   ----- 
End-of-path arrival time (ps)           12017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell109  10767  12017  609473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 609560p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -4060
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11380
-------------------------------------   ----- 
End-of-path arrival time (ps)           11380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1      controlcell5   1210   1210  609560  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\/main_1      macrocell12    4516   5726  609560  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\/q           macrocell12    3350   9076  609560  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/enable  count7cell     2304  11380  609560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609566p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11924
-------------------------------------   ----- 
End-of-path arrival time (ps)           11924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell94  10674  11924  609566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609566p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11924
-------------------------------------   ----- 
End-of-path arrival time (ps)           11924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell103  10674  11924  609566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609566p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11924
-------------------------------------   ----- 
End-of-path arrival time (ps)           11924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell106  10674  11924  609566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609576p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11914
-------------------------------------   ----- 
End-of-path arrival time (ps)           11914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell80  10664  11914  609576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609576p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11914
-------------------------------------   ----- 
End-of-path arrival time (ps)           11914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell98  10664  11914  609576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609635p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11855
-------------------------------------   ----- 
End-of-path arrival time (ps)           11855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell64  10605  11855  609635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609635p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11855
-------------------------------------   ----- 
End-of-path arrival time (ps)           11855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell71  10605  11855  609635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609635p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11855
-------------------------------------   ----- 
End-of-path arrival time (ps)           11855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell95  10605  11855  609635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609647p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11843
-------------------------------------   ----- 
End-of-path arrival time (ps)           11843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell66  10593  11843  609647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609647p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11843
-------------------------------------   ----- 
End-of-path arrival time (ps)           11843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell92  10593  11843  609647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609935p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11555
-------------------------------------   ----- 
End-of-path arrival time (ps)           11555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell73  10305  11555  609935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609935p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11555
-------------------------------------   ----- 
End-of-path arrival time (ps)           11555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell74  10305  11555  609935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609935p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11555
-------------------------------------   ----- 
End-of-path arrival time (ps)           11555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell91  10305  11555  609935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609939p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell82  10301  11551  609939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609939p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell96  10301  11551  609939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609944p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell62  10296  11546  609944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609944p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell76  10296  11546  609944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609944p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell89  10296  11546  609944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609968p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell60  10272  11522  609968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609968p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell108  10272  11522  609968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610203p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell88  10037  11287  610203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610203p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell105  10037  11287  610203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610208p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11282
-------------------------------------   ----- 
End-of-path arrival time (ps)           11282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell55  10032  11282  610208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610208p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11282
-------------------------------------   ----- 
End-of-path arrival time (ps)           11282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell72  10032  11282  610208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610208p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11282
-------------------------------------   ----- 
End-of-path arrival time (ps)           11282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell102  10032  11282  610208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610357p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11133
-------------------------------------   ----- 
End-of-path arrival time (ps)           11133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell83   9883  11133  610357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610357p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11133
-------------------------------------   ----- 
End-of-path arrival time (ps)           11133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell107   9883  11133  610357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610396p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11094
-------------------------------------   ----- 
End-of-path arrival time (ps)           11094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell49   9844  11094  610396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610396p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11094
-------------------------------------   ----- 
End-of-path arrival time (ps)           11094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell84   9844  11094  610396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610396p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11094
-------------------------------------   ----- 
End-of-path arrival time (ps)           11094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell100   9844  11094  610396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610396p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11094
-------------------------------------   ----- 
End-of-path arrival time (ps)           11094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell101   9844  11094  610396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610486p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11004
-------------------------------------   ----- 
End-of-path arrival time (ps)           11004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell79   9754  11004  610486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610497p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10993
-------------------------------------   ----- 
End-of-path arrival time (ps)           10993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell46   9743  10993  610497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610497p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10993
-------------------------------------   ----- 
End-of-path arrival time (ps)           10993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell48   9743  10993  610497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610497p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10993
-------------------------------------   ----- 
End-of-path arrival time (ps)           10993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell90   9743  10993  610497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610519p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10971
-------------------------------------   ----- 
End-of-path arrival time (ps)           10971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell61   9721  10971  610519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610519p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10971
-------------------------------------   ----- 
End-of-path arrival time (ps)           10971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell99   9721  10971  610519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610519p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10971
-------------------------------------   ----- 
End-of-path arrival time (ps)           10971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell109   9721  10971  610519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell88   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell105   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610678p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell61   9562  10812  610678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610678p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell99   9562  10812  610678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610678p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell109   9562  10812  610678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610679p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10811
-------------------------------------   ----- 
End-of-path arrival time (ps)           10811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell55   9561  10811  610679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610679p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10811
-------------------------------------   ----- 
End-of-path arrival time (ps)           10811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell72   9561  10811  610679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610679p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10811
-------------------------------------   ----- 
End-of-path arrival time (ps)           10811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell102   9561  10811  610679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610730p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           10760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell49   9510  10760  610730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610730p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           10760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell84   9510  10760  610730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610730p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           10760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell100   9510  10760  610730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610730p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           10760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell101   9510  10760  610730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610747p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10743
-------------------------------------   ----- 
End-of-path arrival time (ps)           10743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell83   9493  10743  610747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610747p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10743
-------------------------------------   ----- 
End-of-path arrival time (ps)           10743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell107   9493  10743  610747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610882p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10608
-------------------------------------   ----- 
End-of-path arrival time (ps)           10608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell53   9358  10608  610882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610882p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10608
-------------------------------------   ----- 
End-of-path arrival time (ps)           10608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell97   9358  10608  610882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610988p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10502
-------------------------------------   ----- 
End-of-path arrival time (ps)           10502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell67   9252  10502  610988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611032p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell80   9208  10458  611032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611032p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell98   9208  10458  611032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611045p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10445
-------------------------------------   ----- 
End-of-path arrival time (ps)           10445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell94   9195  10445  611045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611045p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10445
-------------------------------------   ----- 
End-of-path arrival time (ps)           10445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell103   9195  10445  611045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611045p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10445
-------------------------------------   ----- 
End-of-path arrival time (ps)           10445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell106   9195  10445  611045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611071p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell50   9169  10419  611071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611071p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell54   9169  10419  611071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611151p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10339
-------------------------------------   ----- 
End-of-path arrival time (ps)           10339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell51   9089  10339  611151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611151p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10339
-------------------------------------   ----- 
End-of-path arrival time (ps)           10339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell57   9089  10339  611151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611151p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10339
-------------------------------------   ----- 
End-of-path arrival time (ps)           10339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell59   9089  10339  611151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611151p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10339
-------------------------------------   ----- 
End-of-path arrival time (ps)           10339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell62   9089  10339  611151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611151p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10339
-------------------------------------   ----- 
End-of-path arrival time (ps)           10339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell76   9089  10339  611151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611151p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10339
-------------------------------------   ----- 
End-of-path arrival time (ps)           10339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell89   9089  10339  611151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611183p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10307
-------------------------------------   ----- 
End-of-path arrival time (ps)           10307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell78   9057  10307  611183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611183p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10307
-------------------------------------   ----- 
End-of-path arrival time (ps)           10307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell81   9057  10307  611183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611183p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10307
-------------------------------------   ----- 
End-of-path arrival time (ps)           10307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell86   9057  10307  611183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611185p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10305
-------------------------------------   ----- 
End-of-path arrival time (ps)           10305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell83   9055  10305  611185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611185p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10305
-------------------------------------   ----- 
End-of-path arrival time (ps)           10305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell107   9055  10305  611185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10286
-------------------------------------   ----- 
End-of-path arrival time (ps)           10286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell49   9036  10286  611204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10286
-------------------------------------   ----- 
End-of-path arrival time (ps)           10286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell84   9036  10286  611204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10286
-------------------------------------   ----- 
End-of-path arrival time (ps)           10286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell100   9036  10286  611204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10286
-------------------------------------   ----- 
End-of-path arrival time (ps)           10286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell101   9036  10286  611204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611439p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10051
-------------------------------------   ----- 
End-of-path arrival time (ps)           10051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell63   8801  10051  611439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611439p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10051
-------------------------------------   ----- 
End-of-path arrival time (ps)           10051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell87   8801  10051  611439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611550p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9940
-------------------------------------   ---- 
End-of-path arrival time (ps)           9940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell78   8690   9940  611550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611550p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9940
-------------------------------------   ---- 
End-of-path arrival time (ps)           9940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell81   8690   9940  611550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611550p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9940
-------------------------------------   ---- 
End-of-path arrival time (ps)           9940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell86   8690   9940  611550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611558p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9932
-------------------------------------   ---- 
End-of-path arrival time (ps)           9932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell60   8682   9932  611558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611558p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9932
-------------------------------------   ---- 
End-of-path arrival time (ps)           9932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell108   8682   9932  611558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611571p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell82   8669   9919  611571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611571p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell96   8669   9919  611571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611702p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell63   8538   9788  611702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611702p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell87   8538   9788  611702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611735p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9755
-------------------------------------   ---- 
End-of-path arrival time (ps)           9755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell51   8505   9755  611735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611735p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9755
-------------------------------------   ---- 
End-of-path arrival time (ps)           9755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell57   8505   9755  611735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611735p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9755
-------------------------------------   ---- 
End-of-path arrival time (ps)           9755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell59   8505   9755  611735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611766p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell63   8474   9724  611766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611766p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell87   8474   9724  611766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611830p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9660
-------------------------------------   ---- 
End-of-path arrival time (ps)           9660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell60   8410   9660  611830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611830p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9660
-------------------------------------   ---- 
End-of-path arrival time (ps)           9660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell108   8410   9660  611830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611842p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9648
-------------------------------------   ---- 
End-of-path arrival time (ps)           9648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell82   8398   9648  611842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611842p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9648
-------------------------------------   ---- 
End-of-path arrival time (ps)           9648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell96   8398   9648  611842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611846p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9644
-------------------------------------   ---- 
End-of-path arrival time (ps)           9644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell62   8394   9644  611846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611846p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9644
-------------------------------------   ---- 
End-of-path arrival time (ps)           9644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell76   8394   9644  611846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611846p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9644
-------------------------------------   ---- 
End-of-path arrival time (ps)           9644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell89   8394   9644  611846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611943p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9547
-------------------------------------   ---- 
End-of-path arrival time (ps)           9547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell51   8297   9547  611943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611943p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9547
-------------------------------------   ---- 
End-of-path arrival time (ps)           9547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell57   8297   9547  611943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611943p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9547
-------------------------------------   ---- 
End-of-path arrival time (ps)           9547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell59   8297   9547  611943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611955p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9535
-------------------------------------   ---- 
End-of-path arrival time (ps)           9535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell63   8285   9535  611955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611955p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9535
-------------------------------------   ---- 
End-of-path arrival time (ps)           9535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell87   8285   9535  611955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611970p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell66   8270   9520  611970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611970p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell92   8270   9520  611970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611984p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell64   8256   9506  611984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611984p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell71   8256   9506  611984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611984p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell95   8256   9506  611984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612107p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9383
-------------------------------------   ---- 
End-of-path arrival time (ps)           9383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell68   8133   9383  612107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612111p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9379
-------------------------------------   ---- 
End-of-path arrival time (ps)           9379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell56   8129   9379  612111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612111p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9379
-------------------------------------   ---- 
End-of-path arrival time (ps)           9379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell77   8129   9379  612111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612111p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9379
-------------------------------------   ---- 
End-of-path arrival time (ps)           9379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell104   8129   9379  612111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612128p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell58   8112   9362  612128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612128p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell65   8112   9362  612128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612280p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9210
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell67   7960   9210  612280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612281p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9209
-------------------------------------   ---- 
End-of-path arrival time (ps)           9209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell51   7959   9209  612281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612281p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9209
-------------------------------------   ---- 
End-of-path arrival time (ps)           9209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell57   7959   9209  612281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612281p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9209
-------------------------------------   ---- 
End-of-path arrival time (ps)           9209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell59   7959   9209  612281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9187
-------------------------------------   ---- 
End-of-path arrival time (ps)           9187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell78   7937   9187  612303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9187
-------------------------------------   ---- 
End-of-path arrival time (ps)           9187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell81   7937   9187  612303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9187
-------------------------------------   ---- 
End-of-path arrival time (ps)           9187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell86   7937   9187  612303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612402p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell79   7838   9088  612402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612456p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell50   7784   9034  612456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612456p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell54   7784   9034  612456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612471p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell46   7769   9019  612471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612471p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell48   7769   9019  612471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612471p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell90   7769   9019  612471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612546p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8944
-------------------------------------   ---- 
End-of-path arrival time (ps)           8944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell93   7694   8944  612546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612548p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8942
-------------------------------------   ---- 
End-of-path arrival time (ps)           8942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell58   7692   8942  612548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612548p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8942
-------------------------------------   ---- 
End-of-path arrival time (ps)           8942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell65   7692   8942  612548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612565p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8925
-------------------------------------   ---- 
End-of-path arrival time (ps)           8925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell56   7675   8925  612565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612565p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8925
-------------------------------------   ---- 
End-of-path arrival time (ps)           8925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell77   7675   8925  612565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612565p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8925
-------------------------------------   ---- 
End-of-path arrival time (ps)           8925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell104   7675   8925  612565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612569p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8921
-------------------------------------   ---- 
End-of-path arrival time (ps)           8921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell68   7671   8921  612569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612618p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8872
-------------------------------------   ---- 
End-of-path arrival time (ps)           8872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell50   7622   8872  612618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612618p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8872
-------------------------------------   ---- 
End-of-path arrival time (ps)           8872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell54   7622   8872  612618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612751p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8739
-------------------------------------   ---- 
End-of-path arrival time (ps)           8739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell50   7489   8739  612751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612751p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8739
-------------------------------------   ---- 
End-of-path arrival time (ps)           8739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell54   7489   8739  612751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612922p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell93   7318   8568  612922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612924p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8566
-------------------------------------   ---- 
End-of-path arrival time (ps)           8566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell52   7316   8566  612924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612924p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8566
-------------------------------------   ---- 
End-of-path arrival time (ps)           8566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell75   7316   8566  612924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613109p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8381
-------------------------------------   ---- 
End-of-path arrival time (ps)           8381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587082  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell67   7131   8381  613109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613163p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8327
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell47   7077   8327  613163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613163p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8327
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell69   7077   8327  613163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613163p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8327
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell70   7077   8327  613163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613163p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8327
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell85   7077   8327  613163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613260p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell61   6980   8230  613260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613260p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell99   6980   8230  613260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613260p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell109   6980   8230  613260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613276p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8214
-------------------------------------   ---- 
End-of-path arrival time (ps)           8214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell55   6964   8214  613276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613276p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8214
-------------------------------------   ---- 
End-of-path arrival time (ps)           8214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell72   6964   8214  613276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613276p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8214
-------------------------------------   ---- 
End-of-path arrival time (ps)           8214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell102   6964   8214  613276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell47   6937   8187  613303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell69   6937   8187  613303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell70   6937   8187  613303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell85   6937   8187  613303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 613308p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -5360
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1    controlcell5   1210   1210  609560  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/load  count7cell     5122   6332  613308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613382p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8108
-------------------------------------   ---- 
End-of-path arrival time (ps)           8108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell67   6858   8108  613382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613396p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell78   6844   8094  613396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613396p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell81   6844   8094  613396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613396p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell86   6844   8094  613396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613518p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell46   6722   7972  613518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613518p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell48   6722   7972  613518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613518p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell90   6722   7972  613518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613559p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell46   6681   7931  613559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613559p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell48   6681   7931  613559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613559p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell90   6681   7931  613559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613564p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7926
-------------------------------------   ---- 
End-of-path arrival time (ps)           7926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell50   6676   7926  613564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613564p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7926
-------------------------------------   ---- 
End-of-path arrival time (ps)           7926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell54   6676   7926  613564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613742p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7748
-------------------------------------   ---- 
End-of-path arrival time (ps)           7748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell46   6498   7748  613742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613742p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7748
-------------------------------------   ---- 
End-of-path arrival time (ps)           7748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell48   6498   7748  613742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613742p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7748
-------------------------------------   ---- 
End-of-path arrival time (ps)           7748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell90   6498   7748  613742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613790p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell47   6450   7700  613790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613790p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell69   6450   7700  613790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613790p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell70   6450   7700  613790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613790p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell85   6450   7700  613790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 613820p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  593217  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell42   5730   7670  613820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613841p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell47   6399   7649  613841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613841p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell69   6399   7649  613841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613841p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell70   6399   7649  613841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613841p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell85   6399   7649  613841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613853p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7637
-------------------------------------   ---- 
End-of-path arrival time (ps)           7637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell88   6387   7637  613853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613853p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7637
-------------------------------------   ---- 
End-of-path arrival time (ps)           7637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell105   6387   7637  613853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613967p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell94   6273   7523  613967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613967p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell103   6273   7523  613967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613967p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell106   6273   7523  613967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613979p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7511
-------------------------------------   ---- 
End-of-path arrival time (ps)           7511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell80   6261   7511  613979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613979p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7511
-------------------------------------   ---- 
End-of-path arrival time (ps)           7511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell98   6261   7511  613979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 614292p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  593794  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell41   5258   7198  614292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614510p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6980
-------------------------------------   ---- 
End-of-path arrival time (ps)           6980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell47   5730   6980  614510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614510p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6980
-------------------------------------   ---- 
End-of-path arrival time (ps)           6980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell69   5730   6980  614510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614510p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6980
-------------------------------------   ---- 
End-of-path arrival time (ps)           6980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell70   5730   6980  614510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614510p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6980
-------------------------------------   ---- 
End-of-path arrival time (ps)           6980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell85   5730   6980  614510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615070p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell88   5170   6420  615070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615070p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell105   5170   6420  615070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615081p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell55   5159   6409  615081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615081p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell72   5159   6409  615081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615081p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell102   5159   6409  615081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615084p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell61   5156   6406  615084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615084p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell99   5156   6406  615084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615084p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell109   5156   6406  615084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock
Path slack     : 615187p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7713
-------------------------------------   ---- 
End-of-path arrival time (ps)           7713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  615187  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clk_en      statuscell1    6503   7713  615187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock                    statuscell1         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1795/clk_en
Capture Clock  : Net_1795/clock_0
Path slack     : 615187p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7713
-------------------------------------   ---- 
End-of-path arrival time (ps)           7713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  615187  RISE       1
Net_1795/clk_en                               macrocell110   6503   7713  615187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1795/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 615187p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7713
-------------------------------------   ---- 
End-of-path arrival time (ps)           7713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  615187  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clk_en     macrocell112   6503   7713  615187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615332p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6158
-------------------------------------   ---- 
End-of-path arrival time (ps)           6158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell52   4908   6158  615332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615332p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6158
-------------------------------------   ---- 
End-of-path arrival time (ps)           6158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell75   4908   6158  615332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615342p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell67   4898   6148  615342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615345p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell51   4895   6145  615345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615345p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell57   4895   6145  615345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615345p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell59   4895   6145  615345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615357p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell78   4883   6133  615357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615357p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell81   4883   6133  615357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615357p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell86   4883   6133  615357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615365p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell79   4875   6125  615365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615366p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell73   4874   6124  615366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615366p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell74   4874   6124  615366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615366p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell91   4874   6124  615366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615546p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell52   4694   5944  615546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615546p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell75   4694   5944  615546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615558p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell53   4682   5932  615558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615558p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell97   4682   5932  615558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615573p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell73   4667   5917  615573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615573p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell74   4667   5917  615573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615573p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell91   4667   5917  615573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615574p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  591378  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell79   4666   5916  615574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 615748p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  594700  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell44   3802   5742  615748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616329p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell53   3911   5161  616329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616329p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  591601  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell97   3911   5161  616329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616337p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell63   3903   5153  616337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 616337p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  590505  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell87   3903   5153  616337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616685p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell52   3555   4805  616685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616685p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell75   3555   4805  616685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616688p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell53   3552   4802  616688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616688p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell97   3552   4802  616688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616690p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell78   3550   4800  616690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616690p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell81   3550   4800  616690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616690p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell86   3550   4800  616690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616694p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell67   3546   4796  616694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616792p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell73   3448   4698  616792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616792p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell74   3448   4698  616792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 616792p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell91   3448   4698  616792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616801p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  592118  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell79   3439   4689  616801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 616816p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell51   3424   4674  616816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616816p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell57   3424   4674  616816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 616816p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell59   3424   4674  616816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616817p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell63   3423   4673  616817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 616817p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  591093  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell87   3423   4673  616817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616893p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  594197  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell45   2657   4597  616893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 616908p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0      controlcell5   1210   1210  615187  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4782   5992  616908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 616922p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  593280  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell43   2628   4568  616922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 617210p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  594229  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell40   2340   4280  617210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1795/main_1
Capture Clock  : Net_1795/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/q  macrocell112   1250   1250  617945  RISE       1
Net_1795/main_1                       macrocell110   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1795/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1795/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock
Path slack     : 620927p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                       -500
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1795/clock_0                                           macrocell110        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1795/q                                  macrocell110   1250   1250  620927  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/status_0  statuscell1    2323   3573  620927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock                    statuscell1         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062980p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14993
-------------------------------------   ----- 
End-of-path arrival time (ps)           14993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  1062980  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_0  macrocell7    7496   8746  1062980  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell7    3350  12096  1062980  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2897  14993  1062980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066191p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell23     1250   1250  1062980  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   9882  11132  1066191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                      macrocell20     1250   1250  1066293  RISE       1
\UART_LOG:BUART:counter_load_not\/main_1           macrocell4      3959   5209  1066293  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell4      3350   8559  1066293  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  10850  1066293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1068234p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14599
-------------------------------------   ----- 
End-of-path arrival time (ps)           14599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1068234  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell9      2233   5813  1068234  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell9      3350   9163  1068234  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell2    5437  14599  1068234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1068677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11146
-------------------------------------   ----- 
End-of-path arrival time (ps)           11146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1062980  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0    macrocell24   9896  11146  1068677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1068677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11146
-------------------------------------   ----- 
End-of-path arrival time (ps)           11146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1062980  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell25   9896  11146  1068677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1068677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11146
-------------------------------------   ----- 
End-of-path arrival time (ps)           11146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1062980  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0   macrocell32   9896  11146  1068677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1069204p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13629
-------------------------------------   ----- 
End-of-path arrival time (ps)           13629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069204  RISE       1
\UART_LOG:BUART:tx_status_0\/main_3                 macrocell5      4447   8027  1069204  RISE       1
\UART_LOG:BUART:tx_status_0\/q                      macrocell5      3350  11377  1069204  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0                 statusicell1    2252  13629  1069204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1069736p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10087
-------------------------------------   ----- 
End-of-path arrival time (ps)           10087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1062980  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell26   8837  10087  1069736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1069736p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10087
-------------------------------------   ----- 
End-of-path arrival time (ps)           10087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1062980  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0    macrocell27   8837  10087  1069736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069736p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10087
-------------------------------------   ----- 
End-of-path arrival time (ps)           10087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell23   1250   1250  1062980  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell29   8837  10087  1069736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1071781p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell26   1250   1250  1064361  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3  macrocell24   6792   8042  1071781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1071781p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell26   1250   1250  1064361  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell25   6792   8042  1071781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1071781p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell26   1250   1250  1064361  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell32   6792   8042  1071781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072269p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell24     1250   1250  1065803  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3804   5054  1072269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072775p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell25     1250   1250  1068239  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   6178   7428  1072775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072984p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell19     1250   1250  1066399  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3089   4339  1072984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073094p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6729
-------------------------------------   ---- 
End-of-path arrival time (ps)           6729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell21   1250   1250  1066778  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell18   5479   6729  1073094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1073094p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6729
-------------------------------------   ---- 
End-of-path arrival time (ps)           6729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell21   1250   1250  1066778  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell22   5479   6729  1073094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073136p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073136  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell18     2317   6687  1073136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073191p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell20     1250   1250  1066293  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2882   4132  1073191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073250p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068534  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3884   4074  1073250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073371p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell28     1250   1250  1073371  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2702   3952  1073371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073923p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069204  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell20     2321   5901  1073923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074020p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell21   1250   1250  1066778  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell21   4554   5804  1074020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1074067p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell22   1250   1250  1074067  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell18   4506   5756  1074067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074069p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell26   1250   1250  1064361  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell26   4504   5754  1074069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074069p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell26   1250   1250  1064361  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3  macrocell27   4504   5754  1074069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074069p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell26   1250   1250  1064361  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell29   4504   5754  1074069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074198p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell21   1250   1250  1066778  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell19   4375   5625  1074198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074198p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell21   1250   1250  1066778  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell20   4375   5625  1074198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell24   1250   1250  1065803  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1  macrocell24   4333   5583  1074240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell24   1250   1250  1065803  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell25   4333   5583  1074240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell24   1250   1250  1065803  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1  macrocell32   4333   5583  1074240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074586p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell19   1250   1250  1066399  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell21   3987   5237  1074586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074620p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell22   1250   1250  1074067  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell19   3953   5203  1074620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074620p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell22   1250   1250  1074067  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell20   3953   5203  1074620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074626p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074626  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell30   3257   5197  1074626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074627p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell20   1250   1250  1066293  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell21   3947   5197  1074627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074628p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074626  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell28   3255   5195  1074628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074633p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5190
-------------------------------------   ---- 
End-of-path arrival time (ps)           5190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074633  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0        macrocell30   3250   5190  1074633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074636p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074626  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell31   3248   5188  1074636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074643p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074633  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell28   3241   5181  1074643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074644p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074633  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0        macrocell31   3239   5179  1074644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074668p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074668  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell24   3215   5155  1074668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074668p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074668  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell25   3215   5155  1074668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074675p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074675  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell24   3208   5148  1074675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074675p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074675  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell25   3208   5148  1074675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074677  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5         macrocell24   3207   5147  1074677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074677  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell25   3207   5147  1074677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074694p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell22   1250   1250  1074067  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell21   3879   5129  1074694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1074752p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell18   1250   1250  1074752  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell18   3821   5071  1074752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074808p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell24   1250   1250  1065803  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell26   3766   5016  1074808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074808p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell24   1250   1250  1065803  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1  macrocell27   3766   5016  1074808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074808p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell24   1250   1250  1065803  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell29   3766   5016  1074808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074861p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074861  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell19     4772   4962  1074861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1073371  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell26   3601   4851  1074972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1073371  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2   macrocell27   3601   4851  1074972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074997p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074997  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell28   2886   4826  1074997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075059p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell27   1250   1250  1067084  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell24   3515   4765  1075059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075059p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell27   1250   1250  1067084  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell25   3515   4765  1075059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075059p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell27   1250   1250  1067084  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell32   3515   4765  1075059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075424p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074861  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell18     4209   4399  1075424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075428p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell30   1250   1250  1069878  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8  macrocell24   3145   4395  1075428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075428p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell30   1250   1250  1069878  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell32   3145   4395  1075428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075446p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell30   1250   1250  1069878  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2  macrocell30   3128   4378  1075446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075492p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell19   1250   1250  1066399  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell18   3082   4332  1075492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075492p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell19   1250   1250  1066399  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell22   3082   4332  1075492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075556p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074668  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell26   2327   4267  1075556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075556p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074668  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell27   2327   4267  1075556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074675  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell26   2316   4256  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074675  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell27   2316   4256  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074677  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell26   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074677  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5         macrocell27   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075636p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell19   1250   1250  1066399  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell19   2937   4187  1075636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075636p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell19   1250   1250  1066399  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell20   2937   4187  1075636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075697p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell20   1250   1250  1066293  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell19   2877   4127  1075697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075697p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell20   1250   1250  1066293  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell20   2877   4127  1075697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell20   1250   1250  1066293  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell18   2873   4123  1075700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell20   1250   1250  1066293  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell22   2873   4123  1075700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075733p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068534  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell22     3900   4090  1075733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075741p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q      macrocell31   1250   1250  1070190  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell24   2832   4082  1075741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075741p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell31   1250   1250  1070190  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell32   2832   4082  1075741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell31   1250   1250  1070190  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell30   2831   4081  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075748p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4075
-------------------------------------   ---- 
End-of-path arrival time (ps)           4075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell31   1250   1250  1070190  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2  macrocell31   2825   4075  1075748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075865p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1073371  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2   macrocell24   2709   3959  1075865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075865p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell28   1250   1250  1073371  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell25   2709   3959  1075865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075865p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1073371  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell32   2709   3959  1075865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068534  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell19     3698   3888  1075935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068534  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell20     3698   3888  1075935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell27   1250   1250  1067084  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell26   2625   3875  1075949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell27   1250   1250  1067084  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell27   2625   3875  1075949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell27   1250   1250  1067084  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell29   2625   3875  1075949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell33   1250   1250  1076269  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8  macrocell27   2305   3555  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076830p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2994
-------------------------------------   ---- 
End-of-path arrival time (ps)           2994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068534  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell21     2804   2994  1076830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1077314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2510
-------------------------------------   ---- 
End-of-path arrival time (ps)           2510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074861  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell21     2320   2510  1077314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1079326p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell32    1250   1250  1079326  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell2   2257   3507  1079326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

