{"vcs1":{"timestamp_begin":1681734733.229550589, "rt":0.78, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1681734734.044855372, "rt":0.96, "ut":0.19, "st":0.14}}
{"link":{"timestamp_begin":1681734735.031497721, "rt":0.67, "ut":0.06, "st":0.45}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681734732.935898359}
{"VCS_COMP_START_TIME": 1681734732.935898359}
{"VCS_COMP_END_TIME": 1681734736.237437001}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340452}}
{"stitch_vcselab": {"peak_mem": 238988}}
