module partsel_00826(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [0:28] x4;
  wire signed [0:26] x5;
  wire signed [1:26] x6;
  wire signed [4:27] x7;
  wire [29:2] x8;
  wire signed [3:25] x9;
  wire signed [29:6] x10;
  wire signed [6:29] x11;
  wire signed [24:0] x12;
  wire signed [25:0] x13;
  wire signed [0:30] x14;
  wire signed [28:2] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [29:5] p0 = 951300212;
  localparam signed [24:5] p1 = 868958712;
  localparam signed [24:1] p2 = 163138524;
  localparam signed [3:31] p3 = 461065530;
  assign x4 = (x2 & x2[6 + s0]);
  assign x5 = {x1[22 -: 2], x0[9 + s0 +: 8]};
  assign x6 = x4[8 + s1 +: 1];
  assign x7 = (x2[18 + s2] ^ x1[22 -: 3]);
  assign x8 = {2{(p2[10 + s2 -: 7] + ({2{x2[13 +: 3]}} - {x5, x7}))}};
  assign x9 = (x6 + {2{p0[16 +: 3]}});
  assign x10 = {p3[13 + s0], p3};
  assign x11 = {2{x7}};
  assign x12 = {2{(ctrl[1] || !ctrl[1] && !ctrl[1] ? {2{(ctrl[3] && ctrl[0] || ctrl[0] ? x7[9 +: 2] : p3[9 + s2 -: 6])}} : x5[23])}};
  assign x13 = {2{x11[17 -: 3]}};
  assign x14 = ((!ctrl[2] || !ctrl[3] || ctrl[3] ? {2{p1[5 + s1]}} : {{(x8 ^ p0[9 + s1 +: 6]), (ctrl[0] || ctrl[3] && ctrl[2] ? (x0 & x13[6 + s0 -: 8]) : x5)}, ({2{p0[25 + s0 -: 8]}} | p1)}) - p2[20 -: 4]);
  assign x15 = x6[17 + s2 +: 8];
  assign y0 = (((p2[11 +: 2] - (p3[15 + s2 +: 8] + (ctrl[0] || !ctrl[0] || !ctrl[0] ? x11 : p3[12 -: 2]))) + (x12[17 + s2] | ((p2[18] | (p1 ^ p3[15 + s2])) + p1[5 + s2]))) ^ p0);
  assign y1 = ((!ctrl[0] || ctrl[2] && ctrl[1] ? (ctrl[2] && ctrl[1] || ctrl[2] ? x11[12 -: 4] : (ctrl[0] && !ctrl[0] || ctrl[2] ? (p3 | x2[23]) : (x8[11] | p2[18 +: 3]))) : (x5 + {2{p0[15 + s1]}})) - x11[10 + s2]);
  assign y2 = {2{p3}};
  assign y3 = x7;
endmodule
