Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun  4 16:05:37 2019
| Host         : DESKTOP-3L3CN7P running 64-bit major release  (build 9200)
| Command      : report_methodology -file ALU_4bit_methodology_drc_routed.rpt -pb ALU_4bit_methodology_drc_routed.pb -rpx ALU_4bit_methodology_drc_routed.rpx
| Design       : ALU_4bit
| Device       : xc7a35ticpg236-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 37
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 37         |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch FPUCarry_reg[0] cannot be properly analyzed as its control pin FPUCarry_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch FPUExponentResult_reg[0] cannot be properly analyzed as its control pin FPUExponentResult_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch FPUExponentResult_reg[1] cannot be properly analyzed as its control pin FPUExponentResult_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch FPUExponentResult_reg[2] cannot be properly analyzed as its control pin FPUExponentResult_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch FPUMatissaResult_reg[0] cannot be properly analyzed as its control pin FPUMatissaResult_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch FPUMatissaResult_reg[1] cannot be properly analyzed as its control pin FPUMatissaResult_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch FPUMatissaResult_reg[2] cannot be properly analyzed as its control pin FPUMatissaResult_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch FPUMatissaResult_reg[3] cannot be properly analyzed as its control pin FPUMatissaResult_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch FPUMatissaResult_reg[4] cannot be properly analyzed as its control pin FPUMatissaResult_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch FPUMatissaResult_reg[5] cannot be properly analyzed as its control pin FPUMatissaResult_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch FPUResult_reg[0] cannot be properly analyzed as its control pin FPUResult_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch FPUResult_reg[1] cannot be properly analyzed as its control pin FPUResult_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch FPUResult_reg[2] cannot be properly analyzed as its control pin FPUResult_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch FPUResult_reg[3] cannot be properly analyzed as its control pin FPUResult_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch FPUResult_reg[4] cannot be properly analyzed as its control pin FPUResult_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch FPUResult_reg[5] cannot be properly analyzed as its control pin FPUResult_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch FPUResult_reg[6] cannot be properly analyzed as its control pin FPUResult_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Negativ_reg cannot be properly analyzed as its control pin Negativ_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch OUTPUT_reg[0] cannot be properly analyzed as its control pin OUTPUT_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch OUTPUT_reg[1] cannot be properly analyzed as its control pin OUTPUT_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch OUTPUT_reg[2] cannot be properly analyzed as its control pin OUTPUT_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch OUTPUT_reg[3] cannot be properly analyzed as its control pin OUTPUT_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Overflow_reg cannot be properly analyzed as its control pin Overflow_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch ResultMul_reg[0] cannot be properly analyzed as its control pin ResultMul_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch ResultMul_reg[1] cannot be properly analyzed as its control pin ResultMul_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch ResultMul_reg[2] cannot be properly analyzed as its control pin ResultMul_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch ResultMul_reg[3] cannot be properly analyzed as its control pin ResultMul_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch ResultMul_reg[4] cannot be properly analyzed as its control pin ResultMul_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch ResultMul_reg[5] cannot be properly analyzed as its control pin ResultMul_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch ResultMul_reg[6] cannot be properly analyzed as its control pin ResultMul_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch ResultMul_reg[7] cannot be properly analyzed as its control pin ResultMul_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch Result_reg[0] cannot be properly analyzed as its control pin Result_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch Result_reg[1] cannot be properly analyzed as its control pin Result_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch Result_reg[2] cannot be properly analyzed as its control pin Result_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch Result_reg[3] cannot be properly analyzed as its control pin Result_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch Result_reg[4] cannot be properly analyzed as its control pin Result_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch Zero_reg cannot be properly analyzed as its control pin Zero_reg/G is not reached by a timing clock
Related violations: <none>


