ARM GAS  /tmp/ccfHkWHw.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccfHkWHw.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 71 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/ccfHkWHw.s 			page 3


  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 72 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 72 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 78 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 78 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 78 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 78 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 78 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 78 3 view .LVU18
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 83 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
ARM GAS  /tmp/ccfHkWHw.s 			page 4


  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_SPI_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_SPI_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 92 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 92 1 is_stmt 0 view .LVU21
 111 0000 10B5     		push	{r4, lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 4, -8
 115              		.cfi_offset 14, -4
 116 0002 86B0     		sub	sp, sp, #24
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 32
  93:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 93 3 is_stmt 1 view .LVU22
 120              		.loc 1 93 20 is_stmt 0 view .LVU23
 121 0004 0023     		movs	r3, #0
 122 0006 0293     		str	r3, [sp, #8]
 123 0008 0393     		str	r3, [sp, #12]
 124 000a 0493     		str	r3, [sp, #16]
 125 000c 0593     		str	r3, [sp, #20]
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 126              		.loc 1 94 3 is_stmt 1 view .LVU24
 127              		.loc 1 94 10 is_stmt 0 view .LVU25
 128 000e 0268     		ldr	r2, [r0]
 129              		.loc 1 94 5 view .LVU26
 130 0010 214B     		ldr	r3, .L11
 131 0012 9A42     		cmp	r2, r3
 132 0014 01D0     		beq	.L9
 133              	.LVL4:
 134              	.L5:
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccfHkWHw.s 			page 5


  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 104:Core/Src/stm32f1xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 105:Core/Src/stm32f1xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 106:Core/Src/stm32f1xx_hal_msp.c ****     */
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_SPI1_ENABLE();
 113:Core/Src/stm32f1xx_hal_msp.c **** 
 114:Core/Src/stm32f1xx_hal_msp.c ****     /* SPI1 DMA Init */
 115:Core/Src/stm32f1xx_hal_msp.c ****     /* SPI1_TX Init */
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA1_Channel3;
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 122:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 123:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 124:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 125:Core/Src/stm32f1xx_hal_msp.c ****     {
 126:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 127:Core/Src/stm32f1xx_hal_msp.c ****     }
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 133:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****   }
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c **** }
 135              		.loc 1 137 1 view .LVU27
 136 0016 06B0     		add	sp, sp, #24
 137              	.LCFI4:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 8
 140              		@ sp needed
 141 0018 10BD     		pop	{r4, pc}
 142              	.LVL5:
 143              	.L9:
 144              	.LCFI5:
 145              		.cfi_restore_state
 146              		.loc 1 137 1 view .LVU28
 147 001a 0446     		mov	r4, r0
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 100 5 is_stmt 1 view .LVU29
 149              	.LBB5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccfHkWHw.s 			page 6


 150              		.loc 1 100 5 view .LVU30
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 151              		.loc 1 100 5 view .LVU31
 152 001c 03F56043 		add	r3, r3, #57344
 153 0020 9A69     		ldr	r2, [r3, #24]
 154 0022 42F48052 		orr	r2, r2, #4096
 155 0026 9A61     		str	r2, [r3, #24]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 156              		.loc 1 100 5 view .LVU32
 157 0028 9A69     		ldr	r2, [r3, #24]
 158 002a 02F48052 		and	r2, r2, #4096
 159 002e 0092     		str	r2, [sp]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 100 5 view .LVU33
 161 0030 009A     		ldr	r2, [sp]
 162              	.LBE5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 163              		.loc 1 100 5 view .LVU34
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 164              		.loc 1 102 5 view .LVU35
 165              	.LBB6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 166              		.loc 1 102 5 view .LVU36
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 167              		.loc 1 102 5 view .LVU37
 168 0032 9A69     		ldr	r2, [r3, #24]
 169 0034 42F00802 		orr	r2, r2, #8
 170 0038 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 171              		.loc 1 102 5 view .LVU38
 172 003a 9B69     		ldr	r3, [r3, #24]
 173 003c 03F00803 		and	r3, r3, #8
 174 0040 0193     		str	r3, [sp, #4]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 175              		.loc 1 102 5 view .LVU39
 176 0042 019B     		ldr	r3, [sp, #4]
 177              	.LBE6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 178              		.loc 1 102 5 view .LVU40
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 179              		.loc 1 107 5 view .LVU41
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 180              		.loc 1 107 25 is_stmt 0 view .LVU42
 181 0044 2823     		movs	r3, #40
 182 0046 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 183              		.loc 1 108 5 is_stmt 1 view .LVU43
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 184              		.loc 1 108 26 is_stmt 0 view .LVU44
 185 0048 0223     		movs	r3, #2
 186 004a 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 187              		.loc 1 109 5 is_stmt 1 view .LVU45
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 188              		.loc 1 109 27 is_stmt 0 view .LVU46
 189 004c 0323     		movs	r3, #3
 190 004e 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccfHkWHw.s 			page 7


 110:Core/Src/stm32f1xx_hal_msp.c **** 
 191              		.loc 1 110 5 is_stmt 1 view .LVU47
 192 0050 02A9     		add	r1, sp, #8
 193 0052 1248     		ldr	r0, .L11+4
 194              	.LVL6:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 195              		.loc 1 110 5 is_stmt 0 view .LVU48
 196 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL7:
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 198              		.loc 1 112 5 is_stmt 1 view .LVU49
 199              	.LBB7:
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 200              		.loc 1 112 5 view .LVU50
 201 0058 114A     		ldr	r2, .L11+8
 202 005a 5368     		ldr	r3, [r2, #4]
 203              	.LVL8:
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 204              		.loc 1 112 5 view .LVU51
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 205              		.loc 1 112 5 view .LVU52
 206 005c 43F0E063 		orr	r3, r3, #117440512
 207              	.LVL9:
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 208              		.loc 1 112 5 is_stmt 0 view .LVU53
 209 0060 43F00103 		orr	r3, r3, #1
 210              	.LVL10:
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 211              		.loc 1 112 5 is_stmt 1 view .LVU54
 212 0064 5360     		str	r3, [r2, #4]
 213              	.LBE7:
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 214              		.loc 1 112 5 view .LVU55
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 215              		.loc 1 116 5 view .LVU56
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 216              		.loc 1 116 27 is_stmt 0 view .LVU57
 217 0066 0F48     		ldr	r0, .L11+12
 218 0068 0F4B     		ldr	r3, .L11+16
 219              	.LVL11:
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 220              		.loc 1 116 27 view .LVU58
 221 006a 0360     		str	r3, [r0]
 222              	.LVL12:
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 223              		.loc 1 117 5 is_stmt 1 view .LVU59
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 224              		.loc 1 117 33 is_stmt 0 view .LVU60
 225 006c 1023     		movs	r3, #16
 226 006e 4360     		str	r3, [r0, #4]
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 227              		.loc 1 118 5 is_stmt 1 view .LVU61
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 228              		.loc 1 118 33 is_stmt 0 view .LVU62
 229 0070 0023     		movs	r3, #0
 230 0072 8360     		str	r3, [r0, #8]
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
ARM GAS  /tmp/ccfHkWHw.s 			page 8


 231              		.loc 1 119 5 is_stmt 1 view .LVU63
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 232              		.loc 1 119 30 is_stmt 0 view .LVU64
 233 0074 8022     		movs	r2, #128
 234 0076 C260     		str	r2, [r0, #12]
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 235              		.loc 1 120 5 is_stmt 1 view .LVU65
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 236              		.loc 1 120 43 is_stmt 0 view .LVU66
 237 0078 0361     		str	r3, [r0, #16]
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 238              		.loc 1 121 5 is_stmt 1 view .LVU67
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 239              		.loc 1 121 40 is_stmt 0 view .LVU68
 240 007a 4361     		str	r3, [r0, #20]
 122:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 241              		.loc 1 122 5 is_stmt 1 view .LVU69
 122:Core/Src/stm32f1xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 242              		.loc 1 122 28 is_stmt 0 view .LVU70
 243 007c 8361     		str	r3, [r0, #24]
 123:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 244              		.loc 1 123 5 is_stmt 1 view .LVU71
 123:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 245              		.loc 1 123 32 is_stmt 0 view .LVU72
 246 007e 4FF40053 		mov	r3, #8192
 247 0082 C361     		str	r3, [r0, #28]
 124:Core/Src/stm32f1xx_hal_msp.c ****     {
 248              		.loc 1 124 5 is_stmt 1 view .LVU73
 124:Core/Src/stm32f1xx_hal_msp.c ****     {
 249              		.loc 1 124 9 is_stmt 0 view .LVU74
 250 0084 FFF7FEFF 		bl	HAL_DMA_Init
 251              	.LVL13:
 124:Core/Src/stm32f1xx_hal_msp.c ****     {
 252              		.loc 1 124 8 view .LVU75
 253 0088 18B9     		cbnz	r0, .L10
 254              	.L7:
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 255              		.loc 1 129 5 is_stmt 1 view .LVU76
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 256              		.loc 1 129 5 view .LVU77
 257 008a 064B     		ldr	r3, .L11+12
 258 008c A364     		str	r3, [r4, #72]
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 259              		.loc 1 129 5 view .LVU78
 260 008e 5C62     		str	r4, [r3, #36]
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 261              		.loc 1 129 5 view .LVU79
 262              		.loc 1 137 1 is_stmt 0 view .LVU80
 263 0090 C1E7     		b	.L5
 264              	.L10:
 126:Core/Src/stm32f1xx_hal_msp.c ****     }
 265              		.loc 1 126 7 is_stmt 1 view .LVU81
 266 0092 FFF7FEFF 		bl	Error_Handler
 267              	.LVL14:
 268 0096 F8E7     		b	.L7
 269              	.L12:
 270              		.align	2
ARM GAS  /tmp/ccfHkWHw.s 			page 9


 271              	.L11:
 272 0098 00300140 		.word	1073819648
 273 009c 000C0140 		.word	1073810432
 274 00a0 00000140 		.word	1073807360
 275 00a4 00000000 		.word	hdma_spi1_tx
 276 00a8 30000240 		.word	1073872944
 277              		.cfi_endproc
 278              	.LFE66:
 280              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 281              		.align	1
 282              		.global	HAL_SPI_MspDeInit
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 287              	HAL_SPI_MspDeInit:
 288              	.LVL15:
 289              	.LFB67:
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 139:Core/Src/stm32f1xx_hal_msp.c **** /**
 140:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 141:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 142:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 143:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 144:Core/Src/stm32f1xx_hal_msp.c **** */
 145:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 146:Core/Src/stm32f1xx_hal_msp.c **** {
 290              		.loc 1 146 1 view -0
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 147:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 294              		.loc 1 147 3 view .LVU83
 295              		.loc 1 147 10 is_stmt 0 view .LVU84
 296 0000 0268     		ldr	r2, [r0]
 297              		.loc 1 147 5 view .LVU85
 298 0002 094B     		ldr	r3, .L20
 299 0004 9A42     		cmp	r2, r3
 300 0006 00D0     		beq	.L19
 301 0008 7047     		bx	lr
 302              	.L19:
 146:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 303              		.loc 1 146 1 view .LVU86
 304 000a 10B5     		push	{r4, lr}
 305              	.LCFI6:
 306              		.cfi_def_cfa_offset 8
 307              		.cfi_offset 4, -8
 308              		.cfi_offset 14, -4
 309 000c 0446     		mov	r4, r0
 148:Core/Src/stm32f1xx_hal_msp.c ****   {
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 152:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 153:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 310              		.loc 1 153 5 is_stmt 1 view .LVU87
 311 000e 074A     		ldr	r2, .L20+4
 312 0010 9369     		ldr	r3, [r2, #24]
ARM GAS  /tmp/ccfHkWHw.s 			page 10


 313 0012 23F48053 		bic	r3, r3, #4096
 314 0016 9361     		str	r3, [r2, #24]
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 155:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 156:Core/Src/stm32f1xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 157:Core/Src/stm32f1xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 158:Core/Src/stm32f1xx_hal_msp.c ****     */
 159:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_5);
 315              		.loc 1 159 5 view .LVU88
 316 0018 2821     		movs	r1, #40
 317 001a 0548     		ldr	r0, .L20+8
 318              	.LVL16:
 319              		.loc 1 159 5 is_stmt 0 view .LVU89
 320 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 321              	.LVL17:
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 162:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 322              		.loc 1 162 5 is_stmt 1 view .LVU90
 323 0020 A06C     		ldr	r0, [r4, #72]
 324 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 325              	.LVL18:
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 165:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 166:Core/Src/stm32f1xx_hal_msp.c ****   }
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 168:Core/Src/stm32f1xx_hal_msp.c **** }
 326              		.loc 1 168 1 is_stmt 0 view .LVU91
 327 0026 10BD     		pop	{r4, pc}
 328              	.LVL19:
 329              	.L21:
 330              		.loc 1 168 1 view .LVU92
 331              		.align	2
 332              	.L20:
 333 0028 00300140 		.word	1073819648
 334 002c 00100240 		.word	1073876992
 335 0030 000C0140 		.word	1073810432
 336              		.cfi_endproc
 337              	.LFE67:
 339              		.text
 340              	.Letext0:
 341              		.file 2 "/opt/st/stm32cubeclt_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 342              		.file 3 "/opt/st/stm32cubeclt_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 343              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 344              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 345              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 346              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 347              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 348              		.file 9 "Core/Inc/main.h"
ARM GAS  /tmp/ccfHkWHw.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccfHkWHw.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccfHkWHw.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccfHkWHw.s:91     .text.HAL_MspInit:0000003c $d
     /tmp/ccfHkWHw.s:97     .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccfHkWHw.s:103    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccfHkWHw.s:272    .text.HAL_SPI_MspInit:00000098 $d
     /tmp/ccfHkWHw.s:281    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccfHkWHw.s:287    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccfHkWHw.s:333    .text.HAL_SPI_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_spi1_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
