
LoRa_stm_v6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a74  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000604  08009b88  08009b88  0000ab88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a18c  0800a18c  0000c1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a18c  0800a18c  0000b18c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a194  0800a194  0000c1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a194  0800a194  0000b194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a198  0800a198  0000b198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800a19c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000544  200001f0  0800a388  0000c1f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000734  0800a388  0000c734  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b3a7  00000000  00000000  0000c215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023ba  00000000  00000000  000175bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb8  00000000  00000000  00019978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000901  00000000  00000000  0001a530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000189f4  00000000  00000000  0001ae31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dcd6  00000000  00000000  00033825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087102  00000000  00000000  000414fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c85fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046d4  00000000  00000000  000c8640  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000ccd14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	08009b6c 	.word	0x08009b6c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	08009b6c 	.word	0x08009b6c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8001090:	b4b0      	push	{r4, r5, r7}
 8001092:	b08f      	sub	sp, #60	@ 0x3c
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8001098:	f240 13b1 	movw	r3, #433	@ 0x1b1
 800109c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 800109e:	2307      	movs	r3, #7
 80010a0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 80010a4:	2307      	movs	r3, #7
 80010a6:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 80010aa:	2301      	movs	r3, #1
 80010ac:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 80010b0:	23ff      	movs	r3, #255	@ 0xff
 80010b2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 80010b6:	2364      	movs	r3, #100	@ 0x64
 80010b8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 80010bc:	2308      	movs	r3, #8
 80010be:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	461d      	mov	r5, r3
 80010c4:	f107 040c 	add.w	r4, r7, #12
 80010c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010d0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80010d4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	373c      	adds	r7, #60	@ 0x3c
 80010dc:	46bd      	mov	sp, r7
 80010de:	bcb0      	pop	{r4, r5, r7}
 80010e0:	4770      	bx	lr

080010e2 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b084      	sub	sp, #16
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 80010ec:	2101      	movs	r1, #1
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f000 fa1c 	bl	800152c <LoRa_read>
 80010f4:	4603      	mov	r3, r0
 80010f6:	73bb      	strb	r3, [r7, #14]
	data = read;
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d107      	bne.n	8001112 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8001102:	7bbb      	ldrb	r3, [r7, #14]
 8001104:	f023 0307 	bic.w	r3, r3, #7
 8001108:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	61da      	str	r2, [r3, #28]
 8001110:	e049      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == STNBY_MODE){
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d10c      	bne.n	8001132 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8001118:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800111c:	f023 0307 	bic.w	r3, r3, #7
 8001120:	b25b      	sxtb	r3, r3
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	b25b      	sxtb	r3, r3
 8001128:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2201      	movs	r2, #1
 800112e:	61da      	str	r2, [r3, #28]
 8001130:	e039      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == TRANSMIT_MODE){
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	2b03      	cmp	r3, #3
 8001136:	d10c      	bne.n	8001152 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8001138:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800113c:	f023 0307 	bic.w	r3, r3, #7
 8001140:	b25b      	sxtb	r3, r3
 8001142:	f043 0303 	orr.w	r3, r3, #3
 8001146:	b25b      	sxtb	r3, r3
 8001148:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2203      	movs	r2, #3
 800114e:	61da      	str	r2, [r3, #28]
 8001150:	e029      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == RXCONTIN_MODE){
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	2b05      	cmp	r3, #5
 8001156:	d10c      	bne.n	8001172 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8001158:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800115c:	f023 0307 	bic.w	r3, r3, #7
 8001160:	b25b      	sxtb	r3, r3
 8001162:	f043 0305 	orr.w	r3, r3, #5
 8001166:	b25b      	sxtb	r3, r3
 8001168:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2205      	movs	r2, #5
 800116e:	61da      	str	r2, [r3, #28]
 8001170:	e019      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == RXSINGLE_MODE){
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	2b06      	cmp	r3, #6
 8001176:	d10c      	bne.n	8001192 <LoRa_gotoMode+0xb0>
		data = (read & 0xF8) | 0x06;
 8001178:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800117c:	f023 0307 	bic.w	r3, r3, #7
 8001180:	b25b      	sxtb	r3, r3
 8001182:	f043 0306 	orr.w	r3, r3, #6
 8001186:	b25b      	sxtb	r3, r3
 8001188:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2206      	movs	r2, #6
 800118e:	61da      	str	r2, [r3, #28]
 8001190:	e009      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == CAD_MODE){  // Add this case
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	2b07      	cmp	r3, #7
 8001196:	d106      	bne.n	80011a6 <LoRa_gotoMode+0xc4>
		data = (read & 0xF8) | 0x07;
 8001198:	7bbb      	ldrb	r3, [r7, #14]
 800119a:	f043 0307 	orr.w	r3, r3, #7
 800119e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = CAD_MODE;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2207      	movs	r2, #7
 80011a4:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 80011a6:	7bfb      	ldrb	r3, [r7, #15]
 80011a8:	461a      	mov	r2, r3
 80011aa:	2101      	movs	r1, #1
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f000 f9d7 	bl	8001560 <LoRa_write>
	//HAL_Delay(10);
}
 80011b2:	bf00      	nop
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b084      	sub	sp, #16
 80011be:	af00      	add	r7, sp, #0
 80011c0:	60f8      	str	r0, [r7, #12]
 80011c2:	60b9      	str	r1, [r7, #8]
 80011c4:	603b      	str	r3, [r7, #0]
 80011c6:	4613      	mov	r3, r2
 80011c8:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	6818      	ldr	r0, [r3, #0]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	889b      	ldrh	r3, [r3, #4]
 80011d2:	2200      	movs	r2, #0
 80011d4:	4619      	mov	r1, r3
 80011d6:	f002 fa4a 	bl	800366e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6998      	ldr	r0, [r3, #24]
 80011de:	88fa      	ldrh	r2, [r7, #6]
 80011e0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011e4:	68b9      	ldr	r1, [r7, #8]
 80011e6:	f002 ff07 	bl	8003ff8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011ea:	bf00      	nop
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f003 fb07 	bl	8004804 <HAL_SPI_GetState>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d1f7      	bne.n	80011ec <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	6998      	ldr	r0, [r3, #24]
 8001200:	8b3a      	ldrh	r2, [r7, #24]
 8001202:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001206:	6839      	ldr	r1, [r7, #0]
 8001208:	f003 f83a 	bl	8004280 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800120c:	bf00      	nop
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	4618      	mov	r0, r3
 8001214:	f003 faf6 	bl	8004804 <HAL_SPI_GetState>
 8001218:	4603      	mov	r3, r0
 800121a:	2b01      	cmp	r3, #1
 800121c:	d1f7      	bne.n	800120e <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	6818      	ldr	r0, [r3, #0]
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	889b      	ldrh	r3, [r3, #4]
 8001226:	2201      	movs	r2, #1
 8001228:	4619      	mov	r1, r3
 800122a:	f002 fa20 	bl	800366e <HAL_GPIO_WritePin>
}
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8001236:	b580      	push	{r7, lr}
 8001238:	b084      	sub	sp, #16
 800123a:	af00      	add	r7, sp, #0
 800123c:	60f8      	str	r0, [r7, #12]
 800123e:	60b9      	str	r1, [r7, #8]
 8001240:	603b      	str	r3, [r7, #0]
 8001242:	4613      	mov	r3, r2
 8001244:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6818      	ldr	r0, [r3, #0]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	889b      	ldrh	r3, [r3, #4]
 800124e:	2200      	movs	r2, #0
 8001250:	4619      	mov	r1, r3
 8001252:	f002 fa0c 	bl	800366e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	6998      	ldr	r0, [r3, #24]
 800125a:	88fa      	ldrh	r2, [r7, #6]
 800125c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001260:	68b9      	ldr	r1, [r7, #8]
 8001262:	f002 fec9 	bl	8003ff8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001266:	bf00      	nop
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4618      	mov	r0, r3
 800126e:	f003 fac9 	bl	8004804 <HAL_SPI_GetState>
 8001272:	4603      	mov	r3, r0
 8001274:	2b01      	cmp	r3, #1
 8001276:	d1f7      	bne.n	8001268 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	6998      	ldr	r0, [r3, #24]
 800127c:	8b3a      	ldrh	r2, [r7, #24]
 800127e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001282:	6839      	ldr	r1, [r7, #0]
 8001284:	f002 feb8 	bl	8003ff8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001288:	bf00      	nop
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	4618      	mov	r0, r3
 8001290:	f003 fab8 	bl	8004804 <HAL_SPI_GetState>
 8001294:	4603      	mov	r3, r0
 8001296:	2b01      	cmp	r3, #1
 8001298:	d1f7      	bne.n	800128a <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	6818      	ldr	r0, [r3, #0]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	889b      	ldrh	r3, [r3, #4]
 80012a2:	2201      	movs	r2, #1
 80012a4:	4619      	mov	r1, r3
 80012a6:	f002 f9e2 	bl	800366e <HAL_GPIO_WritePin>
}
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b084      	sub	sp, #16
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	460b      	mov	r3, r1
 80012bc:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 80012be:	2126      	movs	r1, #38	@ 0x26
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f000 f933 	bl	800152c <LoRa_read>
 80012c6:	4603      	mov	r3, r0
 80012c8:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 80012ca:	78fb      	ldrb	r3, [r7, #3]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d004      	beq.n	80012da <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 80012d0:	7bbb      	ldrb	r3, [r7, #14]
 80012d2:	f043 0308 	orr.w	r3, r3, #8
 80012d6:	73fb      	strb	r3, [r7, #15]
 80012d8:	e003      	b.n	80012e2 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 80012da:	7bbb      	ldrb	r3, [r7, #14]
 80012dc:	f023 0308 	bic.w	r3, r3, #8
 80012e0:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 80012e2:	7bfb      	ldrb	r3, [r7, #15]
 80012e4:	461a      	mov	r2, r3
 80012e6:	2126      	movs	r1, #38	@ 0x26
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f000 f939 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 80012ee:	200a      	movs	r0, #10
 80012f0:	f001 fd1a 	bl	8002d28 <HAL_Delay>
}
 80012f4:	bf00      	nop
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b096      	sub	sp, #88	@ 0x58
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8001304:	4a17      	ldr	r2, [pc, #92]	@ (8001364 <LoRa_setAutoLDO+0x68>)
 8001306:	f107 0308 	add.w	r3, r7, #8
 800130a:	4611      	mov	r1, r2
 800130c:	2250      	movs	r2, #80	@ 0x50
 800130e:	4618      	mov	r0, r3
 8001310:	f004 fced 	bl	8005cee <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800131a:	461a      	mov	r2, r3
 800131c:	2301      	movs	r3, #1
 800131e:	4093      	lsls	r3, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff f86f 	bl	8000404 <__aeabi_i2d>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	3358      	adds	r3, #88	@ 0x58
 8001330:	443b      	add	r3, r7
 8001332:	3b50      	subs	r3, #80	@ 0x50
 8001334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001338:	f7ff f9f8 	bl	800072c <__aeabi_ddiv>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	4610      	mov	r0, r2
 8001342:	4619      	mov	r1, r3
 8001344:	f7ff fb78 	bl	8000a38 <__aeabi_d2iz>
 8001348:	4603      	mov	r3, r0
 800134a:	2b10      	cmp	r3, #16
 800134c:	bfcc      	ite	gt
 800134e:	2301      	movgt	r3, #1
 8001350:	2300      	movle	r3, #0
 8001352:	b2db      	uxtb	r3, r3
 8001354:	4619      	mov	r1, r3
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f7ff ffab 	bl	80012b2 <LoRa_setLowDaraRateOptimization>
}
 800135c:	bf00      	nop
 800135e:	3758      	adds	r7, #88	@ 0x58
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	08009b88 	.word	0x08009b88

08001368 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	04db      	lsls	r3, r3, #19
 8001376:	115b      	asrs	r3, r3, #5
 8001378:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	0c1b      	lsrs	r3, r3, #16
 800137e:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8001380:	7afb      	ldrb	r3, [r7, #11]
 8001382:	461a      	mov	r2, r3
 8001384:	2106      	movs	r1, #6
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f000 f8ea 	bl	8001560 <LoRa_write>
	HAL_Delay(5);
 800138c:	2005      	movs	r0, #5
 800138e:	f001 fccb 	bl	8002d28 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	0a1b      	lsrs	r3, r3, #8
 8001396:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8001398:	7afb      	ldrb	r3, [r7, #11]
 800139a:	461a      	mov	r2, r3
 800139c:	2107      	movs	r1, #7
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f000 f8de 	bl	8001560 <LoRa_write>
	HAL_Delay(5);
 80013a4:	2005      	movs	r0, #5
 80013a6:	f001 fcbf 	bl	8002d28 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 80013ae:	7afb      	ldrb	r3, [r7, #11]
 80013b0:	461a      	mov	r2, r3
 80013b2:	2108      	movs	r1, #8
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f000 f8d3 	bl	8001560 <LoRa_write>
	HAL_Delay(5);
 80013ba:	2005      	movs	r0, #5
 80013bc:	f001 fcb4 	bl	8002d28 <HAL_Delay>
}
 80013c0:	bf00      	nop
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	2b0c      	cmp	r3, #12
 80013d6:	dd01      	ble.n	80013dc <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 80013d8:	230c      	movs	r3, #12
 80013da:	603b      	str	r3, [r7, #0]
	if(SF<7)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	2b06      	cmp	r3, #6
 80013e0:	dc01      	bgt.n	80013e6 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 80013e2:	2307      	movs	r3, #7
 80013e4:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 80013e6:	211e      	movs	r1, #30
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f000 f89f 	bl	800152c <LoRa_read>
 80013ee:	4603      	mov	r3, r0
 80013f0:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80013f2:	200a      	movs	r0, #10
 80013f4:	f001 fc98 	bl	8002d28 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	011b      	lsls	r3, r3, #4
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	f003 030f 	and.w	r3, r3, #15
 8001406:	b2db      	uxtb	r3, r3
 8001408:	4413      	add	r3, r2
 800140a:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 800140c:	7bbb      	ldrb	r3, [r7, #14]
 800140e:	461a      	mov	r2, r3
 8001410:	211e      	movs	r1, #30
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f000 f8a4 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 8001418:	200a      	movs	r0, #10
 800141a:	f001 fc85 	bl	8002d28 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff ff6c 	bl	80012fc <LoRa_setAutoLDO>
}
 8001424:	bf00      	nop
 8001426:	3710      	adds	r7, #16
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	460b      	mov	r3, r1
 8001436:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8001438:	78fb      	ldrb	r3, [r7, #3]
 800143a:	461a      	mov	r2, r3
 800143c:	2109      	movs	r1, #9
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f000 f88e 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 8001444:	200a      	movs	r0, #10
 8001446:	f001 fc6f 	bl	8002d28 <HAL_Delay>
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
	...

08001454 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	460b      	mov	r3, r1
 800145e:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001464:	78fb      	ldrb	r3, [r7, #3]
 8001466:	2b2c      	cmp	r3, #44	@ 0x2c
 8001468:	d801      	bhi.n	800146e <LoRa_setOCP+0x1a>
		current = 45;
 800146a:	232d      	movs	r3, #45	@ 0x2d
 800146c:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 800146e:	78fb      	ldrb	r3, [r7, #3]
 8001470:	2bf0      	cmp	r3, #240	@ 0xf0
 8001472:	d901      	bls.n	8001478 <LoRa_setOCP+0x24>
		current = 240;
 8001474:	23f0      	movs	r3, #240	@ 0xf0
 8001476:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8001478:	78fb      	ldrb	r3, [r7, #3]
 800147a:	2b78      	cmp	r3, #120	@ 0x78
 800147c:	d809      	bhi.n	8001492 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 800147e:	78fb      	ldrb	r3, [r7, #3]
 8001480:	3b2d      	subs	r3, #45	@ 0x2d
 8001482:	4a12      	ldr	r2, [pc, #72]	@ (80014cc <LoRa_setOCP+0x78>)
 8001484:	fb82 1203 	smull	r1, r2, r2, r3
 8001488:	1052      	asrs	r2, r2, #1
 800148a:	17db      	asrs	r3, r3, #31
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	73fb      	strb	r3, [r7, #15]
 8001490:	e00b      	b.n	80014aa <LoRa_setOCP+0x56>
	else if(current <= 240)
 8001492:	78fb      	ldrb	r3, [r7, #3]
 8001494:	2bf0      	cmp	r3, #240	@ 0xf0
 8001496:	d808      	bhi.n	80014aa <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8001498:	78fb      	ldrb	r3, [r7, #3]
 800149a:	331e      	adds	r3, #30
 800149c:	4a0b      	ldr	r2, [pc, #44]	@ (80014cc <LoRa_setOCP+0x78>)
 800149e:	fb82 1203 	smull	r1, r2, r2, r3
 80014a2:	1092      	asrs	r2, r2, #2
 80014a4:	17db      	asrs	r3, r3, #31
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	3320      	adds	r3, #32
 80014ae:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	461a      	mov	r2, r3
 80014b4:	210b      	movs	r1, #11
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f000 f852 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 80014bc:	200a      	movs	r0, #10
 80014be:	f001 fc33 	bl	8002d28 <HAL_Delay>
}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	66666667 	.word	0x66666667

080014d0 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 80014d8:	211e      	movs	r1, #30
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 f826 	bl	800152c <LoRa_read>
 80014e0:	4603      	mov	r3, r0
 80014e2:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	f043 0307 	orr.w	r3, r3, #7
 80014ea:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 80014ec:	7bbb      	ldrb	r3, [r7, #14]
 80014ee:	461a      	mov	r2, r3
 80014f0:	211e      	movs	r1, #30
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 f834 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 80014f8:	200a      	movs	r0, #10
 80014fa:	f001 fc15 	bl	8002d28 <HAL_Delay>
}
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <LoRa_setSyncWord>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSyncWord(LoRa* _LoRa, uint8_t syncword){
 8001506:	b580      	push	{r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	460b      	mov	r3, r1
 8001510:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegSyncWord, syncword);
 8001512:	78fb      	ldrb	r3, [r7, #3]
 8001514:	461a      	mov	r2, r3
 8001516:	2139      	movs	r1, #57	@ 0x39
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f000 f821 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 800151e:	200a      	movs	r0, #10
 8001520:	f001 fc02 	bl	8002d28 <HAL_Delay>
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 800152c:	b580      	push	{r7, lr}
 800152e:	b086      	sub	sp, #24
 8001530:	af02      	add	r7, sp, #8
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	460b      	mov	r3, r1
 8001536:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8001538:	78fb      	ldrb	r3, [r7, #3]
 800153a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800153e:	b2db      	uxtb	r3, r3
 8001540:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8001542:	f107 030f 	add.w	r3, r7, #15
 8001546:	f107 010e 	add.w	r1, r7, #14
 800154a:	2201      	movs	r2, #1
 800154c:	9200      	str	r2, [sp, #0]
 800154e:	2201      	movs	r2, #1
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff fe32 	bl	80011ba <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8001556:	7bfb      	ldrb	r3, [r7, #15]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af02      	add	r7, sp, #8
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	460b      	mov	r3, r1
 800156a:	70fb      	strb	r3, [r7, #3]
 800156c:	4613      	mov	r3, r2
 800156e:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8001570:	78fb      	ldrb	r3, [r7, #3]
 8001572:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001576:	b2db      	uxtb	r3, r3
 8001578:	73bb      	strb	r3, [r7, #14]
	data = value;
 800157a:	78bb      	ldrb	r3, [r7, #2]
 800157c:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 800157e:	f107 030f 	add.w	r3, r7, #15
 8001582:	f107 010e 	add.w	r1, r7, #14
 8001586:	2201      	movs	r2, #1
 8001588:	9200      	str	r2, [sp, #0]
 800158a:	2201      	movs	r2, #1
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff fe52 	bl	8001236 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001592:	bf00      	nop
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af00      	add	r7, sp, #0
 80015a0:	60f8      	str	r0, [r7, #12]
 80015a2:	607a      	str	r2, [r7, #4]
 80015a4:	461a      	mov	r2, r3
 80015a6:	460b      	mov	r3, r1
 80015a8:	72fb      	strb	r3, [r7, #11]
 80015aa:	4613      	mov	r3, r2
 80015ac:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 80015ae:	7afb      	ldrb	r3, [r7, #11]
 80015b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	6818      	ldr	r0, [r3, #0]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	889b      	ldrh	r3, [r3, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	4619      	mov	r1, r3
 80015c4:	f002 f853 	bl	800366e <HAL_GPIO_WritePin>
	
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	6998      	ldr	r0, [r3, #24]
 80015cc:	f107 0117 	add.w	r1, r7, #23
 80015d0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80015d4:	2201      	movs	r2, #1
 80015d6:	f002 fd0f 	bl	8003ff8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80015da:	bf00      	nop
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f003 f90f 	bl	8004804 <HAL_SPI_GetState>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d1f7      	bne.n	80015dc <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6998      	ldr	r0, [r3, #24]
 80015f0:	7abb      	ldrb	r3, [r7, #10]
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80015f8:	6879      	ldr	r1, [r7, #4]
 80015fa:	f002 fcfd 	bl	8003ff8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80015fe:	bf00      	nop
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	4618      	mov	r0, r3
 8001606:	f003 f8fd 	bl	8004804 <HAL_SPI_GetState>
 800160a:	4603      	mov	r3, r0
 800160c:	2b01      	cmp	r3, #1
 800160e:	d1f7      	bne.n	8001600 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	6818      	ldr	r0, [r3, #0]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	889b      	ldrh	r3, [r3, #4]
 8001618:	2201      	movs	r2, #1
 800161a:	4619      	mov	r1, r3
 800161c:	f002 f827 	bl	800366e <HAL_GPIO_WritePin>
}
 8001620:	bf00      	nop
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

	return 1;
 8001630:	2301      	movs	r3, #1
}
 8001632:	4618      	mov	r0, r3
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr

0800163c <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	4611      	mov	r1, r2
 8001648:	461a      	mov	r2, r3
 800164a:	460b      	mov	r3, r1
 800164c:	71fb      	strb	r3, [r7, #7]
 800164e:	4613      	mov	r3, r2
 8001650:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001658:	2101      	movs	r1, #1
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	f7ff fd41 	bl	80010e2 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8001660:	210e      	movs	r1, #14
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f7ff ff62 	bl	800152c <LoRa_read>
 8001668:	4603      	mov	r3, r0
 800166a:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800166c:	7cfb      	ldrb	r3, [r7, #19]
 800166e:	461a      	mov	r2, r3
 8001670:	210d      	movs	r1, #13
 8001672:	68f8      	ldr	r0, [r7, #12]
 8001674:	f7ff ff74 	bl	8001560 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	461a      	mov	r2, r3
 800167c:	2122      	movs	r1, #34	@ 0x22
 800167e:	68f8      	ldr	r0, [r7, #12]
 8001680:	f7ff ff6e 	bl	8001560 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	2100      	movs	r1, #0
 800168a:	68f8      	ldr	r0, [r7, #12]
 800168c:	f7ff ff85 	bl	800159a <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8001690:	2103      	movs	r1, #3
 8001692:	68f8      	ldr	r0, [r7, #12]
 8001694:	f7ff fd25 	bl	80010e2 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001698:	2112      	movs	r1, #18
 800169a:	68f8      	ldr	r0, [r7, #12]
 800169c:	f7ff ff46 	bl	800152c <LoRa_read>
 80016a0:	4603      	mov	r3, r0
 80016a2:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 80016a4:	7cfb      	ldrb	r3, [r7, #19]
 80016a6:	f003 0308 	and.w	r3, r3, #8
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d00a      	beq.n	80016c4 <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 80016ae:	22ff      	movs	r2, #255	@ 0xff
 80016b0:	2112      	movs	r1, #18
 80016b2:	68f8      	ldr	r0, [r7, #12]
 80016b4:	f7ff ff54 	bl	8001560 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 80016b8:	6979      	ldr	r1, [r7, #20]
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	f7ff fd11 	bl	80010e2 <LoRa_gotoMode>
			return 1;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e00f      	b.n	80016e4 <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 80016c4:	88bb      	ldrh	r3, [r7, #4]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	80bb      	strh	r3, [r7, #4]
 80016ca:	88bb      	ldrh	r3, [r7, #4]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d105      	bne.n	80016dc <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 80016d0:	6979      	ldr	r1, [r7, #20]
 80016d2:	68f8      	ldr	r0, [r7, #12]
 80016d4:	f7ff fd05 	bl	80010e2 <LoRa_gotoMode>
				return 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	e003      	b.n	80016e4 <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 80016dc:	2001      	movs	r0, #1
 80016de:	f001 fb23 	bl	8002d28 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 80016e2:	e7d9      	b.n	8001698 <LoRa_transmit+0x5c>
	}
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80016f4:	2105      	movs	r1, #5
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff fcf3 	bl	80010e2 <LoRa_gotoMode>
}
 80016fc:	bf00      	nop
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <LoRa_receive>:
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length)
{
 8001704:	b590      	push	{r4, r7, lr}
 8001706:	b087      	sub	sp, #28
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	4613      	mov	r3, r2
 8001710:	71fb      	strb	r3, [r7, #7]
    uint8_t irq = LoRa_read(_LoRa, RegIrqFlags);
 8001712:	2112      	movs	r1, #18
 8001714:	68f8      	ldr	r0, [r7, #12]
 8001716:	f7ff ff09 	bl	800152c <LoRa_read>
 800171a:	4603      	mov	r3, r0
 800171c:	757b      	strb	r3, [r7, #21]
    uint8_t bytes = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	75fb      	strb	r3, [r7, #23]

    if (irq & 0x40)   // RxDone
 8001722:	7d7b      	ldrb	r3, [r7, #21]
 8001724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001728:	2b00      	cmp	r3, #0
 800172a:	d02f      	beq.n	800178c <LoRa_receive+0x88>
    {
        LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 800172c:	22ff      	movs	r2, #255	@ 0xff
 800172e:	2112      	movs	r1, #18
 8001730:	68f8      	ldr	r0, [r7, #12]
 8001732:	f7ff ff15 	bl	8001560 <LoRa_write>

        bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8001736:	2113      	movs	r1, #19
 8001738:	68f8      	ldr	r0, [r7, #12]
 800173a:	f7ff fef7 	bl	800152c <LoRa_read>
 800173e:	4603      	mov	r3, r0
 8001740:	75fb      	strb	r3, [r7, #23]
        uint8_t addr = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8001742:	2110      	movs	r1, #16
 8001744:	68f8      	ldr	r0, [r7, #12]
 8001746:	f7ff fef1 	bl	800152c <LoRa_read>
 800174a:	4603      	mov	r3, r0
 800174c:	753b      	strb	r3, [r7, #20]
        LoRa_write(_LoRa, RegFiFoAddPtr, addr);
 800174e:	7d3b      	ldrb	r3, [r7, #20]
 8001750:	461a      	mov	r2, r3
 8001752:	210d      	movs	r1, #13
 8001754:	68f8      	ldr	r0, [r7, #12]
 8001756:	f7ff ff03 	bl	8001560 <LoRa_write>

        if (bytes > length) bytes = length;
 800175a:	7dfa      	ldrb	r2, [r7, #23]
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	429a      	cmp	r2, r3
 8001760:	d901      	bls.n	8001766 <LoRa_receive+0x62>
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	75fb      	strb	r3, [r7, #23]

        for (uint8_t i = 0; i < bytes; i++)
 8001766:	2300      	movs	r3, #0
 8001768:	75bb      	strb	r3, [r7, #22]
 800176a:	e00b      	b.n	8001784 <LoRa_receive+0x80>
            data[i] = LoRa_read(_LoRa, RegFiFo);
 800176c:	7dbb      	ldrb	r3, [r7, #22]
 800176e:	68ba      	ldr	r2, [r7, #8]
 8001770:	18d4      	adds	r4, r2, r3
 8001772:	2100      	movs	r1, #0
 8001774:	68f8      	ldr	r0, [r7, #12]
 8001776:	f7ff fed9 	bl	800152c <LoRa_read>
 800177a:	4603      	mov	r3, r0
 800177c:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < bytes; i++)
 800177e:	7dbb      	ldrb	r3, [r7, #22]
 8001780:	3301      	adds	r3, #1
 8001782:	75bb      	strb	r3, [r7, #22]
 8001784:	7dba      	ldrb	r2, [r7, #22]
 8001786:	7dfb      	ldrb	r3, [r7, #23]
 8001788:	429a      	cmp	r2, r3
 800178a:	d3ef      	bcc.n	800176c <LoRa_receive+0x68>
    }

    return bytes;
 800178c:	7dfb      	ldrb	r3, [r7, #23]
}
 800178e:	4618      	mov	r0, r3
 8001790:	371c      	adds	r7, #28
 8001792:	46bd      	mov	sp, r7
 8001794:	bd90      	pop	{r4, r7, pc}

08001796 <LoRa_getRSSI>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Returns the RSSI value of last received packet.
\* ----------------------------------------------------------------------------- */
int LoRa_getRSSI(LoRa* _LoRa){
 8001796:	b580      	push	{r7, lr}
 8001798:	b084      	sub	sp, #16
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
	uint8_t read;
	read = LoRa_read(_LoRa, RegPktRssiValue);
 800179e:	211a      	movs	r1, #26
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f7ff fec3 	bl	800152c <LoRa_read>
 80017a6:	4603      	mov	r3, r0
 80017a8:	73fb      	strb	r3, [r7, #15]
	return -164 + read;
 80017aa:	7bfb      	ldrb	r3, [r7, #15]
 80017ac:	3ba4      	subs	r3, #164	@ 0xa4
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <LoRa_setCADMode>:
		arguments   :
			LoRa* LoRa    --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setCADMode(LoRa* _LoRa){
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b082      	sub	sp, #8
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, CAD_MODE);
 80017be:	2107      	movs	r1, #7
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f7ff fc8e 	bl	80010e2 <LoRa_gotoMode>
}
 80017c6:	bf00      	nop
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <LoRa_startCAD>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startCAD(LoRa* _LoRa){
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
	LoRa_setCADMode(_LoRa);
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f7ff ffed 	bl	80017b6 <LoRa_setCADMode>
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <LoRa_isCADDetected>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : 1 if activity detected, 0 otherwise
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isCADDetected(LoRa* _LoRa){
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
	uint8_t cadFlags = LoRa_read(_LoRa, RegIrqFlags);
 80017ec:	2112      	movs	r1, #18
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f7ff fe9c 	bl	800152c <LoRa_read>
 80017f4:	4603      	mov	r3, r0
 80017f6:	73fb      	strb	r3, [r7, #15]

	// Check CadDetected flag (bit 0)
	if(cadFlags & 0x01){
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d00a      	beq.n	8001818 <LoRa_isCADDetected+0x34>
		// Clear CadDetected flag
		LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFE);
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	f023 0301 	bic.w	r3, r3, #1
 8001808:	b2db      	uxtb	r3, r3
 800180a:	461a      	mov	r2, r3
 800180c:	2112      	movs	r1, #18
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7ff fea6 	bl	8001560 <LoRa_write>
		return 1;
 8001814:	2301      	movs	r3, #1
 8001816:	e000      	b.n	800181a <LoRa_isCADDetected+0x36>
	// Check CadDone flag (bit 2) - optional, depends on your needs
	// if(cadFlags & 0x04){
	//     LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFB);
	// }

	return 0;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <LoRa_isCADDone>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : 1 if CAD done, 0 otherwise
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isCADDone(LoRa* _LoRa){
 8001822:	b580      	push	{r7, lr}
 8001824:	b084      	sub	sp, #16
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
	uint8_t cadFlags = LoRa_read(_LoRa, RegIrqFlags);
 800182a:	2112      	movs	r1, #18
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f7ff fe7d 	bl	800152c <LoRa_read>
 8001832:	4603      	mov	r3, r0
 8001834:	73fb      	strb	r3, [r7, #15]

	// Check CadDone flag (bit 2)
	if(cadFlags & 0x04){
 8001836:	7bfb      	ldrb	r3, [r7, #15]
 8001838:	f003 0304 	and.w	r3, r3, #4
 800183c:	2b00      	cmp	r3, #0
 800183e:	d00a      	beq.n	8001856 <LoRa_isCADDone+0x34>
		// Clear CadDone flag
		LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFB);
 8001840:	7bfb      	ldrb	r3, [r7, #15]
 8001842:	f023 0304 	bic.w	r3, r3, #4
 8001846:	b2db      	uxtb	r3, r3
 8001848:	461a      	mov	r2, r3
 800184a:	2112      	movs	r1, #18
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f7ff fe87 	bl	8001560 <LoRa_write>
		return 1;
 8001852:	2301      	movs	r3, #1
 8001854:	e000      	b.n	8001858 <LoRa_isCADDone+0x36>
	}

	return 0;
 8001856:	2300      	movs	r3, #0
}
 8001858:	4618      	mov	r0, r3
 800185a:	3710      	adds	r7, #16
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <LoRa_performCAD>:
			LoRa*    LoRa     --> LoRa object handler
			uint16_t timeout  --> Timeout in milliseconds

		returns     : 1 if activity detected, 0 if no activity, 255 if timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_performCAD(LoRa* _LoRa, uint16_t timeout){
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	460b      	mov	r3, r1
 800186a:	807b      	strh	r3, [r7, #2]
	// Start CAD
	LoRa_startCAD(_LoRa);
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f7ff ffae 	bl	80017ce <LoRa_startCAD>

	// Wait for CAD to complete
	while(timeout--){
 8001872:	e00d      	b.n	8001890 <LoRa_performCAD+0x30>
		if(LoRa_isCADDone(_LoRa)){
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f7ff ffd4 	bl	8001822 <LoRa_isCADDone>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d004      	beq.n	800188a <LoRa_performCAD+0x2a>
			// Check if activity was detected
			return LoRa_isCADDetected(_LoRa);
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7ff ffaf 	bl	80017e4 <LoRa_isCADDetected>
 8001886:	4603      	mov	r3, r0
 8001888:	e008      	b.n	800189c <LoRa_performCAD+0x3c>
		}
		HAL_Delay(1);
 800188a:	2001      	movs	r0, #1
 800188c:	f001 fa4c 	bl	8002d28 <HAL_Delay>
	while(timeout--){
 8001890:	887b      	ldrh	r3, [r7, #2]
 8001892:	1e5a      	subs	r2, r3, #1
 8001894:	807a      	strh	r2, [r7, #2]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d1ec      	bne.n	8001874 <LoRa_performCAD+0x14>
	}

	// Timeout
	return 255;
 800189a:	23ff      	movs	r3, #255	@ 0xff
}
 800189c:	4618      	mov	r0, r3
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <LoRa_enableCRC>:
			LoRa*    LoRa     --> LoRa object handler
			uint8_t enable    --> 1 to enable, 0 to disable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_enableCRC(LoRa* _LoRa, uint8_t enable){
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	460b      	mov	r3, r1
 80018ae:	70fb      	strb	r3, [r7, #3]
	uint8_t read = LoRa_read(_LoRa, RegModemConfig2);
 80018b0:	211e      	movs	r1, #30
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f7ff fe3a 	bl	800152c <LoRa_read>
 80018b8:	4603      	mov	r3, r0
 80018ba:	73fb      	strb	r3, [r7, #15]

	if(enable){
 80018bc:	78fb      	ldrb	r3, [r7, #3]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d004      	beq.n	80018cc <LoRa_enableCRC+0x28>
		read |= 0x04;  // Set bit 2 (RxPayloadCrcOn)
 80018c2:	7bfb      	ldrb	r3, [r7, #15]
 80018c4:	f043 0304 	orr.w	r3, r3, #4
 80018c8:	73fb      	strb	r3, [r7, #15]
 80018ca:	e003      	b.n	80018d4 <LoRa_enableCRC+0x30>
	} else {
		read &= ~0x04; // Clear bit 2
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
 80018ce:	f023 0304 	bic.w	r3, r3, #4
 80018d2:	73fb      	strb	r3, [r7, #15]
	}

	LoRa_write(_LoRa, RegModemConfig2, read);
 80018d4:	7bfb      	ldrb	r3, [r7, #15]
 80018d6:	461a      	mov	r2, r3
 80018d8:	211e      	movs	r1, #30
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7ff fe40 	bl	8001560 <LoRa_write>
}
 80018e0:	bf00      	nop
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff fe99 	bl	8001628 <LoRa_isvalid>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	f000 8096 	beq.w	8001a2a <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80018fe:	2100      	movs	r1, #0
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff fbee 	bl	80010e2 <LoRa_gotoMode>
			HAL_Delay(10);
 8001906:	200a      	movs	r0, #10
 8001908:	f001 fa0e 	bl	8002d28 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 800190c:	2101      	movs	r1, #1
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7ff fe0c 	bl	800152c <LoRa_read>
 8001914:	4603      	mov	r3, r0
 8001916:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 8001918:	200a      	movs	r0, #10
 800191a:	f001 fa05 	bl	8002d28 <HAL_Delay>
			data = read | 0x80;
 800191e:	7bfb      	ldrb	r3, [r7, #15]
 8001920:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001924:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8001926:	7bbb      	ldrb	r3, [r7, #14]
 8001928:	461a      	mov	r2, r3
 800192a:	2101      	movs	r1, #1
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff fe17 	bl	8001560 <LoRa_write>
			HAL_Delay(100);
 8001932:	2064      	movs	r0, #100	@ 0x64
 8001934:	f001 f9f8 	bl	8002d28 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6a1b      	ldr	r3, [r3, #32]
 800193c:	4619      	mov	r1, r3
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff fd12 	bl	8001368 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800194a:	4619      	mov	r1, r3
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f7ff fd6d 	bl	800142c <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001958:	4619      	mov	r1, r3
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f7ff fd7a 	bl	8001454 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8001960:	2223      	movs	r2, #35	@ 0x23
 8001962:	210c      	movs	r1, #12
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f7ff fdfb 	bl	8001560 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f7ff fdb0 	bl	80014d0 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001976:	4619      	mov	r1, r3
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f7ff fd25 	bl	80013c8 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 800197e:	22ff      	movs	r2, #255	@ 0xff
 8001980:	211f      	movs	r1, #31
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f7ff fdec 	bl	8001560 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8001988:	2300      	movs	r3, #0
 800198a:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001992:	011b      	lsls	r3, r3, #4
 8001994:	b2da      	uxtb	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	4413      	add	r3, r2
 80019a2:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 80019a4:	7bbb      	ldrb	r3, [r7, #14]
 80019a6:	461a      	mov	r2, r3
 80019a8:	211d      	movs	r1, #29
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff fdd8 	bl	8001560 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f7ff fca3 	bl	80012fc <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019ba:	0a1b      	lsrs	r3, r3, #8
 80019bc:	b29b      	uxth	r3, r3
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	461a      	mov	r2, r3
 80019c2:	2120      	movs	r1, #32
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f7ff fdcb 	bl	8001560 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	461a      	mov	r2, r3
 80019d2:	2121      	movs	r1, #33	@ 0x21
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f7ff fdc3 	bl	8001560 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 80019da:	2140      	movs	r1, #64	@ 0x40
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f7ff fda5 	bl	800152c <LoRa_read>
 80019e2:	4603      	mov	r3, r0
 80019e4:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 80019e6:	7bfb      	ldrb	r3, [r7, #15]
 80019e8:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 80019ec:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 80019ee:	7bbb      	ldrb	r3, [r7, #14]
 80019f0:	461a      	mov	r2, r3
 80019f2:	2140      	movs	r1, #64	@ 0x40
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f7ff fdb3 	bl	8001560 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 80019fa:	2101      	movs	r1, #1
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff fb70 	bl	80010e2 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 8001a08:	200a      	movs	r0, #10
 8001a0a:	f001 f98d 	bl	8002d28 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 8001a0e:	2142      	movs	r1, #66	@ 0x42
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff fd8b 	bl	800152c <LoRa_read>
 8001a16:	4603      	mov	r3, r0
 8001a18:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	2b12      	cmp	r3, #18
 8001a1e:	d101      	bne.n	8001a24 <LoRa_init+0x13c>
				return LORA_OK;
 8001a20:	23c8      	movs	r3, #200	@ 0xc8
 8001a22:	e004      	b.n	8001a2e <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 8001a24:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001a28:	e001      	b.n	8001a2e <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 8001a2a:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3e:	f107 0310 	add.w	r3, r7, #16
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a4c:	4b2f      	ldr	r3, [pc, #188]	@ (8001b0c <MX_GPIO_Init+0xd4>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	4a2e      	ldr	r2, [pc, #184]	@ (8001b0c <MX_GPIO_Init+0xd4>)
 8001a52:	f043 0310 	orr.w	r3, r3, #16
 8001a56:	6193      	str	r3, [r2, #24]
 8001a58:	4b2c      	ldr	r3, [pc, #176]	@ (8001b0c <MX_GPIO_Init+0xd4>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	f003 0310 	and.w	r3, r3, #16
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a64:	4b29      	ldr	r3, [pc, #164]	@ (8001b0c <MX_GPIO_Init+0xd4>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	4a28      	ldr	r2, [pc, #160]	@ (8001b0c <MX_GPIO_Init+0xd4>)
 8001a6a:	f043 0320 	orr.w	r3, r3, #32
 8001a6e:	6193      	str	r3, [r2, #24]
 8001a70:	4b26      	ldr	r3, [pc, #152]	@ (8001b0c <MX_GPIO_Init+0xd4>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	f003 0320 	and.w	r3, r3, #32
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7c:	4b23      	ldr	r3, [pc, #140]	@ (8001b0c <MX_GPIO_Init+0xd4>)
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	4a22      	ldr	r2, [pc, #136]	@ (8001b0c <MX_GPIO_Init+0xd4>)
 8001a82:	f043 0304 	orr.w	r3, r3, #4
 8001a86:	6193      	str	r3, [r2, #24]
 8001a88:	4b20      	ldr	r3, [pc, #128]	@ (8001b0c <MX_GPIO_Init+0xd4>)
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	607b      	str	r3, [r7, #4]
 8001a92:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a94:	4b1d      	ldr	r3, [pc, #116]	@ (8001b0c <MX_GPIO_Init+0xd4>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	4a1c      	ldr	r2, [pc, #112]	@ (8001b0c <MX_GPIO_Init+0xd4>)
 8001a9a:	f043 0308 	orr.w	r3, r3, #8
 8001a9e:	6193      	str	r3, [r2, #24]
 8001aa0:	4b1a      	ldr	r3, [pc, #104]	@ (8001b0c <MX_GPIO_Init+0xd4>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	f003 0308 	and.w	r3, r3, #8
 8001aa8:	603b      	str	r3, [r7, #0]
 8001aaa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RESET_Pin, GPIO_PIN_SET);
 8001aac:	2201      	movs	r2, #1
 8001aae:	2103      	movs	r1, #3
 8001ab0:	4817      	ldr	r0, [pc, #92]	@ (8001b10 <MX_GPIO_Init+0xd8>)
 8001ab2:	f001 fddc 	bl	800366e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Erase_Pin */
  GPIO_InitStruct.Pin = Erase_Pin;
 8001ab6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001aba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001abc:	2300      	movs	r3, #0
 8001abe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Erase_GPIO_Port, &GPIO_InitStruct);
 8001ac4:	f107 0310 	add.w	r3, r7, #16
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4812      	ldr	r0, [pc, #72]	@ (8001b14 <MX_GPIO_Init+0xdc>)
 8001acc:	f001 fc34 	bl	8003338 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ad4:	4b10      	ldr	r3, [pc, #64]	@ (8001b18 <MX_GPIO_Init+0xe0>)
 8001ad6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001adc:	f107 0310 	add.w	r3, r7, #16
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	480e      	ldr	r0, [pc, #56]	@ (8001b1c <MX_GPIO_Init+0xe4>)
 8001ae4:	f001 fc28 	bl	8003338 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RESET_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RESET_Pin;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aec:	2301      	movs	r3, #1
 8001aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af4:	2302      	movs	r3, #2
 8001af6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af8:	f107 0310 	add.w	r3, r7, #16
 8001afc:	4619      	mov	r1, r3
 8001afe:	4804      	ldr	r0, [pc, #16]	@ (8001b10 <MX_GPIO_Init+0xd8>)
 8001b00:	f001 fc1a 	bl	8003338 <HAL_GPIO_Init>

}
 8001b04:	bf00      	nop
 8001b06:	3720      	adds	r7, #32
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40010c00 	.word	0x40010c00
 8001b14:	40011000 	.word	0x40011000
 8001b18:	10110000 	.word	0x10110000
 8001b1c:	40010800 	.word	0x40010800

08001b20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b20:	b5b0      	push	{r4, r5, r7, lr}
 8001b22:	b08e      	sub	sp, #56	@ 0x38
 8001b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8001b26:	f001 f89d 	bl	8002c64 <HAL_Init>

  lcg_seed = HAL_GetTick();
 8001b2a:	f001 f8f3 	bl	8002d14 <HAL_GetTick>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	4a46      	ldr	r2, [pc, #280]	@ (8001c4c <main+0x12c>)
 8001b32:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN Init */
  MX_GPIO_Init();
 8001b34:	f7ff ff80 	bl	8001a38 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001b38:	f000 fe52 	bl	80027e0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001b3c:	f000 fff6 	bl	8002b2c <MX_USART1_UART_Init>
  /* USER CODE END Init */

  SystemClock_Config();
 8001b40:	f000 f894 	bl	8001c6c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  MX_GPIO_Init();
 8001b44:	f7ff ff78 	bl	8001a38 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001b48:	f000 fe4a 	bl	80027e0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001b4c:	f000 ffee 	bl	8002b2c <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */

	/* ---------- SX127x RESET ---------- */
	HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_RESET);
 8001b50:	2200      	movs	r2, #0
 8001b52:	2102      	movs	r1, #2
 8001b54:	483e      	ldr	r0, [pc, #248]	@ (8001c50 <main+0x130>)
 8001b56:	f001 fd8a 	bl	800366e <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001b5a:	200a      	movs	r0, #10
 8001b5c:	f001 f8e4 	bl	8002d28 <HAL_Delay>
	HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8001b60:	2201      	movs	r2, #1
 8001b62:	2102      	movs	r1, #2
 8001b64:	483a      	ldr	r0, [pc, #232]	@ (8001c50 <main+0x130>)
 8001b66:	f001 fd82 	bl	800366e <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001b6a:	200a      	movs	r0, #10
 8001b6c:	f001 f8dc 	bl	8002d28 <HAL_Delay>

	/* ---------- NSS HIGH (IDLE) ---------- */
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8001b70:	2201      	movs	r2, #1
 8001b72:	2101      	movs	r1, #1
 8001b74:	4836      	ldr	r0, [pc, #216]	@ (8001c50 <main+0x130>)
 8001b76:	f001 fd7a 	bl	800366e <HAL_GPIO_WritePin>

	/* ---------- INIT LoRa STRUCT ---------- */
	myLoRa = newLoRa();
 8001b7a:	4c36      	ldr	r4, [pc, #216]	@ (8001c54 <main+0x134>)
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff fa86 	bl	8001090 <newLoRa>
 8001b84:	4625      	mov	r5, r4
 8001b86:	463c      	mov	r4, r7
 8001b88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b90:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001b94:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	myLoRa.CS_port    = NSS_GPIO_Port;
 8001b98:	4b2e      	ldr	r3, [pc, #184]	@ (8001c54 <main+0x134>)
 8001b9a:	4a2d      	ldr	r2, [pc, #180]	@ (8001c50 <main+0x130>)
 8001b9c:	601a      	str	r2, [r3, #0]
	myLoRa.CS_pin     = NSS_Pin;
 8001b9e:	4b2d      	ldr	r3, [pc, #180]	@ (8001c54 <main+0x134>)
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	809a      	strh	r2, [r3, #4]
	myLoRa.reset_port = RESET_GPIO_Port;
 8001ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8001c54 <main+0x134>)
 8001ba6:	4a2a      	ldr	r2, [pc, #168]	@ (8001c50 <main+0x130>)
 8001ba8:	609a      	str	r2, [r3, #8]
	myLoRa.reset_pin  = RESET_Pin;
 8001baa:	4b2a      	ldr	r3, [pc, #168]	@ (8001c54 <main+0x134>)
 8001bac:	2202      	movs	r2, #2
 8001bae:	819a      	strh	r2, [r3, #12]
	myLoRa.DIO0_port  = DIO0_GPIO_Port;
 8001bb0:	4b28      	ldr	r3, [pc, #160]	@ (8001c54 <main+0x134>)
 8001bb2:	4a29      	ldr	r2, [pc, #164]	@ (8001c58 <main+0x138>)
 8001bb4:	611a      	str	r2, [r3, #16]
	myLoRa.DIO0_pin   = DIO0_Pin;
 8001bb6:	4b27      	ldr	r3, [pc, #156]	@ (8001c54 <main+0x134>)
 8001bb8:	2202      	movs	r2, #2
 8001bba:	829a      	strh	r2, [r3, #20]
	myLoRa.hSPIx      = &hspi1;
 8001bbc:	4b25      	ldr	r3, [pc, #148]	@ (8001c54 <main+0x134>)
 8001bbe:	4a27      	ldr	r2, [pc, #156]	@ (8001c5c <main+0x13c>)
 8001bc0:	619a      	str	r2, [r3, #24]

	LoRa_status = LoRa_init(&myLoRa);
 8001bc2:	4824      	ldr	r0, [pc, #144]	@ (8001c54 <main+0x134>)
 8001bc4:	f7ff fe90 	bl	80018e8 <LoRa_init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	461a      	mov	r2, r3
 8001bcc:	4b24      	ldr	r3, [pc, #144]	@ (8001c60 <main+0x140>)
 8001bce:	801a      	strh	r2, [r3, #0]
	LoRa_setSyncWord(&myLoRa, 0x34);
 8001bd0:	2134      	movs	r1, #52	@ 0x34
 8001bd2:	4820      	ldr	r0, [pc, #128]	@ (8001c54 <main+0x134>)
 8001bd4:	f7ff fc97 	bl	8001506 <LoRa_setSyncWord>

	if (LoRa_status != LORA_OK)
 8001bd8:	4b21      	ldr	r3, [pc, #132]	@ (8001c60 <main+0x140>)
 8001bda:	881b      	ldrh	r3, [r3, #0]
 8001bdc:	2bc8      	cmp	r3, #200	@ 0xc8
 8001bde:	d002      	beq.n	8001be6 <main+0xc6>
	{
	  //printu("LoRa init failed.");
	  while (1)
	  {
		  check_clear_button();
 8001be0:	f000 fcfe 	bl	80025e0 <check_clear_button>
 8001be4:	e7fc      	b.n	8001be0 <main+0xc0>
	  }
	}

	/* ---------- SAFE FIFO SETUP ---------- */
	LoRa_write(&myLoRa, RegFiFoRxBaseAddr, 0x00);
 8001be6:	2200      	movs	r2, #0
 8001be8:	210f      	movs	r1, #15
 8001bea:	481a      	ldr	r0, [pc, #104]	@ (8001c54 <main+0x134>)
 8001bec:	f7ff fcb8 	bl	8001560 <LoRa_write>
	LoRa_write(&myLoRa, RegFiFoTxBaseAddr, 0x80);
 8001bf0:	2280      	movs	r2, #128	@ 0x80
 8001bf2:	210e      	movs	r1, #14
 8001bf4:	4817      	ldr	r0, [pc, #92]	@ (8001c54 <main+0x134>)
 8001bf6:	f7ff fcb3 	bl	8001560 <LoRa_write>

	/* ---------- START RX (single start) ---------- */
	LoRa_enableCRC(&myLoRa, 1);
 8001bfa:	2101      	movs	r1, #1
 8001bfc:	4815      	ldr	r0, [pc, #84]	@ (8001c54 <main+0x134>)
 8001bfe:	f7ff fe51 	bl	80018a4 <LoRa_enableCRC>
	LoRa_startReceiving(&myLoRa);
 8001c02:	4814      	ldr	r0, [pc, #80]	@ (8001c54 <main+0x134>)
 8001c04:	f7ff fd72 	bl	80016ec <LoRa_startReceiving>

	//printu(" LoRa initialized, RX started\r\n");

	STM32_GetUID(uid);
 8001c08:	4816      	ldr	r0, [pc, #88]	@ (8001c64 <main+0x144>)
 8001c0a:	f000 f89d 	bl	8001d48 <STM32_GetUID>

	uint8_t saved_node_id = flash_read_node_id();
 8001c0e:	f000 fc2b 	bl	8002468 <flash_read_node_id>
 8001c12:	4603      	mov	r3, r0
 8001c14:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (saved_node_id != 0xFF) {  // 0xFF means invalid/uninitialized
 8001c18:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001c1c:	2bff      	cmp	r3, #255	@ 0xff
 8001c1e:	d009      	beq.n	8001c34 <main+0x114>
	    nodeId = saved_node_id;
 8001c20:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001c24:	4a10      	ldr	r2, [pc, #64]	@ (8001c68 <main+0x148>)
 8001c26:	6013      	str	r3, [r2, #0]
	    print_node_id(nodeId);
 8001c28:	4b0f      	ldr	r3, [pc, #60]	@ (8001c68 <main+0x148>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f000 f862 	bl	8001cf8 <print_node_id>
  /* USER CODE END 2 */

  /* Infinite loop */
  while (1)
  {
	  check_clear_button();
 8001c34:	f000 fcd4 	bl	80025e0 <check_clear_button>

	  if(nodeId>0)
 8001c38:	4b0b      	ldr	r3, [pc, #44]	@ (8001c68 <main+0x148>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	dd02      	ble.n	8001c46 <main+0x126>
	  {
		  LoRa_StartPollingnode();
 8001c40:	f000 fa5a 	bl	80020f8 <LoRa_StartPollingnode>
 8001c44:	e7f6      	b.n	8001c34 <main+0x114>
	  }
	  else
	  {
		  req_Registration();
 8001c46:	f000 f89d 	bl	8001d84 <req_Registration>
	  check_clear_button();
 8001c4a:	e7f3      	b.n	8001c34 <main+0x114>
 8001c4c:	20000250 	.word	0x20000250
 8001c50:	40010c00 	.word	0x40010c00
 8001c54:	2000020c 	.word	0x2000020c
 8001c58:	40010800 	.word	0x40010800
 8001c5c:	20000520 	.word	0x20000520
 8001c60:	20000238 	.word	0x20000238
 8001c64:	2000023c 	.word	0x2000023c
 8001c68:	20000248 	.word	0x20000248

08001c6c <SystemClock_Config>:
	  }
  }
}

void SystemClock_Config(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b090      	sub	sp, #64	@ 0x40
 8001c70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c72:	f107 0318 	add.w	r3, r7, #24
 8001c76:	2228      	movs	r2, #40	@ 0x28
 8001c78:	2100      	movs	r1, #0
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f003 ffa9 	bl	8005bd2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	605a      	str	r2, [r3, #4]
 8001c88:	609a      	str	r2, [r3, #8]
 8001c8a:	60da      	str	r2, [r3, #12]
 8001c8c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c92:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c96:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ca4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ca8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001caa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cb0:	f107 0318 	add.w	r3, r7, #24
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f001 fd0b 	bl	80036d0 <HAL_RCC_OscConfig>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001cc0:	f000 fd88 	bl	80027d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cc4:	230f      	movs	r3, #15
 8001cc6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cd4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001cda:	1d3b      	adds	r3, r7, #4
 8001cdc:	2102      	movs	r1, #2
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f001 ff78 	bl	8003bd4 <HAL_RCC_ClockConfig>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001cea:	f000 fd73 	bl	80027d4 <Error_Handler>
  }
}
 8001cee:	bf00      	nop
 8001cf0:	3740      	adds	r7, #64	@ 0x40
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
	...

08001cf8 <print_node_id>:
{
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 200);
}
*/
void print_node_id(uint8_t nodeId)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	71fb      	strb	r3, [r7, #7]
    char buf[4];   // only 4 bytes on stack
    buf[0] = '0' + (nodeId / 10);
 8001d02:	79fb      	ldrb	r3, [r7, #7]
 8001d04:	4a0f      	ldr	r2, [pc, #60]	@ (8001d44 <print_node_id+0x4c>)
 8001d06:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0a:	08db      	lsrs	r3, r3, #3
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	3330      	adds	r3, #48	@ 0x30
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	733b      	strb	r3, [r7, #12]
    buf[1] = '0' + (nodeId % 10);
 8001d14:	79fa      	ldrb	r2, [r7, #7]
 8001d16:	4b0b      	ldr	r3, [pc, #44]	@ (8001d44 <print_node_id+0x4c>)
 8001d18:	fba3 1302 	umull	r1, r3, r3, r2
 8001d1c:	08d9      	lsrs	r1, r3, #3
 8001d1e:	460b      	mov	r3, r1
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	440b      	add	r3, r1
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	3330      	adds	r3, #48	@ 0x30
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	737b      	strb	r3, [r7, #13]
    buf[2] = '\r';
 8001d30:	230d      	movs	r3, #13
 8001d32:	73bb      	strb	r3, [r7, #14]
    buf[3] = '\n';
 8001d34:	230a      	movs	r3, #10
 8001d36:	73fb      	strb	r3, [r7, #15]

    //printu("Node ID: ");
    //printu(buf);
}
 8001d38:	bf00      	nop
 8001d3a:	3714      	adds	r7, #20
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bc80      	pop	{r7}
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	cccccccd 	.word	0xcccccccd

08001d48 <STM32_GetUID>:

void STM32_GetUID(uint32_t uid_out[3])
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
    uid_out[0] = *(uint32_t*)0x1FFFF7E8;
 8001d50:	4b09      	ldr	r3, [pc, #36]	@ (8001d78 <STM32_GetUID+0x30>)
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	601a      	str	r2, [r3, #0]
    uid_out[1] = *(uint32_t*)0x1FFFF7EC;
 8001d58:	4a08      	ldr	r2, [pc, #32]	@ (8001d7c <STM32_GetUID+0x34>)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	3304      	adds	r3, #4
 8001d5e:	6812      	ldr	r2, [r2, #0]
 8001d60:	601a      	str	r2, [r3, #0]
    uid_out[2] = *(uint32_t*)0x1FFFF7F0;
 8001d62:	4a07      	ldr	r2, [pc, #28]	@ (8001d80 <STM32_GetUID+0x38>)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3308      	adds	r3, #8
 8001d68:	6812      	ldr	r2, [r2, #0]
 8001d6a:	601a      	str	r2, [r3, #0]
}
 8001d6c:	bf00      	nop
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bc80      	pop	{r7}
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	1ffff7e8 	.word	0x1ffff7e8
 8001d7c:	1ffff7ec 	.word	0x1ffff7ec
 8001d80:	1ffff7f0 	.word	0x1ffff7f0

08001d84 <req_Registration>:
    RCC->CSR |= RCC_CSR_RMVF;
}

/* ---------------- Registration with MeshHeader -------------- */
void req_Registration(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af02      	add	r7, sp, #8
    // Create UID string payload
    snprintf(payloadBuf, sizeof(payloadBuf),
 8001d8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001e00 <req_Registration+0x7c>)
 8001d8c:	6819      	ldr	r1, [r3, #0]
 8001d8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001e00 <req_Registration+0x7c>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	4a1b      	ldr	r2, [pc, #108]	@ (8001e00 <req_Registration+0x7c>)
 8001d94:	6892      	ldr	r2, [r2, #8]
 8001d96:	9201      	str	r2, [sp, #4]
 8001d98:	9300      	str	r3, [sp, #0]
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4a19      	ldr	r2, [pc, #100]	@ (8001e04 <req_Registration+0x80>)
 8001d9e:	2180      	movs	r1, #128	@ 0x80
 8001da0:	4819      	ldr	r0, [pc, #100]	@ (8001e08 <req_Registration+0x84>)
 8001da2:	f003 fe4d 	bl	8005a40 <sniprintf>
             "%08lX-%08lX-%08lX",
             uid[0], uid[1], uid[2]);

    // Go to standby before CAD/TX
    LoRa_gotoMode(&myLoRa, STNBY_MODE);
 8001da6:	2101      	movs	r1, #1
 8001da8:	4818      	ldr	r0, [pc, #96]	@ (8001e0c <req_Registration+0x88>)
 8001daa:	f7ff f99a 	bl	80010e2 <LoRa_gotoMode>
    HAL_Delay(2);
 8001dae:	2002      	movs	r0, #2
 8001db0:	f000 ffba 	bl	8002d28 <HAL_Delay>

    // Optional CAD check
    uint8_t cadResult = LoRa_performCAD(&myLoRa, 100);
 8001db4:	2164      	movs	r1, #100	@ 0x64
 8001db6:	4815      	ldr	r0, [pc, #84]	@ (8001e0c <req_Registration+0x88>)
 8001db8:	f7ff fd52 	bl	8001860 <LoRa_performCAD>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	71fb      	strb	r3, [r7, #7]
    if(cadResult == 0)
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d116      	bne.n	8001df4 <req_Registration+0x70>
    {
        // Send registration request with MeshHeader
        LoRa_Transmit(PKT_REQ_ADDRESS, 0xFF, 0, payloadBuf, lcg_rand() & 0xFFFF);
 8001dc6:	f000 fcc3 	bl	8002750 <lcg_rand>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8001e08 <req_Registration+0x84>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	21ff      	movs	r1, #255	@ 0xff
 8001dd6:	2001      	movs	r0, #1
 8001dd8:	f000 f902 	bl	8001fe0 <LoRa_Transmit>
        //printu(" Sent registration request with MeshHeader\r\n");

        // Return to RX mode
        LoRa_startReceiving(&myLoRa);
 8001ddc:	480b      	ldr	r0, [pc, #44]	@ (8001e0c <req_Registration+0x88>)
 8001dde:	f7ff fc85 	bl	80016ec <LoRa_startReceiving>

        // Wait for ACK with MeshHeader
        uint8_t ack = wait_for_ack(5000);
 8001de2:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001de6:	f000 f813 	bl	8001e10 <wait_for_ack>
 8001dea:	4603      	mov	r3, r0
 8001dec:	71bb      	strb	r3, [r7, #6]

        if (ack != 0xFF) {
 8001dee:	79bb      	ldrb	r3, [r7, #6]
 8001df0:	2bff      	cmp	r3, #255	@ 0xff
 8001df2:	e002      	b.n	8001dfa <req_Registration+0x76>
        }
    }
    else
    {
        //printu("Skipped registration, channel busy\r\n");
        LoRa_startReceiving(&myLoRa);
 8001df4:	4805      	ldr	r0, [pc, #20]	@ (8001e0c <req_Registration+0x88>)
 8001df6:	f7ff fc79 	bl	80016ec <LoRa_startReceiving>
    }
}
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	2000023c 	.word	0x2000023c
 8001e04:	08009bd8 	.word	0x08009bd8
 8001e08:	20000454 	.word	0x20000454
 8001e0c:	2000020c 	.word	0x2000020c

08001e10 <wait_for_ack>:

/* ---------------- Wait for ACK with MeshHeader ---------------- */
uint8_t wait_for_ack(uint16_t timeout_ms)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b09c      	sub	sp, #112	@ 0x70
 8001e14:	af02      	add	r7, sp, #8
 8001e16:	4603      	mov	r3, r0
 8001e18:	80fb      	strh	r3, [r7, #6]
    //printu(" Waiting for ACK...\r\n");
    uint32_t start = HAL_GetTick();
 8001e1a:	f000 ff7b 	bl	8002d14 <HAL_GetTick>
 8001e1e:	6638      	str	r0, [r7, #96]	@ 0x60

    while ((HAL_GetTick() - start) < timeout_ms)
 8001e20:	e0bd      	b.n	8001f9e <wait_for_ack+0x18e>
    {
        uint8_t len = LoRa_receive(&myLoRa, rxBuf, sizeof(rxBuf) - 1);
 8001e22:	22ff      	movs	r2, #255	@ 0xff
 8001e24:	4965      	ldr	r1, [pc, #404]	@ (8001fbc <wait_for_ack+0x1ac>)
 8001e26:	4866      	ldr	r0, [pc, #408]	@ (8001fc0 <wait_for_ack+0x1b0>)
 8001e28:	f7ff fc6c 	bl	8001704 <LoRa_receive>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        if (len > 0)
 8001e32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f000 80a6 	beq.w	8001f88 <wait_for_ack+0x178>
        {
            // Check if we have enough bytes for a header
            if (len < sizeof(MeshHeader)) {
 8001e3c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001e40:	2b08      	cmp	r3, #8
 8001e42:	f240 80a5 	bls.w	8001f90 <wait_for_ack+0x180>
                continue;
            }

            MeshHeader *hdr = (MeshHeader *)rxBuf;
 8001e46:	4b5d      	ldr	r3, [pc, #372]	@ (8001fbc <wait_for_ack+0x1ac>)
 8001e48:	65bb      	str	r3, [r7, #88]	@ 0x58

            // Check version
            if (hdr->version != MESH_VERSION) {
 8001e4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	f040 80a0 	bne.w	8001f94 <wait_for_ack+0x184>
                //printu(" Wrong protocol version\r\n");
                continue;
            }

            // Check packet type
            if (hdr->type != PKT_ACK_ADDRESS) {
 8001e54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e56:	785b      	ldrb	r3, [r3, #1]
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	f040 809d 	bne.w	8001f98 <wait_for_ack+0x188>
                continue;  // Not an ACK_ADDRESS packet
            }

            // Check duplicate
            if (isDuplicate(hdr->src, hdr->msg_id)) {
 8001e5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e60:	789a      	ldrb	r2, [r3, #2]
 8001e62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e64:	88db      	ldrh	r3, [r3, #6]
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4610      	mov	r0, r2
 8001e6c:	f000 fc1a 	bl	80026a4 <isDuplicate>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f040 8092 	bne.w	8001f9c <wait_for_ack+0x18c>
                //printu(" Duplicate packet\r\n");
                continue;
            }

            // Remember this packet
            rememberPacket(hdr->src, hdr->msg_id);
 8001e78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e7a:	789a      	ldrb	r2, [r3, #2]
 8001e7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e7e:	88db      	ldrh	r3, [r3, #6]
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	4619      	mov	r1, r3
 8001e84:	4610      	mov	r0, r2
 8001e86:	f000 fc37 	bl	80026f8 <rememberPacket>

            // Extract payload (starts after header)
            uint8_t payloadStart = sizeof(MeshHeader);
 8001e8a:	2309      	movs	r3, #9
 8001e8c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
            uint8_t payloadLen = hdr->payload_len;
 8001e90:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e92:	7a1b      	ldrb	r3, [r3, #8]
 8001e94:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

            if (payloadLen > (len - payloadStart)) {
 8001e98:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8001e9c:	f897 105f 	ldrb.w	r1, [r7, #95]	@ 0x5f
 8001ea0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001ea4:	1acb      	subs	r3, r1, r3
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	dd06      	ble.n	8001eb8 <wait_for_ack+0xa8>
                payloadLen = len - payloadStart;
 8001eaa:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8001eae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            }

            if (payloadLen > 0) {
 8001eb8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d00f      	beq.n	8001ee0 <wait_for_ack+0xd0>
                memcpy(payloadBuf, &rxBuf[payloadStart], payloadLen);
 8001ec0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001ec4:	4a3d      	ldr	r2, [pc, #244]	@ (8001fbc <wait_for_ack+0x1ac>)
 8001ec6:	4413      	add	r3, r2
 8001ec8:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8001ecc:	4619      	mov	r1, r3
 8001ece:	483d      	ldr	r0, [pc, #244]	@ (8001fc4 <wait_for_ack+0x1b4>)
 8001ed0:	f003 ff0d 	bl	8005cee <memcpy>
                payloadBuf[payloadLen] = '\0';
 8001ed4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001ed8:	4a3a      	ldr	r2, [pc, #232]	@ (8001fc4 <wait_for_ack+0x1b4>)
 8001eda:	2100      	movs	r1, #0
 8001edc:	54d1      	strb	r1, [r2, r3]
 8001ede:	e002      	b.n	8001ee6 <wait_for_ack+0xd6>
            } else {
                payloadBuf[0] = '\0';
 8001ee0:	4b38      	ldr	r3, [pc, #224]	@ (8001fc4 <wait_for_ack+0x1b4>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	701a      	strb	r2, [r3, #0]
            }

            //printu(" Received ACK_ADDRESS packet\r\n");

            // Parse payload: format is "UID|nodeId"
            uint32_t r_uid0 = 0, r_uid1 = 0, r_uid2 = 0;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001eea:	2300      	movs	r3, #0
 8001eec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001eee:	2300      	movs	r3, #0
 8001ef0:	647b      	str	r3, [r7, #68]	@ 0x44
            unsigned int assignedId = 0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	643b      	str	r3, [r7, #64]	@ 0x40

            int parsed = sscanf(payloadBuf,
 8001ef6:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001efa:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8001efe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f02:	9301      	str	r3, [sp, #4]
 8001f04:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001f08:	9300      	str	r3, [sp, #0]
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	492e      	ldr	r1, [pc, #184]	@ (8001fc8 <wait_for_ack+0x1b8>)
 8001f0e:	482d      	ldr	r0, [pc, #180]	@ (8001fc4 <wait_for_ack+0x1b4>)
 8001f10:	f003 fdee 	bl	8005af0 <siscanf>
 8001f14:	6538      	str	r0, [r7, #80]	@ 0x50
                                "%08lX-%08lX-%08lX|%u",
                                &r_uid0, &r_uid1, &r_uid2,
                                &assignedId);

            if (parsed == 4)
 8001f16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f18:	2b04      	cmp	r3, #4
 8001f1a:	d135      	bne.n	8001f88 <wait_for_ack+0x178>
            {
                if (r_uid0 == uid[0] && r_uid1 == uid[1] && r_uid2 == uid[2])
 8001f1c:	4b2b      	ldr	r3, [pc, #172]	@ (8001fcc <wait_for_ack+0x1bc>)
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d130      	bne.n	8001f88 <wait_for_ack+0x178>
 8001f26:	4b29      	ldr	r3, [pc, #164]	@ (8001fcc <wait_for_ack+0x1bc>)
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d12b      	bne.n	8001f88 <wait_for_ack+0x178>
 8001f30:	4b26      	ldr	r3, [pc, #152]	@ (8001fcc <wait_for_ack+0x1bc>)
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d126      	bne.n	8001f88 <wait_for_ack+0x178>
                {
                    nodeId = (int)assignedId;
 8001f3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	4b24      	ldr	r3, [pc, #144]	@ (8001fd0 <wait_for_ack+0x1c0>)
 8001f40:	601a      	str	r2, [r3, #0]
                    char msg[50];
                    sprintf(msg, " Node ID assigned: %02d\r\n", nodeId);
 8001f42:	4b23      	ldr	r3, [pc, #140]	@ (8001fd0 <wait_for_ack+0x1c0>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	f107 030c 	add.w	r3, r7, #12
 8001f4a:	4922      	ldr	r1, [pc, #136]	@ (8001fd4 <wait_for_ack+0x1c4>)
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f003 fdad 	bl	8005aac <siprintf>
                    //printu(msg);

                    // Send ACK back to confirm
                    LoRa_Transmit(PKT_ACK, Master, nodeId, "", hdr->msg_id);
 8001f52:	4b21      	ldr	r3, [pc, #132]	@ (8001fd8 <wait_for_ack+0x1c8>)
 8001f54:	7819      	ldrb	r1, [r3, #0]
 8001f56:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd0 <wait_for_ack+0x1c0>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	b2da      	uxtb	r2, r3
 8001f5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f5e:	88db      	ldrh	r3, [r3, #6]
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	9300      	str	r3, [sp, #0]
 8001f64:	4b1d      	ldr	r3, [pc, #116]	@ (8001fdc <wait_for_ack+0x1cc>)
 8001f66:	2005      	movs	r0, #5
 8001f68:	f000 f83a 	bl	8001fe0 <LoRa_Transmit>

                    if (nodeId > 0) {
 8001f6c:	4b18      	ldr	r3, [pc, #96]	@ (8001fd0 <wait_for_ack+0x1c0>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	dd05      	ble.n	8001f80 <wait_for_ack+0x170>
                        flash_save_node_id(nodeId);
 8001f74:	4b16      	ldr	r3, [pc, #88]	@ (8001fd0 <wait_for_ack+0x1c0>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f000 faa0 	bl	80024c0 <flash_save_node_id>
                        //printu("Node ID saved to flash\r\n");
                    }

                    return (uint8_t)nodeId;
 8001f80:	4b13      	ldr	r3, [pc, #76]	@ (8001fd0 <wait_for_ack+0x1c0>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	e014      	b.n	8001fb2 <wait_for_ack+0x1a2>
                }
            } else {
                //printu(" ACK parse failed\r\n");
            }
        }
        HAL_Delay(2);
 8001f88:	2002      	movs	r0, #2
 8001f8a:	f000 fecd 	bl	8002d28 <HAL_Delay>
 8001f8e:	e006      	b.n	8001f9e <wait_for_ack+0x18e>
                continue;
 8001f90:	bf00      	nop
 8001f92:	e004      	b.n	8001f9e <wait_for_ack+0x18e>
                continue;
 8001f94:	bf00      	nop
 8001f96:	e002      	b.n	8001f9e <wait_for_ack+0x18e>
                continue;  // Not an ACK_ADDRESS packet
 8001f98:	bf00      	nop
 8001f9a:	e000      	b.n	8001f9e <wait_for_ack+0x18e>
                continue;
 8001f9c:	bf00      	nop
    while ((HAL_GetTick() - start) < timeout_ms)
 8001f9e:	f000 feb9 	bl	8002d14 <HAL_GetTick>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001fa6:	1ad2      	subs	r2, r2, r3
 8001fa8:	88fb      	ldrh	r3, [r7, #6]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	f4ff af39 	bcc.w	8001e22 <wait_for_ack+0x12>
    }

    //printu(" Timeout waiting for ACK\r\n");
    return 0xFF;
 8001fb0:	23ff      	movs	r3, #255	@ 0xff
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3768      	adds	r7, #104	@ 0x68
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20000254 	.word	0x20000254
 8001fc0:	2000020c 	.word	0x2000020c
 8001fc4:	20000454 	.word	0x20000454
 8001fc8:	08009bec 	.word	0x08009bec
 8001fcc:	2000023c 	.word	0x2000023c
 8001fd0:	20000248 	.word	0x20000248
 8001fd4:	08009c04 	.word	0x08009c04
 8001fd8:	20000000 	.word	0x20000000
 8001fdc:	08009c24 	.word	0x08009c24

08001fe0 <LoRa_Transmit>:

/* -------------- Transmit with MeshHeader ------------- */
uint8_t LoRa_Transmit(uint8_t type, uint8_t dst, uint8_t src, const char *payload, uint16_t msg_id)
{
 8001fe0:	b590      	push	{r4, r7, lr}
 8001fe2:	b09d      	sub	sp, #116	@ 0x74
 8001fe4:	af02      	add	r7, sp, #8
 8001fe6:	603b      	str	r3, [r7, #0]
 8001fe8:	4603      	mov	r3, r0
 8001fea:	71fb      	strb	r3, [r7, #7]
 8001fec:	460b      	mov	r3, r1
 8001fee:	71bb      	strb	r3, [r7, #6]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	717b      	strb	r3, [r7, #5]
    MeshHeader hdr;
    uint8_t payload_len = payload ? strlen(payload) : 0;
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d005      	beq.n	8002006 <LoRa_Transmit+0x26>
 8001ffa:	6838      	ldr	r0, [r7, #0]
 8001ffc:	f7fe f8a8 	bl	8000150 <strlen>
 8002000:	4603      	mov	r3, r0
 8002002:	b2db      	uxtb	r3, r3
 8002004:	e000      	b.n	8002008 <LoRa_Transmit+0x28>
 8002006:	2300      	movs	r3, #0
 8002008:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    uint16_t total_len = sizeof(MeshHeader) + payload_len;
 800200c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002010:	b29b      	uxth	r3, r3
 8002012:	3309      	adds	r3, #9
 8002014:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

    hdr.version = MESH_VERSION;
 8002018:	2301      	movs	r3, #1
 800201a:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
    hdr.type = type;
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
    hdr.src = src;
 8002024:	797b      	ldrb	r3, [r7, #5]
 8002026:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
    hdr.dest = dst;
 800202a:	79bb      	ldrb	r3, [r7, #6]
 800202c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
    hdr.ttl = 5;
 8002030:	2305      	movs	r3, #5
 8002032:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    hdr.flags = 0;
 8002036:	2300      	movs	r3, #0
 8002038:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    hdr.msg_id = msg_id;
 800203c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8002040:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    hdr.payload_len = payload_len;
 8002044:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002048:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60

    // Ensure radio in standby before TX
    LoRa_gotoMode(&myLoRa, STNBY_MODE);
 800204c:	2101      	movs	r1, #1
 800204e:	4825      	ldr	r0, [pc, #148]	@ (80020e4 <LoRa_Transmit+0x104>)
 8002050:	f7ff f847 	bl	80010e2 <LoRa_gotoMode>
    HAL_Delay(2);
 8002054:	2002      	movs	r0, #2
 8002056:	f000 fe67 	bl	8002d28 <HAL_Delay>

    // Print debug info
    char dbg[80];
    sprintf(dbg, " TX: type=%d, dst=%d, src=%d, msg_id=%d\r\n",
 800205a:	79f9      	ldrb	r1, [r7, #7]
 800205c:	79bc      	ldrb	r4, [r7, #6]
 800205e:	797b      	ldrb	r3, [r7, #5]
 8002060:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 8002064:	f107 0008 	add.w	r0, r7, #8
 8002068:	9201      	str	r2, [sp, #4]
 800206a:	9300      	str	r3, [sp, #0]
 800206c:	4623      	mov	r3, r4
 800206e:	460a      	mov	r2, r1
 8002070:	491d      	ldr	r1, [pc, #116]	@ (80020e8 <LoRa_Transmit+0x108>)
 8002072:	f003 fd1b 	bl	8005aac <siprintf>
            type, dst, src, msg_id);
    //printu(dbg);

    if (payload_len > 0) {
 8002076:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800207a:	2b00      	cmp	r3, #0
 800207c:	d006      	beq.n	800208c <LoRa_Transmit+0xac>
        sprintf(dbg, "    Payload: %s\r\n", payload);
 800207e:	f107 0308 	add.w	r3, r7, #8
 8002082:	683a      	ldr	r2, [r7, #0]
 8002084:	4919      	ldr	r1, [pc, #100]	@ (80020ec <LoRa_Transmit+0x10c>)
 8002086:	4618      	mov	r0, r3
 8002088:	f003 fd10 	bl	8005aac <siprintf>
        //printu(dbg);
    }

    // Build complete packet in txBuf
    memcpy(txBuf, &hdr, sizeof(MeshHeader));
 800208c:	4b18      	ldr	r3, [pc, #96]	@ (80020f0 <LoRa_Transmit+0x110>)
 800208e:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8002092:	ca07      	ldmia	r2, {r0, r1, r2}
 8002094:	c303      	stmia	r3!, {r0, r1}
 8002096:	701a      	strb	r2, [r3, #0]
    if (payload_len > 0) {
 8002098:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800209c:	2b00      	cmp	r3, #0
 800209e:	d006      	beq.n	80020ae <LoRa_Transmit+0xce>
        memcpy(txBuf + sizeof(MeshHeader), payload, payload_len);
 80020a0:	4814      	ldr	r0, [pc, #80]	@ (80020f4 <LoRa_Transmit+0x114>)
 80020a2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80020a6:	461a      	mov	r2, r3
 80020a8:	6839      	ldr	r1, [r7, #0]
 80020aa:	f003 fe20 	bl	8005cee <memcpy>
    }

    // Transmit using existing LoRa library function
    uint16_t tx = LoRa_transmit(&myLoRa, txBuf, total_len, 2000);
 80020ae:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80020b2:	b2da      	uxtb	r2, r3
 80020b4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80020b8:	490d      	ldr	r1, [pc, #52]	@ (80020f0 <LoRa_Transmit+0x110>)
 80020ba:	480a      	ldr	r0, [pc, #40]	@ (80020e4 <LoRa_Transmit+0x104>)
 80020bc:	f7ff fabe 	bl	800163c <LoRa_transmit>
 80020c0:	4603      	mov	r3, r0
 80020c2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

    // After TX, resume RX
    LoRa_startReceiving(&myLoRa);
 80020c6:	4807      	ldr	r0, [pc, #28]	@ (80020e4 <LoRa_Transmit+0x104>)
 80020c8:	f7ff fb10 	bl	80016ec <LoRa_startReceiving>

    return (tx == 1) ? 1 : 0;
 80020cc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	bf0c      	ite	eq
 80020d4:	2301      	moveq	r3, #1
 80020d6:	2300      	movne	r3, #0
 80020d8:	b2db      	uxtb	r3, r3
}
 80020da:	4618      	mov	r0, r3
 80020dc:	376c      	adds	r7, #108	@ 0x6c
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd90      	pop	{r4, r7, pc}
 80020e2:	bf00      	nop
 80020e4:	2000020c 	.word	0x2000020c
 80020e8:	08009c28 	.word	0x08009c28
 80020ec:	08009c58 	.word	0x08009c58
 80020f0:	20000354 	.word	0x20000354
 80020f4:	2000035d 	.word	0x2000035d

080020f8 <LoRa_StartPollingnode>:

/* ---------- Main polling function with MeshHeader ---------- */
void LoRa_StartPollingnode(void)
{
 80020f8:	b590      	push	{r4, r7, lr}
 80020fa:	b0a7      	sub	sp, #156	@ 0x9c
 80020fc:	af02      	add	r7, sp, #8
    uint8_t len;

    if (nodeId == 0)
 80020fe:	4b6c      	ldr	r3, [pc, #432]	@ (80022b0 <LoRa_StartPollingnode+0x1b8>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	f000 80c8 	beq.w	8002298 <LoRa_StartPollingnode+0x1a0>
        return;

    len = LoRa_receive(&myLoRa, rxBuf, sizeof(rxBuf) - 1);
 8002108:	22ff      	movs	r2, #255	@ 0xff
 800210a:	496a      	ldr	r1, [pc, #424]	@ (80022b4 <LoRa_StartPollingnode+0x1bc>)
 800210c:	486a      	ldr	r0, [pc, #424]	@ (80022b8 <LoRa_StartPollingnode+0x1c0>)
 800210e:	f7ff faf9 	bl	8001704 <LoRa_receive>
 8002112:	4603      	mov	r3, r0
 8002114:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e

    if (len > 0)
 8002118:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800211c:	2b00      	cmp	r3, #0
 800211e:	f000 80c4 	beq.w	80022aa <LoRa_StartPollingnode+0x1b2>
    {
        // Check if we have enough bytes for a header
        if (len < sizeof(MeshHeader)) {
 8002122:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8002126:	2b08      	cmp	r3, #8
 8002128:	f240 80b8 	bls.w	800229c <LoRa_StartPollingnode+0x1a4>
            return;
        }

        MeshHeader *hdr = (MeshHeader *)rxBuf;
 800212c:	4b61      	ldr	r3, [pc, #388]	@ (80022b4 <LoRa_StartPollingnode+0x1bc>)
 800212e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

        // Check version
        if (hdr->version != MESH_VERSION) {
 8002132:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b01      	cmp	r3, #1
 800213a:	f040 80b1 	bne.w	80022a0 <LoRa_StartPollingnode+0x1a8>
            return;
        }

        // Check if packet is for us (or broadcast 0xFF)
        if (hdr->dest != nodeId && hdr->dest != 0xFF) {
 800213e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002142:	78db      	ldrb	r3, [r3, #3]
 8002144:	461a      	mov	r2, r3
 8002146:	4b5a      	ldr	r3, [pc, #360]	@ (80022b0 <LoRa_StartPollingnode+0x1b8>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	429a      	cmp	r2, r3
 800214c:	d005      	beq.n	800215a <LoRa_StartPollingnode+0x62>
 800214e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002152:	78db      	ldrb	r3, [r3, #3]
 8002154:	2bff      	cmp	r3, #255	@ 0xff
 8002156:	f040 80a5 	bne.w	80022a4 <LoRa_StartPollingnode+0x1ac>
            return;
        }

        // Check duplicate
        if (isDuplicate(hdr->src, hdr->msg_id)) {
 800215a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800215e:	789a      	ldrb	r2, [r3, #2]
 8002160:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002164:	88db      	ldrh	r3, [r3, #6]
 8002166:	b29b      	uxth	r3, r3
 8002168:	4619      	mov	r1, r3
 800216a:	4610      	mov	r0, r2
 800216c:	f000 fa9a 	bl	80026a4 <isDuplicate>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	f040 8098 	bne.w	80022a8 <LoRa_StartPollingnode+0x1b0>
            //printu(" Duplicate packet ignored\r\n");
            return;
        }

        // Remember this packet
        rememberPacket(hdr->src, hdr->msg_id);
 8002178:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800217c:	789a      	ldrb	r2, [r3, #2]
 800217e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002182:	88db      	ldrh	r3, [r3, #6]
 8002184:	b29b      	uxth	r3, r3
 8002186:	4619      	mov	r1, r3
 8002188:	4610      	mov	r0, r2
 800218a:	f000 fab5 	bl	80026f8 <rememberPacket>

        // Extract payload
        uint8_t payloadStart = sizeof(MeshHeader);
 800218e:	2309      	movs	r3, #9
 8002190:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        uint8_t payloadLen = hdr->payload_len;
 8002194:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002198:	7a1b      	ldrb	r3, [r3, #8]
 800219a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

        if (payloadLen > (len - payloadStart)) {
 800219e:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 80021a2:	f897 108e 	ldrb.w	r1, [r7, #142]	@ 0x8e
 80021a6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80021aa:	1acb      	subs	r3, r1, r3
 80021ac:	429a      	cmp	r2, r3
 80021ae:	dd06      	ble.n	80021be <LoRa_StartPollingnode+0xc6>
            payloadLen = len - payloadStart;
 80021b0:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 80021b4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
        }

        if (payloadLen > 0) {
 80021be:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00f      	beq.n	80021e6 <LoRa_StartPollingnode+0xee>
            memcpy(payloadBuf, &rxBuf[payloadStart], payloadLen);
 80021c6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80021ca:	4a3a      	ldr	r2, [pc, #232]	@ (80022b4 <LoRa_StartPollingnode+0x1bc>)
 80021cc:	4413      	add	r3, r2
 80021ce:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 80021d2:	4619      	mov	r1, r3
 80021d4:	4839      	ldr	r0, [pc, #228]	@ (80022bc <LoRa_StartPollingnode+0x1c4>)
 80021d6:	f003 fd8a 	bl	8005cee <memcpy>
            payloadBuf[payloadLen] = '\0';
 80021da:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80021de:	4a37      	ldr	r2, [pc, #220]	@ (80022bc <LoRa_StartPollingnode+0x1c4>)
 80021e0:	2100      	movs	r1, #0
 80021e2:	54d1      	strb	r1, [r2, r3]
 80021e4:	e002      	b.n	80021ec <LoRa_StartPollingnode+0xf4>
        } else {
            payloadBuf[0] = '\0';
 80021e6:	4b35      	ldr	r3, [pc, #212]	@ (80022bc <LoRa_StartPollingnode+0x1c4>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	701a      	strb	r2, [r3, #0]
        }

        // Print debug info
        char dbg[100];
        sprintf(dbg, " RX: type=%d, src=%d, dst=%d, msg_id=%d\r\n",
                hdr->type, hdr->src, hdr->dest, hdr->msg_id);
 80021ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80021f0:	785b      	ldrb	r3, [r3, #1]
        sprintf(dbg, " RX: type=%d, src=%d, dst=%d, msg_id=%d\r\n",
 80021f2:	4619      	mov	r1, r3
                hdr->type, hdr->src, hdr->dest, hdr->msg_id);
 80021f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80021f8:	789b      	ldrb	r3, [r3, #2]
        sprintf(dbg, " RX: type=%d, src=%d, dst=%d, msg_id=%d\r\n",
 80021fa:	461c      	mov	r4, r3
                hdr->type, hdr->src, hdr->dest, hdr->msg_id);
 80021fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002200:	78db      	ldrb	r3, [r3, #3]
        sprintf(dbg, " RX: type=%d, src=%d, dst=%d, msg_id=%d\r\n",
 8002202:	461a      	mov	r2, r3
                hdr->type, hdr->src, hdr->dest, hdr->msg_id);
 8002204:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002208:	88db      	ldrh	r3, [r3, #6]
 800220a:	b29b      	uxth	r3, r3
        sprintf(dbg, " RX: type=%d, src=%d, dst=%d, msg_id=%d\r\n",
 800220c:	f107 0020 	add.w	r0, r7, #32
 8002210:	9301      	str	r3, [sp, #4]
 8002212:	9200      	str	r2, [sp, #0]
 8002214:	4623      	mov	r3, r4
 8002216:	460a      	mov	r2, r1
 8002218:	4929      	ldr	r1, [pc, #164]	@ (80022c0 <LoRa_StartPollingnode+0x1c8>)
 800221a:	f003 fc47 	bl	8005aac <siprintf>
        //printu(dbg);

        if (payloadLen > 0 && payloadLen < 100) {
 800221e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00a      	beq.n	800223c <LoRa_StartPollingnode+0x144>
 8002226:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800222a:	2b63      	cmp	r3, #99	@ 0x63
 800222c:	d806      	bhi.n	800223c <LoRa_StartPollingnode+0x144>
            sprintf(dbg, "    Payload: %s\r\n", payloadBuf);
 800222e:	f107 0320 	add.w	r3, r7, #32
 8002232:	4a22      	ldr	r2, [pc, #136]	@ (80022bc <LoRa_StartPollingnode+0x1c4>)
 8002234:	4923      	ldr	r1, [pc, #140]	@ (80022c4 <LoRa_StartPollingnode+0x1cc>)
 8002236:	4618      	mov	r0, r3
 8002238:	f003 fc38 	bl	8005aac <siprintf>
            //rintu(dbg);
        }

        // Handle different packet types
        switch (hdr->type) {
 800223c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002240:	785b      	ldrb	r3, [r3, #1]
 8002242:	2b03      	cmp	r3, #3
 8002244:	d002      	beq.n	800224c <LoRa_StartPollingnode+0x154>
 8002246:	2b05      	cmp	r3, #5
 8002248:	d01b      	beq.n	8002282 <LoRa_StartPollingnode+0x18a>
                // Handle ACK if needed
                break;

            default:
                // Unknown packet type
                break;
 800224a:	e01b      	b.n	8002284 <LoRa_StartPollingnode+0x18c>
                LoRa_Transmit(PKT_ACK, hdr->src, nodeId, "", hdr->msg_id);
 800224c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002250:	7899      	ldrb	r1, [r3, #2]
 8002252:	4b17      	ldr	r3, [pc, #92]	@ (80022b0 <LoRa_StartPollingnode+0x1b8>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	b2da      	uxtb	r2, r3
 8002258:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800225c:	88db      	ldrh	r3, [r3, #6]
 800225e:	b29b      	uxth	r3, r3
 8002260:	9300      	str	r3, [sp, #0]
 8002262:	4b19      	ldr	r3, [pc, #100]	@ (80022c8 <LoRa_StartPollingnode+0x1d0>)
 8002264:	2005      	movs	r0, #5
 8002266:	f7ff febb 	bl	8001fe0 <LoRa_Transmit>
                handle_req_data(hdr->src, lcg_rand() & 0xFFFF);
 800226a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800226e:	789c      	ldrb	r4, [r3, #2]
 8002270:	f000 fa6e 	bl	8002750 <lcg_rand>
 8002274:	4603      	mov	r3, r0
 8002276:	b29b      	uxth	r3, r3
 8002278:	4619      	mov	r1, r3
 800227a:	4620      	mov	r0, r4
 800227c:	f000 f828 	bl	80022d0 <handle_req_data>
                break;
 8002280:	e000      	b.n	8002284 <LoRa_StartPollingnode+0x18c>
                break;
 8002282:	bf00      	nop
        }

        char rssi[32];
        sprintf(rssi, "    RSSI: %d dBm\r\n", LoRa_getRSSI(&myLoRa));
 8002284:	480c      	ldr	r0, [pc, #48]	@ (80022b8 <LoRa_StartPollingnode+0x1c0>)
 8002286:	f7ff fa86 	bl	8001796 <LoRa_getRSSI>
 800228a:	4602      	mov	r2, r0
 800228c:	463b      	mov	r3, r7
 800228e:	490f      	ldr	r1, [pc, #60]	@ (80022cc <LoRa_StartPollingnode+0x1d4>)
 8002290:	4618      	mov	r0, r3
 8002292:	f003 fc0b 	bl	8005aac <siprintf>
 8002296:	e008      	b.n	80022aa <LoRa_StartPollingnode+0x1b2>
        return;
 8002298:	bf00      	nop
 800229a:	e006      	b.n	80022aa <LoRa_StartPollingnode+0x1b2>
            return;
 800229c:	bf00      	nop
 800229e:	e004      	b.n	80022aa <LoRa_StartPollingnode+0x1b2>
            return;
 80022a0:	bf00      	nop
 80022a2:	e002      	b.n	80022aa <LoRa_StartPollingnode+0x1b2>
            return;
 80022a4:	bf00      	nop
 80022a6:	e000      	b.n	80022aa <LoRa_StartPollingnode+0x1b2>
            return;
 80022a8:	bf00      	nop
        //printu(rssi);
    }
}
 80022aa:	3794      	adds	r7, #148	@ 0x94
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd90      	pop	{r4, r7, pc}
 80022b0:	20000248 	.word	0x20000248
 80022b4:	20000254 	.word	0x20000254
 80022b8:	2000020c 	.word	0x2000020c
 80022bc:	20000454 	.word	0x20000454
 80022c0:	08009c6c 	.word	0x08009c6c
 80022c4:	08009c58 	.word	0x08009c58
 80022c8:	08009c24 	.word	0x08009c24
 80022cc:	08009c9c 	.word	0x08009c9c

080022d0 <handle_req_data>:
/* ---------- Handle REQ_DATA with MeshHeader ---------- */
void handle_req_data(uint8_t src_id, uint16_t msg_id)
{
 80022d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022d4:	b090      	sub	sp, #64	@ 0x40
 80022d6:	af0c      	add	r7, sp, #48	@ 0x30
 80022d8:	4603      	mov	r3, r0
 80022da:	460a      	mov	r2, r1
 80022dc:	73fb      	strb	r3, [r7, #15]
 80022de:	4613      	mov	r3, r2
 80022e0:	81bb      	strh	r3, [r7, #12]
    // Generate random sensor values
    dp       = rand_range(1200.0f, 1300.0f);
 80022e2:	493d      	ldr	r1, [pc, #244]	@ (80023d8 <handle_req_data+0x108>)
 80022e4:	483d      	ldr	r0, [pc, #244]	@ (80023dc <handle_req_data+0x10c>)
 80022e6:	f000 fa4d 	bl	8002784 <rand_range>
 80022ea:	4603      	mov	r3, r0
 80022ec:	4a3c      	ldr	r2, [pc, #240]	@ (80023e0 <handle_req_data+0x110>)
 80022ee:	6013      	str	r3, [r2, #0]
    t_in     = rand_range(10.0f, 20.0f);
 80022f0:	493c      	ldr	r1, [pc, #240]	@ (80023e4 <handle_req_data+0x114>)
 80022f2:	483d      	ldr	r0, [pc, #244]	@ (80023e8 <handle_req_data+0x118>)
 80022f4:	f000 fa46 	bl	8002784 <rand_range>
 80022f8:	4603      	mov	r3, r0
 80022fa:	4a3c      	ldr	r2, [pc, #240]	@ (80023ec <handle_req_data+0x11c>)
 80022fc:	6013      	str	r3, [r2, #0]
    t_out    = rand_range(170.0f, 190.0f);
 80022fe:	493c      	ldr	r1, [pc, #240]	@ (80023f0 <handle_req_data+0x120>)
 8002300:	483c      	ldr	r0, [pc, #240]	@ (80023f4 <handle_req_data+0x124>)
 8002302:	f000 fa3f 	bl	8002784 <rand_range>
 8002306:	4603      	mov	r3, r0
 8002308:	4a3b      	ldr	r2, [pc, #236]	@ (80023f8 <handle_req_data+0x128>)
 800230a:	6013      	str	r3, [r2, #0]
    p_header = rand_range(55.0f, 65.0f);
 800230c:	493b      	ldr	r1, [pc, #236]	@ (80023fc <handle_req_data+0x12c>)
 800230e:	483c      	ldr	r0, [pc, #240]	@ (8002400 <handle_req_data+0x130>)
 8002310:	f000 fa38 	bl	8002784 <rand_range>
 8002314:	4603      	mov	r3, r0
 8002316:	4a3b      	ldr	r2, [pc, #236]	@ (8002404 <handle_req_data+0x134>)
 8002318:	6013      	str	r3, [r2, #0]
    pm       = rand_range(10.0f, 15.0f);
 800231a:	493b      	ldr	r1, [pc, #236]	@ (8002408 <handle_req_data+0x138>)
 800231c:	4832      	ldr	r0, [pc, #200]	@ (80023e8 <handle_req_data+0x118>)
 800231e:	f000 fa31 	bl	8002784 <rand_range>
 8002322:	4603      	mov	r3, r0
 8002324:	4a39      	ldr	r2, [pc, #228]	@ (800240c <handle_req_data+0x13c>)
 8002326:	6013      	str	r3, [r2, #0]
    cleaning = (lcg_rand() % 2) ? 1 : 0;
 8002328:	f000 fa12 	bl	8002750 <lcg_rand>
 800232c:	4603      	mov	r3, r0
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	2b00      	cmp	r3, #0
 8002334:	bf14      	ite	ne
 8002336:	2301      	movne	r3, #1
 8002338:	2300      	moveq	r3, #0
 800233a:	b2db      	uxtb	r3, r3
 800233c:	461a      	mov	r2, r3
 800233e:	4b34      	ldr	r3, [pc, #208]	@ (8002410 <handle_req_data+0x140>)
 8002340:	701a      	strb	r2, [r3, #0]

    // Format sensor data
    snprintf(payloadBuf, sizeof(payloadBuf),
 8002342:	4b27      	ldr	r3, [pc, #156]	@ (80023e0 <handle_req_data+0x110>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f7fe f86e 	bl	8000428 <__aeabi_f2d>
 800234c:	4604      	mov	r4, r0
 800234e:	460d      	mov	r5, r1
 8002350:	4b26      	ldr	r3, [pc, #152]	@ (80023ec <handle_req_data+0x11c>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe f867 	bl	8000428 <__aeabi_f2d>
 800235a:	4680      	mov	r8, r0
 800235c:	4689      	mov	r9, r1
 800235e:	4b26      	ldr	r3, [pc, #152]	@ (80023f8 <handle_req_data+0x128>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4618      	mov	r0, r3
 8002364:	f7fe f860 	bl	8000428 <__aeabi_f2d>
 8002368:	4682      	mov	sl, r0
 800236a:	468b      	mov	fp, r1
 800236c:	4b25      	ldr	r3, [pc, #148]	@ (8002404 <handle_req_data+0x134>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4618      	mov	r0, r3
 8002372:	f7fe f859 	bl	8000428 <__aeabi_f2d>
 8002376:	e9c7 0100 	strd	r0, r1, [r7]
 800237a:	4b24      	ldr	r3, [pc, #144]	@ (800240c <handle_req_data+0x13c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4618      	mov	r0, r3
 8002380:	f7fe f852 	bl	8000428 <__aeabi_f2d>
 8002384:	4602      	mov	r2, r0
 8002386:	460b      	mov	r3, r1
 8002388:	4921      	ldr	r1, [pc, #132]	@ (8002410 <handle_req_data+0x140>)
 800238a:	7809      	ldrb	r1, [r1, #0]
 800238c:	910a      	str	r1, [sp, #40]	@ 0x28
 800238e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002392:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002396:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800239a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800239e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80023a2:	e9cd 4500 	strd	r4, r5, [sp]
 80023a6:	4a1b      	ldr	r2, [pc, #108]	@ (8002414 <handle_req_data+0x144>)
 80023a8:	2180      	movs	r1, #128	@ 0x80
 80023aa:	481b      	ldr	r0, [pc, #108]	@ (8002418 <handle_req_data+0x148>)
 80023ac:	f003 fb48 	bl	8005a40 <sniprintf>
             "%.1f,%.1f,%.1f,%.1f,%.1f,%d",
             dp, t_in, t_out, p_header, pm, cleaning);

    // Send sensor data with MeshHeader
    LoRa_Transmit(PKT_SENSOR_DATA, src_id, nodeId, payloadBuf, lcg_rand() & 0xFFFF);
 80023b0:	4b1a      	ldr	r3, [pc, #104]	@ (800241c <handle_req_data+0x14c>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	b2dc      	uxtb	r4, r3
 80023b6:	f000 f9cb 	bl	8002750 <lcg_rand>
 80023ba:	4603      	mov	r3, r0
 80023bc:	b29b      	uxth	r3, r3
 80023be:	7bf9      	ldrb	r1, [r7, #15]
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	4b15      	ldr	r3, [pc, #84]	@ (8002418 <handle_req_data+0x148>)
 80023c4:	4622      	mov	r2, r4
 80023c6:	2004      	movs	r0, #4
 80023c8:	f7ff fe0a 	bl	8001fe0 <LoRa_Transmit>
}
 80023cc:	bf00      	nop
 80023ce:	3710      	adds	r7, #16
 80023d0:	46bd      	mov	sp, r7
 80023d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023d6:	bf00      	nop
 80023d8:	44a28000 	.word	0x44a28000
 80023dc:	44960000 	.word	0x44960000
 80023e0:	20000004 	.word	0x20000004
 80023e4:	41a00000 	.word	0x41a00000
 80023e8:	41200000 	.word	0x41200000
 80023ec:	20000008 	.word	0x20000008
 80023f0:	433e0000 	.word	0x433e0000
 80023f4:	432a0000 	.word	0x432a0000
 80023f8:	2000000c 	.word	0x2000000c
 80023fc:	42820000 	.word	0x42820000
 8002400:	425c0000 	.word	0x425c0000
 8002404:	20000010 	.word	0x20000010
 8002408:	41700000 	.word	0x41700000
 800240c:	20000014 	.word	0x20000014
 8002410:	2000024c 	.word	0x2000024c
 8002414:	08009cb0 	.word	0x08009cb0
 8002418:	20000454 	.word	0x20000454
 800241c:	20000248 	.word	0x20000248

08002420 <flash_erase_node_page>:

/* ==================== FLASH STORAGE FOR NODE ID ==================== */

void flash_erase_node_page(void) {
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 8002426:	f000 fdf7 	bl	8003018 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase = {0};
 800242a:	f107 0308 	add.w	r3, r7, #8
 800242e:	2200      	movs	r2, #0
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	605a      	str	r2, [r3, #4]
 8002434:	609a      	str	r2, [r3, #8]
 8002436:	60da      	str	r2, [r3, #12]
    erase.TypeErase = FLASH_TYPEERASE_PAGES;
 8002438:	2300      	movs	r3, #0
 800243a:	60bb      	str	r3, [r7, #8]
    erase.PageAddress = FLASH_STORAGE_START;
 800243c:	4b09      	ldr	r3, [pc, #36]	@ (8002464 <flash_erase_node_page+0x44>)
 800243e:	613b      	str	r3, [r7, #16]
    erase.NbPages = 1;  // 1KB page for F103
 8002440:	2301      	movs	r3, #1
 8002442:	617b      	str	r3, [r7, #20]

    uint32_t page_error = 0;
 8002444:	2300      	movs	r3, #0
 8002446:	607b      	str	r3, [r7, #4]
    HAL_FLASHEx_Erase(&erase, &page_error);
 8002448:	1d3a      	adds	r2, r7, #4
 800244a:	f107 0308 	add.w	r3, r7, #8
 800244e:	4611      	mov	r1, r2
 8002450:	4618      	mov	r0, r3
 8002452:	f000 fec9 	bl	80031e8 <HAL_FLASHEx_Erase>

    HAL_FLASH_Lock();
 8002456:	f000 fe05 	bl	8003064 <HAL_FLASH_Lock>
}
 800245a:	bf00      	nop
 800245c:	3718      	adds	r7, #24
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	0800fc00 	.word	0x0800fc00

08002468 <flash_read_node_id>:

uint8_t flash_read_node_id(void) {
 8002468:	b590      	push	{r4, r7, lr}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
    stored_data_t* data = (stored_data_t*)FLASH_STORAGE_START;
 800246e:	4b12      	ldr	r3, [pc, #72]	@ (80024b8 <flash_read_node_id+0x50>)
 8002470:	607b      	str	r3, [r7, #4]

    if (data->magic == FLASH_MAGIC_NUMBER &&
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a11      	ldr	r2, [pc, #68]	@ (80024bc <flash_read_node_id+0x54>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d118      	bne.n	80024ae <flash_read_node_id+0x46>
        data->checksum == calculate_checksum(data->counter, data->device_id)) {
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	68dc      	ldr	r4, [r3, #12]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685a      	ldr	r2, [r3, #4]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	4619      	mov	r1, r3
 800248a:	4610      	mov	r0, r2
 800248c:	f000 f874 	bl	8002578 <calculate_checksum>
 8002490:	4603      	mov	r3, r0
    if (data->magic == FLASH_MAGIC_NUMBER &&
 8002492:	429c      	cmp	r4, r3
 8002494:	d10b      	bne.n	80024ae <flash_read_node_id+0x46>

        if (data->counter <= 99 && data->counter != 0) {
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	2b63      	cmp	r3, #99	@ 0x63
 800249c:	d807      	bhi.n	80024ae <flash_read_node_id+0x46>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d003      	beq.n	80024ae <flash_read_node_id+0x46>
            return (uint8_t)data->counter;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	e000      	b.n	80024b0 <flash_read_node_id+0x48>
        }
    }

    return 0xFF;  // Invalid or no data
 80024ae:	23ff      	movs	r3, #255	@ 0xff
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd90      	pop	{r4, r7, pc}
 80024b8:	0800fc00 	.word	0x0800fc00
 80024bc:	55aa1234 	.word	0x55aa1234

080024c0 <flash_save_node_id>:

void flash_save_node_id(uint8_t node_id) {
 80024c0:	b5b0      	push	{r4, r5, r7, lr}
 80024c2:	b094      	sub	sp, #80	@ 0x50
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	71fb      	strb	r3, [r7, #7]
    stored_data_t data;

    uint32_t device_id = (uid[0] ^ uid[1] ^ uid[2]) & 0x00FFFFFF;
 80024ca:	4b28      	ldr	r3, [pc, #160]	@ (800256c <flash_save_node_id+0xac>)
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	4b27      	ldr	r3, [pc, #156]	@ (800256c <flash_save_node_id+0xac>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	405a      	eors	r2, r3
 80024d4:	4b25      	ldr	r3, [pc, #148]	@ (800256c <flash_save_node_id+0xac>)
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	4053      	eors	r3, r2
 80024da:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80024de:	64bb      	str	r3, [r7, #72]	@ 0x48

    data.magic = FLASH_MAGIC_NUMBER;
 80024e0:	4b23      	ldr	r3, [pc, #140]	@ (8002570 <flash_save_node_id+0xb0>)
 80024e2:	633b      	str	r3, [r7, #48]	@ 0x30
    data.counter = node_id;           // Store node ID in counter field
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	637b      	str	r3, [r7, #52]	@ 0x34
    data.device_id = device_id;       // Store device ID
 80024e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024ea:	63bb      	str	r3, [r7, #56]	@ 0x38
    data.checksum = calculate_checksum(data.counter, data.device_id);
 80024ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80024f0:	4611      	mov	r1, r2
 80024f2:	4618      	mov	r0, r3
 80024f4:	f000 f840 	bl	8002578 <calculate_checksum>
 80024f8:	4603      	mov	r3, r0
 80024fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

    flash_erase_node_page();
 80024fc:	f7ff ff90 	bl	8002420 <flash_erase_node_page>

    HAL_FLASH_Unlock();
 8002500:	f000 fd8a 	bl	8003018 <HAL_FLASH_Unlock>

    uint8_t* data_ptr = (uint8_t*)&data;
 8002504:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002508:	647b      	str	r3, [r7, #68]	@ 0x44
    for (uint32_t i = 0; i < sizeof(data); i += 4) {
 800250a:	2300      	movs	r3, #0
 800250c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800250e:	e013      	b.n	8002538 <flash_save_node_id+0x78>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 8002510:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002512:	f103 6100 	add.w	r1, r3, #134217728	@ 0x8000000
 8002516:	f501 417c 	add.w	r1, r1, #64512	@ 0xfc00
                         FLASH_STORAGE_START + i,
                         *(uint32_t*)(data_ptr + i));
 800251a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800251c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800251e:	4413      	add	r3, r2
 8002520:	681b      	ldr	r3, [r3, #0]
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 8002522:	2200      	movs	r2, #0
 8002524:	461c      	mov	r4, r3
 8002526:	4615      	mov	r5, r2
 8002528:	4622      	mov	r2, r4
 800252a:	462b      	mov	r3, r5
 800252c:	2002      	movs	r0, #2
 800252e:	f000 fd03 	bl	8002f38 <HAL_FLASH_Program>
    for (uint32_t i = 0; i < sizeof(data); i += 4) {
 8002532:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002534:	3304      	adds	r3, #4
 8002536:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002538:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800253a:	2b0f      	cmp	r3, #15
 800253c:	d9e8      	bls.n	8002510 <flash_save_node_id+0x50>
    }

    HAL_FLASH_Lock();
 800253e:	f000 fd91 	bl	8003064 <HAL_FLASH_Lock>

    uint8_t verify_id = flash_read_node_id();
 8002542:	f7ff ff91 	bl	8002468 <flash_read_node_id>
 8002546:	4603      	mov	r3, r0
 8002548:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (verify_id != node_id) {
 800254c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	429a      	cmp	r2, r3
 8002554:	d106      	bne.n	8002564 <flash_save_node_id+0xa4>
        //printu("Flash write verification failed!\r\n");
    } else {
        char msg[40];
        snprintf(msg, sizeof(msg),"Node ID %02d saved\r\n", node_id);
 8002556:	79fb      	ldrb	r3, [r7, #7]
 8002558:	f107 0008 	add.w	r0, r7, #8
 800255c:	4a05      	ldr	r2, [pc, #20]	@ (8002574 <flash_save_node_id+0xb4>)
 800255e:	2128      	movs	r1, #40	@ 0x28
 8002560:	f003 fa6e 	bl	8005a40 <sniprintf>
        //printu(msg);
    }
}
 8002564:	bf00      	nop
 8002566:	3750      	adds	r7, #80	@ 0x50
 8002568:	46bd      	mov	sp, r7
 800256a:	bdb0      	pop	{r4, r5, r7, pc}
 800256c:	2000023c 	.word	0x2000023c
 8002570:	55aa1234 	.word	0x55aa1234
 8002574:	08009ccc 	.word	0x08009ccc

08002578 <calculate_checksum>:

uint32_t calculate_checksum(uint32_t counter, uint32_t device_id) {
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
    return counter ^ device_id ^ 0xDEADBEEF;
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	405a      	eors	r2, r3
 8002588:	4b03      	ldr	r3, [pc, #12]	@ (8002598 <calculate_checksum+0x20>)
 800258a:	4053      	eors	r3, r2
}
 800258c:	4618      	mov	r0, r3
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	bc80      	pop	{r7}
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	deadbeef 	.word	0xdeadbeef

0800259c <flash_clear_storage>:

void flash_clear_storage(void) {
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
    //printu("\r\n=== CLEARING FLASH STORAGE ===\r\n");

    flash_erase_node_page();
 80025a2:	f7ff ff3d 	bl	8002420 <flash_erase_node_page>

    nodeId = 0;
 80025a6:	4b0c      	ldr	r3, [pc, #48]	@ (80025d8 <flash_clear_storage+0x3c>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
/*
    printu(" Flash storage cleared\r\n");
    printu(" Node ID reset to 00\r\n");
    printu("=== Device will restart registration ===\r\n\r\n");
*/
    for(int i = 0; i < 5; i++) {
 80025ac:	2300      	movs	r3, #0
 80025ae:	607b      	str	r3, [r7, #4]
 80025b0:	e009      	b.n	80025c6 <flash_clear_storage+0x2a>
        HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);  // adjust LED pin if needed
 80025b2:	2104      	movs	r1, #4
 80025b4:	4809      	ldr	r0, [pc, #36]	@ (80025dc <flash_clear_storage+0x40>)
 80025b6:	f001 f872 	bl	800369e <HAL_GPIO_TogglePin>
        HAL_Delay(200);
 80025ba:	20c8      	movs	r0, #200	@ 0xc8
 80025bc:	f000 fbb4 	bl	8002d28 <HAL_Delay>
    for(int i = 0; i < 5; i++) {
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3301      	adds	r3, #1
 80025c4:	607b      	str	r3, [r7, #4]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2b04      	cmp	r3, #4
 80025ca:	ddf2      	ble.n	80025b2 <flash_clear_storage+0x16>
    }
}
 80025cc:	bf00      	nop
 80025ce:	bf00      	nop
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	20000248 	.word	0x20000248
 80025dc:	40011400 	.word	0x40011400

080025e0 <check_clear_button>:

void check_clear_button(void) {
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b08e      	sub	sp, #56	@ 0x38
 80025e4:	af00      	add	r7, sp, #0
    static uint32_t press_start_time = 0;
    static uint8_t is_clearing = 0;

    if (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 80025e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025ea:	482a      	ldr	r0, [pc, #168]	@ (8002694 <check_clear_button+0xb4>)
 80025ec:	f001 f828 	bl	8003640 <HAL_GPIO_ReadPin>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d12c      	bne.n	8002650 <check_clear_button+0x70>
        if (press_start_time == 0) {
 80025f6:	4b28      	ldr	r3, [pc, #160]	@ (8002698 <check_clear_button+0xb8>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d105      	bne.n	800260a <check_clear_button+0x2a>
            press_start_time = HAL_GetTick();
 80025fe:	f000 fb89 	bl	8002d14 <HAL_GetTick>
 8002602:	4603      	mov	r3, r0
 8002604:	4a24      	ldr	r2, [pc, #144]	@ (8002698 <check_clear_button+0xb8>)
 8002606:	6013      	str	r3, [r2, #0]
                //printu(msg);
            }
        }
        press_start_time = 0;
    }
}
 8002608:	e03f      	b.n	800268a <check_clear_button+0xaa>
        else if (!is_clearing && (HAL_GetTick() - press_start_time) > 3000) {
 800260a:	4b24      	ldr	r3, [pc, #144]	@ (800269c <check_clear_button+0xbc>)
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d13b      	bne.n	800268a <check_clear_button+0xaa>
 8002612:	f000 fb7f 	bl	8002d14 <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	4b1f      	ldr	r3, [pc, #124]	@ (8002698 <check_clear_button+0xb8>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002622:	4293      	cmp	r3, r2
 8002624:	d931      	bls.n	800268a <check_clear_button+0xaa>
            is_clearing = 1;
 8002626:	4b1d      	ldr	r3, [pc, #116]	@ (800269c <check_clear_button+0xbc>)
 8002628:	2201      	movs	r2, #1
 800262a:	701a      	strb	r2, [r3, #0]
            flash_clear_storage();
 800262c:	f7ff ffb6 	bl	800259c <flash_clear_storage>
            while (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 8002630:	e002      	b.n	8002638 <check_clear_button+0x58>
                HAL_Delay(10);
 8002632:	200a      	movs	r0, #10
 8002634:	f000 fb78 	bl	8002d28 <HAL_Delay>
            while (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 8002638:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800263c:	4815      	ldr	r0, [pc, #84]	@ (8002694 <check_clear_button+0xb4>)
 800263e:	f000 ffff 	bl	8003640 <HAL_GPIO_ReadPin>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d0f4      	beq.n	8002632 <check_clear_button+0x52>
            is_clearing = 0;
 8002648:	4b14      	ldr	r3, [pc, #80]	@ (800269c <check_clear_button+0xbc>)
 800264a:	2200      	movs	r2, #0
 800264c:	701a      	strb	r2, [r3, #0]
}
 800264e:	e01c      	b.n	800268a <check_clear_button+0xaa>
        if (press_start_time != 0 && !is_clearing) {
 8002650:	4b11      	ldr	r3, [pc, #68]	@ (8002698 <check_clear_button+0xb8>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d015      	beq.n	8002684 <check_clear_button+0xa4>
 8002658:	4b10      	ldr	r3, [pc, #64]	@ (800269c <check_clear_button+0xbc>)
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d111      	bne.n	8002684 <check_clear_button+0xa4>
            uint32_t press_duration = HAL_GetTick() - press_start_time;
 8002660:	f000 fb58 	bl	8002d14 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	4b0c      	ldr	r3, [pc, #48]	@ (8002698 <check_clear_button+0xb8>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	637b      	str	r3, [r7, #52]	@ 0x34
            if (press_duration < 3000) {
 800266e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002670:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8002674:	4293      	cmp	r3, r2
 8002676:	d805      	bhi.n	8002684 <check_clear_button+0xa4>
                sprintf(msg, "[Button released after %lums]\r\n", press_duration);
 8002678:	463b      	mov	r3, r7
 800267a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800267c:	4908      	ldr	r1, [pc, #32]	@ (80026a0 <check_clear_button+0xc0>)
 800267e:	4618      	mov	r0, r3
 8002680:	f003 fa14 	bl	8005aac <siprintf>
        press_start_time = 0;
 8002684:	4b04      	ldr	r3, [pc, #16]	@ (8002698 <check_clear_button+0xb8>)
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]
}
 800268a:	bf00      	nop
 800268c:	3738      	adds	r7, #56	@ 0x38
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40011000 	.word	0x40011000
 8002698:	20000518 	.word	0x20000518
 800269c:	2000051c 	.word	0x2000051c
 80026a0:	08009ce4 	.word	0x08009ce4

080026a4 <isDuplicate>:
    return 1;
}

/* ---------- Duplicate Suppression ---------- */
uint8_t isDuplicate(uint8_t src, uint16_t msg_id)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	4603      	mov	r3, r0
 80026ac:	460a      	mov	r2, r1
 80026ae:	71fb      	strb	r3, [r7, #7]
 80026b0:	4613      	mov	r3, r2
 80026b2:	80bb      	strh	r3, [r7, #4]
  for (uint8_t i = 0; i < DUP_CACHE_SIZE; i++)
 80026b4:	2300      	movs	r3, #0
 80026b6:	73fb      	strb	r3, [r7, #15]
 80026b8:	e013      	b.n	80026e2 <isDuplicate+0x3e>
  {
    if (seenPackets[i].src == src &&
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	4a0d      	ldr	r2, [pc, #52]	@ (80026f4 <isDuplicate+0x50>)
 80026be:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80026c2:	79fa      	ldrb	r2, [r7, #7]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d109      	bne.n	80026dc <isDuplicate+0x38>
        seenPackets[i].msg_id == msg_id)
 80026c8:	7bfb      	ldrb	r3, [r7, #15]
 80026ca:	4a0a      	ldr	r2, [pc, #40]	@ (80026f4 <isDuplicate+0x50>)
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	4413      	add	r3, r2
 80026d0:	885b      	ldrh	r3, [r3, #2]
    if (seenPackets[i].src == src &&
 80026d2:	88ba      	ldrh	r2, [r7, #4]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d101      	bne.n	80026dc <isDuplicate+0x38>
    {
      return 1;
 80026d8:	2301      	movs	r3, #1
 80026da:	e006      	b.n	80026ea <isDuplicate+0x46>
  for (uint8_t i = 0; i < DUP_CACHE_SIZE; i++)
 80026dc:	7bfb      	ldrb	r3, [r7, #15]
 80026de:	3301      	adds	r3, #1
 80026e0:	73fb      	strb	r3, [r7, #15]
 80026e2:	7bfb      	ldrb	r3, [r7, #15]
 80026e4:	2b0f      	cmp	r3, #15
 80026e6:	d9e8      	bls.n	80026ba <isDuplicate+0x16>
    }
  }
  return 0;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3714      	adds	r7, #20
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bc80      	pop	{r7}
 80026f2:	4770      	bx	lr
 80026f4:	200004d4 	.word	0x200004d4

080026f8 <rememberPacket>:

void rememberPacket(uint8_t src, uint16_t msg_id)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	460a      	mov	r2, r1
 8002702:	71fb      	strb	r3, [r7, #7]
 8002704:	4613      	mov	r3, r2
 8002706:	80bb      	strh	r3, [r7, #4]
  seenPackets[seenIndex].src = src;
 8002708:	4b0f      	ldr	r3, [pc, #60]	@ (8002748 <rememberPacket+0x50>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	4619      	mov	r1, r3
 800270e:	4a0f      	ldr	r2, [pc, #60]	@ (800274c <rememberPacket+0x54>)
 8002710:	79fb      	ldrb	r3, [r7, #7]
 8002712:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
  seenPackets[seenIndex].msg_id = msg_id;
 8002716:	4b0c      	ldr	r3, [pc, #48]	@ (8002748 <rememberPacket+0x50>)
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	4a0c      	ldr	r2, [pc, #48]	@ (800274c <rememberPacket+0x54>)
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4413      	add	r3, r2
 8002720:	88ba      	ldrh	r2, [r7, #4]
 8002722:	805a      	strh	r2, [r3, #2]

  seenIndex++;
 8002724:	4b08      	ldr	r3, [pc, #32]	@ (8002748 <rememberPacket+0x50>)
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	3301      	adds	r3, #1
 800272a:	b2da      	uxtb	r2, r3
 800272c:	4b06      	ldr	r3, [pc, #24]	@ (8002748 <rememberPacket+0x50>)
 800272e:	701a      	strb	r2, [r3, #0]
  if (seenIndex >= DUP_CACHE_SIZE)
 8002730:	4b05      	ldr	r3, [pc, #20]	@ (8002748 <rememberPacket+0x50>)
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	2b0f      	cmp	r3, #15
 8002736:	d902      	bls.n	800273e <rememberPacket+0x46>
    seenIndex = 0;
 8002738:	4b03      	ldr	r3, [pc, #12]	@ (8002748 <rememberPacket+0x50>)
 800273a:	2200      	movs	r2, #0
 800273c:	701a      	strb	r2, [r3, #0]
}
 800273e:	bf00      	nop
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	bc80      	pop	{r7}
 8002746:	4770      	bx	lr
 8002748:	20000514 	.word	0x20000514
 800274c:	200004d4 	.word	0x200004d4

08002750 <lcg_rand>:

static uint32_t lcg_rand(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
    lcg_seed = (1103515245 * lcg_seed + 12345);
 8002754:	4b09      	ldr	r3, [pc, #36]	@ (800277c <lcg_rand+0x2c>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a09      	ldr	r2, [pc, #36]	@ (8002780 <lcg_rand+0x30>)
 800275a:	fb02 f303 	mul.w	r3, r2, r3
 800275e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8002762:	3339      	adds	r3, #57	@ 0x39
 8002764:	4a05      	ldr	r2, [pc, #20]	@ (800277c <lcg_rand+0x2c>)
 8002766:	6013      	str	r3, [r2, #0]
    return (lcg_seed >> 16) & 0x7FFF;
 8002768:	4b04      	ldr	r3, [pc, #16]	@ (800277c <lcg_rand+0x2c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	0c1b      	lsrs	r3, r3, #16
 800276e:	f3c3 030e 	ubfx	r3, r3, #0, #15
}
 8002772:	4618      	mov	r0, r3
 8002774:	46bd      	mov	sp, r7
 8002776:	bc80      	pop	{r7}
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	20000250 	.word	0x20000250
 8002780:	41c64e6d 	.word	0x41c64e6d

08002784 <rand_range>:

static float rand_range(float min, float max)
{
 8002784:	b590      	push	{r4, r7, lr}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
    return min + ((float)lcg_rand() / 32767.0f) * (max - min);
 800278e:	f7ff ffdf 	bl	8002750 <lcg_rand>
 8002792:	4603      	mov	r3, r0
 8002794:	4618      	mov	r0, r3
 8002796:	f7fe fa9d 	bl	8000cd4 <__aeabi_ui2f>
 800279a:	4603      	mov	r3, r0
 800279c:	490c      	ldr	r1, [pc, #48]	@ (80027d0 <rand_range+0x4c>)
 800279e:	4618      	mov	r0, r3
 80027a0:	f7fe fba4 	bl	8000eec <__aeabi_fdiv>
 80027a4:	4603      	mov	r3, r0
 80027a6:	461c      	mov	r4, r3
 80027a8:	6879      	ldr	r1, [r7, #4]
 80027aa:	6838      	ldr	r0, [r7, #0]
 80027ac:	f7fe f9e0 	bl	8000b70 <__aeabi_fsub>
 80027b0:	4603      	mov	r3, r0
 80027b2:	4619      	mov	r1, r3
 80027b4:	4620      	mov	r0, r4
 80027b6:	f7fe fae5 	bl	8000d84 <__aeabi_fmul>
 80027ba:	4603      	mov	r3, r0
 80027bc:	6879      	ldr	r1, [r7, #4]
 80027be:	4618      	mov	r0, r3
 80027c0:	f7fe f9d8 	bl	8000b74 <__addsf3>
 80027c4:	4603      	mov	r3, r0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd90      	pop	{r4, r7, pc}
 80027ce:	bf00      	nop
 80027d0:	46fffe00 	.word	0x46fffe00

080027d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027d8:	b672      	cpsid	i
}
 80027da:	bf00      	nop
  __disable_irq();
  while (1)
 80027dc:	bf00      	nop
 80027de:	e7fd      	b.n	80027dc <Error_Handler+0x8>

080027e0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80027e4:	4b17      	ldr	r3, [pc, #92]	@ (8002844 <MX_SPI1_Init+0x64>)
 80027e6:	4a18      	ldr	r2, [pc, #96]	@ (8002848 <MX_SPI1_Init+0x68>)
 80027e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027ea:	4b16      	ldr	r3, [pc, #88]	@ (8002844 <MX_SPI1_Init+0x64>)
 80027ec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80027f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80027f2:	4b14      	ldr	r3, [pc, #80]	@ (8002844 <MX_SPI1_Init+0x64>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80027f8:	4b12      	ldr	r3, [pc, #72]	@ (8002844 <MX_SPI1_Init+0x64>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027fe:	4b11      	ldr	r3, [pc, #68]	@ (8002844 <MX_SPI1_Init+0x64>)
 8002800:	2200      	movs	r2, #0
 8002802:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002804:	4b0f      	ldr	r3, [pc, #60]	@ (8002844 <MX_SPI1_Init+0x64>)
 8002806:	2200      	movs	r2, #0
 8002808:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800280a:	4b0e      	ldr	r3, [pc, #56]	@ (8002844 <MX_SPI1_Init+0x64>)
 800280c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002810:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002812:	4b0c      	ldr	r3, [pc, #48]	@ (8002844 <MX_SPI1_Init+0x64>)
 8002814:	2210      	movs	r2, #16
 8002816:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002818:	4b0a      	ldr	r3, [pc, #40]	@ (8002844 <MX_SPI1_Init+0x64>)
 800281a:	2200      	movs	r2, #0
 800281c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800281e:	4b09      	ldr	r3, [pc, #36]	@ (8002844 <MX_SPI1_Init+0x64>)
 8002820:	2200      	movs	r2, #0
 8002822:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002824:	4b07      	ldr	r3, [pc, #28]	@ (8002844 <MX_SPI1_Init+0x64>)
 8002826:	2200      	movs	r2, #0
 8002828:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800282a:	4b06      	ldr	r3, [pc, #24]	@ (8002844 <MX_SPI1_Init+0x64>)
 800282c:	220a      	movs	r2, #10
 800282e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002830:	4804      	ldr	r0, [pc, #16]	@ (8002844 <MX_SPI1_Init+0x64>)
 8002832:	f001 fb5d 	bl	8003ef0 <HAL_SPI_Init>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800283c:	f7ff ffca 	bl	80027d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002840:	bf00      	nop
 8002842:	bd80      	pop	{r7, pc}
 8002844:	20000520 	.word	0x20000520
 8002848:	40013000 	.word	0x40013000

0800284c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b088      	sub	sp, #32
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002854:	f107 0310 	add.w	r3, r7, #16
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a1b      	ldr	r2, [pc, #108]	@ (80028d4 <HAL_SPI_MspInit+0x88>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d12f      	bne.n	80028cc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800286c:	4b1a      	ldr	r3, [pc, #104]	@ (80028d8 <HAL_SPI_MspInit+0x8c>)
 800286e:	699b      	ldr	r3, [r3, #24]
 8002870:	4a19      	ldr	r2, [pc, #100]	@ (80028d8 <HAL_SPI_MspInit+0x8c>)
 8002872:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002876:	6193      	str	r3, [r2, #24]
 8002878:	4b17      	ldr	r3, [pc, #92]	@ (80028d8 <HAL_SPI_MspInit+0x8c>)
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002884:	4b14      	ldr	r3, [pc, #80]	@ (80028d8 <HAL_SPI_MspInit+0x8c>)
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	4a13      	ldr	r2, [pc, #76]	@ (80028d8 <HAL_SPI_MspInit+0x8c>)
 800288a:	f043 0304 	orr.w	r3, r3, #4
 800288e:	6193      	str	r3, [r2, #24]
 8002890:	4b11      	ldr	r3, [pc, #68]	@ (80028d8 <HAL_SPI_MspInit+0x8c>)
 8002892:	699b      	ldr	r3, [r3, #24]
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	60bb      	str	r3, [r7, #8]
 800289a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800289c:	23a0      	movs	r3, #160	@ 0xa0
 800289e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a0:	2302      	movs	r3, #2
 80028a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028a4:	2303      	movs	r3, #3
 80028a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028a8:	f107 0310 	add.w	r3, r7, #16
 80028ac:	4619      	mov	r1, r3
 80028ae:	480b      	ldr	r0, [pc, #44]	@ (80028dc <HAL_SPI_MspInit+0x90>)
 80028b0:	f000 fd42 	bl	8003338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80028b4:	2340      	movs	r3, #64	@ 0x40
 80028b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028b8:	2300      	movs	r3, #0
 80028ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028bc:	2300      	movs	r3, #0
 80028be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c0:	f107 0310 	add.w	r3, r7, #16
 80028c4:	4619      	mov	r1, r3
 80028c6:	4805      	ldr	r0, [pc, #20]	@ (80028dc <HAL_SPI_MspInit+0x90>)
 80028c8:	f000 fd36 	bl	8003338 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80028cc:	bf00      	nop
 80028ce:	3720      	adds	r7, #32
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40013000 	.word	0x40013000
 80028d8:	40021000 	.word	0x40021000
 80028dc:	40010800 	.word	0x40010800

080028e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80028e6:	4b15      	ldr	r3, [pc, #84]	@ (800293c <HAL_MspInit+0x5c>)
 80028e8:	699b      	ldr	r3, [r3, #24]
 80028ea:	4a14      	ldr	r2, [pc, #80]	@ (800293c <HAL_MspInit+0x5c>)
 80028ec:	f043 0301 	orr.w	r3, r3, #1
 80028f0:	6193      	str	r3, [r2, #24]
 80028f2:	4b12      	ldr	r3, [pc, #72]	@ (800293c <HAL_MspInit+0x5c>)
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	60bb      	str	r3, [r7, #8]
 80028fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028fe:	4b0f      	ldr	r3, [pc, #60]	@ (800293c <HAL_MspInit+0x5c>)
 8002900:	69db      	ldr	r3, [r3, #28]
 8002902:	4a0e      	ldr	r2, [pc, #56]	@ (800293c <HAL_MspInit+0x5c>)
 8002904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002908:	61d3      	str	r3, [r2, #28]
 800290a:	4b0c      	ldr	r3, [pc, #48]	@ (800293c <HAL_MspInit+0x5c>)
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002912:	607b      	str	r3, [r7, #4]
 8002914:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002916:	4b0a      	ldr	r3, [pc, #40]	@ (8002940 <HAL_MspInit+0x60>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	60fb      	str	r3, [r7, #12]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002922:	60fb      	str	r3, [r7, #12]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800292a:	60fb      	str	r3, [r7, #12]
 800292c:	4a04      	ldr	r2, [pc, #16]	@ (8002940 <HAL_MspInit+0x60>)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002932:	bf00      	nop
 8002934:	3714      	adds	r7, #20
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr
 800293c:	40021000 	.word	0x40021000
 8002940:	40010000 	.word	0x40010000

08002944 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002948:	bf00      	nop
 800294a:	e7fd      	b.n	8002948 <NMI_Handler+0x4>

0800294c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002950:	bf00      	nop
 8002952:	e7fd      	b.n	8002950 <HardFault_Handler+0x4>

08002954 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002958:	bf00      	nop
 800295a:	e7fd      	b.n	8002958 <MemManage_Handler+0x4>

0800295c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002960:	bf00      	nop
 8002962:	e7fd      	b.n	8002960 <BusFault_Handler+0x4>

08002964 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002968:	bf00      	nop
 800296a:	e7fd      	b.n	8002968 <UsageFault_Handler+0x4>

0800296c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002970:	bf00      	nop
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr

08002978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800297c:	bf00      	nop
 800297e:	46bd      	mov	sp, r7
 8002980:	bc80      	pop	{r7}
 8002982:	4770      	bx	lr

08002984 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002988:	bf00      	nop
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002994:	f000 f9ac 	bl	8002cf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002998:	bf00      	nop
 800299a:	bd80      	pop	{r7, pc}

0800299c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  return 1;
 80029a0:	2301      	movs	r3, #1
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bc80      	pop	{r7}
 80029a8:	4770      	bx	lr

080029aa <_kill>:

int _kill(int pid, int sig)
{
 80029aa:	b580      	push	{r7, lr}
 80029ac:	b082      	sub	sp, #8
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
 80029b2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029b4:	f003 f960 	bl	8005c78 <__errno>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2216      	movs	r2, #22
 80029bc:	601a      	str	r2, [r3, #0]
  return -1;
 80029be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <_exit>:

void _exit (int status)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b082      	sub	sp, #8
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029d2:	f04f 31ff 	mov.w	r1, #4294967295
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f7ff ffe7 	bl	80029aa <_kill>
  while (1) {}    /* Make sure we hang here */
 80029dc:	bf00      	nop
 80029de:	e7fd      	b.n	80029dc <_exit+0x12>

080029e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029ec:	2300      	movs	r3, #0
 80029ee:	617b      	str	r3, [r7, #20]
 80029f0:	e00a      	b.n	8002a08 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80029f2:	f3af 8000 	nop.w
 80029f6:	4601      	mov	r1, r0
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	1c5a      	adds	r2, r3, #1
 80029fc:	60ba      	str	r2, [r7, #8]
 80029fe:	b2ca      	uxtb	r2, r1
 8002a00:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	3301      	adds	r3, #1
 8002a06:	617b      	str	r3, [r7, #20]
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	dbf0      	blt.n	80029f2 <_read+0x12>
  }

  return len;
 8002a10:	687b      	ldr	r3, [r7, #4]
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3718      	adds	r7, #24
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b086      	sub	sp, #24
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	60f8      	str	r0, [r7, #12]
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a26:	2300      	movs	r3, #0
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	e009      	b.n	8002a40 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	1c5a      	adds	r2, r3, #1
 8002a30:	60ba      	str	r2, [r7, #8]
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	617b      	str	r3, [r7, #20]
 8002a40:	697a      	ldr	r2, [r7, #20]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	dbf1      	blt.n	8002a2c <_write+0x12>
  }
  return len;
 8002a48:	687b      	ldr	r3, [r7, #4]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3718      	adds	r7, #24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <_close>:

int _close(int file)
{
 8002a52:	b480      	push	{r7}
 8002a54:	b083      	sub	sp, #12
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bc80      	pop	{r7}
 8002a66:	4770      	bx	lr

08002a68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a78:	605a      	str	r2, [r3, #4]
  return 0;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bc80      	pop	{r7}
 8002a84:	4770      	bx	lr

08002a86 <_isatty>:

int _isatty(int file)
{
 8002a86:	b480      	push	{r7}
 8002a88:	b083      	sub	sp, #12
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a8e:	2301      	movs	r3, #1
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bc80      	pop	{r7}
 8002a98:	4770      	bx	lr

08002a9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b085      	sub	sp, #20
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	60f8      	str	r0, [r7, #12]
 8002aa2:	60b9      	str	r1, [r7, #8]
 8002aa4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bc80      	pop	{r7}
 8002ab0:	4770      	bx	lr
	...

08002ab4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002abc:	4a14      	ldr	r2, [pc, #80]	@ (8002b10 <_sbrk+0x5c>)
 8002abe:	4b15      	ldr	r3, [pc, #84]	@ (8002b14 <_sbrk+0x60>)
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ac8:	4b13      	ldr	r3, [pc, #76]	@ (8002b18 <_sbrk+0x64>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d102      	bne.n	8002ad6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ad0:	4b11      	ldr	r3, [pc, #68]	@ (8002b18 <_sbrk+0x64>)
 8002ad2:	4a12      	ldr	r2, [pc, #72]	@ (8002b1c <_sbrk+0x68>)
 8002ad4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ad6:	4b10      	ldr	r3, [pc, #64]	@ (8002b18 <_sbrk+0x64>)
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4413      	add	r3, r2
 8002ade:	693a      	ldr	r2, [r7, #16]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d207      	bcs.n	8002af4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ae4:	f003 f8c8 	bl	8005c78 <__errno>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	220c      	movs	r2, #12
 8002aec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002aee:	f04f 33ff 	mov.w	r3, #4294967295
 8002af2:	e009      	b.n	8002b08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002af4:	4b08      	ldr	r3, [pc, #32]	@ (8002b18 <_sbrk+0x64>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002afa:	4b07      	ldr	r3, [pc, #28]	@ (8002b18 <_sbrk+0x64>)
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4413      	add	r3, r2
 8002b02:	4a05      	ldr	r2, [pc, #20]	@ (8002b18 <_sbrk+0x64>)
 8002b04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b06:	68fb      	ldr	r3, [r7, #12]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3718      	adds	r7, #24
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	20005000 	.word	0x20005000
 8002b14:	00000400 	.word	0x00000400
 8002b18:	20000578 	.word	0x20000578
 8002b1c:	20000738 	.word	0x20000738

08002b20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b24:	bf00      	nop
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bc80      	pop	{r7}
 8002b2a:	4770      	bx	lr

08002b2c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002b30:	4b11      	ldr	r3, [pc, #68]	@ (8002b78 <MX_USART1_UART_Init+0x4c>)
 8002b32:	4a12      	ldr	r2, [pc, #72]	@ (8002b7c <MX_USART1_UART_Init+0x50>)
 8002b34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002b36:	4b10      	ldr	r3, [pc, #64]	@ (8002b78 <MX_USART1_UART_Init+0x4c>)
 8002b38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002b3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002b78 <MX_USART1_UART_Init+0x4c>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b44:	4b0c      	ldr	r3, [pc, #48]	@ (8002b78 <MX_USART1_UART_Init+0x4c>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b78 <MX_USART1_UART_Init+0x4c>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b50:	4b09      	ldr	r3, [pc, #36]	@ (8002b78 <MX_USART1_UART_Init+0x4c>)
 8002b52:	220c      	movs	r2, #12
 8002b54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b56:	4b08      	ldr	r3, [pc, #32]	@ (8002b78 <MX_USART1_UART_Init+0x4c>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b5c:	4b06      	ldr	r3, [pc, #24]	@ (8002b78 <MX_USART1_UART_Init+0x4c>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b62:	4805      	ldr	r0, [pc, #20]	@ (8002b78 <MX_USART1_UART_Init+0x4c>)
 8002b64:	f001 ff67 	bl	8004a36 <HAL_UART_Init>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002b6e:	f7ff fe31 	bl	80027d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	2000057c 	.word	0x2000057c
 8002b7c:	40013800 	.word	0x40013800

08002b80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b088      	sub	sp, #32
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b88:	f107 0310 	add.w	r3, r7, #16
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	605a      	str	r2, [r3, #4]
 8002b92:	609a      	str	r2, [r3, #8]
 8002b94:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a1c      	ldr	r2, [pc, #112]	@ (8002c0c <HAL_UART_MspInit+0x8c>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d131      	bne.n	8002c04 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c10 <HAL_UART_MspInit+0x90>)
 8002ba2:	699b      	ldr	r3, [r3, #24]
 8002ba4:	4a1a      	ldr	r2, [pc, #104]	@ (8002c10 <HAL_UART_MspInit+0x90>)
 8002ba6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002baa:	6193      	str	r3, [r2, #24]
 8002bac:	4b18      	ldr	r3, [pc, #96]	@ (8002c10 <HAL_UART_MspInit+0x90>)
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bb4:	60fb      	str	r3, [r7, #12]
 8002bb6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bb8:	4b15      	ldr	r3, [pc, #84]	@ (8002c10 <HAL_UART_MspInit+0x90>)
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	4a14      	ldr	r2, [pc, #80]	@ (8002c10 <HAL_UART_MspInit+0x90>)
 8002bbe:	f043 0304 	orr.w	r3, r3, #4
 8002bc2:	6193      	str	r3, [r2, #24]
 8002bc4:	4b12      	ldr	r3, [pc, #72]	@ (8002c10 <HAL_UART_MspInit+0x90>)
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	f003 0304 	and.w	r3, r3, #4
 8002bcc:	60bb      	str	r3, [r7, #8]
 8002bce:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002bd0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bd4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bde:	f107 0310 	add.w	r3, r7, #16
 8002be2:	4619      	mov	r1, r3
 8002be4:	480b      	ldr	r0, [pc, #44]	@ (8002c14 <HAL_UART_MspInit+0x94>)
 8002be6:	f000 fba7 	bl	8003338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002bea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf8:	f107 0310 	add.w	r3, r7, #16
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4805      	ldr	r0, [pc, #20]	@ (8002c14 <HAL_UART_MspInit+0x94>)
 8002c00:	f000 fb9a 	bl	8003338 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002c04:	bf00      	nop
 8002c06:	3720      	adds	r7, #32
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40013800 	.word	0x40013800
 8002c10:	40021000 	.word	0x40021000
 8002c14:	40010800 	.word	0x40010800

08002c18 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c18:	f7ff ff82 	bl	8002b20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c1c:	480b      	ldr	r0, [pc, #44]	@ (8002c4c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002c1e:	490c      	ldr	r1, [pc, #48]	@ (8002c50 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002c20:	4a0c      	ldr	r2, [pc, #48]	@ (8002c54 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c24:	e002      	b.n	8002c2c <LoopCopyDataInit>

08002c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c2a:	3304      	adds	r3, #4

08002c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c30:	d3f9      	bcc.n	8002c26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c32:	4a09      	ldr	r2, [pc, #36]	@ (8002c58 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002c34:	4c09      	ldr	r4, [pc, #36]	@ (8002c5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c38:	e001      	b.n	8002c3e <LoopFillZerobss>

08002c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c3c:	3204      	adds	r2, #4

08002c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c40:	d3fb      	bcc.n	8002c3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c42:	f003 f81f 	bl	8005c84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c46:	f7fe ff6b 	bl	8001b20 <main>
  bx lr
 8002c4a:	4770      	bx	lr
  ldr r0, =_sdata
 8002c4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c50:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002c54:	0800a19c 	.word	0x0800a19c
  ldr r2, =_sbss
 8002c58:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002c5c:	20000734 	.word	0x20000734

08002c60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c60:	e7fe      	b.n	8002c60 <ADC1_2_IRQHandler>
	...

08002c64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c68:	4b08      	ldr	r3, [pc, #32]	@ (8002c8c <HAL_Init+0x28>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a07      	ldr	r2, [pc, #28]	@ (8002c8c <HAL_Init+0x28>)
 8002c6e:	f043 0310 	orr.w	r3, r3, #16
 8002c72:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c74:	2003      	movs	r0, #3
 8002c76:	f000 f92b 	bl	8002ed0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c7a:	200f      	movs	r0, #15
 8002c7c:	f000 f808 	bl	8002c90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c80:	f7ff fe2e 	bl	80028e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40022000 	.word	0x40022000

08002c90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c98:	4b12      	ldr	r3, [pc, #72]	@ (8002ce4 <HAL_InitTick+0x54>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4b12      	ldr	r3, [pc, #72]	@ (8002ce8 <HAL_InitTick+0x58>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ca6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f000 f935 	bl	8002f1e <HAL_SYSTICK_Config>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e00e      	b.n	8002cdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2b0f      	cmp	r3, #15
 8002cc2:	d80a      	bhi.n	8002cda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	6879      	ldr	r1, [r7, #4]
 8002cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8002ccc:	f000 f90b 	bl	8002ee6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cd0:	4a06      	ldr	r2, [pc, #24]	@ (8002cec <HAL_InitTick+0x5c>)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	e000      	b.n	8002cdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	20000018 	.word	0x20000018
 8002ce8:	20000020 	.word	0x20000020
 8002cec:	2000001c 	.word	0x2000001c

08002cf0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cf4:	4b05      	ldr	r3, [pc, #20]	@ (8002d0c <HAL_IncTick+0x1c>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4b05      	ldr	r3, [pc, #20]	@ (8002d10 <HAL_IncTick+0x20>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4413      	add	r3, r2
 8002d00:	4a03      	ldr	r2, [pc, #12]	@ (8002d10 <HAL_IncTick+0x20>)
 8002d02:	6013      	str	r3, [r2, #0]
}
 8002d04:	bf00      	nop
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bc80      	pop	{r7}
 8002d0a:	4770      	bx	lr
 8002d0c:	20000020 	.word	0x20000020
 8002d10:	200005c4 	.word	0x200005c4

08002d14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  return uwTick;
 8002d18:	4b02      	ldr	r3, [pc, #8]	@ (8002d24 <HAL_GetTick+0x10>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bc80      	pop	{r7}
 8002d22:	4770      	bx	lr
 8002d24:	200005c4 	.word	0x200005c4

08002d28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d30:	f7ff fff0 	bl	8002d14 <HAL_GetTick>
 8002d34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d40:	d005      	beq.n	8002d4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d42:	4b0a      	ldr	r3, [pc, #40]	@ (8002d6c <HAL_Delay+0x44>)
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	461a      	mov	r2, r3
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	4413      	add	r3, r2
 8002d4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d4e:	bf00      	nop
 8002d50:	f7ff ffe0 	bl	8002d14 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	68fa      	ldr	r2, [r7, #12]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d8f7      	bhi.n	8002d50 <HAL_Delay+0x28>
  {
  }
}
 8002d60:	bf00      	nop
 8002d62:	bf00      	nop
 8002d64:	3710      	adds	r7, #16
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	20000020 	.word	0x20000020

08002d70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b085      	sub	sp, #20
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f003 0307 	and.w	r3, r3, #7
 8002d7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d80:	4b0c      	ldr	r3, [pc, #48]	@ (8002db4 <__NVIC_SetPriorityGrouping+0x44>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d86:	68ba      	ldr	r2, [r7, #8]
 8002d88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002da0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002da2:	4a04      	ldr	r2, [pc, #16]	@ (8002db4 <__NVIC_SetPriorityGrouping+0x44>)
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	60d3      	str	r3, [r2, #12]
}
 8002da8:	bf00      	nop
 8002daa:	3714      	adds	r7, #20
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bc80      	pop	{r7}
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	e000ed00 	.word	0xe000ed00

08002db8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dbc:	4b04      	ldr	r3, [pc, #16]	@ (8002dd0 <__NVIC_GetPriorityGrouping+0x18>)
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	0a1b      	lsrs	r3, r3, #8
 8002dc2:	f003 0307 	and.w	r3, r3, #7
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bc80      	pop	{r7}
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	e000ed00 	.word	0xe000ed00

08002dd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	4603      	mov	r3, r0
 8002ddc:	6039      	str	r1, [r7, #0]
 8002dde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	db0a      	blt.n	8002dfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	b2da      	uxtb	r2, r3
 8002dec:	490c      	ldr	r1, [pc, #48]	@ (8002e20 <__NVIC_SetPriority+0x4c>)
 8002dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df2:	0112      	lsls	r2, r2, #4
 8002df4:	b2d2      	uxtb	r2, r2
 8002df6:	440b      	add	r3, r1
 8002df8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dfc:	e00a      	b.n	8002e14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	b2da      	uxtb	r2, r3
 8002e02:	4908      	ldr	r1, [pc, #32]	@ (8002e24 <__NVIC_SetPriority+0x50>)
 8002e04:	79fb      	ldrb	r3, [r7, #7]
 8002e06:	f003 030f 	and.w	r3, r3, #15
 8002e0a:	3b04      	subs	r3, #4
 8002e0c:	0112      	lsls	r2, r2, #4
 8002e0e:	b2d2      	uxtb	r2, r2
 8002e10:	440b      	add	r3, r1
 8002e12:	761a      	strb	r2, [r3, #24]
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	e000e100 	.word	0xe000e100
 8002e24:	e000ed00 	.word	0xe000ed00

08002e28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b089      	sub	sp, #36	@ 0x24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f003 0307 	and.w	r3, r3, #7
 8002e3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	f1c3 0307 	rsb	r3, r3, #7
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	bf28      	it	cs
 8002e46:	2304      	movcs	r3, #4
 8002e48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	3304      	adds	r3, #4
 8002e4e:	2b06      	cmp	r3, #6
 8002e50:	d902      	bls.n	8002e58 <NVIC_EncodePriority+0x30>
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	3b03      	subs	r3, #3
 8002e56:	e000      	b.n	8002e5a <NVIC_EncodePriority+0x32>
 8002e58:	2300      	movs	r3, #0
 8002e5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	43da      	mvns	r2, r3
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	401a      	ands	r2, r3
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e70:	f04f 31ff 	mov.w	r1, #4294967295
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	fa01 f303 	lsl.w	r3, r1, r3
 8002e7a:	43d9      	mvns	r1, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e80:	4313      	orrs	r3, r2
         );
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3724      	adds	r7, #36	@ 0x24
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bc80      	pop	{r7}
 8002e8a:	4770      	bx	lr

08002e8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	3b01      	subs	r3, #1
 8002e98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e9c:	d301      	bcc.n	8002ea2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e00f      	b.n	8002ec2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8002ecc <SysTick_Config+0x40>)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002eaa:	210f      	movs	r1, #15
 8002eac:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb0:	f7ff ff90 	bl	8002dd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002eb4:	4b05      	ldr	r3, [pc, #20]	@ (8002ecc <SysTick_Config+0x40>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eba:	4b04      	ldr	r3, [pc, #16]	@ (8002ecc <SysTick_Config+0x40>)
 8002ebc:	2207      	movs	r2, #7
 8002ebe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	e000e010 	.word	0xe000e010

08002ed0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f7ff ff49 	bl	8002d70 <__NVIC_SetPriorityGrouping>
}
 8002ede:	bf00      	nop
 8002ee0:	3708      	adds	r7, #8
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b086      	sub	sp, #24
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	4603      	mov	r3, r0
 8002eee:	60b9      	str	r1, [r7, #8]
 8002ef0:	607a      	str	r2, [r7, #4]
 8002ef2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ef8:	f7ff ff5e 	bl	8002db8 <__NVIC_GetPriorityGrouping>
 8002efc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	68b9      	ldr	r1, [r7, #8]
 8002f02:	6978      	ldr	r0, [r7, #20]
 8002f04:	f7ff ff90 	bl	8002e28 <NVIC_EncodePriority>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f0e:	4611      	mov	r1, r2
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7ff ff5f 	bl	8002dd4 <__NVIC_SetPriority>
}
 8002f16:	bf00      	nop
 8002f18:	3718      	adds	r7, #24
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b082      	sub	sp, #8
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f7ff ffb0 	bl	8002e8c <SysTick_Config>
 8002f2c:	4603      	mov	r3, r0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f3a:	b087      	sub	sp, #28
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002f52:	4b2f      	ldr	r3, [pc, #188]	@ (8003010 <HAL_FLASH_Program+0xd8>)
 8002f54:	7e1b      	ldrb	r3, [r3, #24]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d101      	bne.n	8002f5e <HAL_FLASH_Program+0x26>
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	e054      	b.n	8003008 <HAL_FLASH_Program+0xd0>
 8002f5e:	4b2c      	ldr	r3, [pc, #176]	@ (8003010 <HAL_FLASH_Program+0xd8>)
 8002f60:	2201      	movs	r2, #1
 8002f62:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002f64:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002f68:	f000 f8a8 	bl	80030bc <FLASH_WaitForLastOperation>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002f70:	7dfb      	ldrb	r3, [r7, #23]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d144      	bne.n	8003000 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d102      	bne.n	8002f82 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	757b      	strb	r3, [r7, #21]
 8002f80:	e007      	b.n	8002f92 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2b02      	cmp	r3, #2
 8002f86:	d102      	bne.n	8002f8e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002f88:	2302      	movs	r3, #2
 8002f8a:	757b      	strb	r3, [r7, #21]
 8002f8c:	e001      	b.n	8002f92 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002f8e:	2304      	movs	r3, #4
 8002f90:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002f92:	2300      	movs	r3, #0
 8002f94:	75bb      	strb	r3, [r7, #22]
 8002f96:	e02d      	b.n	8002ff4 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002f98:	7dbb      	ldrb	r3, [r7, #22]
 8002f9a:	005a      	lsls	r2, r3, #1
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	eb02 0c03 	add.w	ip, r2, r3
 8002fa2:	7dbb      	ldrb	r3, [r7, #22]
 8002fa4:	0119      	lsls	r1, r3, #4
 8002fa6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002faa:	f1c1 0620 	rsb	r6, r1, #32
 8002fae:	f1a1 0020 	sub.w	r0, r1, #32
 8002fb2:	fa22 f401 	lsr.w	r4, r2, r1
 8002fb6:	fa03 f606 	lsl.w	r6, r3, r6
 8002fba:	4334      	orrs	r4, r6
 8002fbc:	fa23 f000 	lsr.w	r0, r3, r0
 8002fc0:	4304      	orrs	r4, r0
 8002fc2:	fa23 f501 	lsr.w	r5, r3, r1
 8002fc6:	b2a3      	uxth	r3, r4
 8002fc8:	4619      	mov	r1, r3
 8002fca:	4660      	mov	r0, ip
 8002fcc:	f000 f85a 	bl	8003084 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002fd0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002fd4:	f000 f872 	bl	80030bc <FLASH_WaitForLastOperation>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8003014 <HAL_FLASH_Program+0xdc>)
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	4a0c      	ldr	r2, [pc, #48]	@ (8003014 <HAL_FLASH_Program+0xdc>)
 8002fe2:	f023 0301 	bic.w	r3, r3, #1
 8002fe6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002fe8:	7dfb      	ldrb	r3, [r7, #23]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d107      	bne.n	8002ffe <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002fee:	7dbb      	ldrb	r3, [r7, #22]
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	75bb      	strb	r3, [r7, #22]
 8002ff4:	7dba      	ldrb	r2, [r7, #22]
 8002ff6:	7d7b      	ldrb	r3, [r7, #21]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d3cd      	bcc.n	8002f98 <HAL_FLASH_Program+0x60>
 8002ffc:	e000      	b.n	8003000 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002ffe:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003000:	4b03      	ldr	r3, [pc, #12]	@ (8003010 <HAL_FLASH_Program+0xd8>)
 8003002:	2200      	movs	r2, #0
 8003004:	761a      	strb	r2, [r3, #24]

  return status;
 8003006:	7dfb      	ldrb	r3, [r7, #23]
}
 8003008:	4618      	mov	r0, r3
 800300a:	371c      	adds	r7, #28
 800300c:	46bd      	mov	sp, r7
 800300e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003010:	200005c8 	.word	0x200005c8
 8003014:	40022000 	.word	0x40022000

08003018 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800301e:	2300      	movs	r3, #0
 8003020:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003022:	4b0d      	ldr	r3, [pc, #52]	@ (8003058 <HAL_FLASH_Unlock+0x40>)
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00d      	beq.n	800304a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800302e:	4b0a      	ldr	r3, [pc, #40]	@ (8003058 <HAL_FLASH_Unlock+0x40>)
 8003030:	4a0a      	ldr	r2, [pc, #40]	@ (800305c <HAL_FLASH_Unlock+0x44>)
 8003032:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003034:	4b08      	ldr	r3, [pc, #32]	@ (8003058 <HAL_FLASH_Unlock+0x40>)
 8003036:	4a0a      	ldr	r2, [pc, #40]	@ (8003060 <HAL_FLASH_Unlock+0x48>)
 8003038:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800303a:	4b07      	ldr	r3, [pc, #28]	@ (8003058 <HAL_FLASH_Unlock+0x40>)
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800304a:	79fb      	ldrb	r3, [r7, #7]
}
 800304c:	4618      	mov	r0, r3
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	bc80      	pop	{r7}
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	40022000 	.word	0x40022000
 800305c:	45670123 	.word	0x45670123
 8003060:	cdef89ab 	.word	0xcdef89ab

08003064 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003068:	4b05      	ldr	r3, [pc, #20]	@ (8003080 <HAL_FLASH_Lock+0x1c>)
 800306a:	691b      	ldr	r3, [r3, #16]
 800306c:	4a04      	ldr	r2, [pc, #16]	@ (8003080 <HAL_FLASH_Lock+0x1c>)
 800306e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003072:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	46bd      	mov	sp, r7
 800307a:	bc80      	pop	{r7}
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	40022000 	.word	0x40022000

08003084 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	460b      	mov	r3, r1
 800308e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003090:	4b08      	ldr	r3, [pc, #32]	@ (80030b4 <FLASH_Program_HalfWord+0x30>)
 8003092:	2200      	movs	r2, #0
 8003094:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003096:	4b08      	ldr	r3, [pc, #32]	@ (80030b8 <FLASH_Program_HalfWord+0x34>)
 8003098:	691b      	ldr	r3, [r3, #16]
 800309a:	4a07      	ldr	r2, [pc, #28]	@ (80030b8 <FLASH_Program_HalfWord+0x34>)
 800309c:	f043 0301 	orr.w	r3, r3, #1
 80030a0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	887a      	ldrh	r2, [r7, #2]
 80030a6:	801a      	strh	r2, [r3, #0]
}
 80030a8:	bf00      	nop
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bc80      	pop	{r7}
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	200005c8 	.word	0x200005c8
 80030b8:	40022000 	.word	0x40022000

080030bc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80030c4:	f7ff fe26 	bl	8002d14 <HAL_GetTick>
 80030c8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80030ca:	e010      	b.n	80030ee <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d2:	d00c      	beq.n	80030ee <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d007      	beq.n	80030ea <FLASH_WaitForLastOperation+0x2e>
 80030da:	f7ff fe1b 	bl	8002d14 <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d201      	bcs.n	80030ee <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e025      	b.n	800313a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80030ee:	4b15      	ldr	r3, [pc, #84]	@ (8003144 <FLASH_WaitForLastOperation+0x88>)
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d1e8      	bne.n	80030cc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80030fa:	4b12      	ldr	r3, [pc, #72]	@ (8003144 <FLASH_WaitForLastOperation+0x88>)
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	f003 0320 	and.w	r3, r3, #32
 8003102:	2b00      	cmp	r3, #0
 8003104:	d002      	beq.n	800310c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003106:	4b0f      	ldr	r3, [pc, #60]	@ (8003144 <FLASH_WaitForLastOperation+0x88>)
 8003108:	2220      	movs	r2, #32
 800310a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800310c:	4b0d      	ldr	r3, [pc, #52]	@ (8003144 <FLASH_WaitForLastOperation+0x88>)
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	f003 0310 	and.w	r3, r3, #16
 8003114:	2b00      	cmp	r3, #0
 8003116:	d10b      	bne.n	8003130 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003118:	4b0a      	ldr	r3, [pc, #40]	@ (8003144 <FLASH_WaitForLastOperation+0x88>)
 800311a:	69db      	ldr	r3, [r3, #28]
 800311c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003120:	2b00      	cmp	r3, #0
 8003122:	d105      	bne.n	8003130 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003124:	4b07      	ldr	r3, [pc, #28]	@ (8003144 <FLASH_WaitForLastOperation+0x88>)
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003130:	f000 f80a 	bl	8003148 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e000      	b.n	800313a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3710      	adds	r7, #16
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	40022000 	.word	0x40022000

08003148 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800314e:	2300      	movs	r3, #0
 8003150:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003152:	4b23      	ldr	r3, [pc, #140]	@ (80031e0 <FLASH_SetErrorCode+0x98>)
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	f003 0310 	and.w	r3, r3, #16
 800315a:	2b00      	cmp	r3, #0
 800315c:	d009      	beq.n	8003172 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800315e:	4b21      	ldr	r3, [pc, #132]	@ (80031e4 <FLASH_SetErrorCode+0x9c>)
 8003160:	69db      	ldr	r3, [r3, #28]
 8003162:	f043 0302 	orr.w	r3, r3, #2
 8003166:	4a1f      	ldr	r2, [pc, #124]	@ (80031e4 <FLASH_SetErrorCode+0x9c>)
 8003168:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f043 0310 	orr.w	r3, r3, #16
 8003170:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003172:	4b1b      	ldr	r3, [pc, #108]	@ (80031e0 <FLASH_SetErrorCode+0x98>)
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	f003 0304 	and.w	r3, r3, #4
 800317a:	2b00      	cmp	r3, #0
 800317c:	d009      	beq.n	8003192 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800317e:	4b19      	ldr	r3, [pc, #100]	@ (80031e4 <FLASH_SetErrorCode+0x9c>)
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	f043 0301 	orr.w	r3, r3, #1
 8003186:	4a17      	ldr	r2, [pc, #92]	@ (80031e4 <FLASH_SetErrorCode+0x9c>)
 8003188:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f043 0304 	orr.w	r3, r3, #4
 8003190:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003192:	4b13      	ldr	r3, [pc, #76]	@ (80031e0 <FLASH_SetErrorCode+0x98>)
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	f003 0301 	and.w	r3, r3, #1
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00b      	beq.n	80031b6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800319e:	4b11      	ldr	r3, [pc, #68]	@ (80031e4 <FLASH_SetErrorCode+0x9c>)
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	f043 0304 	orr.w	r3, r3, #4
 80031a6:	4a0f      	ldr	r2, [pc, #60]	@ (80031e4 <FLASH_SetErrorCode+0x9c>)
 80031a8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80031aa:	4b0d      	ldr	r3, [pc, #52]	@ (80031e0 <FLASH_SetErrorCode+0x98>)
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	4a0c      	ldr	r2, [pc, #48]	@ (80031e0 <FLASH_SetErrorCode+0x98>)
 80031b0:	f023 0301 	bic.w	r3, r3, #1
 80031b4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f240 1201 	movw	r2, #257	@ 0x101
 80031bc:	4293      	cmp	r3, r2
 80031be:	d106      	bne.n	80031ce <FLASH_SetErrorCode+0x86>
 80031c0:	4b07      	ldr	r3, [pc, #28]	@ (80031e0 <FLASH_SetErrorCode+0x98>)
 80031c2:	69db      	ldr	r3, [r3, #28]
 80031c4:	4a06      	ldr	r2, [pc, #24]	@ (80031e0 <FLASH_SetErrorCode+0x98>)
 80031c6:	f023 0301 	bic.w	r3, r3, #1
 80031ca:	61d3      	str	r3, [r2, #28]
}  
 80031cc:	e002      	b.n	80031d4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80031ce:	4a04      	ldr	r2, [pc, #16]	@ (80031e0 <FLASH_SetErrorCode+0x98>)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	60d3      	str	r3, [r2, #12]
}  
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	40022000 	.word	0x40022000
 80031e4:	200005c8 	.word	0x200005c8

080031e8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80031fa:	4b2f      	ldr	r3, [pc, #188]	@ (80032b8 <HAL_FLASHEx_Erase+0xd0>)
 80031fc:	7e1b      	ldrb	r3, [r3, #24]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d101      	bne.n	8003206 <HAL_FLASHEx_Erase+0x1e>
 8003202:	2302      	movs	r3, #2
 8003204:	e053      	b.n	80032ae <HAL_FLASHEx_Erase+0xc6>
 8003206:	4b2c      	ldr	r3, [pc, #176]	@ (80032b8 <HAL_FLASHEx_Erase+0xd0>)
 8003208:	2201      	movs	r2, #1
 800320a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2b02      	cmp	r3, #2
 8003212:	d116      	bne.n	8003242 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003214:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003218:	f7ff ff50 	bl	80030bc <FLASH_WaitForLastOperation>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d141      	bne.n	80032a6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003222:	2001      	movs	r0, #1
 8003224:	f000 f84c 	bl	80032c0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003228:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800322c:	f7ff ff46 	bl	80030bc <FLASH_WaitForLastOperation>
 8003230:	4603      	mov	r3, r0
 8003232:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003234:	4b21      	ldr	r3, [pc, #132]	@ (80032bc <HAL_FLASHEx_Erase+0xd4>)
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	4a20      	ldr	r2, [pc, #128]	@ (80032bc <HAL_FLASHEx_Erase+0xd4>)
 800323a:	f023 0304 	bic.w	r3, r3, #4
 800323e:	6113      	str	r3, [r2, #16]
 8003240:	e031      	b.n	80032a6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003242:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003246:	f7ff ff39 	bl	80030bc <FLASH_WaitForLastOperation>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d12a      	bne.n	80032a6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	f04f 32ff 	mov.w	r2, #4294967295
 8003256:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	60bb      	str	r3, [r7, #8]
 800325e:	e019      	b.n	8003294 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003260:	68b8      	ldr	r0, [r7, #8]
 8003262:	f000 f849 	bl	80032f8 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003266:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800326a:	f7ff ff27 	bl	80030bc <FLASH_WaitForLastOperation>
 800326e:	4603      	mov	r3, r0
 8003270:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003272:	4b12      	ldr	r3, [pc, #72]	@ (80032bc <HAL_FLASHEx_Erase+0xd4>)
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	4a11      	ldr	r2, [pc, #68]	@ (80032bc <HAL_FLASHEx_Erase+0xd4>)
 8003278:	f023 0302 	bic.w	r3, r3, #2
 800327c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800327e:	7bfb      	ldrb	r3, [r7, #15]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d003      	beq.n	800328c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	68ba      	ldr	r2, [r7, #8]
 8003288:	601a      	str	r2, [r3, #0]
            break;
 800328a:	e00c      	b.n	80032a6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003292:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	029a      	lsls	r2, r3, #10
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	4413      	add	r3, r2
 80032a0:	68ba      	ldr	r2, [r7, #8]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d3dc      	bcc.n	8003260 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80032a6:	4b04      	ldr	r3, [pc, #16]	@ (80032b8 <HAL_FLASHEx_Erase+0xd0>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	761a      	strb	r2, [r3, #24]

  return status;
 80032ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	200005c8 	.word	0x200005c8
 80032bc:	40022000 	.word	0x40022000

080032c0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80032c8:	4b09      	ldr	r3, [pc, #36]	@ (80032f0 <FLASH_MassErase+0x30>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80032ce:	4b09      	ldr	r3, [pc, #36]	@ (80032f4 <FLASH_MassErase+0x34>)
 80032d0:	691b      	ldr	r3, [r3, #16]
 80032d2:	4a08      	ldr	r2, [pc, #32]	@ (80032f4 <FLASH_MassErase+0x34>)
 80032d4:	f043 0304 	orr.w	r3, r3, #4
 80032d8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80032da:	4b06      	ldr	r3, [pc, #24]	@ (80032f4 <FLASH_MassErase+0x34>)
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	4a05      	ldr	r2, [pc, #20]	@ (80032f4 <FLASH_MassErase+0x34>)
 80032e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032e4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80032e6:	bf00      	nop
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bc80      	pop	{r7}
 80032ee:	4770      	bx	lr
 80032f0:	200005c8 	.word	0x200005c8
 80032f4:	40022000 	.word	0x40022000

080032f8 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003300:	4b0b      	ldr	r3, [pc, #44]	@ (8003330 <FLASH_PageErase+0x38>)
 8003302:	2200      	movs	r2, #0
 8003304:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003306:	4b0b      	ldr	r3, [pc, #44]	@ (8003334 <FLASH_PageErase+0x3c>)
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	4a0a      	ldr	r2, [pc, #40]	@ (8003334 <FLASH_PageErase+0x3c>)
 800330c:	f043 0302 	orr.w	r3, r3, #2
 8003310:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003312:	4a08      	ldr	r2, [pc, #32]	@ (8003334 <FLASH_PageErase+0x3c>)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003318:	4b06      	ldr	r3, [pc, #24]	@ (8003334 <FLASH_PageErase+0x3c>)
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	4a05      	ldr	r2, [pc, #20]	@ (8003334 <FLASH_PageErase+0x3c>)
 800331e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003322:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	bc80      	pop	{r7}
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	200005c8 	.word	0x200005c8
 8003334:	40022000 	.word	0x40022000

08003338 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003338:	b480      	push	{r7}
 800333a:	b08b      	sub	sp, #44	@ 0x2c
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003342:	2300      	movs	r3, #0
 8003344:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003346:	2300      	movs	r3, #0
 8003348:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800334a:	e169      	b.n	8003620 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800334c:	2201      	movs	r2, #1
 800334e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	69fa      	ldr	r2, [r7, #28]
 800335c:	4013      	ands	r3, r2
 800335e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	429a      	cmp	r2, r3
 8003366:	f040 8158 	bne.w	800361a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	4a9a      	ldr	r2, [pc, #616]	@ (80035d8 <HAL_GPIO_Init+0x2a0>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d05e      	beq.n	8003432 <HAL_GPIO_Init+0xfa>
 8003374:	4a98      	ldr	r2, [pc, #608]	@ (80035d8 <HAL_GPIO_Init+0x2a0>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d875      	bhi.n	8003466 <HAL_GPIO_Init+0x12e>
 800337a:	4a98      	ldr	r2, [pc, #608]	@ (80035dc <HAL_GPIO_Init+0x2a4>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d058      	beq.n	8003432 <HAL_GPIO_Init+0xfa>
 8003380:	4a96      	ldr	r2, [pc, #600]	@ (80035dc <HAL_GPIO_Init+0x2a4>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d86f      	bhi.n	8003466 <HAL_GPIO_Init+0x12e>
 8003386:	4a96      	ldr	r2, [pc, #600]	@ (80035e0 <HAL_GPIO_Init+0x2a8>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d052      	beq.n	8003432 <HAL_GPIO_Init+0xfa>
 800338c:	4a94      	ldr	r2, [pc, #592]	@ (80035e0 <HAL_GPIO_Init+0x2a8>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d869      	bhi.n	8003466 <HAL_GPIO_Init+0x12e>
 8003392:	4a94      	ldr	r2, [pc, #592]	@ (80035e4 <HAL_GPIO_Init+0x2ac>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d04c      	beq.n	8003432 <HAL_GPIO_Init+0xfa>
 8003398:	4a92      	ldr	r2, [pc, #584]	@ (80035e4 <HAL_GPIO_Init+0x2ac>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d863      	bhi.n	8003466 <HAL_GPIO_Init+0x12e>
 800339e:	4a92      	ldr	r2, [pc, #584]	@ (80035e8 <HAL_GPIO_Init+0x2b0>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d046      	beq.n	8003432 <HAL_GPIO_Init+0xfa>
 80033a4:	4a90      	ldr	r2, [pc, #576]	@ (80035e8 <HAL_GPIO_Init+0x2b0>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d85d      	bhi.n	8003466 <HAL_GPIO_Init+0x12e>
 80033aa:	2b12      	cmp	r3, #18
 80033ac:	d82a      	bhi.n	8003404 <HAL_GPIO_Init+0xcc>
 80033ae:	2b12      	cmp	r3, #18
 80033b0:	d859      	bhi.n	8003466 <HAL_GPIO_Init+0x12e>
 80033b2:	a201      	add	r2, pc, #4	@ (adr r2, 80033b8 <HAL_GPIO_Init+0x80>)
 80033b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b8:	08003433 	.word	0x08003433
 80033bc:	0800340d 	.word	0x0800340d
 80033c0:	0800341f 	.word	0x0800341f
 80033c4:	08003461 	.word	0x08003461
 80033c8:	08003467 	.word	0x08003467
 80033cc:	08003467 	.word	0x08003467
 80033d0:	08003467 	.word	0x08003467
 80033d4:	08003467 	.word	0x08003467
 80033d8:	08003467 	.word	0x08003467
 80033dc:	08003467 	.word	0x08003467
 80033e0:	08003467 	.word	0x08003467
 80033e4:	08003467 	.word	0x08003467
 80033e8:	08003467 	.word	0x08003467
 80033ec:	08003467 	.word	0x08003467
 80033f0:	08003467 	.word	0x08003467
 80033f4:	08003467 	.word	0x08003467
 80033f8:	08003467 	.word	0x08003467
 80033fc:	08003415 	.word	0x08003415
 8003400:	08003429 	.word	0x08003429
 8003404:	4a79      	ldr	r2, [pc, #484]	@ (80035ec <HAL_GPIO_Init+0x2b4>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d013      	beq.n	8003432 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800340a:	e02c      	b.n	8003466 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	623b      	str	r3, [r7, #32]
          break;
 8003412:	e029      	b.n	8003468 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	3304      	adds	r3, #4
 800341a:	623b      	str	r3, [r7, #32]
          break;
 800341c:	e024      	b.n	8003468 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	3308      	adds	r3, #8
 8003424:	623b      	str	r3, [r7, #32]
          break;
 8003426:	e01f      	b.n	8003468 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	330c      	adds	r3, #12
 800342e:	623b      	str	r3, [r7, #32]
          break;
 8003430:	e01a      	b.n	8003468 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d102      	bne.n	8003440 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800343a:	2304      	movs	r3, #4
 800343c:	623b      	str	r3, [r7, #32]
          break;
 800343e:	e013      	b.n	8003468 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	2b01      	cmp	r3, #1
 8003446:	d105      	bne.n	8003454 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003448:	2308      	movs	r3, #8
 800344a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	69fa      	ldr	r2, [r7, #28]
 8003450:	611a      	str	r2, [r3, #16]
          break;
 8003452:	e009      	b.n	8003468 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003454:	2308      	movs	r3, #8
 8003456:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	69fa      	ldr	r2, [r7, #28]
 800345c:	615a      	str	r2, [r3, #20]
          break;
 800345e:	e003      	b.n	8003468 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003460:	2300      	movs	r3, #0
 8003462:	623b      	str	r3, [r7, #32]
          break;
 8003464:	e000      	b.n	8003468 <HAL_GPIO_Init+0x130>
          break;
 8003466:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	2bff      	cmp	r3, #255	@ 0xff
 800346c:	d801      	bhi.n	8003472 <HAL_GPIO_Init+0x13a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	e001      	b.n	8003476 <HAL_GPIO_Init+0x13e>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	3304      	adds	r3, #4
 8003476:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	2bff      	cmp	r3, #255	@ 0xff
 800347c:	d802      	bhi.n	8003484 <HAL_GPIO_Init+0x14c>
 800347e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	e002      	b.n	800348a <HAL_GPIO_Init+0x152>
 8003484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003486:	3b08      	subs	r3, #8
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	210f      	movs	r1, #15
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	fa01 f303 	lsl.w	r3, r1, r3
 8003498:	43db      	mvns	r3, r3
 800349a:	401a      	ands	r2, r3
 800349c:	6a39      	ldr	r1, [r7, #32]
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	fa01 f303 	lsl.w	r3, r1, r3
 80034a4:	431a      	orrs	r2, r3
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 80b1 	beq.w	800361a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80034b8:	4b4d      	ldr	r3, [pc, #308]	@ (80035f0 <HAL_GPIO_Init+0x2b8>)
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	4a4c      	ldr	r2, [pc, #304]	@ (80035f0 <HAL_GPIO_Init+0x2b8>)
 80034be:	f043 0301 	orr.w	r3, r3, #1
 80034c2:	6193      	str	r3, [r2, #24]
 80034c4:	4b4a      	ldr	r3, [pc, #296]	@ (80035f0 <HAL_GPIO_Init+0x2b8>)
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	60bb      	str	r3, [r7, #8]
 80034ce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80034d0:	4a48      	ldr	r2, [pc, #288]	@ (80035f4 <HAL_GPIO_Init+0x2bc>)
 80034d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d4:	089b      	lsrs	r3, r3, #2
 80034d6:	3302      	adds	r3, #2
 80034d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034dc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80034de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e0:	f003 0303 	and.w	r3, r3, #3
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	220f      	movs	r2, #15
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	43db      	mvns	r3, r3
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	4013      	ands	r3, r2
 80034f2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a40      	ldr	r2, [pc, #256]	@ (80035f8 <HAL_GPIO_Init+0x2c0>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d013      	beq.n	8003524 <HAL_GPIO_Init+0x1ec>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a3f      	ldr	r2, [pc, #252]	@ (80035fc <HAL_GPIO_Init+0x2c4>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d00d      	beq.n	8003520 <HAL_GPIO_Init+0x1e8>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a3e      	ldr	r2, [pc, #248]	@ (8003600 <HAL_GPIO_Init+0x2c8>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d007      	beq.n	800351c <HAL_GPIO_Init+0x1e4>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a3d      	ldr	r2, [pc, #244]	@ (8003604 <HAL_GPIO_Init+0x2cc>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d101      	bne.n	8003518 <HAL_GPIO_Init+0x1e0>
 8003514:	2303      	movs	r3, #3
 8003516:	e006      	b.n	8003526 <HAL_GPIO_Init+0x1ee>
 8003518:	2304      	movs	r3, #4
 800351a:	e004      	b.n	8003526 <HAL_GPIO_Init+0x1ee>
 800351c:	2302      	movs	r3, #2
 800351e:	e002      	b.n	8003526 <HAL_GPIO_Init+0x1ee>
 8003520:	2301      	movs	r3, #1
 8003522:	e000      	b.n	8003526 <HAL_GPIO_Init+0x1ee>
 8003524:	2300      	movs	r3, #0
 8003526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003528:	f002 0203 	and.w	r2, r2, #3
 800352c:	0092      	lsls	r2, r2, #2
 800352e:	4093      	lsls	r3, r2
 8003530:	68fa      	ldr	r2, [r7, #12]
 8003532:	4313      	orrs	r3, r2
 8003534:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003536:	492f      	ldr	r1, [pc, #188]	@ (80035f4 <HAL_GPIO_Init+0x2bc>)
 8003538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800353a:	089b      	lsrs	r3, r3, #2
 800353c:	3302      	adds	r3, #2
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d006      	beq.n	800355e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003550:	4b2d      	ldr	r3, [pc, #180]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 8003552:	689a      	ldr	r2, [r3, #8]
 8003554:	492c      	ldr	r1, [pc, #176]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	4313      	orrs	r3, r2
 800355a:	608b      	str	r3, [r1, #8]
 800355c:	e006      	b.n	800356c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800355e:	4b2a      	ldr	r3, [pc, #168]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 8003560:	689a      	ldr	r2, [r3, #8]
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	43db      	mvns	r3, r3
 8003566:	4928      	ldr	r1, [pc, #160]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 8003568:	4013      	ands	r3, r2
 800356a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d006      	beq.n	8003586 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003578:	4b23      	ldr	r3, [pc, #140]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 800357a:	68da      	ldr	r2, [r3, #12]
 800357c:	4922      	ldr	r1, [pc, #136]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	4313      	orrs	r3, r2
 8003582:	60cb      	str	r3, [r1, #12]
 8003584:	e006      	b.n	8003594 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003586:	4b20      	ldr	r3, [pc, #128]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 8003588:	68da      	ldr	r2, [r3, #12]
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	43db      	mvns	r3, r3
 800358e:	491e      	ldr	r1, [pc, #120]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 8003590:	4013      	ands	r3, r2
 8003592:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d006      	beq.n	80035ae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80035a0:	4b19      	ldr	r3, [pc, #100]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 80035a2:	685a      	ldr	r2, [r3, #4]
 80035a4:	4918      	ldr	r1, [pc, #96]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	604b      	str	r3, [r1, #4]
 80035ac:	e006      	b.n	80035bc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80035ae:	4b16      	ldr	r3, [pc, #88]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 80035b0:	685a      	ldr	r2, [r3, #4]
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	43db      	mvns	r3, r3
 80035b6:	4914      	ldr	r1, [pc, #80]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 80035b8:	4013      	ands	r3, r2
 80035ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d021      	beq.n	800360c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80035c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	490e      	ldr	r1, [pc, #56]	@ (8003608 <HAL_GPIO_Init+0x2d0>)
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	600b      	str	r3, [r1, #0]
 80035d4:	e021      	b.n	800361a <HAL_GPIO_Init+0x2e2>
 80035d6:	bf00      	nop
 80035d8:	10320000 	.word	0x10320000
 80035dc:	10310000 	.word	0x10310000
 80035e0:	10220000 	.word	0x10220000
 80035e4:	10210000 	.word	0x10210000
 80035e8:	10120000 	.word	0x10120000
 80035ec:	10110000 	.word	0x10110000
 80035f0:	40021000 	.word	0x40021000
 80035f4:	40010000 	.word	0x40010000
 80035f8:	40010800 	.word	0x40010800
 80035fc:	40010c00 	.word	0x40010c00
 8003600:	40011000 	.word	0x40011000
 8003604:	40011400 	.word	0x40011400
 8003608:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800360c:	4b0b      	ldr	r3, [pc, #44]	@ (800363c <HAL_GPIO_Init+0x304>)
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	43db      	mvns	r3, r3
 8003614:	4909      	ldr	r1, [pc, #36]	@ (800363c <HAL_GPIO_Init+0x304>)
 8003616:	4013      	ands	r3, r2
 8003618:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800361a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361c:	3301      	adds	r3, #1
 800361e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003626:	fa22 f303 	lsr.w	r3, r2, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	f47f ae8e 	bne.w	800334c <HAL_GPIO_Init+0x14>
  }
}
 8003630:	bf00      	nop
 8003632:	bf00      	nop
 8003634:	372c      	adds	r7, #44	@ 0x2c
 8003636:	46bd      	mov	sp, r7
 8003638:	bc80      	pop	{r7}
 800363a:	4770      	bx	lr
 800363c:	40010400 	.word	0x40010400

08003640 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	460b      	mov	r3, r1
 800364a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	887b      	ldrh	r3, [r7, #2]
 8003652:	4013      	ands	r3, r2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d002      	beq.n	800365e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003658:	2301      	movs	r3, #1
 800365a:	73fb      	strb	r3, [r7, #15]
 800365c:	e001      	b.n	8003662 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800365e:	2300      	movs	r3, #0
 8003660:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003662:	7bfb      	ldrb	r3, [r7, #15]
}
 8003664:	4618      	mov	r0, r3
 8003666:	3714      	adds	r7, #20
 8003668:	46bd      	mov	sp, r7
 800366a:	bc80      	pop	{r7}
 800366c:	4770      	bx	lr

0800366e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800366e:	b480      	push	{r7}
 8003670:	b083      	sub	sp, #12
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
 8003676:	460b      	mov	r3, r1
 8003678:	807b      	strh	r3, [r7, #2]
 800367a:	4613      	mov	r3, r2
 800367c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800367e:	787b      	ldrb	r3, [r7, #1]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d003      	beq.n	800368c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003684:	887a      	ldrh	r2, [r7, #2]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800368a:	e003      	b.n	8003694 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800368c:	887b      	ldrh	r3, [r7, #2]
 800368e:	041a      	lsls	r2, r3, #16
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	611a      	str	r2, [r3, #16]
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	bc80      	pop	{r7}
 800369c:	4770      	bx	lr

0800369e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800369e:	b480      	push	{r7}
 80036a0:	b085      	sub	sp, #20
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	6078      	str	r0, [r7, #4]
 80036a6:	460b      	mov	r3, r1
 80036a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036b0:	887a      	ldrh	r2, [r7, #2]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	4013      	ands	r3, r2
 80036b6:	041a      	lsls	r2, r3, #16
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	43d9      	mvns	r1, r3
 80036bc:	887b      	ldrh	r3, [r7, #2]
 80036be:	400b      	ands	r3, r1
 80036c0:	431a      	orrs	r2, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	611a      	str	r2, [r3, #16]
}
 80036c6:	bf00      	nop
 80036c8:	3714      	adds	r7, #20
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr

080036d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b086      	sub	sp, #24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e272      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	f000 8087 	beq.w	80037fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036f0:	4b92      	ldr	r3, [pc, #584]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f003 030c 	and.w	r3, r3, #12
 80036f8:	2b04      	cmp	r3, #4
 80036fa:	d00c      	beq.n	8003716 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036fc:	4b8f      	ldr	r3, [pc, #572]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f003 030c 	and.w	r3, r3, #12
 8003704:	2b08      	cmp	r3, #8
 8003706:	d112      	bne.n	800372e <HAL_RCC_OscConfig+0x5e>
 8003708:	4b8c      	ldr	r3, [pc, #560]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003710:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003714:	d10b      	bne.n	800372e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003716:	4b89      	ldr	r3, [pc, #548]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d06c      	beq.n	80037fc <HAL_RCC_OscConfig+0x12c>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d168      	bne.n	80037fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e24c      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003736:	d106      	bne.n	8003746 <HAL_RCC_OscConfig+0x76>
 8003738:	4b80      	ldr	r3, [pc, #512]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a7f      	ldr	r2, [pc, #508]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 800373e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003742:	6013      	str	r3, [r2, #0]
 8003744:	e02e      	b.n	80037a4 <HAL_RCC_OscConfig+0xd4>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10c      	bne.n	8003768 <HAL_RCC_OscConfig+0x98>
 800374e:	4b7b      	ldr	r3, [pc, #492]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a7a      	ldr	r2, [pc, #488]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003754:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003758:	6013      	str	r3, [r2, #0]
 800375a:	4b78      	ldr	r3, [pc, #480]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a77      	ldr	r2, [pc, #476]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003760:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003764:	6013      	str	r3, [r2, #0]
 8003766:	e01d      	b.n	80037a4 <HAL_RCC_OscConfig+0xd4>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003770:	d10c      	bne.n	800378c <HAL_RCC_OscConfig+0xbc>
 8003772:	4b72      	ldr	r3, [pc, #456]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a71      	ldr	r2, [pc, #452]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003778:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800377c:	6013      	str	r3, [r2, #0]
 800377e:	4b6f      	ldr	r3, [pc, #444]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a6e      	ldr	r2, [pc, #440]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003784:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003788:	6013      	str	r3, [r2, #0]
 800378a:	e00b      	b.n	80037a4 <HAL_RCC_OscConfig+0xd4>
 800378c:	4b6b      	ldr	r3, [pc, #428]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a6a      	ldr	r2, [pc, #424]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003792:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003796:	6013      	str	r3, [r2, #0]
 8003798:	4b68      	ldr	r3, [pc, #416]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a67      	ldr	r2, [pc, #412]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 800379e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d013      	beq.n	80037d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ac:	f7ff fab2 	bl	8002d14 <HAL_GetTick>
 80037b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b4:	f7ff faae 	bl	8002d14 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b64      	cmp	r3, #100	@ 0x64
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e200      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037c6:	4b5d      	ldr	r3, [pc, #372]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0f0      	beq.n	80037b4 <HAL_RCC_OscConfig+0xe4>
 80037d2:	e014      	b.n	80037fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d4:	f7ff fa9e 	bl	8002d14 <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037dc:	f7ff fa9a 	bl	8002d14 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b64      	cmp	r3, #100	@ 0x64
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e1ec      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ee:	4b53      	ldr	r3, [pc, #332]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f0      	bne.n	80037dc <HAL_RCC_OscConfig+0x10c>
 80037fa:	e000      	b.n	80037fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d063      	beq.n	80038d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800380a:	4b4c      	ldr	r3, [pc, #304]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f003 030c 	and.w	r3, r3, #12
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00b      	beq.n	800382e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003816:	4b49      	ldr	r3, [pc, #292]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f003 030c 	and.w	r3, r3, #12
 800381e:	2b08      	cmp	r3, #8
 8003820:	d11c      	bne.n	800385c <HAL_RCC_OscConfig+0x18c>
 8003822:	4b46      	ldr	r3, [pc, #280]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d116      	bne.n	800385c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800382e:	4b43      	ldr	r3, [pc, #268]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d005      	beq.n	8003846 <HAL_RCC_OscConfig+0x176>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d001      	beq.n	8003846 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e1c0      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003846:	4b3d      	ldr	r3, [pc, #244]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	00db      	lsls	r3, r3, #3
 8003854:	4939      	ldr	r1, [pc, #228]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003856:	4313      	orrs	r3, r2
 8003858:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800385a:	e03a      	b.n	80038d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d020      	beq.n	80038a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003864:	4b36      	ldr	r3, [pc, #216]	@ (8003940 <HAL_RCC_OscConfig+0x270>)
 8003866:	2201      	movs	r2, #1
 8003868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800386a:	f7ff fa53 	bl	8002d14 <HAL_GetTick>
 800386e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003872:	f7ff fa4f 	bl	8002d14 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e1a1      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003884:	4b2d      	ldr	r3, [pc, #180]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d0f0      	beq.n	8003872 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003890:	4b2a      	ldr	r3, [pc, #168]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	00db      	lsls	r3, r3, #3
 800389e:	4927      	ldr	r1, [pc, #156]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	600b      	str	r3, [r1, #0]
 80038a4:	e015      	b.n	80038d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038a6:	4b26      	ldr	r3, [pc, #152]	@ (8003940 <HAL_RCC_OscConfig+0x270>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ac:	f7ff fa32 	bl	8002d14 <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038b4:	f7ff fa2e 	bl	8002d14 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e180      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038c6:	4b1d      	ldr	r3, [pc, #116]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1f0      	bne.n	80038b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0308 	and.w	r3, r3, #8
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d03a      	beq.n	8003954 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d019      	beq.n	800391a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038e6:	4b17      	ldr	r3, [pc, #92]	@ (8003944 <HAL_RCC_OscConfig+0x274>)
 80038e8:	2201      	movs	r2, #1
 80038ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ec:	f7ff fa12 	bl	8002d14 <HAL_GetTick>
 80038f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038f2:	e008      	b.n	8003906 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038f4:	f7ff fa0e 	bl	8002d14 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e160      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003906:	4b0d      	ldr	r3, [pc, #52]	@ (800393c <HAL_RCC_OscConfig+0x26c>)
 8003908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d0f0      	beq.n	80038f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003912:	2001      	movs	r0, #1
 8003914:	f000 face 	bl	8003eb4 <RCC_Delay>
 8003918:	e01c      	b.n	8003954 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800391a:	4b0a      	ldr	r3, [pc, #40]	@ (8003944 <HAL_RCC_OscConfig+0x274>)
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003920:	f7ff f9f8 	bl	8002d14 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003926:	e00f      	b.n	8003948 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003928:	f7ff f9f4 	bl	8002d14 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d908      	bls.n	8003948 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e146      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
 800393a:	bf00      	nop
 800393c:	40021000 	.word	0x40021000
 8003940:	42420000 	.word	0x42420000
 8003944:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003948:	4b92      	ldr	r3, [pc, #584]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 800394a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1e9      	bne.n	8003928 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0304 	and.w	r3, r3, #4
 800395c:	2b00      	cmp	r3, #0
 800395e:	f000 80a6 	beq.w	8003aae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003962:	2300      	movs	r3, #0
 8003964:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003966:	4b8b      	ldr	r3, [pc, #556]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003968:	69db      	ldr	r3, [r3, #28]
 800396a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d10d      	bne.n	800398e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003972:	4b88      	ldr	r3, [pc, #544]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003974:	69db      	ldr	r3, [r3, #28]
 8003976:	4a87      	ldr	r2, [pc, #540]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003978:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800397c:	61d3      	str	r3, [r2, #28]
 800397e:	4b85      	ldr	r3, [pc, #532]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003980:	69db      	ldr	r3, [r3, #28]
 8003982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003986:	60bb      	str	r3, [r7, #8]
 8003988:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800398a:	2301      	movs	r3, #1
 800398c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800398e:	4b82      	ldr	r3, [pc, #520]	@ (8003b98 <HAL_RCC_OscConfig+0x4c8>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003996:	2b00      	cmp	r3, #0
 8003998:	d118      	bne.n	80039cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800399a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b98 <HAL_RCC_OscConfig+0x4c8>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a7e      	ldr	r2, [pc, #504]	@ (8003b98 <HAL_RCC_OscConfig+0x4c8>)
 80039a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039a6:	f7ff f9b5 	bl	8002d14 <HAL_GetTick>
 80039aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ac:	e008      	b.n	80039c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ae:	f7ff f9b1 	bl	8002d14 <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b64      	cmp	r3, #100	@ 0x64
 80039ba:	d901      	bls.n	80039c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e103      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c0:	4b75      	ldr	r3, [pc, #468]	@ (8003b98 <HAL_RCC_OscConfig+0x4c8>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d0f0      	beq.n	80039ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d106      	bne.n	80039e2 <HAL_RCC_OscConfig+0x312>
 80039d4:	4b6f      	ldr	r3, [pc, #444]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	4a6e      	ldr	r2, [pc, #440]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 80039da:	f043 0301 	orr.w	r3, r3, #1
 80039de:	6213      	str	r3, [r2, #32]
 80039e0:	e02d      	b.n	8003a3e <HAL_RCC_OscConfig+0x36e>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10c      	bne.n	8003a04 <HAL_RCC_OscConfig+0x334>
 80039ea:	4b6a      	ldr	r3, [pc, #424]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	4a69      	ldr	r2, [pc, #420]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 80039f0:	f023 0301 	bic.w	r3, r3, #1
 80039f4:	6213      	str	r3, [r2, #32]
 80039f6:	4b67      	ldr	r3, [pc, #412]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	4a66      	ldr	r2, [pc, #408]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 80039fc:	f023 0304 	bic.w	r3, r3, #4
 8003a00:	6213      	str	r3, [r2, #32]
 8003a02:	e01c      	b.n	8003a3e <HAL_RCC_OscConfig+0x36e>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	2b05      	cmp	r3, #5
 8003a0a:	d10c      	bne.n	8003a26 <HAL_RCC_OscConfig+0x356>
 8003a0c:	4b61      	ldr	r3, [pc, #388]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	4a60      	ldr	r2, [pc, #384]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003a12:	f043 0304 	orr.w	r3, r3, #4
 8003a16:	6213      	str	r3, [r2, #32]
 8003a18:	4b5e      	ldr	r3, [pc, #376]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003a1a:	6a1b      	ldr	r3, [r3, #32]
 8003a1c:	4a5d      	ldr	r2, [pc, #372]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003a1e:	f043 0301 	orr.w	r3, r3, #1
 8003a22:	6213      	str	r3, [r2, #32]
 8003a24:	e00b      	b.n	8003a3e <HAL_RCC_OscConfig+0x36e>
 8003a26:	4b5b      	ldr	r3, [pc, #364]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	4a5a      	ldr	r2, [pc, #360]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003a2c:	f023 0301 	bic.w	r3, r3, #1
 8003a30:	6213      	str	r3, [r2, #32]
 8003a32:	4b58      	ldr	r3, [pc, #352]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	4a57      	ldr	r2, [pc, #348]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003a38:	f023 0304 	bic.w	r3, r3, #4
 8003a3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d015      	beq.n	8003a72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a46:	f7ff f965 	bl	8002d14 <HAL_GetTick>
 8003a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a4c:	e00a      	b.n	8003a64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4e:	f7ff f961 	bl	8002d14 <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e0b1      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a64:	4b4b      	ldr	r3, [pc, #300]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d0ee      	beq.n	8003a4e <HAL_RCC_OscConfig+0x37e>
 8003a70:	e014      	b.n	8003a9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a72:	f7ff f94f 	bl	8002d14 <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a78:	e00a      	b.n	8003a90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a7a:	f7ff f94b 	bl	8002d14 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e09b      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a90:	4b40      	ldr	r3, [pc, #256]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	f003 0302 	and.w	r3, r3, #2
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1ee      	bne.n	8003a7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a9c:	7dfb      	ldrb	r3, [r7, #23]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d105      	bne.n	8003aae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa2:	4b3c      	ldr	r3, [pc, #240]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	4a3b      	ldr	r2, [pc, #236]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003aa8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	69db      	ldr	r3, [r3, #28]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f000 8087 	beq.w	8003bc6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ab8:	4b36      	ldr	r3, [pc, #216]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f003 030c 	and.w	r3, r3, #12
 8003ac0:	2b08      	cmp	r3, #8
 8003ac2:	d061      	beq.n	8003b88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	69db      	ldr	r3, [r3, #28]
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d146      	bne.n	8003b5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003acc:	4b33      	ldr	r3, [pc, #204]	@ (8003b9c <HAL_RCC_OscConfig+0x4cc>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad2:	f7ff f91f 	bl	8002d14 <HAL_GetTick>
 8003ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ad8:	e008      	b.n	8003aec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ada:	f7ff f91b 	bl	8002d14 <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d901      	bls.n	8003aec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e06d      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003aec:	4b29      	ldr	r3, [pc, #164]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1f0      	bne.n	8003ada <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b00:	d108      	bne.n	8003b14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b02:	4b24      	ldr	r3, [pc, #144]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	4921      	ldr	r1, [pc, #132]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b14:	4b1f      	ldr	r3, [pc, #124]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a19      	ldr	r1, [r3, #32]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b24:	430b      	orrs	r3, r1
 8003b26:	491b      	ldr	r1, [pc, #108]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003b9c <HAL_RCC_OscConfig+0x4cc>)
 8003b2e:	2201      	movs	r2, #1
 8003b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b32:	f7ff f8ef 	bl	8002d14 <HAL_GetTick>
 8003b36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b38:	e008      	b.n	8003b4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b3a:	f7ff f8eb 	bl	8002d14 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e03d      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b4c:	4b11      	ldr	r3, [pc, #68]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0f0      	beq.n	8003b3a <HAL_RCC_OscConfig+0x46a>
 8003b58:	e035      	b.n	8003bc6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b5a:	4b10      	ldr	r3, [pc, #64]	@ (8003b9c <HAL_RCC_OscConfig+0x4cc>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b60:	f7ff f8d8 	bl	8002d14 <HAL_GetTick>
 8003b64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b66:	e008      	b.n	8003b7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b68:	f7ff f8d4 	bl	8002d14 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d901      	bls.n	8003b7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e026      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b7a:	4b06      	ldr	r3, [pc, #24]	@ (8003b94 <HAL_RCC_OscConfig+0x4c4>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1f0      	bne.n	8003b68 <HAL_RCC_OscConfig+0x498>
 8003b86:	e01e      	b.n	8003bc6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	69db      	ldr	r3, [r3, #28]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d107      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e019      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
 8003b94:	40021000 	.word	0x40021000
 8003b98:	40007000 	.word	0x40007000
 8003b9c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd0 <HAL_RCC_OscConfig+0x500>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6a1b      	ldr	r3, [r3, #32]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d106      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d001      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e000      	b.n	8003bc8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3718      	adds	r7, #24
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	40021000 	.word	0x40021000

08003bd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d101      	bne.n	8003be8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e0d0      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003be8:	4b6a      	ldr	r3, [pc, #424]	@ (8003d94 <HAL_RCC_ClockConfig+0x1c0>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0307 	and.w	r3, r3, #7
 8003bf0:	683a      	ldr	r2, [r7, #0]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d910      	bls.n	8003c18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bf6:	4b67      	ldr	r3, [pc, #412]	@ (8003d94 <HAL_RCC_ClockConfig+0x1c0>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f023 0207 	bic.w	r2, r3, #7
 8003bfe:	4965      	ldr	r1, [pc, #404]	@ (8003d94 <HAL_RCC_ClockConfig+0x1c0>)
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c06:	4b63      	ldr	r3, [pc, #396]	@ (8003d94 <HAL_RCC_ClockConfig+0x1c0>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0307 	and.w	r3, r3, #7
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d001      	beq.n	8003c18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e0b8      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d020      	beq.n	8003c66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0304 	and.w	r3, r3, #4
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d005      	beq.n	8003c3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c30:	4b59      	ldr	r3, [pc, #356]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	4a58      	ldr	r2, [pc, #352]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003c36:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003c3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0308 	and.w	r3, r3, #8
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d005      	beq.n	8003c54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c48:	4b53      	ldr	r3, [pc, #332]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	4a52      	ldr	r2, [pc, #328]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003c4e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003c52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c54:	4b50      	ldr	r3, [pc, #320]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	494d      	ldr	r1, [pc, #308]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d040      	beq.n	8003cf4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d107      	bne.n	8003c8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c7a:	4b47      	ldr	r3, [pc, #284]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d115      	bne.n	8003cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e07f      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d107      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c92:	4b41      	ldr	r3, [pc, #260]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d109      	bne.n	8003cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e073      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ca2:	4b3d      	ldr	r3, [pc, #244]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e06b      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cb2:	4b39      	ldr	r3, [pc, #228]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f023 0203 	bic.w	r2, r3, #3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	4936      	ldr	r1, [pc, #216]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cc4:	f7ff f826 	bl	8002d14 <HAL_GetTick>
 8003cc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cca:	e00a      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ccc:	f7ff f822 	bl	8002d14 <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d901      	bls.n	8003ce2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e053      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f003 020c 	and.w	r2, r3, #12
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d1eb      	bne.n	8003ccc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cf4:	4b27      	ldr	r3, [pc, #156]	@ (8003d94 <HAL_RCC_ClockConfig+0x1c0>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0307 	and.w	r3, r3, #7
 8003cfc:	683a      	ldr	r2, [r7, #0]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d210      	bcs.n	8003d24 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d02:	4b24      	ldr	r3, [pc, #144]	@ (8003d94 <HAL_RCC_ClockConfig+0x1c0>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f023 0207 	bic.w	r2, r3, #7
 8003d0a:	4922      	ldr	r1, [pc, #136]	@ (8003d94 <HAL_RCC_ClockConfig+0x1c0>)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d12:	4b20      	ldr	r3, [pc, #128]	@ (8003d94 <HAL_RCC_ClockConfig+0x1c0>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0307 	and.w	r3, r3, #7
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d001      	beq.n	8003d24 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e032      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0304 	and.w	r3, r3, #4
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d008      	beq.n	8003d42 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d30:	4b19      	ldr	r3, [pc, #100]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	4916      	ldr	r1, [pc, #88]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0308 	and.w	r3, r3, #8
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d009      	beq.n	8003d62 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d4e:	4b12      	ldr	r3, [pc, #72]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	00db      	lsls	r3, r3, #3
 8003d5c:	490e      	ldr	r1, [pc, #56]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d62:	f000 f821 	bl	8003da8 <HAL_RCC_GetSysClockFreq>
 8003d66:	4602      	mov	r2, r0
 8003d68:	4b0b      	ldr	r3, [pc, #44]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c4>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	091b      	lsrs	r3, r3, #4
 8003d6e:	f003 030f 	and.w	r3, r3, #15
 8003d72:	490a      	ldr	r1, [pc, #40]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c8>)
 8003d74:	5ccb      	ldrb	r3, [r1, r3]
 8003d76:	fa22 f303 	lsr.w	r3, r2, r3
 8003d7a:	4a09      	ldr	r2, [pc, #36]	@ (8003da0 <HAL_RCC_ClockConfig+0x1cc>)
 8003d7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d7e:	4b09      	ldr	r3, [pc, #36]	@ (8003da4 <HAL_RCC_ClockConfig+0x1d0>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fe ff84 	bl	8002c90 <HAL_InitTick>

  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	40022000 	.word	0x40022000
 8003d98:	40021000 	.word	0x40021000
 8003d9c:	08009d1c 	.word	0x08009d1c
 8003da0:	20000018 	.word	0x20000018
 8003da4:	2000001c 	.word	0x2000001c

08003da8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b087      	sub	sp, #28
 8003dac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003dae:	2300      	movs	r3, #0
 8003db0:	60fb      	str	r3, [r7, #12]
 8003db2:	2300      	movs	r3, #0
 8003db4:	60bb      	str	r3, [r7, #8]
 8003db6:	2300      	movs	r3, #0
 8003db8:	617b      	str	r3, [r7, #20]
 8003dba:	2300      	movs	r3, #0
 8003dbc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003dc2:	4b1e      	ldr	r3, [pc, #120]	@ (8003e3c <HAL_RCC_GetSysClockFreq+0x94>)
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f003 030c 	and.w	r3, r3, #12
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	d002      	beq.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x30>
 8003dd2:	2b08      	cmp	r3, #8
 8003dd4:	d003      	beq.n	8003dde <HAL_RCC_GetSysClockFreq+0x36>
 8003dd6:	e027      	b.n	8003e28 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003dd8:	4b19      	ldr	r3, [pc, #100]	@ (8003e40 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dda:	613b      	str	r3, [r7, #16]
      break;
 8003ddc:	e027      	b.n	8003e2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	0c9b      	lsrs	r3, r3, #18
 8003de2:	f003 030f 	and.w	r3, r3, #15
 8003de6:	4a17      	ldr	r2, [pc, #92]	@ (8003e44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003de8:	5cd3      	ldrb	r3, [r2, r3]
 8003dea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d010      	beq.n	8003e18 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003df6:	4b11      	ldr	r3, [pc, #68]	@ (8003e3c <HAL_RCC_GetSysClockFreq+0x94>)
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	0c5b      	lsrs	r3, r3, #17
 8003dfc:	f003 0301 	and.w	r3, r3, #1
 8003e00:	4a11      	ldr	r2, [pc, #68]	@ (8003e48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e02:	5cd3      	ldrb	r3, [r2, r3]
 8003e04:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a0d      	ldr	r2, [pc, #52]	@ (8003e40 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e0a:	fb03 f202 	mul.w	r2, r3, r2
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e14:	617b      	str	r3, [r7, #20]
 8003e16:	e004      	b.n	8003e22 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a0c      	ldr	r2, [pc, #48]	@ (8003e4c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e1c:	fb02 f303 	mul.w	r3, r2, r3
 8003e20:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	613b      	str	r3, [r7, #16]
      break;
 8003e26:	e002      	b.n	8003e2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e28:	4b05      	ldr	r3, [pc, #20]	@ (8003e40 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e2a:	613b      	str	r3, [r7, #16]
      break;
 8003e2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e2e:	693b      	ldr	r3, [r7, #16]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	371c      	adds	r7, #28
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bc80      	pop	{r7}
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop
 8003e3c:	40021000 	.word	0x40021000
 8003e40:	007a1200 	.word	0x007a1200
 8003e44:	08009d34 	.word	0x08009d34
 8003e48:	08009d44 	.word	0x08009d44
 8003e4c:	003d0900 	.word	0x003d0900

08003e50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e50:	b480      	push	{r7}
 8003e52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e54:	4b02      	ldr	r3, [pc, #8]	@ (8003e60 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e56:	681b      	ldr	r3, [r3, #0]
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bc80      	pop	{r7}
 8003e5e:	4770      	bx	lr
 8003e60:	20000018 	.word	0x20000018

08003e64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e68:	f7ff fff2 	bl	8003e50 <HAL_RCC_GetHCLKFreq>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	4b05      	ldr	r3, [pc, #20]	@ (8003e84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	0a1b      	lsrs	r3, r3, #8
 8003e74:	f003 0307 	and.w	r3, r3, #7
 8003e78:	4903      	ldr	r1, [pc, #12]	@ (8003e88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e7a:	5ccb      	ldrb	r3, [r1, r3]
 8003e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	40021000 	.word	0x40021000
 8003e88:	08009d2c 	.word	0x08009d2c

08003e8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e90:	f7ff ffde 	bl	8003e50 <HAL_RCC_GetHCLKFreq>
 8003e94:	4602      	mov	r2, r0
 8003e96:	4b05      	ldr	r3, [pc, #20]	@ (8003eac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	0adb      	lsrs	r3, r3, #11
 8003e9c:	f003 0307 	and.w	r3, r3, #7
 8003ea0:	4903      	ldr	r1, [pc, #12]	@ (8003eb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ea2:	5ccb      	ldrb	r3, [r1, r3]
 8003ea4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	40021000 	.word	0x40021000
 8003eb0:	08009d2c 	.word	0x08009d2c

08003eb4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee8 <RCC_Delay+0x34>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8003eec <RCC_Delay+0x38>)
 8003ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec6:	0a5b      	lsrs	r3, r3, #9
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	fb02 f303 	mul.w	r3, r2, r3
 8003ece:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ed0:	bf00      	nop
  }
  while (Delay --);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	1e5a      	subs	r2, r3, #1
 8003ed6:	60fa      	str	r2, [r7, #12]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d1f9      	bne.n	8003ed0 <RCC_Delay+0x1c>
}
 8003edc:	bf00      	nop
 8003ede:	bf00      	nop
 8003ee0:	3714      	adds	r7, #20
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bc80      	pop	{r7}
 8003ee6:	4770      	bx	lr
 8003ee8:	20000018 	.word	0x20000018
 8003eec:	10624dd3 	.word	0x10624dd3

08003ef0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e076      	b.n	8003ff0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d108      	bne.n	8003f1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f12:	d009      	beq.n	8003f28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	61da      	str	r2, [r3, #28]
 8003f1a:	e005      	b.n	8003f28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d106      	bne.n	8003f48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7fe fc82 	bl	800284c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f5e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003f70:	431a      	orrs	r2, r3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f7a:	431a      	orrs	r2, r3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	691b      	ldr	r3, [r3, #16]
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	431a      	orrs	r2, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	431a      	orrs	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f98:	431a      	orrs	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fa2:	431a      	orrs	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fac:	ea42 0103 	orr.w	r1, r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	699b      	ldr	r3, [r3, #24]
 8003fc4:	0c1a      	lsrs	r2, r3, #16
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f002 0204 	and.w	r2, r2, #4
 8003fce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	69da      	ldr	r2, [r3, #28]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003fde:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3708      	adds	r7, #8
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b088      	sub	sp, #32
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	603b      	str	r3, [r7, #0]
 8004004:	4613      	mov	r3, r2
 8004006:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004008:	f7fe fe84 	bl	8002d14 <HAL_GetTick>
 800400c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800400e:	88fb      	ldrh	r3, [r7, #6]
 8004010:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b01      	cmp	r3, #1
 800401c:	d001      	beq.n	8004022 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800401e:	2302      	movs	r3, #2
 8004020:	e12a      	b.n	8004278 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d002      	beq.n	800402e <HAL_SPI_Transmit+0x36>
 8004028:	88fb      	ldrh	r3, [r7, #6]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e122      	b.n	8004278 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004038:	2b01      	cmp	r3, #1
 800403a:	d101      	bne.n	8004040 <HAL_SPI_Transmit+0x48>
 800403c:	2302      	movs	r3, #2
 800403e:	e11b      	b.n	8004278 <HAL_SPI_Transmit+0x280>
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2203      	movs	r2, #3
 800404c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	68ba      	ldr	r2, [r7, #8]
 800405a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	88fa      	ldrh	r2, [r7, #6]
 8004060:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	88fa      	ldrh	r2, [r7, #6]
 8004066:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2200      	movs	r2, #0
 800406c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800408e:	d10f      	bne.n	80040b0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800409e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040ae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ba:	2b40      	cmp	r3, #64	@ 0x40
 80040bc:	d007      	beq.n	80040ce <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040d6:	d152      	bne.n	800417e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d002      	beq.n	80040e6 <HAL_SPI_Transmit+0xee>
 80040e0:	8b7b      	ldrh	r3, [r7, #26]
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d145      	bne.n	8004172 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ea:	881a      	ldrh	r2, [r3, #0]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f6:	1c9a      	adds	r2, r3, #2
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004100:	b29b      	uxth	r3, r3
 8004102:	3b01      	subs	r3, #1
 8004104:	b29a      	uxth	r2, r3
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800410a:	e032      	b.n	8004172 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b02      	cmp	r3, #2
 8004118:	d112      	bne.n	8004140 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411e:	881a      	ldrh	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412a:	1c9a      	adds	r2, r3, #2
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004134:	b29b      	uxth	r3, r3
 8004136:	3b01      	subs	r3, #1
 8004138:	b29a      	uxth	r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800413e:	e018      	b.n	8004172 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004140:	f7fe fde8 	bl	8002d14 <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	683a      	ldr	r2, [r7, #0]
 800414c:	429a      	cmp	r2, r3
 800414e:	d803      	bhi.n	8004158 <HAL_SPI_Transmit+0x160>
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004156:	d102      	bne.n	800415e <HAL_SPI_Transmit+0x166>
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d109      	bne.n	8004172 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e082      	b.n	8004278 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004176:	b29b      	uxth	r3, r3
 8004178:	2b00      	cmp	r3, #0
 800417a:	d1c7      	bne.n	800410c <HAL_SPI_Transmit+0x114>
 800417c:	e053      	b.n	8004226 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d002      	beq.n	800418c <HAL_SPI_Transmit+0x194>
 8004186:	8b7b      	ldrh	r3, [r7, #26]
 8004188:	2b01      	cmp	r3, #1
 800418a:	d147      	bne.n	800421c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	330c      	adds	r3, #12
 8004196:	7812      	ldrb	r2, [r2, #0]
 8004198:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419e:	1c5a      	adds	r2, r3, #1
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	3b01      	subs	r3, #1
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80041b2:	e033      	b.n	800421c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d113      	bne.n	80041ea <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	330c      	adds	r3, #12
 80041cc:	7812      	ldrb	r2, [r2, #0]
 80041ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d4:	1c5a      	adds	r2, r3, #1
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041de:	b29b      	uxth	r3, r3
 80041e0:	3b01      	subs	r3, #1
 80041e2:	b29a      	uxth	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80041e8:	e018      	b.n	800421c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041ea:	f7fe fd93 	bl	8002d14 <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d803      	bhi.n	8004202 <HAL_SPI_Transmit+0x20a>
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004200:	d102      	bne.n	8004208 <HAL_SPI_Transmit+0x210>
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d109      	bne.n	800421c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e02d      	b.n	8004278 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004220:	b29b      	uxth	r3, r3
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1c6      	bne.n	80041b4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004226:	69fa      	ldr	r2, [r7, #28]
 8004228:	6839      	ldr	r1, [r7, #0]
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f000 fbd2 	bl	80049d4 <SPI_EndRxTxTransaction>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d002      	beq.n	800423c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2220      	movs	r2, #32
 800423a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d10a      	bne.n	800425a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004244:	2300      	movs	r3, #0
 8004246:	617b      	str	r3, [r7, #20]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	617b      	str	r3, [r7, #20]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	617b      	str	r3, [r7, #20]
 8004258:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800426e:	2b00      	cmp	r3, #0
 8004270:	d001      	beq.n	8004276 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e000      	b.n	8004278 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004276:	2300      	movs	r3, #0
  }
}
 8004278:	4618      	mov	r0, r3
 800427a:	3720      	adds	r7, #32
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b088      	sub	sp, #32
 8004284:	af02      	add	r7, sp, #8
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	603b      	str	r3, [r7, #0]
 800428c:	4613      	mov	r3, r2
 800428e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b01      	cmp	r3, #1
 800429a:	d001      	beq.n	80042a0 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800429c:	2302      	movs	r3, #2
 800429e:	e104      	b.n	80044aa <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042a8:	d112      	bne.n	80042d0 <HAL_SPI_Receive+0x50>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d10e      	bne.n	80042d0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2204      	movs	r2, #4
 80042b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80042ba:	88fa      	ldrh	r2, [r7, #6]
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	9300      	str	r3, [sp, #0]
 80042c0:	4613      	mov	r3, r2
 80042c2:	68ba      	ldr	r2, [r7, #8]
 80042c4:	68b9      	ldr	r1, [r7, #8]
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f000 f8f3 	bl	80044b2 <HAL_SPI_TransmitReceive>
 80042cc:	4603      	mov	r3, r0
 80042ce:	e0ec      	b.n	80044aa <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042d0:	f7fe fd20 	bl	8002d14 <HAL_GetTick>
 80042d4:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d002      	beq.n	80042e2 <HAL_SPI_Receive+0x62>
 80042dc:	88fb      	ldrh	r3, [r7, #6]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d101      	bne.n	80042e6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e0e1      	b.n	80044aa <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d101      	bne.n	80042f4 <HAL_SPI_Receive+0x74>
 80042f0:	2302      	movs	r3, #2
 80042f2:	e0da      	b.n	80044aa <HAL_SPI_Receive+0x22a>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2204      	movs	r2, #4
 8004300:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2200      	movs	r2, #0
 8004308:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	68ba      	ldr	r2, [r7, #8]
 800430e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	88fa      	ldrh	r2, [r7, #6]
 8004314:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	88fa      	ldrh	r2, [r7, #6]
 800431a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004342:	d10f      	bne.n	8004364 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004352:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004362:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800436e:	2b40      	cmp	r3, #64	@ 0x40
 8004370:	d007      	beq.n	8004382 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004380:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d170      	bne.n	800446c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800438a:	e035      	b.n	80043f8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b01      	cmp	r3, #1
 8004398:	d115      	bne.n	80043c6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f103 020c 	add.w	r2, r3, #12
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043a6:	7812      	ldrb	r2, [r2, #0]
 80043a8:	b2d2      	uxtb	r2, r2
 80043aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b0:	1c5a      	adds	r2, r3, #1
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	3b01      	subs	r3, #1
 80043be:	b29a      	uxth	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80043c4:	e018      	b.n	80043f8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043c6:	f7fe fca5 	bl	8002d14 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	683a      	ldr	r2, [r7, #0]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d803      	bhi.n	80043de <HAL_SPI_Receive+0x15e>
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043dc:	d102      	bne.n	80043e4 <HAL_SPI_Receive+0x164>
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d109      	bne.n	80043f8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e058      	b.n	80044aa <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1c4      	bne.n	800438c <HAL_SPI_Receive+0x10c>
 8004402:	e038      	b.n	8004476 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	2b01      	cmp	r3, #1
 8004410:	d113      	bne.n	800443a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68da      	ldr	r2, [r3, #12]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800441c:	b292      	uxth	r2, r2
 800441e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004424:	1c9a      	adds	r2, r3, #2
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800442e:	b29b      	uxth	r3, r3
 8004430:	3b01      	subs	r3, #1
 8004432:	b29a      	uxth	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004438:	e018      	b.n	800446c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800443a:	f7fe fc6b 	bl	8002d14 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	429a      	cmp	r2, r3
 8004448:	d803      	bhi.n	8004452 <HAL_SPI_Receive+0x1d2>
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004450:	d102      	bne.n	8004458 <HAL_SPI_Receive+0x1d8>
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d109      	bne.n	800446c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004468:	2303      	movs	r3, #3
 800446a:	e01e      	b.n	80044aa <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004470:	b29b      	uxth	r3, r3
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1c6      	bne.n	8004404 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	6839      	ldr	r1, [r7, #0]
 800447a:	68f8      	ldr	r0, [r7, #12]
 800447c:	f000 fa58 	bl	8004930 <SPI_EndRxTransaction>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d002      	beq.n	800448c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2220      	movs	r2, #32
 800448a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d001      	beq.n	80044a8 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e000      	b.n	80044aa <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80044a8:	2300      	movs	r3, #0
  }
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3718      	adds	r7, #24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b08a      	sub	sp, #40	@ 0x28
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	60f8      	str	r0, [r7, #12]
 80044ba:	60b9      	str	r1, [r7, #8]
 80044bc:	607a      	str	r2, [r7, #4]
 80044be:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80044c0:	2301      	movs	r3, #1
 80044c2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044c4:	f7fe fc26 	bl	8002d14 <HAL_GetTick>
 80044c8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80044d0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80044d8:	887b      	ldrh	r3, [r7, #2]
 80044da:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80044dc:	7ffb      	ldrb	r3, [r7, #31]
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d00c      	beq.n	80044fc <HAL_SPI_TransmitReceive+0x4a>
 80044e2:	69bb      	ldr	r3, [r7, #24]
 80044e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044e8:	d106      	bne.n	80044f8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d102      	bne.n	80044f8 <HAL_SPI_TransmitReceive+0x46>
 80044f2:	7ffb      	ldrb	r3, [r7, #31]
 80044f4:	2b04      	cmp	r3, #4
 80044f6:	d001      	beq.n	80044fc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80044f8:	2302      	movs	r3, #2
 80044fa:	e17f      	b.n	80047fc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d005      	beq.n	800450e <HAL_SPI_TransmitReceive+0x5c>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d002      	beq.n	800450e <HAL_SPI_TransmitReceive+0x5c>
 8004508:	887b      	ldrh	r3, [r7, #2]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e174      	b.n	80047fc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004518:	2b01      	cmp	r3, #1
 800451a:	d101      	bne.n	8004520 <HAL_SPI_TransmitReceive+0x6e>
 800451c:	2302      	movs	r3, #2
 800451e:	e16d      	b.n	80047fc <HAL_SPI_TransmitReceive+0x34a>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800452e:	b2db      	uxtb	r3, r3
 8004530:	2b04      	cmp	r3, #4
 8004532:	d003      	beq.n	800453c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2205      	movs	r2, #5
 8004538:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	887a      	ldrh	r2, [r7, #2]
 800454c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	887a      	ldrh	r2, [r7, #2]
 8004552:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	68ba      	ldr	r2, [r7, #8]
 8004558:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	887a      	ldrh	r2, [r7, #2]
 800455e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	887a      	ldrh	r2, [r7, #2]
 8004564:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2200      	movs	r2, #0
 800456a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800457c:	2b40      	cmp	r3, #64	@ 0x40
 800457e:	d007      	beq.n	8004590 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800458e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004598:	d17e      	bne.n	8004698 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d002      	beq.n	80045a8 <HAL_SPI_TransmitReceive+0xf6>
 80045a2:	8afb      	ldrh	r3, [r7, #22]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d16c      	bne.n	8004682 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ac:	881a      	ldrh	r2, [r3, #0]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b8:	1c9a      	adds	r2, r3, #2
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	3b01      	subs	r3, #1
 80045c6:	b29a      	uxth	r2, r3
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045cc:	e059      	b.n	8004682 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d11b      	bne.n	8004614 <HAL_SPI_TransmitReceive+0x162>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d016      	beq.n	8004614 <HAL_SPI_TransmitReceive+0x162>
 80045e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d113      	bne.n	8004614 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f0:	881a      	ldrh	r2, [r3, #0]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045fc:	1c9a      	adds	r2, r3, #2
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004606:	b29b      	uxth	r3, r3
 8004608:	3b01      	subs	r3, #1
 800460a:	b29a      	uxth	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004610:	2300      	movs	r3, #0
 8004612:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b01      	cmp	r3, #1
 8004620:	d119      	bne.n	8004656 <HAL_SPI_TransmitReceive+0x1a4>
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004626:	b29b      	uxth	r3, r3
 8004628:	2b00      	cmp	r3, #0
 800462a:	d014      	beq.n	8004656 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	68da      	ldr	r2, [r3, #12]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004636:	b292      	uxth	r2, r2
 8004638:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463e:	1c9a      	adds	r2, r3, #2
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004648:	b29b      	uxth	r3, r3
 800464a:	3b01      	subs	r3, #1
 800464c:	b29a      	uxth	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004652:	2301      	movs	r3, #1
 8004654:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004656:	f7fe fb5d 	bl	8002d14 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	6a3b      	ldr	r3, [r7, #32]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004662:	429a      	cmp	r2, r3
 8004664:	d80d      	bhi.n	8004682 <HAL_SPI_TransmitReceive+0x1d0>
 8004666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800466c:	d009      	beq.n	8004682 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e0bc      	b.n	80047fc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004686:	b29b      	uxth	r3, r3
 8004688:	2b00      	cmp	r3, #0
 800468a:	d1a0      	bne.n	80045ce <HAL_SPI_TransmitReceive+0x11c>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004690:	b29b      	uxth	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d19b      	bne.n	80045ce <HAL_SPI_TransmitReceive+0x11c>
 8004696:	e082      	b.n	800479e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d002      	beq.n	80046a6 <HAL_SPI_TransmitReceive+0x1f4>
 80046a0:	8afb      	ldrh	r3, [r7, #22]
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d171      	bne.n	800478a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	330c      	adds	r3, #12
 80046b0:	7812      	ldrb	r2, [r2, #0]
 80046b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b8:	1c5a      	adds	r2, r3, #1
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	3b01      	subs	r3, #1
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046cc:	e05d      	b.n	800478a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f003 0302 	and.w	r3, r3, #2
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d11c      	bne.n	8004716 <HAL_SPI_TransmitReceive+0x264>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046e0:	b29b      	uxth	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d017      	beq.n	8004716 <HAL_SPI_TransmitReceive+0x264>
 80046e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d114      	bne.n	8004716 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	330c      	adds	r3, #12
 80046f6:	7812      	ldrb	r2, [r2, #0]
 80046f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046fe:	1c5a      	adds	r2, r3, #1
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004708:	b29b      	uxth	r3, r3
 800470a:	3b01      	subs	r3, #1
 800470c:	b29a      	uxth	r2, r3
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004712:	2300      	movs	r3, #0
 8004714:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	f003 0301 	and.w	r3, r3, #1
 8004720:	2b01      	cmp	r3, #1
 8004722:	d119      	bne.n	8004758 <HAL_SPI_TransmitReceive+0x2a6>
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004728:	b29b      	uxth	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d014      	beq.n	8004758 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	68da      	ldr	r2, [r3, #12]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004738:	b2d2      	uxtb	r2, r2
 800473a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004740:	1c5a      	adds	r2, r3, #1
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800474a:	b29b      	uxth	r3, r3
 800474c:	3b01      	subs	r3, #1
 800474e:	b29a      	uxth	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004754:	2301      	movs	r3, #1
 8004756:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004758:	f7fe fadc 	bl	8002d14 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	6a3b      	ldr	r3, [r7, #32]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004764:	429a      	cmp	r2, r3
 8004766:	d803      	bhi.n	8004770 <HAL_SPI_TransmitReceive+0x2be>
 8004768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800476e:	d102      	bne.n	8004776 <HAL_SPI_TransmitReceive+0x2c4>
 8004770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004772:	2b00      	cmp	r3, #0
 8004774:	d109      	bne.n	800478a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e038      	b.n	80047fc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800478e:	b29b      	uxth	r3, r3
 8004790:	2b00      	cmp	r3, #0
 8004792:	d19c      	bne.n	80046ce <HAL_SPI_TransmitReceive+0x21c>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004798:	b29b      	uxth	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d197      	bne.n	80046ce <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800479e:	6a3a      	ldr	r2, [r7, #32]
 80047a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80047a2:	68f8      	ldr	r0, [r7, #12]
 80047a4:	f000 f916 	bl	80049d4 <SPI_EndRxTxTransaction>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d008      	beq.n	80047c0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2220      	movs	r2, #32
 80047b2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e01d      	b.n	80047fc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10a      	bne.n	80047de <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047c8:	2300      	movs	r3, #0
 80047ca:	613b      	str	r3, [r7, #16]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	613b      	str	r3, [r7, #16]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	613b      	str	r3, [r7, #16]
 80047dc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2201      	movs	r2, #1
 80047e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d001      	beq.n	80047fa <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e000      	b.n	80047fc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80047fa:	2300      	movs	r3, #0
  }
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3728      	adds	r7, #40	@ 0x28
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004812:	b2db      	uxtb	r3, r3
}
 8004814:	4618      	mov	r0, r3
 8004816:	370c      	adds	r7, #12
 8004818:	46bd      	mov	sp, r7
 800481a:	bc80      	pop	{r7}
 800481c:	4770      	bx	lr
	...

08004820 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b088      	sub	sp, #32
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	603b      	str	r3, [r7, #0]
 800482c:	4613      	mov	r3, r2
 800482e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004830:	f7fe fa70 	bl	8002d14 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004838:	1a9b      	subs	r3, r3, r2
 800483a:	683a      	ldr	r2, [r7, #0]
 800483c:	4413      	add	r3, r2
 800483e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004840:	f7fe fa68 	bl	8002d14 <HAL_GetTick>
 8004844:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004846:	4b39      	ldr	r3, [pc, #228]	@ (800492c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	015b      	lsls	r3, r3, #5
 800484c:	0d1b      	lsrs	r3, r3, #20
 800484e:	69fa      	ldr	r2, [r7, #28]
 8004850:	fb02 f303 	mul.w	r3, r2, r3
 8004854:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004856:	e054      	b.n	8004902 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800485e:	d050      	beq.n	8004902 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004860:	f7fe fa58 	bl	8002d14 <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	69fa      	ldr	r2, [r7, #28]
 800486c:	429a      	cmp	r2, r3
 800486e:	d902      	bls.n	8004876 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d13d      	bne.n	80048f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004884:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800488e:	d111      	bne.n	80048b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004898:	d004      	beq.n	80048a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048a2:	d107      	bne.n	80048b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048bc:	d10f      	bne.n	80048de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80048cc:	601a      	str	r2, [r3, #0]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e017      	b.n	8004922 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d101      	bne.n	80048fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80048f8:	2300      	movs	r3, #0
 80048fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	3b01      	subs	r3, #1
 8004900:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	4013      	ands	r3, r2
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	429a      	cmp	r2, r3
 8004910:	bf0c      	ite	eq
 8004912:	2301      	moveq	r3, #1
 8004914:	2300      	movne	r3, #0
 8004916:	b2db      	uxtb	r3, r3
 8004918:	461a      	mov	r2, r3
 800491a:	79fb      	ldrb	r3, [r7, #7]
 800491c:	429a      	cmp	r2, r3
 800491e:	d19b      	bne.n	8004858 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	3720      	adds	r7, #32
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	20000018 	.word	0x20000018

08004930 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af02      	add	r7, sp, #8
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004944:	d111      	bne.n	800496a <SPI_EndRxTransaction+0x3a>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800494e:	d004      	beq.n	800495a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004958:	d107      	bne.n	800496a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004968:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004972:	d117      	bne.n	80049a4 <SPI_EndRxTransaction+0x74>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800497c:	d112      	bne.n	80049a4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	9300      	str	r3, [sp, #0]
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	2200      	movs	r2, #0
 8004986:	2101      	movs	r1, #1
 8004988:	68f8      	ldr	r0, [r7, #12]
 800498a:	f7ff ff49 	bl	8004820 <SPI_WaitFlagStateUntilTimeout>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d01a      	beq.n	80049ca <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004998:	f043 0220 	orr.w	r2, r3, #32
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e013      	b.n	80049cc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	2200      	movs	r2, #0
 80049ac:	2180      	movs	r1, #128	@ 0x80
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f7ff ff36 	bl	8004820 <SPI_WaitFlagStateUntilTimeout>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d007      	beq.n	80049ca <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049be:	f043 0220 	orr.w	r2, r3, #32
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e000      	b.n	80049cc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80049ca:	2300      	movs	r3, #0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b086      	sub	sp, #24
 80049d8:	af02      	add	r7, sp, #8
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	9300      	str	r3, [sp, #0]
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	2201      	movs	r2, #1
 80049e8:	2102      	movs	r1, #2
 80049ea:	68f8      	ldr	r0, [r7, #12]
 80049ec:	f7ff ff18 	bl	8004820 <SPI_WaitFlagStateUntilTimeout>
 80049f0:	4603      	mov	r3, r0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d007      	beq.n	8004a06 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049fa:	f043 0220 	orr.w	r2, r3, #32
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e013      	b.n	8004a2e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	9300      	str	r3, [sp, #0]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	2180      	movs	r1, #128	@ 0x80
 8004a10:	68f8      	ldr	r0, [r7, #12]
 8004a12:	f7ff ff05 	bl	8004820 <SPI_WaitFlagStateUntilTimeout>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d007      	beq.n	8004a2c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a20:	f043 0220 	orr.w	r2, r3, #32
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e000      	b.n	8004a2e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3710      	adds	r7, #16
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}

08004a36 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a36:	b580      	push	{r7, lr}
 8004a38:	b082      	sub	sp, #8
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d101      	bne.n	8004a48 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e042      	b.n	8004ace <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d106      	bne.n	8004a62 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f7fe f88f 	bl	8002b80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2224      	movs	r2, #36	@ 0x24
 8004a66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68da      	ldr	r2, [r3, #12]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a78:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f000 f82c 	bl	8004ad8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	691a      	ldr	r2, [r3, #16]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a8e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	695a      	ldr	r2, [r3, #20]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a9e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68da      	ldr	r2, [r3, #12]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004aae:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2220      	movs	r2, #32
 8004aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3708      	adds	r7, #8
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
	...

08004ad8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	68da      	ldr	r2, [r3, #12]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	430a      	orrs	r2, r1
 8004af4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	689a      	ldr	r2, [r3, #8]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	431a      	orrs	r2, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	695b      	ldr	r3, [r3, #20]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004b12:	f023 030c 	bic.w	r3, r3, #12
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	6812      	ldr	r2, [r2, #0]
 8004b1a:	68b9      	ldr	r1, [r7, #8]
 8004b1c:	430b      	orrs	r3, r1
 8004b1e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	699a      	ldr	r2, [r3, #24]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a2c      	ldr	r2, [pc, #176]	@ (8004bec <UART_SetConfig+0x114>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d103      	bne.n	8004b48 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004b40:	f7ff f9a4 	bl	8003e8c <HAL_RCC_GetPCLK2Freq>
 8004b44:	60f8      	str	r0, [r7, #12]
 8004b46:	e002      	b.n	8004b4e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004b48:	f7ff f98c 	bl	8003e64 <HAL_RCC_GetPCLK1Freq>
 8004b4c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b4e:	68fa      	ldr	r2, [r7, #12]
 8004b50:	4613      	mov	r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	4413      	add	r3, r2
 8004b56:	009a      	lsls	r2, r3, #2
 8004b58:	441a      	add	r2, r3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b64:	4a22      	ldr	r2, [pc, #136]	@ (8004bf0 <UART_SetConfig+0x118>)
 8004b66:	fba2 2303 	umull	r2, r3, r2, r3
 8004b6a:	095b      	lsrs	r3, r3, #5
 8004b6c:	0119      	lsls	r1, r3, #4
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	4613      	mov	r3, r2
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	4413      	add	r3, r2
 8004b76:	009a      	lsls	r2, r3, #2
 8004b78:	441a      	add	r2, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b84:	4b1a      	ldr	r3, [pc, #104]	@ (8004bf0 <UART_SetConfig+0x118>)
 8004b86:	fba3 0302 	umull	r0, r3, r3, r2
 8004b8a:	095b      	lsrs	r3, r3, #5
 8004b8c:	2064      	movs	r0, #100	@ 0x64
 8004b8e:	fb00 f303 	mul.w	r3, r0, r3
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	011b      	lsls	r3, r3, #4
 8004b96:	3332      	adds	r3, #50	@ 0x32
 8004b98:	4a15      	ldr	r2, [pc, #84]	@ (8004bf0 <UART_SetConfig+0x118>)
 8004b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9e:	095b      	lsrs	r3, r3, #5
 8004ba0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ba4:	4419      	add	r1, r3
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	4613      	mov	r3, r2
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	4413      	add	r3, r2
 8004bae:	009a      	lsls	r2, r3, #2
 8004bb0:	441a      	add	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8004bf0 <UART_SetConfig+0x118>)
 8004bbe:	fba3 0302 	umull	r0, r3, r3, r2
 8004bc2:	095b      	lsrs	r3, r3, #5
 8004bc4:	2064      	movs	r0, #100	@ 0x64
 8004bc6:	fb00 f303 	mul.w	r3, r0, r3
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	011b      	lsls	r3, r3, #4
 8004bce:	3332      	adds	r3, #50	@ 0x32
 8004bd0:	4a07      	ldr	r2, [pc, #28]	@ (8004bf0 <UART_SetConfig+0x118>)
 8004bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd6:	095b      	lsrs	r3, r3, #5
 8004bd8:	f003 020f 	and.w	r2, r3, #15
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	440a      	add	r2, r1
 8004be2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004be4:	bf00      	nop
 8004be6:	3710      	adds	r7, #16
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	40013800 	.word	0x40013800
 8004bf0:	51eb851f 	.word	0x51eb851f

08004bf4 <__cvt>:
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bfa:	461d      	mov	r5, r3
 8004bfc:	bfbb      	ittet	lt
 8004bfe:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004c02:	461d      	movlt	r5, r3
 8004c04:	2300      	movge	r3, #0
 8004c06:	232d      	movlt	r3, #45	@ 0x2d
 8004c08:	b088      	sub	sp, #32
 8004c0a:	4614      	mov	r4, r2
 8004c0c:	bfb8      	it	lt
 8004c0e:	4614      	movlt	r4, r2
 8004c10:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004c12:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004c14:	7013      	strb	r3, [r2, #0]
 8004c16:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004c18:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004c1c:	f023 0820 	bic.w	r8, r3, #32
 8004c20:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004c24:	d005      	beq.n	8004c32 <__cvt+0x3e>
 8004c26:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004c2a:	d100      	bne.n	8004c2e <__cvt+0x3a>
 8004c2c:	3601      	adds	r6, #1
 8004c2e:	2302      	movs	r3, #2
 8004c30:	e000      	b.n	8004c34 <__cvt+0x40>
 8004c32:	2303      	movs	r3, #3
 8004c34:	aa07      	add	r2, sp, #28
 8004c36:	9204      	str	r2, [sp, #16]
 8004c38:	aa06      	add	r2, sp, #24
 8004c3a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004c3e:	e9cd 3600 	strd	r3, r6, [sp]
 8004c42:	4622      	mov	r2, r4
 8004c44:	462b      	mov	r3, r5
 8004c46:	f001 f8ef 	bl	8005e28 <_dtoa_r>
 8004c4a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004c4e:	4607      	mov	r7, r0
 8004c50:	d119      	bne.n	8004c86 <__cvt+0x92>
 8004c52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004c54:	07db      	lsls	r3, r3, #31
 8004c56:	d50e      	bpl.n	8004c76 <__cvt+0x82>
 8004c58:	eb00 0906 	add.w	r9, r0, r6
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	2300      	movs	r3, #0
 8004c60:	4620      	mov	r0, r4
 8004c62:	4629      	mov	r1, r5
 8004c64:	f7fb fea0 	bl	80009a8 <__aeabi_dcmpeq>
 8004c68:	b108      	cbz	r0, 8004c6e <__cvt+0x7a>
 8004c6a:	f8cd 901c 	str.w	r9, [sp, #28]
 8004c6e:	2230      	movs	r2, #48	@ 0x30
 8004c70:	9b07      	ldr	r3, [sp, #28]
 8004c72:	454b      	cmp	r3, r9
 8004c74:	d31e      	bcc.n	8004cb4 <__cvt+0xc0>
 8004c76:	4638      	mov	r0, r7
 8004c78:	9b07      	ldr	r3, [sp, #28]
 8004c7a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004c7c:	1bdb      	subs	r3, r3, r7
 8004c7e:	6013      	str	r3, [r2, #0]
 8004c80:	b008      	add	sp, #32
 8004c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c86:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004c8a:	eb00 0906 	add.w	r9, r0, r6
 8004c8e:	d1e5      	bne.n	8004c5c <__cvt+0x68>
 8004c90:	7803      	ldrb	r3, [r0, #0]
 8004c92:	2b30      	cmp	r3, #48	@ 0x30
 8004c94:	d10a      	bne.n	8004cac <__cvt+0xb8>
 8004c96:	2200      	movs	r2, #0
 8004c98:	2300      	movs	r3, #0
 8004c9a:	4620      	mov	r0, r4
 8004c9c:	4629      	mov	r1, r5
 8004c9e:	f7fb fe83 	bl	80009a8 <__aeabi_dcmpeq>
 8004ca2:	b918      	cbnz	r0, 8004cac <__cvt+0xb8>
 8004ca4:	f1c6 0601 	rsb	r6, r6, #1
 8004ca8:	f8ca 6000 	str.w	r6, [sl]
 8004cac:	f8da 3000 	ldr.w	r3, [sl]
 8004cb0:	4499      	add	r9, r3
 8004cb2:	e7d3      	b.n	8004c5c <__cvt+0x68>
 8004cb4:	1c59      	adds	r1, r3, #1
 8004cb6:	9107      	str	r1, [sp, #28]
 8004cb8:	701a      	strb	r2, [r3, #0]
 8004cba:	e7d9      	b.n	8004c70 <__cvt+0x7c>

08004cbc <__exponent>:
 8004cbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cbe:	2900      	cmp	r1, #0
 8004cc0:	bfb6      	itet	lt
 8004cc2:	232d      	movlt	r3, #45	@ 0x2d
 8004cc4:	232b      	movge	r3, #43	@ 0x2b
 8004cc6:	4249      	neglt	r1, r1
 8004cc8:	2909      	cmp	r1, #9
 8004cca:	7002      	strb	r2, [r0, #0]
 8004ccc:	7043      	strb	r3, [r0, #1]
 8004cce:	dd29      	ble.n	8004d24 <__exponent+0x68>
 8004cd0:	f10d 0307 	add.w	r3, sp, #7
 8004cd4:	461d      	mov	r5, r3
 8004cd6:	270a      	movs	r7, #10
 8004cd8:	fbb1 f6f7 	udiv	r6, r1, r7
 8004cdc:	461a      	mov	r2, r3
 8004cde:	fb07 1416 	mls	r4, r7, r6, r1
 8004ce2:	3430      	adds	r4, #48	@ 0x30
 8004ce4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004ce8:	460c      	mov	r4, r1
 8004cea:	2c63      	cmp	r4, #99	@ 0x63
 8004cec:	4631      	mov	r1, r6
 8004cee:	f103 33ff 	add.w	r3, r3, #4294967295
 8004cf2:	dcf1      	bgt.n	8004cd8 <__exponent+0x1c>
 8004cf4:	3130      	adds	r1, #48	@ 0x30
 8004cf6:	1e94      	subs	r4, r2, #2
 8004cf8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004cfc:	4623      	mov	r3, r4
 8004cfe:	1c41      	adds	r1, r0, #1
 8004d00:	42ab      	cmp	r3, r5
 8004d02:	d30a      	bcc.n	8004d1a <__exponent+0x5e>
 8004d04:	f10d 0309 	add.w	r3, sp, #9
 8004d08:	1a9b      	subs	r3, r3, r2
 8004d0a:	42ac      	cmp	r4, r5
 8004d0c:	bf88      	it	hi
 8004d0e:	2300      	movhi	r3, #0
 8004d10:	3302      	adds	r3, #2
 8004d12:	4403      	add	r3, r0
 8004d14:	1a18      	subs	r0, r3, r0
 8004d16:	b003      	add	sp, #12
 8004d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d1a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004d1e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004d22:	e7ed      	b.n	8004d00 <__exponent+0x44>
 8004d24:	2330      	movs	r3, #48	@ 0x30
 8004d26:	3130      	adds	r1, #48	@ 0x30
 8004d28:	7083      	strb	r3, [r0, #2]
 8004d2a:	70c1      	strb	r1, [r0, #3]
 8004d2c:	1d03      	adds	r3, r0, #4
 8004d2e:	e7f1      	b.n	8004d14 <__exponent+0x58>

08004d30 <_printf_float>:
 8004d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d34:	b091      	sub	sp, #68	@ 0x44
 8004d36:	460c      	mov	r4, r1
 8004d38:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004d3c:	4616      	mov	r6, r2
 8004d3e:	461f      	mov	r7, r3
 8004d40:	4605      	mov	r5, r0
 8004d42:	f000 ff4f 	bl	8005be4 <_localeconv_r>
 8004d46:	6803      	ldr	r3, [r0, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	9308      	str	r3, [sp, #32]
 8004d4c:	f7fb fa00 	bl	8000150 <strlen>
 8004d50:	2300      	movs	r3, #0
 8004d52:	930e      	str	r3, [sp, #56]	@ 0x38
 8004d54:	f8d8 3000 	ldr.w	r3, [r8]
 8004d58:	9009      	str	r0, [sp, #36]	@ 0x24
 8004d5a:	3307      	adds	r3, #7
 8004d5c:	f023 0307 	bic.w	r3, r3, #7
 8004d60:	f103 0208 	add.w	r2, r3, #8
 8004d64:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004d68:	f8d4 b000 	ldr.w	fp, [r4]
 8004d6c:	f8c8 2000 	str.w	r2, [r8]
 8004d70:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004d74:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004d78:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d7a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004d7e:	f04f 32ff 	mov.w	r2, #4294967295
 8004d82:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004d86:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004d8a:	4b9c      	ldr	r3, [pc, #624]	@ (8004ffc <_printf_float+0x2cc>)
 8004d8c:	f7fb fe3e 	bl	8000a0c <__aeabi_dcmpun>
 8004d90:	bb70      	cbnz	r0, 8004df0 <_printf_float+0xc0>
 8004d92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004d96:	f04f 32ff 	mov.w	r2, #4294967295
 8004d9a:	4b98      	ldr	r3, [pc, #608]	@ (8004ffc <_printf_float+0x2cc>)
 8004d9c:	f7fb fe18 	bl	80009d0 <__aeabi_dcmple>
 8004da0:	bb30      	cbnz	r0, 8004df0 <_printf_float+0xc0>
 8004da2:	2200      	movs	r2, #0
 8004da4:	2300      	movs	r3, #0
 8004da6:	4640      	mov	r0, r8
 8004da8:	4649      	mov	r1, r9
 8004daa:	f7fb fe07 	bl	80009bc <__aeabi_dcmplt>
 8004dae:	b110      	cbz	r0, 8004db6 <_printf_float+0x86>
 8004db0:	232d      	movs	r3, #45	@ 0x2d
 8004db2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004db6:	4a92      	ldr	r2, [pc, #584]	@ (8005000 <_printf_float+0x2d0>)
 8004db8:	4b92      	ldr	r3, [pc, #584]	@ (8005004 <_printf_float+0x2d4>)
 8004dba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004dbe:	bf8c      	ite	hi
 8004dc0:	4690      	movhi	r8, r2
 8004dc2:	4698      	movls	r8, r3
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	f04f 0900 	mov.w	r9, #0
 8004dca:	6123      	str	r3, [r4, #16]
 8004dcc:	f02b 0304 	bic.w	r3, fp, #4
 8004dd0:	6023      	str	r3, [r4, #0]
 8004dd2:	4633      	mov	r3, r6
 8004dd4:	4621      	mov	r1, r4
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	9700      	str	r7, [sp, #0]
 8004dda:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004ddc:	f000 f9d4 	bl	8005188 <_printf_common>
 8004de0:	3001      	adds	r0, #1
 8004de2:	f040 8090 	bne.w	8004f06 <_printf_float+0x1d6>
 8004de6:	f04f 30ff 	mov.w	r0, #4294967295
 8004dea:	b011      	add	sp, #68	@ 0x44
 8004dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004df0:	4642      	mov	r2, r8
 8004df2:	464b      	mov	r3, r9
 8004df4:	4640      	mov	r0, r8
 8004df6:	4649      	mov	r1, r9
 8004df8:	f7fb fe08 	bl	8000a0c <__aeabi_dcmpun>
 8004dfc:	b148      	cbz	r0, 8004e12 <_printf_float+0xe2>
 8004dfe:	464b      	mov	r3, r9
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	bfb8      	it	lt
 8004e04:	232d      	movlt	r3, #45	@ 0x2d
 8004e06:	4a80      	ldr	r2, [pc, #512]	@ (8005008 <_printf_float+0x2d8>)
 8004e08:	bfb8      	it	lt
 8004e0a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004e0e:	4b7f      	ldr	r3, [pc, #508]	@ (800500c <_printf_float+0x2dc>)
 8004e10:	e7d3      	b.n	8004dba <_printf_float+0x8a>
 8004e12:	6863      	ldr	r3, [r4, #4]
 8004e14:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004e18:	1c5a      	adds	r2, r3, #1
 8004e1a:	d13f      	bne.n	8004e9c <_printf_float+0x16c>
 8004e1c:	2306      	movs	r3, #6
 8004e1e:	6063      	str	r3, [r4, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004e26:	6023      	str	r3, [r4, #0]
 8004e28:	9206      	str	r2, [sp, #24]
 8004e2a:	aa0e      	add	r2, sp, #56	@ 0x38
 8004e2c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004e30:	aa0d      	add	r2, sp, #52	@ 0x34
 8004e32:	9203      	str	r2, [sp, #12]
 8004e34:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004e38:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004e3c:	6863      	ldr	r3, [r4, #4]
 8004e3e:	4642      	mov	r2, r8
 8004e40:	9300      	str	r3, [sp, #0]
 8004e42:	4628      	mov	r0, r5
 8004e44:	464b      	mov	r3, r9
 8004e46:	910a      	str	r1, [sp, #40]	@ 0x28
 8004e48:	f7ff fed4 	bl	8004bf4 <__cvt>
 8004e4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004e4e:	4680      	mov	r8, r0
 8004e50:	2947      	cmp	r1, #71	@ 0x47
 8004e52:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004e54:	d128      	bne.n	8004ea8 <_printf_float+0x178>
 8004e56:	1cc8      	adds	r0, r1, #3
 8004e58:	db02      	blt.n	8004e60 <_printf_float+0x130>
 8004e5a:	6863      	ldr	r3, [r4, #4]
 8004e5c:	4299      	cmp	r1, r3
 8004e5e:	dd40      	ble.n	8004ee2 <_printf_float+0x1b2>
 8004e60:	f1aa 0a02 	sub.w	sl, sl, #2
 8004e64:	fa5f fa8a 	uxtb.w	sl, sl
 8004e68:	4652      	mov	r2, sl
 8004e6a:	3901      	subs	r1, #1
 8004e6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004e70:	910d      	str	r1, [sp, #52]	@ 0x34
 8004e72:	f7ff ff23 	bl	8004cbc <__exponent>
 8004e76:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004e78:	4681      	mov	r9, r0
 8004e7a:	1813      	adds	r3, r2, r0
 8004e7c:	2a01      	cmp	r2, #1
 8004e7e:	6123      	str	r3, [r4, #16]
 8004e80:	dc02      	bgt.n	8004e88 <_printf_float+0x158>
 8004e82:	6822      	ldr	r2, [r4, #0]
 8004e84:	07d2      	lsls	r2, r2, #31
 8004e86:	d501      	bpl.n	8004e8c <_printf_float+0x15c>
 8004e88:	3301      	adds	r3, #1
 8004e8a:	6123      	str	r3, [r4, #16]
 8004e8c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d09e      	beq.n	8004dd2 <_printf_float+0xa2>
 8004e94:	232d      	movs	r3, #45	@ 0x2d
 8004e96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e9a:	e79a      	b.n	8004dd2 <_printf_float+0xa2>
 8004e9c:	2947      	cmp	r1, #71	@ 0x47
 8004e9e:	d1bf      	bne.n	8004e20 <_printf_float+0xf0>
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1bd      	bne.n	8004e20 <_printf_float+0xf0>
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e7ba      	b.n	8004e1e <_printf_float+0xee>
 8004ea8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004eac:	d9dc      	bls.n	8004e68 <_printf_float+0x138>
 8004eae:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004eb2:	d118      	bne.n	8004ee6 <_printf_float+0x1b6>
 8004eb4:	2900      	cmp	r1, #0
 8004eb6:	6863      	ldr	r3, [r4, #4]
 8004eb8:	dd0b      	ble.n	8004ed2 <_printf_float+0x1a2>
 8004eba:	6121      	str	r1, [r4, #16]
 8004ebc:	b913      	cbnz	r3, 8004ec4 <_printf_float+0x194>
 8004ebe:	6822      	ldr	r2, [r4, #0]
 8004ec0:	07d0      	lsls	r0, r2, #31
 8004ec2:	d502      	bpl.n	8004eca <_printf_float+0x19a>
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	440b      	add	r3, r1
 8004ec8:	6123      	str	r3, [r4, #16]
 8004eca:	f04f 0900 	mov.w	r9, #0
 8004ece:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004ed0:	e7dc      	b.n	8004e8c <_printf_float+0x15c>
 8004ed2:	b913      	cbnz	r3, 8004eda <_printf_float+0x1aa>
 8004ed4:	6822      	ldr	r2, [r4, #0]
 8004ed6:	07d2      	lsls	r2, r2, #31
 8004ed8:	d501      	bpl.n	8004ede <_printf_float+0x1ae>
 8004eda:	3302      	adds	r3, #2
 8004edc:	e7f4      	b.n	8004ec8 <_printf_float+0x198>
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e7f2      	b.n	8004ec8 <_printf_float+0x198>
 8004ee2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004ee6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ee8:	4299      	cmp	r1, r3
 8004eea:	db05      	blt.n	8004ef8 <_printf_float+0x1c8>
 8004eec:	6823      	ldr	r3, [r4, #0]
 8004eee:	6121      	str	r1, [r4, #16]
 8004ef0:	07d8      	lsls	r0, r3, #31
 8004ef2:	d5ea      	bpl.n	8004eca <_printf_float+0x19a>
 8004ef4:	1c4b      	adds	r3, r1, #1
 8004ef6:	e7e7      	b.n	8004ec8 <_printf_float+0x198>
 8004ef8:	2900      	cmp	r1, #0
 8004efa:	bfcc      	ite	gt
 8004efc:	2201      	movgt	r2, #1
 8004efe:	f1c1 0202 	rsble	r2, r1, #2
 8004f02:	4413      	add	r3, r2
 8004f04:	e7e0      	b.n	8004ec8 <_printf_float+0x198>
 8004f06:	6823      	ldr	r3, [r4, #0]
 8004f08:	055a      	lsls	r2, r3, #21
 8004f0a:	d407      	bmi.n	8004f1c <_printf_float+0x1ec>
 8004f0c:	6923      	ldr	r3, [r4, #16]
 8004f0e:	4642      	mov	r2, r8
 8004f10:	4631      	mov	r1, r6
 8004f12:	4628      	mov	r0, r5
 8004f14:	47b8      	blx	r7
 8004f16:	3001      	adds	r0, #1
 8004f18:	d12b      	bne.n	8004f72 <_printf_float+0x242>
 8004f1a:	e764      	b.n	8004de6 <_printf_float+0xb6>
 8004f1c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f20:	f240 80dc 	bls.w	80050dc <_printf_float+0x3ac>
 8004f24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004f28:	2200      	movs	r2, #0
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	f7fb fd3c 	bl	80009a8 <__aeabi_dcmpeq>
 8004f30:	2800      	cmp	r0, #0
 8004f32:	d033      	beq.n	8004f9c <_printf_float+0x26c>
 8004f34:	2301      	movs	r3, #1
 8004f36:	4631      	mov	r1, r6
 8004f38:	4628      	mov	r0, r5
 8004f3a:	4a35      	ldr	r2, [pc, #212]	@ (8005010 <_printf_float+0x2e0>)
 8004f3c:	47b8      	blx	r7
 8004f3e:	3001      	adds	r0, #1
 8004f40:	f43f af51 	beq.w	8004de6 <_printf_float+0xb6>
 8004f44:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004f48:	4543      	cmp	r3, r8
 8004f4a:	db02      	blt.n	8004f52 <_printf_float+0x222>
 8004f4c:	6823      	ldr	r3, [r4, #0]
 8004f4e:	07d8      	lsls	r0, r3, #31
 8004f50:	d50f      	bpl.n	8004f72 <_printf_float+0x242>
 8004f52:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004f56:	4631      	mov	r1, r6
 8004f58:	4628      	mov	r0, r5
 8004f5a:	47b8      	blx	r7
 8004f5c:	3001      	adds	r0, #1
 8004f5e:	f43f af42 	beq.w	8004de6 <_printf_float+0xb6>
 8004f62:	f04f 0900 	mov.w	r9, #0
 8004f66:	f108 38ff 	add.w	r8, r8, #4294967295
 8004f6a:	f104 0a1a 	add.w	sl, r4, #26
 8004f6e:	45c8      	cmp	r8, r9
 8004f70:	dc09      	bgt.n	8004f86 <_printf_float+0x256>
 8004f72:	6823      	ldr	r3, [r4, #0]
 8004f74:	079b      	lsls	r3, r3, #30
 8004f76:	f100 8102 	bmi.w	800517e <_printf_float+0x44e>
 8004f7a:	68e0      	ldr	r0, [r4, #12]
 8004f7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f7e:	4298      	cmp	r0, r3
 8004f80:	bfb8      	it	lt
 8004f82:	4618      	movlt	r0, r3
 8004f84:	e731      	b.n	8004dea <_printf_float+0xba>
 8004f86:	2301      	movs	r3, #1
 8004f88:	4652      	mov	r2, sl
 8004f8a:	4631      	mov	r1, r6
 8004f8c:	4628      	mov	r0, r5
 8004f8e:	47b8      	blx	r7
 8004f90:	3001      	adds	r0, #1
 8004f92:	f43f af28 	beq.w	8004de6 <_printf_float+0xb6>
 8004f96:	f109 0901 	add.w	r9, r9, #1
 8004f9a:	e7e8      	b.n	8004f6e <_printf_float+0x23e>
 8004f9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	dc38      	bgt.n	8005014 <_printf_float+0x2e4>
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	4631      	mov	r1, r6
 8004fa6:	4628      	mov	r0, r5
 8004fa8:	4a19      	ldr	r2, [pc, #100]	@ (8005010 <_printf_float+0x2e0>)
 8004faa:	47b8      	blx	r7
 8004fac:	3001      	adds	r0, #1
 8004fae:	f43f af1a 	beq.w	8004de6 <_printf_float+0xb6>
 8004fb2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004fb6:	ea59 0303 	orrs.w	r3, r9, r3
 8004fba:	d102      	bne.n	8004fc2 <_printf_float+0x292>
 8004fbc:	6823      	ldr	r3, [r4, #0]
 8004fbe:	07d9      	lsls	r1, r3, #31
 8004fc0:	d5d7      	bpl.n	8004f72 <_printf_float+0x242>
 8004fc2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004fc6:	4631      	mov	r1, r6
 8004fc8:	4628      	mov	r0, r5
 8004fca:	47b8      	blx	r7
 8004fcc:	3001      	adds	r0, #1
 8004fce:	f43f af0a 	beq.w	8004de6 <_printf_float+0xb6>
 8004fd2:	f04f 0a00 	mov.w	sl, #0
 8004fd6:	f104 0b1a 	add.w	fp, r4, #26
 8004fda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004fdc:	425b      	negs	r3, r3
 8004fde:	4553      	cmp	r3, sl
 8004fe0:	dc01      	bgt.n	8004fe6 <_printf_float+0x2b6>
 8004fe2:	464b      	mov	r3, r9
 8004fe4:	e793      	b.n	8004f0e <_printf_float+0x1de>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	465a      	mov	r2, fp
 8004fea:	4631      	mov	r1, r6
 8004fec:	4628      	mov	r0, r5
 8004fee:	47b8      	blx	r7
 8004ff0:	3001      	adds	r0, #1
 8004ff2:	f43f aef8 	beq.w	8004de6 <_printf_float+0xb6>
 8004ff6:	f10a 0a01 	add.w	sl, sl, #1
 8004ffa:	e7ee      	b.n	8004fda <_printf_float+0x2aa>
 8004ffc:	7fefffff 	.word	0x7fefffff
 8005000:	08009d4a 	.word	0x08009d4a
 8005004:	08009d46 	.word	0x08009d46
 8005008:	08009d52 	.word	0x08009d52
 800500c:	08009d4e 	.word	0x08009d4e
 8005010:	08009e8c 	.word	0x08009e8c
 8005014:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005016:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800501a:	4553      	cmp	r3, sl
 800501c:	bfa8      	it	ge
 800501e:	4653      	movge	r3, sl
 8005020:	2b00      	cmp	r3, #0
 8005022:	4699      	mov	r9, r3
 8005024:	dc36      	bgt.n	8005094 <_printf_float+0x364>
 8005026:	f04f 0b00 	mov.w	fp, #0
 800502a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800502e:	f104 021a 	add.w	r2, r4, #26
 8005032:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005034:	930a      	str	r3, [sp, #40]	@ 0x28
 8005036:	eba3 0309 	sub.w	r3, r3, r9
 800503a:	455b      	cmp	r3, fp
 800503c:	dc31      	bgt.n	80050a2 <_printf_float+0x372>
 800503e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005040:	459a      	cmp	sl, r3
 8005042:	dc3a      	bgt.n	80050ba <_printf_float+0x38a>
 8005044:	6823      	ldr	r3, [r4, #0]
 8005046:	07da      	lsls	r2, r3, #31
 8005048:	d437      	bmi.n	80050ba <_printf_float+0x38a>
 800504a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800504c:	ebaa 0903 	sub.w	r9, sl, r3
 8005050:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005052:	ebaa 0303 	sub.w	r3, sl, r3
 8005056:	4599      	cmp	r9, r3
 8005058:	bfa8      	it	ge
 800505a:	4699      	movge	r9, r3
 800505c:	f1b9 0f00 	cmp.w	r9, #0
 8005060:	dc33      	bgt.n	80050ca <_printf_float+0x39a>
 8005062:	f04f 0800 	mov.w	r8, #0
 8005066:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800506a:	f104 0b1a 	add.w	fp, r4, #26
 800506e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005070:	ebaa 0303 	sub.w	r3, sl, r3
 8005074:	eba3 0309 	sub.w	r3, r3, r9
 8005078:	4543      	cmp	r3, r8
 800507a:	f77f af7a 	ble.w	8004f72 <_printf_float+0x242>
 800507e:	2301      	movs	r3, #1
 8005080:	465a      	mov	r2, fp
 8005082:	4631      	mov	r1, r6
 8005084:	4628      	mov	r0, r5
 8005086:	47b8      	blx	r7
 8005088:	3001      	adds	r0, #1
 800508a:	f43f aeac 	beq.w	8004de6 <_printf_float+0xb6>
 800508e:	f108 0801 	add.w	r8, r8, #1
 8005092:	e7ec      	b.n	800506e <_printf_float+0x33e>
 8005094:	4642      	mov	r2, r8
 8005096:	4631      	mov	r1, r6
 8005098:	4628      	mov	r0, r5
 800509a:	47b8      	blx	r7
 800509c:	3001      	adds	r0, #1
 800509e:	d1c2      	bne.n	8005026 <_printf_float+0x2f6>
 80050a0:	e6a1      	b.n	8004de6 <_printf_float+0xb6>
 80050a2:	2301      	movs	r3, #1
 80050a4:	4631      	mov	r1, r6
 80050a6:	4628      	mov	r0, r5
 80050a8:	920a      	str	r2, [sp, #40]	@ 0x28
 80050aa:	47b8      	blx	r7
 80050ac:	3001      	adds	r0, #1
 80050ae:	f43f ae9a 	beq.w	8004de6 <_printf_float+0xb6>
 80050b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80050b4:	f10b 0b01 	add.w	fp, fp, #1
 80050b8:	e7bb      	b.n	8005032 <_printf_float+0x302>
 80050ba:	4631      	mov	r1, r6
 80050bc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80050c0:	4628      	mov	r0, r5
 80050c2:	47b8      	blx	r7
 80050c4:	3001      	adds	r0, #1
 80050c6:	d1c0      	bne.n	800504a <_printf_float+0x31a>
 80050c8:	e68d      	b.n	8004de6 <_printf_float+0xb6>
 80050ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80050cc:	464b      	mov	r3, r9
 80050ce:	4631      	mov	r1, r6
 80050d0:	4628      	mov	r0, r5
 80050d2:	4442      	add	r2, r8
 80050d4:	47b8      	blx	r7
 80050d6:	3001      	adds	r0, #1
 80050d8:	d1c3      	bne.n	8005062 <_printf_float+0x332>
 80050da:	e684      	b.n	8004de6 <_printf_float+0xb6>
 80050dc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80050e0:	f1ba 0f01 	cmp.w	sl, #1
 80050e4:	dc01      	bgt.n	80050ea <_printf_float+0x3ba>
 80050e6:	07db      	lsls	r3, r3, #31
 80050e8:	d536      	bpl.n	8005158 <_printf_float+0x428>
 80050ea:	2301      	movs	r3, #1
 80050ec:	4642      	mov	r2, r8
 80050ee:	4631      	mov	r1, r6
 80050f0:	4628      	mov	r0, r5
 80050f2:	47b8      	blx	r7
 80050f4:	3001      	adds	r0, #1
 80050f6:	f43f ae76 	beq.w	8004de6 <_printf_float+0xb6>
 80050fa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80050fe:	4631      	mov	r1, r6
 8005100:	4628      	mov	r0, r5
 8005102:	47b8      	blx	r7
 8005104:	3001      	adds	r0, #1
 8005106:	f43f ae6e 	beq.w	8004de6 <_printf_float+0xb6>
 800510a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800510e:	2200      	movs	r2, #0
 8005110:	2300      	movs	r3, #0
 8005112:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005116:	f7fb fc47 	bl	80009a8 <__aeabi_dcmpeq>
 800511a:	b9c0      	cbnz	r0, 800514e <_printf_float+0x41e>
 800511c:	4653      	mov	r3, sl
 800511e:	f108 0201 	add.w	r2, r8, #1
 8005122:	4631      	mov	r1, r6
 8005124:	4628      	mov	r0, r5
 8005126:	47b8      	blx	r7
 8005128:	3001      	adds	r0, #1
 800512a:	d10c      	bne.n	8005146 <_printf_float+0x416>
 800512c:	e65b      	b.n	8004de6 <_printf_float+0xb6>
 800512e:	2301      	movs	r3, #1
 8005130:	465a      	mov	r2, fp
 8005132:	4631      	mov	r1, r6
 8005134:	4628      	mov	r0, r5
 8005136:	47b8      	blx	r7
 8005138:	3001      	adds	r0, #1
 800513a:	f43f ae54 	beq.w	8004de6 <_printf_float+0xb6>
 800513e:	f108 0801 	add.w	r8, r8, #1
 8005142:	45d0      	cmp	r8, sl
 8005144:	dbf3      	blt.n	800512e <_printf_float+0x3fe>
 8005146:	464b      	mov	r3, r9
 8005148:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800514c:	e6e0      	b.n	8004f10 <_printf_float+0x1e0>
 800514e:	f04f 0800 	mov.w	r8, #0
 8005152:	f104 0b1a 	add.w	fp, r4, #26
 8005156:	e7f4      	b.n	8005142 <_printf_float+0x412>
 8005158:	2301      	movs	r3, #1
 800515a:	4642      	mov	r2, r8
 800515c:	e7e1      	b.n	8005122 <_printf_float+0x3f2>
 800515e:	2301      	movs	r3, #1
 8005160:	464a      	mov	r2, r9
 8005162:	4631      	mov	r1, r6
 8005164:	4628      	mov	r0, r5
 8005166:	47b8      	blx	r7
 8005168:	3001      	adds	r0, #1
 800516a:	f43f ae3c 	beq.w	8004de6 <_printf_float+0xb6>
 800516e:	f108 0801 	add.w	r8, r8, #1
 8005172:	68e3      	ldr	r3, [r4, #12]
 8005174:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005176:	1a5b      	subs	r3, r3, r1
 8005178:	4543      	cmp	r3, r8
 800517a:	dcf0      	bgt.n	800515e <_printf_float+0x42e>
 800517c:	e6fd      	b.n	8004f7a <_printf_float+0x24a>
 800517e:	f04f 0800 	mov.w	r8, #0
 8005182:	f104 0919 	add.w	r9, r4, #25
 8005186:	e7f4      	b.n	8005172 <_printf_float+0x442>

08005188 <_printf_common>:
 8005188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800518c:	4616      	mov	r6, r2
 800518e:	4698      	mov	r8, r3
 8005190:	688a      	ldr	r2, [r1, #8]
 8005192:	690b      	ldr	r3, [r1, #16]
 8005194:	4607      	mov	r7, r0
 8005196:	4293      	cmp	r3, r2
 8005198:	bfb8      	it	lt
 800519a:	4613      	movlt	r3, r2
 800519c:	6033      	str	r3, [r6, #0]
 800519e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80051a2:	460c      	mov	r4, r1
 80051a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80051a8:	b10a      	cbz	r2, 80051ae <_printf_common+0x26>
 80051aa:	3301      	adds	r3, #1
 80051ac:	6033      	str	r3, [r6, #0]
 80051ae:	6823      	ldr	r3, [r4, #0]
 80051b0:	0699      	lsls	r1, r3, #26
 80051b2:	bf42      	ittt	mi
 80051b4:	6833      	ldrmi	r3, [r6, #0]
 80051b6:	3302      	addmi	r3, #2
 80051b8:	6033      	strmi	r3, [r6, #0]
 80051ba:	6825      	ldr	r5, [r4, #0]
 80051bc:	f015 0506 	ands.w	r5, r5, #6
 80051c0:	d106      	bne.n	80051d0 <_printf_common+0x48>
 80051c2:	f104 0a19 	add.w	sl, r4, #25
 80051c6:	68e3      	ldr	r3, [r4, #12]
 80051c8:	6832      	ldr	r2, [r6, #0]
 80051ca:	1a9b      	subs	r3, r3, r2
 80051cc:	42ab      	cmp	r3, r5
 80051ce:	dc2b      	bgt.n	8005228 <_printf_common+0xa0>
 80051d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80051d4:	6822      	ldr	r2, [r4, #0]
 80051d6:	3b00      	subs	r3, #0
 80051d8:	bf18      	it	ne
 80051da:	2301      	movne	r3, #1
 80051dc:	0692      	lsls	r2, r2, #26
 80051de:	d430      	bmi.n	8005242 <_printf_common+0xba>
 80051e0:	4641      	mov	r1, r8
 80051e2:	4638      	mov	r0, r7
 80051e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80051e8:	47c8      	blx	r9
 80051ea:	3001      	adds	r0, #1
 80051ec:	d023      	beq.n	8005236 <_printf_common+0xae>
 80051ee:	6823      	ldr	r3, [r4, #0]
 80051f0:	6922      	ldr	r2, [r4, #16]
 80051f2:	f003 0306 	and.w	r3, r3, #6
 80051f6:	2b04      	cmp	r3, #4
 80051f8:	bf14      	ite	ne
 80051fa:	2500      	movne	r5, #0
 80051fc:	6833      	ldreq	r3, [r6, #0]
 80051fe:	f04f 0600 	mov.w	r6, #0
 8005202:	bf08      	it	eq
 8005204:	68e5      	ldreq	r5, [r4, #12]
 8005206:	f104 041a 	add.w	r4, r4, #26
 800520a:	bf08      	it	eq
 800520c:	1aed      	subeq	r5, r5, r3
 800520e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005212:	bf08      	it	eq
 8005214:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005218:	4293      	cmp	r3, r2
 800521a:	bfc4      	itt	gt
 800521c:	1a9b      	subgt	r3, r3, r2
 800521e:	18ed      	addgt	r5, r5, r3
 8005220:	42b5      	cmp	r5, r6
 8005222:	d11a      	bne.n	800525a <_printf_common+0xd2>
 8005224:	2000      	movs	r0, #0
 8005226:	e008      	b.n	800523a <_printf_common+0xb2>
 8005228:	2301      	movs	r3, #1
 800522a:	4652      	mov	r2, sl
 800522c:	4641      	mov	r1, r8
 800522e:	4638      	mov	r0, r7
 8005230:	47c8      	blx	r9
 8005232:	3001      	adds	r0, #1
 8005234:	d103      	bne.n	800523e <_printf_common+0xb6>
 8005236:	f04f 30ff 	mov.w	r0, #4294967295
 800523a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800523e:	3501      	adds	r5, #1
 8005240:	e7c1      	b.n	80051c6 <_printf_common+0x3e>
 8005242:	2030      	movs	r0, #48	@ 0x30
 8005244:	18e1      	adds	r1, r4, r3
 8005246:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800524a:	1c5a      	adds	r2, r3, #1
 800524c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005250:	4422      	add	r2, r4
 8005252:	3302      	adds	r3, #2
 8005254:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005258:	e7c2      	b.n	80051e0 <_printf_common+0x58>
 800525a:	2301      	movs	r3, #1
 800525c:	4622      	mov	r2, r4
 800525e:	4641      	mov	r1, r8
 8005260:	4638      	mov	r0, r7
 8005262:	47c8      	blx	r9
 8005264:	3001      	adds	r0, #1
 8005266:	d0e6      	beq.n	8005236 <_printf_common+0xae>
 8005268:	3601      	adds	r6, #1
 800526a:	e7d9      	b.n	8005220 <_printf_common+0x98>

0800526c <_printf_i>:
 800526c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005270:	7e0f      	ldrb	r7, [r1, #24]
 8005272:	4691      	mov	r9, r2
 8005274:	2f78      	cmp	r7, #120	@ 0x78
 8005276:	4680      	mov	r8, r0
 8005278:	460c      	mov	r4, r1
 800527a:	469a      	mov	sl, r3
 800527c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800527e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005282:	d807      	bhi.n	8005294 <_printf_i+0x28>
 8005284:	2f62      	cmp	r7, #98	@ 0x62
 8005286:	d80a      	bhi.n	800529e <_printf_i+0x32>
 8005288:	2f00      	cmp	r7, #0
 800528a:	f000 80d1 	beq.w	8005430 <_printf_i+0x1c4>
 800528e:	2f58      	cmp	r7, #88	@ 0x58
 8005290:	f000 80b8 	beq.w	8005404 <_printf_i+0x198>
 8005294:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005298:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800529c:	e03a      	b.n	8005314 <_printf_i+0xa8>
 800529e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80052a2:	2b15      	cmp	r3, #21
 80052a4:	d8f6      	bhi.n	8005294 <_printf_i+0x28>
 80052a6:	a101      	add	r1, pc, #4	@ (adr r1, 80052ac <_printf_i+0x40>)
 80052a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80052ac:	08005305 	.word	0x08005305
 80052b0:	08005319 	.word	0x08005319
 80052b4:	08005295 	.word	0x08005295
 80052b8:	08005295 	.word	0x08005295
 80052bc:	08005295 	.word	0x08005295
 80052c0:	08005295 	.word	0x08005295
 80052c4:	08005319 	.word	0x08005319
 80052c8:	08005295 	.word	0x08005295
 80052cc:	08005295 	.word	0x08005295
 80052d0:	08005295 	.word	0x08005295
 80052d4:	08005295 	.word	0x08005295
 80052d8:	08005417 	.word	0x08005417
 80052dc:	08005343 	.word	0x08005343
 80052e0:	080053d1 	.word	0x080053d1
 80052e4:	08005295 	.word	0x08005295
 80052e8:	08005295 	.word	0x08005295
 80052ec:	08005439 	.word	0x08005439
 80052f0:	08005295 	.word	0x08005295
 80052f4:	08005343 	.word	0x08005343
 80052f8:	08005295 	.word	0x08005295
 80052fc:	08005295 	.word	0x08005295
 8005300:	080053d9 	.word	0x080053d9
 8005304:	6833      	ldr	r3, [r6, #0]
 8005306:	1d1a      	adds	r2, r3, #4
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	6032      	str	r2, [r6, #0]
 800530c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005310:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005314:	2301      	movs	r3, #1
 8005316:	e09c      	b.n	8005452 <_printf_i+0x1e6>
 8005318:	6833      	ldr	r3, [r6, #0]
 800531a:	6820      	ldr	r0, [r4, #0]
 800531c:	1d19      	adds	r1, r3, #4
 800531e:	6031      	str	r1, [r6, #0]
 8005320:	0606      	lsls	r6, r0, #24
 8005322:	d501      	bpl.n	8005328 <_printf_i+0xbc>
 8005324:	681d      	ldr	r5, [r3, #0]
 8005326:	e003      	b.n	8005330 <_printf_i+0xc4>
 8005328:	0645      	lsls	r5, r0, #25
 800532a:	d5fb      	bpl.n	8005324 <_printf_i+0xb8>
 800532c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005330:	2d00      	cmp	r5, #0
 8005332:	da03      	bge.n	800533c <_printf_i+0xd0>
 8005334:	232d      	movs	r3, #45	@ 0x2d
 8005336:	426d      	negs	r5, r5
 8005338:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800533c:	230a      	movs	r3, #10
 800533e:	4858      	ldr	r0, [pc, #352]	@ (80054a0 <_printf_i+0x234>)
 8005340:	e011      	b.n	8005366 <_printf_i+0xfa>
 8005342:	6821      	ldr	r1, [r4, #0]
 8005344:	6833      	ldr	r3, [r6, #0]
 8005346:	0608      	lsls	r0, r1, #24
 8005348:	f853 5b04 	ldr.w	r5, [r3], #4
 800534c:	d402      	bmi.n	8005354 <_printf_i+0xe8>
 800534e:	0649      	lsls	r1, r1, #25
 8005350:	bf48      	it	mi
 8005352:	b2ad      	uxthmi	r5, r5
 8005354:	2f6f      	cmp	r7, #111	@ 0x6f
 8005356:	6033      	str	r3, [r6, #0]
 8005358:	bf14      	ite	ne
 800535a:	230a      	movne	r3, #10
 800535c:	2308      	moveq	r3, #8
 800535e:	4850      	ldr	r0, [pc, #320]	@ (80054a0 <_printf_i+0x234>)
 8005360:	2100      	movs	r1, #0
 8005362:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005366:	6866      	ldr	r6, [r4, #4]
 8005368:	2e00      	cmp	r6, #0
 800536a:	60a6      	str	r6, [r4, #8]
 800536c:	db05      	blt.n	800537a <_printf_i+0x10e>
 800536e:	6821      	ldr	r1, [r4, #0]
 8005370:	432e      	orrs	r6, r5
 8005372:	f021 0104 	bic.w	r1, r1, #4
 8005376:	6021      	str	r1, [r4, #0]
 8005378:	d04b      	beq.n	8005412 <_printf_i+0x1a6>
 800537a:	4616      	mov	r6, r2
 800537c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005380:	fb03 5711 	mls	r7, r3, r1, r5
 8005384:	5dc7      	ldrb	r7, [r0, r7]
 8005386:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800538a:	462f      	mov	r7, r5
 800538c:	42bb      	cmp	r3, r7
 800538e:	460d      	mov	r5, r1
 8005390:	d9f4      	bls.n	800537c <_printf_i+0x110>
 8005392:	2b08      	cmp	r3, #8
 8005394:	d10b      	bne.n	80053ae <_printf_i+0x142>
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	07df      	lsls	r7, r3, #31
 800539a:	d508      	bpl.n	80053ae <_printf_i+0x142>
 800539c:	6923      	ldr	r3, [r4, #16]
 800539e:	6861      	ldr	r1, [r4, #4]
 80053a0:	4299      	cmp	r1, r3
 80053a2:	bfde      	ittt	le
 80053a4:	2330      	movle	r3, #48	@ 0x30
 80053a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80053aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80053ae:	1b92      	subs	r2, r2, r6
 80053b0:	6122      	str	r2, [r4, #16]
 80053b2:	464b      	mov	r3, r9
 80053b4:	4621      	mov	r1, r4
 80053b6:	4640      	mov	r0, r8
 80053b8:	f8cd a000 	str.w	sl, [sp]
 80053bc:	aa03      	add	r2, sp, #12
 80053be:	f7ff fee3 	bl	8005188 <_printf_common>
 80053c2:	3001      	adds	r0, #1
 80053c4:	d14a      	bne.n	800545c <_printf_i+0x1f0>
 80053c6:	f04f 30ff 	mov.w	r0, #4294967295
 80053ca:	b004      	add	sp, #16
 80053cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053d0:	6823      	ldr	r3, [r4, #0]
 80053d2:	f043 0320 	orr.w	r3, r3, #32
 80053d6:	6023      	str	r3, [r4, #0]
 80053d8:	2778      	movs	r7, #120	@ 0x78
 80053da:	4832      	ldr	r0, [pc, #200]	@ (80054a4 <_printf_i+0x238>)
 80053dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80053e0:	6823      	ldr	r3, [r4, #0]
 80053e2:	6831      	ldr	r1, [r6, #0]
 80053e4:	061f      	lsls	r7, r3, #24
 80053e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80053ea:	d402      	bmi.n	80053f2 <_printf_i+0x186>
 80053ec:	065f      	lsls	r7, r3, #25
 80053ee:	bf48      	it	mi
 80053f0:	b2ad      	uxthmi	r5, r5
 80053f2:	6031      	str	r1, [r6, #0]
 80053f4:	07d9      	lsls	r1, r3, #31
 80053f6:	bf44      	itt	mi
 80053f8:	f043 0320 	orrmi.w	r3, r3, #32
 80053fc:	6023      	strmi	r3, [r4, #0]
 80053fe:	b11d      	cbz	r5, 8005408 <_printf_i+0x19c>
 8005400:	2310      	movs	r3, #16
 8005402:	e7ad      	b.n	8005360 <_printf_i+0xf4>
 8005404:	4826      	ldr	r0, [pc, #152]	@ (80054a0 <_printf_i+0x234>)
 8005406:	e7e9      	b.n	80053dc <_printf_i+0x170>
 8005408:	6823      	ldr	r3, [r4, #0]
 800540a:	f023 0320 	bic.w	r3, r3, #32
 800540e:	6023      	str	r3, [r4, #0]
 8005410:	e7f6      	b.n	8005400 <_printf_i+0x194>
 8005412:	4616      	mov	r6, r2
 8005414:	e7bd      	b.n	8005392 <_printf_i+0x126>
 8005416:	6833      	ldr	r3, [r6, #0]
 8005418:	6825      	ldr	r5, [r4, #0]
 800541a:	1d18      	adds	r0, r3, #4
 800541c:	6961      	ldr	r1, [r4, #20]
 800541e:	6030      	str	r0, [r6, #0]
 8005420:	062e      	lsls	r6, r5, #24
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	d501      	bpl.n	800542a <_printf_i+0x1be>
 8005426:	6019      	str	r1, [r3, #0]
 8005428:	e002      	b.n	8005430 <_printf_i+0x1c4>
 800542a:	0668      	lsls	r0, r5, #25
 800542c:	d5fb      	bpl.n	8005426 <_printf_i+0x1ba>
 800542e:	8019      	strh	r1, [r3, #0]
 8005430:	2300      	movs	r3, #0
 8005432:	4616      	mov	r6, r2
 8005434:	6123      	str	r3, [r4, #16]
 8005436:	e7bc      	b.n	80053b2 <_printf_i+0x146>
 8005438:	6833      	ldr	r3, [r6, #0]
 800543a:	2100      	movs	r1, #0
 800543c:	1d1a      	adds	r2, r3, #4
 800543e:	6032      	str	r2, [r6, #0]
 8005440:	681e      	ldr	r6, [r3, #0]
 8005442:	6862      	ldr	r2, [r4, #4]
 8005444:	4630      	mov	r0, r6
 8005446:	f000 fc44 	bl	8005cd2 <memchr>
 800544a:	b108      	cbz	r0, 8005450 <_printf_i+0x1e4>
 800544c:	1b80      	subs	r0, r0, r6
 800544e:	6060      	str	r0, [r4, #4]
 8005450:	6863      	ldr	r3, [r4, #4]
 8005452:	6123      	str	r3, [r4, #16]
 8005454:	2300      	movs	r3, #0
 8005456:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800545a:	e7aa      	b.n	80053b2 <_printf_i+0x146>
 800545c:	4632      	mov	r2, r6
 800545e:	4649      	mov	r1, r9
 8005460:	4640      	mov	r0, r8
 8005462:	6923      	ldr	r3, [r4, #16]
 8005464:	47d0      	blx	sl
 8005466:	3001      	adds	r0, #1
 8005468:	d0ad      	beq.n	80053c6 <_printf_i+0x15a>
 800546a:	6823      	ldr	r3, [r4, #0]
 800546c:	079b      	lsls	r3, r3, #30
 800546e:	d413      	bmi.n	8005498 <_printf_i+0x22c>
 8005470:	68e0      	ldr	r0, [r4, #12]
 8005472:	9b03      	ldr	r3, [sp, #12]
 8005474:	4298      	cmp	r0, r3
 8005476:	bfb8      	it	lt
 8005478:	4618      	movlt	r0, r3
 800547a:	e7a6      	b.n	80053ca <_printf_i+0x15e>
 800547c:	2301      	movs	r3, #1
 800547e:	4632      	mov	r2, r6
 8005480:	4649      	mov	r1, r9
 8005482:	4640      	mov	r0, r8
 8005484:	47d0      	blx	sl
 8005486:	3001      	adds	r0, #1
 8005488:	d09d      	beq.n	80053c6 <_printf_i+0x15a>
 800548a:	3501      	adds	r5, #1
 800548c:	68e3      	ldr	r3, [r4, #12]
 800548e:	9903      	ldr	r1, [sp, #12]
 8005490:	1a5b      	subs	r3, r3, r1
 8005492:	42ab      	cmp	r3, r5
 8005494:	dcf2      	bgt.n	800547c <_printf_i+0x210>
 8005496:	e7eb      	b.n	8005470 <_printf_i+0x204>
 8005498:	2500      	movs	r5, #0
 800549a:	f104 0619 	add.w	r6, r4, #25
 800549e:	e7f5      	b.n	800548c <_printf_i+0x220>
 80054a0:	08009d56 	.word	0x08009d56
 80054a4:	08009d67 	.word	0x08009d67

080054a8 <_scanf_float>:
 80054a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054ac:	b087      	sub	sp, #28
 80054ae:	9303      	str	r3, [sp, #12]
 80054b0:	688b      	ldr	r3, [r1, #8]
 80054b2:	4691      	mov	r9, r2
 80054b4:	1e5a      	subs	r2, r3, #1
 80054b6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80054ba:	bf82      	ittt	hi
 80054bc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80054c0:	eb03 0b05 	addhi.w	fp, r3, r5
 80054c4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80054c8:	460a      	mov	r2, r1
 80054ca:	f04f 0500 	mov.w	r5, #0
 80054ce:	bf88      	it	hi
 80054d0:	608b      	strhi	r3, [r1, #8]
 80054d2:	680b      	ldr	r3, [r1, #0]
 80054d4:	4680      	mov	r8, r0
 80054d6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80054da:	f842 3b1c 	str.w	r3, [r2], #28
 80054de:	460c      	mov	r4, r1
 80054e0:	bf98      	it	ls
 80054e2:	f04f 0b00 	movls.w	fp, #0
 80054e6:	4616      	mov	r6, r2
 80054e8:	46aa      	mov	sl, r5
 80054ea:	462f      	mov	r7, r5
 80054ec:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80054f0:	9201      	str	r2, [sp, #4]
 80054f2:	9502      	str	r5, [sp, #8]
 80054f4:	68a2      	ldr	r2, [r4, #8]
 80054f6:	b15a      	cbz	r2, 8005510 <_scanf_float+0x68>
 80054f8:	f8d9 3000 	ldr.w	r3, [r9]
 80054fc:	781b      	ldrb	r3, [r3, #0]
 80054fe:	2b4e      	cmp	r3, #78	@ 0x4e
 8005500:	d862      	bhi.n	80055c8 <_scanf_float+0x120>
 8005502:	2b40      	cmp	r3, #64	@ 0x40
 8005504:	d83a      	bhi.n	800557c <_scanf_float+0xd4>
 8005506:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800550a:	b2c8      	uxtb	r0, r1
 800550c:	280e      	cmp	r0, #14
 800550e:	d938      	bls.n	8005582 <_scanf_float+0xda>
 8005510:	b11f      	cbz	r7, 800551a <_scanf_float+0x72>
 8005512:	6823      	ldr	r3, [r4, #0]
 8005514:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005518:	6023      	str	r3, [r4, #0]
 800551a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800551e:	f1ba 0f01 	cmp.w	sl, #1
 8005522:	f200 8114 	bhi.w	800574e <_scanf_float+0x2a6>
 8005526:	9b01      	ldr	r3, [sp, #4]
 8005528:	429e      	cmp	r6, r3
 800552a:	f200 8105 	bhi.w	8005738 <_scanf_float+0x290>
 800552e:	2001      	movs	r0, #1
 8005530:	b007      	add	sp, #28
 8005532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005536:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800553a:	2a0d      	cmp	r2, #13
 800553c:	d8e8      	bhi.n	8005510 <_scanf_float+0x68>
 800553e:	a101      	add	r1, pc, #4	@ (adr r1, 8005544 <_scanf_float+0x9c>)
 8005540:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005544:	0800568d 	.word	0x0800568d
 8005548:	08005511 	.word	0x08005511
 800554c:	08005511 	.word	0x08005511
 8005550:	08005511 	.word	0x08005511
 8005554:	080056e9 	.word	0x080056e9
 8005558:	080056c3 	.word	0x080056c3
 800555c:	08005511 	.word	0x08005511
 8005560:	08005511 	.word	0x08005511
 8005564:	0800569b 	.word	0x0800569b
 8005568:	08005511 	.word	0x08005511
 800556c:	08005511 	.word	0x08005511
 8005570:	08005511 	.word	0x08005511
 8005574:	08005511 	.word	0x08005511
 8005578:	08005657 	.word	0x08005657
 800557c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005580:	e7db      	b.n	800553a <_scanf_float+0x92>
 8005582:	290e      	cmp	r1, #14
 8005584:	d8c4      	bhi.n	8005510 <_scanf_float+0x68>
 8005586:	a001      	add	r0, pc, #4	@ (adr r0, 800558c <_scanf_float+0xe4>)
 8005588:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800558c:	08005647 	.word	0x08005647
 8005590:	08005511 	.word	0x08005511
 8005594:	08005647 	.word	0x08005647
 8005598:	080056d7 	.word	0x080056d7
 800559c:	08005511 	.word	0x08005511
 80055a0:	080055e9 	.word	0x080055e9
 80055a4:	0800562d 	.word	0x0800562d
 80055a8:	0800562d 	.word	0x0800562d
 80055ac:	0800562d 	.word	0x0800562d
 80055b0:	0800562d 	.word	0x0800562d
 80055b4:	0800562d 	.word	0x0800562d
 80055b8:	0800562d 	.word	0x0800562d
 80055bc:	0800562d 	.word	0x0800562d
 80055c0:	0800562d 	.word	0x0800562d
 80055c4:	0800562d 	.word	0x0800562d
 80055c8:	2b6e      	cmp	r3, #110	@ 0x6e
 80055ca:	d809      	bhi.n	80055e0 <_scanf_float+0x138>
 80055cc:	2b60      	cmp	r3, #96	@ 0x60
 80055ce:	d8b2      	bhi.n	8005536 <_scanf_float+0x8e>
 80055d0:	2b54      	cmp	r3, #84	@ 0x54
 80055d2:	d07b      	beq.n	80056cc <_scanf_float+0x224>
 80055d4:	2b59      	cmp	r3, #89	@ 0x59
 80055d6:	d19b      	bne.n	8005510 <_scanf_float+0x68>
 80055d8:	2d07      	cmp	r5, #7
 80055da:	d199      	bne.n	8005510 <_scanf_float+0x68>
 80055dc:	2508      	movs	r5, #8
 80055de:	e02f      	b.n	8005640 <_scanf_float+0x198>
 80055e0:	2b74      	cmp	r3, #116	@ 0x74
 80055e2:	d073      	beq.n	80056cc <_scanf_float+0x224>
 80055e4:	2b79      	cmp	r3, #121	@ 0x79
 80055e6:	e7f6      	b.n	80055d6 <_scanf_float+0x12e>
 80055e8:	6821      	ldr	r1, [r4, #0]
 80055ea:	05c8      	lsls	r0, r1, #23
 80055ec:	d51e      	bpl.n	800562c <_scanf_float+0x184>
 80055ee:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80055f2:	6021      	str	r1, [r4, #0]
 80055f4:	3701      	adds	r7, #1
 80055f6:	f1bb 0f00 	cmp.w	fp, #0
 80055fa:	d003      	beq.n	8005604 <_scanf_float+0x15c>
 80055fc:	3201      	adds	r2, #1
 80055fe:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005602:	60a2      	str	r2, [r4, #8]
 8005604:	68a3      	ldr	r3, [r4, #8]
 8005606:	3b01      	subs	r3, #1
 8005608:	60a3      	str	r3, [r4, #8]
 800560a:	6923      	ldr	r3, [r4, #16]
 800560c:	3301      	adds	r3, #1
 800560e:	6123      	str	r3, [r4, #16]
 8005610:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005614:	3b01      	subs	r3, #1
 8005616:	2b00      	cmp	r3, #0
 8005618:	f8c9 3004 	str.w	r3, [r9, #4]
 800561c:	f340 8083 	ble.w	8005726 <_scanf_float+0x27e>
 8005620:	f8d9 3000 	ldr.w	r3, [r9]
 8005624:	3301      	adds	r3, #1
 8005626:	f8c9 3000 	str.w	r3, [r9]
 800562a:	e763      	b.n	80054f4 <_scanf_float+0x4c>
 800562c:	eb1a 0105 	adds.w	r1, sl, r5
 8005630:	f47f af6e 	bne.w	8005510 <_scanf_float+0x68>
 8005634:	460d      	mov	r5, r1
 8005636:	468a      	mov	sl, r1
 8005638:	6822      	ldr	r2, [r4, #0]
 800563a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800563e:	6022      	str	r2, [r4, #0]
 8005640:	f806 3b01 	strb.w	r3, [r6], #1
 8005644:	e7de      	b.n	8005604 <_scanf_float+0x15c>
 8005646:	6822      	ldr	r2, [r4, #0]
 8005648:	0610      	lsls	r0, r2, #24
 800564a:	f57f af61 	bpl.w	8005510 <_scanf_float+0x68>
 800564e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005652:	6022      	str	r2, [r4, #0]
 8005654:	e7f4      	b.n	8005640 <_scanf_float+0x198>
 8005656:	f1ba 0f00 	cmp.w	sl, #0
 800565a:	d10c      	bne.n	8005676 <_scanf_float+0x1ce>
 800565c:	b977      	cbnz	r7, 800567c <_scanf_float+0x1d4>
 800565e:	6822      	ldr	r2, [r4, #0]
 8005660:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005664:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005668:	d108      	bne.n	800567c <_scanf_float+0x1d4>
 800566a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800566e:	f04f 0a01 	mov.w	sl, #1
 8005672:	6022      	str	r2, [r4, #0]
 8005674:	e7e4      	b.n	8005640 <_scanf_float+0x198>
 8005676:	f1ba 0f02 	cmp.w	sl, #2
 800567a:	d051      	beq.n	8005720 <_scanf_float+0x278>
 800567c:	2d01      	cmp	r5, #1
 800567e:	d002      	beq.n	8005686 <_scanf_float+0x1de>
 8005680:	2d04      	cmp	r5, #4
 8005682:	f47f af45 	bne.w	8005510 <_scanf_float+0x68>
 8005686:	3501      	adds	r5, #1
 8005688:	b2ed      	uxtb	r5, r5
 800568a:	e7d9      	b.n	8005640 <_scanf_float+0x198>
 800568c:	f1ba 0f01 	cmp.w	sl, #1
 8005690:	f47f af3e 	bne.w	8005510 <_scanf_float+0x68>
 8005694:	f04f 0a02 	mov.w	sl, #2
 8005698:	e7d2      	b.n	8005640 <_scanf_float+0x198>
 800569a:	b975      	cbnz	r5, 80056ba <_scanf_float+0x212>
 800569c:	2f00      	cmp	r7, #0
 800569e:	f47f af38 	bne.w	8005512 <_scanf_float+0x6a>
 80056a2:	6822      	ldr	r2, [r4, #0]
 80056a4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80056a8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80056ac:	f040 80ff 	bne.w	80058ae <_scanf_float+0x406>
 80056b0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80056b4:	2501      	movs	r5, #1
 80056b6:	6022      	str	r2, [r4, #0]
 80056b8:	e7c2      	b.n	8005640 <_scanf_float+0x198>
 80056ba:	2d03      	cmp	r5, #3
 80056bc:	d0e3      	beq.n	8005686 <_scanf_float+0x1de>
 80056be:	2d05      	cmp	r5, #5
 80056c0:	e7df      	b.n	8005682 <_scanf_float+0x1da>
 80056c2:	2d02      	cmp	r5, #2
 80056c4:	f47f af24 	bne.w	8005510 <_scanf_float+0x68>
 80056c8:	2503      	movs	r5, #3
 80056ca:	e7b9      	b.n	8005640 <_scanf_float+0x198>
 80056cc:	2d06      	cmp	r5, #6
 80056ce:	f47f af1f 	bne.w	8005510 <_scanf_float+0x68>
 80056d2:	2507      	movs	r5, #7
 80056d4:	e7b4      	b.n	8005640 <_scanf_float+0x198>
 80056d6:	6822      	ldr	r2, [r4, #0]
 80056d8:	0591      	lsls	r1, r2, #22
 80056da:	f57f af19 	bpl.w	8005510 <_scanf_float+0x68>
 80056de:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80056e2:	6022      	str	r2, [r4, #0]
 80056e4:	9702      	str	r7, [sp, #8]
 80056e6:	e7ab      	b.n	8005640 <_scanf_float+0x198>
 80056e8:	6822      	ldr	r2, [r4, #0]
 80056ea:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80056ee:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80056f2:	d005      	beq.n	8005700 <_scanf_float+0x258>
 80056f4:	0550      	lsls	r0, r2, #21
 80056f6:	f57f af0b 	bpl.w	8005510 <_scanf_float+0x68>
 80056fa:	2f00      	cmp	r7, #0
 80056fc:	f000 80d7 	beq.w	80058ae <_scanf_float+0x406>
 8005700:	0591      	lsls	r1, r2, #22
 8005702:	bf58      	it	pl
 8005704:	9902      	ldrpl	r1, [sp, #8]
 8005706:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800570a:	bf58      	it	pl
 800570c:	1a79      	subpl	r1, r7, r1
 800570e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005712:	f04f 0700 	mov.w	r7, #0
 8005716:	bf58      	it	pl
 8005718:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800571c:	6022      	str	r2, [r4, #0]
 800571e:	e78f      	b.n	8005640 <_scanf_float+0x198>
 8005720:	f04f 0a03 	mov.w	sl, #3
 8005724:	e78c      	b.n	8005640 <_scanf_float+0x198>
 8005726:	4649      	mov	r1, r9
 8005728:	4640      	mov	r0, r8
 800572a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800572e:	4798      	blx	r3
 8005730:	2800      	cmp	r0, #0
 8005732:	f43f aedf 	beq.w	80054f4 <_scanf_float+0x4c>
 8005736:	e6eb      	b.n	8005510 <_scanf_float+0x68>
 8005738:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800573c:	464a      	mov	r2, r9
 800573e:	4640      	mov	r0, r8
 8005740:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005744:	4798      	blx	r3
 8005746:	6923      	ldr	r3, [r4, #16]
 8005748:	3b01      	subs	r3, #1
 800574a:	6123      	str	r3, [r4, #16]
 800574c:	e6eb      	b.n	8005526 <_scanf_float+0x7e>
 800574e:	1e6b      	subs	r3, r5, #1
 8005750:	2b06      	cmp	r3, #6
 8005752:	d824      	bhi.n	800579e <_scanf_float+0x2f6>
 8005754:	2d02      	cmp	r5, #2
 8005756:	d836      	bhi.n	80057c6 <_scanf_float+0x31e>
 8005758:	9b01      	ldr	r3, [sp, #4]
 800575a:	429e      	cmp	r6, r3
 800575c:	f67f aee7 	bls.w	800552e <_scanf_float+0x86>
 8005760:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005764:	464a      	mov	r2, r9
 8005766:	4640      	mov	r0, r8
 8005768:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800576c:	4798      	blx	r3
 800576e:	6923      	ldr	r3, [r4, #16]
 8005770:	3b01      	subs	r3, #1
 8005772:	6123      	str	r3, [r4, #16]
 8005774:	e7f0      	b.n	8005758 <_scanf_float+0x2b0>
 8005776:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800577a:	464a      	mov	r2, r9
 800577c:	4640      	mov	r0, r8
 800577e:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005782:	4798      	blx	r3
 8005784:	6923      	ldr	r3, [r4, #16]
 8005786:	3b01      	subs	r3, #1
 8005788:	6123      	str	r3, [r4, #16]
 800578a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800578e:	fa5f fa8a 	uxtb.w	sl, sl
 8005792:	f1ba 0f02 	cmp.w	sl, #2
 8005796:	d1ee      	bne.n	8005776 <_scanf_float+0x2ce>
 8005798:	3d03      	subs	r5, #3
 800579a:	b2ed      	uxtb	r5, r5
 800579c:	1b76      	subs	r6, r6, r5
 800579e:	6823      	ldr	r3, [r4, #0]
 80057a0:	05da      	lsls	r2, r3, #23
 80057a2:	d530      	bpl.n	8005806 <_scanf_float+0x35e>
 80057a4:	055b      	lsls	r3, r3, #21
 80057a6:	d511      	bpl.n	80057cc <_scanf_float+0x324>
 80057a8:	9b01      	ldr	r3, [sp, #4]
 80057aa:	429e      	cmp	r6, r3
 80057ac:	f67f aebf 	bls.w	800552e <_scanf_float+0x86>
 80057b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80057b4:	464a      	mov	r2, r9
 80057b6:	4640      	mov	r0, r8
 80057b8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80057bc:	4798      	blx	r3
 80057be:	6923      	ldr	r3, [r4, #16]
 80057c0:	3b01      	subs	r3, #1
 80057c2:	6123      	str	r3, [r4, #16]
 80057c4:	e7f0      	b.n	80057a8 <_scanf_float+0x300>
 80057c6:	46aa      	mov	sl, r5
 80057c8:	46b3      	mov	fp, r6
 80057ca:	e7de      	b.n	800578a <_scanf_float+0x2e2>
 80057cc:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80057d0:	6923      	ldr	r3, [r4, #16]
 80057d2:	2965      	cmp	r1, #101	@ 0x65
 80057d4:	f103 33ff 	add.w	r3, r3, #4294967295
 80057d8:	f106 35ff 	add.w	r5, r6, #4294967295
 80057dc:	6123      	str	r3, [r4, #16]
 80057de:	d00c      	beq.n	80057fa <_scanf_float+0x352>
 80057e0:	2945      	cmp	r1, #69	@ 0x45
 80057e2:	d00a      	beq.n	80057fa <_scanf_float+0x352>
 80057e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80057e8:	464a      	mov	r2, r9
 80057ea:	4640      	mov	r0, r8
 80057ec:	4798      	blx	r3
 80057ee:	6923      	ldr	r3, [r4, #16]
 80057f0:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80057f4:	3b01      	subs	r3, #1
 80057f6:	1eb5      	subs	r5, r6, #2
 80057f8:	6123      	str	r3, [r4, #16]
 80057fa:	464a      	mov	r2, r9
 80057fc:	4640      	mov	r0, r8
 80057fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005802:	4798      	blx	r3
 8005804:	462e      	mov	r6, r5
 8005806:	6822      	ldr	r2, [r4, #0]
 8005808:	f012 0210 	ands.w	r2, r2, #16
 800580c:	d001      	beq.n	8005812 <_scanf_float+0x36a>
 800580e:	2000      	movs	r0, #0
 8005810:	e68e      	b.n	8005530 <_scanf_float+0x88>
 8005812:	7032      	strb	r2, [r6, #0]
 8005814:	6823      	ldr	r3, [r4, #0]
 8005816:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800581a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800581e:	d125      	bne.n	800586c <_scanf_float+0x3c4>
 8005820:	9b02      	ldr	r3, [sp, #8]
 8005822:	429f      	cmp	r7, r3
 8005824:	d00a      	beq.n	800583c <_scanf_float+0x394>
 8005826:	1bda      	subs	r2, r3, r7
 8005828:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800582c:	429e      	cmp	r6, r3
 800582e:	bf28      	it	cs
 8005830:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005834:	4630      	mov	r0, r6
 8005836:	491f      	ldr	r1, [pc, #124]	@ (80058b4 <_scanf_float+0x40c>)
 8005838:	f000 f938 	bl	8005aac <siprintf>
 800583c:	2200      	movs	r2, #0
 800583e:	4640      	mov	r0, r8
 8005840:	9901      	ldr	r1, [sp, #4]
 8005842:	f002 fc5d 	bl	8008100 <_strtod_r>
 8005846:	9b03      	ldr	r3, [sp, #12]
 8005848:	6825      	ldr	r5, [r4, #0]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f015 0f02 	tst.w	r5, #2
 8005850:	4606      	mov	r6, r0
 8005852:	460f      	mov	r7, r1
 8005854:	f103 0204 	add.w	r2, r3, #4
 8005858:	d015      	beq.n	8005886 <_scanf_float+0x3de>
 800585a:	9903      	ldr	r1, [sp, #12]
 800585c:	600a      	str	r2, [r1, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	e9c3 6700 	strd	r6, r7, [r3]
 8005864:	68e3      	ldr	r3, [r4, #12]
 8005866:	3301      	adds	r3, #1
 8005868:	60e3      	str	r3, [r4, #12]
 800586a:	e7d0      	b.n	800580e <_scanf_float+0x366>
 800586c:	9b04      	ldr	r3, [sp, #16]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d0e4      	beq.n	800583c <_scanf_float+0x394>
 8005872:	9905      	ldr	r1, [sp, #20]
 8005874:	230a      	movs	r3, #10
 8005876:	4640      	mov	r0, r8
 8005878:	3101      	adds	r1, #1
 800587a:	f002 fcc1 	bl	8008200 <_strtol_r>
 800587e:	9b04      	ldr	r3, [sp, #16]
 8005880:	9e05      	ldr	r6, [sp, #20]
 8005882:	1ac2      	subs	r2, r0, r3
 8005884:	e7d0      	b.n	8005828 <_scanf_float+0x380>
 8005886:	076d      	lsls	r5, r5, #29
 8005888:	d4e7      	bmi.n	800585a <_scanf_float+0x3b2>
 800588a:	9d03      	ldr	r5, [sp, #12]
 800588c:	602a      	str	r2, [r5, #0]
 800588e:	681d      	ldr	r5, [r3, #0]
 8005890:	4602      	mov	r2, r0
 8005892:	460b      	mov	r3, r1
 8005894:	f7fb f8ba 	bl	8000a0c <__aeabi_dcmpun>
 8005898:	b120      	cbz	r0, 80058a4 <_scanf_float+0x3fc>
 800589a:	4807      	ldr	r0, [pc, #28]	@ (80058b8 <_scanf_float+0x410>)
 800589c:	f000 fa36 	bl	8005d0c <nanf>
 80058a0:	6028      	str	r0, [r5, #0]
 80058a2:	e7df      	b.n	8005864 <_scanf_float+0x3bc>
 80058a4:	4630      	mov	r0, r6
 80058a6:	4639      	mov	r1, r7
 80058a8:	f7fb f90e 	bl	8000ac8 <__aeabi_d2f>
 80058ac:	e7f8      	b.n	80058a0 <_scanf_float+0x3f8>
 80058ae:	2700      	movs	r7, #0
 80058b0:	e633      	b.n	800551a <_scanf_float+0x72>
 80058b2:	bf00      	nop
 80058b4:	08009d78 	.word	0x08009d78
 80058b8:	08009ed4 	.word	0x08009ed4

080058bc <std>:
 80058bc:	2300      	movs	r3, #0
 80058be:	b510      	push	{r4, lr}
 80058c0:	4604      	mov	r4, r0
 80058c2:	e9c0 3300 	strd	r3, r3, [r0]
 80058c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80058ca:	6083      	str	r3, [r0, #8]
 80058cc:	8181      	strh	r1, [r0, #12]
 80058ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80058d0:	81c2      	strh	r2, [r0, #14]
 80058d2:	6183      	str	r3, [r0, #24]
 80058d4:	4619      	mov	r1, r3
 80058d6:	2208      	movs	r2, #8
 80058d8:	305c      	adds	r0, #92	@ 0x5c
 80058da:	f000 f97a 	bl	8005bd2 <memset>
 80058de:	4b0d      	ldr	r3, [pc, #52]	@ (8005914 <std+0x58>)
 80058e0:	6224      	str	r4, [r4, #32]
 80058e2:	6263      	str	r3, [r4, #36]	@ 0x24
 80058e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005918 <std+0x5c>)
 80058e6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80058e8:	4b0c      	ldr	r3, [pc, #48]	@ (800591c <std+0x60>)
 80058ea:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80058ec:	4b0c      	ldr	r3, [pc, #48]	@ (8005920 <std+0x64>)
 80058ee:	6323      	str	r3, [r4, #48]	@ 0x30
 80058f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005924 <std+0x68>)
 80058f2:	429c      	cmp	r4, r3
 80058f4:	d006      	beq.n	8005904 <std+0x48>
 80058f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80058fa:	4294      	cmp	r4, r2
 80058fc:	d002      	beq.n	8005904 <std+0x48>
 80058fe:	33d0      	adds	r3, #208	@ 0xd0
 8005900:	429c      	cmp	r4, r3
 8005902:	d105      	bne.n	8005910 <std+0x54>
 8005904:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800590c:	f000 b9de 	b.w	8005ccc <__retarget_lock_init_recursive>
 8005910:	bd10      	pop	{r4, pc}
 8005912:	bf00      	nop
 8005914:	08005b49 	.word	0x08005b49
 8005918:	08005b6f 	.word	0x08005b6f
 800591c:	08005ba7 	.word	0x08005ba7
 8005920:	08005bcb 	.word	0x08005bcb
 8005924:	200005e8 	.word	0x200005e8

08005928 <stdio_exit_handler>:
 8005928:	4a02      	ldr	r2, [pc, #8]	@ (8005934 <stdio_exit_handler+0xc>)
 800592a:	4903      	ldr	r1, [pc, #12]	@ (8005938 <stdio_exit_handler+0x10>)
 800592c:	4803      	ldr	r0, [pc, #12]	@ (800593c <stdio_exit_handler+0x14>)
 800592e:	f000 b869 	b.w	8005a04 <_fwalk_sglue>
 8005932:	bf00      	nop
 8005934:	20000024 	.word	0x20000024
 8005938:	08008be9 	.word	0x08008be9
 800593c:	20000034 	.word	0x20000034

08005940 <cleanup_stdio>:
 8005940:	6841      	ldr	r1, [r0, #4]
 8005942:	4b0c      	ldr	r3, [pc, #48]	@ (8005974 <cleanup_stdio+0x34>)
 8005944:	b510      	push	{r4, lr}
 8005946:	4299      	cmp	r1, r3
 8005948:	4604      	mov	r4, r0
 800594a:	d001      	beq.n	8005950 <cleanup_stdio+0x10>
 800594c:	f003 f94c 	bl	8008be8 <_fflush_r>
 8005950:	68a1      	ldr	r1, [r4, #8]
 8005952:	4b09      	ldr	r3, [pc, #36]	@ (8005978 <cleanup_stdio+0x38>)
 8005954:	4299      	cmp	r1, r3
 8005956:	d002      	beq.n	800595e <cleanup_stdio+0x1e>
 8005958:	4620      	mov	r0, r4
 800595a:	f003 f945 	bl	8008be8 <_fflush_r>
 800595e:	68e1      	ldr	r1, [r4, #12]
 8005960:	4b06      	ldr	r3, [pc, #24]	@ (800597c <cleanup_stdio+0x3c>)
 8005962:	4299      	cmp	r1, r3
 8005964:	d004      	beq.n	8005970 <cleanup_stdio+0x30>
 8005966:	4620      	mov	r0, r4
 8005968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800596c:	f003 b93c 	b.w	8008be8 <_fflush_r>
 8005970:	bd10      	pop	{r4, pc}
 8005972:	bf00      	nop
 8005974:	200005e8 	.word	0x200005e8
 8005978:	20000650 	.word	0x20000650
 800597c:	200006b8 	.word	0x200006b8

08005980 <global_stdio_init.part.0>:
 8005980:	b510      	push	{r4, lr}
 8005982:	4b0b      	ldr	r3, [pc, #44]	@ (80059b0 <global_stdio_init.part.0+0x30>)
 8005984:	4c0b      	ldr	r4, [pc, #44]	@ (80059b4 <global_stdio_init.part.0+0x34>)
 8005986:	4a0c      	ldr	r2, [pc, #48]	@ (80059b8 <global_stdio_init.part.0+0x38>)
 8005988:	4620      	mov	r0, r4
 800598a:	601a      	str	r2, [r3, #0]
 800598c:	2104      	movs	r1, #4
 800598e:	2200      	movs	r2, #0
 8005990:	f7ff ff94 	bl	80058bc <std>
 8005994:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005998:	2201      	movs	r2, #1
 800599a:	2109      	movs	r1, #9
 800599c:	f7ff ff8e 	bl	80058bc <std>
 80059a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80059a4:	2202      	movs	r2, #2
 80059a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059aa:	2112      	movs	r1, #18
 80059ac:	f7ff bf86 	b.w	80058bc <std>
 80059b0:	20000720 	.word	0x20000720
 80059b4:	200005e8 	.word	0x200005e8
 80059b8:	08005929 	.word	0x08005929

080059bc <__sfp_lock_acquire>:
 80059bc:	4801      	ldr	r0, [pc, #4]	@ (80059c4 <__sfp_lock_acquire+0x8>)
 80059be:	f000 b986 	b.w	8005cce <__retarget_lock_acquire_recursive>
 80059c2:	bf00      	nop
 80059c4:	20000729 	.word	0x20000729

080059c8 <__sfp_lock_release>:
 80059c8:	4801      	ldr	r0, [pc, #4]	@ (80059d0 <__sfp_lock_release+0x8>)
 80059ca:	f000 b981 	b.w	8005cd0 <__retarget_lock_release_recursive>
 80059ce:	bf00      	nop
 80059d0:	20000729 	.word	0x20000729

080059d4 <__sinit>:
 80059d4:	b510      	push	{r4, lr}
 80059d6:	4604      	mov	r4, r0
 80059d8:	f7ff fff0 	bl	80059bc <__sfp_lock_acquire>
 80059dc:	6a23      	ldr	r3, [r4, #32]
 80059de:	b11b      	cbz	r3, 80059e8 <__sinit+0x14>
 80059e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059e4:	f7ff bff0 	b.w	80059c8 <__sfp_lock_release>
 80059e8:	4b04      	ldr	r3, [pc, #16]	@ (80059fc <__sinit+0x28>)
 80059ea:	6223      	str	r3, [r4, #32]
 80059ec:	4b04      	ldr	r3, [pc, #16]	@ (8005a00 <__sinit+0x2c>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d1f5      	bne.n	80059e0 <__sinit+0xc>
 80059f4:	f7ff ffc4 	bl	8005980 <global_stdio_init.part.0>
 80059f8:	e7f2      	b.n	80059e0 <__sinit+0xc>
 80059fa:	bf00      	nop
 80059fc:	08005941 	.word	0x08005941
 8005a00:	20000720 	.word	0x20000720

08005a04 <_fwalk_sglue>:
 8005a04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a08:	4607      	mov	r7, r0
 8005a0a:	4688      	mov	r8, r1
 8005a0c:	4614      	mov	r4, r2
 8005a0e:	2600      	movs	r6, #0
 8005a10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a14:	f1b9 0901 	subs.w	r9, r9, #1
 8005a18:	d505      	bpl.n	8005a26 <_fwalk_sglue+0x22>
 8005a1a:	6824      	ldr	r4, [r4, #0]
 8005a1c:	2c00      	cmp	r4, #0
 8005a1e:	d1f7      	bne.n	8005a10 <_fwalk_sglue+0xc>
 8005a20:	4630      	mov	r0, r6
 8005a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a26:	89ab      	ldrh	r3, [r5, #12]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d907      	bls.n	8005a3c <_fwalk_sglue+0x38>
 8005a2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a30:	3301      	adds	r3, #1
 8005a32:	d003      	beq.n	8005a3c <_fwalk_sglue+0x38>
 8005a34:	4629      	mov	r1, r5
 8005a36:	4638      	mov	r0, r7
 8005a38:	47c0      	blx	r8
 8005a3a:	4306      	orrs	r6, r0
 8005a3c:	3568      	adds	r5, #104	@ 0x68
 8005a3e:	e7e9      	b.n	8005a14 <_fwalk_sglue+0x10>

08005a40 <sniprintf>:
 8005a40:	b40c      	push	{r2, r3}
 8005a42:	b530      	push	{r4, r5, lr}
 8005a44:	4b18      	ldr	r3, [pc, #96]	@ (8005aa8 <sniprintf+0x68>)
 8005a46:	1e0c      	subs	r4, r1, #0
 8005a48:	681d      	ldr	r5, [r3, #0]
 8005a4a:	b09d      	sub	sp, #116	@ 0x74
 8005a4c:	da08      	bge.n	8005a60 <sniprintf+0x20>
 8005a4e:	238b      	movs	r3, #139	@ 0x8b
 8005a50:	f04f 30ff 	mov.w	r0, #4294967295
 8005a54:	602b      	str	r3, [r5, #0]
 8005a56:	b01d      	add	sp, #116	@ 0x74
 8005a58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a5c:	b002      	add	sp, #8
 8005a5e:	4770      	bx	lr
 8005a60:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005a64:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005a68:	f04f 0300 	mov.w	r3, #0
 8005a6c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005a6e:	bf0c      	ite	eq
 8005a70:	4623      	moveq	r3, r4
 8005a72:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005a76:	9304      	str	r3, [sp, #16]
 8005a78:	9307      	str	r3, [sp, #28]
 8005a7a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005a7e:	9002      	str	r0, [sp, #8]
 8005a80:	9006      	str	r0, [sp, #24]
 8005a82:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005a86:	4628      	mov	r0, r5
 8005a88:	ab21      	add	r3, sp, #132	@ 0x84
 8005a8a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005a8c:	a902      	add	r1, sp, #8
 8005a8e:	9301      	str	r3, [sp, #4]
 8005a90:	f002 fc14 	bl	80082bc <_svfiprintf_r>
 8005a94:	1c43      	adds	r3, r0, #1
 8005a96:	bfbc      	itt	lt
 8005a98:	238b      	movlt	r3, #139	@ 0x8b
 8005a9a:	602b      	strlt	r3, [r5, #0]
 8005a9c:	2c00      	cmp	r4, #0
 8005a9e:	d0da      	beq.n	8005a56 <sniprintf+0x16>
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	9b02      	ldr	r3, [sp, #8]
 8005aa4:	701a      	strb	r2, [r3, #0]
 8005aa6:	e7d6      	b.n	8005a56 <sniprintf+0x16>
 8005aa8:	20000030 	.word	0x20000030

08005aac <siprintf>:
 8005aac:	b40e      	push	{r1, r2, r3}
 8005aae:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005ab2:	b510      	push	{r4, lr}
 8005ab4:	2400      	movs	r4, #0
 8005ab6:	b09d      	sub	sp, #116	@ 0x74
 8005ab8:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005aba:	9002      	str	r0, [sp, #8]
 8005abc:	9006      	str	r0, [sp, #24]
 8005abe:	9107      	str	r1, [sp, #28]
 8005ac0:	9104      	str	r1, [sp, #16]
 8005ac2:	4809      	ldr	r0, [pc, #36]	@ (8005ae8 <siprintf+0x3c>)
 8005ac4:	4909      	ldr	r1, [pc, #36]	@ (8005aec <siprintf+0x40>)
 8005ac6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005aca:	9105      	str	r1, [sp, #20]
 8005acc:	6800      	ldr	r0, [r0, #0]
 8005ace:	a902      	add	r1, sp, #8
 8005ad0:	9301      	str	r3, [sp, #4]
 8005ad2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005ad4:	f002 fbf2 	bl	80082bc <_svfiprintf_r>
 8005ad8:	9b02      	ldr	r3, [sp, #8]
 8005ada:	701c      	strb	r4, [r3, #0]
 8005adc:	b01d      	add	sp, #116	@ 0x74
 8005ade:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ae2:	b003      	add	sp, #12
 8005ae4:	4770      	bx	lr
 8005ae6:	bf00      	nop
 8005ae8:	20000030 	.word	0x20000030
 8005aec:	ffff0208 	.word	0xffff0208

08005af0 <siscanf>:
 8005af0:	b40e      	push	{r1, r2, r3}
 8005af2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8005af6:	b570      	push	{r4, r5, r6, lr}
 8005af8:	2500      	movs	r5, #0
 8005afa:	b09d      	sub	sp, #116	@ 0x74
 8005afc:	ac21      	add	r4, sp, #132	@ 0x84
 8005afe:	f854 6b04 	ldr.w	r6, [r4], #4
 8005b02:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005b06:	951b      	str	r5, [sp, #108]	@ 0x6c
 8005b08:	9002      	str	r0, [sp, #8]
 8005b0a:	9006      	str	r0, [sp, #24]
 8005b0c:	f7fa fb20 	bl	8000150 <strlen>
 8005b10:	4b0b      	ldr	r3, [pc, #44]	@ (8005b40 <siscanf+0x50>)
 8005b12:	9003      	str	r0, [sp, #12]
 8005b14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005b1a:	9007      	str	r0, [sp, #28]
 8005b1c:	4809      	ldr	r0, [pc, #36]	@ (8005b44 <siscanf+0x54>)
 8005b1e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005b22:	4632      	mov	r2, r6
 8005b24:	4623      	mov	r3, r4
 8005b26:	a902      	add	r1, sp, #8
 8005b28:	6800      	ldr	r0, [r0, #0]
 8005b2a:	950f      	str	r5, [sp, #60]	@ 0x3c
 8005b2c:	9514      	str	r5, [sp, #80]	@ 0x50
 8005b2e:	9401      	str	r4, [sp, #4]
 8005b30:	f002 fd1a 	bl	8008568 <__ssvfiscanf_r>
 8005b34:	b01d      	add	sp, #116	@ 0x74
 8005b36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005b3a:	b003      	add	sp, #12
 8005b3c:	4770      	bx	lr
 8005b3e:	bf00      	nop
 8005b40:	08005b6b 	.word	0x08005b6b
 8005b44:	20000030 	.word	0x20000030

08005b48 <__sread>:
 8005b48:	b510      	push	{r4, lr}
 8005b4a:	460c      	mov	r4, r1
 8005b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b50:	f000 f86e 	bl	8005c30 <_read_r>
 8005b54:	2800      	cmp	r0, #0
 8005b56:	bfab      	itete	ge
 8005b58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b5a:	89a3      	ldrhlt	r3, [r4, #12]
 8005b5c:	181b      	addge	r3, r3, r0
 8005b5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b62:	bfac      	ite	ge
 8005b64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b66:	81a3      	strhlt	r3, [r4, #12]
 8005b68:	bd10      	pop	{r4, pc}

08005b6a <__seofread>:
 8005b6a:	2000      	movs	r0, #0
 8005b6c:	4770      	bx	lr

08005b6e <__swrite>:
 8005b6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b72:	461f      	mov	r7, r3
 8005b74:	898b      	ldrh	r3, [r1, #12]
 8005b76:	4605      	mov	r5, r0
 8005b78:	05db      	lsls	r3, r3, #23
 8005b7a:	460c      	mov	r4, r1
 8005b7c:	4616      	mov	r6, r2
 8005b7e:	d505      	bpl.n	8005b8c <__swrite+0x1e>
 8005b80:	2302      	movs	r3, #2
 8005b82:	2200      	movs	r2, #0
 8005b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b88:	f000 f840 	bl	8005c0c <_lseek_r>
 8005b8c:	89a3      	ldrh	r3, [r4, #12]
 8005b8e:	4632      	mov	r2, r6
 8005b90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b94:	81a3      	strh	r3, [r4, #12]
 8005b96:	4628      	mov	r0, r5
 8005b98:	463b      	mov	r3, r7
 8005b9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ba2:	f000 b857 	b.w	8005c54 <_write_r>

08005ba6 <__sseek>:
 8005ba6:	b510      	push	{r4, lr}
 8005ba8:	460c      	mov	r4, r1
 8005baa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bae:	f000 f82d 	bl	8005c0c <_lseek_r>
 8005bb2:	1c43      	adds	r3, r0, #1
 8005bb4:	89a3      	ldrh	r3, [r4, #12]
 8005bb6:	bf15      	itete	ne
 8005bb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005bba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005bbe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005bc2:	81a3      	strheq	r3, [r4, #12]
 8005bc4:	bf18      	it	ne
 8005bc6:	81a3      	strhne	r3, [r4, #12]
 8005bc8:	bd10      	pop	{r4, pc}

08005bca <__sclose>:
 8005bca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bce:	f000 b80d 	b.w	8005bec <_close_r>

08005bd2 <memset>:
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	4402      	add	r2, r0
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d100      	bne.n	8005bdc <memset+0xa>
 8005bda:	4770      	bx	lr
 8005bdc:	f803 1b01 	strb.w	r1, [r3], #1
 8005be0:	e7f9      	b.n	8005bd6 <memset+0x4>
	...

08005be4 <_localeconv_r>:
 8005be4:	4800      	ldr	r0, [pc, #0]	@ (8005be8 <_localeconv_r+0x4>)
 8005be6:	4770      	bx	lr
 8005be8:	20000170 	.word	0x20000170

08005bec <_close_r>:
 8005bec:	b538      	push	{r3, r4, r5, lr}
 8005bee:	2300      	movs	r3, #0
 8005bf0:	4d05      	ldr	r5, [pc, #20]	@ (8005c08 <_close_r+0x1c>)
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	4608      	mov	r0, r1
 8005bf6:	602b      	str	r3, [r5, #0]
 8005bf8:	f7fc ff2b 	bl	8002a52 <_close>
 8005bfc:	1c43      	adds	r3, r0, #1
 8005bfe:	d102      	bne.n	8005c06 <_close_r+0x1a>
 8005c00:	682b      	ldr	r3, [r5, #0]
 8005c02:	b103      	cbz	r3, 8005c06 <_close_r+0x1a>
 8005c04:	6023      	str	r3, [r4, #0]
 8005c06:	bd38      	pop	{r3, r4, r5, pc}
 8005c08:	20000724 	.word	0x20000724

08005c0c <_lseek_r>:
 8005c0c:	b538      	push	{r3, r4, r5, lr}
 8005c0e:	4604      	mov	r4, r0
 8005c10:	4608      	mov	r0, r1
 8005c12:	4611      	mov	r1, r2
 8005c14:	2200      	movs	r2, #0
 8005c16:	4d05      	ldr	r5, [pc, #20]	@ (8005c2c <_lseek_r+0x20>)
 8005c18:	602a      	str	r2, [r5, #0]
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	f7fc ff3d 	bl	8002a9a <_lseek>
 8005c20:	1c43      	adds	r3, r0, #1
 8005c22:	d102      	bne.n	8005c2a <_lseek_r+0x1e>
 8005c24:	682b      	ldr	r3, [r5, #0]
 8005c26:	b103      	cbz	r3, 8005c2a <_lseek_r+0x1e>
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	bd38      	pop	{r3, r4, r5, pc}
 8005c2c:	20000724 	.word	0x20000724

08005c30 <_read_r>:
 8005c30:	b538      	push	{r3, r4, r5, lr}
 8005c32:	4604      	mov	r4, r0
 8005c34:	4608      	mov	r0, r1
 8005c36:	4611      	mov	r1, r2
 8005c38:	2200      	movs	r2, #0
 8005c3a:	4d05      	ldr	r5, [pc, #20]	@ (8005c50 <_read_r+0x20>)
 8005c3c:	602a      	str	r2, [r5, #0]
 8005c3e:	461a      	mov	r2, r3
 8005c40:	f7fc fece 	bl	80029e0 <_read>
 8005c44:	1c43      	adds	r3, r0, #1
 8005c46:	d102      	bne.n	8005c4e <_read_r+0x1e>
 8005c48:	682b      	ldr	r3, [r5, #0]
 8005c4a:	b103      	cbz	r3, 8005c4e <_read_r+0x1e>
 8005c4c:	6023      	str	r3, [r4, #0]
 8005c4e:	bd38      	pop	{r3, r4, r5, pc}
 8005c50:	20000724 	.word	0x20000724

08005c54 <_write_r>:
 8005c54:	b538      	push	{r3, r4, r5, lr}
 8005c56:	4604      	mov	r4, r0
 8005c58:	4608      	mov	r0, r1
 8005c5a:	4611      	mov	r1, r2
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	4d05      	ldr	r5, [pc, #20]	@ (8005c74 <_write_r+0x20>)
 8005c60:	602a      	str	r2, [r5, #0]
 8005c62:	461a      	mov	r2, r3
 8005c64:	f7fc fed9 	bl	8002a1a <_write>
 8005c68:	1c43      	adds	r3, r0, #1
 8005c6a:	d102      	bne.n	8005c72 <_write_r+0x1e>
 8005c6c:	682b      	ldr	r3, [r5, #0]
 8005c6e:	b103      	cbz	r3, 8005c72 <_write_r+0x1e>
 8005c70:	6023      	str	r3, [r4, #0]
 8005c72:	bd38      	pop	{r3, r4, r5, pc}
 8005c74:	20000724 	.word	0x20000724

08005c78 <__errno>:
 8005c78:	4b01      	ldr	r3, [pc, #4]	@ (8005c80 <__errno+0x8>)
 8005c7a:	6818      	ldr	r0, [r3, #0]
 8005c7c:	4770      	bx	lr
 8005c7e:	bf00      	nop
 8005c80:	20000030 	.word	0x20000030

08005c84 <__libc_init_array>:
 8005c84:	b570      	push	{r4, r5, r6, lr}
 8005c86:	2600      	movs	r6, #0
 8005c88:	4d0c      	ldr	r5, [pc, #48]	@ (8005cbc <__libc_init_array+0x38>)
 8005c8a:	4c0d      	ldr	r4, [pc, #52]	@ (8005cc0 <__libc_init_array+0x3c>)
 8005c8c:	1b64      	subs	r4, r4, r5
 8005c8e:	10a4      	asrs	r4, r4, #2
 8005c90:	42a6      	cmp	r6, r4
 8005c92:	d109      	bne.n	8005ca8 <__libc_init_array+0x24>
 8005c94:	f003 ff6a 	bl	8009b6c <_init>
 8005c98:	2600      	movs	r6, #0
 8005c9a:	4d0a      	ldr	r5, [pc, #40]	@ (8005cc4 <__libc_init_array+0x40>)
 8005c9c:	4c0a      	ldr	r4, [pc, #40]	@ (8005cc8 <__libc_init_array+0x44>)
 8005c9e:	1b64      	subs	r4, r4, r5
 8005ca0:	10a4      	asrs	r4, r4, #2
 8005ca2:	42a6      	cmp	r6, r4
 8005ca4:	d105      	bne.n	8005cb2 <__libc_init_array+0x2e>
 8005ca6:	bd70      	pop	{r4, r5, r6, pc}
 8005ca8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cac:	4798      	blx	r3
 8005cae:	3601      	adds	r6, #1
 8005cb0:	e7ee      	b.n	8005c90 <__libc_init_array+0xc>
 8005cb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cb6:	4798      	blx	r3
 8005cb8:	3601      	adds	r6, #1
 8005cba:	e7f2      	b.n	8005ca2 <__libc_init_array+0x1e>
 8005cbc:	0800a194 	.word	0x0800a194
 8005cc0:	0800a194 	.word	0x0800a194
 8005cc4:	0800a194 	.word	0x0800a194
 8005cc8:	0800a198 	.word	0x0800a198

08005ccc <__retarget_lock_init_recursive>:
 8005ccc:	4770      	bx	lr

08005cce <__retarget_lock_acquire_recursive>:
 8005cce:	4770      	bx	lr

08005cd0 <__retarget_lock_release_recursive>:
 8005cd0:	4770      	bx	lr

08005cd2 <memchr>:
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	b510      	push	{r4, lr}
 8005cd6:	b2c9      	uxtb	r1, r1
 8005cd8:	4402      	add	r2, r0
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	4618      	mov	r0, r3
 8005cde:	d101      	bne.n	8005ce4 <memchr+0x12>
 8005ce0:	2000      	movs	r0, #0
 8005ce2:	e003      	b.n	8005cec <memchr+0x1a>
 8005ce4:	7804      	ldrb	r4, [r0, #0]
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	428c      	cmp	r4, r1
 8005cea:	d1f6      	bne.n	8005cda <memchr+0x8>
 8005cec:	bd10      	pop	{r4, pc}

08005cee <memcpy>:
 8005cee:	440a      	add	r2, r1
 8005cf0:	4291      	cmp	r1, r2
 8005cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8005cf6:	d100      	bne.n	8005cfa <memcpy+0xc>
 8005cf8:	4770      	bx	lr
 8005cfa:	b510      	push	{r4, lr}
 8005cfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d00:	4291      	cmp	r1, r2
 8005d02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d06:	d1f9      	bne.n	8005cfc <memcpy+0xe>
 8005d08:	bd10      	pop	{r4, pc}
	...

08005d0c <nanf>:
 8005d0c:	4800      	ldr	r0, [pc, #0]	@ (8005d10 <nanf+0x4>)
 8005d0e:	4770      	bx	lr
 8005d10:	7fc00000 	.word	0x7fc00000

08005d14 <quorem>:
 8005d14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d18:	6903      	ldr	r3, [r0, #16]
 8005d1a:	690c      	ldr	r4, [r1, #16]
 8005d1c:	4607      	mov	r7, r0
 8005d1e:	42a3      	cmp	r3, r4
 8005d20:	db7e      	blt.n	8005e20 <quorem+0x10c>
 8005d22:	3c01      	subs	r4, #1
 8005d24:	00a3      	lsls	r3, r4, #2
 8005d26:	f100 0514 	add.w	r5, r0, #20
 8005d2a:	f101 0814 	add.w	r8, r1, #20
 8005d2e:	9300      	str	r3, [sp, #0]
 8005d30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d34:	9301      	str	r3, [sp, #4]
 8005d36:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d3e:	3301      	adds	r3, #1
 8005d40:	429a      	cmp	r2, r3
 8005d42:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d46:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d4a:	d32e      	bcc.n	8005daa <quorem+0x96>
 8005d4c:	f04f 0a00 	mov.w	sl, #0
 8005d50:	46c4      	mov	ip, r8
 8005d52:	46ae      	mov	lr, r5
 8005d54:	46d3      	mov	fp, sl
 8005d56:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005d5a:	b298      	uxth	r0, r3
 8005d5c:	fb06 a000 	mla	r0, r6, r0, sl
 8005d60:	0c1b      	lsrs	r3, r3, #16
 8005d62:	0c02      	lsrs	r2, r0, #16
 8005d64:	fb06 2303 	mla	r3, r6, r3, r2
 8005d68:	f8de 2000 	ldr.w	r2, [lr]
 8005d6c:	b280      	uxth	r0, r0
 8005d6e:	b292      	uxth	r2, r2
 8005d70:	1a12      	subs	r2, r2, r0
 8005d72:	445a      	add	r2, fp
 8005d74:	f8de 0000 	ldr.w	r0, [lr]
 8005d78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005d82:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005d86:	b292      	uxth	r2, r2
 8005d88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005d8c:	45e1      	cmp	r9, ip
 8005d8e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005d92:	f84e 2b04 	str.w	r2, [lr], #4
 8005d96:	d2de      	bcs.n	8005d56 <quorem+0x42>
 8005d98:	9b00      	ldr	r3, [sp, #0]
 8005d9a:	58eb      	ldr	r3, [r5, r3]
 8005d9c:	b92b      	cbnz	r3, 8005daa <quorem+0x96>
 8005d9e:	9b01      	ldr	r3, [sp, #4]
 8005da0:	3b04      	subs	r3, #4
 8005da2:	429d      	cmp	r5, r3
 8005da4:	461a      	mov	r2, r3
 8005da6:	d32f      	bcc.n	8005e08 <quorem+0xf4>
 8005da8:	613c      	str	r4, [r7, #16]
 8005daa:	4638      	mov	r0, r7
 8005dac:	f001 f9ca 	bl	8007144 <__mcmp>
 8005db0:	2800      	cmp	r0, #0
 8005db2:	db25      	blt.n	8005e00 <quorem+0xec>
 8005db4:	4629      	mov	r1, r5
 8005db6:	2000      	movs	r0, #0
 8005db8:	f858 2b04 	ldr.w	r2, [r8], #4
 8005dbc:	f8d1 c000 	ldr.w	ip, [r1]
 8005dc0:	fa1f fe82 	uxth.w	lr, r2
 8005dc4:	fa1f f38c 	uxth.w	r3, ip
 8005dc8:	eba3 030e 	sub.w	r3, r3, lr
 8005dcc:	4403      	add	r3, r0
 8005dce:	0c12      	lsrs	r2, r2, #16
 8005dd0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005dd4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dde:	45c1      	cmp	r9, r8
 8005de0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005de4:	f841 3b04 	str.w	r3, [r1], #4
 8005de8:	d2e6      	bcs.n	8005db8 <quorem+0xa4>
 8005dea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005df2:	b922      	cbnz	r2, 8005dfe <quorem+0xea>
 8005df4:	3b04      	subs	r3, #4
 8005df6:	429d      	cmp	r5, r3
 8005df8:	461a      	mov	r2, r3
 8005dfa:	d30b      	bcc.n	8005e14 <quorem+0x100>
 8005dfc:	613c      	str	r4, [r7, #16]
 8005dfe:	3601      	adds	r6, #1
 8005e00:	4630      	mov	r0, r6
 8005e02:	b003      	add	sp, #12
 8005e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e08:	6812      	ldr	r2, [r2, #0]
 8005e0a:	3b04      	subs	r3, #4
 8005e0c:	2a00      	cmp	r2, #0
 8005e0e:	d1cb      	bne.n	8005da8 <quorem+0x94>
 8005e10:	3c01      	subs	r4, #1
 8005e12:	e7c6      	b.n	8005da2 <quorem+0x8e>
 8005e14:	6812      	ldr	r2, [r2, #0]
 8005e16:	3b04      	subs	r3, #4
 8005e18:	2a00      	cmp	r2, #0
 8005e1a:	d1ef      	bne.n	8005dfc <quorem+0xe8>
 8005e1c:	3c01      	subs	r4, #1
 8005e1e:	e7ea      	b.n	8005df6 <quorem+0xe2>
 8005e20:	2000      	movs	r0, #0
 8005e22:	e7ee      	b.n	8005e02 <quorem+0xee>
 8005e24:	0000      	movs	r0, r0
	...

08005e28 <_dtoa_r>:
 8005e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e2c:	4614      	mov	r4, r2
 8005e2e:	461d      	mov	r5, r3
 8005e30:	69c7      	ldr	r7, [r0, #28]
 8005e32:	b097      	sub	sp, #92	@ 0x5c
 8005e34:	4681      	mov	r9, r0
 8005e36:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005e3a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005e3c:	b97f      	cbnz	r7, 8005e5e <_dtoa_r+0x36>
 8005e3e:	2010      	movs	r0, #16
 8005e40:	f000 fe0e 	bl	8006a60 <malloc>
 8005e44:	4602      	mov	r2, r0
 8005e46:	f8c9 001c 	str.w	r0, [r9, #28]
 8005e4a:	b920      	cbnz	r0, 8005e56 <_dtoa_r+0x2e>
 8005e4c:	21ef      	movs	r1, #239	@ 0xef
 8005e4e:	4bac      	ldr	r3, [pc, #688]	@ (8006100 <_dtoa_r+0x2d8>)
 8005e50:	48ac      	ldr	r0, [pc, #688]	@ (8006104 <_dtoa_r+0x2dc>)
 8005e52:	f002 ffa5 	bl	8008da0 <__assert_func>
 8005e56:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005e5a:	6007      	str	r7, [r0, #0]
 8005e5c:	60c7      	str	r7, [r0, #12]
 8005e5e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e62:	6819      	ldr	r1, [r3, #0]
 8005e64:	b159      	cbz	r1, 8005e7e <_dtoa_r+0x56>
 8005e66:	685a      	ldr	r2, [r3, #4]
 8005e68:	2301      	movs	r3, #1
 8005e6a:	4093      	lsls	r3, r2
 8005e6c:	604a      	str	r2, [r1, #4]
 8005e6e:	608b      	str	r3, [r1, #8]
 8005e70:	4648      	mov	r0, r9
 8005e72:	f000 feeb 	bl	8006c4c <_Bfree>
 8005e76:	2200      	movs	r2, #0
 8005e78:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e7c:	601a      	str	r2, [r3, #0]
 8005e7e:	1e2b      	subs	r3, r5, #0
 8005e80:	bfaf      	iteee	ge
 8005e82:	2300      	movge	r3, #0
 8005e84:	2201      	movlt	r2, #1
 8005e86:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005e8a:	9307      	strlt	r3, [sp, #28]
 8005e8c:	bfa8      	it	ge
 8005e8e:	6033      	strge	r3, [r6, #0]
 8005e90:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005e94:	4b9c      	ldr	r3, [pc, #624]	@ (8006108 <_dtoa_r+0x2e0>)
 8005e96:	bfb8      	it	lt
 8005e98:	6032      	strlt	r2, [r6, #0]
 8005e9a:	ea33 0308 	bics.w	r3, r3, r8
 8005e9e:	d112      	bne.n	8005ec6 <_dtoa_r+0x9e>
 8005ea0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005ea4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005ea6:	6013      	str	r3, [r2, #0]
 8005ea8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005eac:	4323      	orrs	r3, r4
 8005eae:	f000 855e 	beq.w	800696e <_dtoa_r+0xb46>
 8005eb2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005eb4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800610c <_dtoa_r+0x2e4>
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f000 8560 	beq.w	800697e <_dtoa_r+0xb56>
 8005ebe:	f10a 0303 	add.w	r3, sl, #3
 8005ec2:	f000 bd5a 	b.w	800697a <_dtoa_r+0xb52>
 8005ec6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005eca:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005ece:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	f7fa fd67 	bl	80009a8 <__aeabi_dcmpeq>
 8005eda:	4607      	mov	r7, r0
 8005edc:	b158      	cbz	r0, 8005ef6 <_dtoa_r+0xce>
 8005ede:	2301      	movs	r3, #1
 8005ee0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005ee2:	6013      	str	r3, [r2, #0]
 8005ee4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005ee6:	b113      	cbz	r3, 8005eee <_dtoa_r+0xc6>
 8005ee8:	4b89      	ldr	r3, [pc, #548]	@ (8006110 <_dtoa_r+0x2e8>)
 8005eea:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005eec:	6013      	str	r3, [r2, #0]
 8005eee:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006114 <_dtoa_r+0x2ec>
 8005ef2:	f000 bd44 	b.w	800697e <_dtoa_r+0xb56>
 8005ef6:	ab14      	add	r3, sp, #80	@ 0x50
 8005ef8:	9301      	str	r3, [sp, #4]
 8005efa:	ab15      	add	r3, sp, #84	@ 0x54
 8005efc:	9300      	str	r3, [sp, #0]
 8005efe:	4648      	mov	r0, r9
 8005f00:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005f04:	f001 fa36 	bl	8007374 <__d2b>
 8005f08:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005f0c:	9003      	str	r0, [sp, #12]
 8005f0e:	2e00      	cmp	r6, #0
 8005f10:	d078      	beq.n	8006004 <_dtoa_r+0x1dc>
 8005f12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f18:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005f1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f20:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005f24:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005f28:	9712      	str	r7, [sp, #72]	@ 0x48
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	4b7a      	ldr	r3, [pc, #488]	@ (8006118 <_dtoa_r+0x2f0>)
 8005f30:	f7fa f91a 	bl	8000168 <__aeabi_dsub>
 8005f34:	a36c      	add	r3, pc, #432	@ (adr r3, 80060e8 <_dtoa_r+0x2c0>)
 8005f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f3a:	f7fa facd 	bl	80004d8 <__aeabi_dmul>
 8005f3e:	a36c      	add	r3, pc, #432	@ (adr r3, 80060f0 <_dtoa_r+0x2c8>)
 8005f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f44:	f7fa f912 	bl	800016c <__adddf3>
 8005f48:	4604      	mov	r4, r0
 8005f4a:	4630      	mov	r0, r6
 8005f4c:	460d      	mov	r5, r1
 8005f4e:	f7fa fa59 	bl	8000404 <__aeabi_i2d>
 8005f52:	a369      	add	r3, pc, #420	@ (adr r3, 80060f8 <_dtoa_r+0x2d0>)
 8005f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f58:	f7fa fabe 	bl	80004d8 <__aeabi_dmul>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	460b      	mov	r3, r1
 8005f60:	4620      	mov	r0, r4
 8005f62:	4629      	mov	r1, r5
 8005f64:	f7fa f902 	bl	800016c <__adddf3>
 8005f68:	4604      	mov	r4, r0
 8005f6a:	460d      	mov	r5, r1
 8005f6c:	f7fa fd64 	bl	8000a38 <__aeabi_d2iz>
 8005f70:	2200      	movs	r2, #0
 8005f72:	4607      	mov	r7, r0
 8005f74:	2300      	movs	r3, #0
 8005f76:	4620      	mov	r0, r4
 8005f78:	4629      	mov	r1, r5
 8005f7a:	f7fa fd1f 	bl	80009bc <__aeabi_dcmplt>
 8005f7e:	b140      	cbz	r0, 8005f92 <_dtoa_r+0x16a>
 8005f80:	4638      	mov	r0, r7
 8005f82:	f7fa fa3f 	bl	8000404 <__aeabi_i2d>
 8005f86:	4622      	mov	r2, r4
 8005f88:	462b      	mov	r3, r5
 8005f8a:	f7fa fd0d 	bl	80009a8 <__aeabi_dcmpeq>
 8005f8e:	b900      	cbnz	r0, 8005f92 <_dtoa_r+0x16a>
 8005f90:	3f01      	subs	r7, #1
 8005f92:	2f16      	cmp	r7, #22
 8005f94:	d854      	bhi.n	8006040 <_dtoa_r+0x218>
 8005f96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f9a:	4b60      	ldr	r3, [pc, #384]	@ (800611c <_dtoa_r+0x2f4>)
 8005f9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa4:	f7fa fd0a 	bl	80009bc <__aeabi_dcmplt>
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	d04b      	beq.n	8006044 <_dtoa_r+0x21c>
 8005fac:	2300      	movs	r3, #0
 8005fae:	3f01      	subs	r7, #1
 8005fb0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005fb2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005fb4:	1b9b      	subs	r3, r3, r6
 8005fb6:	1e5a      	subs	r2, r3, #1
 8005fb8:	bf49      	itett	mi
 8005fba:	f1c3 0301 	rsbmi	r3, r3, #1
 8005fbe:	2300      	movpl	r3, #0
 8005fc0:	9304      	strmi	r3, [sp, #16]
 8005fc2:	2300      	movmi	r3, #0
 8005fc4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005fc6:	bf54      	ite	pl
 8005fc8:	9304      	strpl	r3, [sp, #16]
 8005fca:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005fcc:	2f00      	cmp	r7, #0
 8005fce:	db3b      	blt.n	8006048 <_dtoa_r+0x220>
 8005fd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fd2:	970e      	str	r7, [sp, #56]	@ 0x38
 8005fd4:	443b      	add	r3, r7
 8005fd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fd8:	2300      	movs	r3, #0
 8005fda:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fdc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fde:	2b09      	cmp	r3, #9
 8005fe0:	d865      	bhi.n	80060ae <_dtoa_r+0x286>
 8005fe2:	2b05      	cmp	r3, #5
 8005fe4:	bfc4      	itt	gt
 8005fe6:	3b04      	subgt	r3, #4
 8005fe8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005fea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fec:	bfc8      	it	gt
 8005fee:	2400      	movgt	r4, #0
 8005ff0:	f1a3 0302 	sub.w	r3, r3, #2
 8005ff4:	bfd8      	it	le
 8005ff6:	2401      	movle	r4, #1
 8005ff8:	2b03      	cmp	r3, #3
 8005ffa:	d864      	bhi.n	80060c6 <_dtoa_r+0x29e>
 8005ffc:	e8df f003 	tbb	[pc, r3]
 8006000:	2c385553 	.word	0x2c385553
 8006004:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006008:	441e      	add	r6, r3
 800600a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800600e:	2b20      	cmp	r3, #32
 8006010:	bfc1      	itttt	gt
 8006012:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006016:	fa08 f803 	lslgt.w	r8, r8, r3
 800601a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800601e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006022:	bfd6      	itet	le
 8006024:	f1c3 0320 	rsble	r3, r3, #32
 8006028:	ea48 0003 	orrgt.w	r0, r8, r3
 800602c:	fa04 f003 	lslle.w	r0, r4, r3
 8006030:	f7fa f9d8 	bl	80003e4 <__aeabi_ui2d>
 8006034:	2201      	movs	r2, #1
 8006036:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800603a:	3e01      	subs	r6, #1
 800603c:	9212      	str	r2, [sp, #72]	@ 0x48
 800603e:	e774      	b.n	8005f2a <_dtoa_r+0x102>
 8006040:	2301      	movs	r3, #1
 8006042:	e7b5      	b.n	8005fb0 <_dtoa_r+0x188>
 8006044:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006046:	e7b4      	b.n	8005fb2 <_dtoa_r+0x18a>
 8006048:	9b04      	ldr	r3, [sp, #16]
 800604a:	1bdb      	subs	r3, r3, r7
 800604c:	9304      	str	r3, [sp, #16]
 800604e:	427b      	negs	r3, r7
 8006050:	930a      	str	r3, [sp, #40]	@ 0x28
 8006052:	2300      	movs	r3, #0
 8006054:	930e      	str	r3, [sp, #56]	@ 0x38
 8006056:	e7c1      	b.n	8005fdc <_dtoa_r+0x1b4>
 8006058:	2301      	movs	r3, #1
 800605a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800605c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800605e:	eb07 0b03 	add.w	fp, r7, r3
 8006062:	f10b 0301 	add.w	r3, fp, #1
 8006066:	2b01      	cmp	r3, #1
 8006068:	9308      	str	r3, [sp, #32]
 800606a:	bfb8      	it	lt
 800606c:	2301      	movlt	r3, #1
 800606e:	e006      	b.n	800607e <_dtoa_r+0x256>
 8006070:	2301      	movs	r3, #1
 8006072:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006074:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006076:	2b00      	cmp	r3, #0
 8006078:	dd28      	ble.n	80060cc <_dtoa_r+0x2a4>
 800607a:	469b      	mov	fp, r3
 800607c:	9308      	str	r3, [sp, #32]
 800607e:	2100      	movs	r1, #0
 8006080:	2204      	movs	r2, #4
 8006082:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006086:	f102 0514 	add.w	r5, r2, #20
 800608a:	429d      	cmp	r5, r3
 800608c:	d926      	bls.n	80060dc <_dtoa_r+0x2b4>
 800608e:	6041      	str	r1, [r0, #4]
 8006090:	4648      	mov	r0, r9
 8006092:	f000 fd9b 	bl	8006bcc <_Balloc>
 8006096:	4682      	mov	sl, r0
 8006098:	2800      	cmp	r0, #0
 800609a:	d143      	bne.n	8006124 <_dtoa_r+0x2fc>
 800609c:	4602      	mov	r2, r0
 800609e:	f240 11af 	movw	r1, #431	@ 0x1af
 80060a2:	4b1f      	ldr	r3, [pc, #124]	@ (8006120 <_dtoa_r+0x2f8>)
 80060a4:	e6d4      	b.n	8005e50 <_dtoa_r+0x28>
 80060a6:	2300      	movs	r3, #0
 80060a8:	e7e3      	b.n	8006072 <_dtoa_r+0x24a>
 80060aa:	2300      	movs	r3, #0
 80060ac:	e7d5      	b.n	800605a <_dtoa_r+0x232>
 80060ae:	2401      	movs	r4, #1
 80060b0:	2300      	movs	r3, #0
 80060b2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80060b4:	9320      	str	r3, [sp, #128]	@ 0x80
 80060b6:	f04f 3bff 	mov.w	fp, #4294967295
 80060ba:	2200      	movs	r2, #0
 80060bc:	2312      	movs	r3, #18
 80060be:	f8cd b020 	str.w	fp, [sp, #32]
 80060c2:	9221      	str	r2, [sp, #132]	@ 0x84
 80060c4:	e7db      	b.n	800607e <_dtoa_r+0x256>
 80060c6:	2301      	movs	r3, #1
 80060c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060ca:	e7f4      	b.n	80060b6 <_dtoa_r+0x28e>
 80060cc:	f04f 0b01 	mov.w	fp, #1
 80060d0:	465b      	mov	r3, fp
 80060d2:	f8cd b020 	str.w	fp, [sp, #32]
 80060d6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80060da:	e7d0      	b.n	800607e <_dtoa_r+0x256>
 80060dc:	3101      	adds	r1, #1
 80060de:	0052      	lsls	r2, r2, #1
 80060e0:	e7d1      	b.n	8006086 <_dtoa_r+0x25e>
 80060e2:	bf00      	nop
 80060e4:	f3af 8000 	nop.w
 80060e8:	636f4361 	.word	0x636f4361
 80060ec:	3fd287a7 	.word	0x3fd287a7
 80060f0:	8b60c8b3 	.word	0x8b60c8b3
 80060f4:	3fc68a28 	.word	0x3fc68a28
 80060f8:	509f79fb 	.word	0x509f79fb
 80060fc:	3fd34413 	.word	0x3fd34413
 8006100:	08009d8a 	.word	0x08009d8a
 8006104:	08009da1 	.word	0x08009da1
 8006108:	7ff00000 	.word	0x7ff00000
 800610c:	08009d86 	.word	0x08009d86
 8006110:	08009e8d 	.word	0x08009e8d
 8006114:	08009e8c 	.word	0x08009e8c
 8006118:	3ff80000 	.word	0x3ff80000
 800611c:	08009f70 	.word	0x08009f70
 8006120:	08009df9 	.word	0x08009df9
 8006124:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006128:	6018      	str	r0, [r3, #0]
 800612a:	9b08      	ldr	r3, [sp, #32]
 800612c:	2b0e      	cmp	r3, #14
 800612e:	f200 80a1 	bhi.w	8006274 <_dtoa_r+0x44c>
 8006132:	2c00      	cmp	r4, #0
 8006134:	f000 809e 	beq.w	8006274 <_dtoa_r+0x44c>
 8006138:	2f00      	cmp	r7, #0
 800613a:	dd33      	ble.n	80061a4 <_dtoa_r+0x37c>
 800613c:	4b9c      	ldr	r3, [pc, #624]	@ (80063b0 <_dtoa_r+0x588>)
 800613e:	f007 020f 	and.w	r2, r7, #15
 8006142:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006146:	05f8      	lsls	r0, r7, #23
 8006148:	e9d3 3400 	ldrd	r3, r4, [r3]
 800614c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006150:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006154:	d516      	bpl.n	8006184 <_dtoa_r+0x35c>
 8006156:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800615a:	4b96      	ldr	r3, [pc, #600]	@ (80063b4 <_dtoa_r+0x58c>)
 800615c:	2603      	movs	r6, #3
 800615e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006162:	f7fa fae3 	bl	800072c <__aeabi_ddiv>
 8006166:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800616a:	f004 040f 	and.w	r4, r4, #15
 800616e:	4d91      	ldr	r5, [pc, #580]	@ (80063b4 <_dtoa_r+0x58c>)
 8006170:	b954      	cbnz	r4, 8006188 <_dtoa_r+0x360>
 8006172:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006176:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800617a:	f7fa fad7 	bl	800072c <__aeabi_ddiv>
 800617e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006182:	e028      	b.n	80061d6 <_dtoa_r+0x3ae>
 8006184:	2602      	movs	r6, #2
 8006186:	e7f2      	b.n	800616e <_dtoa_r+0x346>
 8006188:	07e1      	lsls	r1, r4, #31
 800618a:	d508      	bpl.n	800619e <_dtoa_r+0x376>
 800618c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006190:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006194:	f7fa f9a0 	bl	80004d8 <__aeabi_dmul>
 8006198:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800619c:	3601      	adds	r6, #1
 800619e:	1064      	asrs	r4, r4, #1
 80061a0:	3508      	adds	r5, #8
 80061a2:	e7e5      	b.n	8006170 <_dtoa_r+0x348>
 80061a4:	f000 80af 	beq.w	8006306 <_dtoa_r+0x4de>
 80061a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061ac:	427c      	negs	r4, r7
 80061ae:	4b80      	ldr	r3, [pc, #512]	@ (80063b0 <_dtoa_r+0x588>)
 80061b0:	f004 020f 	and.w	r2, r4, #15
 80061b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061bc:	f7fa f98c 	bl	80004d8 <__aeabi_dmul>
 80061c0:	2602      	movs	r6, #2
 80061c2:	2300      	movs	r3, #0
 80061c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061c8:	4d7a      	ldr	r5, [pc, #488]	@ (80063b4 <_dtoa_r+0x58c>)
 80061ca:	1124      	asrs	r4, r4, #4
 80061cc:	2c00      	cmp	r4, #0
 80061ce:	f040 808f 	bne.w	80062f0 <_dtoa_r+0x4c8>
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d1d3      	bne.n	800617e <_dtoa_r+0x356>
 80061d6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80061da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061dc:	2b00      	cmp	r3, #0
 80061de:	f000 8094 	beq.w	800630a <_dtoa_r+0x4e2>
 80061e2:	2200      	movs	r2, #0
 80061e4:	4620      	mov	r0, r4
 80061e6:	4629      	mov	r1, r5
 80061e8:	4b73      	ldr	r3, [pc, #460]	@ (80063b8 <_dtoa_r+0x590>)
 80061ea:	f7fa fbe7 	bl	80009bc <__aeabi_dcmplt>
 80061ee:	2800      	cmp	r0, #0
 80061f0:	f000 808b 	beq.w	800630a <_dtoa_r+0x4e2>
 80061f4:	9b08      	ldr	r3, [sp, #32]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	f000 8087 	beq.w	800630a <_dtoa_r+0x4e2>
 80061fc:	f1bb 0f00 	cmp.w	fp, #0
 8006200:	dd34      	ble.n	800626c <_dtoa_r+0x444>
 8006202:	4620      	mov	r0, r4
 8006204:	2200      	movs	r2, #0
 8006206:	4629      	mov	r1, r5
 8006208:	4b6c      	ldr	r3, [pc, #432]	@ (80063bc <_dtoa_r+0x594>)
 800620a:	f7fa f965 	bl	80004d8 <__aeabi_dmul>
 800620e:	465c      	mov	r4, fp
 8006210:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006214:	f107 38ff 	add.w	r8, r7, #4294967295
 8006218:	3601      	adds	r6, #1
 800621a:	4630      	mov	r0, r6
 800621c:	f7fa f8f2 	bl	8000404 <__aeabi_i2d>
 8006220:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006224:	f7fa f958 	bl	80004d8 <__aeabi_dmul>
 8006228:	2200      	movs	r2, #0
 800622a:	4b65      	ldr	r3, [pc, #404]	@ (80063c0 <_dtoa_r+0x598>)
 800622c:	f7f9 ff9e 	bl	800016c <__adddf3>
 8006230:	4605      	mov	r5, r0
 8006232:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006236:	2c00      	cmp	r4, #0
 8006238:	d16a      	bne.n	8006310 <_dtoa_r+0x4e8>
 800623a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800623e:	2200      	movs	r2, #0
 8006240:	4b60      	ldr	r3, [pc, #384]	@ (80063c4 <_dtoa_r+0x59c>)
 8006242:	f7f9 ff91 	bl	8000168 <__aeabi_dsub>
 8006246:	4602      	mov	r2, r0
 8006248:	460b      	mov	r3, r1
 800624a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800624e:	462a      	mov	r2, r5
 8006250:	4633      	mov	r3, r6
 8006252:	f7fa fbd1 	bl	80009f8 <__aeabi_dcmpgt>
 8006256:	2800      	cmp	r0, #0
 8006258:	f040 8298 	bne.w	800678c <_dtoa_r+0x964>
 800625c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006260:	462a      	mov	r2, r5
 8006262:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006266:	f7fa fba9 	bl	80009bc <__aeabi_dcmplt>
 800626a:	bb38      	cbnz	r0, 80062bc <_dtoa_r+0x494>
 800626c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006270:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006274:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006276:	2b00      	cmp	r3, #0
 8006278:	f2c0 8157 	blt.w	800652a <_dtoa_r+0x702>
 800627c:	2f0e      	cmp	r7, #14
 800627e:	f300 8154 	bgt.w	800652a <_dtoa_r+0x702>
 8006282:	4b4b      	ldr	r3, [pc, #300]	@ (80063b0 <_dtoa_r+0x588>)
 8006284:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006288:	e9d3 3400 	ldrd	r3, r4, [r3]
 800628c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006290:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006292:	2b00      	cmp	r3, #0
 8006294:	f280 80e5 	bge.w	8006462 <_dtoa_r+0x63a>
 8006298:	9b08      	ldr	r3, [sp, #32]
 800629a:	2b00      	cmp	r3, #0
 800629c:	f300 80e1 	bgt.w	8006462 <_dtoa_r+0x63a>
 80062a0:	d10c      	bne.n	80062bc <_dtoa_r+0x494>
 80062a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062a6:	2200      	movs	r2, #0
 80062a8:	4b46      	ldr	r3, [pc, #280]	@ (80063c4 <_dtoa_r+0x59c>)
 80062aa:	f7fa f915 	bl	80004d8 <__aeabi_dmul>
 80062ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062b2:	f7fa fb97 	bl	80009e4 <__aeabi_dcmpge>
 80062b6:	2800      	cmp	r0, #0
 80062b8:	f000 8266 	beq.w	8006788 <_dtoa_r+0x960>
 80062bc:	2400      	movs	r4, #0
 80062be:	4625      	mov	r5, r4
 80062c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80062c2:	4656      	mov	r6, sl
 80062c4:	ea6f 0803 	mvn.w	r8, r3
 80062c8:	2700      	movs	r7, #0
 80062ca:	4621      	mov	r1, r4
 80062cc:	4648      	mov	r0, r9
 80062ce:	f000 fcbd 	bl	8006c4c <_Bfree>
 80062d2:	2d00      	cmp	r5, #0
 80062d4:	f000 80bd 	beq.w	8006452 <_dtoa_r+0x62a>
 80062d8:	b12f      	cbz	r7, 80062e6 <_dtoa_r+0x4be>
 80062da:	42af      	cmp	r7, r5
 80062dc:	d003      	beq.n	80062e6 <_dtoa_r+0x4be>
 80062de:	4639      	mov	r1, r7
 80062e0:	4648      	mov	r0, r9
 80062e2:	f000 fcb3 	bl	8006c4c <_Bfree>
 80062e6:	4629      	mov	r1, r5
 80062e8:	4648      	mov	r0, r9
 80062ea:	f000 fcaf 	bl	8006c4c <_Bfree>
 80062ee:	e0b0      	b.n	8006452 <_dtoa_r+0x62a>
 80062f0:	07e2      	lsls	r2, r4, #31
 80062f2:	d505      	bpl.n	8006300 <_dtoa_r+0x4d8>
 80062f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80062f8:	f7fa f8ee 	bl	80004d8 <__aeabi_dmul>
 80062fc:	2301      	movs	r3, #1
 80062fe:	3601      	adds	r6, #1
 8006300:	1064      	asrs	r4, r4, #1
 8006302:	3508      	adds	r5, #8
 8006304:	e762      	b.n	80061cc <_dtoa_r+0x3a4>
 8006306:	2602      	movs	r6, #2
 8006308:	e765      	b.n	80061d6 <_dtoa_r+0x3ae>
 800630a:	46b8      	mov	r8, r7
 800630c:	9c08      	ldr	r4, [sp, #32]
 800630e:	e784      	b.n	800621a <_dtoa_r+0x3f2>
 8006310:	4b27      	ldr	r3, [pc, #156]	@ (80063b0 <_dtoa_r+0x588>)
 8006312:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006314:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006318:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800631c:	4454      	add	r4, sl
 800631e:	2900      	cmp	r1, #0
 8006320:	d054      	beq.n	80063cc <_dtoa_r+0x5a4>
 8006322:	2000      	movs	r0, #0
 8006324:	4928      	ldr	r1, [pc, #160]	@ (80063c8 <_dtoa_r+0x5a0>)
 8006326:	f7fa fa01 	bl	800072c <__aeabi_ddiv>
 800632a:	4633      	mov	r3, r6
 800632c:	462a      	mov	r2, r5
 800632e:	f7f9 ff1b 	bl	8000168 <__aeabi_dsub>
 8006332:	4656      	mov	r6, sl
 8006334:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006338:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800633c:	f7fa fb7c 	bl	8000a38 <__aeabi_d2iz>
 8006340:	4605      	mov	r5, r0
 8006342:	f7fa f85f 	bl	8000404 <__aeabi_i2d>
 8006346:	4602      	mov	r2, r0
 8006348:	460b      	mov	r3, r1
 800634a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800634e:	f7f9 ff0b 	bl	8000168 <__aeabi_dsub>
 8006352:	4602      	mov	r2, r0
 8006354:	460b      	mov	r3, r1
 8006356:	3530      	adds	r5, #48	@ 0x30
 8006358:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800635c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006360:	f806 5b01 	strb.w	r5, [r6], #1
 8006364:	f7fa fb2a 	bl	80009bc <__aeabi_dcmplt>
 8006368:	2800      	cmp	r0, #0
 800636a:	d172      	bne.n	8006452 <_dtoa_r+0x62a>
 800636c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006370:	2000      	movs	r0, #0
 8006372:	4911      	ldr	r1, [pc, #68]	@ (80063b8 <_dtoa_r+0x590>)
 8006374:	f7f9 fef8 	bl	8000168 <__aeabi_dsub>
 8006378:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800637c:	f7fa fb1e 	bl	80009bc <__aeabi_dcmplt>
 8006380:	2800      	cmp	r0, #0
 8006382:	f040 80b4 	bne.w	80064ee <_dtoa_r+0x6c6>
 8006386:	42a6      	cmp	r6, r4
 8006388:	f43f af70 	beq.w	800626c <_dtoa_r+0x444>
 800638c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006390:	2200      	movs	r2, #0
 8006392:	4b0a      	ldr	r3, [pc, #40]	@ (80063bc <_dtoa_r+0x594>)
 8006394:	f7fa f8a0 	bl	80004d8 <__aeabi_dmul>
 8006398:	2200      	movs	r2, #0
 800639a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800639e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063a2:	4b06      	ldr	r3, [pc, #24]	@ (80063bc <_dtoa_r+0x594>)
 80063a4:	f7fa f898 	bl	80004d8 <__aeabi_dmul>
 80063a8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80063ac:	e7c4      	b.n	8006338 <_dtoa_r+0x510>
 80063ae:	bf00      	nop
 80063b0:	08009f70 	.word	0x08009f70
 80063b4:	08009f48 	.word	0x08009f48
 80063b8:	3ff00000 	.word	0x3ff00000
 80063bc:	40240000 	.word	0x40240000
 80063c0:	401c0000 	.word	0x401c0000
 80063c4:	40140000 	.word	0x40140000
 80063c8:	3fe00000 	.word	0x3fe00000
 80063cc:	4631      	mov	r1, r6
 80063ce:	4628      	mov	r0, r5
 80063d0:	f7fa f882 	bl	80004d8 <__aeabi_dmul>
 80063d4:	4656      	mov	r6, sl
 80063d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063da:	9413      	str	r4, [sp, #76]	@ 0x4c
 80063dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063e0:	f7fa fb2a 	bl	8000a38 <__aeabi_d2iz>
 80063e4:	4605      	mov	r5, r0
 80063e6:	f7fa f80d 	bl	8000404 <__aeabi_i2d>
 80063ea:	4602      	mov	r2, r0
 80063ec:	460b      	mov	r3, r1
 80063ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063f2:	f7f9 feb9 	bl	8000168 <__aeabi_dsub>
 80063f6:	4602      	mov	r2, r0
 80063f8:	460b      	mov	r3, r1
 80063fa:	3530      	adds	r5, #48	@ 0x30
 80063fc:	f806 5b01 	strb.w	r5, [r6], #1
 8006400:	42a6      	cmp	r6, r4
 8006402:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006406:	f04f 0200 	mov.w	r2, #0
 800640a:	d124      	bne.n	8006456 <_dtoa_r+0x62e>
 800640c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006410:	4bae      	ldr	r3, [pc, #696]	@ (80066cc <_dtoa_r+0x8a4>)
 8006412:	f7f9 feab 	bl	800016c <__adddf3>
 8006416:	4602      	mov	r2, r0
 8006418:	460b      	mov	r3, r1
 800641a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800641e:	f7fa faeb 	bl	80009f8 <__aeabi_dcmpgt>
 8006422:	2800      	cmp	r0, #0
 8006424:	d163      	bne.n	80064ee <_dtoa_r+0x6c6>
 8006426:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800642a:	2000      	movs	r0, #0
 800642c:	49a7      	ldr	r1, [pc, #668]	@ (80066cc <_dtoa_r+0x8a4>)
 800642e:	f7f9 fe9b 	bl	8000168 <__aeabi_dsub>
 8006432:	4602      	mov	r2, r0
 8006434:	460b      	mov	r3, r1
 8006436:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800643a:	f7fa fabf 	bl	80009bc <__aeabi_dcmplt>
 800643e:	2800      	cmp	r0, #0
 8006440:	f43f af14 	beq.w	800626c <_dtoa_r+0x444>
 8006444:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006446:	1e73      	subs	r3, r6, #1
 8006448:	9313      	str	r3, [sp, #76]	@ 0x4c
 800644a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800644e:	2b30      	cmp	r3, #48	@ 0x30
 8006450:	d0f8      	beq.n	8006444 <_dtoa_r+0x61c>
 8006452:	4647      	mov	r7, r8
 8006454:	e03b      	b.n	80064ce <_dtoa_r+0x6a6>
 8006456:	4b9e      	ldr	r3, [pc, #632]	@ (80066d0 <_dtoa_r+0x8a8>)
 8006458:	f7fa f83e 	bl	80004d8 <__aeabi_dmul>
 800645c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006460:	e7bc      	b.n	80063dc <_dtoa_r+0x5b4>
 8006462:	4656      	mov	r6, sl
 8006464:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006468:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800646c:	4620      	mov	r0, r4
 800646e:	4629      	mov	r1, r5
 8006470:	f7fa f95c 	bl	800072c <__aeabi_ddiv>
 8006474:	f7fa fae0 	bl	8000a38 <__aeabi_d2iz>
 8006478:	4680      	mov	r8, r0
 800647a:	f7f9 ffc3 	bl	8000404 <__aeabi_i2d>
 800647e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006482:	f7fa f829 	bl	80004d8 <__aeabi_dmul>
 8006486:	4602      	mov	r2, r0
 8006488:	460b      	mov	r3, r1
 800648a:	4620      	mov	r0, r4
 800648c:	4629      	mov	r1, r5
 800648e:	f7f9 fe6b 	bl	8000168 <__aeabi_dsub>
 8006492:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006496:	9d08      	ldr	r5, [sp, #32]
 8006498:	f806 4b01 	strb.w	r4, [r6], #1
 800649c:	eba6 040a 	sub.w	r4, r6, sl
 80064a0:	42a5      	cmp	r5, r4
 80064a2:	4602      	mov	r2, r0
 80064a4:	460b      	mov	r3, r1
 80064a6:	d133      	bne.n	8006510 <_dtoa_r+0x6e8>
 80064a8:	f7f9 fe60 	bl	800016c <__adddf3>
 80064ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064b0:	4604      	mov	r4, r0
 80064b2:	460d      	mov	r5, r1
 80064b4:	f7fa faa0 	bl	80009f8 <__aeabi_dcmpgt>
 80064b8:	b9c0      	cbnz	r0, 80064ec <_dtoa_r+0x6c4>
 80064ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064be:	4620      	mov	r0, r4
 80064c0:	4629      	mov	r1, r5
 80064c2:	f7fa fa71 	bl	80009a8 <__aeabi_dcmpeq>
 80064c6:	b110      	cbz	r0, 80064ce <_dtoa_r+0x6a6>
 80064c8:	f018 0f01 	tst.w	r8, #1
 80064cc:	d10e      	bne.n	80064ec <_dtoa_r+0x6c4>
 80064ce:	4648      	mov	r0, r9
 80064d0:	9903      	ldr	r1, [sp, #12]
 80064d2:	f000 fbbb 	bl	8006c4c <_Bfree>
 80064d6:	2300      	movs	r3, #0
 80064d8:	7033      	strb	r3, [r6, #0]
 80064da:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80064dc:	3701      	adds	r7, #1
 80064de:	601f      	str	r7, [r3, #0]
 80064e0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f000 824b 	beq.w	800697e <_dtoa_r+0xb56>
 80064e8:	601e      	str	r6, [r3, #0]
 80064ea:	e248      	b.n	800697e <_dtoa_r+0xb56>
 80064ec:	46b8      	mov	r8, r7
 80064ee:	4633      	mov	r3, r6
 80064f0:	461e      	mov	r6, r3
 80064f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064f6:	2a39      	cmp	r2, #57	@ 0x39
 80064f8:	d106      	bne.n	8006508 <_dtoa_r+0x6e0>
 80064fa:	459a      	cmp	sl, r3
 80064fc:	d1f8      	bne.n	80064f0 <_dtoa_r+0x6c8>
 80064fe:	2230      	movs	r2, #48	@ 0x30
 8006500:	f108 0801 	add.w	r8, r8, #1
 8006504:	f88a 2000 	strb.w	r2, [sl]
 8006508:	781a      	ldrb	r2, [r3, #0]
 800650a:	3201      	adds	r2, #1
 800650c:	701a      	strb	r2, [r3, #0]
 800650e:	e7a0      	b.n	8006452 <_dtoa_r+0x62a>
 8006510:	2200      	movs	r2, #0
 8006512:	4b6f      	ldr	r3, [pc, #444]	@ (80066d0 <_dtoa_r+0x8a8>)
 8006514:	f7f9 ffe0 	bl	80004d8 <__aeabi_dmul>
 8006518:	2200      	movs	r2, #0
 800651a:	2300      	movs	r3, #0
 800651c:	4604      	mov	r4, r0
 800651e:	460d      	mov	r5, r1
 8006520:	f7fa fa42 	bl	80009a8 <__aeabi_dcmpeq>
 8006524:	2800      	cmp	r0, #0
 8006526:	d09f      	beq.n	8006468 <_dtoa_r+0x640>
 8006528:	e7d1      	b.n	80064ce <_dtoa_r+0x6a6>
 800652a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800652c:	2a00      	cmp	r2, #0
 800652e:	f000 80ea 	beq.w	8006706 <_dtoa_r+0x8de>
 8006532:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006534:	2a01      	cmp	r2, #1
 8006536:	f300 80cd 	bgt.w	80066d4 <_dtoa_r+0x8ac>
 800653a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800653c:	2a00      	cmp	r2, #0
 800653e:	f000 80c1 	beq.w	80066c4 <_dtoa_r+0x89c>
 8006542:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006546:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006548:	9e04      	ldr	r6, [sp, #16]
 800654a:	9a04      	ldr	r2, [sp, #16]
 800654c:	2101      	movs	r1, #1
 800654e:	441a      	add	r2, r3
 8006550:	9204      	str	r2, [sp, #16]
 8006552:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006554:	4648      	mov	r0, r9
 8006556:	441a      	add	r2, r3
 8006558:	9209      	str	r2, [sp, #36]	@ 0x24
 800655a:	f000 fc75 	bl	8006e48 <__i2b>
 800655e:	4605      	mov	r5, r0
 8006560:	b166      	cbz	r6, 800657c <_dtoa_r+0x754>
 8006562:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006564:	2b00      	cmp	r3, #0
 8006566:	dd09      	ble.n	800657c <_dtoa_r+0x754>
 8006568:	42b3      	cmp	r3, r6
 800656a:	bfa8      	it	ge
 800656c:	4633      	movge	r3, r6
 800656e:	9a04      	ldr	r2, [sp, #16]
 8006570:	1af6      	subs	r6, r6, r3
 8006572:	1ad2      	subs	r2, r2, r3
 8006574:	9204      	str	r2, [sp, #16]
 8006576:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	9309      	str	r3, [sp, #36]	@ 0x24
 800657c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800657e:	b30b      	cbz	r3, 80065c4 <_dtoa_r+0x79c>
 8006580:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006582:	2b00      	cmp	r3, #0
 8006584:	f000 80c6 	beq.w	8006714 <_dtoa_r+0x8ec>
 8006588:	2c00      	cmp	r4, #0
 800658a:	f000 80c0 	beq.w	800670e <_dtoa_r+0x8e6>
 800658e:	4629      	mov	r1, r5
 8006590:	4622      	mov	r2, r4
 8006592:	4648      	mov	r0, r9
 8006594:	f000 fd10 	bl	8006fb8 <__pow5mult>
 8006598:	9a03      	ldr	r2, [sp, #12]
 800659a:	4601      	mov	r1, r0
 800659c:	4605      	mov	r5, r0
 800659e:	4648      	mov	r0, r9
 80065a0:	f000 fc68 	bl	8006e74 <__multiply>
 80065a4:	9903      	ldr	r1, [sp, #12]
 80065a6:	4680      	mov	r8, r0
 80065a8:	4648      	mov	r0, r9
 80065aa:	f000 fb4f 	bl	8006c4c <_Bfree>
 80065ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065b0:	1b1b      	subs	r3, r3, r4
 80065b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80065b4:	f000 80b1 	beq.w	800671a <_dtoa_r+0x8f2>
 80065b8:	4641      	mov	r1, r8
 80065ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065bc:	4648      	mov	r0, r9
 80065be:	f000 fcfb 	bl	8006fb8 <__pow5mult>
 80065c2:	9003      	str	r0, [sp, #12]
 80065c4:	2101      	movs	r1, #1
 80065c6:	4648      	mov	r0, r9
 80065c8:	f000 fc3e 	bl	8006e48 <__i2b>
 80065cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065ce:	4604      	mov	r4, r0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	f000 81d8 	beq.w	8006986 <_dtoa_r+0xb5e>
 80065d6:	461a      	mov	r2, r3
 80065d8:	4601      	mov	r1, r0
 80065da:	4648      	mov	r0, r9
 80065dc:	f000 fcec 	bl	8006fb8 <__pow5mult>
 80065e0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80065e2:	4604      	mov	r4, r0
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	f300 809f 	bgt.w	8006728 <_dtoa_r+0x900>
 80065ea:	9b06      	ldr	r3, [sp, #24]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	f040 8097 	bne.w	8006720 <_dtoa_r+0x8f8>
 80065f2:	9b07      	ldr	r3, [sp, #28]
 80065f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	f040 8093 	bne.w	8006724 <_dtoa_r+0x8fc>
 80065fe:	9b07      	ldr	r3, [sp, #28]
 8006600:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006604:	0d1b      	lsrs	r3, r3, #20
 8006606:	051b      	lsls	r3, r3, #20
 8006608:	b133      	cbz	r3, 8006618 <_dtoa_r+0x7f0>
 800660a:	9b04      	ldr	r3, [sp, #16]
 800660c:	3301      	adds	r3, #1
 800660e:	9304      	str	r3, [sp, #16]
 8006610:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006612:	3301      	adds	r3, #1
 8006614:	9309      	str	r3, [sp, #36]	@ 0x24
 8006616:	2301      	movs	r3, #1
 8006618:	930a      	str	r3, [sp, #40]	@ 0x28
 800661a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800661c:	2b00      	cmp	r3, #0
 800661e:	f000 81b8 	beq.w	8006992 <_dtoa_r+0xb6a>
 8006622:	6923      	ldr	r3, [r4, #16]
 8006624:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006628:	6918      	ldr	r0, [r3, #16]
 800662a:	f000 fbc1 	bl	8006db0 <__hi0bits>
 800662e:	f1c0 0020 	rsb	r0, r0, #32
 8006632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006634:	4418      	add	r0, r3
 8006636:	f010 001f 	ands.w	r0, r0, #31
 800663a:	f000 8082 	beq.w	8006742 <_dtoa_r+0x91a>
 800663e:	f1c0 0320 	rsb	r3, r0, #32
 8006642:	2b04      	cmp	r3, #4
 8006644:	dd73      	ble.n	800672e <_dtoa_r+0x906>
 8006646:	9b04      	ldr	r3, [sp, #16]
 8006648:	f1c0 001c 	rsb	r0, r0, #28
 800664c:	4403      	add	r3, r0
 800664e:	9304      	str	r3, [sp, #16]
 8006650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006652:	4406      	add	r6, r0
 8006654:	4403      	add	r3, r0
 8006656:	9309      	str	r3, [sp, #36]	@ 0x24
 8006658:	9b04      	ldr	r3, [sp, #16]
 800665a:	2b00      	cmp	r3, #0
 800665c:	dd05      	ble.n	800666a <_dtoa_r+0x842>
 800665e:	461a      	mov	r2, r3
 8006660:	4648      	mov	r0, r9
 8006662:	9903      	ldr	r1, [sp, #12]
 8006664:	f000 fd02 	bl	800706c <__lshift>
 8006668:	9003      	str	r0, [sp, #12]
 800666a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800666c:	2b00      	cmp	r3, #0
 800666e:	dd05      	ble.n	800667c <_dtoa_r+0x854>
 8006670:	4621      	mov	r1, r4
 8006672:	461a      	mov	r2, r3
 8006674:	4648      	mov	r0, r9
 8006676:	f000 fcf9 	bl	800706c <__lshift>
 800667a:	4604      	mov	r4, r0
 800667c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800667e:	2b00      	cmp	r3, #0
 8006680:	d061      	beq.n	8006746 <_dtoa_r+0x91e>
 8006682:	4621      	mov	r1, r4
 8006684:	9803      	ldr	r0, [sp, #12]
 8006686:	f000 fd5d 	bl	8007144 <__mcmp>
 800668a:	2800      	cmp	r0, #0
 800668c:	da5b      	bge.n	8006746 <_dtoa_r+0x91e>
 800668e:	2300      	movs	r3, #0
 8006690:	220a      	movs	r2, #10
 8006692:	4648      	mov	r0, r9
 8006694:	9903      	ldr	r1, [sp, #12]
 8006696:	f000 fafb 	bl	8006c90 <__multadd>
 800669a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800669c:	f107 38ff 	add.w	r8, r7, #4294967295
 80066a0:	9003      	str	r0, [sp, #12]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	f000 8177 	beq.w	8006996 <_dtoa_r+0xb6e>
 80066a8:	4629      	mov	r1, r5
 80066aa:	2300      	movs	r3, #0
 80066ac:	220a      	movs	r2, #10
 80066ae:	4648      	mov	r0, r9
 80066b0:	f000 faee 	bl	8006c90 <__multadd>
 80066b4:	f1bb 0f00 	cmp.w	fp, #0
 80066b8:	4605      	mov	r5, r0
 80066ba:	dc6f      	bgt.n	800679c <_dtoa_r+0x974>
 80066bc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066be:	2b02      	cmp	r3, #2
 80066c0:	dc49      	bgt.n	8006756 <_dtoa_r+0x92e>
 80066c2:	e06b      	b.n	800679c <_dtoa_r+0x974>
 80066c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80066c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80066ca:	e73c      	b.n	8006546 <_dtoa_r+0x71e>
 80066cc:	3fe00000 	.word	0x3fe00000
 80066d0:	40240000 	.word	0x40240000
 80066d4:	9b08      	ldr	r3, [sp, #32]
 80066d6:	1e5c      	subs	r4, r3, #1
 80066d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066da:	42a3      	cmp	r3, r4
 80066dc:	db09      	blt.n	80066f2 <_dtoa_r+0x8ca>
 80066de:	1b1c      	subs	r4, r3, r4
 80066e0:	9b08      	ldr	r3, [sp, #32]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	f6bf af30 	bge.w	8006548 <_dtoa_r+0x720>
 80066e8:	9b04      	ldr	r3, [sp, #16]
 80066ea:	9a08      	ldr	r2, [sp, #32]
 80066ec:	1a9e      	subs	r6, r3, r2
 80066ee:	2300      	movs	r3, #0
 80066f0:	e72b      	b.n	800654a <_dtoa_r+0x722>
 80066f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066f6:	1ae3      	subs	r3, r4, r3
 80066f8:	441a      	add	r2, r3
 80066fa:	940a      	str	r4, [sp, #40]	@ 0x28
 80066fc:	9e04      	ldr	r6, [sp, #16]
 80066fe:	2400      	movs	r4, #0
 8006700:	9b08      	ldr	r3, [sp, #32]
 8006702:	920e      	str	r2, [sp, #56]	@ 0x38
 8006704:	e721      	b.n	800654a <_dtoa_r+0x722>
 8006706:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006708:	9e04      	ldr	r6, [sp, #16]
 800670a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800670c:	e728      	b.n	8006560 <_dtoa_r+0x738>
 800670e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006712:	e751      	b.n	80065b8 <_dtoa_r+0x790>
 8006714:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006716:	9903      	ldr	r1, [sp, #12]
 8006718:	e750      	b.n	80065bc <_dtoa_r+0x794>
 800671a:	f8cd 800c 	str.w	r8, [sp, #12]
 800671e:	e751      	b.n	80065c4 <_dtoa_r+0x79c>
 8006720:	2300      	movs	r3, #0
 8006722:	e779      	b.n	8006618 <_dtoa_r+0x7f0>
 8006724:	9b06      	ldr	r3, [sp, #24]
 8006726:	e777      	b.n	8006618 <_dtoa_r+0x7f0>
 8006728:	2300      	movs	r3, #0
 800672a:	930a      	str	r3, [sp, #40]	@ 0x28
 800672c:	e779      	b.n	8006622 <_dtoa_r+0x7fa>
 800672e:	d093      	beq.n	8006658 <_dtoa_r+0x830>
 8006730:	9a04      	ldr	r2, [sp, #16]
 8006732:	331c      	adds	r3, #28
 8006734:	441a      	add	r2, r3
 8006736:	9204      	str	r2, [sp, #16]
 8006738:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800673a:	441e      	add	r6, r3
 800673c:	441a      	add	r2, r3
 800673e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006740:	e78a      	b.n	8006658 <_dtoa_r+0x830>
 8006742:	4603      	mov	r3, r0
 8006744:	e7f4      	b.n	8006730 <_dtoa_r+0x908>
 8006746:	9b08      	ldr	r3, [sp, #32]
 8006748:	46b8      	mov	r8, r7
 800674a:	2b00      	cmp	r3, #0
 800674c:	dc20      	bgt.n	8006790 <_dtoa_r+0x968>
 800674e:	469b      	mov	fp, r3
 8006750:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006752:	2b02      	cmp	r3, #2
 8006754:	dd1e      	ble.n	8006794 <_dtoa_r+0x96c>
 8006756:	f1bb 0f00 	cmp.w	fp, #0
 800675a:	f47f adb1 	bne.w	80062c0 <_dtoa_r+0x498>
 800675e:	4621      	mov	r1, r4
 8006760:	465b      	mov	r3, fp
 8006762:	2205      	movs	r2, #5
 8006764:	4648      	mov	r0, r9
 8006766:	f000 fa93 	bl	8006c90 <__multadd>
 800676a:	4601      	mov	r1, r0
 800676c:	4604      	mov	r4, r0
 800676e:	9803      	ldr	r0, [sp, #12]
 8006770:	f000 fce8 	bl	8007144 <__mcmp>
 8006774:	2800      	cmp	r0, #0
 8006776:	f77f ada3 	ble.w	80062c0 <_dtoa_r+0x498>
 800677a:	4656      	mov	r6, sl
 800677c:	2331      	movs	r3, #49	@ 0x31
 800677e:	f108 0801 	add.w	r8, r8, #1
 8006782:	f806 3b01 	strb.w	r3, [r6], #1
 8006786:	e59f      	b.n	80062c8 <_dtoa_r+0x4a0>
 8006788:	46b8      	mov	r8, r7
 800678a:	9c08      	ldr	r4, [sp, #32]
 800678c:	4625      	mov	r5, r4
 800678e:	e7f4      	b.n	800677a <_dtoa_r+0x952>
 8006790:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006794:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006796:	2b00      	cmp	r3, #0
 8006798:	f000 8101 	beq.w	800699e <_dtoa_r+0xb76>
 800679c:	2e00      	cmp	r6, #0
 800679e:	dd05      	ble.n	80067ac <_dtoa_r+0x984>
 80067a0:	4629      	mov	r1, r5
 80067a2:	4632      	mov	r2, r6
 80067a4:	4648      	mov	r0, r9
 80067a6:	f000 fc61 	bl	800706c <__lshift>
 80067aa:	4605      	mov	r5, r0
 80067ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d05c      	beq.n	800686c <_dtoa_r+0xa44>
 80067b2:	4648      	mov	r0, r9
 80067b4:	6869      	ldr	r1, [r5, #4]
 80067b6:	f000 fa09 	bl	8006bcc <_Balloc>
 80067ba:	4606      	mov	r6, r0
 80067bc:	b928      	cbnz	r0, 80067ca <_dtoa_r+0x9a2>
 80067be:	4602      	mov	r2, r0
 80067c0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80067c4:	4b80      	ldr	r3, [pc, #512]	@ (80069c8 <_dtoa_r+0xba0>)
 80067c6:	f7ff bb43 	b.w	8005e50 <_dtoa_r+0x28>
 80067ca:	692a      	ldr	r2, [r5, #16]
 80067cc:	f105 010c 	add.w	r1, r5, #12
 80067d0:	3202      	adds	r2, #2
 80067d2:	0092      	lsls	r2, r2, #2
 80067d4:	300c      	adds	r0, #12
 80067d6:	f7ff fa8a 	bl	8005cee <memcpy>
 80067da:	2201      	movs	r2, #1
 80067dc:	4631      	mov	r1, r6
 80067de:	4648      	mov	r0, r9
 80067e0:	f000 fc44 	bl	800706c <__lshift>
 80067e4:	462f      	mov	r7, r5
 80067e6:	4605      	mov	r5, r0
 80067e8:	f10a 0301 	add.w	r3, sl, #1
 80067ec:	9304      	str	r3, [sp, #16]
 80067ee:	eb0a 030b 	add.w	r3, sl, fp
 80067f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80067f4:	9b06      	ldr	r3, [sp, #24]
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80067fc:	9b04      	ldr	r3, [sp, #16]
 80067fe:	4621      	mov	r1, r4
 8006800:	9803      	ldr	r0, [sp, #12]
 8006802:	f103 3bff 	add.w	fp, r3, #4294967295
 8006806:	f7ff fa85 	bl	8005d14 <quorem>
 800680a:	4603      	mov	r3, r0
 800680c:	4639      	mov	r1, r7
 800680e:	3330      	adds	r3, #48	@ 0x30
 8006810:	9006      	str	r0, [sp, #24]
 8006812:	9803      	ldr	r0, [sp, #12]
 8006814:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006816:	f000 fc95 	bl	8007144 <__mcmp>
 800681a:	462a      	mov	r2, r5
 800681c:	9008      	str	r0, [sp, #32]
 800681e:	4621      	mov	r1, r4
 8006820:	4648      	mov	r0, r9
 8006822:	f000 fcab 	bl	800717c <__mdiff>
 8006826:	68c2      	ldr	r2, [r0, #12]
 8006828:	4606      	mov	r6, r0
 800682a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800682c:	bb02      	cbnz	r2, 8006870 <_dtoa_r+0xa48>
 800682e:	4601      	mov	r1, r0
 8006830:	9803      	ldr	r0, [sp, #12]
 8006832:	f000 fc87 	bl	8007144 <__mcmp>
 8006836:	4602      	mov	r2, r0
 8006838:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800683a:	4631      	mov	r1, r6
 800683c:	4648      	mov	r0, r9
 800683e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006842:	f000 fa03 	bl	8006c4c <_Bfree>
 8006846:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006848:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800684a:	9e04      	ldr	r6, [sp, #16]
 800684c:	ea42 0103 	orr.w	r1, r2, r3
 8006850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006852:	4319      	orrs	r1, r3
 8006854:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006856:	d10d      	bne.n	8006874 <_dtoa_r+0xa4c>
 8006858:	2b39      	cmp	r3, #57	@ 0x39
 800685a:	d027      	beq.n	80068ac <_dtoa_r+0xa84>
 800685c:	9a08      	ldr	r2, [sp, #32]
 800685e:	2a00      	cmp	r2, #0
 8006860:	dd01      	ble.n	8006866 <_dtoa_r+0xa3e>
 8006862:	9b06      	ldr	r3, [sp, #24]
 8006864:	3331      	adds	r3, #49	@ 0x31
 8006866:	f88b 3000 	strb.w	r3, [fp]
 800686a:	e52e      	b.n	80062ca <_dtoa_r+0x4a2>
 800686c:	4628      	mov	r0, r5
 800686e:	e7b9      	b.n	80067e4 <_dtoa_r+0x9bc>
 8006870:	2201      	movs	r2, #1
 8006872:	e7e2      	b.n	800683a <_dtoa_r+0xa12>
 8006874:	9908      	ldr	r1, [sp, #32]
 8006876:	2900      	cmp	r1, #0
 8006878:	db04      	blt.n	8006884 <_dtoa_r+0xa5c>
 800687a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800687c:	4301      	orrs	r1, r0
 800687e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006880:	4301      	orrs	r1, r0
 8006882:	d120      	bne.n	80068c6 <_dtoa_r+0xa9e>
 8006884:	2a00      	cmp	r2, #0
 8006886:	ddee      	ble.n	8006866 <_dtoa_r+0xa3e>
 8006888:	2201      	movs	r2, #1
 800688a:	9903      	ldr	r1, [sp, #12]
 800688c:	4648      	mov	r0, r9
 800688e:	9304      	str	r3, [sp, #16]
 8006890:	f000 fbec 	bl	800706c <__lshift>
 8006894:	4621      	mov	r1, r4
 8006896:	9003      	str	r0, [sp, #12]
 8006898:	f000 fc54 	bl	8007144 <__mcmp>
 800689c:	2800      	cmp	r0, #0
 800689e:	9b04      	ldr	r3, [sp, #16]
 80068a0:	dc02      	bgt.n	80068a8 <_dtoa_r+0xa80>
 80068a2:	d1e0      	bne.n	8006866 <_dtoa_r+0xa3e>
 80068a4:	07da      	lsls	r2, r3, #31
 80068a6:	d5de      	bpl.n	8006866 <_dtoa_r+0xa3e>
 80068a8:	2b39      	cmp	r3, #57	@ 0x39
 80068aa:	d1da      	bne.n	8006862 <_dtoa_r+0xa3a>
 80068ac:	2339      	movs	r3, #57	@ 0x39
 80068ae:	f88b 3000 	strb.w	r3, [fp]
 80068b2:	4633      	mov	r3, r6
 80068b4:	461e      	mov	r6, r3
 80068b6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80068ba:	3b01      	subs	r3, #1
 80068bc:	2a39      	cmp	r2, #57	@ 0x39
 80068be:	d04e      	beq.n	800695e <_dtoa_r+0xb36>
 80068c0:	3201      	adds	r2, #1
 80068c2:	701a      	strb	r2, [r3, #0]
 80068c4:	e501      	b.n	80062ca <_dtoa_r+0x4a2>
 80068c6:	2a00      	cmp	r2, #0
 80068c8:	dd03      	ble.n	80068d2 <_dtoa_r+0xaaa>
 80068ca:	2b39      	cmp	r3, #57	@ 0x39
 80068cc:	d0ee      	beq.n	80068ac <_dtoa_r+0xa84>
 80068ce:	3301      	adds	r3, #1
 80068d0:	e7c9      	b.n	8006866 <_dtoa_r+0xa3e>
 80068d2:	9a04      	ldr	r2, [sp, #16]
 80068d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80068d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80068da:	428a      	cmp	r2, r1
 80068dc:	d028      	beq.n	8006930 <_dtoa_r+0xb08>
 80068de:	2300      	movs	r3, #0
 80068e0:	220a      	movs	r2, #10
 80068e2:	9903      	ldr	r1, [sp, #12]
 80068e4:	4648      	mov	r0, r9
 80068e6:	f000 f9d3 	bl	8006c90 <__multadd>
 80068ea:	42af      	cmp	r7, r5
 80068ec:	9003      	str	r0, [sp, #12]
 80068ee:	f04f 0300 	mov.w	r3, #0
 80068f2:	f04f 020a 	mov.w	r2, #10
 80068f6:	4639      	mov	r1, r7
 80068f8:	4648      	mov	r0, r9
 80068fa:	d107      	bne.n	800690c <_dtoa_r+0xae4>
 80068fc:	f000 f9c8 	bl	8006c90 <__multadd>
 8006900:	4607      	mov	r7, r0
 8006902:	4605      	mov	r5, r0
 8006904:	9b04      	ldr	r3, [sp, #16]
 8006906:	3301      	adds	r3, #1
 8006908:	9304      	str	r3, [sp, #16]
 800690a:	e777      	b.n	80067fc <_dtoa_r+0x9d4>
 800690c:	f000 f9c0 	bl	8006c90 <__multadd>
 8006910:	4629      	mov	r1, r5
 8006912:	4607      	mov	r7, r0
 8006914:	2300      	movs	r3, #0
 8006916:	220a      	movs	r2, #10
 8006918:	4648      	mov	r0, r9
 800691a:	f000 f9b9 	bl	8006c90 <__multadd>
 800691e:	4605      	mov	r5, r0
 8006920:	e7f0      	b.n	8006904 <_dtoa_r+0xadc>
 8006922:	f1bb 0f00 	cmp.w	fp, #0
 8006926:	bfcc      	ite	gt
 8006928:	465e      	movgt	r6, fp
 800692a:	2601      	movle	r6, #1
 800692c:	2700      	movs	r7, #0
 800692e:	4456      	add	r6, sl
 8006930:	2201      	movs	r2, #1
 8006932:	9903      	ldr	r1, [sp, #12]
 8006934:	4648      	mov	r0, r9
 8006936:	9304      	str	r3, [sp, #16]
 8006938:	f000 fb98 	bl	800706c <__lshift>
 800693c:	4621      	mov	r1, r4
 800693e:	9003      	str	r0, [sp, #12]
 8006940:	f000 fc00 	bl	8007144 <__mcmp>
 8006944:	2800      	cmp	r0, #0
 8006946:	dcb4      	bgt.n	80068b2 <_dtoa_r+0xa8a>
 8006948:	d102      	bne.n	8006950 <_dtoa_r+0xb28>
 800694a:	9b04      	ldr	r3, [sp, #16]
 800694c:	07db      	lsls	r3, r3, #31
 800694e:	d4b0      	bmi.n	80068b2 <_dtoa_r+0xa8a>
 8006950:	4633      	mov	r3, r6
 8006952:	461e      	mov	r6, r3
 8006954:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006958:	2a30      	cmp	r2, #48	@ 0x30
 800695a:	d0fa      	beq.n	8006952 <_dtoa_r+0xb2a>
 800695c:	e4b5      	b.n	80062ca <_dtoa_r+0x4a2>
 800695e:	459a      	cmp	sl, r3
 8006960:	d1a8      	bne.n	80068b4 <_dtoa_r+0xa8c>
 8006962:	2331      	movs	r3, #49	@ 0x31
 8006964:	f108 0801 	add.w	r8, r8, #1
 8006968:	f88a 3000 	strb.w	r3, [sl]
 800696c:	e4ad      	b.n	80062ca <_dtoa_r+0x4a2>
 800696e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006970:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80069cc <_dtoa_r+0xba4>
 8006974:	b11b      	cbz	r3, 800697e <_dtoa_r+0xb56>
 8006976:	f10a 0308 	add.w	r3, sl, #8
 800697a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800697c:	6013      	str	r3, [r2, #0]
 800697e:	4650      	mov	r0, sl
 8006980:	b017      	add	sp, #92	@ 0x5c
 8006982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006986:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006988:	2b01      	cmp	r3, #1
 800698a:	f77f ae2e 	ble.w	80065ea <_dtoa_r+0x7c2>
 800698e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006990:	930a      	str	r3, [sp, #40]	@ 0x28
 8006992:	2001      	movs	r0, #1
 8006994:	e64d      	b.n	8006632 <_dtoa_r+0x80a>
 8006996:	f1bb 0f00 	cmp.w	fp, #0
 800699a:	f77f aed9 	ble.w	8006750 <_dtoa_r+0x928>
 800699e:	4656      	mov	r6, sl
 80069a0:	4621      	mov	r1, r4
 80069a2:	9803      	ldr	r0, [sp, #12]
 80069a4:	f7ff f9b6 	bl	8005d14 <quorem>
 80069a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80069ac:	f806 3b01 	strb.w	r3, [r6], #1
 80069b0:	eba6 020a 	sub.w	r2, r6, sl
 80069b4:	4593      	cmp	fp, r2
 80069b6:	ddb4      	ble.n	8006922 <_dtoa_r+0xafa>
 80069b8:	2300      	movs	r3, #0
 80069ba:	220a      	movs	r2, #10
 80069bc:	4648      	mov	r0, r9
 80069be:	9903      	ldr	r1, [sp, #12]
 80069c0:	f000 f966 	bl	8006c90 <__multadd>
 80069c4:	9003      	str	r0, [sp, #12]
 80069c6:	e7eb      	b.n	80069a0 <_dtoa_r+0xb78>
 80069c8:	08009df9 	.word	0x08009df9
 80069cc:	08009d7d 	.word	0x08009d7d

080069d0 <_free_r>:
 80069d0:	b538      	push	{r3, r4, r5, lr}
 80069d2:	4605      	mov	r5, r0
 80069d4:	2900      	cmp	r1, #0
 80069d6:	d040      	beq.n	8006a5a <_free_r+0x8a>
 80069d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069dc:	1f0c      	subs	r4, r1, #4
 80069de:	2b00      	cmp	r3, #0
 80069e0:	bfb8      	it	lt
 80069e2:	18e4      	addlt	r4, r4, r3
 80069e4:	f000 f8e6 	bl	8006bb4 <__malloc_lock>
 80069e8:	4a1c      	ldr	r2, [pc, #112]	@ (8006a5c <_free_r+0x8c>)
 80069ea:	6813      	ldr	r3, [r2, #0]
 80069ec:	b933      	cbnz	r3, 80069fc <_free_r+0x2c>
 80069ee:	6063      	str	r3, [r4, #4]
 80069f0:	6014      	str	r4, [r2, #0]
 80069f2:	4628      	mov	r0, r5
 80069f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069f8:	f000 b8e2 	b.w	8006bc0 <__malloc_unlock>
 80069fc:	42a3      	cmp	r3, r4
 80069fe:	d908      	bls.n	8006a12 <_free_r+0x42>
 8006a00:	6820      	ldr	r0, [r4, #0]
 8006a02:	1821      	adds	r1, r4, r0
 8006a04:	428b      	cmp	r3, r1
 8006a06:	bf01      	itttt	eq
 8006a08:	6819      	ldreq	r1, [r3, #0]
 8006a0a:	685b      	ldreq	r3, [r3, #4]
 8006a0c:	1809      	addeq	r1, r1, r0
 8006a0e:	6021      	streq	r1, [r4, #0]
 8006a10:	e7ed      	b.n	80069ee <_free_r+0x1e>
 8006a12:	461a      	mov	r2, r3
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	b10b      	cbz	r3, 8006a1c <_free_r+0x4c>
 8006a18:	42a3      	cmp	r3, r4
 8006a1a:	d9fa      	bls.n	8006a12 <_free_r+0x42>
 8006a1c:	6811      	ldr	r1, [r2, #0]
 8006a1e:	1850      	adds	r0, r2, r1
 8006a20:	42a0      	cmp	r0, r4
 8006a22:	d10b      	bne.n	8006a3c <_free_r+0x6c>
 8006a24:	6820      	ldr	r0, [r4, #0]
 8006a26:	4401      	add	r1, r0
 8006a28:	1850      	adds	r0, r2, r1
 8006a2a:	4283      	cmp	r3, r0
 8006a2c:	6011      	str	r1, [r2, #0]
 8006a2e:	d1e0      	bne.n	80069f2 <_free_r+0x22>
 8006a30:	6818      	ldr	r0, [r3, #0]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	4408      	add	r0, r1
 8006a36:	6010      	str	r0, [r2, #0]
 8006a38:	6053      	str	r3, [r2, #4]
 8006a3a:	e7da      	b.n	80069f2 <_free_r+0x22>
 8006a3c:	d902      	bls.n	8006a44 <_free_r+0x74>
 8006a3e:	230c      	movs	r3, #12
 8006a40:	602b      	str	r3, [r5, #0]
 8006a42:	e7d6      	b.n	80069f2 <_free_r+0x22>
 8006a44:	6820      	ldr	r0, [r4, #0]
 8006a46:	1821      	adds	r1, r4, r0
 8006a48:	428b      	cmp	r3, r1
 8006a4a:	bf01      	itttt	eq
 8006a4c:	6819      	ldreq	r1, [r3, #0]
 8006a4e:	685b      	ldreq	r3, [r3, #4]
 8006a50:	1809      	addeq	r1, r1, r0
 8006a52:	6021      	streq	r1, [r4, #0]
 8006a54:	6063      	str	r3, [r4, #4]
 8006a56:	6054      	str	r4, [r2, #4]
 8006a58:	e7cb      	b.n	80069f2 <_free_r+0x22>
 8006a5a:	bd38      	pop	{r3, r4, r5, pc}
 8006a5c:	20000730 	.word	0x20000730

08006a60 <malloc>:
 8006a60:	4b02      	ldr	r3, [pc, #8]	@ (8006a6c <malloc+0xc>)
 8006a62:	4601      	mov	r1, r0
 8006a64:	6818      	ldr	r0, [r3, #0]
 8006a66:	f000 b825 	b.w	8006ab4 <_malloc_r>
 8006a6a:	bf00      	nop
 8006a6c:	20000030 	.word	0x20000030

08006a70 <sbrk_aligned>:
 8006a70:	b570      	push	{r4, r5, r6, lr}
 8006a72:	4e0f      	ldr	r6, [pc, #60]	@ (8006ab0 <sbrk_aligned+0x40>)
 8006a74:	460c      	mov	r4, r1
 8006a76:	6831      	ldr	r1, [r6, #0]
 8006a78:	4605      	mov	r5, r0
 8006a7a:	b911      	cbnz	r1, 8006a82 <sbrk_aligned+0x12>
 8006a7c:	f002 f97a 	bl	8008d74 <_sbrk_r>
 8006a80:	6030      	str	r0, [r6, #0]
 8006a82:	4621      	mov	r1, r4
 8006a84:	4628      	mov	r0, r5
 8006a86:	f002 f975 	bl	8008d74 <_sbrk_r>
 8006a8a:	1c43      	adds	r3, r0, #1
 8006a8c:	d103      	bne.n	8006a96 <sbrk_aligned+0x26>
 8006a8e:	f04f 34ff 	mov.w	r4, #4294967295
 8006a92:	4620      	mov	r0, r4
 8006a94:	bd70      	pop	{r4, r5, r6, pc}
 8006a96:	1cc4      	adds	r4, r0, #3
 8006a98:	f024 0403 	bic.w	r4, r4, #3
 8006a9c:	42a0      	cmp	r0, r4
 8006a9e:	d0f8      	beq.n	8006a92 <sbrk_aligned+0x22>
 8006aa0:	1a21      	subs	r1, r4, r0
 8006aa2:	4628      	mov	r0, r5
 8006aa4:	f002 f966 	bl	8008d74 <_sbrk_r>
 8006aa8:	3001      	adds	r0, #1
 8006aaa:	d1f2      	bne.n	8006a92 <sbrk_aligned+0x22>
 8006aac:	e7ef      	b.n	8006a8e <sbrk_aligned+0x1e>
 8006aae:	bf00      	nop
 8006ab0:	2000072c 	.word	0x2000072c

08006ab4 <_malloc_r>:
 8006ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ab8:	1ccd      	adds	r5, r1, #3
 8006aba:	f025 0503 	bic.w	r5, r5, #3
 8006abe:	3508      	adds	r5, #8
 8006ac0:	2d0c      	cmp	r5, #12
 8006ac2:	bf38      	it	cc
 8006ac4:	250c      	movcc	r5, #12
 8006ac6:	2d00      	cmp	r5, #0
 8006ac8:	4606      	mov	r6, r0
 8006aca:	db01      	blt.n	8006ad0 <_malloc_r+0x1c>
 8006acc:	42a9      	cmp	r1, r5
 8006ace:	d904      	bls.n	8006ada <_malloc_r+0x26>
 8006ad0:	230c      	movs	r3, #12
 8006ad2:	6033      	str	r3, [r6, #0]
 8006ad4:	2000      	movs	r0, #0
 8006ad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ada:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006bb0 <_malloc_r+0xfc>
 8006ade:	f000 f869 	bl	8006bb4 <__malloc_lock>
 8006ae2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ae6:	461c      	mov	r4, r3
 8006ae8:	bb44      	cbnz	r4, 8006b3c <_malloc_r+0x88>
 8006aea:	4629      	mov	r1, r5
 8006aec:	4630      	mov	r0, r6
 8006aee:	f7ff ffbf 	bl	8006a70 <sbrk_aligned>
 8006af2:	1c43      	adds	r3, r0, #1
 8006af4:	4604      	mov	r4, r0
 8006af6:	d158      	bne.n	8006baa <_malloc_r+0xf6>
 8006af8:	f8d8 4000 	ldr.w	r4, [r8]
 8006afc:	4627      	mov	r7, r4
 8006afe:	2f00      	cmp	r7, #0
 8006b00:	d143      	bne.n	8006b8a <_malloc_r+0xd6>
 8006b02:	2c00      	cmp	r4, #0
 8006b04:	d04b      	beq.n	8006b9e <_malloc_r+0xea>
 8006b06:	6823      	ldr	r3, [r4, #0]
 8006b08:	4639      	mov	r1, r7
 8006b0a:	4630      	mov	r0, r6
 8006b0c:	eb04 0903 	add.w	r9, r4, r3
 8006b10:	f002 f930 	bl	8008d74 <_sbrk_r>
 8006b14:	4581      	cmp	r9, r0
 8006b16:	d142      	bne.n	8006b9e <_malloc_r+0xea>
 8006b18:	6821      	ldr	r1, [r4, #0]
 8006b1a:	4630      	mov	r0, r6
 8006b1c:	1a6d      	subs	r5, r5, r1
 8006b1e:	4629      	mov	r1, r5
 8006b20:	f7ff ffa6 	bl	8006a70 <sbrk_aligned>
 8006b24:	3001      	adds	r0, #1
 8006b26:	d03a      	beq.n	8006b9e <_malloc_r+0xea>
 8006b28:	6823      	ldr	r3, [r4, #0]
 8006b2a:	442b      	add	r3, r5
 8006b2c:	6023      	str	r3, [r4, #0]
 8006b2e:	f8d8 3000 	ldr.w	r3, [r8]
 8006b32:	685a      	ldr	r2, [r3, #4]
 8006b34:	bb62      	cbnz	r2, 8006b90 <_malloc_r+0xdc>
 8006b36:	f8c8 7000 	str.w	r7, [r8]
 8006b3a:	e00f      	b.n	8006b5c <_malloc_r+0xa8>
 8006b3c:	6822      	ldr	r2, [r4, #0]
 8006b3e:	1b52      	subs	r2, r2, r5
 8006b40:	d420      	bmi.n	8006b84 <_malloc_r+0xd0>
 8006b42:	2a0b      	cmp	r2, #11
 8006b44:	d917      	bls.n	8006b76 <_malloc_r+0xc2>
 8006b46:	1961      	adds	r1, r4, r5
 8006b48:	42a3      	cmp	r3, r4
 8006b4a:	6025      	str	r5, [r4, #0]
 8006b4c:	bf18      	it	ne
 8006b4e:	6059      	strne	r1, [r3, #4]
 8006b50:	6863      	ldr	r3, [r4, #4]
 8006b52:	bf08      	it	eq
 8006b54:	f8c8 1000 	streq.w	r1, [r8]
 8006b58:	5162      	str	r2, [r4, r5]
 8006b5a:	604b      	str	r3, [r1, #4]
 8006b5c:	4630      	mov	r0, r6
 8006b5e:	f000 f82f 	bl	8006bc0 <__malloc_unlock>
 8006b62:	f104 000b 	add.w	r0, r4, #11
 8006b66:	1d23      	adds	r3, r4, #4
 8006b68:	f020 0007 	bic.w	r0, r0, #7
 8006b6c:	1ac2      	subs	r2, r0, r3
 8006b6e:	bf1c      	itt	ne
 8006b70:	1a1b      	subne	r3, r3, r0
 8006b72:	50a3      	strne	r3, [r4, r2]
 8006b74:	e7af      	b.n	8006ad6 <_malloc_r+0x22>
 8006b76:	6862      	ldr	r2, [r4, #4]
 8006b78:	42a3      	cmp	r3, r4
 8006b7a:	bf0c      	ite	eq
 8006b7c:	f8c8 2000 	streq.w	r2, [r8]
 8006b80:	605a      	strne	r2, [r3, #4]
 8006b82:	e7eb      	b.n	8006b5c <_malloc_r+0xa8>
 8006b84:	4623      	mov	r3, r4
 8006b86:	6864      	ldr	r4, [r4, #4]
 8006b88:	e7ae      	b.n	8006ae8 <_malloc_r+0x34>
 8006b8a:	463c      	mov	r4, r7
 8006b8c:	687f      	ldr	r7, [r7, #4]
 8006b8e:	e7b6      	b.n	8006afe <_malloc_r+0x4a>
 8006b90:	461a      	mov	r2, r3
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	42a3      	cmp	r3, r4
 8006b96:	d1fb      	bne.n	8006b90 <_malloc_r+0xdc>
 8006b98:	2300      	movs	r3, #0
 8006b9a:	6053      	str	r3, [r2, #4]
 8006b9c:	e7de      	b.n	8006b5c <_malloc_r+0xa8>
 8006b9e:	230c      	movs	r3, #12
 8006ba0:	4630      	mov	r0, r6
 8006ba2:	6033      	str	r3, [r6, #0]
 8006ba4:	f000 f80c 	bl	8006bc0 <__malloc_unlock>
 8006ba8:	e794      	b.n	8006ad4 <_malloc_r+0x20>
 8006baa:	6005      	str	r5, [r0, #0]
 8006bac:	e7d6      	b.n	8006b5c <_malloc_r+0xa8>
 8006bae:	bf00      	nop
 8006bb0:	20000730 	.word	0x20000730

08006bb4 <__malloc_lock>:
 8006bb4:	4801      	ldr	r0, [pc, #4]	@ (8006bbc <__malloc_lock+0x8>)
 8006bb6:	f7ff b88a 	b.w	8005cce <__retarget_lock_acquire_recursive>
 8006bba:	bf00      	nop
 8006bbc:	20000728 	.word	0x20000728

08006bc0 <__malloc_unlock>:
 8006bc0:	4801      	ldr	r0, [pc, #4]	@ (8006bc8 <__malloc_unlock+0x8>)
 8006bc2:	f7ff b885 	b.w	8005cd0 <__retarget_lock_release_recursive>
 8006bc6:	bf00      	nop
 8006bc8:	20000728 	.word	0x20000728

08006bcc <_Balloc>:
 8006bcc:	b570      	push	{r4, r5, r6, lr}
 8006bce:	69c6      	ldr	r6, [r0, #28]
 8006bd0:	4604      	mov	r4, r0
 8006bd2:	460d      	mov	r5, r1
 8006bd4:	b976      	cbnz	r6, 8006bf4 <_Balloc+0x28>
 8006bd6:	2010      	movs	r0, #16
 8006bd8:	f7ff ff42 	bl	8006a60 <malloc>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	61e0      	str	r0, [r4, #28]
 8006be0:	b920      	cbnz	r0, 8006bec <_Balloc+0x20>
 8006be2:	216b      	movs	r1, #107	@ 0x6b
 8006be4:	4b17      	ldr	r3, [pc, #92]	@ (8006c44 <_Balloc+0x78>)
 8006be6:	4818      	ldr	r0, [pc, #96]	@ (8006c48 <_Balloc+0x7c>)
 8006be8:	f002 f8da 	bl	8008da0 <__assert_func>
 8006bec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bf0:	6006      	str	r6, [r0, #0]
 8006bf2:	60c6      	str	r6, [r0, #12]
 8006bf4:	69e6      	ldr	r6, [r4, #28]
 8006bf6:	68f3      	ldr	r3, [r6, #12]
 8006bf8:	b183      	cbz	r3, 8006c1c <_Balloc+0x50>
 8006bfa:	69e3      	ldr	r3, [r4, #28]
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006c02:	b9b8      	cbnz	r0, 8006c34 <_Balloc+0x68>
 8006c04:	2101      	movs	r1, #1
 8006c06:	fa01 f605 	lsl.w	r6, r1, r5
 8006c0a:	1d72      	adds	r2, r6, #5
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	0092      	lsls	r2, r2, #2
 8006c10:	f002 f8e4 	bl	8008ddc <_calloc_r>
 8006c14:	b160      	cbz	r0, 8006c30 <_Balloc+0x64>
 8006c16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c1a:	e00e      	b.n	8006c3a <_Balloc+0x6e>
 8006c1c:	2221      	movs	r2, #33	@ 0x21
 8006c1e:	2104      	movs	r1, #4
 8006c20:	4620      	mov	r0, r4
 8006c22:	f002 f8db 	bl	8008ddc <_calloc_r>
 8006c26:	69e3      	ldr	r3, [r4, #28]
 8006c28:	60f0      	str	r0, [r6, #12]
 8006c2a:	68db      	ldr	r3, [r3, #12]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d1e4      	bne.n	8006bfa <_Balloc+0x2e>
 8006c30:	2000      	movs	r0, #0
 8006c32:	bd70      	pop	{r4, r5, r6, pc}
 8006c34:	6802      	ldr	r2, [r0, #0]
 8006c36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c40:	e7f7      	b.n	8006c32 <_Balloc+0x66>
 8006c42:	bf00      	nop
 8006c44:	08009d8a 	.word	0x08009d8a
 8006c48:	08009e0a 	.word	0x08009e0a

08006c4c <_Bfree>:
 8006c4c:	b570      	push	{r4, r5, r6, lr}
 8006c4e:	69c6      	ldr	r6, [r0, #28]
 8006c50:	4605      	mov	r5, r0
 8006c52:	460c      	mov	r4, r1
 8006c54:	b976      	cbnz	r6, 8006c74 <_Bfree+0x28>
 8006c56:	2010      	movs	r0, #16
 8006c58:	f7ff ff02 	bl	8006a60 <malloc>
 8006c5c:	4602      	mov	r2, r0
 8006c5e:	61e8      	str	r0, [r5, #28]
 8006c60:	b920      	cbnz	r0, 8006c6c <_Bfree+0x20>
 8006c62:	218f      	movs	r1, #143	@ 0x8f
 8006c64:	4b08      	ldr	r3, [pc, #32]	@ (8006c88 <_Bfree+0x3c>)
 8006c66:	4809      	ldr	r0, [pc, #36]	@ (8006c8c <_Bfree+0x40>)
 8006c68:	f002 f89a 	bl	8008da0 <__assert_func>
 8006c6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c70:	6006      	str	r6, [r0, #0]
 8006c72:	60c6      	str	r6, [r0, #12]
 8006c74:	b13c      	cbz	r4, 8006c86 <_Bfree+0x3a>
 8006c76:	69eb      	ldr	r3, [r5, #28]
 8006c78:	6862      	ldr	r2, [r4, #4]
 8006c7a:	68db      	ldr	r3, [r3, #12]
 8006c7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c80:	6021      	str	r1, [r4, #0]
 8006c82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c86:	bd70      	pop	{r4, r5, r6, pc}
 8006c88:	08009d8a 	.word	0x08009d8a
 8006c8c:	08009e0a 	.word	0x08009e0a

08006c90 <__multadd>:
 8006c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c94:	4607      	mov	r7, r0
 8006c96:	460c      	mov	r4, r1
 8006c98:	461e      	mov	r6, r3
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	690d      	ldr	r5, [r1, #16]
 8006c9e:	f101 0c14 	add.w	ip, r1, #20
 8006ca2:	f8dc 3000 	ldr.w	r3, [ip]
 8006ca6:	3001      	adds	r0, #1
 8006ca8:	b299      	uxth	r1, r3
 8006caa:	fb02 6101 	mla	r1, r2, r1, r6
 8006cae:	0c1e      	lsrs	r6, r3, #16
 8006cb0:	0c0b      	lsrs	r3, r1, #16
 8006cb2:	fb02 3306 	mla	r3, r2, r6, r3
 8006cb6:	b289      	uxth	r1, r1
 8006cb8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006cbc:	4285      	cmp	r5, r0
 8006cbe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006cc2:	f84c 1b04 	str.w	r1, [ip], #4
 8006cc6:	dcec      	bgt.n	8006ca2 <__multadd+0x12>
 8006cc8:	b30e      	cbz	r6, 8006d0e <__multadd+0x7e>
 8006cca:	68a3      	ldr	r3, [r4, #8]
 8006ccc:	42ab      	cmp	r3, r5
 8006cce:	dc19      	bgt.n	8006d04 <__multadd+0x74>
 8006cd0:	6861      	ldr	r1, [r4, #4]
 8006cd2:	4638      	mov	r0, r7
 8006cd4:	3101      	adds	r1, #1
 8006cd6:	f7ff ff79 	bl	8006bcc <_Balloc>
 8006cda:	4680      	mov	r8, r0
 8006cdc:	b928      	cbnz	r0, 8006cea <__multadd+0x5a>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	21ba      	movs	r1, #186	@ 0xba
 8006ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8006d14 <__multadd+0x84>)
 8006ce4:	480c      	ldr	r0, [pc, #48]	@ (8006d18 <__multadd+0x88>)
 8006ce6:	f002 f85b 	bl	8008da0 <__assert_func>
 8006cea:	6922      	ldr	r2, [r4, #16]
 8006cec:	f104 010c 	add.w	r1, r4, #12
 8006cf0:	3202      	adds	r2, #2
 8006cf2:	0092      	lsls	r2, r2, #2
 8006cf4:	300c      	adds	r0, #12
 8006cf6:	f7fe fffa 	bl	8005cee <memcpy>
 8006cfa:	4621      	mov	r1, r4
 8006cfc:	4638      	mov	r0, r7
 8006cfe:	f7ff ffa5 	bl	8006c4c <_Bfree>
 8006d02:	4644      	mov	r4, r8
 8006d04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006d08:	3501      	adds	r5, #1
 8006d0a:	615e      	str	r6, [r3, #20]
 8006d0c:	6125      	str	r5, [r4, #16]
 8006d0e:	4620      	mov	r0, r4
 8006d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d14:	08009df9 	.word	0x08009df9
 8006d18:	08009e0a 	.word	0x08009e0a

08006d1c <__s2b>:
 8006d1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d20:	4615      	mov	r5, r2
 8006d22:	2209      	movs	r2, #9
 8006d24:	461f      	mov	r7, r3
 8006d26:	3308      	adds	r3, #8
 8006d28:	460c      	mov	r4, r1
 8006d2a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d2e:	4606      	mov	r6, r0
 8006d30:	2201      	movs	r2, #1
 8006d32:	2100      	movs	r1, #0
 8006d34:	429a      	cmp	r2, r3
 8006d36:	db09      	blt.n	8006d4c <__s2b+0x30>
 8006d38:	4630      	mov	r0, r6
 8006d3a:	f7ff ff47 	bl	8006bcc <_Balloc>
 8006d3e:	b940      	cbnz	r0, 8006d52 <__s2b+0x36>
 8006d40:	4602      	mov	r2, r0
 8006d42:	21d3      	movs	r1, #211	@ 0xd3
 8006d44:	4b18      	ldr	r3, [pc, #96]	@ (8006da8 <__s2b+0x8c>)
 8006d46:	4819      	ldr	r0, [pc, #100]	@ (8006dac <__s2b+0x90>)
 8006d48:	f002 f82a 	bl	8008da0 <__assert_func>
 8006d4c:	0052      	lsls	r2, r2, #1
 8006d4e:	3101      	adds	r1, #1
 8006d50:	e7f0      	b.n	8006d34 <__s2b+0x18>
 8006d52:	9b08      	ldr	r3, [sp, #32]
 8006d54:	2d09      	cmp	r5, #9
 8006d56:	6143      	str	r3, [r0, #20]
 8006d58:	f04f 0301 	mov.w	r3, #1
 8006d5c:	6103      	str	r3, [r0, #16]
 8006d5e:	dd16      	ble.n	8006d8e <__s2b+0x72>
 8006d60:	f104 0909 	add.w	r9, r4, #9
 8006d64:	46c8      	mov	r8, r9
 8006d66:	442c      	add	r4, r5
 8006d68:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006d6c:	4601      	mov	r1, r0
 8006d6e:	220a      	movs	r2, #10
 8006d70:	4630      	mov	r0, r6
 8006d72:	3b30      	subs	r3, #48	@ 0x30
 8006d74:	f7ff ff8c 	bl	8006c90 <__multadd>
 8006d78:	45a0      	cmp	r8, r4
 8006d7a:	d1f5      	bne.n	8006d68 <__s2b+0x4c>
 8006d7c:	f1a5 0408 	sub.w	r4, r5, #8
 8006d80:	444c      	add	r4, r9
 8006d82:	1b2d      	subs	r5, r5, r4
 8006d84:	1963      	adds	r3, r4, r5
 8006d86:	42bb      	cmp	r3, r7
 8006d88:	db04      	blt.n	8006d94 <__s2b+0x78>
 8006d8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d8e:	2509      	movs	r5, #9
 8006d90:	340a      	adds	r4, #10
 8006d92:	e7f6      	b.n	8006d82 <__s2b+0x66>
 8006d94:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006d98:	4601      	mov	r1, r0
 8006d9a:	220a      	movs	r2, #10
 8006d9c:	4630      	mov	r0, r6
 8006d9e:	3b30      	subs	r3, #48	@ 0x30
 8006da0:	f7ff ff76 	bl	8006c90 <__multadd>
 8006da4:	e7ee      	b.n	8006d84 <__s2b+0x68>
 8006da6:	bf00      	nop
 8006da8:	08009df9 	.word	0x08009df9
 8006dac:	08009e0a 	.word	0x08009e0a

08006db0 <__hi0bits>:
 8006db0:	4603      	mov	r3, r0
 8006db2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006db6:	bf3a      	itte	cc
 8006db8:	0403      	lslcc	r3, r0, #16
 8006dba:	2010      	movcc	r0, #16
 8006dbc:	2000      	movcs	r0, #0
 8006dbe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006dc2:	bf3c      	itt	cc
 8006dc4:	021b      	lslcc	r3, r3, #8
 8006dc6:	3008      	addcc	r0, #8
 8006dc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006dcc:	bf3c      	itt	cc
 8006dce:	011b      	lslcc	r3, r3, #4
 8006dd0:	3004      	addcc	r0, #4
 8006dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dd6:	bf3c      	itt	cc
 8006dd8:	009b      	lslcc	r3, r3, #2
 8006dda:	3002      	addcc	r0, #2
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	db05      	blt.n	8006dec <__hi0bits+0x3c>
 8006de0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006de4:	f100 0001 	add.w	r0, r0, #1
 8006de8:	bf08      	it	eq
 8006dea:	2020      	moveq	r0, #32
 8006dec:	4770      	bx	lr

08006dee <__lo0bits>:
 8006dee:	6803      	ldr	r3, [r0, #0]
 8006df0:	4602      	mov	r2, r0
 8006df2:	f013 0007 	ands.w	r0, r3, #7
 8006df6:	d00b      	beq.n	8006e10 <__lo0bits+0x22>
 8006df8:	07d9      	lsls	r1, r3, #31
 8006dfa:	d421      	bmi.n	8006e40 <__lo0bits+0x52>
 8006dfc:	0798      	lsls	r0, r3, #30
 8006dfe:	bf49      	itett	mi
 8006e00:	085b      	lsrmi	r3, r3, #1
 8006e02:	089b      	lsrpl	r3, r3, #2
 8006e04:	2001      	movmi	r0, #1
 8006e06:	6013      	strmi	r3, [r2, #0]
 8006e08:	bf5c      	itt	pl
 8006e0a:	2002      	movpl	r0, #2
 8006e0c:	6013      	strpl	r3, [r2, #0]
 8006e0e:	4770      	bx	lr
 8006e10:	b299      	uxth	r1, r3
 8006e12:	b909      	cbnz	r1, 8006e18 <__lo0bits+0x2a>
 8006e14:	2010      	movs	r0, #16
 8006e16:	0c1b      	lsrs	r3, r3, #16
 8006e18:	b2d9      	uxtb	r1, r3
 8006e1a:	b909      	cbnz	r1, 8006e20 <__lo0bits+0x32>
 8006e1c:	3008      	adds	r0, #8
 8006e1e:	0a1b      	lsrs	r3, r3, #8
 8006e20:	0719      	lsls	r1, r3, #28
 8006e22:	bf04      	itt	eq
 8006e24:	091b      	lsreq	r3, r3, #4
 8006e26:	3004      	addeq	r0, #4
 8006e28:	0799      	lsls	r1, r3, #30
 8006e2a:	bf04      	itt	eq
 8006e2c:	089b      	lsreq	r3, r3, #2
 8006e2e:	3002      	addeq	r0, #2
 8006e30:	07d9      	lsls	r1, r3, #31
 8006e32:	d403      	bmi.n	8006e3c <__lo0bits+0x4e>
 8006e34:	085b      	lsrs	r3, r3, #1
 8006e36:	f100 0001 	add.w	r0, r0, #1
 8006e3a:	d003      	beq.n	8006e44 <__lo0bits+0x56>
 8006e3c:	6013      	str	r3, [r2, #0]
 8006e3e:	4770      	bx	lr
 8006e40:	2000      	movs	r0, #0
 8006e42:	4770      	bx	lr
 8006e44:	2020      	movs	r0, #32
 8006e46:	4770      	bx	lr

08006e48 <__i2b>:
 8006e48:	b510      	push	{r4, lr}
 8006e4a:	460c      	mov	r4, r1
 8006e4c:	2101      	movs	r1, #1
 8006e4e:	f7ff febd 	bl	8006bcc <_Balloc>
 8006e52:	4602      	mov	r2, r0
 8006e54:	b928      	cbnz	r0, 8006e62 <__i2b+0x1a>
 8006e56:	f240 1145 	movw	r1, #325	@ 0x145
 8006e5a:	4b04      	ldr	r3, [pc, #16]	@ (8006e6c <__i2b+0x24>)
 8006e5c:	4804      	ldr	r0, [pc, #16]	@ (8006e70 <__i2b+0x28>)
 8006e5e:	f001 ff9f 	bl	8008da0 <__assert_func>
 8006e62:	2301      	movs	r3, #1
 8006e64:	6144      	str	r4, [r0, #20]
 8006e66:	6103      	str	r3, [r0, #16]
 8006e68:	bd10      	pop	{r4, pc}
 8006e6a:	bf00      	nop
 8006e6c:	08009df9 	.word	0x08009df9
 8006e70:	08009e0a 	.word	0x08009e0a

08006e74 <__multiply>:
 8006e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e78:	4617      	mov	r7, r2
 8006e7a:	690a      	ldr	r2, [r1, #16]
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	4689      	mov	r9, r1
 8006e80:	429a      	cmp	r2, r3
 8006e82:	bfa2      	ittt	ge
 8006e84:	463b      	movge	r3, r7
 8006e86:	460f      	movge	r7, r1
 8006e88:	4699      	movge	r9, r3
 8006e8a:	693d      	ldr	r5, [r7, #16]
 8006e8c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	6879      	ldr	r1, [r7, #4]
 8006e94:	eb05 060a 	add.w	r6, r5, sl
 8006e98:	42b3      	cmp	r3, r6
 8006e9a:	b085      	sub	sp, #20
 8006e9c:	bfb8      	it	lt
 8006e9e:	3101      	addlt	r1, #1
 8006ea0:	f7ff fe94 	bl	8006bcc <_Balloc>
 8006ea4:	b930      	cbnz	r0, 8006eb4 <__multiply+0x40>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006eac:	4b40      	ldr	r3, [pc, #256]	@ (8006fb0 <__multiply+0x13c>)
 8006eae:	4841      	ldr	r0, [pc, #260]	@ (8006fb4 <__multiply+0x140>)
 8006eb0:	f001 ff76 	bl	8008da0 <__assert_func>
 8006eb4:	f100 0414 	add.w	r4, r0, #20
 8006eb8:	4623      	mov	r3, r4
 8006eba:	2200      	movs	r2, #0
 8006ebc:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006ec0:	4573      	cmp	r3, lr
 8006ec2:	d320      	bcc.n	8006f06 <__multiply+0x92>
 8006ec4:	f107 0814 	add.w	r8, r7, #20
 8006ec8:	f109 0114 	add.w	r1, r9, #20
 8006ecc:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006ed0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006ed4:	9302      	str	r3, [sp, #8]
 8006ed6:	1beb      	subs	r3, r5, r7
 8006ed8:	3b15      	subs	r3, #21
 8006eda:	f023 0303 	bic.w	r3, r3, #3
 8006ede:	3304      	adds	r3, #4
 8006ee0:	3715      	adds	r7, #21
 8006ee2:	42bd      	cmp	r5, r7
 8006ee4:	bf38      	it	cc
 8006ee6:	2304      	movcc	r3, #4
 8006ee8:	9301      	str	r3, [sp, #4]
 8006eea:	9b02      	ldr	r3, [sp, #8]
 8006eec:	9103      	str	r1, [sp, #12]
 8006eee:	428b      	cmp	r3, r1
 8006ef0:	d80c      	bhi.n	8006f0c <__multiply+0x98>
 8006ef2:	2e00      	cmp	r6, #0
 8006ef4:	dd03      	ble.n	8006efe <__multiply+0x8a>
 8006ef6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d055      	beq.n	8006faa <__multiply+0x136>
 8006efe:	6106      	str	r6, [r0, #16]
 8006f00:	b005      	add	sp, #20
 8006f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f06:	f843 2b04 	str.w	r2, [r3], #4
 8006f0a:	e7d9      	b.n	8006ec0 <__multiply+0x4c>
 8006f0c:	f8b1 a000 	ldrh.w	sl, [r1]
 8006f10:	f1ba 0f00 	cmp.w	sl, #0
 8006f14:	d01f      	beq.n	8006f56 <__multiply+0xe2>
 8006f16:	46c4      	mov	ip, r8
 8006f18:	46a1      	mov	r9, r4
 8006f1a:	2700      	movs	r7, #0
 8006f1c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006f20:	f8d9 3000 	ldr.w	r3, [r9]
 8006f24:	fa1f fb82 	uxth.w	fp, r2
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	fb0a 330b 	mla	r3, sl, fp, r3
 8006f2e:	443b      	add	r3, r7
 8006f30:	f8d9 7000 	ldr.w	r7, [r9]
 8006f34:	0c12      	lsrs	r2, r2, #16
 8006f36:	0c3f      	lsrs	r7, r7, #16
 8006f38:	fb0a 7202 	mla	r2, sl, r2, r7
 8006f3c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f46:	4565      	cmp	r5, ip
 8006f48:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006f4c:	f849 3b04 	str.w	r3, [r9], #4
 8006f50:	d8e4      	bhi.n	8006f1c <__multiply+0xa8>
 8006f52:	9b01      	ldr	r3, [sp, #4]
 8006f54:	50e7      	str	r7, [r4, r3]
 8006f56:	9b03      	ldr	r3, [sp, #12]
 8006f58:	3104      	adds	r1, #4
 8006f5a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006f5e:	f1b9 0f00 	cmp.w	r9, #0
 8006f62:	d020      	beq.n	8006fa6 <__multiply+0x132>
 8006f64:	4647      	mov	r7, r8
 8006f66:	46a4      	mov	ip, r4
 8006f68:	f04f 0a00 	mov.w	sl, #0
 8006f6c:	6823      	ldr	r3, [r4, #0]
 8006f6e:	f8b7 b000 	ldrh.w	fp, [r7]
 8006f72:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	fb09 220b 	mla	r2, r9, fp, r2
 8006f7c:	4452      	add	r2, sl
 8006f7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f82:	f84c 3b04 	str.w	r3, [ip], #4
 8006f86:	f857 3b04 	ldr.w	r3, [r7], #4
 8006f8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f8e:	f8bc 3000 	ldrh.w	r3, [ip]
 8006f92:	42bd      	cmp	r5, r7
 8006f94:	fb09 330a 	mla	r3, r9, sl, r3
 8006f98:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006f9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fa0:	d8e5      	bhi.n	8006f6e <__multiply+0xfa>
 8006fa2:	9a01      	ldr	r2, [sp, #4]
 8006fa4:	50a3      	str	r3, [r4, r2]
 8006fa6:	3404      	adds	r4, #4
 8006fa8:	e79f      	b.n	8006eea <__multiply+0x76>
 8006faa:	3e01      	subs	r6, #1
 8006fac:	e7a1      	b.n	8006ef2 <__multiply+0x7e>
 8006fae:	bf00      	nop
 8006fb0:	08009df9 	.word	0x08009df9
 8006fb4:	08009e0a 	.word	0x08009e0a

08006fb8 <__pow5mult>:
 8006fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fbc:	4615      	mov	r5, r2
 8006fbe:	f012 0203 	ands.w	r2, r2, #3
 8006fc2:	4607      	mov	r7, r0
 8006fc4:	460e      	mov	r6, r1
 8006fc6:	d007      	beq.n	8006fd8 <__pow5mult+0x20>
 8006fc8:	4c25      	ldr	r4, [pc, #148]	@ (8007060 <__pow5mult+0xa8>)
 8006fca:	3a01      	subs	r2, #1
 8006fcc:	2300      	movs	r3, #0
 8006fce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006fd2:	f7ff fe5d 	bl	8006c90 <__multadd>
 8006fd6:	4606      	mov	r6, r0
 8006fd8:	10ad      	asrs	r5, r5, #2
 8006fda:	d03d      	beq.n	8007058 <__pow5mult+0xa0>
 8006fdc:	69fc      	ldr	r4, [r7, #28]
 8006fde:	b97c      	cbnz	r4, 8007000 <__pow5mult+0x48>
 8006fe0:	2010      	movs	r0, #16
 8006fe2:	f7ff fd3d 	bl	8006a60 <malloc>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	61f8      	str	r0, [r7, #28]
 8006fea:	b928      	cbnz	r0, 8006ff8 <__pow5mult+0x40>
 8006fec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006ff0:	4b1c      	ldr	r3, [pc, #112]	@ (8007064 <__pow5mult+0xac>)
 8006ff2:	481d      	ldr	r0, [pc, #116]	@ (8007068 <__pow5mult+0xb0>)
 8006ff4:	f001 fed4 	bl	8008da0 <__assert_func>
 8006ff8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ffc:	6004      	str	r4, [r0, #0]
 8006ffe:	60c4      	str	r4, [r0, #12]
 8007000:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007004:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007008:	b94c      	cbnz	r4, 800701e <__pow5mult+0x66>
 800700a:	f240 2171 	movw	r1, #625	@ 0x271
 800700e:	4638      	mov	r0, r7
 8007010:	f7ff ff1a 	bl	8006e48 <__i2b>
 8007014:	2300      	movs	r3, #0
 8007016:	4604      	mov	r4, r0
 8007018:	f8c8 0008 	str.w	r0, [r8, #8]
 800701c:	6003      	str	r3, [r0, #0]
 800701e:	f04f 0900 	mov.w	r9, #0
 8007022:	07eb      	lsls	r3, r5, #31
 8007024:	d50a      	bpl.n	800703c <__pow5mult+0x84>
 8007026:	4631      	mov	r1, r6
 8007028:	4622      	mov	r2, r4
 800702a:	4638      	mov	r0, r7
 800702c:	f7ff ff22 	bl	8006e74 <__multiply>
 8007030:	4680      	mov	r8, r0
 8007032:	4631      	mov	r1, r6
 8007034:	4638      	mov	r0, r7
 8007036:	f7ff fe09 	bl	8006c4c <_Bfree>
 800703a:	4646      	mov	r6, r8
 800703c:	106d      	asrs	r5, r5, #1
 800703e:	d00b      	beq.n	8007058 <__pow5mult+0xa0>
 8007040:	6820      	ldr	r0, [r4, #0]
 8007042:	b938      	cbnz	r0, 8007054 <__pow5mult+0x9c>
 8007044:	4622      	mov	r2, r4
 8007046:	4621      	mov	r1, r4
 8007048:	4638      	mov	r0, r7
 800704a:	f7ff ff13 	bl	8006e74 <__multiply>
 800704e:	6020      	str	r0, [r4, #0]
 8007050:	f8c0 9000 	str.w	r9, [r0]
 8007054:	4604      	mov	r4, r0
 8007056:	e7e4      	b.n	8007022 <__pow5mult+0x6a>
 8007058:	4630      	mov	r0, r6
 800705a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800705e:	bf00      	nop
 8007060:	08009f38 	.word	0x08009f38
 8007064:	08009d8a 	.word	0x08009d8a
 8007068:	08009e0a 	.word	0x08009e0a

0800706c <__lshift>:
 800706c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007070:	460c      	mov	r4, r1
 8007072:	4607      	mov	r7, r0
 8007074:	4691      	mov	r9, r2
 8007076:	6923      	ldr	r3, [r4, #16]
 8007078:	6849      	ldr	r1, [r1, #4]
 800707a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800707e:	68a3      	ldr	r3, [r4, #8]
 8007080:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007084:	f108 0601 	add.w	r6, r8, #1
 8007088:	42b3      	cmp	r3, r6
 800708a:	db0b      	blt.n	80070a4 <__lshift+0x38>
 800708c:	4638      	mov	r0, r7
 800708e:	f7ff fd9d 	bl	8006bcc <_Balloc>
 8007092:	4605      	mov	r5, r0
 8007094:	b948      	cbnz	r0, 80070aa <__lshift+0x3e>
 8007096:	4602      	mov	r2, r0
 8007098:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800709c:	4b27      	ldr	r3, [pc, #156]	@ (800713c <__lshift+0xd0>)
 800709e:	4828      	ldr	r0, [pc, #160]	@ (8007140 <__lshift+0xd4>)
 80070a0:	f001 fe7e 	bl	8008da0 <__assert_func>
 80070a4:	3101      	adds	r1, #1
 80070a6:	005b      	lsls	r3, r3, #1
 80070a8:	e7ee      	b.n	8007088 <__lshift+0x1c>
 80070aa:	2300      	movs	r3, #0
 80070ac:	f100 0114 	add.w	r1, r0, #20
 80070b0:	f100 0210 	add.w	r2, r0, #16
 80070b4:	4618      	mov	r0, r3
 80070b6:	4553      	cmp	r3, sl
 80070b8:	db33      	blt.n	8007122 <__lshift+0xb6>
 80070ba:	6920      	ldr	r0, [r4, #16]
 80070bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80070c0:	f104 0314 	add.w	r3, r4, #20
 80070c4:	f019 091f 	ands.w	r9, r9, #31
 80070c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80070cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80070d0:	d02b      	beq.n	800712a <__lshift+0xbe>
 80070d2:	468a      	mov	sl, r1
 80070d4:	2200      	movs	r2, #0
 80070d6:	f1c9 0e20 	rsb	lr, r9, #32
 80070da:	6818      	ldr	r0, [r3, #0]
 80070dc:	fa00 f009 	lsl.w	r0, r0, r9
 80070e0:	4310      	orrs	r0, r2
 80070e2:	f84a 0b04 	str.w	r0, [sl], #4
 80070e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80070ea:	459c      	cmp	ip, r3
 80070ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80070f0:	d8f3      	bhi.n	80070da <__lshift+0x6e>
 80070f2:	ebac 0304 	sub.w	r3, ip, r4
 80070f6:	3b15      	subs	r3, #21
 80070f8:	f023 0303 	bic.w	r3, r3, #3
 80070fc:	3304      	adds	r3, #4
 80070fe:	f104 0015 	add.w	r0, r4, #21
 8007102:	4560      	cmp	r0, ip
 8007104:	bf88      	it	hi
 8007106:	2304      	movhi	r3, #4
 8007108:	50ca      	str	r2, [r1, r3]
 800710a:	b10a      	cbz	r2, 8007110 <__lshift+0xa4>
 800710c:	f108 0602 	add.w	r6, r8, #2
 8007110:	3e01      	subs	r6, #1
 8007112:	4638      	mov	r0, r7
 8007114:	4621      	mov	r1, r4
 8007116:	612e      	str	r6, [r5, #16]
 8007118:	f7ff fd98 	bl	8006c4c <_Bfree>
 800711c:	4628      	mov	r0, r5
 800711e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007122:	f842 0f04 	str.w	r0, [r2, #4]!
 8007126:	3301      	adds	r3, #1
 8007128:	e7c5      	b.n	80070b6 <__lshift+0x4a>
 800712a:	3904      	subs	r1, #4
 800712c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007130:	459c      	cmp	ip, r3
 8007132:	f841 2f04 	str.w	r2, [r1, #4]!
 8007136:	d8f9      	bhi.n	800712c <__lshift+0xc0>
 8007138:	e7ea      	b.n	8007110 <__lshift+0xa4>
 800713a:	bf00      	nop
 800713c:	08009df9 	.word	0x08009df9
 8007140:	08009e0a 	.word	0x08009e0a

08007144 <__mcmp>:
 8007144:	4603      	mov	r3, r0
 8007146:	690a      	ldr	r2, [r1, #16]
 8007148:	6900      	ldr	r0, [r0, #16]
 800714a:	b530      	push	{r4, r5, lr}
 800714c:	1a80      	subs	r0, r0, r2
 800714e:	d10e      	bne.n	800716e <__mcmp+0x2a>
 8007150:	3314      	adds	r3, #20
 8007152:	3114      	adds	r1, #20
 8007154:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007158:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800715c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007160:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007164:	4295      	cmp	r5, r2
 8007166:	d003      	beq.n	8007170 <__mcmp+0x2c>
 8007168:	d205      	bcs.n	8007176 <__mcmp+0x32>
 800716a:	f04f 30ff 	mov.w	r0, #4294967295
 800716e:	bd30      	pop	{r4, r5, pc}
 8007170:	42a3      	cmp	r3, r4
 8007172:	d3f3      	bcc.n	800715c <__mcmp+0x18>
 8007174:	e7fb      	b.n	800716e <__mcmp+0x2a>
 8007176:	2001      	movs	r0, #1
 8007178:	e7f9      	b.n	800716e <__mcmp+0x2a>
	...

0800717c <__mdiff>:
 800717c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007180:	4689      	mov	r9, r1
 8007182:	4606      	mov	r6, r0
 8007184:	4611      	mov	r1, r2
 8007186:	4648      	mov	r0, r9
 8007188:	4614      	mov	r4, r2
 800718a:	f7ff ffdb 	bl	8007144 <__mcmp>
 800718e:	1e05      	subs	r5, r0, #0
 8007190:	d112      	bne.n	80071b8 <__mdiff+0x3c>
 8007192:	4629      	mov	r1, r5
 8007194:	4630      	mov	r0, r6
 8007196:	f7ff fd19 	bl	8006bcc <_Balloc>
 800719a:	4602      	mov	r2, r0
 800719c:	b928      	cbnz	r0, 80071aa <__mdiff+0x2e>
 800719e:	f240 2137 	movw	r1, #567	@ 0x237
 80071a2:	4b3e      	ldr	r3, [pc, #248]	@ (800729c <__mdiff+0x120>)
 80071a4:	483e      	ldr	r0, [pc, #248]	@ (80072a0 <__mdiff+0x124>)
 80071a6:	f001 fdfb 	bl	8008da0 <__assert_func>
 80071aa:	2301      	movs	r3, #1
 80071ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80071b0:	4610      	mov	r0, r2
 80071b2:	b003      	add	sp, #12
 80071b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071b8:	bfbc      	itt	lt
 80071ba:	464b      	movlt	r3, r9
 80071bc:	46a1      	movlt	r9, r4
 80071be:	4630      	mov	r0, r6
 80071c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80071c4:	bfba      	itte	lt
 80071c6:	461c      	movlt	r4, r3
 80071c8:	2501      	movlt	r5, #1
 80071ca:	2500      	movge	r5, #0
 80071cc:	f7ff fcfe 	bl	8006bcc <_Balloc>
 80071d0:	4602      	mov	r2, r0
 80071d2:	b918      	cbnz	r0, 80071dc <__mdiff+0x60>
 80071d4:	f240 2145 	movw	r1, #581	@ 0x245
 80071d8:	4b30      	ldr	r3, [pc, #192]	@ (800729c <__mdiff+0x120>)
 80071da:	e7e3      	b.n	80071a4 <__mdiff+0x28>
 80071dc:	f100 0b14 	add.w	fp, r0, #20
 80071e0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80071e4:	f109 0310 	add.w	r3, r9, #16
 80071e8:	60c5      	str	r5, [r0, #12]
 80071ea:	f04f 0c00 	mov.w	ip, #0
 80071ee:	f109 0514 	add.w	r5, r9, #20
 80071f2:	46d9      	mov	r9, fp
 80071f4:	6926      	ldr	r6, [r4, #16]
 80071f6:	f104 0e14 	add.w	lr, r4, #20
 80071fa:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80071fe:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007202:	9301      	str	r3, [sp, #4]
 8007204:	9b01      	ldr	r3, [sp, #4]
 8007206:	f85e 0b04 	ldr.w	r0, [lr], #4
 800720a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800720e:	b281      	uxth	r1, r0
 8007210:	9301      	str	r3, [sp, #4]
 8007212:	fa1f f38a 	uxth.w	r3, sl
 8007216:	1a5b      	subs	r3, r3, r1
 8007218:	0c00      	lsrs	r0, r0, #16
 800721a:	4463      	add	r3, ip
 800721c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007220:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007224:	b29b      	uxth	r3, r3
 8007226:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800722a:	4576      	cmp	r6, lr
 800722c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007230:	f849 3b04 	str.w	r3, [r9], #4
 8007234:	d8e6      	bhi.n	8007204 <__mdiff+0x88>
 8007236:	1b33      	subs	r3, r6, r4
 8007238:	3b15      	subs	r3, #21
 800723a:	f023 0303 	bic.w	r3, r3, #3
 800723e:	3415      	adds	r4, #21
 8007240:	3304      	adds	r3, #4
 8007242:	42a6      	cmp	r6, r4
 8007244:	bf38      	it	cc
 8007246:	2304      	movcc	r3, #4
 8007248:	441d      	add	r5, r3
 800724a:	445b      	add	r3, fp
 800724c:	461e      	mov	r6, r3
 800724e:	462c      	mov	r4, r5
 8007250:	4544      	cmp	r4, r8
 8007252:	d30e      	bcc.n	8007272 <__mdiff+0xf6>
 8007254:	f108 0103 	add.w	r1, r8, #3
 8007258:	1b49      	subs	r1, r1, r5
 800725a:	f021 0103 	bic.w	r1, r1, #3
 800725e:	3d03      	subs	r5, #3
 8007260:	45a8      	cmp	r8, r5
 8007262:	bf38      	it	cc
 8007264:	2100      	movcc	r1, #0
 8007266:	440b      	add	r3, r1
 8007268:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800726c:	b199      	cbz	r1, 8007296 <__mdiff+0x11a>
 800726e:	6117      	str	r7, [r2, #16]
 8007270:	e79e      	b.n	80071b0 <__mdiff+0x34>
 8007272:	46e6      	mov	lr, ip
 8007274:	f854 1b04 	ldr.w	r1, [r4], #4
 8007278:	fa1f fc81 	uxth.w	ip, r1
 800727c:	44f4      	add	ip, lr
 800727e:	0c08      	lsrs	r0, r1, #16
 8007280:	4471      	add	r1, lr
 8007282:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007286:	b289      	uxth	r1, r1
 8007288:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800728c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007290:	f846 1b04 	str.w	r1, [r6], #4
 8007294:	e7dc      	b.n	8007250 <__mdiff+0xd4>
 8007296:	3f01      	subs	r7, #1
 8007298:	e7e6      	b.n	8007268 <__mdiff+0xec>
 800729a:	bf00      	nop
 800729c:	08009df9 	.word	0x08009df9
 80072a0:	08009e0a 	.word	0x08009e0a

080072a4 <__ulp>:
 80072a4:	4b0e      	ldr	r3, [pc, #56]	@ (80072e0 <__ulp+0x3c>)
 80072a6:	400b      	ands	r3, r1
 80072a8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	dc08      	bgt.n	80072c2 <__ulp+0x1e>
 80072b0:	425b      	negs	r3, r3
 80072b2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80072b6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80072ba:	da04      	bge.n	80072c6 <__ulp+0x22>
 80072bc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80072c0:	4113      	asrs	r3, r2
 80072c2:	2200      	movs	r2, #0
 80072c4:	e008      	b.n	80072d8 <__ulp+0x34>
 80072c6:	f1a2 0314 	sub.w	r3, r2, #20
 80072ca:	2b1e      	cmp	r3, #30
 80072cc:	bfd6      	itet	le
 80072ce:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80072d2:	2201      	movgt	r2, #1
 80072d4:	40da      	lsrle	r2, r3
 80072d6:	2300      	movs	r3, #0
 80072d8:	4619      	mov	r1, r3
 80072da:	4610      	mov	r0, r2
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	7ff00000 	.word	0x7ff00000

080072e4 <__b2d>:
 80072e4:	6902      	ldr	r2, [r0, #16]
 80072e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072e8:	f100 0614 	add.w	r6, r0, #20
 80072ec:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80072f0:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80072f4:	4f1e      	ldr	r7, [pc, #120]	@ (8007370 <__b2d+0x8c>)
 80072f6:	4620      	mov	r0, r4
 80072f8:	f7ff fd5a 	bl	8006db0 <__hi0bits>
 80072fc:	4603      	mov	r3, r0
 80072fe:	f1c0 0020 	rsb	r0, r0, #32
 8007302:	2b0a      	cmp	r3, #10
 8007304:	f1a2 0504 	sub.w	r5, r2, #4
 8007308:	6008      	str	r0, [r1, #0]
 800730a:	dc12      	bgt.n	8007332 <__b2d+0x4e>
 800730c:	42ae      	cmp	r6, r5
 800730e:	bf2c      	ite	cs
 8007310:	2200      	movcs	r2, #0
 8007312:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007316:	f1c3 0c0b 	rsb	ip, r3, #11
 800731a:	3315      	adds	r3, #21
 800731c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007320:	fa04 f303 	lsl.w	r3, r4, r3
 8007324:	fa22 f20c 	lsr.w	r2, r2, ip
 8007328:	ea4e 0107 	orr.w	r1, lr, r7
 800732c:	431a      	orrs	r2, r3
 800732e:	4610      	mov	r0, r2
 8007330:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007332:	42ae      	cmp	r6, r5
 8007334:	bf36      	itet	cc
 8007336:	f1a2 0508 	subcc.w	r5, r2, #8
 800733a:	2200      	movcs	r2, #0
 800733c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007340:	3b0b      	subs	r3, #11
 8007342:	d012      	beq.n	800736a <__b2d+0x86>
 8007344:	f1c3 0720 	rsb	r7, r3, #32
 8007348:	fa22 f107 	lsr.w	r1, r2, r7
 800734c:	409c      	lsls	r4, r3
 800734e:	430c      	orrs	r4, r1
 8007350:	42b5      	cmp	r5, r6
 8007352:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007356:	bf94      	ite	ls
 8007358:	2400      	movls	r4, #0
 800735a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800735e:	409a      	lsls	r2, r3
 8007360:	40fc      	lsrs	r4, r7
 8007362:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007366:	4322      	orrs	r2, r4
 8007368:	e7e1      	b.n	800732e <__b2d+0x4a>
 800736a:	ea44 0107 	orr.w	r1, r4, r7
 800736e:	e7de      	b.n	800732e <__b2d+0x4a>
 8007370:	3ff00000 	.word	0x3ff00000

08007374 <__d2b>:
 8007374:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007378:	2101      	movs	r1, #1
 800737a:	4690      	mov	r8, r2
 800737c:	4699      	mov	r9, r3
 800737e:	9e08      	ldr	r6, [sp, #32]
 8007380:	f7ff fc24 	bl	8006bcc <_Balloc>
 8007384:	4604      	mov	r4, r0
 8007386:	b930      	cbnz	r0, 8007396 <__d2b+0x22>
 8007388:	4602      	mov	r2, r0
 800738a:	f240 310f 	movw	r1, #783	@ 0x30f
 800738e:	4b23      	ldr	r3, [pc, #140]	@ (800741c <__d2b+0xa8>)
 8007390:	4823      	ldr	r0, [pc, #140]	@ (8007420 <__d2b+0xac>)
 8007392:	f001 fd05 	bl	8008da0 <__assert_func>
 8007396:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800739a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800739e:	b10d      	cbz	r5, 80073a4 <__d2b+0x30>
 80073a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073a4:	9301      	str	r3, [sp, #4]
 80073a6:	f1b8 0300 	subs.w	r3, r8, #0
 80073aa:	d024      	beq.n	80073f6 <__d2b+0x82>
 80073ac:	4668      	mov	r0, sp
 80073ae:	9300      	str	r3, [sp, #0]
 80073b0:	f7ff fd1d 	bl	8006dee <__lo0bits>
 80073b4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80073b8:	b1d8      	cbz	r0, 80073f2 <__d2b+0x7e>
 80073ba:	f1c0 0320 	rsb	r3, r0, #32
 80073be:	fa02 f303 	lsl.w	r3, r2, r3
 80073c2:	430b      	orrs	r3, r1
 80073c4:	40c2      	lsrs	r2, r0
 80073c6:	6163      	str	r3, [r4, #20]
 80073c8:	9201      	str	r2, [sp, #4]
 80073ca:	9b01      	ldr	r3, [sp, #4]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	bf0c      	ite	eq
 80073d0:	2201      	moveq	r2, #1
 80073d2:	2202      	movne	r2, #2
 80073d4:	61a3      	str	r3, [r4, #24]
 80073d6:	6122      	str	r2, [r4, #16]
 80073d8:	b1ad      	cbz	r5, 8007406 <__d2b+0x92>
 80073da:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80073de:	4405      	add	r5, r0
 80073e0:	6035      	str	r5, [r6, #0]
 80073e2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80073e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073e8:	6018      	str	r0, [r3, #0]
 80073ea:	4620      	mov	r0, r4
 80073ec:	b002      	add	sp, #8
 80073ee:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80073f2:	6161      	str	r1, [r4, #20]
 80073f4:	e7e9      	b.n	80073ca <__d2b+0x56>
 80073f6:	a801      	add	r0, sp, #4
 80073f8:	f7ff fcf9 	bl	8006dee <__lo0bits>
 80073fc:	9b01      	ldr	r3, [sp, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	6163      	str	r3, [r4, #20]
 8007402:	3020      	adds	r0, #32
 8007404:	e7e7      	b.n	80073d6 <__d2b+0x62>
 8007406:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800740a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800740e:	6030      	str	r0, [r6, #0]
 8007410:	6918      	ldr	r0, [r3, #16]
 8007412:	f7ff fccd 	bl	8006db0 <__hi0bits>
 8007416:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800741a:	e7e4      	b.n	80073e6 <__d2b+0x72>
 800741c:	08009df9 	.word	0x08009df9
 8007420:	08009e0a 	.word	0x08009e0a

08007424 <__ratio>:
 8007424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007428:	b085      	sub	sp, #20
 800742a:	e9cd 1000 	strd	r1, r0, [sp]
 800742e:	a902      	add	r1, sp, #8
 8007430:	f7ff ff58 	bl	80072e4 <__b2d>
 8007434:	468b      	mov	fp, r1
 8007436:	4606      	mov	r6, r0
 8007438:	460f      	mov	r7, r1
 800743a:	9800      	ldr	r0, [sp, #0]
 800743c:	a903      	add	r1, sp, #12
 800743e:	f7ff ff51 	bl	80072e4 <__b2d>
 8007442:	460d      	mov	r5, r1
 8007444:	9b01      	ldr	r3, [sp, #4]
 8007446:	4689      	mov	r9, r1
 8007448:	6919      	ldr	r1, [r3, #16]
 800744a:	9b00      	ldr	r3, [sp, #0]
 800744c:	4604      	mov	r4, r0
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	4630      	mov	r0, r6
 8007452:	1ac9      	subs	r1, r1, r3
 8007454:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007458:	1a9b      	subs	r3, r3, r2
 800745a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800745e:	2b00      	cmp	r3, #0
 8007460:	bfcd      	iteet	gt
 8007462:	463a      	movgt	r2, r7
 8007464:	462a      	movle	r2, r5
 8007466:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800746a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800746e:	bfd8      	it	le
 8007470:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007474:	464b      	mov	r3, r9
 8007476:	4622      	mov	r2, r4
 8007478:	4659      	mov	r1, fp
 800747a:	f7f9 f957 	bl	800072c <__aeabi_ddiv>
 800747e:	b005      	add	sp, #20
 8007480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007484 <__copybits>:
 8007484:	3901      	subs	r1, #1
 8007486:	b570      	push	{r4, r5, r6, lr}
 8007488:	1149      	asrs	r1, r1, #5
 800748a:	6914      	ldr	r4, [r2, #16]
 800748c:	3101      	adds	r1, #1
 800748e:	f102 0314 	add.w	r3, r2, #20
 8007492:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007496:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800749a:	1f05      	subs	r5, r0, #4
 800749c:	42a3      	cmp	r3, r4
 800749e:	d30c      	bcc.n	80074ba <__copybits+0x36>
 80074a0:	1aa3      	subs	r3, r4, r2
 80074a2:	3b11      	subs	r3, #17
 80074a4:	f023 0303 	bic.w	r3, r3, #3
 80074a8:	3211      	adds	r2, #17
 80074aa:	42a2      	cmp	r2, r4
 80074ac:	bf88      	it	hi
 80074ae:	2300      	movhi	r3, #0
 80074b0:	4418      	add	r0, r3
 80074b2:	2300      	movs	r3, #0
 80074b4:	4288      	cmp	r0, r1
 80074b6:	d305      	bcc.n	80074c4 <__copybits+0x40>
 80074b8:	bd70      	pop	{r4, r5, r6, pc}
 80074ba:	f853 6b04 	ldr.w	r6, [r3], #4
 80074be:	f845 6f04 	str.w	r6, [r5, #4]!
 80074c2:	e7eb      	b.n	800749c <__copybits+0x18>
 80074c4:	f840 3b04 	str.w	r3, [r0], #4
 80074c8:	e7f4      	b.n	80074b4 <__copybits+0x30>

080074ca <__any_on>:
 80074ca:	f100 0214 	add.w	r2, r0, #20
 80074ce:	6900      	ldr	r0, [r0, #16]
 80074d0:	114b      	asrs	r3, r1, #5
 80074d2:	4298      	cmp	r0, r3
 80074d4:	b510      	push	{r4, lr}
 80074d6:	db11      	blt.n	80074fc <__any_on+0x32>
 80074d8:	dd0a      	ble.n	80074f0 <__any_on+0x26>
 80074da:	f011 011f 	ands.w	r1, r1, #31
 80074de:	d007      	beq.n	80074f0 <__any_on+0x26>
 80074e0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80074e4:	fa24 f001 	lsr.w	r0, r4, r1
 80074e8:	fa00 f101 	lsl.w	r1, r0, r1
 80074ec:	428c      	cmp	r4, r1
 80074ee:	d10b      	bne.n	8007508 <__any_on+0x3e>
 80074f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d803      	bhi.n	8007500 <__any_on+0x36>
 80074f8:	2000      	movs	r0, #0
 80074fa:	bd10      	pop	{r4, pc}
 80074fc:	4603      	mov	r3, r0
 80074fe:	e7f7      	b.n	80074f0 <__any_on+0x26>
 8007500:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007504:	2900      	cmp	r1, #0
 8007506:	d0f5      	beq.n	80074f4 <__any_on+0x2a>
 8007508:	2001      	movs	r0, #1
 800750a:	e7f6      	b.n	80074fa <__any_on+0x30>

0800750c <sulp>:
 800750c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007510:	460f      	mov	r7, r1
 8007512:	4690      	mov	r8, r2
 8007514:	f7ff fec6 	bl	80072a4 <__ulp>
 8007518:	4604      	mov	r4, r0
 800751a:	460d      	mov	r5, r1
 800751c:	f1b8 0f00 	cmp.w	r8, #0
 8007520:	d011      	beq.n	8007546 <sulp+0x3a>
 8007522:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007526:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800752a:	2b00      	cmp	r3, #0
 800752c:	dd0b      	ble.n	8007546 <sulp+0x3a>
 800752e:	2400      	movs	r4, #0
 8007530:	051b      	lsls	r3, r3, #20
 8007532:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007536:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800753a:	4622      	mov	r2, r4
 800753c:	462b      	mov	r3, r5
 800753e:	f7f8 ffcb 	bl	80004d8 <__aeabi_dmul>
 8007542:	4604      	mov	r4, r0
 8007544:	460d      	mov	r5, r1
 8007546:	4620      	mov	r0, r4
 8007548:	4629      	mov	r1, r5
 800754a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007550 <_strtod_l>:
 8007550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007554:	b09f      	sub	sp, #124	@ 0x7c
 8007556:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007558:	2200      	movs	r2, #0
 800755a:	460c      	mov	r4, r1
 800755c:	921a      	str	r2, [sp, #104]	@ 0x68
 800755e:	f04f 0a00 	mov.w	sl, #0
 8007562:	f04f 0b00 	mov.w	fp, #0
 8007566:	460a      	mov	r2, r1
 8007568:	9005      	str	r0, [sp, #20]
 800756a:	9219      	str	r2, [sp, #100]	@ 0x64
 800756c:	7811      	ldrb	r1, [r2, #0]
 800756e:	292b      	cmp	r1, #43	@ 0x2b
 8007570:	d048      	beq.n	8007604 <_strtod_l+0xb4>
 8007572:	d836      	bhi.n	80075e2 <_strtod_l+0x92>
 8007574:	290d      	cmp	r1, #13
 8007576:	d830      	bhi.n	80075da <_strtod_l+0x8a>
 8007578:	2908      	cmp	r1, #8
 800757a:	d830      	bhi.n	80075de <_strtod_l+0x8e>
 800757c:	2900      	cmp	r1, #0
 800757e:	d039      	beq.n	80075f4 <_strtod_l+0xa4>
 8007580:	2200      	movs	r2, #0
 8007582:	920e      	str	r2, [sp, #56]	@ 0x38
 8007584:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007586:	782a      	ldrb	r2, [r5, #0]
 8007588:	2a30      	cmp	r2, #48	@ 0x30
 800758a:	f040 80b0 	bne.w	80076ee <_strtod_l+0x19e>
 800758e:	786a      	ldrb	r2, [r5, #1]
 8007590:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007594:	2a58      	cmp	r2, #88	@ 0x58
 8007596:	d16c      	bne.n	8007672 <_strtod_l+0x122>
 8007598:	9302      	str	r3, [sp, #8]
 800759a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800759c:	4a8f      	ldr	r2, [pc, #572]	@ (80077dc <_strtod_l+0x28c>)
 800759e:	9301      	str	r3, [sp, #4]
 80075a0:	ab1a      	add	r3, sp, #104	@ 0x68
 80075a2:	9300      	str	r3, [sp, #0]
 80075a4:	9805      	ldr	r0, [sp, #20]
 80075a6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80075a8:	a919      	add	r1, sp, #100	@ 0x64
 80075aa:	f001 fc93 	bl	8008ed4 <__gethex>
 80075ae:	f010 060f 	ands.w	r6, r0, #15
 80075b2:	4604      	mov	r4, r0
 80075b4:	d005      	beq.n	80075c2 <_strtod_l+0x72>
 80075b6:	2e06      	cmp	r6, #6
 80075b8:	d126      	bne.n	8007608 <_strtod_l+0xb8>
 80075ba:	2300      	movs	r3, #0
 80075bc:	3501      	adds	r5, #1
 80075be:	9519      	str	r5, [sp, #100]	@ 0x64
 80075c0:	930e      	str	r3, [sp, #56]	@ 0x38
 80075c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	f040 8582 	bne.w	80080ce <_strtod_l+0xb7e>
 80075ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075cc:	b1bb      	cbz	r3, 80075fe <_strtod_l+0xae>
 80075ce:	4650      	mov	r0, sl
 80075d0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80075d4:	b01f      	add	sp, #124	@ 0x7c
 80075d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075da:	2920      	cmp	r1, #32
 80075dc:	d1d0      	bne.n	8007580 <_strtod_l+0x30>
 80075de:	3201      	adds	r2, #1
 80075e0:	e7c3      	b.n	800756a <_strtod_l+0x1a>
 80075e2:	292d      	cmp	r1, #45	@ 0x2d
 80075e4:	d1cc      	bne.n	8007580 <_strtod_l+0x30>
 80075e6:	2101      	movs	r1, #1
 80075e8:	910e      	str	r1, [sp, #56]	@ 0x38
 80075ea:	1c51      	adds	r1, r2, #1
 80075ec:	9119      	str	r1, [sp, #100]	@ 0x64
 80075ee:	7852      	ldrb	r2, [r2, #1]
 80075f0:	2a00      	cmp	r2, #0
 80075f2:	d1c7      	bne.n	8007584 <_strtod_l+0x34>
 80075f4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80075f6:	9419      	str	r4, [sp, #100]	@ 0x64
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	f040 8566 	bne.w	80080ca <_strtod_l+0xb7a>
 80075fe:	4650      	mov	r0, sl
 8007600:	4659      	mov	r1, fp
 8007602:	e7e7      	b.n	80075d4 <_strtod_l+0x84>
 8007604:	2100      	movs	r1, #0
 8007606:	e7ef      	b.n	80075e8 <_strtod_l+0x98>
 8007608:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800760a:	b13a      	cbz	r2, 800761c <_strtod_l+0xcc>
 800760c:	2135      	movs	r1, #53	@ 0x35
 800760e:	a81c      	add	r0, sp, #112	@ 0x70
 8007610:	f7ff ff38 	bl	8007484 <__copybits>
 8007614:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007616:	9805      	ldr	r0, [sp, #20]
 8007618:	f7ff fb18 	bl	8006c4c <_Bfree>
 800761c:	3e01      	subs	r6, #1
 800761e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007620:	2e04      	cmp	r6, #4
 8007622:	d806      	bhi.n	8007632 <_strtod_l+0xe2>
 8007624:	e8df f006 	tbb	[pc, r6]
 8007628:	201d0314 	.word	0x201d0314
 800762c:	14          	.byte	0x14
 800762d:	00          	.byte	0x00
 800762e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007632:	05e1      	lsls	r1, r4, #23
 8007634:	bf48      	it	mi
 8007636:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800763a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800763e:	0d1b      	lsrs	r3, r3, #20
 8007640:	051b      	lsls	r3, r3, #20
 8007642:	2b00      	cmp	r3, #0
 8007644:	d1bd      	bne.n	80075c2 <_strtod_l+0x72>
 8007646:	f7fe fb17 	bl	8005c78 <__errno>
 800764a:	2322      	movs	r3, #34	@ 0x22
 800764c:	6003      	str	r3, [r0, #0]
 800764e:	e7b8      	b.n	80075c2 <_strtod_l+0x72>
 8007650:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007654:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007658:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800765c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007660:	e7e7      	b.n	8007632 <_strtod_l+0xe2>
 8007662:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80077e0 <_strtod_l+0x290>
 8007666:	e7e4      	b.n	8007632 <_strtod_l+0xe2>
 8007668:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800766c:	f04f 3aff 	mov.w	sl, #4294967295
 8007670:	e7df      	b.n	8007632 <_strtod_l+0xe2>
 8007672:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007674:	1c5a      	adds	r2, r3, #1
 8007676:	9219      	str	r2, [sp, #100]	@ 0x64
 8007678:	785b      	ldrb	r3, [r3, #1]
 800767a:	2b30      	cmp	r3, #48	@ 0x30
 800767c:	d0f9      	beq.n	8007672 <_strtod_l+0x122>
 800767e:	2b00      	cmp	r3, #0
 8007680:	d09f      	beq.n	80075c2 <_strtod_l+0x72>
 8007682:	2301      	movs	r3, #1
 8007684:	2700      	movs	r7, #0
 8007686:	220a      	movs	r2, #10
 8007688:	46b9      	mov	r9, r7
 800768a:	9308      	str	r3, [sp, #32]
 800768c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800768e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007690:	930c      	str	r3, [sp, #48]	@ 0x30
 8007692:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007694:	7805      	ldrb	r5, [r0, #0]
 8007696:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800769a:	b2d9      	uxtb	r1, r3
 800769c:	2909      	cmp	r1, #9
 800769e:	d928      	bls.n	80076f2 <_strtod_l+0x1a2>
 80076a0:	2201      	movs	r2, #1
 80076a2:	4950      	ldr	r1, [pc, #320]	@ (80077e4 <_strtod_l+0x294>)
 80076a4:	f001 fb53 	bl	8008d4e <strncmp>
 80076a8:	2800      	cmp	r0, #0
 80076aa:	d032      	beq.n	8007712 <_strtod_l+0x1c2>
 80076ac:	2000      	movs	r0, #0
 80076ae:	462a      	mov	r2, r5
 80076b0:	4603      	mov	r3, r0
 80076b2:	464d      	mov	r5, r9
 80076b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80076b6:	2a65      	cmp	r2, #101	@ 0x65
 80076b8:	d001      	beq.n	80076be <_strtod_l+0x16e>
 80076ba:	2a45      	cmp	r2, #69	@ 0x45
 80076bc:	d114      	bne.n	80076e8 <_strtod_l+0x198>
 80076be:	b91d      	cbnz	r5, 80076c8 <_strtod_l+0x178>
 80076c0:	9a08      	ldr	r2, [sp, #32]
 80076c2:	4302      	orrs	r2, r0
 80076c4:	d096      	beq.n	80075f4 <_strtod_l+0xa4>
 80076c6:	2500      	movs	r5, #0
 80076c8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80076ca:	1c62      	adds	r2, r4, #1
 80076cc:	9219      	str	r2, [sp, #100]	@ 0x64
 80076ce:	7862      	ldrb	r2, [r4, #1]
 80076d0:	2a2b      	cmp	r2, #43	@ 0x2b
 80076d2:	d07a      	beq.n	80077ca <_strtod_l+0x27a>
 80076d4:	2a2d      	cmp	r2, #45	@ 0x2d
 80076d6:	d07e      	beq.n	80077d6 <_strtod_l+0x286>
 80076d8:	f04f 0c00 	mov.w	ip, #0
 80076dc:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80076e0:	2909      	cmp	r1, #9
 80076e2:	f240 8085 	bls.w	80077f0 <_strtod_l+0x2a0>
 80076e6:	9419      	str	r4, [sp, #100]	@ 0x64
 80076e8:	f04f 0800 	mov.w	r8, #0
 80076ec:	e0a5      	b.n	800783a <_strtod_l+0x2ea>
 80076ee:	2300      	movs	r3, #0
 80076f0:	e7c8      	b.n	8007684 <_strtod_l+0x134>
 80076f2:	f1b9 0f08 	cmp.w	r9, #8
 80076f6:	bfd8      	it	le
 80076f8:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80076fa:	f100 0001 	add.w	r0, r0, #1
 80076fe:	bfd6      	itet	le
 8007700:	fb02 3301 	mlale	r3, r2, r1, r3
 8007704:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007708:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800770a:	f109 0901 	add.w	r9, r9, #1
 800770e:	9019      	str	r0, [sp, #100]	@ 0x64
 8007710:	e7bf      	b.n	8007692 <_strtod_l+0x142>
 8007712:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007714:	1c5a      	adds	r2, r3, #1
 8007716:	9219      	str	r2, [sp, #100]	@ 0x64
 8007718:	785a      	ldrb	r2, [r3, #1]
 800771a:	f1b9 0f00 	cmp.w	r9, #0
 800771e:	d03b      	beq.n	8007798 <_strtod_l+0x248>
 8007720:	464d      	mov	r5, r9
 8007722:	900a      	str	r0, [sp, #40]	@ 0x28
 8007724:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007728:	2b09      	cmp	r3, #9
 800772a:	d912      	bls.n	8007752 <_strtod_l+0x202>
 800772c:	2301      	movs	r3, #1
 800772e:	e7c2      	b.n	80076b6 <_strtod_l+0x166>
 8007730:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007732:	3001      	adds	r0, #1
 8007734:	1c5a      	adds	r2, r3, #1
 8007736:	9219      	str	r2, [sp, #100]	@ 0x64
 8007738:	785a      	ldrb	r2, [r3, #1]
 800773a:	2a30      	cmp	r2, #48	@ 0x30
 800773c:	d0f8      	beq.n	8007730 <_strtod_l+0x1e0>
 800773e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007742:	2b08      	cmp	r3, #8
 8007744:	f200 84c8 	bhi.w	80080d8 <_strtod_l+0xb88>
 8007748:	900a      	str	r0, [sp, #40]	@ 0x28
 800774a:	2000      	movs	r0, #0
 800774c:	4605      	mov	r5, r0
 800774e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007750:	930c      	str	r3, [sp, #48]	@ 0x30
 8007752:	3a30      	subs	r2, #48	@ 0x30
 8007754:	f100 0301 	add.w	r3, r0, #1
 8007758:	d018      	beq.n	800778c <_strtod_l+0x23c>
 800775a:	462e      	mov	r6, r5
 800775c:	f04f 0e0a 	mov.w	lr, #10
 8007760:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007762:	4419      	add	r1, r3
 8007764:	910a      	str	r1, [sp, #40]	@ 0x28
 8007766:	1c71      	adds	r1, r6, #1
 8007768:	eba1 0c05 	sub.w	ip, r1, r5
 800776c:	4563      	cmp	r3, ip
 800776e:	dc15      	bgt.n	800779c <_strtod_l+0x24c>
 8007770:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007774:	182b      	adds	r3, r5, r0
 8007776:	2b08      	cmp	r3, #8
 8007778:	f105 0501 	add.w	r5, r5, #1
 800777c:	4405      	add	r5, r0
 800777e:	dc1a      	bgt.n	80077b6 <_strtod_l+0x266>
 8007780:	230a      	movs	r3, #10
 8007782:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007784:	fb03 2301 	mla	r3, r3, r1, r2
 8007788:	930b      	str	r3, [sp, #44]	@ 0x2c
 800778a:	2300      	movs	r3, #0
 800778c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800778e:	4618      	mov	r0, r3
 8007790:	1c51      	adds	r1, r2, #1
 8007792:	9119      	str	r1, [sp, #100]	@ 0x64
 8007794:	7852      	ldrb	r2, [r2, #1]
 8007796:	e7c5      	b.n	8007724 <_strtod_l+0x1d4>
 8007798:	4648      	mov	r0, r9
 800779a:	e7ce      	b.n	800773a <_strtod_l+0x1ea>
 800779c:	2e08      	cmp	r6, #8
 800779e:	dc05      	bgt.n	80077ac <_strtod_l+0x25c>
 80077a0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80077a2:	fb0e f606 	mul.w	r6, lr, r6
 80077a6:	960b      	str	r6, [sp, #44]	@ 0x2c
 80077a8:	460e      	mov	r6, r1
 80077aa:	e7dc      	b.n	8007766 <_strtod_l+0x216>
 80077ac:	2910      	cmp	r1, #16
 80077ae:	bfd8      	it	le
 80077b0:	fb0e f707 	mulle.w	r7, lr, r7
 80077b4:	e7f8      	b.n	80077a8 <_strtod_l+0x258>
 80077b6:	2b0f      	cmp	r3, #15
 80077b8:	bfdc      	itt	le
 80077ba:	230a      	movle	r3, #10
 80077bc:	fb03 2707 	mlale	r7, r3, r7, r2
 80077c0:	e7e3      	b.n	800778a <_strtod_l+0x23a>
 80077c2:	2300      	movs	r3, #0
 80077c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80077c6:	2301      	movs	r3, #1
 80077c8:	e77a      	b.n	80076c0 <_strtod_l+0x170>
 80077ca:	f04f 0c00 	mov.w	ip, #0
 80077ce:	1ca2      	adds	r2, r4, #2
 80077d0:	9219      	str	r2, [sp, #100]	@ 0x64
 80077d2:	78a2      	ldrb	r2, [r4, #2]
 80077d4:	e782      	b.n	80076dc <_strtod_l+0x18c>
 80077d6:	f04f 0c01 	mov.w	ip, #1
 80077da:	e7f8      	b.n	80077ce <_strtod_l+0x27e>
 80077dc:	0800a04c 	.word	0x0800a04c
 80077e0:	7ff00000 	.word	0x7ff00000
 80077e4:	08009e63 	.word	0x08009e63
 80077e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077ea:	1c51      	adds	r1, r2, #1
 80077ec:	9119      	str	r1, [sp, #100]	@ 0x64
 80077ee:	7852      	ldrb	r2, [r2, #1]
 80077f0:	2a30      	cmp	r2, #48	@ 0x30
 80077f2:	d0f9      	beq.n	80077e8 <_strtod_l+0x298>
 80077f4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80077f8:	2908      	cmp	r1, #8
 80077fa:	f63f af75 	bhi.w	80076e8 <_strtod_l+0x198>
 80077fe:	f04f 080a 	mov.w	r8, #10
 8007802:	3a30      	subs	r2, #48	@ 0x30
 8007804:	9209      	str	r2, [sp, #36]	@ 0x24
 8007806:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007808:	920f      	str	r2, [sp, #60]	@ 0x3c
 800780a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800780c:	1c56      	adds	r6, r2, #1
 800780e:	9619      	str	r6, [sp, #100]	@ 0x64
 8007810:	7852      	ldrb	r2, [r2, #1]
 8007812:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007816:	f1be 0f09 	cmp.w	lr, #9
 800781a:	d939      	bls.n	8007890 <_strtod_l+0x340>
 800781c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800781e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007822:	1a76      	subs	r6, r6, r1
 8007824:	2e08      	cmp	r6, #8
 8007826:	dc03      	bgt.n	8007830 <_strtod_l+0x2e0>
 8007828:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800782a:	4588      	cmp	r8, r1
 800782c:	bfa8      	it	ge
 800782e:	4688      	movge	r8, r1
 8007830:	f1bc 0f00 	cmp.w	ip, #0
 8007834:	d001      	beq.n	800783a <_strtod_l+0x2ea>
 8007836:	f1c8 0800 	rsb	r8, r8, #0
 800783a:	2d00      	cmp	r5, #0
 800783c:	d14e      	bne.n	80078dc <_strtod_l+0x38c>
 800783e:	9908      	ldr	r1, [sp, #32]
 8007840:	4308      	orrs	r0, r1
 8007842:	f47f aebe 	bne.w	80075c2 <_strtod_l+0x72>
 8007846:	2b00      	cmp	r3, #0
 8007848:	f47f aed4 	bne.w	80075f4 <_strtod_l+0xa4>
 800784c:	2a69      	cmp	r2, #105	@ 0x69
 800784e:	d028      	beq.n	80078a2 <_strtod_l+0x352>
 8007850:	dc25      	bgt.n	800789e <_strtod_l+0x34e>
 8007852:	2a49      	cmp	r2, #73	@ 0x49
 8007854:	d025      	beq.n	80078a2 <_strtod_l+0x352>
 8007856:	2a4e      	cmp	r2, #78	@ 0x4e
 8007858:	f47f aecc 	bne.w	80075f4 <_strtod_l+0xa4>
 800785c:	4999      	ldr	r1, [pc, #612]	@ (8007ac4 <_strtod_l+0x574>)
 800785e:	a819      	add	r0, sp, #100	@ 0x64
 8007860:	f001 fd5a 	bl	8009318 <__match>
 8007864:	2800      	cmp	r0, #0
 8007866:	f43f aec5 	beq.w	80075f4 <_strtod_l+0xa4>
 800786a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	2b28      	cmp	r3, #40	@ 0x28
 8007870:	d12e      	bne.n	80078d0 <_strtod_l+0x380>
 8007872:	4995      	ldr	r1, [pc, #596]	@ (8007ac8 <_strtod_l+0x578>)
 8007874:	aa1c      	add	r2, sp, #112	@ 0x70
 8007876:	a819      	add	r0, sp, #100	@ 0x64
 8007878:	f001 fd62 	bl	8009340 <__hexnan>
 800787c:	2805      	cmp	r0, #5
 800787e:	d127      	bne.n	80078d0 <_strtod_l+0x380>
 8007880:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007882:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007886:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800788a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800788e:	e698      	b.n	80075c2 <_strtod_l+0x72>
 8007890:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007892:	fb08 2101 	mla	r1, r8, r1, r2
 8007896:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800789a:	9209      	str	r2, [sp, #36]	@ 0x24
 800789c:	e7b5      	b.n	800780a <_strtod_l+0x2ba>
 800789e:	2a6e      	cmp	r2, #110	@ 0x6e
 80078a0:	e7da      	b.n	8007858 <_strtod_l+0x308>
 80078a2:	498a      	ldr	r1, [pc, #552]	@ (8007acc <_strtod_l+0x57c>)
 80078a4:	a819      	add	r0, sp, #100	@ 0x64
 80078a6:	f001 fd37 	bl	8009318 <__match>
 80078aa:	2800      	cmp	r0, #0
 80078ac:	f43f aea2 	beq.w	80075f4 <_strtod_l+0xa4>
 80078b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078b2:	4987      	ldr	r1, [pc, #540]	@ (8007ad0 <_strtod_l+0x580>)
 80078b4:	3b01      	subs	r3, #1
 80078b6:	a819      	add	r0, sp, #100	@ 0x64
 80078b8:	9319      	str	r3, [sp, #100]	@ 0x64
 80078ba:	f001 fd2d 	bl	8009318 <__match>
 80078be:	b910      	cbnz	r0, 80078c6 <_strtod_l+0x376>
 80078c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078c2:	3301      	adds	r3, #1
 80078c4:	9319      	str	r3, [sp, #100]	@ 0x64
 80078c6:	f04f 0a00 	mov.w	sl, #0
 80078ca:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8007ad4 <_strtod_l+0x584>
 80078ce:	e678      	b.n	80075c2 <_strtod_l+0x72>
 80078d0:	4881      	ldr	r0, [pc, #516]	@ (8007ad8 <_strtod_l+0x588>)
 80078d2:	f001 fa5f 	bl	8008d94 <nan>
 80078d6:	4682      	mov	sl, r0
 80078d8:	468b      	mov	fp, r1
 80078da:	e672      	b.n	80075c2 <_strtod_l+0x72>
 80078dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078de:	f1b9 0f00 	cmp.w	r9, #0
 80078e2:	bf08      	it	eq
 80078e4:	46a9      	moveq	r9, r5
 80078e6:	eba8 0303 	sub.w	r3, r8, r3
 80078ea:	2d10      	cmp	r5, #16
 80078ec:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80078ee:	462c      	mov	r4, r5
 80078f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80078f2:	bfa8      	it	ge
 80078f4:	2410      	movge	r4, #16
 80078f6:	f7f8 fd75 	bl	80003e4 <__aeabi_ui2d>
 80078fa:	2d09      	cmp	r5, #9
 80078fc:	4682      	mov	sl, r0
 80078fe:	468b      	mov	fp, r1
 8007900:	dc11      	bgt.n	8007926 <_strtod_l+0x3d6>
 8007902:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007904:	2b00      	cmp	r3, #0
 8007906:	f43f ae5c 	beq.w	80075c2 <_strtod_l+0x72>
 800790a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800790c:	dd76      	ble.n	80079fc <_strtod_l+0x4ac>
 800790e:	2b16      	cmp	r3, #22
 8007910:	dc5d      	bgt.n	80079ce <_strtod_l+0x47e>
 8007912:	4972      	ldr	r1, [pc, #456]	@ (8007adc <_strtod_l+0x58c>)
 8007914:	4652      	mov	r2, sl
 8007916:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800791a:	465b      	mov	r3, fp
 800791c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007920:	f7f8 fdda 	bl	80004d8 <__aeabi_dmul>
 8007924:	e7d7      	b.n	80078d6 <_strtod_l+0x386>
 8007926:	4b6d      	ldr	r3, [pc, #436]	@ (8007adc <_strtod_l+0x58c>)
 8007928:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800792c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007930:	f7f8 fdd2 	bl	80004d8 <__aeabi_dmul>
 8007934:	4682      	mov	sl, r0
 8007936:	4638      	mov	r0, r7
 8007938:	468b      	mov	fp, r1
 800793a:	f7f8 fd53 	bl	80003e4 <__aeabi_ui2d>
 800793e:	4602      	mov	r2, r0
 8007940:	460b      	mov	r3, r1
 8007942:	4650      	mov	r0, sl
 8007944:	4659      	mov	r1, fp
 8007946:	f7f8 fc11 	bl	800016c <__adddf3>
 800794a:	2d0f      	cmp	r5, #15
 800794c:	4682      	mov	sl, r0
 800794e:	468b      	mov	fp, r1
 8007950:	ddd7      	ble.n	8007902 <_strtod_l+0x3b2>
 8007952:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007954:	1b2c      	subs	r4, r5, r4
 8007956:	441c      	add	r4, r3
 8007958:	2c00      	cmp	r4, #0
 800795a:	f340 8093 	ble.w	8007a84 <_strtod_l+0x534>
 800795e:	f014 030f 	ands.w	r3, r4, #15
 8007962:	d00a      	beq.n	800797a <_strtod_l+0x42a>
 8007964:	495d      	ldr	r1, [pc, #372]	@ (8007adc <_strtod_l+0x58c>)
 8007966:	4652      	mov	r2, sl
 8007968:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800796c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007970:	465b      	mov	r3, fp
 8007972:	f7f8 fdb1 	bl	80004d8 <__aeabi_dmul>
 8007976:	4682      	mov	sl, r0
 8007978:	468b      	mov	fp, r1
 800797a:	f034 040f 	bics.w	r4, r4, #15
 800797e:	d073      	beq.n	8007a68 <_strtod_l+0x518>
 8007980:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007984:	dd49      	ble.n	8007a1a <_strtod_l+0x4ca>
 8007986:	2400      	movs	r4, #0
 8007988:	46a0      	mov	r8, r4
 800798a:	46a1      	mov	r9, r4
 800798c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800798e:	2322      	movs	r3, #34	@ 0x22
 8007990:	f04f 0a00 	mov.w	sl, #0
 8007994:	9a05      	ldr	r2, [sp, #20]
 8007996:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8007ad4 <_strtod_l+0x584>
 800799a:	6013      	str	r3, [r2, #0]
 800799c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f43f ae0f 	beq.w	80075c2 <_strtod_l+0x72>
 80079a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80079a6:	9805      	ldr	r0, [sp, #20]
 80079a8:	f7ff f950 	bl	8006c4c <_Bfree>
 80079ac:	4649      	mov	r1, r9
 80079ae:	9805      	ldr	r0, [sp, #20]
 80079b0:	f7ff f94c 	bl	8006c4c <_Bfree>
 80079b4:	4641      	mov	r1, r8
 80079b6:	9805      	ldr	r0, [sp, #20]
 80079b8:	f7ff f948 	bl	8006c4c <_Bfree>
 80079bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80079be:	9805      	ldr	r0, [sp, #20]
 80079c0:	f7ff f944 	bl	8006c4c <_Bfree>
 80079c4:	4621      	mov	r1, r4
 80079c6:	9805      	ldr	r0, [sp, #20]
 80079c8:	f7ff f940 	bl	8006c4c <_Bfree>
 80079cc:	e5f9      	b.n	80075c2 <_strtod_l+0x72>
 80079ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079d0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80079d4:	4293      	cmp	r3, r2
 80079d6:	dbbc      	blt.n	8007952 <_strtod_l+0x402>
 80079d8:	4c40      	ldr	r4, [pc, #256]	@ (8007adc <_strtod_l+0x58c>)
 80079da:	f1c5 050f 	rsb	r5, r5, #15
 80079de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80079e2:	4652      	mov	r2, sl
 80079e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079e8:	465b      	mov	r3, fp
 80079ea:	f7f8 fd75 	bl	80004d8 <__aeabi_dmul>
 80079ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079f0:	1b5d      	subs	r5, r3, r5
 80079f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80079f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80079fa:	e791      	b.n	8007920 <_strtod_l+0x3d0>
 80079fc:	3316      	adds	r3, #22
 80079fe:	dba8      	blt.n	8007952 <_strtod_l+0x402>
 8007a00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a02:	4650      	mov	r0, sl
 8007a04:	eba3 0808 	sub.w	r8, r3, r8
 8007a08:	4b34      	ldr	r3, [pc, #208]	@ (8007adc <_strtod_l+0x58c>)
 8007a0a:	4659      	mov	r1, fp
 8007a0c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007a10:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007a14:	f7f8 fe8a 	bl	800072c <__aeabi_ddiv>
 8007a18:	e75d      	b.n	80078d6 <_strtod_l+0x386>
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	4650      	mov	r0, sl
 8007a1e:	4659      	mov	r1, fp
 8007a20:	461e      	mov	r6, r3
 8007a22:	4f2f      	ldr	r7, [pc, #188]	@ (8007ae0 <_strtod_l+0x590>)
 8007a24:	1124      	asrs	r4, r4, #4
 8007a26:	2c01      	cmp	r4, #1
 8007a28:	dc21      	bgt.n	8007a6e <_strtod_l+0x51e>
 8007a2a:	b10b      	cbz	r3, 8007a30 <_strtod_l+0x4e0>
 8007a2c:	4682      	mov	sl, r0
 8007a2e:	468b      	mov	fp, r1
 8007a30:	492b      	ldr	r1, [pc, #172]	@ (8007ae0 <_strtod_l+0x590>)
 8007a32:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007a36:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007a3a:	4652      	mov	r2, sl
 8007a3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a40:	465b      	mov	r3, fp
 8007a42:	f7f8 fd49 	bl	80004d8 <__aeabi_dmul>
 8007a46:	4b23      	ldr	r3, [pc, #140]	@ (8007ad4 <_strtod_l+0x584>)
 8007a48:	460a      	mov	r2, r1
 8007a4a:	400b      	ands	r3, r1
 8007a4c:	4925      	ldr	r1, [pc, #148]	@ (8007ae4 <_strtod_l+0x594>)
 8007a4e:	4682      	mov	sl, r0
 8007a50:	428b      	cmp	r3, r1
 8007a52:	d898      	bhi.n	8007986 <_strtod_l+0x436>
 8007a54:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007a58:	428b      	cmp	r3, r1
 8007a5a:	bf86      	itte	hi
 8007a5c:	f04f 3aff 	movhi.w	sl, #4294967295
 8007a60:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8007ae8 <_strtod_l+0x598>
 8007a64:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007a68:	2300      	movs	r3, #0
 8007a6a:	9308      	str	r3, [sp, #32]
 8007a6c:	e076      	b.n	8007b5c <_strtod_l+0x60c>
 8007a6e:	07e2      	lsls	r2, r4, #31
 8007a70:	d504      	bpl.n	8007a7c <_strtod_l+0x52c>
 8007a72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a76:	f7f8 fd2f 	bl	80004d8 <__aeabi_dmul>
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	3601      	adds	r6, #1
 8007a7e:	1064      	asrs	r4, r4, #1
 8007a80:	3708      	adds	r7, #8
 8007a82:	e7d0      	b.n	8007a26 <_strtod_l+0x4d6>
 8007a84:	d0f0      	beq.n	8007a68 <_strtod_l+0x518>
 8007a86:	4264      	negs	r4, r4
 8007a88:	f014 020f 	ands.w	r2, r4, #15
 8007a8c:	d00a      	beq.n	8007aa4 <_strtod_l+0x554>
 8007a8e:	4b13      	ldr	r3, [pc, #76]	@ (8007adc <_strtod_l+0x58c>)
 8007a90:	4650      	mov	r0, sl
 8007a92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a96:	4659      	mov	r1, fp
 8007a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9c:	f7f8 fe46 	bl	800072c <__aeabi_ddiv>
 8007aa0:	4682      	mov	sl, r0
 8007aa2:	468b      	mov	fp, r1
 8007aa4:	1124      	asrs	r4, r4, #4
 8007aa6:	d0df      	beq.n	8007a68 <_strtod_l+0x518>
 8007aa8:	2c1f      	cmp	r4, #31
 8007aaa:	dd1f      	ble.n	8007aec <_strtod_l+0x59c>
 8007aac:	2400      	movs	r4, #0
 8007aae:	46a0      	mov	r8, r4
 8007ab0:	46a1      	mov	r9, r4
 8007ab2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007ab4:	2322      	movs	r3, #34	@ 0x22
 8007ab6:	9a05      	ldr	r2, [sp, #20]
 8007ab8:	f04f 0a00 	mov.w	sl, #0
 8007abc:	f04f 0b00 	mov.w	fp, #0
 8007ac0:	6013      	str	r3, [r2, #0]
 8007ac2:	e76b      	b.n	800799c <_strtod_l+0x44c>
 8007ac4:	08009d53 	.word	0x08009d53
 8007ac8:	0800a038 	.word	0x0800a038
 8007acc:	08009d4b 	.word	0x08009d4b
 8007ad0:	08009d80 	.word	0x08009d80
 8007ad4:	7ff00000 	.word	0x7ff00000
 8007ad8:	08009ed4 	.word	0x08009ed4
 8007adc:	08009f70 	.word	0x08009f70
 8007ae0:	08009f48 	.word	0x08009f48
 8007ae4:	7ca00000 	.word	0x7ca00000
 8007ae8:	7fefffff 	.word	0x7fefffff
 8007aec:	f014 0310 	ands.w	r3, r4, #16
 8007af0:	bf18      	it	ne
 8007af2:	236a      	movne	r3, #106	@ 0x6a
 8007af4:	4650      	mov	r0, sl
 8007af6:	9308      	str	r3, [sp, #32]
 8007af8:	4659      	mov	r1, fp
 8007afa:	2300      	movs	r3, #0
 8007afc:	4e77      	ldr	r6, [pc, #476]	@ (8007cdc <_strtod_l+0x78c>)
 8007afe:	07e7      	lsls	r7, r4, #31
 8007b00:	d504      	bpl.n	8007b0c <_strtod_l+0x5bc>
 8007b02:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007b06:	f7f8 fce7 	bl	80004d8 <__aeabi_dmul>
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	1064      	asrs	r4, r4, #1
 8007b0e:	f106 0608 	add.w	r6, r6, #8
 8007b12:	d1f4      	bne.n	8007afe <_strtod_l+0x5ae>
 8007b14:	b10b      	cbz	r3, 8007b1a <_strtod_l+0x5ca>
 8007b16:	4682      	mov	sl, r0
 8007b18:	468b      	mov	fp, r1
 8007b1a:	9b08      	ldr	r3, [sp, #32]
 8007b1c:	b1b3      	cbz	r3, 8007b4c <_strtod_l+0x5fc>
 8007b1e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007b22:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	4659      	mov	r1, fp
 8007b2a:	dd0f      	ble.n	8007b4c <_strtod_l+0x5fc>
 8007b2c:	2b1f      	cmp	r3, #31
 8007b2e:	dd58      	ble.n	8007be2 <_strtod_l+0x692>
 8007b30:	2b34      	cmp	r3, #52	@ 0x34
 8007b32:	bfd8      	it	le
 8007b34:	f04f 33ff 	movle.w	r3, #4294967295
 8007b38:	f04f 0a00 	mov.w	sl, #0
 8007b3c:	bfcf      	iteee	gt
 8007b3e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007b42:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007b46:	4093      	lslle	r3, r2
 8007b48:	ea03 0b01 	andle.w	fp, r3, r1
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	2300      	movs	r3, #0
 8007b50:	4650      	mov	r0, sl
 8007b52:	4659      	mov	r1, fp
 8007b54:	f7f8 ff28 	bl	80009a8 <__aeabi_dcmpeq>
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	d1a7      	bne.n	8007aac <_strtod_l+0x55c>
 8007b5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b5e:	464a      	mov	r2, r9
 8007b60:	9300      	str	r3, [sp, #0]
 8007b62:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007b64:	462b      	mov	r3, r5
 8007b66:	9805      	ldr	r0, [sp, #20]
 8007b68:	f7ff f8d8 	bl	8006d1c <__s2b>
 8007b6c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007b6e:	2800      	cmp	r0, #0
 8007b70:	f43f af09 	beq.w	8007986 <_strtod_l+0x436>
 8007b74:	2400      	movs	r4, #0
 8007b76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b7a:	2a00      	cmp	r2, #0
 8007b7c:	eba3 0308 	sub.w	r3, r3, r8
 8007b80:	bfa8      	it	ge
 8007b82:	2300      	movge	r3, #0
 8007b84:	46a0      	mov	r8, r4
 8007b86:	9312      	str	r3, [sp, #72]	@ 0x48
 8007b88:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007b8c:	9316      	str	r3, [sp, #88]	@ 0x58
 8007b8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b90:	9805      	ldr	r0, [sp, #20]
 8007b92:	6859      	ldr	r1, [r3, #4]
 8007b94:	f7ff f81a 	bl	8006bcc <_Balloc>
 8007b98:	4681      	mov	r9, r0
 8007b9a:	2800      	cmp	r0, #0
 8007b9c:	f43f aef7 	beq.w	800798e <_strtod_l+0x43e>
 8007ba0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ba2:	300c      	adds	r0, #12
 8007ba4:	691a      	ldr	r2, [r3, #16]
 8007ba6:	f103 010c 	add.w	r1, r3, #12
 8007baa:	3202      	adds	r2, #2
 8007bac:	0092      	lsls	r2, r2, #2
 8007bae:	f7fe f89e 	bl	8005cee <memcpy>
 8007bb2:	ab1c      	add	r3, sp, #112	@ 0x70
 8007bb4:	9301      	str	r3, [sp, #4]
 8007bb6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007bb8:	9300      	str	r3, [sp, #0]
 8007bba:	4652      	mov	r2, sl
 8007bbc:	465b      	mov	r3, fp
 8007bbe:	9805      	ldr	r0, [sp, #20]
 8007bc0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007bc4:	f7ff fbd6 	bl	8007374 <__d2b>
 8007bc8:	901a      	str	r0, [sp, #104]	@ 0x68
 8007bca:	2800      	cmp	r0, #0
 8007bcc:	f43f aedf 	beq.w	800798e <_strtod_l+0x43e>
 8007bd0:	2101      	movs	r1, #1
 8007bd2:	9805      	ldr	r0, [sp, #20]
 8007bd4:	f7ff f938 	bl	8006e48 <__i2b>
 8007bd8:	4680      	mov	r8, r0
 8007bda:	b948      	cbnz	r0, 8007bf0 <_strtod_l+0x6a0>
 8007bdc:	f04f 0800 	mov.w	r8, #0
 8007be0:	e6d5      	b.n	800798e <_strtod_l+0x43e>
 8007be2:	f04f 32ff 	mov.w	r2, #4294967295
 8007be6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bea:	ea03 0a0a 	and.w	sl, r3, sl
 8007bee:	e7ad      	b.n	8007b4c <_strtod_l+0x5fc>
 8007bf0:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007bf2:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007bf4:	2d00      	cmp	r5, #0
 8007bf6:	bfab      	itete	ge
 8007bf8:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007bfa:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007bfc:	18ef      	addge	r7, r5, r3
 8007bfe:	1b5e      	sublt	r6, r3, r5
 8007c00:	9b08      	ldr	r3, [sp, #32]
 8007c02:	bfa8      	it	ge
 8007c04:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007c06:	eba5 0503 	sub.w	r5, r5, r3
 8007c0a:	4415      	add	r5, r2
 8007c0c:	4b34      	ldr	r3, [pc, #208]	@ (8007ce0 <_strtod_l+0x790>)
 8007c0e:	f105 35ff 	add.w	r5, r5, #4294967295
 8007c12:	bfb8      	it	lt
 8007c14:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007c16:	429d      	cmp	r5, r3
 8007c18:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007c1c:	da50      	bge.n	8007cc0 <_strtod_l+0x770>
 8007c1e:	1b5b      	subs	r3, r3, r5
 8007c20:	2b1f      	cmp	r3, #31
 8007c22:	f04f 0101 	mov.w	r1, #1
 8007c26:	eba2 0203 	sub.w	r2, r2, r3
 8007c2a:	dc3d      	bgt.n	8007ca8 <_strtod_l+0x758>
 8007c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c30:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c32:	2300      	movs	r3, #0
 8007c34:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c36:	18bd      	adds	r5, r7, r2
 8007c38:	9b08      	ldr	r3, [sp, #32]
 8007c3a:	42af      	cmp	r7, r5
 8007c3c:	4416      	add	r6, r2
 8007c3e:	441e      	add	r6, r3
 8007c40:	463b      	mov	r3, r7
 8007c42:	bfa8      	it	ge
 8007c44:	462b      	movge	r3, r5
 8007c46:	42b3      	cmp	r3, r6
 8007c48:	bfa8      	it	ge
 8007c4a:	4633      	movge	r3, r6
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	bfc2      	ittt	gt
 8007c50:	1aed      	subgt	r5, r5, r3
 8007c52:	1af6      	subgt	r6, r6, r3
 8007c54:	1aff      	subgt	r7, r7, r3
 8007c56:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	dd16      	ble.n	8007c8a <_strtod_l+0x73a>
 8007c5c:	4641      	mov	r1, r8
 8007c5e:	461a      	mov	r2, r3
 8007c60:	9805      	ldr	r0, [sp, #20]
 8007c62:	f7ff f9a9 	bl	8006fb8 <__pow5mult>
 8007c66:	4680      	mov	r8, r0
 8007c68:	2800      	cmp	r0, #0
 8007c6a:	d0b7      	beq.n	8007bdc <_strtod_l+0x68c>
 8007c6c:	4601      	mov	r1, r0
 8007c6e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007c70:	9805      	ldr	r0, [sp, #20]
 8007c72:	f7ff f8ff 	bl	8006e74 <__multiply>
 8007c76:	900a      	str	r0, [sp, #40]	@ 0x28
 8007c78:	2800      	cmp	r0, #0
 8007c7a:	f43f ae88 	beq.w	800798e <_strtod_l+0x43e>
 8007c7e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c80:	9805      	ldr	r0, [sp, #20]
 8007c82:	f7fe ffe3 	bl	8006c4c <_Bfree>
 8007c86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c88:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c8a:	2d00      	cmp	r5, #0
 8007c8c:	dc1d      	bgt.n	8007cca <_strtod_l+0x77a>
 8007c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	dd27      	ble.n	8007ce4 <_strtod_l+0x794>
 8007c94:	4649      	mov	r1, r9
 8007c96:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007c98:	9805      	ldr	r0, [sp, #20]
 8007c9a:	f7ff f98d 	bl	8006fb8 <__pow5mult>
 8007c9e:	4681      	mov	r9, r0
 8007ca0:	bb00      	cbnz	r0, 8007ce4 <_strtod_l+0x794>
 8007ca2:	f04f 0900 	mov.w	r9, #0
 8007ca6:	e672      	b.n	800798e <_strtod_l+0x43e>
 8007ca8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007cac:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007cb0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007cb4:	35e2      	adds	r5, #226	@ 0xe2
 8007cb6:	fa01 f305 	lsl.w	r3, r1, r5
 8007cba:	9310      	str	r3, [sp, #64]	@ 0x40
 8007cbc:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007cbe:	e7ba      	b.n	8007c36 <_strtod_l+0x6e6>
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	9310      	str	r3, [sp, #64]	@ 0x40
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007cc8:	e7b5      	b.n	8007c36 <_strtod_l+0x6e6>
 8007cca:	462a      	mov	r2, r5
 8007ccc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cce:	9805      	ldr	r0, [sp, #20]
 8007cd0:	f7ff f9cc 	bl	800706c <__lshift>
 8007cd4:	901a      	str	r0, [sp, #104]	@ 0x68
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	d1d9      	bne.n	8007c8e <_strtod_l+0x73e>
 8007cda:	e658      	b.n	800798e <_strtod_l+0x43e>
 8007cdc:	0800a060 	.word	0x0800a060
 8007ce0:	fffffc02 	.word	0xfffffc02
 8007ce4:	2e00      	cmp	r6, #0
 8007ce6:	dd07      	ble.n	8007cf8 <_strtod_l+0x7a8>
 8007ce8:	4649      	mov	r1, r9
 8007cea:	4632      	mov	r2, r6
 8007cec:	9805      	ldr	r0, [sp, #20]
 8007cee:	f7ff f9bd 	bl	800706c <__lshift>
 8007cf2:	4681      	mov	r9, r0
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	d0d4      	beq.n	8007ca2 <_strtod_l+0x752>
 8007cf8:	2f00      	cmp	r7, #0
 8007cfa:	dd08      	ble.n	8007d0e <_strtod_l+0x7be>
 8007cfc:	4641      	mov	r1, r8
 8007cfe:	463a      	mov	r2, r7
 8007d00:	9805      	ldr	r0, [sp, #20]
 8007d02:	f7ff f9b3 	bl	800706c <__lshift>
 8007d06:	4680      	mov	r8, r0
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	f43f ae40 	beq.w	800798e <_strtod_l+0x43e>
 8007d0e:	464a      	mov	r2, r9
 8007d10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d12:	9805      	ldr	r0, [sp, #20]
 8007d14:	f7ff fa32 	bl	800717c <__mdiff>
 8007d18:	4604      	mov	r4, r0
 8007d1a:	2800      	cmp	r0, #0
 8007d1c:	f43f ae37 	beq.w	800798e <_strtod_l+0x43e>
 8007d20:	68c3      	ldr	r3, [r0, #12]
 8007d22:	4641      	mov	r1, r8
 8007d24:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007d26:	2300      	movs	r3, #0
 8007d28:	60c3      	str	r3, [r0, #12]
 8007d2a:	f7ff fa0b 	bl	8007144 <__mcmp>
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	da3d      	bge.n	8007dae <_strtod_l+0x85e>
 8007d32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d34:	ea53 030a 	orrs.w	r3, r3, sl
 8007d38:	d163      	bne.n	8007e02 <_strtod_l+0x8b2>
 8007d3a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d15f      	bne.n	8007e02 <_strtod_l+0x8b2>
 8007d42:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d46:	0d1b      	lsrs	r3, r3, #20
 8007d48:	051b      	lsls	r3, r3, #20
 8007d4a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d4e:	d958      	bls.n	8007e02 <_strtod_l+0x8b2>
 8007d50:	6963      	ldr	r3, [r4, #20]
 8007d52:	b913      	cbnz	r3, 8007d5a <_strtod_l+0x80a>
 8007d54:	6923      	ldr	r3, [r4, #16]
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	dd53      	ble.n	8007e02 <_strtod_l+0x8b2>
 8007d5a:	4621      	mov	r1, r4
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	9805      	ldr	r0, [sp, #20]
 8007d60:	f7ff f984 	bl	800706c <__lshift>
 8007d64:	4641      	mov	r1, r8
 8007d66:	4604      	mov	r4, r0
 8007d68:	f7ff f9ec 	bl	8007144 <__mcmp>
 8007d6c:	2800      	cmp	r0, #0
 8007d6e:	dd48      	ble.n	8007e02 <_strtod_l+0x8b2>
 8007d70:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d74:	9a08      	ldr	r2, [sp, #32]
 8007d76:	0d1b      	lsrs	r3, r3, #20
 8007d78:	051b      	lsls	r3, r3, #20
 8007d7a:	2a00      	cmp	r2, #0
 8007d7c:	d062      	beq.n	8007e44 <_strtod_l+0x8f4>
 8007d7e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d82:	d85f      	bhi.n	8007e44 <_strtod_l+0x8f4>
 8007d84:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007d88:	f67f ae94 	bls.w	8007ab4 <_strtod_l+0x564>
 8007d8c:	4650      	mov	r0, sl
 8007d8e:	4659      	mov	r1, fp
 8007d90:	4ba3      	ldr	r3, [pc, #652]	@ (8008020 <_strtod_l+0xad0>)
 8007d92:	2200      	movs	r2, #0
 8007d94:	f7f8 fba0 	bl	80004d8 <__aeabi_dmul>
 8007d98:	4ba2      	ldr	r3, [pc, #648]	@ (8008024 <_strtod_l+0xad4>)
 8007d9a:	4682      	mov	sl, r0
 8007d9c:	400b      	ands	r3, r1
 8007d9e:	468b      	mov	fp, r1
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	f47f adff 	bne.w	80079a4 <_strtod_l+0x454>
 8007da6:	2322      	movs	r3, #34	@ 0x22
 8007da8:	9a05      	ldr	r2, [sp, #20]
 8007daa:	6013      	str	r3, [r2, #0]
 8007dac:	e5fa      	b.n	80079a4 <_strtod_l+0x454>
 8007dae:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007db2:	d165      	bne.n	8007e80 <_strtod_l+0x930>
 8007db4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007db6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007dba:	b35a      	cbz	r2, 8007e14 <_strtod_l+0x8c4>
 8007dbc:	4a9a      	ldr	r2, [pc, #616]	@ (8008028 <_strtod_l+0xad8>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d12b      	bne.n	8007e1a <_strtod_l+0x8ca>
 8007dc2:	9b08      	ldr	r3, [sp, #32]
 8007dc4:	4651      	mov	r1, sl
 8007dc6:	b303      	cbz	r3, 8007e0a <_strtod_l+0x8ba>
 8007dc8:	465a      	mov	r2, fp
 8007dca:	4b96      	ldr	r3, [pc, #600]	@ (8008024 <_strtod_l+0xad4>)
 8007dcc:	4013      	ands	r3, r2
 8007dce:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8007dd6:	d81b      	bhi.n	8007e10 <_strtod_l+0x8c0>
 8007dd8:	0d1b      	lsrs	r3, r3, #20
 8007dda:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007dde:	fa02 f303 	lsl.w	r3, r2, r3
 8007de2:	4299      	cmp	r1, r3
 8007de4:	d119      	bne.n	8007e1a <_strtod_l+0x8ca>
 8007de6:	4b91      	ldr	r3, [pc, #580]	@ (800802c <_strtod_l+0xadc>)
 8007de8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007dea:	429a      	cmp	r2, r3
 8007dec:	d102      	bne.n	8007df4 <_strtod_l+0x8a4>
 8007dee:	3101      	adds	r1, #1
 8007df0:	f43f adcd 	beq.w	800798e <_strtod_l+0x43e>
 8007df4:	f04f 0a00 	mov.w	sl, #0
 8007df8:	4b8a      	ldr	r3, [pc, #552]	@ (8008024 <_strtod_l+0xad4>)
 8007dfa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007dfc:	401a      	ands	r2, r3
 8007dfe:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007e02:	9b08      	ldr	r3, [sp, #32]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d1c1      	bne.n	8007d8c <_strtod_l+0x83c>
 8007e08:	e5cc      	b.n	80079a4 <_strtod_l+0x454>
 8007e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e0e:	e7e8      	b.n	8007de2 <_strtod_l+0x892>
 8007e10:	4613      	mov	r3, r2
 8007e12:	e7e6      	b.n	8007de2 <_strtod_l+0x892>
 8007e14:	ea53 030a 	orrs.w	r3, r3, sl
 8007e18:	d0aa      	beq.n	8007d70 <_strtod_l+0x820>
 8007e1a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e1c:	b1db      	cbz	r3, 8007e56 <_strtod_l+0x906>
 8007e1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e20:	4213      	tst	r3, r2
 8007e22:	d0ee      	beq.n	8007e02 <_strtod_l+0x8b2>
 8007e24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e26:	4650      	mov	r0, sl
 8007e28:	4659      	mov	r1, fp
 8007e2a:	9a08      	ldr	r2, [sp, #32]
 8007e2c:	b1bb      	cbz	r3, 8007e5e <_strtod_l+0x90e>
 8007e2e:	f7ff fb6d 	bl	800750c <sulp>
 8007e32:	4602      	mov	r2, r0
 8007e34:	460b      	mov	r3, r1
 8007e36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e3a:	f7f8 f997 	bl	800016c <__adddf3>
 8007e3e:	4682      	mov	sl, r0
 8007e40:	468b      	mov	fp, r1
 8007e42:	e7de      	b.n	8007e02 <_strtod_l+0x8b2>
 8007e44:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007e48:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007e4c:	f04f 3aff 	mov.w	sl, #4294967295
 8007e50:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007e54:	e7d5      	b.n	8007e02 <_strtod_l+0x8b2>
 8007e56:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007e58:	ea13 0f0a 	tst.w	r3, sl
 8007e5c:	e7e1      	b.n	8007e22 <_strtod_l+0x8d2>
 8007e5e:	f7ff fb55 	bl	800750c <sulp>
 8007e62:	4602      	mov	r2, r0
 8007e64:	460b      	mov	r3, r1
 8007e66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e6a:	f7f8 f97d 	bl	8000168 <__aeabi_dsub>
 8007e6e:	2200      	movs	r2, #0
 8007e70:	2300      	movs	r3, #0
 8007e72:	4682      	mov	sl, r0
 8007e74:	468b      	mov	fp, r1
 8007e76:	f7f8 fd97 	bl	80009a8 <__aeabi_dcmpeq>
 8007e7a:	2800      	cmp	r0, #0
 8007e7c:	d0c1      	beq.n	8007e02 <_strtod_l+0x8b2>
 8007e7e:	e619      	b.n	8007ab4 <_strtod_l+0x564>
 8007e80:	4641      	mov	r1, r8
 8007e82:	4620      	mov	r0, r4
 8007e84:	f7ff face 	bl	8007424 <__ratio>
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007e8e:	4606      	mov	r6, r0
 8007e90:	460f      	mov	r7, r1
 8007e92:	f7f8 fd9d 	bl	80009d0 <__aeabi_dcmple>
 8007e96:	2800      	cmp	r0, #0
 8007e98:	d06d      	beq.n	8007f76 <_strtod_l+0xa26>
 8007e9a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d178      	bne.n	8007f92 <_strtod_l+0xa42>
 8007ea0:	f1ba 0f00 	cmp.w	sl, #0
 8007ea4:	d156      	bne.n	8007f54 <_strtod_l+0xa04>
 8007ea6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ea8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d158      	bne.n	8007f62 <_strtod_l+0xa12>
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	4630      	mov	r0, r6
 8007eb4:	4639      	mov	r1, r7
 8007eb6:	4b5e      	ldr	r3, [pc, #376]	@ (8008030 <_strtod_l+0xae0>)
 8007eb8:	f7f8 fd80 	bl	80009bc <__aeabi_dcmplt>
 8007ebc:	2800      	cmp	r0, #0
 8007ebe:	d157      	bne.n	8007f70 <_strtod_l+0xa20>
 8007ec0:	4630      	mov	r0, r6
 8007ec2:	4639      	mov	r1, r7
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	4b5b      	ldr	r3, [pc, #364]	@ (8008034 <_strtod_l+0xae4>)
 8007ec8:	f7f8 fb06 	bl	80004d8 <__aeabi_dmul>
 8007ecc:	4606      	mov	r6, r0
 8007ece:	460f      	mov	r7, r1
 8007ed0:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007ed4:	9606      	str	r6, [sp, #24]
 8007ed6:	9307      	str	r3, [sp, #28]
 8007ed8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007edc:	4d51      	ldr	r5, [pc, #324]	@ (8008024 <_strtod_l+0xad4>)
 8007ede:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007ee2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ee4:	401d      	ands	r5, r3
 8007ee6:	4b54      	ldr	r3, [pc, #336]	@ (8008038 <_strtod_l+0xae8>)
 8007ee8:	429d      	cmp	r5, r3
 8007eea:	f040 80ab 	bne.w	8008044 <_strtod_l+0xaf4>
 8007eee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ef0:	4650      	mov	r0, sl
 8007ef2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007ef6:	4659      	mov	r1, fp
 8007ef8:	f7ff f9d4 	bl	80072a4 <__ulp>
 8007efc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f00:	f7f8 faea 	bl	80004d8 <__aeabi_dmul>
 8007f04:	4652      	mov	r2, sl
 8007f06:	465b      	mov	r3, fp
 8007f08:	f7f8 f930 	bl	800016c <__adddf3>
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	4945      	ldr	r1, [pc, #276]	@ (8008024 <_strtod_l+0xad4>)
 8007f10:	4a4a      	ldr	r2, [pc, #296]	@ (800803c <_strtod_l+0xaec>)
 8007f12:	4019      	ands	r1, r3
 8007f14:	4291      	cmp	r1, r2
 8007f16:	4682      	mov	sl, r0
 8007f18:	d942      	bls.n	8007fa0 <_strtod_l+0xa50>
 8007f1a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f1c:	4b43      	ldr	r3, [pc, #268]	@ (800802c <_strtod_l+0xadc>)
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	d103      	bne.n	8007f2a <_strtod_l+0x9da>
 8007f22:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f24:	3301      	adds	r3, #1
 8007f26:	f43f ad32 	beq.w	800798e <_strtod_l+0x43e>
 8007f2a:	f04f 3aff 	mov.w	sl, #4294967295
 8007f2e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800802c <_strtod_l+0xadc>
 8007f32:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f34:	9805      	ldr	r0, [sp, #20]
 8007f36:	f7fe fe89 	bl	8006c4c <_Bfree>
 8007f3a:	4649      	mov	r1, r9
 8007f3c:	9805      	ldr	r0, [sp, #20]
 8007f3e:	f7fe fe85 	bl	8006c4c <_Bfree>
 8007f42:	4641      	mov	r1, r8
 8007f44:	9805      	ldr	r0, [sp, #20]
 8007f46:	f7fe fe81 	bl	8006c4c <_Bfree>
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	9805      	ldr	r0, [sp, #20]
 8007f4e:	f7fe fe7d 	bl	8006c4c <_Bfree>
 8007f52:	e61c      	b.n	8007b8e <_strtod_l+0x63e>
 8007f54:	f1ba 0f01 	cmp.w	sl, #1
 8007f58:	d103      	bne.n	8007f62 <_strtod_l+0xa12>
 8007f5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f43f ada9 	beq.w	8007ab4 <_strtod_l+0x564>
 8007f62:	2200      	movs	r2, #0
 8007f64:	4b36      	ldr	r3, [pc, #216]	@ (8008040 <_strtod_l+0xaf0>)
 8007f66:	2600      	movs	r6, #0
 8007f68:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007f6c:	4f30      	ldr	r7, [pc, #192]	@ (8008030 <_strtod_l+0xae0>)
 8007f6e:	e7b3      	b.n	8007ed8 <_strtod_l+0x988>
 8007f70:	2600      	movs	r6, #0
 8007f72:	4f30      	ldr	r7, [pc, #192]	@ (8008034 <_strtod_l+0xae4>)
 8007f74:	e7ac      	b.n	8007ed0 <_strtod_l+0x980>
 8007f76:	4630      	mov	r0, r6
 8007f78:	4639      	mov	r1, r7
 8007f7a:	4b2e      	ldr	r3, [pc, #184]	@ (8008034 <_strtod_l+0xae4>)
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	f7f8 faab 	bl	80004d8 <__aeabi_dmul>
 8007f82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f84:	4606      	mov	r6, r0
 8007f86:	460f      	mov	r7, r1
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d0a1      	beq.n	8007ed0 <_strtod_l+0x980>
 8007f8c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007f90:	e7a2      	b.n	8007ed8 <_strtod_l+0x988>
 8007f92:	2200      	movs	r2, #0
 8007f94:	4b26      	ldr	r3, [pc, #152]	@ (8008030 <_strtod_l+0xae0>)
 8007f96:	4616      	mov	r6, r2
 8007f98:	461f      	mov	r7, r3
 8007f9a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007f9e:	e79b      	b.n	8007ed8 <_strtod_l+0x988>
 8007fa0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007fa4:	9b08      	ldr	r3, [sp, #32]
 8007fa6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d1c1      	bne.n	8007f32 <_strtod_l+0x9e2>
 8007fae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007fb2:	0d1b      	lsrs	r3, r3, #20
 8007fb4:	051b      	lsls	r3, r3, #20
 8007fb6:	429d      	cmp	r5, r3
 8007fb8:	d1bb      	bne.n	8007f32 <_strtod_l+0x9e2>
 8007fba:	4630      	mov	r0, r6
 8007fbc:	4639      	mov	r1, r7
 8007fbe:	f7f9 f831 	bl	8001024 <__aeabi_d2lz>
 8007fc2:	f7f8 fa5b 	bl	800047c <__aeabi_l2d>
 8007fc6:	4602      	mov	r2, r0
 8007fc8:	460b      	mov	r3, r1
 8007fca:	4630      	mov	r0, r6
 8007fcc:	4639      	mov	r1, r7
 8007fce:	f7f8 f8cb 	bl	8000168 <__aeabi_dsub>
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007fda:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007fde:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fe0:	ea46 060a 	orr.w	r6, r6, sl
 8007fe4:	431e      	orrs	r6, r3
 8007fe6:	d06a      	beq.n	80080be <_strtod_l+0xb6e>
 8007fe8:	a309      	add	r3, pc, #36	@ (adr r3, 8008010 <_strtod_l+0xac0>)
 8007fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fee:	f7f8 fce5 	bl	80009bc <__aeabi_dcmplt>
 8007ff2:	2800      	cmp	r0, #0
 8007ff4:	f47f acd6 	bne.w	80079a4 <_strtod_l+0x454>
 8007ff8:	a307      	add	r3, pc, #28	@ (adr r3, 8008018 <_strtod_l+0xac8>)
 8007ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008002:	f7f8 fcf9 	bl	80009f8 <__aeabi_dcmpgt>
 8008006:	2800      	cmp	r0, #0
 8008008:	d093      	beq.n	8007f32 <_strtod_l+0x9e2>
 800800a:	e4cb      	b.n	80079a4 <_strtod_l+0x454>
 800800c:	f3af 8000 	nop.w
 8008010:	94a03595 	.word	0x94a03595
 8008014:	3fdfffff 	.word	0x3fdfffff
 8008018:	35afe535 	.word	0x35afe535
 800801c:	3fe00000 	.word	0x3fe00000
 8008020:	39500000 	.word	0x39500000
 8008024:	7ff00000 	.word	0x7ff00000
 8008028:	000fffff 	.word	0x000fffff
 800802c:	7fefffff 	.word	0x7fefffff
 8008030:	3ff00000 	.word	0x3ff00000
 8008034:	3fe00000 	.word	0x3fe00000
 8008038:	7fe00000 	.word	0x7fe00000
 800803c:	7c9fffff 	.word	0x7c9fffff
 8008040:	bff00000 	.word	0xbff00000
 8008044:	9b08      	ldr	r3, [sp, #32]
 8008046:	b323      	cbz	r3, 8008092 <_strtod_l+0xb42>
 8008048:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800804c:	d821      	bhi.n	8008092 <_strtod_l+0xb42>
 800804e:	a328      	add	r3, pc, #160	@ (adr r3, 80080f0 <_strtod_l+0xba0>)
 8008050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008054:	4630      	mov	r0, r6
 8008056:	4639      	mov	r1, r7
 8008058:	f7f8 fcba 	bl	80009d0 <__aeabi_dcmple>
 800805c:	b1a0      	cbz	r0, 8008088 <_strtod_l+0xb38>
 800805e:	4639      	mov	r1, r7
 8008060:	4630      	mov	r0, r6
 8008062:	f7f8 fd11 	bl	8000a88 <__aeabi_d2uiz>
 8008066:	2801      	cmp	r0, #1
 8008068:	bf38      	it	cc
 800806a:	2001      	movcc	r0, #1
 800806c:	f7f8 f9ba 	bl	80003e4 <__aeabi_ui2d>
 8008070:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008072:	4606      	mov	r6, r0
 8008074:	460f      	mov	r7, r1
 8008076:	b9fb      	cbnz	r3, 80080b8 <_strtod_l+0xb68>
 8008078:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800807c:	9014      	str	r0, [sp, #80]	@ 0x50
 800807e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008080:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008084:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008088:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800808a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800808e:	1b5b      	subs	r3, r3, r5
 8008090:	9311      	str	r3, [sp, #68]	@ 0x44
 8008092:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008096:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800809a:	f7ff f903 	bl	80072a4 <__ulp>
 800809e:	4602      	mov	r2, r0
 80080a0:	460b      	mov	r3, r1
 80080a2:	4650      	mov	r0, sl
 80080a4:	4659      	mov	r1, fp
 80080a6:	f7f8 fa17 	bl	80004d8 <__aeabi_dmul>
 80080aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80080ae:	f7f8 f85d 	bl	800016c <__adddf3>
 80080b2:	4682      	mov	sl, r0
 80080b4:	468b      	mov	fp, r1
 80080b6:	e775      	b.n	8007fa4 <_strtod_l+0xa54>
 80080b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80080bc:	e7e0      	b.n	8008080 <_strtod_l+0xb30>
 80080be:	a30e      	add	r3, pc, #56	@ (adr r3, 80080f8 <_strtod_l+0xba8>)
 80080c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c4:	f7f8 fc7a 	bl	80009bc <__aeabi_dcmplt>
 80080c8:	e79d      	b.n	8008006 <_strtod_l+0xab6>
 80080ca:	2300      	movs	r3, #0
 80080cc:	930e      	str	r3, [sp, #56]	@ 0x38
 80080ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080d0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80080d2:	6013      	str	r3, [r2, #0]
 80080d4:	f7ff ba79 	b.w	80075ca <_strtod_l+0x7a>
 80080d8:	2a65      	cmp	r2, #101	@ 0x65
 80080da:	f43f ab72 	beq.w	80077c2 <_strtod_l+0x272>
 80080de:	2a45      	cmp	r2, #69	@ 0x45
 80080e0:	f43f ab6f 	beq.w	80077c2 <_strtod_l+0x272>
 80080e4:	2301      	movs	r3, #1
 80080e6:	f7ff bbaa 	b.w	800783e <_strtod_l+0x2ee>
 80080ea:	bf00      	nop
 80080ec:	f3af 8000 	nop.w
 80080f0:	ffc00000 	.word	0xffc00000
 80080f4:	41dfffff 	.word	0x41dfffff
 80080f8:	94a03595 	.word	0x94a03595
 80080fc:	3fcfffff 	.word	0x3fcfffff

08008100 <_strtod_r>:
 8008100:	4b01      	ldr	r3, [pc, #4]	@ (8008108 <_strtod_r+0x8>)
 8008102:	f7ff ba25 	b.w	8007550 <_strtod_l>
 8008106:	bf00      	nop
 8008108:	20000080 	.word	0x20000080

0800810c <_strtol_l.isra.0>:
 800810c:	2b24      	cmp	r3, #36	@ 0x24
 800810e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008112:	4686      	mov	lr, r0
 8008114:	4690      	mov	r8, r2
 8008116:	d801      	bhi.n	800811c <_strtol_l.isra.0+0x10>
 8008118:	2b01      	cmp	r3, #1
 800811a:	d106      	bne.n	800812a <_strtol_l.isra.0+0x1e>
 800811c:	f7fd fdac 	bl	8005c78 <__errno>
 8008120:	2316      	movs	r3, #22
 8008122:	6003      	str	r3, [r0, #0]
 8008124:	2000      	movs	r0, #0
 8008126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800812a:	460d      	mov	r5, r1
 800812c:	4833      	ldr	r0, [pc, #204]	@ (80081fc <_strtol_l.isra.0+0xf0>)
 800812e:	462a      	mov	r2, r5
 8008130:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008134:	5d06      	ldrb	r6, [r0, r4]
 8008136:	f016 0608 	ands.w	r6, r6, #8
 800813a:	d1f8      	bne.n	800812e <_strtol_l.isra.0+0x22>
 800813c:	2c2d      	cmp	r4, #45	@ 0x2d
 800813e:	d110      	bne.n	8008162 <_strtol_l.isra.0+0x56>
 8008140:	2601      	movs	r6, #1
 8008142:	782c      	ldrb	r4, [r5, #0]
 8008144:	1c95      	adds	r5, r2, #2
 8008146:	f033 0210 	bics.w	r2, r3, #16
 800814a:	d115      	bne.n	8008178 <_strtol_l.isra.0+0x6c>
 800814c:	2c30      	cmp	r4, #48	@ 0x30
 800814e:	d10d      	bne.n	800816c <_strtol_l.isra.0+0x60>
 8008150:	782a      	ldrb	r2, [r5, #0]
 8008152:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008156:	2a58      	cmp	r2, #88	@ 0x58
 8008158:	d108      	bne.n	800816c <_strtol_l.isra.0+0x60>
 800815a:	786c      	ldrb	r4, [r5, #1]
 800815c:	3502      	adds	r5, #2
 800815e:	2310      	movs	r3, #16
 8008160:	e00a      	b.n	8008178 <_strtol_l.isra.0+0x6c>
 8008162:	2c2b      	cmp	r4, #43	@ 0x2b
 8008164:	bf04      	itt	eq
 8008166:	782c      	ldrbeq	r4, [r5, #0]
 8008168:	1c95      	addeq	r5, r2, #2
 800816a:	e7ec      	b.n	8008146 <_strtol_l.isra.0+0x3a>
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1f6      	bne.n	800815e <_strtol_l.isra.0+0x52>
 8008170:	2c30      	cmp	r4, #48	@ 0x30
 8008172:	bf14      	ite	ne
 8008174:	230a      	movne	r3, #10
 8008176:	2308      	moveq	r3, #8
 8008178:	2200      	movs	r2, #0
 800817a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800817e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008182:	fbbc f9f3 	udiv	r9, ip, r3
 8008186:	4610      	mov	r0, r2
 8008188:	fb03 ca19 	mls	sl, r3, r9, ip
 800818c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008190:	2f09      	cmp	r7, #9
 8008192:	d80f      	bhi.n	80081b4 <_strtol_l.isra.0+0xa8>
 8008194:	463c      	mov	r4, r7
 8008196:	42a3      	cmp	r3, r4
 8008198:	dd1b      	ble.n	80081d2 <_strtol_l.isra.0+0xc6>
 800819a:	1c57      	adds	r7, r2, #1
 800819c:	d007      	beq.n	80081ae <_strtol_l.isra.0+0xa2>
 800819e:	4581      	cmp	r9, r0
 80081a0:	d314      	bcc.n	80081cc <_strtol_l.isra.0+0xc0>
 80081a2:	d101      	bne.n	80081a8 <_strtol_l.isra.0+0x9c>
 80081a4:	45a2      	cmp	sl, r4
 80081a6:	db11      	blt.n	80081cc <_strtol_l.isra.0+0xc0>
 80081a8:	2201      	movs	r2, #1
 80081aa:	fb00 4003 	mla	r0, r0, r3, r4
 80081ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081b2:	e7eb      	b.n	800818c <_strtol_l.isra.0+0x80>
 80081b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80081b8:	2f19      	cmp	r7, #25
 80081ba:	d801      	bhi.n	80081c0 <_strtol_l.isra.0+0xb4>
 80081bc:	3c37      	subs	r4, #55	@ 0x37
 80081be:	e7ea      	b.n	8008196 <_strtol_l.isra.0+0x8a>
 80081c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80081c4:	2f19      	cmp	r7, #25
 80081c6:	d804      	bhi.n	80081d2 <_strtol_l.isra.0+0xc6>
 80081c8:	3c57      	subs	r4, #87	@ 0x57
 80081ca:	e7e4      	b.n	8008196 <_strtol_l.isra.0+0x8a>
 80081cc:	f04f 32ff 	mov.w	r2, #4294967295
 80081d0:	e7ed      	b.n	80081ae <_strtol_l.isra.0+0xa2>
 80081d2:	1c53      	adds	r3, r2, #1
 80081d4:	d108      	bne.n	80081e8 <_strtol_l.isra.0+0xdc>
 80081d6:	2322      	movs	r3, #34	@ 0x22
 80081d8:	4660      	mov	r0, ip
 80081da:	f8ce 3000 	str.w	r3, [lr]
 80081de:	f1b8 0f00 	cmp.w	r8, #0
 80081e2:	d0a0      	beq.n	8008126 <_strtol_l.isra.0+0x1a>
 80081e4:	1e69      	subs	r1, r5, #1
 80081e6:	e006      	b.n	80081f6 <_strtol_l.isra.0+0xea>
 80081e8:	b106      	cbz	r6, 80081ec <_strtol_l.isra.0+0xe0>
 80081ea:	4240      	negs	r0, r0
 80081ec:	f1b8 0f00 	cmp.w	r8, #0
 80081f0:	d099      	beq.n	8008126 <_strtol_l.isra.0+0x1a>
 80081f2:	2a00      	cmp	r2, #0
 80081f4:	d1f6      	bne.n	80081e4 <_strtol_l.isra.0+0xd8>
 80081f6:	f8c8 1000 	str.w	r1, [r8]
 80081fa:	e794      	b.n	8008126 <_strtol_l.isra.0+0x1a>
 80081fc:	0800a089 	.word	0x0800a089

08008200 <_strtol_r>:
 8008200:	f7ff bf84 	b.w	800810c <_strtol_l.isra.0>

08008204 <__ssputs_r>:
 8008204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008208:	461f      	mov	r7, r3
 800820a:	688e      	ldr	r6, [r1, #8]
 800820c:	4682      	mov	sl, r0
 800820e:	42be      	cmp	r6, r7
 8008210:	460c      	mov	r4, r1
 8008212:	4690      	mov	r8, r2
 8008214:	680b      	ldr	r3, [r1, #0]
 8008216:	d82d      	bhi.n	8008274 <__ssputs_r+0x70>
 8008218:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800821c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008220:	d026      	beq.n	8008270 <__ssputs_r+0x6c>
 8008222:	6965      	ldr	r5, [r4, #20]
 8008224:	6909      	ldr	r1, [r1, #16]
 8008226:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800822a:	eba3 0901 	sub.w	r9, r3, r1
 800822e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008232:	1c7b      	adds	r3, r7, #1
 8008234:	444b      	add	r3, r9
 8008236:	106d      	asrs	r5, r5, #1
 8008238:	429d      	cmp	r5, r3
 800823a:	bf38      	it	cc
 800823c:	461d      	movcc	r5, r3
 800823e:	0553      	lsls	r3, r2, #21
 8008240:	d527      	bpl.n	8008292 <__ssputs_r+0x8e>
 8008242:	4629      	mov	r1, r5
 8008244:	f7fe fc36 	bl	8006ab4 <_malloc_r>
 8008248:	4606      	mov	r6, r0
 800824a:	b360      	cbz	r0, 80082a6 <__ssputs_r+0xa2>
 800824c:	464a      	mov	r2, r9
 800824e:	6921      	ldr	r1, [r4, #16]
 8008250:	f7fd fd4d 	bl	8005cee <memcpy>
 8008254:	89a3      	ldrh	r3, [r4, #12]
 8008256:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800825a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800825e:	81a3      	strh	r3, [r4, #12]
 8008260:	6126      	str	r6, [r4, #16]
 8008262:	444e      	add	r6, r9
 8008264:	6026      	str	r6, [r4, #0]
 8008266:	463e      	mov	r6, r7
 8008268:	6165      	str	r5, [r4, #20]
 800826a:	eba5 0509 	sub.w	r5, r5, r9
 800826e:	60a5      	str	r5, [r4, #8]
 8008270:	42be      	cmp	r6, r7
 8008272:	d900      	bls.n	8008276 <__ssputs_r+0x72>
 8008274:	463e      	mov	r6, r7
 8008276:	4632      	mov	r2, r6
 8008278:	4641      	mov	r1, r8
 800827a:	6820      	ldr	r0, [r4, #0]
 800827c:	f000 fd4d 	bl	8008d1a <memmove>
 8008280:	2000      	movs	r0, #0
 8008282:	68a3      	ldr	r3, [r4, #8]
 8008284:	1b9b      	subs	r3, r3, r6
 8008286:	60a3      	str	r3, [r4, #8]
 8008288:	6823      	ldr	r3, [r4, #0]
 800828a:	4433      	add	r3, r6
 800828c:	6023      	str	r3, [r4, #0]
 800828e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008292:	462a      	mov	r2, r5
 8008294:	f001 f901 	bl	800949a <_realloc_r>
 8008298:	4606      	mov	r6, r0
 800829a:	2800      	cmp	r0, #0
 800829c:	d1e0      	bne.n	8008260 <__ssputs_r+0x5c>
 800829e:	4650      	mov	r0, sl
 80082a0:	6921      	ldr	r1, [r4, #16]
 80082a2:	f7fe fb95 	bl	80069d0 <_free_r>
 80082a6:	230c      	movs	r3, #12
 80082a8:	f8ca 3000 	str.w	r3, [sl]
 80082ac:	89a3      	ldrh	r3, [r4, #12]
 80082ae:	f04f 30ff 	mov.w	r0, #4294967295
 80082b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082b6:	81a3      	strh	r3, [r4, #12]
 80082b8:	e7e9      	b.n	800828e <__ssputs_r+0x8a>
	...

080082bc <_svfiprintf_r>:
 80082bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c0:	4698      	mov	r8, r3
 80082c2:	898b      	ldrh	r3, [r1, #12]
 80082c4:	4607      	mov	r7, r0
 80082c6:	061b      	lsls	r3, r3, #24
 80082c8:	460d      	mov	r5, r1
 80082ca:	4614      	mov	r4, r2
 80082cc:	b09d      	sub	sp, #116	@ 0x74
 80082ce:	d510      	bpl.n	80082f2 <_svfiprintf_r+0x36>
 80082d0:	690b      	ldr	r3, [r1, #16]
 80082d2:	b973      	cbnz	r3, 80082f2 <_svfiprintf_r+0x36>
 80082d4:	2140      	movs	r1, #64	@ 0x40
 80082d6:	f7fe fbed 	bl	8006ab4 <_malloc_r>
 80082da:	6028      	str	r0, [r5, #0]
 80082dc:	6128      	str	r0, [r5, #16]
 80082de:	b930      	cbnz	r0, 80082ee <_svfiprintf_r+0x32>
 80082e0:	230c      	movs	r3, #12
 80082e2:	603b      	str	r3, [r7, #0]
 80082e4:	f04f 30ff 	mov.w	r0, #4294967295
 80082e8:	b01d      	add	sp, #116	@ 0x74
 80082ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ee:	2340      	movs	r3, #64	@ 0x40
 80082f0:	616b      	str	r3, [r5, #20]
 80082f2:	2300      	movs	r3, #0
 80082f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80082f6:	2320      	movs	r3, #32
 80082f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082fc:	2330      	movs	r3, #48	@ 0x30
 80082fe:	f04f 0901 	mov.w	r9, #1
 8008302:	f8cd 800c 	str.w	r8, [sp, #12]
 8008306:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80084a0 <_svfiprintf_r+0x1e4>
 800830a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800830e:	4623      	mov	r3, r4
 8008310:	469a      	mov	sl, r3
 8008312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008316:	b10a      	cbz	r2, 800831c <_svfiprintf_r+0x60>
 8008318:	2a25      	cmp	r2, #37	@ 0x25
 800831a:	d1f9      	bne.n	8008310 <_svfiprintf_r+0x54>
 800831c:	ebba 0b04 	subs.w	fp, sl, r4
 8008320:	d00b      	beq.n	800833a <_svfiprintf_r+0x7e>
 8008322:	465b      	mov	r3, fp
 8008324:	4622      	mov	r2, r4
 8008326:	4629      	mov	r1, r5
 8008328:	4638      	mov	r0, r7
 800832a:	f7ff ff6b 	bl	8008204 <__ssputs_r>
 800832e:	3001      	adds	r0, #1
 8008330:	f000 80a7 	beq.w	8008482 <_svfiprintf_r+0x1c6>
 8008334:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008336:	445a      	add	r2, fp
 8008338:	9209      	str	r2, [sp, #36]	@ 0x24
 800833a:	f89a 3000 	ldrb.w	r3, [sl]
 800833e:	2b00      	cmp	r3, #0
 8008340:	f000 809f 	beq.w	8008482 <_svfiprintf_r+0x1c6>
 8008344:	2300      	movs	r3, #0
 8008346:	f04f 32ff 	mov.w	r2, #4294967295
 800834a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800834e:	f10a 0a01 	add.w	sl, sl, #1
 8008352:	9304      	str	r3, [sp, #16]
 8008354:	9307      	str	r3, [sp, #28]
 8008356:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800835a:	931a      	str	r3, [sp, #104]	@ 0x68
 800835c:	4654      	mov	r4, sl
 800835e:	2205      	movs	r2, #5
 8008360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008364:	484e      	ldr	r0, [pc, #312]	@ (80084a0 <_svfiprintf_r+0x1e4>)
 8008366:	f7fd fcb4 	bl	8005cd2 <memchr>
 800836a:	9a04      	ldr	r2, [sp, #16]
 800836c:	b9d8      	cbnz	r0, 80083a6 <_svfiprintf_r+0xea>
 800836e:	06d0      	lsls	r0, r2, #27
 8008370:	bf44      	itt	mi
 8008372:	2320      	movmi	r3, #32
 8008374:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008378:	0711      	lsls	r1, r2, #28
 800837a:	bf44      	itt	mi
 800837c:	232b      	movmi	r3, #43	@ 0x2b
 800837e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008382:	f89a 3000 	ldrb.w	r3, [sl]
 8008386:	2b2a      	cmp	r3, #42	@ 0x2a
 8008388:	d015      	beq.n	80083b6 <_svfiprintf_r+0xfa>
 800838a:	4654      	mov	r4, sl
 800838c:	2000      	movs	r0, #0
 800838e:	f04f 0c0a 	mov.w	ip, #10
 8008392:	9a07      	ldr	r2, [sp, #28]
 8008394:	4621      	mov	r1, r4
 8008396:	f811 3b01 	ldrb.w	r3, [r1], #1
 800839a:	3b30      	subs	r3, #48	@ 0x30
 800839c:	2b09      	cmp	r3, #9
 800839e:	d94b      	bls.n	8008438 <_svfiprintf_r+0x17c>
 80083a0:	b1b0      	cbz	r0, 80083d0 <_svfiprintf_r+0x114>
 80083a2:	9207      	str	r2, [sp, #28]
 80083a4:	e014      	b.n	80083d0 <_svfiprintf_r+0x114>
 80083a6:	eba0 0308 	sub.w	r3, r0, r8
 80083aa:	fa09 f303 	lsl.w	r3, r9, r3
 80083ae:	4313      	orrs	r3, r2
 80083b0:	46a2      	mov	sl, r4
 80083b2:	9304      	str	r3, [sp, #16]
 80083b4:	e7d2      	b.n	800835c <_svfiprintf_r+0xa0>
 80083b6:	9b03      	ldr	r3, [sp, #12]
 80083b8:	1d19      	adds	r1, r3, #4
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	9103      	str	r1, [sp, #12]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	bfbb      	ittet	lt
 80083c2:	425b      	neglt	r3, r3
 80083c4:	f042 0202 	orrlt.w	r2, r2, #2
 80083c8:	9307      	strge	r3, [sp, #28]
 80083ca:	9307      	strlt	r3, [sp, #28]
 80083cc:	bfb8      	it	lt
 80083ce:	9204      	strlt	r2, [sp, #16]
 80083d0:	7823      	ldrb	r3, [r4, #0]
 80083d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80083d4:	d10a      	bne.n	80083ec <_svfiprintf_r+0x130>
 80083d6:	7863      	ldrb	r3, [r4, #1]
 80083d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80083da:	d132      	bne.n	8008442 <_svfiprintf_r+0x186>
 80083dc:	9b03      	ldr	r3, [sp, #12]
 80083de:	3402      	adds	r4, #2
 80083e0:	1d1a      	adds	r2, r3, #4
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	9203      	str	r2, [sp, #12]
 80083e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80083ea:	9305      	str	r3, [sp, #20]
 80083ec:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80084a4 <_svfiprintf_r+0x1e8>
 80083f0:	2203      	movs	r2, #3
 80083f2:	4650      	mov	r0, sl
 80083f4:	7821      	ldrb	r1, [r4, #0]
 80083f6:	f7fd fc6c 	bl	8005cd2 <memchr>
 80083fa:	b138      	cbz	r0, 800840c <_svfiprintf_r+0x150>
 80083fc:	2240      	movs	r2, #64	@ 0x40
 80083fe:	9b04      	ldr	r3, [sp, #16]
 8008400:	eba0 000a 	sub.w	r0, r0, sl
 8008404:	4082      	lsls	r2, r0
 8008406:	4313      	orrs	r3, r2
 8008408:	3401      	adds	r4, #1
 800840a:	9304      	str	r3, [sp, #16]
 800840c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008410:	2206      	movs	r2, #6
 8008412:	4825      	ldr	r0, [pc, #148]	@ (80084a8 <_svfiprintf_r+0x1ec>)
 8008414:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008418:	f7fd fc5b 	bl	8005cd2 <memchr>
 800841c:	2800      	cmp	r0, #0
 800841e:	d036      	beq.n	800848e <_svfiprintf_r+0x1d2>
 8008420:	4b22      	ldr	r3, [pc, #136]	@ (80084ac <_svfiprintf_r+0x1f0>)
 8008422:	bb1b      	cbnz	r3, 800846c <_svfiprintf_r+0x1b0>
 8008424:	9b03      	ldr	r3, [sp, #12]
 8008426:	3307      	adds	r3, #7
 8008428:	f023 0307 	bic.w	r3, r3, #7
 800842c:	3308      	adds	r3, #8
 800842e:	9303      	str	r3, [sp, #12]
 8008430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008432:	4433      	add	r3, r6
 8008434:	9309      	str	r3, [sp, #36]	@ 0x24
 8008436:	e76a      	b.n	800830e <_svfiprintf_r+0x52>
 8008438:	460c      	mov	r4, r1
 800843a:	2001      	movs	r0, #1
 800843c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008440:	e7a8      	b.n	8008394 <_svfiprintf_r+0xd8>
 8008442:	2300      	movs	r3, #0
 8008444:	f04f 0c0a 	mov.w	ip, #10
 8008448:	4619      	mov	r1, r3
 800844a:	3401      	adds	r4, #1
 800844c:	9305      	str	r3, [sp, #20]
 800844e:	4620      	mov	r0, r4
 8008450:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008454:	3a30      	subs	r2, #48	@ 0x30
 8008456:	2a09      	cmp	r2, #9
 8008458:	d903      	bls.n	8008462 <_svfiprintf_r+0x1a6>
 800845a:	2b00      	cmp	r3, #0
 800845c:	d0c6      	beq.n	80083ec <_svfiprintf_r+0x130>
 800845e:	9105      	str	r1, [sp, #20]
 8008460:	e7c4      	b.n	80083ec <_svfiprintf_r+0x130>
 8008462:	4604      	mov	r4, r0
 8008464:	2301      	movs	r3, #1
 8008466:	fb0c 2101 	mla	r1, ip, r1, r2
 800846a:	e7f0      	b.n	800844e <_svfiprintf_r+0x192>
 800846c:	ab03      	add	r3, sp, #12
 800846e:	9300      	str	r3, [sp, #0]
 8008470:	462a      	mov	r2, r5
 8008472:	4638      	mov	r0, r7
 8008474:	4b0e      	ldr	r3, [pc, #56]	@ (80084b0 <_svfiprintf_r+0x1f4>)
 8008476:	a904      	add	r1, sp, #16
 8008478:	f7fc fc5a 	bl	8004d30 <_printf_float>
 800847c:	1c42      	adds	r2, r0, #1
 800847e:	4606      	mov	r6, r0
 8008480:	d1d6      	bne.n	8008430 <_svfiprintf_r+0x174>
 8008482:	89ab      	ldrh	r3, [r5, #12]
 8008484:	065b      	lsls	r3, r3, #25
 8008486:	f53f af2d 	bmi.w	80082e4 <_svfiprintf_r+0x28>
 800848a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800848c:	e72c      	b.n	80082e8 <_svfiprintf_r+0x2c>
 800848e:	ab03      	add	r3, sp, #12
 8008490:	9300      	str	r3, [sp, #0]
 8008492:	462a      	mov	r2, r5
 8008494:	4638      	mov	r0, r7
 8008496:	4b06      	ldr	r3, [pc, #24]	@ (80084b0 <_svfiprintf_r+0x1f4>)
 8008498:	a904      	add	r1, sp, #16
 800849a:	f7fc fee7 	bl	800526c <_printf_i>
 800849e:	e7ed      	b.n	800847c <_svfiprintf_r+0x1c0>
 80084a0:	08009e65 	.word	0x08009e65
 80084a4:	08009e6b 	.word	0x08009e6b
 80084a8:	08009e6f 	.word	0x08009e6f
 80084ac:	08004d31 	.word	0x08004d31
 80084b0:	08008205 	.word	0x08008205

080084b4 <_sungetc_r>:
 80084b4:	b538      	push	{r3, r4, r5, lr}
 80084b6:	1c4b      	adds	r3, r1, #1
 80084b8:	4614      	mov	r4, r2
 80084ba:	d103      	bne.n	80084c4 <_sungetc_r+0x10>
 80084bc:	f04f 35ff 	mov.w	r5, #4294967295
 80084c0:	4628      	mov	r0, r5
 80084c2:	bd38      	pop	{r3, r4, r5, pc}
 80084c4:	8993      	ldrh	r3, [r2, #12]
 80084c6:	b2cd      	uxtb	r5, r1
 80084c8:	f023 0320 	bic.w	r3, r3, #32
 80084cc:	8193      	strh	r3, [r2, #12]
 80084ce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80084d0:	6852      	ldr	r2, [r2, #4]
 80084d2:	b18b      	cbz	r3, 80084f8 <_sungetc_r+0x44>
 80084d4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80084d6:	4293      	cmp	r3, r2
 80084d8:	dd08      	ble.n	80084ec <_sungetc_r+0x38>
 80084da:	6823      	ldr	r3, [r4, #0]
 80084dc:	1e5a      	subs	r2, r3, #1
 80084de:	6022      	str	r2, [r4, #0]
 80084e0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80084e4:	6863      	ldr	r3, [r4, #4]
 80084e6:	3301      	adds	r3, #1
 80084e8:	6063      	str	r3, [r4, #4]
 80084ea:	e7e9      	b.n	80084c0 <_sungetc_r+0xc>
 80084ec:	4621      	mov	r1, r4
 80084ee:	f000 fbdc 	bl	8008caa <__submore>
 80084f2:	2800      	cmp	r0, #0
 80084f4:	d0f1      	beq.n	80084da <_sungetc_r+0x26>
 80084f6:	e7e1      	b.n	80084bc <_sungetc_r+0x8>
 80084f8:	6921      	ldr	r1, [r4, #16]
 80084fa:	6823      	ldr	r3, [r4, #0]
 80084fc:	b151      	cbz	r1, 8008514 <_sungetc_r+0x60>
 80084fe:	4299      	cmp	r1, r3
 8008500:	d208      	bcs.n	8008514 <_sungetc_r+0x60>
 8008502:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008506:	42a9      	cmp	r1, r5
 8008508:	d104      	bne.n	8008514 <_sungetc_r+0x60>
 800850a:	3b01      	subs	r3, #1
 800850c:	3201      	adds	r2, #1
 800850e:	6023      	str	r3, [r4, #0]
 8008510:	6062      	str	r2, [r4, #4]
 8008512:	e7d5      	b.n	80084c0 <_sungetc_r+0xc>
 8008514:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008518:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800851c:	6363      	str	r3, [r4, #52]	@ 0x34
 800851e:	2303      	movs	r3, #3
 8008520:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008522:	4623      	mov	r3, r4
 8008524:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008528:	6023      	str	r3, [r4, #0]
 800852a:	2301      	movs	r3, #1
 800852c:	e7dc      	b.n	80084e8 <_sungetc_r+0x34>

0800852e <__ssrefill_r>:
 800852e:	b510      	push	{r4, lr}
 8008530:	460c      	mov	r4, r1
 8008532:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008534:	b169      	cbz	r1, 8008552 <__ssrefill_r+0x24>
 8008536:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800853a:	4299      	cmp	r1, r3
 800853c:	d001      	beq.n	8008542 <__ssrefill_r+0x14>
 800853e:	f7fe fa47 	bl	80069d0 <_free_r>
 8008542:	2000      	movs	r0, #0
 8008544:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008546:	6360      	str	r0, [r4, #52]	@ 0x34
 8008548:	6063      	str	r3, [r4, #4]
 800854a:	b113      	cbz	r3, 8008552 <__ssrefill_r+0x24>
 800854c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800854e:	6023      	str	r3, [r4, #0]
 8008550:	bd10      	pop	{r4, pc}
 8008552:	6923      	ldr	r3, [r4, #16]
 8008554:	f04f 30ff 	mov.w	r0, #4294967295
 8008558:	6023      	str	r3, [r4, #0]
 800855a:	2300      	movs	r3, #0
 800855c:	6063      	str	r3, [r4, #4]
 800855e:	89a3      	ldrh	r3, [r4, #12]
 8008560:	f043 0320 	orr.w	r3, r3, #32
 8008564:	81a3      	strh	r3, [r4, #12]
 8008566:	e7f3      	b.n	8008550 <__ssrefill_r+0x22>

08008568 <__ssvfiscanf_r>:
 8008568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800856c:	460c      	mov	r4, r1
 800856e:	2100      	movs	r1, #0
 8008570:	4606      	mov	r6, r0
 8008572:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8008576:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800857a:	49ab      	ldr	r1, [pc, #684]	@ (8008828 <__ssvfiscanf_r+0x2c0>)
 800857c:	f10d 0804 	add.w	r8, sp, #4
 8008580:	91a0      	str	r1, [sp, #640]	@ 0x280
 8008582:	49aa      	ldr	r1, [pc, #680]	@ (800882c <__ssvfiscanf_r+0x2c4>)
 8008584:	4faa      	ldr	r7, [pc, #680]	@ (8008830 <__ssvfiscanf_r+0x2c8>)
 8008586:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800858a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800858c:	9300      	str	r3, [sp, #0]
 800858e:	f892 9000 	ldrb.w	r9, [r2]
 8008592:	f1b9 0f00 	cmp.w	r9, #0
 8008596:	f000 8159 	beq.w	800884c <__ssvfiscanf_r+0x2e4>
 800859a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800859e:	1c55      	adds	r5, r2, #1
 80085a0:	f013 0308 	ands.w	r3, r3, #8
 80085a4:	d019      	beq.n	80085da <__ssvfiscanf_r+0x72>
 80085a6:	6863      	ldr	r3, [r4, #4]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	dd0f      	ble.n	80085cc <__ssvfiscanf_r+0x64>
 80085ac:	6823      	ldr	r3, [r4, #0]
 80085ae:	781a      	ldrb	r2, [r3, #0]
 80085b0:	5cba      	ldrb	r2, [r7, r2]
 80085b2:	0712      	lsls	r2, r2, #28
 80085b4:	d401      	bmi.n	80085ba <__ssvfiscanf_r+0x52>
 80085b6:	462a      	mov	r2, r5
 80085b8:	e7e9      	b.n	800858e <__ssvfiscanf_r+0x26>
 80085ba:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80085bc:	3301      	adds	r3, #1
 80085be:	3201      	adds	r2, #1
 80085c0:	9245      	str	r2, [sp, #276]	@ 0x114
 80085c2:	6862      	ldr	r2, [r4, #4]
 80085c4:	6023      	str	r3, [r4, #0]
 80085c6:	3a01      	subs	r2, #1
 80085c8:	6062      	str	r2, [r4, #4]
 80085ca:	e7ec      	b.n	80085a6 <__ssvfiscanf_r+0x3e>
 80085cc:	4621      	mov	r1, r4
 80085ce:	4630      	mov	r0, r6
 80085d0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80085d2:	4798      	blx	r3
 80085d4:	2800      	cmp	r0, #0
 80085d6:	d0e9      	beq.n	80085ac <__ssvfiscanf_r+0x44>
 80085d8:	e7ed      	b.n	80085b6 <__ssvfiscanf_r+0x4e>
 80085da:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80085de:	f040 8086 	bne.w	80086ee <__ssvfiscanf_r+0x186>
 80085e2:	9341      	str	r3, [sp, #260]	@ 0x104
 80085e4:	9343      	str	r3, [sp, #268]	@ 0x10c
 80085e6:	7853      	ldrb	r3, [r2, #1]
 80085e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80085ea:	bf04      	itt	eq
 80085ec:	2310      	moveq	r3, #16
 80085ee:	1c95      	addeq	r5, r2, #2
 80085f0:	f04f 020a 	mov.w	r2, #10
 80085f4:	bf08      	it	eq
 80085f6:	9341      	streq	r3, [sp, #260]	@ 0x104
 80085f8:	46aa      	mov	sl, r5
 80085fa:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80085fe:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8008602:	2b09      	cmp	r3, #9
 8008604:	d91e      	bls.n	8008644 <__ssvfiscanf_r+0xdc>
 8008606:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 8008834 <__ssvfiscanf_r+0x2cc>
 800860a:	2203      	movs	r2, #3
 800860c:	4658      	mov	r0, fp
 800860e:	f7fd fb60 	bl	8005cd2 <memchr>
 8008612:	b138      	cbz	r0, 8008624 <__ssvfiscanf_r+0xbc>
 8008614:	2301      	movs	r3, #1
 8008616:	4655      	mov	r5, sl
 8008618:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800861a:	eba0 000b 	sub.w	r0, r0, fp
 800861e:	4083      	lsls	r3, r0
 8008620:	4313      	orrs	r3, r2
 8008622:	9341      	str	r3, [sp, #260]	@ 0x104
 8008624:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008628:	2b78      	cmp	r3, #120	@ 0x78
 800862a:	d806      	bhi.n	800863a <__ssvfiscanf_r+0xd2>
 800862c:	2b57      	cmp	r3, #87	@ 0x57
 800862e:	d810      	bhi.n	8008652 <__ssvfiscanf_r+0xea>
 8008630:	2b25      	cmp	r3, #37	@ 0x25
 8008632:	d05c      	beq.n	80086ee <__ssvfiscanf_r+0x186>
 8008634:	d856      	bhi.n	80086e4 <__ssvfiscanf_r+0x17c>
 8008636:	2b00      	cmp	r3, #0
 8008638:	d074      	beq.n	8008724 <__ssvfiscanf_r+0x1bc>
 800863a:	2303      	movs	r3, #3
 800863c:	9347      	str	r3, [sp, #284]	@ 0x11c
 800863e:	230a      	movs	r3, #10
 8008640:	9342      	str	r3, [sp, #264]	@ 0x108
 8008642:	e087      	b.n	8008754 <__ssvfiscanf_r+0x1ec>
 8008644:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8008646:	4655      	mov	r5, sl
 8008648:	fb02 1103 	mla	r1, r2, r3, r1
 800864c:	3930      	subs	r1, #48	@ 0x30
 800864e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008650:	e7d2      	b.n	80085f8 <__ssvfiscanf_r+0x90>
 8008652:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8008656:	2a20      	cmp	r2, #32
 8008658:	d8ef      	bhi.n	800863a <__ssvfiscanf_r+0xd2>
 800865a:	a101      	add	r1, pc, #4	@ (adr r1, 8008660 <__ssvfiscanf_r+0xf8>)
 800865c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008660:	08008733 	.word	0x08008733
 8008664:	0800863b 	.word	0x0800863b
 8008668:	0800863b 	.word	0x0800863b
 800866c:	0800878d 	.word	0x0800878d
 8008670:	0800863b 	.word	0x0800863b
 8008674:	0800863b 	.word	0x0800863b
 8008678:	0800863b 	.word	0x0800863b
 800867c:	0800863b 	.word	0x0800863b
 8008680:	0800863b 	.word	0x0800863b
 8008684:	0800863b 	.word	0x0800863b
 8008688:	0800863b 	.word	0x0800863b
 800868c:	080087a3 	.word	0x080087a3
 8008690:	08008789 	.word	0x08008789
 8008694:	080086eb 	.word	0x080086eb
 8008698:	080086eb 	.word	0x080086eb
 800869c:	080086eb 	.word	0x080086eb
 80086a0:	0800863b 	.word	0x0800863b
 80086a4:	08008745 	.word	0x08008745
 80086a8:	0800863b 	.word	0x0800863b
 80086ac:	0800863b 	.word	0x0800863b
 80086b0:	0800863b 	.word	0x0800863b
 80086b4:	0800863b 	.word	0x0800863b
 80086b8:	080087b3 	.word	0x080087b3
 80086bc:	0800874d 	.word	0x0800874d
 80086c0:	0800872b 	.word	0x0800872b
 80086c4:	0800863b 	.word	0x0800863b
 80086c8:	0800863b 	.word	0x0800863b
 80086cc:	080087af 	.word	0x080087af
 80086d0:	0800863b 	.word	0x0800863b
 80086d4:	08008789 	.word	0x08008789
 80086d8:	0800863b 	.word	0x0800863b
 80086dc:	0800863b 	.word	0x0800863b
 80086e0:	08008733 	.word	0x08008733
 80086e4:	3b45      	subs	r3, #69	@ 0x45
 80086e6:	2b02      	cmp	r3, #2
 80086e8:	d8a7      	bhi.n	800863a <__ssvfiscanf_r+0xd2>
 80086ea:	2305      	movs	r3, #5
 80086ec:	e031      	b.n	8008752 <__ssvfiscanf_r+0x1ea>
 80086ee:	6863      	ldr	r3, [r4, #4]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	dd0d      	ble.n	8008710 <__ssvfiscanf_r+0x1a8>
 80086f4:	6823      	ldr	r3, [r4, #0]
 80086f6:	781a      	ldrb	r2, [r3, #0]
 80086f8:	454a      	cmp	r2, r9
 80086fa:	f040 80a7 	bne.w	800884c <__ssvfiscanf_r+0x2e4>
 80086fe:	3301      	adds	r3, #1
 8008700:	6862      	ldr	r2, [r4, #4]
 8008702:	6023      	str	r3, [r4, #0]
 8008704:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8008706:	3a01      	subs	r2, #1
 8008708:	3301      	adds	r3, #1
 800870a:	6062      	str	r2, [r4, #4]
 800870c:	9345      	str	r3, [sp, #276]	@ 0x114
 800870e:	e752      	b.n	80085b6 <__ssvfiscanf_r+0x4e>
 8008710:	4621      	mov	r1, r4
 8008712:	4630      	mov	r0, r6
 8008714:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008716:	4798      	blx	r3
 8008718:	2800      	cmp	r0, #0
 800871a:	d0eb      	beq.n	80086f4 <__ssvfiscanf_r+0x18c>
 800871c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800871e:	2800      	cmp	r0, #0
 8008720:	f040 808c 	bne.w	800883c <__ssvfiscanf_r+0x2d4>
 8008724:	f04f 30ff 	mov.w	r0, #4294967295
 8008728:	e08c      	b.n	8008844 <__ssvfiscanf_r+0x2dc>
 800872a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800872c:	f042 0220 	orr.w	r2, r2, #32
 8008730:	9241      	str	r2, [sp, #260]	@ 0x104
 8008732:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008734:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008738:	9241      	str	r2, [sp, #260]	@ 0x104
 800873a:	2210      	movs	r2, #16
 800873c:	2b6e      	cmp	r3, #110	@ 0x6e
 800873e:	9242      	str	r2, [sp, #264]	@ 0x108
 8008740:	d902      	bls.n	8008748 <__ssvfiscanf_r+0x1e0>
 8008742:	e005      	b.n	8008750 <__ssvfiscanf_r+0x1e8>
 8008744:	2300      	movs	r3, #0
 8008746:	9342      	str	r3, [sp, #264]	@ 0x108
 8008748:	2303      	movs	r3, #3
 800874a:	e002      	b.n	8008752 <__ssvfiscanf_r+0x1ea>
 800874c:	2308      	movs	r3, #8
 800874e:	9342      	str	r3, [sp, #264]	@ 0x108
 8008750:	2304      	movs	r3, #4
 8008752:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008754:	6863      	ldr	r3, [r4, #4]
 8008756:	2b00      	cmp	r3, #0
 8008758:	dd39      	ble.n	80087ce <__ssvfiscanf_r+0x266>
 800875a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800875c:	0659      	lsls	r1, r3, #25
 800875e:	d404      	bmi.n	800876a <__ssvfiscanf_r+0x202>
 8008760:	6823      	ldr	r3, [r4, #0]
 8008762:	781a      	ldrb	r2, [r3, #0]
 8008764:	5cba      	ldrb	r2, [r7, r2]
 8008766:	0712      	lsls	r2, r2, #28
 8008768:	d438      	bmi.n	80087dc <__ssvfiscanf_r+0x274>
 800876a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800876c:	2b02      	cmp	r3, #2
 800876e:	dc47      	bgt.n	8008800 <__ssvfiscanf_r+0x298>
 8008770:	466b      	mov	r3, sp
 8008772:	4622      	mov	r2, r4
 8008774:	4630      	mov	r0, r6
 8008776:	a941      	add	r1, sp, #260	@ 0x104
 8008778:	f000 f86a 	bl	8008850 <_scanf_chars>
 800877c:	2801      	cmp	r0, #1
 800877e:	d065      	beq.n	800884c <__ssvfiscanf_r+0x2e4>
 8008780:	2802      	cmp	r0, #2
 8008782:	f47f af18 	bne.w	80085b6 <__ssvfiscanf_r+0x4e>
 8008786:	e7c9      	b.n	800871c <__ssvfiscanf_r+0x1b4>
 8008788:	220a      	movs	r2, #10
 800878a:	e7d7      	b.n	800873c <__ssvfiscanf_r+0x1d4>
 800878c:	4629      	mov	r1, r5
 800878e:	4640      	mov	r0, r8
 8008790:	f000 fa52 	bl	8008c38 <__sccl>
 8008794:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008796:	4605      	mov	r5, r0
 8008798:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800879c:	9341      	str	r3, [sp, #260]	@ 0x104
 800879e:	2301      	movs	r3, #1
 80087a0:	e7d7      	b.n	8008752 <__ssvfiscanf_r+0x1ea>
 80087a2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80087a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087a8:	9341      	str	r3, [sp, #260]	@ 0x104
 80087aa:	2300      	movs	r3, #0
 80087ac:	e7d1      	b.n	8008752 <__ssvfiscanf_r+0x1ea>
 80087ae:	2302      	movs	r3, #2
 80087b0:	e7cf      	b.n	8008752 <__ssvfiscanf_r+0x1ea>
 80087b2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80087b4:	06c3      	lsls	r3, r0, #27
 80087b6:	f53f aefe 	bmi.w	80085b6 <__ssvfiscanf_r+0x4e>
 80087ba:	9b00      	ldr	r3, [sp, #0]
 80087bc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80087be:	1d19      	adds	r1, r3, #4
 80087c0:	9100      	str	r1, [sp, #0]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	07c0      	lsls	r0, r0, #31
 80087c6:	bf4c      	ite	mi
 80087c8:	801a      	strhmi	r2, [r3, #0]
 80087ca:	601a      	strpl	r2, [r3, #0]
 80087cc:	e6f3      	b.n	80085b6 <__ssvfiscanf_r+0x4e>
 80087ce:	4621      	mov	r1, r4
 80087d0:	4630      	mov	r0, r6
 80087d2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80087d4:	4798      	blx	r3
 80087d6:	2800      	cmp	r0, #0
 80087d8:	d0bf      	beq.n	800875a <__ssvfiscanf_r+0x1f2>
 80087da:	e79f      	b.n	800871c <__ssvfiscanf_r+0x1b4>
 80087dc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80087de:	3201      	adds	r2, #1
 80087e0:	9245      	str	r2, [sp, #276]	@ 0x114
 80087e2:	6862      	ldr	r2, [r4, #4]
 80087e4:	3a01      	subs	r2, #1
 80087e6:	2a00      	cmp	r2, #0
 80087e8:	6062      	str	r2, [r4, #4]
 80087ea:	dd02      	ble.n	80087f2 <__ssvfiscanf_r+0x28a>
 80087ec:	3301      	adds	r3, #1
 80087ee:	6023      	str	r3, [r4, #0]
 80087f0:	e7b6      	b.n	8008760 <__ssvfiscanf_r+0x1f8>
 80087f2:	4621      	mov	r1, r4
 80087f4:	4630      	mov	r0, r6
 80087f6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80087f8:	4798      	blx	r3
 80087fa:	2800      	cmp	r0, #0
 80087fc:	d0b0      	beq.n	8008760 <__ssvfiscanf_r+0x1f8>
 80087fe:	e78d      	b.n	800871c <__ssvfiscanf_r+0x1b4>
 8008800:	2b04      	cmp	r3, #4
 8008802:	dc06      	bgt.n	8008812 <__ssvfiscanf_r+0x2aa>
 8008804:	466b      	mov	r3, sp
 8008806:	4622      	mov	r2, r4
 8008808:	4630      	mov	r0, r6
 800880a:	a941      	add	r1, sp, #260	@ 0x104
 800880c:	f000 f87a 	bl	8008904 <_scanf_i>
 8008810:	e7b4      	b.n	800877c <__ssvfiscanf_r+0x214>
 8008812:	4b09      	ldr	r3, [pc, #36]	@ (8008838 <__ssvfiscanf_r+0x2d0>)
 8008814:	2b00      	cmp	r3, #0
 8008816:	f43f aece 	beq.w	80085b6 <__ssvfiscanf_r+0x4e>
 800881a:	466b      	mov	r3, sp
 800881c:	4622      	mov	r2, r4
 800881e:	4630      	mov	r0, r6
 8008820:	a941      	add	r1, sp, #260	@ 0x104
 8008822:	f7fc fe41 	bl	80054a8 <_scanf_float>
 8008826:	e7a9      	b.n	800877c <__ssvfiscanf_r+0x214>
 8008828:	080084b5 	.word	0x080084b5
 800882c:	0800852f 	.word	0x0800852f
 8008830:	0800a089 	.word	0x0800a089
 8008834:	08009e6b 	.word	0x08009e6b
 8008838:	080054a9 	.word	0x080054a9
 800883c:	89a3      	ldrh	r3, [r4, #12]
 800883e:	065b      	lsls	r3, r3, #25
 8008840:	f53f af70 	bmi.w	8008724 <__ssvfiscanf_r+0x1bc>
 8008844:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8008848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800884c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800884e:	e7f9      	b.n	8008844 <__ssvfiscanf_r+0x2dc>

08008850 <_scanf_chars>:
 8008850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008854:	4615      	mov	r5, r2
 8008856:	688a      	ldr	r2, [r1, #8]
 8008858:	4680      	mov	r8, r0
 800885a:	460c      	mov	r4, r1
 800885c:	b932      	cbnz	r2, 800886c <_scanf_chars+0x1c>
 800885e:	698a      	ldr	r2, [r1, #24]
 8008860:	2a00      	cmp	r2, #0
 8008862:	bf14      	ite	ne
 8008864:	f04f 32ff 	movne.w	r2, #4294967295
 8008868:	2201      	moveq	r2, #1
 800886a:	608a      	str	r2, [r1, #8]
 800886c:	2700      	movs	r7, #0
 800886e:	6822      	ldr	r2, [r4, #0]
 8008870:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008900 <_scanf_chars+0xb0>
 8008874:	06d1      	lsls	r1, r2, #27
 8008876:	bf5f      	itttt	pl
 8008878:	681a      	ldrpl	r2, [r3, #0]
 800887a:	1d11      	addpl	r1, r2, #4
 800887c:	6019      	strpl	r1, [r3, #0]
 800887e:	6816      	ldrpl	r6, [r2, #0]
 8008880:	69a0      	ldr	r0, [r4, #24]
 8008882:	b188      	cbz	r0, 80088a8 <_scanf_chars+0x58>
 8008884:	2801      	cmp	r0, #1
 8008886:	d107      	bne.n	8008898 <_scanf_chars+0x48>
 8008888:	682b      	ldr	r3, [r5, #0]
 800888a:	781a      	ldrb	r2, [r3, #0]
 800888c:	6963      	ldr	r3, [r4, #20]
 800888e:	5c9b      	ldrb	r3, [r3, r2]
 8008890:	b953      	cbnz	r3, 80088a8 <_scanf_chars+0x58>
 8008892:	2f00      	cmp	r7, #0
 8008894:	d031      	beq.n	80088fa <_scanf_chars+0xaa>
 8008896:	e022      	b.n	80088de <_scanf_chars+0x8e>
 8008898:	2802      	cmp	r0, #2
 800889a:	d120      	bne.n	80088de <_scanf_chars+0x8e>
 800889c:	682b      	ldr	r3, [r5, #0]
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	f819 3003 	ldrb.w	r3, [r9, r3]
 80088a4:	071b      	lsls	r3, r3, #28
 80088a6:	d41a      	bmi.n	80088de <_scanf_chars+0x8e>
 80088a8:	6823      	ldr	r3, [r4, #0]
 80088aa:	3701      	adds	r7, #1
 80088ac:	06da      	lsls	r2, r3, #27
 80088ae:	bf5e      	ittt	pl
 80088b0:	682b      	ldrpl	r3, [r5, #0]
 80088b2:	781b      	ldrbpl	r3, [r3, #0]
 80088b4:	f806 3b01 	strbpl.w	r3, [r6], #1
 80088b8:	682a      	ldr	r2, [r5, #0]
 80088ba:	686b      	ldr	r3, [r5, #4]
 80088bc:	3201      	adds	r2, #1
 80088be:	602a      	str	r2, [r5, #0]
 80088c0:	68a2      	ldr	r2, [r4, #8]
 80088c2:	3b01      	subs	r3, #1
 80088c4:	3a01      	subs	r2, #1
 80088c6:	606b      	str	r3, [r5, #4]
 80088c8:	60a2      	str	r2, [r4, #8]
 80088ca:	b142      	cbz	r2, 80088de <_scanf_chars+0x8e>
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	dcd7      	bgt.n	8008880 <_scanf_chars+0x30>
 80088d0:	4629      	mov	r1, r5
 80088d2:	4640      	mov	r0, r8
 80088d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80088d8:	4798      	blx	r3
 80088da:	2800      	cmp	r0, #0
 80088dc:	d0d0      	beq.n	8008880 <_scanf_chars+0x30>
 80088de:	6823      	ldr	r3, [r4, #0]
 80088e0:	f013 0310 	ands.w	r3, r3, #16
 80088e4:	d105      	bne.n	80088f2 <_scanf_chars+0xa2>
 80088e6:	68e2      	ldr	r2, [r4, #12]
 80088e8:	3201      	adds	r2, #1
 80088ea:	60e2      	str	r2, [r4, #12]
 80088ec:	69a2      	ldr	r2, [r4, #24]
 80088ee:	b102      	cbz	r2, 80088f2 <_scanf_chars+0xa2>
 80088f0:	7033      	strb	r3, [r6, #0]
 80088f2:	2000      	movs	r0, #0
 80088f4:	6923      	ldr	r3, [r4, #16]
 80088f6:	443b      	add	r3, r7
 80088f8:	6123      	str	r3, [r4, #16]
 80088fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088fe:	bf00      	nop
 8008900:	0800a089 	.word	0x0800a089

08008904 <_scanf_i>:
 8008904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008908:	460c      	mov	r4, r1
 800890a:	4698      	mov	r8, r3
 800890c:	4b72      	ldr	r3, [pc, #456]	@ (8008ad8 <_scanf_i+0x1d4>)
 800890e:	b087      	sub	sp, #28
 8008910:	4682      	mov	sl, r0
 8008912:	4616      	mov	r6, r2
 8008914:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008918:	ab03      	add	r3, sp, #12
 800891a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800891e:	4b6f      	ldr	r3, [pc, #444]	@ (8008adc <_scanf_i+0x1d8>)
 8008920:	69a1      	ldr	r1, [r4, #24]
 8008922:	4a6f      	ldr	r2, [pc, #444]	@ (8008ae0 <_scanf_i+0x1dc>)
 8008924:	4627      	mov	r7, r4
 8008926:	2903      	cmp	r1, #3
 8008928:	bf08      	it	eq
 800892a:	461a      	moveq	r2, r3
 800892c:	68a3      	ldr	r3, [r4, #8]
 800892e:	9201      	str	r2, [sp, #4]
 8008930:	1e5a      	subs	r2, r3, #1
 8008932:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008936:	bf81      	itttt	hi
 8008938:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800893c:	eb03 0905 	addhi.w	r9, r3, r5
 8008940:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008944:	60a3      	strhi	r3, [r4, #8]
 8008946:	f857 3b1c 	ldr.w	r3, [r7], #28
 800894a:	bf98      	it	ls
 800894c:	f04f 0900 	movls.w	r9, #0
 8008950:	463d      	mov	r5, r7
 8008952:	f04f 0b00 	mov.w	fp, #0
 8008956:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800895a:	6023      	str	r3, [r4, #0]
 800895c:	6831      	ldr	r1, [r6, #0]
 800895e:	ab03      	add	r3, sp, #12
 8008960:	2202      	movs	r2, #2
 8008962:	7809      	ldrb	r1, [r1, #0]
 8008964:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008968:	f7fd f9b3 	bl	8005cd2 <memchr>
 800896c:	b328      	cbz	r0, 80089ba <_scanf_i+0xb6>
 800896e:	f1bb 0f01 	cmp.w	fp, #1
 8008972:	d159      	bne.n	8008a28 <_scanf_i+0x124>
 8008974:	6862      	ldr	r2, [r4, #4]
 8008976:	b92a      	cbnz	r2, 8008984 <_scanf_i+0x80>
 8008978:	2108      	movs	r1, #8
 800897a:	6822      	ldr	r2, [r4, #0]
 800897c:	6061      	str	r1, [r4, #4]
 800897e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008982:	6022      	str	r2, [r4, #0]
 8008984:	6822      	ldr	r2, [r4, #0]
 8008986:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800898a:	6022      	str	r2, [r4, #0]
 800898c:	68a2      	ldr	r2, [r4, #8]
 800898e:	1e51      	subs	r1, r2, #1
 8008990:	60a1      	str	r1, [r4, #8]
 8008992:	b192      	cbz	r2, 80089ba <_scanf_i+0xb6>
 8008994:	6832      	ldr	r2, [r6, #0]
 8008996:	1c51      	adds	r1, r2, #1
 8008998:	6031      	str	r1, [r6, #0]
 800899a:	7812      	ldrb	r2, [r2, #0]
 800899c:	f805 2b01 	strb.w	r2, [r5], #1
 80089a0:	6872      	ldr	r2, [r6, #4]
 80089a2:	3a01      	subs	r2, #1
 80089a4:	2a00      	cmp	r2, #0
 80089a6:	6072      	str	r2, [r6, #4]
 80089a8:	dc07      	bgt.n	80089ba <_scanf_i+0xb6>
 80089aa:	4631      	mov	r1, r6
 80089ac:	4650      	mov	r0, sl
 80089ae:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80089b2:	4790      	blx	r2
 80089b4:	2800      	cmp	r0, #0
 80089b6:	f040 8085 	bne.w	8008ac4 <_scanf_i+0x1c0>
 80089ba:	f10b 0b01 	add.w	fp, fp, #1
 80089be:	f1bb 0f03 	cmp.w	fp, #3
 80089c2:	d1cb      	bne.n	800895c <_scanf_i+0x58>
 80089c4:	6863      	ldr	r3, [r4, #4]
 80089c6:	b90b      	cbnz	r3, 80089cc <_scanf_i+0xc8>
 80089c8:	230a      	movs	r3, #10
 80089ca:	6063      	str	r3, [r4, #4]
 80089cc:	6863      	ldr	r3, [r4, #4]
 80089ce:	4945      	ldr	r1, [pc, #276]	@ (8008ae4 <_scanf_i+0x1e0>)
 80089d0:	6960      	ldr	r0, [r4, #20]
 80089d2:	1ac9      	subs	r1, r1, r3
 80089d4:	f000 f930 	bl	8008c38 <__sccl>
 80089d8:	f04f 0b00 	mov.w	fp, #0
 80089dc:	68a3      	ldr	r3, [r4, #8]
 80089de:	6822      	ldr	r2, [r4, #0]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d03d      	beq.n	8008a60 <_scanf_i+0x15c>
 80089e4:	6831      	ldr	r1, [r6, #0]
 80089e6:	6960      	ldr	r0, [r4, #20]
 80089e8:	f891 c000 	ldrb.w	ip, [r1]
 80089ec:	f810 000c 	ldrb.w	r0, [r0, ip]
 80089f0:	2800      	cmp	r0, #0
 80089f2:	d035      	beq.n	8008a60 <_scanf_i+0x15c>
 80089f4:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80089f8:	d124      	bne.n	8008a44 <_scanf_i+0x140>
 80089fa:	0510      	lsls	r0, r2, #20
 80089fc:	d522      	bpl.n	8008a44 <_scanf_i+0x140>
 80089fe:	f10b 0b01 	add.w	fp, fp, #1
 8008a02:	f1b9 0f00 	cmp.w	r9, #0
 8008a06:	d003      	beq.n	8008a10 <_scanf_i+0x10c>
 8008a08:	3301      	adds	r3, #1
 8008a0a:	f109 39ff 	add.w	r9, r9, #4294967295
 8008a0e:	60a3      	str	r3, [r4, #8]
 8008a10:	6873      	ldr	r3, [r6, #4]
 8008a12:	3b01      	subs	r3, #1
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	6073      	str	r3, [r6, #4]
 8008a18:	dd1b      	ble.n	8008a52 <_scanf_i+0x14e>
 8008a1a:	6833      	ldr	r3, [r6, #0]
 8008a1c:	3301      	adds	r3, #1
 8008a1e:	6033      	str	r3, [r6, #0]
 8008a20:	68a3      	ldr	r3, [r4, #8]
 8008a22:	3b01      	subs	r3, #1
 8008a24:	60a3      	str	r3, [r4, #8]
 8008a26:	e7d9      	b.n	80089dc <_scanf_i+0xd8>
 8008a28:	f1bb 0f02 	cmp.w	fp, #2
 8008a2c:	d1ae      	bne.n	800898c <_scanf_i+0x88>
 8008a2e:	6822      	ldr	r2, [r4, #0]
 8008a30:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8008a34:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008a38:	d1c4      	bne.n	80089c4 <_scanf_i+0xc0>
 8008a3a:	2110      	movs	r1, #16
 8008a3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008a40:	6061      	str	r1, [r4, #4]
 8008a42:	e7a2      	b.n	800898a <_scanf_i+0x86>
 8008a44:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008a48:	6022      	str	r2, [r4, #0]
 8008a4a:	780b      	ldrb	r3, [r1, #0]
 8008a4c:	f805 3b01 	strb.w	r3, [r5], #1
 8008a50:	e7de      	b.n	8008a10 <_scanf_i+0x10c>
 8008a52:	4631      	mov	r1, r6
 8008a54:	4650      	mov	r0, sl
 8008a56:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008a5a:	4798      	blx	r3
 8008a5c:	2800      	cmp	r0, #0
 8008a5e:	d0df      	beq.n	8008a20 <_scanf_i+0x11c>
 8008a60:	6823      	ldr	r3, [r4, #0]
 8008a62:	05d9      	lsls	r1, r3, #23
 8008a64:	d50d      	bpl.n	8008a82 <_scanf_i+0x17e>
 8008a66:	42bd      	cmp	r5, r7
 8008a68:	d909      	bls.n	8008a7e <_scanf_i+0x17a>
 8008a6a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008a6e:	4632      	mov	r2, r6
 8008a70:	4650      	mov	r0, sl
 8008a72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008a76:	f105 39ff 	add.w	r9, r5, #4294967295
 8008a7a:	4798      	blx	r3
 8008a7c:	464d      	mov	r5, r9
 8008a7e:	42bd      	cmp	r5, r7
 8008a80:	d028      	beq.n	8008ad4 <_scanf_i+0x1d0>
 8008a82:	6822      	ldr	r2, [r4, #0]
 8008a84:	f012 0210 	ands.w	r2, r2, #16
 8008a88:	d113      	bne.n	8008ab2 <_scanf_i+0x1ae>
 8008a8a:	702a      	strb	r2, [r5, #0]
 8008a8c:	4639      	mov	r1, r7
 8008a8e:	6863      	ldr	r3, [r4, #4]
 8008a90:	4650      	mov	r0, sl
 8008a92:	9e01      	ldr	r6, [sp, #4]
 8008a94:	47b0      	blx	r6
 8008a96:	f8d8 3000 	ldr.w	r3, [r8]
 8008a9a:	6821      	ldr	r1, [r4, #0]
 8008a9c:	1d1a      	adds	r2, r3, #4
 8008a9e:	f8c8 2000 	str.w	r2, [r8]
 8008aa2:	f011 0f20 	tst.w	r1, #32
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	d00f      	beq.n	8008aca <_scanf_i+0x1c6>
 8008aaa:	6018      	str	r0, [r3, #0]
 8008aac:	68e3      	ldr	r3, [r4, #12]
 8008aae:	3301      	adds	r3, #1
 8008ab0:	60e3      	str	r3, [r4, #12]
 8008ab2:	2000      	movs	r0, #0
 8008ab4:	6923      	ldr	r3, [r4, #16]
 8008ab6:	1bed      	subs	r5, r5, r7
 8008ab8:	445d      	add	r5, fp
 8008aba:	442b      	add	r3, r5
 8008abc:	6123      	str	r3, [r4, #16]
 8008abe:	b007      	add	sp, #28
 8008ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ac4:	f04f 0b00 	mov.w	fp, #0
 8008ac8:	e7ca      	b.n	8008a60 <_scanf_i+0x15c>
 8008aca:	07ca      	lsls	r2, r1, #31
 8008acc:	bf4c      	ite	mi
 8008ace:	8018      	strhmi	r0, [r3, #0]
 8008ad0:	6018      	strpl	r0, [r3, #0]
 8008ad2:	e7eb      	b.n	8008aac <_scanf_i+0x1a8>
 8008ad4:	2001      	movs	r0, #1
 8008ad6:	e7f2      	b.n	8008abe <_scanf_i+0x1ba>
 8008ad8:	08009d10 	.word	0x08009d10
 8008adc:	08008201 	.word	0x08008201
 8008ae0:	080095d5 	.word	0x080095d5
 8008ae4:	08009e86 	.word	0x08009e86

08008ae8 <__sflush_r>:
 8008ae8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aee:	0716      	lsls	r6, r2, #28
 8008af0:	4605      	mov	r5, r0
 8008af2:	460c      	mov	r4, r1
 8008af4:	d454      	bmi.n	8008ba0 <__sflush_r+0xb8>
 8008af6:	684b      	ldr	r3, [r1, #4]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	dc02      	bgt.n	8008b02 <__sflush_r+0x1a>
 8008afc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	dd48      	ble.n	8008b94 <__sflush_r+0xac>
 8008b02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b04:	2e00      	cmp	r6, #0
 8008b06:	d045      	beq.n	8008b94 <__sflush_r+0xac>
 8008b08:	2300      	movs	r3, #0
 8008b0a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b0e:	682f      	ldr	r7, [r5, #0]
 8008b10:	6a21      	ldr	r1, [r4, #32]
 8008b12:	602b      	str	r3, [r5, #0]
 8008b14:	d030      	beq.n	8008b78 <__sflush_r+0x90>
 8008b16:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008b18:	89a3      	ldrh	r3, [r4, #12]
 8008b1a:	0759      	lsls	r1, r3, #29
 8008b1c:	d505      	bpl.n	8008b2a <__sflush_r+0x42>
 8008b1e:	6863      	ldr	r3, [r4, #4]
 8008b20:	1ad2      	subs	r2, r2, r3
 8008b22:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008b24:	b10b      	cbz	r3, 8008b2a <__sflush_r+0x42>
 8008b26:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008b28:	1ad2      	subs	r2, r2, r3
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	4628      	mov	r0, r5
 8008b2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b30:	6a21      	ldr	r1, [r4, #32]
 8008b32:	47b0      	blx	r6
 8008b34:	1c43      	adds	r3, r0, #1
 8008b36:	89a3      	ldrh	r3, [r4, #12]
 8008b38:	d106      	bne.n	8008b48 <__sflush_r+0x60>
 8008b3a:	6829      	ldr	r1, [r5, #0]
 8008b3c:	291d      	cmp	r1, #29
 8008b3e:	d82b      	bhi.n	8008b98 <__sflush_r+0xb0>
 8008b40:	4a28      	ldr	r2, [pc, #160]	@ (8008be4 <__sflush_r+0xfc>)
 8008b42:	40ca      	lsrs	r2, r1
 8008b44:	07d6      	lsls	r6, r2, #31
 8008b46:	d527      	bpl.n	8008b98 <__sflush_r+0xb0>
 8008b48:	2200      	movs	r2, #0
 8008b4a:	6062      	str	r2, [r4, #4]
 8008b4c:	6922      	ldr	r2, [r4, #16]
 8008b4e:	04d9      	lsls	r1, r3, #19
 8008b50:	6022      	str	r2, [r4, #0]
 8008b52:	d504      	bpl.n	8008b5e <__sflush_r+0x76>
 8008b54:	1c42      	adds	r2, r0, #1
 8008b56:	d101      	bne.n	8008b5c <__sflush_r+0x74>
 8008b58:	682b      	ldr	r3, [r5, #0]
 8008b5a:	b903      	cbnz	r3, 8008b5e <__sflush_r+0x76>
 8008b5c:	6560      	str	r0, [r4, #84]	@ 0x54
 8008b5e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b60:	602f      	str	r7, [r5, #0]
 8008b62:	b1b9      	cbz	r1, 8008b94 <__sflush_r+0xac>
 8008b64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b68:	4299      	cmp	r1, r3
 8008b6a:	d002      	beq.n	8008b72 <__sflush_r+0x8a>
 8008b6c:	4628      	mov	r0, r5
 8008b6e:	f7fd ff2f 	bl	80069d0 <_free_r>
 8008b72:	2300      	movs	r3, #0
 8008b74:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b76:	e00d      	b.n	8008b94 <__sflush_r+0xac>
 8008b78:	2301      	movs	r3, #1
 8008b7a:	4628      	mov	r0, r5
 8008b7c:	47b0      	blx	r6
 8008b7e:	4602      	mov	r2, r0
 8008b80:	1c50      	adds	r0, r2, #1
 8008b82:	d1c9      	bne.n	8008b18 <__sflush_r+0x30>
 8008b84:	682b      	ldr	r3, [r5, #0]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d0c6      	beq.n	8008b18 <__sflush_r+0x30>
 8008b8a:	2b1d      	cmp	r3, #29
 8008b8c:	d001      	beq.n	8008b92 <__sflush_r+0xaa>
 8008b8e:	2b16      	cmp	r3, #22
 8008b90:	d11d      	bne.n	8008bce <__sflush_r+0xe6>
 8008b92:	602f      	str	r7, [r5, #0]
 8008b94:	2000      	movs	r0, #0
 8008b96:	e021      	b.n	8008bdc <__sflush_r+0xf4>
 8008b98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b9c:	b21b      	sxth	r3, r3
 8008b9e:	e01a      	b.n	8008bd6 <__sflush_r+0xee>
 8008ba0:	690f      	ldr	r7, [r1, #16]
 8008ba2:	2f00      	cmp	r7, #0
 8008ba4:	d0f6      	beq.n	8008b94 <__sflush_r+0xac>
 8008ba6:	0793      	lsls	r3, r2, #30
 8008ba8:	bf18      	it	ne
 8008baa:	2300      	movne	r3, #0
 8008bac:	680e      	ldr	r6, [r1, #0]
 8008bae:	bf08      	it	eq
 8008bb0:	694b      	ldreq	r3, [r1, #20]
 8008bb2:	1bf6      	subs	r6, r6, r7
 8008bb4:	600f      	str	r7, [r1, #0]
 8008bb6:	608b      	str	r3, [r1, #8]
 8008bb8:	2e00      	cmp	r6, #0
 8008bba:	ddeb      	ble.n	8008b94 <__sflush_r+0xac>
 8008bbc:	4633      	mov	r3, r6
 8008bbe:	463a      	mov	r2, r7
 8008bc0:	4628      	mov	r0, r5
 8008bc2:	6a21      	ldr	r1, [r4, #32]
 8008bc4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008bc8:	47e0      	blx	ip
 8008bca:	2800      	cmp	r0, #0
 8008bcc:	dc07      	bgt.n	8008bde <__sflush_r+0xf6>
 8008bce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8008bda:	81a3      	strh	r3, [r4, #12]
 8008bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bde:	4407      	add	r7, r0
 8008be0:	1a36      	subs	r6, r6, r0
 8008be2:	e7e9      	b.n	8008bb8 <__sflush_r+0xd0>
 8008be4:	20400001 	.word	0x20400001

08008be8 <_fflush_r>:
 8008be8:	b538      	push	{r3, r4, r5, lr}
 8008bea:	690b      	ldr	r3, [r1, #16]
 8008bec:	4605      	mov	r5, r0
 8008bee:	460c      	mov	r4, r1
 8008bf0:	b913      	cbnz	r3, 8008bf8 <_fflush_r+0x10>
 8008bf2:	2500      	movs	r5, #0
 8008bf4:	4628      	mov	r0, r5
 8008bf6:	bd38      	pop	{r3, r4, r5, pc}
 8008bf8:	b118      	cbz	r0, 8008c02 <_fflush_r+0x1a>
 8008bfa:	6a03      	ldr	r3, [r0, #32]
 8008bfc:	b90b      	cbnz	r3, 8008c02 <_fflush_r+0x1a>
 8008bfe:	f7fc fee9 	bl	80059d4 <__sinit>
 8008c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d0f3      	beq.n	8008bf2 <_fflush_r+0xa>
 8008c0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008c0c:	07d0      	lsls	r0, r2, #31
 8008c0e:	d404      	bmi.n	8008c1a <_fflush_r+0x32>
 8008c10:	0599      	lsls	r1, r3, #22
 8008c12:	d402      	bmi.n	8008c1a <_fflush_r+0x32>
 8008c14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c16:	f7fd f85a 	bl	8005cce <__retarget_lock_acquire_recursive>
 8008c1a:	4628      	mov	r0, r5
 8008c1c:	4621      	mov	r1, r4
 8008c1e:	f7ff ff63 	bl	8008ae8 <__sflush_r>
 8008c22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c24:	4605      	mov	r5, r0
 8008c26:	07da      	lsls	r2, r3, #31
 8008c28:	d4e4      	bmi.n	8008bf4 <_fflush_r+0xc>
 8008c2a:	89a3      	ldrh	r3, [r4, #12]
 8008c2c:	059b      	lsls	r3, r3, #22
 8008c2e:	d4e1      	bmi.n	8008bf4 <_fflush_r+0xc>
 8008c30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c32:	f7fd f84d 	bl	8005cd0 <__retarget_lock_release_recursive>
 8008c36:	e7dd      	b.n	8008bf4 <_fflush_r+0xc>

08008c38 <__sccl>:
 8008c38:	b570      	push	{r4, r5, r6, lr}
 8008c3a:	780b      	ldrb	r3, [r1, #0]
 8008c3c:	4604      	mov	r4, r0
 8008c3e:	2b5e      	cmp	r3, #94	@ 0x5e
 8008c40:	bf0b      	itete	eq
 8008c42:	784b      	ldrbeq	r3, [r1, #1]
 8008c44:	1c4a      	addne	r2, r1, #1
 8008c46:	1c8a      	addeq	r2, r1, #2
 8008c48:	2100      	movne	r1, #0
 8008c4a:	bf08      	it	eq
 8008c4c:	2101      	moveq	r1, #1
 8008c4e:	3801      	subs	r0, #1
 8008c50:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8008c54:	f800 1f01 	strb.w	r1, [r0, #1]!
 8008c58:	42a8      	cmp	r0, r5
 8008c5a:	d1fb      	bne.n	8008c54 <__sccl+0x1c>
 8008c5c:	b90b      	cbnz	r3, 8008c62 <__sccl+0x2a>
 8008c5e:	1e50      	subs	r0, r2, #1
 8008c60:	bd70      	pop	{r4, r5, r6, pc}
 8008c62:	f081 0101 	eor.w	r1, r1, #1
 8008c66:	4610      	mov	r0, r2
 8008c68:	54e1      	strb	r1, [r4, r3]
 8008c6a:	4602      	mov	r2, r0
 8008c6c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008c70:	2d2d      	cmp	r5, #45	@ 0x2d
 8008c72:	d005      	beq.n	8008c80 <__sccl+0x48>
 8008c74:	2d5d      	cmp	r5, #93	@ 0x5d
 8008c76:	d016      	beq.n	8008ca6 <__sccl+0x6e>
 8008c78:	2d00      	cmp	r5, #0
 8008c7a:	d0f1      	beq.n	8008c60 <__sccl+0x28>
 8008c7c:	462b      	mov	r3, r5
 8008c7e:	e7f2      	b.n	8008c66 <__sccl+0x2e>
 8008c80:	7846      	ldrb	r6, [r0, #1]
 8008c82:	2e5d      	cmp	r6, #93	@ 0x5d
 8008c84:	d0fa      	beq.n	8008c7c <__sccl+0x44>
 8008c86:	42b3      	cmp	r3, r6
 8008c88:	dcf8      	bgt.n	8008c7c <__sccl+0x44>
 8008c8a:	461a      	mov	r2, r3
 8008c8c:	3002      	adds	r0, #2
 8008c8e:	3201      	adds	r2, #1
 8008c90:	4296      	cmp	r6, r2
 8008c92:	54a1      	strb	r1, [r4, r2]
 8008c94:	dcfb      	bgt.n	8008c8e <__sccl+0x56>
 8008c96:	1af2      	subs	r2, r6, r3
 8008c98:	3a01      	subs	r2, #1
 8008c9a:	42b3      	cmp	r3, r6
 8008c9c:	bfa8      	it	ge
 8008c9e:	2200      	movge	r2, #0
 8008ca0:	1c5d      	adds	r5, r3, #1
 8008ca2:	18ab      	adds	r3, r5, r2
 8008ca4:	e7e1      	b.n	8008c6a <__sccl+0x32>
 8008ca6:	4610      	mov	r0, r2
 8008ca8:	e7da      	b.n	8008c60 <__sccl+0x28>

08008caa <__submore>:
 8008caa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cae:	460c      	mov	r4, r1
 8008cb0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008cb2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008cb6:	4299      	cmp	r1, r3
 8008cb8:	d11b      	bne.n	8008cf2 <__submore+0x48>
 8008cba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008cbe:	f7fd fef9 	bl	8006ab4 <_malloc_r>
 8008cc2:	b918      	cbnz	r0, 8008ccc <__submore+0x22>
 8008cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8008cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ccc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008cd0:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008cd2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008cd6:	6360      	str	r0, [r4, #52]	@ 0x34
 8008cd8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008cdc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008ce0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8008ce4:	7043      	strb	r3, [r0, #1]
 8008ce6:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008cea:	7003      	strb	r3, [r0, #0]
 8008cec:	6020      	str	r0, [r4, #0]
 8008cee:	2000      	movs	r0, #0
 8008cf0:	e7ea      	b.n	8008cc8 <__submore+0x1e>
 8008cf2:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008cf4:	0077      	lsls	r7, r6, #1
 8008cf6:	463a      	mov	r2, r7
 8008cf8:	f000 fbcf 	bl	800949a <_realloc_r>
 8008cfc:	4605      	mov	r5, r0
 8008cfe:	2800      	cmp	r0, #0
 8008d00:	d0e0      	beq.n	8008cc4 <__submore+0x1a>
 8008d02:	eb00 0806 	add.w	r8, r0, r6
 8008d06:	4601      	mov	r1, r0
 8008d08:	4632      	mov	r2, r6
 8008d0a:	4640      	mov	r0, r8
 8008d0c:	f7fc ffef 	bl	8005cee <memcpy>
 8008d10:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008d14:	f8c4 8000 	str.w	r8, [r4]
 8008d18:	e7e9      	b.n	8008cee <__submore+0x44>

08008d1a <memmove>:
 8008d1a:	4288      	cmp	r0, r1
 8008d1c:	b510      	push	{r4, lr}
 8008d1e:	eb01 0402 	add.w	r4, r1, r2
 8008d22:	d902      	bls.n	8008d2a <memmove+0x10>
 8008d24:	4284      	cmp	r4, r0
 8008d26:	4623      	mov	r3, r4
 8008d28:	d807      	bhi.n	8008d3a <memmove+0x20>
 8008d2a:	1e43      	subs	r3, r0, #1
 8008d2c:	42a1      	cmp	r1, r4
 8008d2e:	d008      	beq.n	8008d42 <memmove+0x28>
 8008d30:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d34:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d38:	e7f8      	b.n	8008d2c <memmove+0x12>
 8008d3a:	4601      	mov	r1, r0
 8008d3c:	4402      	add	r2, r0
 8008d3e:	428a      	cmp	r2, r1
 8008d40:	d100      	bne.n	8008d44 <memmove+0x2a>
 8008d42:	bd10      	pop	{r4, pc}
 8008d44:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d48:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d4c:	e7f7      	b.n	8008d3e <memmove+0x24>

08008d4e <strncmp>:
 8008d4e:	b510      	push	{r4, lr}
 8008d50:	b16a      	cbz	r2, 8008d6e <strncmp+0x20>
 8008d52:	3901      	subs	r1, #1
 8008d54:	1884      	adds	r4, r0, r2
 8008d56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d5a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008d5e:	429a      	cmp	r2, r3
 8008d60:	d103      	bne.n	8008d6a <strncmp+0x1c>
 8008d62:	42a0      	cmp	r0, r4
 8008d64:	d001      	beq.n	8008d6a <strncmp+0x1c>
 8008d66:	2a00      	cmp	r2, #0
 8008d68:	d1f5      	bne.n	8008d56 <strncmp+0x8>
 8008d6a:	1ad0      	subs	r0, r2, r3
 8008d6c:	bd10      	pop	{r4, pc}
 8008d6e:	4610      	mov	r0, r2
 8008d70:	e7fc      	b.n	8008d6c <strncmp+0x1e>
	...

08008d74 <_sbrk_r>:
 8008d74:	b538      	push	{r3, r4, r5, lr}
 8008d76:	2300      	movs	r3, #0
 8008d78:	4d05      	ldr	r5, [pc, #20]	@ (8008d90 <_sbrk_r+0x1c>)
 8008d7a:	4604      	mov	r4, r0
 8008d7c:	4608      	mov	r0, r1
 8008d7e:	602b      	str	r3, [r5, #0]
 8008d80:	f7f9 fe98 	bl	8002ab4 <_sbrk>
 8008d84:	1c43      	adds	r3, r0, #1
 8008d86:	d102      	bne.n	8008d8e <_sbrk_r+0x1a>
 8008d88:	682b      	ldr	r3, [r5, #0]
 8008d8a:	b103      	cbz	r3, 8008d8e <_sbrk_r+0x1a>
 8008d8c:	6023      	str	r3, [r4, #0]
 8008d8e:	bd38      	pop	{r3, r4, r5, pc}
 8008d90:	20000724 	.word	0x20000724

08008d94 <nan>:
 8008d94:	2000      	movs	r0, #0
 8008d96:	4901      	ldr	r1, [pc, #4]	@ (8008d9c <nan+0x8>)
 8008d98:	4770      	bx	lr
 8008d9a:	bf00      	nop
 8008d9c:	7ff80000 	.word	0x7ff80000

08008da0 <__assert_func>:
 8008da0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008da2:	4614      	mov	r4, r2
 8008da4:	461a      	mov	r2, r3
 8008da6:	4b09      	ldr	r3, [pc, #36]	@ (8008dcc <__assert_func+0x2c>)
 8008da8:	4605      	mov	r5, r0
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	68d8      	ldr	r0, [r3, #12]
 8008dae:	b14c      	cbz	r4, 8008dc4 <__assert_func+0x24>
 8008db0:	4b07      	ldr	r3, [pc, #28]	@ (8008dd0 <__assert_func+0x30>)
 8008db2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008db6:	9100      	str	r1, [sp, #0]
 8008db8:	462b      	mov	r3, r5
 8008dba:	4906      	ldr	r1, [pc, #24]	@ (8008dd4 <__assert_func+0x34>)
 8008dbc:	f000 fc1a 	bl	80095f4 <fiprintf>
 8008dc0:	f000 fc2a 	bl	8009618 <abort>
 8008dc4:	4b04      	ldr	r3, [pc, #16]	@ (8008dd8 <__assert_func+0x38>)
 8008dc6:	461c      	mov	r4, r3
 8008dc8:	e7f3      	b.n	8008db2 <__assert_func+0x12>
 8008dca:	bf00      	nop
 8008dcc:	20000030 	.word	0x20000030
 8008dd0:	08009e99 	.word	0x08009e99
 8008dd4:	08009ea6 	.word	0x08009ea6
 8008dd8:	08009ed4 	.word	0x08009ed4

08008ddc <_calloc_r>:
 8008ddc:	b570      	push	{r4, r5, r6, lr}
 8008dde:	fba1 5402 	umull	r5, r4, r1, r2
 8008de2:	b934      	cbnz	r4, 8008df2 <_calloc_r+0x16>
 8008de4:	4629      	mov	r1, r5
 8008de6:	f7fd fe65 	bl	8006ab4 <_malloc_r>
 8008dea:	4606      	mov	r6, r0
 8008dec:	b928      	cbnz	r0, 8008dfa <_calloc_r+0x1e>
 8008dee:	4630      	mov	r0, r6
 8008df0:	bd70      	pop	{r4, r5, r6, pc}
 8008df2:	220c      	movs	r2, #12
 8008df4:	2600      	movs	r6, #0
 8008df6:	6002      	str	r2, [r0, #0]
 8008df8:	e7f9      	b.n	8008dee <_calloc_r+0x12>
 8008dfa:	462a      	mov	r2, r5
 8008dfc:	4621      	mov	r1, r4
 8008dfe:	f7fc fee8 	bl	8005bd2 <memset>
 8008e02:	e7f4      	b.n	8008dee <_calloc_r+0x12>

08008e04 <rshift>:
 8008e04:	6903      	ldr	r3, [r0, #16]
 8008e06:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008e0a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008e0e:	f100 0414 	add.w	r4, r0, #20
 8008e12:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008e16:	dd46      	ble.n	8008ea6 <rshift+0xa2>
 8008e18:	f011 011f 	ands.w	r1, r1, #31
 8008e1c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008e20:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008e24:	d10c      	bne.n	8008e40 <rshift+0x3c>
 8008e26:	4629      	mov	r1, r5
 8008e28:	f100 0710 	add.w	r7, r0, #16
 8008e2c:	42b1      	cmp	r1, r6
 8008e2e:	d335      	bcc.n	8008e9c <rshift+0x98>
 8008e30:	1a9b      	subs	r3, r3, r2
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	1eea      	subs	r2, r5, #3
 8008e36:	4296      	cmp	r6, r2
 8008e38:	bf38      	it	cc
 8008e3a:	2300      	movcc	r3, #0
 8008e3c:	4423      	add	r3, r4
 8008e3e:	e015      	b.n	8008e6c <rshift+0x68>
 8008e40:	46a1      	mov	r9, r4
 8008e42:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008e46:	f1c1 0820 	rsb	r8, r1, #32
 8008e4a:	40cf      	lsrs	r7, r1
 8008e4c:	f105 0e04 	add.w	lr, r5, #4
 8008e50:	4576      	cmp	r6, lr
 8008e52:	46f4      	mov	ip, lr
 8008e54:	d816      	bhi.n	8008e84 <rshift+0x80>
 8008e56:	1a9a      	subs	r2, r3, r2
 8008e58:	0092      	lsls	r2, r2, #2
 8008e5a:	3a04      	subs	r2, #4
 8008e5c:	3501      	adds	r5, #1
 8008e5e:	42ae      	cmp	r6, r5
 8008e60:	bf38      	it	cc
 8008e62:	2200      	movcc	r2, #0
 8008e64:	18a3      	adds	r3, r4, r2
 8008e66:	50a7      	str	r7, [r4, r2]
 8008e68:	b107      	cbz	r7, 8008e6c <rshift+0x68>
 8008e6a:	3304      	adds	r3, #4
 8008e6c:	42a3      	cmp	r3, r4
 8008e6e:	eba3 0204 	sub.w	r2, r3, r4
 8008e72:	bf08      	it	eq
 8008e74:	2300      	moveq	r3, #0
 8008e76:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008e7a:	6102      	str	r2, [r0, #16]
 8008e7c:	bf08      	it	eq
 8008e7e:	6143      	streq	r3, [r0, #20]
 8008e80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e84:	f8dc c000 	ldr.w	ip, [ip]
 8008e88:	fa0c fc08 	lsl.w	ip, ip, r8
 8008e8c:	ea4c 0707 	orr.w	r7, ip, r7
 8008e90:	f849 7b04 	str.w	r7, [r9], #4
 8008e94:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008e98:	40cf      	lsrs	r7, r1
 8008e9a:	e7d9      	b.n	8008e50 <rshift+0x4c>
 8008e9c:	f851 cb04 	ldr.w	ip, [r1], #4
 8008ea0:	f847 cf04 	str.w	ip, [r7, #4]!
 8008ea4:	e7c2      	b.n	8008e2c <rshift+0x28>
 8008ea6:	4623      	mov	r3, r4
 8008ea8:	e7e0      	b.n	8008e6c <rshift+0x68>

08008eaa <__hexdig_fun>:
 8008eaa:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008eae:	2b09      	cmp	r3, #9
 8008eb0:	d802      	bhi.n	8008eb8 <__hexdig_fun+0xe>
 8008eb2:	3820      	subs	r0, #32
 8008eb4:	b2c0      	uxtb	r0, r0
 8008eb6:	4770      	bx	lr
 8008eb8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008ebc:	2b05      	cmp	r3, #5
 8008ebe:	d801      	bhi.n	8008ec4 <__hexdig_fun+0x1a>
 8008ec0:	3847      	subs	r0, #71	@ 0x47
 8008ec2:	e7f7      	b.n	8008eb4 <__hexdig_fun+0xa>
 8008ec4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008ec8:	2b05      	cmp	r3, #5
 8008eca:	d801      	bhi.n	8008ed0 <__hexdig_fun+0x26>
 8008ecc:	3827      	subs	r0, #39	@ 0x27
 8008ece:	e7f1      	b.n	8008eb4 <__hexdig_fun+0xa>
 8008ed0:	2000      	movs	r0, #0
 8008ed2:	4770      	bx	lr

08008ed4 <__gethex>:
 8008ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed8:	468a      	mov	sl, r1
 8008eda:	4690      	mov	r8, r2
 8008edc:	b085      	sub	sp, #20
 8008ede:	9302      	str	r3, [sp, #8]
 8008ee0:	680b      	ldr	r3, [r1, #0]
 8008ee2:	9001      	str	r0, [sp, #4]
 8008ee4:	1c9c      	adds	r4, r3, #2
 8008ee6:	46a1      	mov	r9, r4
 8008ee8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008eec:	2830      	cmp	r0, #48	@ 0x30
 8008eee:	d0fa      	beq.n	8008ee6 <__gethex+0x12>
 8008ef0:	eba9 0303 	sub.w	r3, r9, r3
 8008ef4:	f1a3 0b02 	sub.w	fp, r3, #2
 8008ef8:	f7ff ffd7 	bl	8008eaa <__hexdig_fun>
 8008efc:	4605      	mov	r5, r0
 8008efe:	2800      	cmp	r0, #0
 8008f00:	d168      	bne.n	8008fd4 <__gethex+0x100>
 8008f02:	2201      	movs	r2, #1
 8008f04:	4648      	mov	r0, r9
 8008f06:	499f      	ldr	r1, [pc, #636]	@ (8009184 <__gethex+0x2b0>)
 8008f08:	f7ff ff21 	bl	8008d4e <strncmp>
 8008f0c:	4607      	mov	r7, r0
 8008f0e:	2800      	cmp	r0, #0
 8008f10:	d167      	bne.n	8008fe2 <__gethex+0x10e>
 8008f12:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008f16:	4626      	mov	r6, r4
 8008f18:	f7ff ffc7 	bl	8008eaa <__hexdig_fun>
 8008f1c:	2800      	cmp	r0, #0
 8008f1e:	d062      	beq.n	8008fe6 <__gethex+0x112>
 8008f20:	4623      	mov	r3, r4
 8008f22:	7818      	ldrb	r0, [r3, #0]
 8008f24:	4699      	mov	r9, r3
 8008f26:	2830      	cmp	r0, #48	@ 0x30
 8008f28:	f103 0301 	add.w	r3, r3, #1
 8008f2c:	d0f9      	beq.n	8008f22 <__gethex+0x4e>
 8008f2e:	f7ff ffbc 	bl	8008eaa <__hexdig_fun>
 8008f32:	fab0 f580 	clz	r5, r0
 8008f36:	f04f 0b01 	mov.w	fp, #1
 8008f3a:	096d      	lsrs	r5, r5, #5
 8008f3c:	464a      	mov	r2, r9
 8008f3e:	4616      	mov	r6, r2
 8008f40:	7830      	ldrb	r0, [r6, #0]
 8008f42:	3201      	adds	r2, #1
 8008f44:	f7ff ffb1 	bl	8008eaa <__hexdig_fun>
 8008f48:	2800      	cmp	r0, #0
 8008f4a:	d1f8      	bne.n	8008f3e <__gethex+0x6a>
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	4630      	mov	r0, r6
 8008f50:	498c      	ldr	r1, [pc, #560]	@ (8009184 <__gethex+0x2b0>)
 8008f52:	f7ff fefc 	bl	8008d4e <strncmp>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	d13f      	bne.n	8008fda <__gethex+0x106>
 8008f5a:	b944      	cbnz	r4, 8008f6e <__gethex+0x9a>
 8008f5c:	1c74      	adds	r4, r6, #1
 8008f5e:	4622      	mov	r2, r4
 8008f60:	4616      	mov	r6, r2
 8008f62:	7830      	ldrb	r0, [r6, #0]
 8008f64:	3201      	adds	r2, #1
 8008f66:	f7ff ffa0 	bl	8008eaa <__hexdig_fun>
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	d1f8      	bne.n	8008f60 <__gethex+0x8c>
 8008f6e:	1ba4      	subs	r4, r4, r6
 8008f70:	00a7      	lsls	r7, r4, #2
 8008f72:	7833      	ldrb	r3, [r6, #0]
 8008f74:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008f78:	2b50      	cmp	r3, #80	@ 0x50
 8008f7a:	d13e      	bne.n	8008ffa <__gethex+0x126>
 8008f7c:	7873      	ldrb	r3, [r6, #1]
 8008f7e:	2b2b      	cmp	r3, #43	@ 0x2b
 8008f80:	d033      	beq.n	8008fea <__gethex+0x116>
 8008f82:	2b2d      	cmp	r3, #45	@ 0x2d
 8008f84:	d034      	beq.n	8008ff0 <__gethex+0x11c>
 8008f86:	2400      	movs	r4, #0
 8008f88:	1c71      	adds	r1, r6, #1
 8008f8a:	7808      	ldrb	r0, [r1, #0]
 8008f8c:	f7ff ff8d 	bl	8008eaa <__hexdig_fun>
 8008f90:	1e43      	subs	r3, r0, #1
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	2b18      	cmp	r3, #24
 8008f96:	d830      	bhi.n	8008ffa <__gethex+0x126>
 8008f98:	f1a0 0210 	sub.w	r2, r0, #16
 8008f9c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008fa0:	f7ff ff83 	bl	8008eaa <__hexdig_fun>
 8008fa4:	f100 3cff 	add.w	ip, r0, #4294967295
 8008fa8:	fa5f fc8c 	uxtb.w	ip, ip
 8008fac:	f1bc 0f18 	cmp.w	ip, #24
 8008fb0:	f04f 030a 	mov.w	r3, #10
 8008fb4:	d91e      	bls.n	8008ff4 <__gethex+0x120>
 8008fb6:	b104      	cbz	r4, 8008fba <__gethex+0xe6>
 8008fb8:	4252      	negs	r2, r2
 8008fba:	4417      	add	r7, r2
 8008fbc:	f8ca 1000 	str.w	r1, [sl]
 8008fc0:	b1ed      	cbz	r5, 8008ffe <__gethex+0x12a>
 8008fc2:	f1bb 0f00 	cmp.w	fp, #0
 8008fc6:	bf0c      	ite	eq
 8008fc8:	2506      	moveq	r5, #6
 8008fca:	2500      	movne	r5, #0
 8008fcc:	4628      	mov	r0, r5
 8008fce:	b005      	add	sp, #20
 8008fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fd4:	2500      	movs	r5, #0
 8008fd6:	462c      	mov	r4, r5
 8008fd8:	e7b0      	b.n	8008f3c <__gethex+0x68>
 8008fda:	2c00      	cmp	r4, #0
 8008fdc:	d1c7      	bne.n	8008f6e <__gethex+0x9a>
 8008fde:	4627      	mov	r7, r4
 8008fe0:	e7c7      	b.n	8008f72 <__gethex+0x9e>
 8008fe2:	464e      	mov	r6, r9
 8008fe4:	462f      	mov	r7, r5
 8008fe6:	2501      	movs	r5, #1
 8008fe8:	e7c3      	b.n	8008f72 <__gethex+0x9e>
 8008fea:	2400      	movs	r4, #0
 8008fec:	1cb1      	adds	r1, r6, #2
 8008fee:	e7cc      	b.n	8008f8a <__gethex+0xb6>
 8008ff0:	2401      	movs	r4, #1
 8008ff2:	e7fb      	b.n	8008fec <__gethex+0x118>
 8008ff4:	fb03 0002 	mla	r0, r3, r2, r0
 8008ff8:	e7ce      	b.n	8008f98 <__gethex+0xc4>
 8008ffa:	4631      	mov	r1, r6
 8008ffc:	e7de      	b.n	8008fbc <__gethex+0xe8>
 8008ffe:	4629      	mov	r1, r5
 8009000:	eba6 0309 	sub.w	r3, r6, r9
 8009004:	3b01      	subs	r3, #1
 8009006:	2b07      	cmp	r3, #7
 8009008:	dc0a      	bgt.n	8009020 <__gethex+0x14c>
 800900a:	9801      	ldr	r0, [sp, #4]
 800900c:	f7fd fdde 	bl	8006bcc <_Balloc>
 8009010:	4604      	mov	r4, r0
 8009012:	b940      	cbnz	r0, 8009026 <__gethex+0x152>
 8009014:	4602      	mov	r2, r0
 8009016:	21e4      	movs	r1, #228	@ 0xe4
 8009018:	4b5b      	ldr	r3, [pc, #364]	@ (8009188 <__gethex+0x2b4>)
 800901a:	485c      	ldr	r0, [pc, #368]	@ (800918c <__gethex+0x2b8>)
 800901c:	f7ff fec0 	bl	8008da0 <__assert_func>
 8009020:	3101      	adds	r1, #1
 8009022:	105b      	asrs	r3, r3, #1
 8009024:	e7ef      	b.n	8009006 <__gethex+0x132>
 8009026:	2300      	movs	r3, #0
 8009028:	f100 0a14 	add.w	sl, r0, #20
 800902c:	4655      	mov	r5, sl
 800902e:	469b      	mov	fp, r3
 8009030:	45b1      	cmp	r9, r6
 8009032:	d337      	bcc.n	80090a4 <__gethex+0x1d0>
 8009034:	f845 bb04 	str.w	fp, [r5], #4
 8009038:	eba5 050a 	sub.w	r5, r5, sl
 800903c:	10ad      	asrs	r5, r5, #2
 800903e:	6125      	str	r5, [r4, #16]
 8009040:	4658      	mov	r0, fp
 8009042:	f7fd feb5 	bl	8006db0 <__hi0bits>
 8009046:	016d      	lsls	r5, r5, #5
 8009048:	f8d8 6000 	ldr.w	r6, [r8]
 800904c:	1a2d      	subs	r5, r5, r0
 800904e:	42b5      	cmp	r5, r6
 8009050:	dd54      	ble.n	80090fc <__gethex+0x228>
 8009052:	1bad      	subs	r5, r5, r6
 8009054:	4629      	mov	r1, r5
 8009056:	4620      	mov	r0, r4
 8009058:	f7fe fa37 	bl	80074ca <__any_on>
 800905c:	4681      	mov	r9, r0
 800905e:	b178      	cbz	r0, 8009080 <__gethex+0x1ac>
 8009060:	f04f 0901 	mov.w	r9, #1
 8009064:	1e6b      	subs	r3, r5, #1
 8009066:	1159      	asrs	r1, r3, #5
 8009068:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800906c:	f003 021f 	and.w	r2, r3, #31
 8009070:	fa09 f202 	lsl.w	r2, r9, r2
 8009074:	420a      	tst	r2, r1
 8009076:	d003      	beq.n	8009080 <__gethex+0x1ac>
 8009078:	454b      	cmp	r3, r9
 800907a:	dc36      	bgt.n	80090ea <__gethex+0x216>
 800907c:	f04f 0902 	mov.w	r9, #2
 8009080:	4629      	mov	r1, r5
 8009082:	4620      	mov	r0, r4
 8009084:	f7ff febe 	bl	8008e04 <rshift>
 8009088:	442f      	add	r7, r5
 800908a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800908e:	42bb      	cmp	r3, r7
 8009090:	da42      	bge.n	8009118 <__gethex+0x244>
 8009092:	4621      	mov	r1, r4
 8009094:	9801      	ldr	r0, [sp, #4]
 8009096:	f7fd fdd9 	bl	8006c4c <_Bfree>
 800909a:	2300      	movs	r3, #0
 800909c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800909e:	25a3      	movs	r5, #163	@ 0xa3
 80090a0:	6013      	str	r3, [r2, #0]
 80090a2:	e793      	b.n	8008fcc <__gethex+0xf8>
 80090a4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80090a8:	2a2e      	cmp	r2, #46	@ 0x2e
 80090aa:	d012      	beq.n	80090d2 <__gethex+0x1fe>
 80090ac:	2b20      	cmp	r3, #32
 80090ae:	d104      	bne.n	80090ba <__gethex+0x1e6>
 80090b0:	f845 bb04 	str.w	fp, [r5], #4
 80090b4:	f04f 0b00 	mov.w	fp, #0
 80090b8:	465b      	mov	r3, fp
 80090ba:	7830      	ldrb	r0, [r6, #0]
 80090bc:	9303      	str	r3, [sp, #12]
 80090be:	f7ff fef4 	bl	8008eaa <__hexdig_fun>
 80090c2:	9b03      	ldr	r3, [sp, #12]
 80090c4:	f000 000f 	and.w	r0, r0, #15
 80090c8:	4098      	lsls	r0, r3
 80090ca:	ea4b 0b00 	orr.w	fp, fp, r0
 80090ce:	3304      	adds	r3, #4
 80090d0:	e7ae      	b.n	8009030 <__gethex+0x15c>
 80090d2:	45b1      	cmp	r9, r6
 80090d4:	d8ea      	bhi.n	80090ac <__gethex+0x1d8>
 80090d6:	2201      	movs	r2, #1
 80090d8:	4630      	mov	r0, r6
 80090da:	492a      	ldr	r1, [pc, #168]	@ (8009184 <__gethex+0x2b0>)
 80090dc:	9303      	str	r3, [sp, #12]
 80090de:	f7ff fe36 	bl	8008d4e <strncmp>
 80090e2:	9b03      	ldr	r3, [sp, #12]
 80090e4:	2800      	cmp	r0, #0
 80090e6:	d1e1      	bne.n	80090ac <__gethex+0x1d8>
 80090e8:	e7a2      	b.n	8009030 <__gethex+0x15c>
 80090ea:	4620      	mov	r0, r4
 80090ec:	1ea9      	subs	r1, r5, #2
 80090ee:	f7fe f9ec 	bl	80074ca <__any_on>
 80090f2:	2800      	cmp	r0, #0
 80090f4:	d0c2      	beq.n	800907c <__gethex+0x1a8>
 80090f6:	f04f 0903 	mov.w	r9, #3
 80090fa:	e7c1      	b.n	8009080 <__gethex+0x1ac>
 80090fc:	da09      	bge.n	8009112 <__gethex+0x23e>
 80090fe:	1b75      	subs	r5, r6, r5
 8009100:	4621      	mov	r1, r4
 8009102:	462a      	mov	r2, r5
 8009104:	9801      	ldr	r0, [sp, #4]
 8009106:	f7fd ffb1 	bl	800706c <__lshift>
 800910a:	4604      	mov	r4, r0
 800910c:	1b7f      	subs	r7, r7, r5
 800910e:	f100 0a14 	add.w	sl, r0, #20
 8009112:	f04f 0900 	mov.w	r9, #0
 8009116:	e7b8      	b.n	800908a <__gethex+0x1b6>
 8009118:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800911c:	42bd      	cmp	r5, r7
 800911e:	dd6f      	ble.n	8009200 <__gethex+0x32c>
 8009120:	1bed      	subs	r5, r5, r7
 8009122:	42ae      	cmp	r6, r5
 8009124:	dc34      	bgt.n	8009190 <__gethex+0x2bc>
 8009126:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800912a:	2b02      	cmp	r3, #2
 800912c:	d022      	beq.n	8009174 <__gethex+0x2a0>
 800912e:	2b03      	cmp	r3, #3
 8009130:	d024      	beq.n	800917c <__gethex+0x2a8>
 8009132:	2b01      	cmp	r3, #1
 8009134:	d115      	bne.n	8009162 <__gethex+0x28e>
 8009136:	42ae      	cmp	r6, r5
 8009138:	d113      	bne.n	8009162 <__gethex+0x28e>
 800913a:	2e01      	cmp	r6, #1
 800913c:	d10b      	bne.n	8009156 <__gethex+0x282>
 800913e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009142:	9a02      	ldr	r2, [sp, #8]
 8009144:	2562      	movs	r5, #98	@ 0x62
 8009146:	6013      	str	r3, [r2, #0]
 8009148:	2301      	movs	r3, #1
 800914a:	6123      	str	r3, [r4, #16]
 800914c:	f8ca 3000 	str.w	r3, [sl]
 8009150:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009152:	601c      	str	r4, [r3, #0]
 8009154:	e73a      	b.n	8008fcc <__gethex+0xf8>
 8009156:	4620      	mov	r0, r4
 8009158:	1e71      	subs	r1, r6, #1
 800915a:	f7fe f9b6 	bl	80074ca <__any_on>
 800915e:	2800      	cmp	r0, #0
 8009160:	d1ed      	bne.n	800913e <__gethex+0x26a>
 8009162:	4621      	mov	r1, r4
 8009164:	9801      	ldr	r0, [sp, #4]
 8009166:	f7fd fd71 	bl	8006c4c <_Bfree>
 800916a:	2300      	movs	r3, #0
 800916c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800916e:	2550      	movs	r5, #80	@ 0x50
 8009170:	6013      	str	r3, [r2, #0]
 8009172:	e72b      	b.n	8008fcc <__gethex+0xf8>
 8009174:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009176:	2b00      	cmp	r3, #0
 8009178:	d1f3      	bne.n	8009162 <__gethex+0x28e>
 800917a:	e7e0      	b.n	800913e <__gethex+0x26a>
 800917c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800917e:	2b00      	cmp	r3, #0
 8009180:	d1dd      	bne.n	800913e <__gethex+0x26a>
 8009182:	e7ee      	b.n	8009162 <__gethex+0x28e>
 8009184:	08009e63 	.word	0x08009e63
 8009188:	08009df9 	.word	0x08009df9
 800918c:	08009ed5 	.word	0x08009ed5
 8009190:	1e6f      	subs	r7, r5, #1
 8009192:	f1b9 0f00 	cmp.w	r9, #0
 8009196:	d130      	bne.n	80091fa <__gethex+0x326>
 8009198:	b127      	cbz	r7, 80091a4 <__gethex+0x2d0>
 800919a:	4639      	mov	r1, r7
 800919c:	4620      	mov	r0, r4
 800919e:	f7fe f994 	bl	80074ca <__any_on>
 80091a2:	4681      	mov	r9, r0
 80091a4:	2301      	movs	r3, #1
 80091a6:	4629      	mov	r1, r5
 80091a8:	1b76      	subs	r6, r6, r5
 80091aa:	2502      	movs	r5, #2
 80091ac:	117a      	asrs	r2, r7, #5
 80091ae:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80091b2:	f007 071f 	and.w	r7, r7, #31
 80091b6:	40bb      	lsls	r3, r7
 80091b8:	4213      	tst	r3, r2
 80091ba:	4620      	mov	r0, r4
 80091bc:	bf18      	it	ne
 80091be:	f049 0902 	orrne.w	r9, r9, #2
 80091c2:	f7ff fe1f 	bl	8008e04 <rshift>
 80091c6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80091ca:	f1b9 0f00 	cmp.w	r9, #0
 80091ce:	d047      	beq.n	8009260 <__gethex+0x38c>
 80091d0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80091d4:	2b02      	cmp	r3, #2
 80091d6:	d015      	beq.n	8009204 <__gethex+0x330>
 80091d8:	2b03      	cmp	r3, #3
 80091da:	d017      	beq.n	800920c <__gethex+0x338>
 80091dc:	2b01      	cmp	r3, #1
 80091de:	d109      	bne.n	80091f4 <__gethex+0x320>
 80091e0:	f019 0f02 	tst.w	r9, #2
 80091e4:	d006      	beq.n	80091f4 <__gethex+0x320>
 80091e6:	f8da 3000 	ldr.w	r3, [sl]
 80091ea:	ea49 0903 	orr.w	r9, r9, r3
 80091ee:	f019 0f01 	tst.w	r9, #1
 80091f2:	d10e      	bne.n	8009212 <__gethex+0x33e>
 80091f4:	f045 0510 	orr.w	r5, r5, #16
 80091f8:	e032      	b.n	8009260 <__gethex+0x38c>
 80091fa:	f04f 0901 	mov.w	r9, #1
 80091fe:	e7d1      	b.n	80091a4 <__gethex+0x2d0>
 8009200:	2501      	movs	r5, #1
 8009202:	e7e2      	b.n	80091ca <__gethex+0x2f6>
 8009204:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009206:	f1c3 0301 	rsb	r3, r3, #1
 800920a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800920c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800920e:	2b00      	cmp	r3, #0
 8009210:	d0f0      	beq.n	80091f4 <__gethex+0x320>
 8009212:	f04f 0c00 	mov.w	ip, #0
 8009216:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800921a:	f104 0314 	add.w	r3, r4, #20
 800921e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009222:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009226:	4618      	mov	r0, r3
 8009228:	f853 2b04 	ldr.w	r2, [r3], #4
 800922c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009230:	d01b      	beq.n	800926a <__gethex+0x396>
 8009232:	3201      	adds	r2, #1
 8009234:	6002      	str	r2, [r0, #0]
 8009236:	2d02      	cmp	r5, #2
 8009238:	f104 0314 	add.w	r3, r4, #20
 800923c:	d13c      	bne.n	80092b8 <__gethex+0x3e4>
 800923e:	f8d8 2000 	ldr.w	r2, [r8]
 8009242:	3a01      	subs	r2, #1
 8009244:	42b2      	cmp	r2, r6
 8009246:	d109      	bne.n	800925c <__gethex+0x388>
 8009248:	2201      	movs	r2, #1
 800924a:	1171      	asrs	r1, r6, #5
 800924c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009250:	f006 061f 	and.w	r6, r6, #31
 8009254:	fa02 f606 	lsl.w	r6, r2, r6
 8009258:	421e      	tst	r6, r3
 800925a:	d13a      	bne.n	80092d2 <__gethex+0x3fe>
 800925c:	f045 0520 	orr.w	r5, r5, #32
 8009260:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009262:	601c      	str	r4, [r3, #0]
 8009264:	9b02      	ldr	r3, [sp, #8]
 8009266:	601f      	str	r7, [r3, #0]
 8009268:	e6b0      	b.n	8008fcc <__gethex+0xf8>
 800926a:	4299      	cmp	r1, r3
 800926c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009270:	d8d9      	bhi.n	8009226 <__gethex+0x352>
 8009272:	68a3      	ldr	r3, [r4, #8]
 8009274:	459b      	cmp	fp, r3
 8009276:	db17      	blt.n	80092a8 <__gethex+0x3d4>
 8009278:	6861      	ldr	r1, [r4, #4]
 800927a:	9801      	ldr	r0, [sp, #4]
 800927c:	3101      	adds	r1, #1
 800927e:	f7fd fca5 	bl	8006bcc <_Balloc>
 8009282:	4681      	mov	r9, r0
 8009284:	b918      	cbnz	r0, 800928e <__gethex+0x3ba>
 8009286:	4602      	mov	r2, r0
 8009288:	2184      	movs	r1, #132	@ 0x84
 800928a:	4b19      	ldr	r3, [pc, #100]	@ (80092f0 <__gethex+0x41c>)
 800928c:	e6c5      	b.n	800901a <__gethex+0x146>
 800928e:	6922      	ldr	r2, [r4, #16]
 8009290:	f104 010c 	add.w	r1, r4, #12
 8009294:	3202      	adds	r2, #2
 8009296:	0092      	lsls	r2, r2, #2
 8009298:	300c      	adds	r0, #12
 800929a:	f7fc fd28 	bl	8005cee <memcpy>
 800929e:	4621      	mov	r1, r4
 80092a0:	9801      	ldr	r0, [sp, #4]
 80092a2:	f7fd fcd3 	bl	8006c4c <_Bfree>
 80092a6:	464c      	mov	r4, r9
 80092a8:	6923      	ldr	r3, [r4, #16]
 80092aa:	1c5a      	adds	r2, r3, #1
 80092ac:	6122      	str	r2, [r4, #16]
 80092ae:	2201      	movs	r2, #1
 80092b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80092b4:	615a      	str	r2, [r3, #20]
 80092b6:	e7be      	b.n	8009236 <__gethex+0x362>
 80092b8:	6922      	ldr	r2, [r4, #16]
 80092ba:	455a      	cmp	r2, fp
 80092bc:	dd0b      	ble.n	80092d6 <__gethex+0x402>
 80092be:	2101      	movs	r1, #1
 80092c0:	4620      	mov	r0, r4
 80092c2:	f7ff fd9f 	bl	8008e04 <rshift>
 80092c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80092ca:	3701      	adds	r7, #1
 80092cc:	42bb      	cmp	r3, r7
 80092ce:	f6ff aee0 	blt.w	8009092 <__gethex+0x1be>
 80092d2:	2501      	movs	r5, #1
 80092d4:	e7c2      	b.n	800925c <__gethex+0x388>
 80092d6:	f016 061f 	ands.w	r6, r6, #31
 80092da:	d0fa      	beq.n	80092d2 <__gethex+0x3fe>
 80092dc:	4453      	add	r3, sl
 80092de:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80092e2:	f7fd fd65 	bl	8006db0 <__hi0bits>
 80092e6:	f1c6 0620 	rsb	r6, r6, #32
 80092ea:	42b0      	cmp	r0, r6
 80092ec:	dbe7      	blt.n	80092be <__gethex+0x3ea>
 80092ee:	e7f0      	b.n	80092d2 <__gethex+0x3fe>
 80092f0:	08009df9 	.word	0x08009df9

080092f4 <L_shift>:
 80092f4:	f1c2 0208 	rsb	r2, r2, #8
 80092f8:	0092      	lsls	r2, r2, #2
 80092fa:	b570      	push	{r4, r5, r6, lr}
 80092fc:	f1c2 0620 	rsb	r6, r2, #32
 8009300:	6843      	ldr	r3, [r0, #4]
 8009302:	6804      	ldr	r4, [r0, #0]
 8009304:	fa03 f506 	lsl.w	r5, r3, r6
 8009308:	432c      	orrs	r4, r5
 800930a:	40d3      	lsrs	r3, r2
 800930c:	6004      	str	r4, [r0, #0]
 800930e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009312:	4288      	cmp	r0, r1
 8009314:	d3f4      	bcc.n	8009300 <L_shift+0xc>
 8009316:	bd70      	pop	{r4, r5, r6, pc}

08009318 <__match>:
 8009318:	b530      	push	{r4, r5, lr}
 800931a:	6803      	ldr	r3, [r0, #0]
 800931c:	3301      	adds	r3, #1
 800931e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009322:	b914      	cbnz	r4, 800932a <__match+0x12>
 8009324:	6003      	str	r3, [r0, #0]
 8009326:	2001      	movs	r0, #1
 8009328:	bd30      	pop	{r4, r5, pc}
 800932a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800932e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009332:	2d19      	cmp	r5, #25
 8009334:	bf98      	it	ls
 8009336:	3220      	addls	r2, #32
 8009338:	42a2      	cmp	r2, r4
 800933a:	d0f0      	beq.n	800931e <__match+0x6>
 800933c:	2000      	movs	r0, #0
 800933e:	e7f3      	b.n	8009328 <__match+0x10>

08009340 <__hexnan>:
 8009340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009344:	2500      	movs	r5, #0
 8009346:	680b      	ldr	r3, [r1, #0]
 8009348:	4682      	mov	sl, r0
 800934a:	115e      	asrs	r6, r3, #5
 800934c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009350:	f013 031f 	ands.w	r3, r3, #31
 8009354:	bf18      	it	ne
 8009356:	3604      	addne	r6, #4
 8009358:	1f37      	subs	r7, r6, #4
 800935a:	4690      	mov	r8, r2
 800935c:	46b9      	mov	r9, r7
 800935e:	463c      	mov	r4, r7
 8009360:	46ab      	mov	fp, r5
 8009362:	b087      	sub	sp, #28
 8009364:	6801      	ldr	r1, [r0, #0]
 8009366:	9301      	str	r3, [sp, #4]
 8009368:	f846 5c04 	str.w	r5, [r6, #-4]
 800936c:	9502      	str	r5, [sp, #8]
 800936e:	784a      	ldrb	r2, [r1, #1]
 8009370:	1c4b      	adds	r3, r1, #1
 8009372:	9303      	str	r3, [sp, #12]
 8009374:	b342      	cbz	r2, 80093c8 <__hexnan+0x88>
 8009376:	4610      	mov	r0, r2
 8009378:	9105      	str	r1, [sp, #20]
 800937a:	9204      	str	r2, [sp, #16]
 800937c:	f7ff fd95 	bl	8008eaa <__hexdig_fun>
 8009380:	2800      	cmp	r0, #0
 8009382:	d151      	bne.n	8009428 <__hexnan+0xe8>
 8009384:	9a04      	ldr	r2, [sp, #16]
 8009386:	9905      	ldr	r1, [sp, #20]
 8009388:	2a20      	cmp	r2, #32
 800938a:	d818      	bhi.n	80093be <__hexnan+0x7e>
 800938c:	9b02      	ldr	r3, [sp, #8]
 800938e:	459b      	cmp	fp, r3
 8009390:	dd13      	ble.n	80093ba <__hexnan+0x7a>
 8009392:	454c      	cmp	r4, r9
 8009394:	d206      	bcs.n	80093a4 <__hexnan+0x64>
 8009396:	2d07      	cmp	r5, #7
 8009398:	dc04      	bgt.n	80093a4 <__hexnan+0x64>
 800939a:	462a      	mov	r2, r5
 800939c:	4649      	mov	r1, r9
 800939e:	4620      	mov	r0, r4
 80093a0:	f7ff ffa8 	bl	80092f4 <L_shift>
 80093a4:	4544      	cmp	r4, r8
 80093a6:	d952      	bls.n	800944e <__hexnan+0x10e>
 80093a8:	2300      	movs	r3, #0
 80093aa:	f1a4 0904 	sub.w	r9, r4, #4
 80093ae:	f844 3c04 	str.w	r3, [r4, #-4]
 80093b2:	461d      	mov	r5, r3
 80093b4:	464c      	mov	r4, r9
 80093b6:	f8cd b008 	str.w	fp, [sp, #8]
 80093ba:	9903      	ldr	r1, [sp, #12]
 80093bc:	e7d7      	b.n	800936e <__hexnan+0x2e>
 80093be:	2a29      	cmp	r2, #41	@ 0x29
 80093c0:	d157      	bne.n	8009472 <__hexnan+0x132>
 80093c2:	3102      	adds	r1, #2
 80093c4:	f8ca 1000 	str.w	r1, [sl]
 80093c8:	f1bb 0f00 	cmp.w	fp, #0
 80093cc:	d051      	beq.n	8009472 <__hexnan+0x132>
 80093ce:	454c      	cmp	r4, r9
 80093d0:	d206      	bcs.n	80093e0 <__hexnan+0xa0>
 80093d2:	2d07      	cmp	r5, #7
 80093d4:	dc04      	bgt.n	80093e0 <__hexnan+0xa0>
 80093d6:	462a      	mov	r2, r5
 80093d8:	4649      	mov	r1, r9
 80093da:	4620      	mov	r0, r4
 80093dc:	f7ff ff8a 	bl	80092f4 <L_shift>
 80093e0:	4544      	cmp	r4, r8
 80093e2:	d936      	bls.n	8009452 <__hexnan+0x112>
 80093e4:	4623      	mov	r3, r4
 80093e6:	f1a8 0204 	sub.w	r2, r8, #4
 80093ea:	f853 1b04 	ldr.w	r1, [r3], #4
 80093ee:	429f      	cmp	r7, r3
 80093f0:	f842 1f04 	str.w	r1, [r2, #4]!
 80093f4:	d2f9      	bcs.n	80093ea <__hexnan+0xaa>
 80093f6:	1b3b      	subs	r3, r7, r4
 80093f8:	f023 0303 	bic.w	r3, r3, #3
 80093fc:	3304      	adds	r3, #4
 80093fe:	3401      	adds	r4, #1
 8009400:	3e03      	subs	r6, #3
 8009402:	42b4      	cmp	r4, r6
 8009404:	bf88      	it	hi
 8009406:	2304      	movhi	r3, #4
 8009408:	2200      	movs	r2, #0
 800940a:	4443      	add	r3, r8
 800940c:	f843 2b04 	str.w	r2, [r3], #4
 8009410:	429f      	cmp	r7, r3
 8009412:	d2fb      	bcs.n	800940c <__hexnan+0xcc>
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	b91b      	cbnz	r3, 8009420 <__hexnan+0xe0>
 8009418:	4547      	cmp	r7, r8
 800941a:	d128      	bne.n	800946e <__hexnan+0x12e>
 800941c:	2301      	movs	r3, #1
 800941e:	603b      	str	r3, [r7, #0]
 8009420:	2005      	movs	r0, #5
 8009422:	b007      	add	sp, #28
 8009424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009428:	3501      	adds	r5, #1
 800942a:	2d08      	cmp	r5, #8
 800942c:	f10b 0b01 	add.w	fp, fp, #1
 8009430:	dd06      	ble.n	8009440 <__hexnan+0x100>
 8009432:	4544      	cmp	r4, r8
 8009434:	d9c1      	bls.n	80093ba <__hexnan+0x7a>
 8009436:	2300      	movs	r3, #0
 8009438:	2501      	movs	r5, #1
 800943a:	f844 3c04 	str.w	r3, [r4, #-4]
 800943e:	3c04      	subs	r4, #4
 8009440:	6822      	ldr	r2, [r4, #0]
 8009442:	f000 000f 	and.w	r0, r0, #15
 8009446:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800944a:	6020      	str	r0, [r4, #0]
 800944c:	e7b5      	b.n	80093ba <__hexnan+0x7a>
 800944e:	2508      	movs	r5, #8
 8009450:	e7b3      	b.n	80093ba <__hexnan+0x7a>
 8009452:	9b01      	ldr	r3, [sp, #4]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d0dd      	beq.n	8009414 <__hexnan+0xd4>
 8009458:	f04f 32ff 	mov.w	r2, #4294967295
 800945c:	f1c3 0320 	rsb	r3, r3, #32
 8009460:	40da      	lsrs	r2, r3
 8009462:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009466:	4013      	ands	r3, r2
 8009468:	f846 3c04 	str.w	r3, [r6, #-4]
 800946c:	e7d2      	b.n	8009414 <__hexnan+0xd4>
 800946e:	3f04      	subs	r7, #4
 8009470:	e7d0      	b.n	8009414 <__hexnan+0xd4>
 8009472:	2004      	movs	r0, #4
 8009474:	e7d5      	b.n	8009422 <__hexnan+0xe2>

08009476 <__ascii_mbtowc>:
 8009476:	b082      	sub	sp, #8
 8009478:	b901      	cbnz	r1, 800947c <__ascii_mbtowc+0x6>
 800947a:	a901      	add	r1, sp, #4
 800947c:	b142      	cbz	r2, 8009490 <__ascii_mbtowc+0x1a>
 800947e:	b14b      	cbz	r3, 8009494 <__ascii_mbtowc+0x1e>
 8009480:	7813      	ldrb	r3, [r2, #0]
 8009482:	600b      	str	r3, [r1, #0]
 8009484:	7812      	ldrb	r2, [r2, #0]
 8009486:	1e10      	subs	r0, r2, #0
 8009488:	bf18      	it	ne
 800948a:	2001      	movne	r0, #1
 800948c:	b002      	add	sp, #8
 800948e:	4770      	bx	lr
 8009490:	4610      	mov	r0, r2
 8009492:	e7fb      	b.n	800948c <__ascii_mbtowc+0x16>
 8009494:	f06f 0001 	mvn.w	r0, #1
 8009498:	e7f8      	b.n	800948c <__ascii_mbtowc+0x16>

0800949a <_realloc_r>:
 800949a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800949e:	4607      	mov	r7, r0
 80094a0:	4614      	mov	r4, r2
 80094a2:	460d      	mov	r5, r1
 80094a4:	b921      	cbnz	r1, 80094b0 <_realloc_r+0x16>
 80094a6:	4611      	mov	r1, r2
 80094a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094ac:	f7fd bb02 	b.w	8006ab4 <_malloc_r>
 80094b0:	b92a      	cbnz	r2, 80094be <_realloc_r+0x24>
 80094b2:	f7fd fa8d 	bl	80069d0 <_free_r>
 80094b6:	4625      	mov	r5, r4
 80094b8:	4628      	mov	r0, r5
 80094ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094be:	f000 f8b2 	bl	8009626 <_malloc_usable_size_r>
 80094c2:	4284      	cmp	r4, r0
 80094c4:	4606      	mov	r6, r0
 80094c6:	d802      	bhi.n	80094ce <_realloc_r+0x34>
 80094c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80094cc:	d8f4      	bhi.n	80094b8 <_realloc_r+0x1e>
 80094ce:	4621      	mov	r1, r4
 80094d0:	4638      	mov	r0, r7
 80094d2:	f7fd faef 	bl	8006ab4 <_malloc_r>
 80094d6:	4680      	mov	r8, r0
 80094d8:	b908      	cbnz	r0, 80094de <_realloc_r+0x44>
 80094da:	4645      	mov	r5, r8
 80094dc:	e7ec      	b.n	80094b8 <_realloc_r+0x1e>
 80094de:	42b4      	cmp	r4, r6
 80094e0:	4622      	mov	r2, r4
 80094e2:	4629      	mov	r1, r5
 80094e4:	bf28      	it	cs
 80094e6:	4632      	movcs	r2, r6
 80094e8:	f7fc fc01 	bl	8005cee <memcpy>
 80094ec:	4629      	mov	r1, r5
 80094ee:	4638      	mov	r0, r7
 80094f0:	f7fd fa6e 	bl	80069d0 <_free_r>
 80094f4:	e7f1      	b.n	80094da <_realloc_r+0x40>
	...

080094f8 <_strtoul_l.isra.0>:
 80094f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80094fc:	4686      	mov	lr, r0
 80094fe:	460d      	mov	r5, r1
 8009500:	4e33      	ldr	r6, [pc, #204]	@ (80095d0 <_strtoul_l.isra.0+0xd8>)
 8009502:	4628      	mov	r0, r5
 8009504:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009508:	5d37      	ldrb	r7, [r6, r4]
 800950a:	f017 0708 	ands.w	r7, r7, #8
 800950e:	d1f8      	bne.n	8009502 <_strtoul_l.isra.0+0xa>
 8009510:	2c2d      	cmp	r4, #45	@ 0x2d
 8009512:	d110      	bne.n	8009536 <_strtoul_l.isra.0+0x3e>
 8009514:	2701      	movs	r7, #1
 8009516:	782c      	ldrb	r4, [r5, #0]
 8009518:	1c85      	adds	r5, r0, #2
 800951a:	f033 0010 	bics.w	r0, r3, #16
 800951e:	d115      	bne.n	800954c <_strtoul_l.isra.0+0x54>
 8009520:	2c30      	cmp	r4, #48	@ 0x30
 8009522:	d10d      	bne.n	8009540 <_strtoul_l.isra.0+0x48>
 8009524:	7828      	ldrb	r0, [r5, #0]
 8009526:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800952a:	2858      	cmp	r0, #88	@ 0x58
 800952c:	d108      	bne.n	8009540 <_strtoul_l.isra.0+0x48>
 800952e:	786c      	ldrb	r4, [r5, #1]
 8009530:	3502      	adds	r5, #2
 8009532:	2310      	movs	r3, #16
 8009534:	e00a      	b.n	800954c <_strtoul_l.isra.0+0x54>
 8009536:	2c2b      	cmp	r4, #43	@ 0x2b
 8009538:	bf04      	itt	eq
 800953a:	782c      	ldrbeq	r4, [r5, #0]
 800953c:	1c85      	addeq	r5, r0, #2
 800953e:	e7ec      	b.n	800951a <_strtoul_l.isra.0+0x22>
 8009540:	2b00      	cmp	r3, #0
 8009542:	d1f6      	bne.n	8009532 <_strtoul_l.isra.0+0x3a>
 8009544:	2c30      	cmp	r4, #48	@ 0x30
 8009546:	bf14      	ite	ne
 8009548:	230a      	movne	r3, #10
 800954a:	2308      	moveq	r3, #8
 800954c:	f04f 38ff 	mov.w	r8, #4294967295
 8009550:	fbb8 f8f3 	udiv	r8, r8, r3
 8009554:	2600      	movs	r6, #0
 8009556:	fb03 f908 	mul.w	r9, r3, r8
 800955a:	4630      	mov	r0, r6
 800955c:	ea6f 0909 	mvn.w	r9, r9
 8009560:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8009564:	f1bc 0f09 	cmp.w	ip, #9
 8009568:	d810      	bhi.n	800958c <_strtoul_l.isra.0+0x94>
 800956a:	4664      	mov	r4, ip
 800956c:	42a3      	cmp	r3, r4
 800956e:	dd1e      	ble.n	80095ae <_strtoul_l.isra.0+0xb6>
 8009570:	f1b6 3fff 	cmp.w	r6, #4294967295
 8009574:	d007      	beq.n	8009586 <_strtoul_l.isra.0+0x8e>
 8009576:	4580      	cmp	r8, r0
 8009578:	d316      	bcc.n	80095a8 <_strtoul_l.isra.0+0xb0>
 800957a:	d101      	bne.n	8009580 <_strtoul_l.isra.0+0x88>
 800957c:	45a1      	cmp	r9, r4
 800957e:	db13      	blt.n	80095a8 <_strtoul_l.isra.0+0xb0>
 8009580:	2601      	movs	r6, #1
 8009582:	fb00 4003 	mla	r0, r0, r3, r4
 8009586:	f815 4b01 	ldrb.w	r4, [r5], #1
 800958a:	e7e9      	b.n	8009560 <_strtoul_l.isra.0+0x68>
 800958c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8009590:	f1bc 0f19 	cmp.w	ip, #25
 8009594:	d801      	bhi.n	800959a <_strtoul_l.isra.0+0xa2>
 8009596:	3c37      	subs	r4, #55	@ 0x37
 8009598:	e7e8      	b.n	800956c <_strtoul_l.isra.0+0x74>
 800959a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800959e:	f1bc 0f19 	cmp.w	ip, #25
 80095a2:	d804      	bhi.n	80095ae <_strtoul_l.isra.0+0xb6>
 80095a4:	3c57      	subs	r4, #87	@ 0x57
 80095a6:	e7e1      	b.n	800956c <_strtoul_l.isra.0+0x74>
 80095a8:	f04f 36ff 	mov.w	r6, #4294967295
 80095ac:	e7eb      	b.n	8009586 <_strtoul_l.isra.0+0x8e>
 80095ae:	1c73      	adds	r3, r6, #1
 80095b0:	d106      	bne.n	80095c0 <_strtoul_l.isra.0+0xc8>
 80095b2:	2322      	movs	r3, #34	@ 0x22
 80095b4:	4630      	mov	r0, r6
 80095b6:	f8ce 3000 	str.w	r3, [lr]
 80095ba:	b932      	cbnz	r2, 80095ca <_strtoul_l.isra.0+0xd2>
 80095bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80095c0:	b107      	cbz	r7, 80095c4 <_strtoul_l.isra.0+0xcc>
 80095c2:	4240      	negs	r0, r0
 80095c4:	2a00      	cmp	r2, #0
 80095c6:	d0f9      	beq.n	80095bc <_strtoul_l.isra.0+0xc4>
 80095c8:	b106      	cbz	r6, 80095cc <_strtoul_l.isra.0+0xd4>
 80095ca:	1e69      	subs	r1, r5, #1
 80095cc:	6011      	str	r1, [r2, #0]
 80095ce:	e7f5      	b.n	80095bc <_strtoul_l.isra.0+0xc4>
 80095d0:	0800a089 	.word	0x0800a089

080095d4 <_strtoul_r>:
 80095d4:	f7ff bf90 	b.w	80094f8 <_strtoul_l.isra.0>

080095d8 <__ascii_wctomb>:
 80095d8:	4603      	mov	r3, r0
 80095da:	4608      	mov	r0, r1
 80095dc:	b141      	cbz	r1, 80095f0 <__ascii_wctomb+0x18>
 80095de:	2aff      	cmp	r2, #255	@ 0xff
 80095e0:	d904      	bls.n	80095ec <__ascii_wctomb+0x14>
 80095e2:	228a      	movs	r2, #138	@ 0x8a
 80095e4:	f04f 30ff 	mov.w	r0, #4294967295
 80095e8:	601a      	str	r2, [r3, #0]
 80095ea:	4770      	bx	lr
 80095ec:	2001      	movs	r0, #1
 80095ee:	700a      	strb	r2, [r1, #0]
 80095f0:	4770      	bx	lr
	...

080095f4 <fiprintf>:
 80095f4:	b40e      	push	{r1, r2, r3}
 80095f6:	b503      	push	{r0, r1, lr}
 80095f8:	4601      	mov	r1, r0
 80095fa:	ab03      	add	r3, sp, #12
 80095fc:	4805      	ldr	r0, [pc, #20]	@ (8009614 <fiprintf+0x20>)
 80095fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009602:	6800      	ldr	r0, [r0, #0]
 8009604:	9301      	str	r3, [sp, #4]
 8009606:	f000 f83d 	bl	8009684 <_vfiprintf_r>
 800960a:	b002      	add	sp, #8
 800960c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009610:	b003      	add	sp, #12
 8009612:	4770      	bx	lr
 8009614:	20000030 	.word	0x20000030

08009618 <abort>:
 8009618:	2006      	movs	r0, #6
 800961a:	b508      	push	{r3, lr}
 800961c:	f000 fa06 	bl	8009a2c <raise>
 8009620:	2001      	movs	r0, #1
 8009622:	f7f9 f9d2 	bl	80029ca <_exit>

08009626 <_malloc_usable_size_r>:
 8009626:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800962a:	1f18      	subs	r0, r3, #4
 800962c:	2b00      	cmp	r3, #0
 800962e:	bfbc      	itt	lt
 8009630:	580b      	ldrlt	r3, [r1, r0]
 8009632:	18c0      	addlt	r0, r0, r3
 8009634:	4770      	bx	lr

08009636 <__sfputc_r>:
 8009636:	6893      	ldr	r3, [r2, #8]
 8009638:	b410      	push	{r4}
 800963a:	3b01      	subs	r3, #1
 800963c:	2b00      	cmp	r3, #0
 800963e:	6093      	str	r3, [r2, #8]
 8009640:	da07      	bge.n	8009652 <__sfputc_r+0x1c>
 8009642:	6994      	ldr	r4, [r2, #24]
 8009644:	42a3      	cmp	r3, r4
 8009646:	db01      	blt.n	800964c <__sfputc_r+0x16>
 8009648:	290a      	cmp	r1, #10
 800964a:	d102      	bne.n	8009652 <__sfputc_r+0x1c>
 800964c:	bc10      	pop	{r4}
 800964e:	f000 b931 	b.w	80098b4 <__swbuf_r>
 8009652:	6813      	ldr	r3, [r2, #0]
 8009654:	1c58      	adds	r0, r3, #1
 8009656:	6010      	str	r0, [r2, #0]
 8009658:	7019      	strb	r1, [r3, #0]
 800965a:	4608      	mov	r0, r1
 800965c:	bc10      	pop	{r4}
 800965e:	4770      	bx	lr

08009660 <__sfputs_r>:
 8009660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009662:	4606      	mov	r6, r0
 8009664:	460f      	mov	r7, r1
 8009666:	4614      	mov	r4, r2
 8009668:	18d5      	adds	r5, r2, r3
 800966a:	42ac      	cmp	r4, r5
 800966c:	d101      	bne.n	8009672 <__sfputs_r+0x12>
 800966e:	2000      	movs	r0, #0
 8009670:	e007      	b.n	8009682 <__sfputs_r+0x22>
 8009672:	463a      	mov	r2, r7
 8009674:	4630      	mov	r0, r6
 8009676:	f814 1b01 	ldrb.w	r1, [r4], #1
 800967a:	f7ff ffdc 	bl	8009636 <__sfputc_r>
 800967e:	1c43      	adds	r3, r0, #1
 8009680:	d1f3      	bne.n	800966a <__sfputs_r+0xa>
 8009682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009684 <_vfiprintf_r>:
 8009684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009688:	460d      	mov	r5, r1
 800968a:	4614      	mov	r4, r2
 800968c:	4698      	mov	r8, r3
 800968e:	4606      	mov	r6, r0
 8009690:	b09d      	sub	sp, #116	@ 0x74
 8009692:	b118      	cbz	r0, 800969c <_vfiprintf_r+0x18>
 8009694:	6a03      	ldr	r3, [r0, #32]
 8009696:	b90b      	cbnz	r3, 800969c <_vfiprintf_r+0x18>
 8009698:	f7fc f99c 	bl	80059d4 <__sinit>
 800969c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800969e:	07d9      	lsls	r1, r3, #31
 80096a0:	d405      	bmi.n	80096ae <_vfiprintf_r+0x2a>
 80096a2:	89ab      	ldrh	r3, [r5, #12]
 80096a4:	059a      	lsls	r2, r3, #22
 80096a6:	d402      	bmi.n	80096ae <_vfiprintf_r+0x2a>
 80096a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096aa:	f7fc fb10 	bl	8005cce <__retarget_lock_acquire_recursive>
 80096ae:	89ab      	ldrh	r3, [r5, #12]
 80096b0:	071b      	lsls	r3, r3, #28
 80096b2:	d501      	bpl.n	80096b8 <_vfiprintf_r+0x34>
 80096b4:	692b      	ldr	r3, [r5, #16]
 80096b6:	b99b      	cbnz	r3, 80096e0 <_vfiprintf_r+0x5c>
 80096b8:	4629      	mov	r1, r5
 80096ba:	4630      	mov	r0, r6
 80096bc:	f000 f938 	bl	8009930 <__swsetup_r>
 80096c0:	b170      	cbz	r0, 80096e0 <_vfiprintf_r+0x5c>
 80096c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096c4:	07dc      	lsls	r4, r3, #31
 80096c6:	d504      	bpl.n	80096d2 <_vfiprintf_r+0x4e>
 80096c8:	f04f 30ff 	mov.w	r0, #4294967295
 80096cc:	b01d      	add	sp, #116	@ 0x74
 80096ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096d2:	89ab      	ldrh	r3, [r5, #12]
 80096d4:	0598      	lsls	r0, r3, #22
 80096d6:	d4f7      	bmi.n	80096c8 <_vfiprintf_r+0x44>
 80096d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096da:	f7fc faf9 	bl	8005cd0 <__retarget_lock_release_recursive>
 80096de:	e7f3      	b.n	80096c8 <_vfiprintf_r+0x44>
 80096e0:	2300      	movs	r3, #0
 80096e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80096e4:	2320      	movs	r3, #32
 80096e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80096ea:	2330      	movs	r3, #48	@ 0x30
 80096ec:	f04f 0901 	mov.w	r9, #1
 80096f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80096f4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80098a0 <_vfiprintf_r+0x21c>
 80096f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80096fc:	4623      	mov	r3, r4
 80096fe:	469a      	mov	sl, r3
 8009700:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009704:	b10a      	cbz	r2, 800970a <_vfiprintf_r+0x86>
 8009706:	2a25      	cmp	r2, #37	@ 0x25
 8009708:	d1f9      	bne.n	80096fe <_vfiprintf_r+0x7a>
 800970a:	ebba 0b04 	subs.w	fp, sl, r4
 800970e:	d00b      	beq.n	8009728 <_vfiprintf_r+0xa4>
 8009710:	465b      	mov	r3, fp
 8009712:	4622      	mov	r2, r4
 8009714:	4629      	mov	r1, r5
 8009716:	4630      	mov	r0, r6
 8009718:	f7ff ffa2 	bl	8009660 <__sfputs_r>
 800971c:	3001      	adds	r0, #1
 800971e:	f000 80a7 	beq.w	8009870 <_vfiprintf_r+0x1ec>
 8009722:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009724:	445a      	add	r2, fp
 8009726:	9209      	str	r2, [sp, #36]	@ 0x24
 8009728:	f89a 3000 	ldrb.w	r3, [sl]
 800972c:	2b00      	cmp	r3, #0
 800972e:	f000 809f 	beq.w	8009870 <_vfiprintf_r+0x1ec>
 8009732:	2300      	movs	r3, #0
 8009734:	f04f 32ff 	mov.w	r2, #4294967295
 8009738:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800973c:	f10a 0a01 	add.w	sl, sl, #1
 8009740:	9304      	str	r3, [sp, #16]
 8009742:	9307      	str	r3, [sp, #28]
 8009744:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009748:	931a      	str	r3, [sp, #104]	@ 0x68
 800974a:	4654      	mov	r4, sl
 800974c:	2205      	movs	r2, #5
 800974e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009752:	4853      	ldr	r0, [pc, #332]	@ (80098a0 <_vfiprintf_r+0x21c>)
 8009754:	f7fc fabd 	bl	8005cd2 <memchr>
 8009758:	9a04      	ldr	r2, [sp, #16]
 800975a:	b9d8      	cbnz	r0, 8009794 <_vfiprintf_r+0x110>
 800975c:	06d1      	lsls	r1, r2, #27
 800975e:	bf44      	itt	mi
 8009760:	2320      	movmi	r3, #32
 8009762:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009766:	0713      	lsls	r3, r2, #28
 8009768:	bf44      	itt	mi
 800976a:	232b      	movmi	r3, #43	@ 0x2b
 800976c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009770:	f89a 3000 	ldrb.w	r3, [sl]
 8009774:	2b2a      	cmp	r3, #42	@ 0x2a
 8009776:	d015      	beq.n	80097a4 <_vfiprintf_r+0x120>
 8009778:	4654      	mov	r4, sl
 800977a:	2000      	movs	r0, #0
 800977c:	f04f 0c0a 	mov.w	ip, #10
 8009780:	9a07      	ldr	r2, [sp, #28]
 8009782:	4621      	mov	r1, r4
 8009784:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009788:	3b30      	subs	r3, #48	@ 0x30
 800978a:	2b09      	cmp	r3, #9
 800978c:	d94b      	bls.n	8009826 <_vfiprintf_r+0x1a2>
 800978e:	b1b0      	cbz	r0, 80097be <_vfiprintf_r+0x13a>
 8009790:	9207      	str	r2, [sp, #28]
 8009792:	e014      	b.n	80097be <_vfiprintf_r+0x13a>
 8009794:	eba0 0308 	sub.w	r3, r0, r8
 8009798:	fa09 f303 	lsl.w	r3, r9, r3
 800979c:	4313      	orrs	r3, r2
 800979e:	46a2      	mov	sl, r4
 80097a0:	9304      	str	r3, [sp, #16]
 80097a2:	e7d2      	b.n	800974a <_vfiprintf_r+0xc6>
 80097a4:	9b03      	ldr	r3, [sp, #12]
 80097a6:	1d19      	adds	r1, r3, #4
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	9103      	str	r1, [sp, #12]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	bfbb      	ittet	lt
 80097b0:	425b      	neglt	r3, r3
 80097b2:	f042 0202 	orrlt.w	r2, r2, #2
 80097b6:	9307      	strge	r3, [sp, #28]
 80097b8:	9307      	strlt	r3, [sp, #28]
 80097ba:	bfb8      	it	lt
 80097bc:	9204      	strlt	r2, [sp, #16]
 80097be:	7823      	ldrb	r3, [r4, #0]
 80097c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80097c2:	d10a      	bne.n	80097da <_vfiprintf_r+0x156>
 80097c4:	7863      	ldrb	r3, [r4, #1]
 80097c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80097c8:	d132      	bne.n	8009830 <_vfiprintf_r+0x1ac>
 80097ca:	9b03      	ldr	r3, [sp, #12]
 80097cc:	3402      	adds	r4, #2
 80097ce:	1d1a      	adds	r2, r3, #4
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	9203      	str	r2, [sp, #12]
 80097d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80097d8:	9305      	str	r3, [sp, #20]
 80097da:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80098a4 <_vfiprintf_r+0x220>
 80097de:	2203      	movs	r2, #3
 80097e0:	4650      	mov	r0, sl
 80097e2:	7821      	ldrb	r1, [r4, #0]
 80097e4:	f7fc fa75 	bl	8005cd2 <memchr>
 80097e8:	b138      	cbz	r0, 80097fa <_vfiprintf_r+0x176>
 80097ea:	2240      	movs	r2, #64	@ 0x40
 80097ec:	9b04      	ldr	r3, [sp, #16]
 80097ee:	eba0 000a 	sub.w	r0, r0, sl
 80097f2:	4082      	lsls	r2, r0
 80097f4:	4313      	orrs	r3, r2
 80097f6:	3401      	adds	r4, #1
 80097f8:	9304      	str	r3, [sp, #16]
 80097fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097fe:	2206      	movs	r2, #6
 8009800:	4829      	ldr	r0, [pc, #164]	@ (80098a8 <_vfiprintf_r+0x224>)
 8009802:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009806:	f7fc fa64 	bl	8005cd2 <memchr>
 800980a:	2800      	cmp	r0, #0
 800980c:	d03f      	beq.n	800988e <_vfiprintf_r+0x20a>
 800980e:	4b27      	ldr	r3, [pc, #156]	@ (80098ac <_vfiprintf_r+0x228>)
 8009810:	bb1b      	cbnz	r3, 800985a <_vfiprintf_r+0x1d6>
 8009812:	9b03      	ldr	r3, [sp, #12]
 8009814:	3307      	adds	r3, #7
 8009816:	f023 0307 	bic.w	r3, r3, #7
 800981a:	3308      	adds	r3, #8
 800981c:	9303      	str	r3, [sp, #12]
 800981e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009820:	443b      	add	r3, r7
 8009822:	9309      	str	r3, [sp, #36]	@ 0x24
 8009824:	e76a      	b.n	80096fc <_vfiprintf_r+0x78>
 8009826:	460c      	mov	r4, r1
 8009828:	2001      	movs	r0, #1
 800982a:	fb0c 3202 	mla	r2, ip, r2, r3
 800982e:	e7a8      	b.n	8009782 <_vfiprintf_r+0xfe>
 8009830:	2300      	movs	r3, #0
 8009832:	f04f 0c0a 	mov.w	ip, #10
 8009836:	4619      	mov	r1, r3
 8009838:	3401      	adds	r4, #1
 800983a:	9305      	str	r3, [sp, #20]
 800983c:	4620      	mov	r0, r4
 800983e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009842:	3a30      	subs	r2, #48	@ 0x30
 8009844:	2a09      	cmp	r2, #9
 8009846:	d903      	bls.n	8009850 <_vfiprintf_r+0x1cc>
 8009848:	2b00      	cmp	r3, #0
 800984a:	d0c6      	beq.n	80097da <_vfiprintf_r+0x156>
 800984c:	9105      	str	r1, [sp, #20]
 800984e:	e7c4      	b.n	80097da <_vfiprintf_r+0x156>
 8009850:	4604      	mov	r4, r0
 8009852:	2301      	movs	r3, #1
 8009854:	fb0c 2101 	mla	r1, ip, r1, r2
 8009858:	e7f0      	b.n	800983c <_vfiprintf_r+0x1b8>
 800985a:	ab03      	add	r3, sp, #12
 800985c:	9300      	str	r3, [sp, #0]
 800985e:	462a      	mov	r2, r5
 8009860:	4630      	mov	r0, r6
 8009862:	4b13      	ldr	r3, [pc, #76]	@ (80098b0 <_vfiprintf_r+0x22c>)
 8009864:	a904      	add	r1, sp, #16
 8009866:	f7fb fa63 	bl	8004d30 <_printf_float>
 800986a:	4607      	mov	r7, r0
 800986c:	1c78      	adds	r0, r7, #1
 800986e:	d1d6      	bne.n	800981e <_vfiprintf_r+0x19a>
 8009870:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009872:	07d9      	lsls	r1, r3, #31
 8009874:	d405      	bmi.n	8009882 <_vfiprintf_r+0x1fe>
 8009876:	89ab      	ldrh	r3, [r5, #12]
 8009878:	059a      	lsls	r2, r3, #22
 800987a:	d402      	bmi.n	8009882 <_vfiprintf_r+0x1fe>
 800987c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800987e:	f7fc fa27 	bl	8005cd0 <__retarget_lock_release_recursive>
 8009882:	89ab      	ldrh	r3, [r5, #12]
 8009884:	065b      	lsls	r3, r3, #25
 8009886:	f53f af1f 	bmi.w	80096c8 <_vfiprintf_r+0x44>
 800988a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800988c:	e71e      	b.n	80096cc <_vfiprintf_r+0x48>
 800988e:	ab03      	add	r3, sp, #12
 8009890:	9300      	str	r3, [sp, #0]
 8009892:	462a      	mov	r2, r5
 8009894:	4630      	mov	r0, r6
 8009896:	4b06      	ldr	r3, [pc, #24]	@ (80098b0 <_vfiprintf_r+0x22c>)
 8009898:	a904      	add	r1, sp, #16
 800989a:	f7fb fce7 	bl	800526c <_printf_i>
 800989e:	e7e4      	b.n	800986a <_vfiprintf_r+0x1e6>
 80098a0:	08009e65 	.word	0x08009e65
 80098a4:	08009e6b 	.word	0x08009e6b
 80098a8:	08009e6f 	.word	0x08009e6f
 80098ac:	08004d31 	.word	0x08004d31
 80098b0:	08009661 	.word	0x08009661

080098b4 <__swbuf_r>:
 80098b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098b6:	460e      	mov	r6, r1
 80098b8:	4614      	mov	r4, r2
 80098ba:	4605      	mov	r5, r0
 80098bc:	b118      	cbz	r0, 80098c6 <__swbuf_r+0x12>
 80098be:	6a03      	ldr	r3, [r0, #32]
 80098c0:	b90b      	cbnz	r3, 80098c6 <__swbuf_r+0x12>
 80098c2:	f7fc f887 	bl	80059d4 <__sinit>
 80098c6:	69a3      	ldr	r3, [r4, #24]
 80098c8:	60a3      	str	r3, [r4, #8]
 80098ca:	89a3      	ldrh	r3, [r4, #12]
 80098cc:	071a      	lsls	r2, r3, #28
 80098ce:	d501      	bpl.n	80098d4 <__swbuf_r+0x20>
 80098d0:	6923      	ldr	r3, [r4, #16]
 80098d2:	b943      	cbnz	r3, 80098e6 <__swbuf_r+0x32>
 80098d4:	4621      	mov	r1, r4
 80098d6:	4628      	mov	r0, r5
 80098d8:	f000 f82a 	bl	8009930 <__swsetup_r>
 80098dc:	b118      	cbz	r0, 80098e6 <__swbuf_r+0x32>
 80098de:	f04f 37ff 	mov.w	r7, #4294967295
 80098e2:	4638      	mov	r0, r7
 80098e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098e6:	6823      	ldr	r3, [r4, #0]
 80098e8:	6922      	ldr	r2, [r4, #16]
 80098ea:	b2f6      	uxtb	r6, r6
 80098ec:	1a98      	subs	r0, r3, r2
 80098ee:	6963      	ldr	r3, [r4, #20]
 80098f0:	4637      	mov	r7, r6
 80098f2:	4283      	cmp	r3, r0
 80098f4:	dc05      	bgt.n	8009902 <__swbuf_r+0x4e>
 80098f6:	4621      	mov	r1, r4
 80098f8:	4628      	mov	r0, r5
 80098fa:	f7ff f975 	bl	8008be8 <_fflush_r>
 80098fe:	2800      	cmp	r0, #0
 8009900:	d1ed      	bne.n	80098de <__swbuf_r+0x2a>
 8009902:	68a3      	ldr	r3, [r4, #8]
 8009904:	3b01      	subs	r3, #1
 8009906:	60a3      	str	r3, [r4, #8]
 8009908:	6823      	ldr	r3, [r4, #0]
 800990a:	1c5a      	adds	r2, r3, #1
 800990c:	6022      	str	r2, [r4, #0]
 800990e:	701e      	strb	r6, [r3, #0]
 8009910:	6962      	ldr	r2, [r4, #20]
 8009912:	1c43      	adds	r3, r0, #1
 8009914:	429a      	cmp	r2, r3
 8009916:	d004      	beq.n	8009922 <__swbuf_r+0x6e>
 8009918:	89a3      	ldrh	r3, [r4, #12]
 800991a:	07db      	lsls	r3, r3, #31
 800991c:	d5e1      	bpl.n	80098e2 <__swbuf_r+0x2e>
 800991e:	2e0a      	cmp	r6, #10
 8009920:	d1df      	bne.n	80098e2 <__swbuf_r+0x2e>
 8009922:	4621      	mov	r1, r4
 8009924:	4628      	mov	r0, r5
 8009926:	f7ff f95f 	bl	8008be8 <_fflush_r>
 800992a:	2800      	cmp	r0, #0
 800992c:	d0d9      	beq.n	80098e2 <__swbuf_r+0x2e>
 800992e:	e7d6      	b.n	80098de <__swbuf_r+0x2a>

08009930 <__swsetup_r>:
 8009930:	b538      	push	{r3, r4, r5, lr}
 8009932:	4b29      	ldr	r3, [pc, #164]	@ (80099d8 <__swsetup_r+0xa8>)
 8009934:	4605      	mov	r5, r0
 8009936:	6818      	ldr	r0, [r3, #0]
 8009938:	460c      	mov	r4, r1
 800993a:	b118      	cbz	r0, 8009944 <__swsetup_r+0x14>
 800993c:	6a03      	ldr	r3, [r0, #32]
 800993e:	b90b      	cbnz	r3, 8009944 <__swsetup_r+0x14>
 8009940:	f7fc f848 	bl	80059d4 <__sinit>
 8009944:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009948:	0719      	lsls	r1, r3, #28
 800994a:	d422      	bmi.n	8009992 <__swsetup_r+0x62>
 800994c:	06da      	lsls	r2, r3, #27
 800994e:	d407      	bmi.n	8009960 <__swsetup_r+0x30>
 8009950:	2209      	movs	r2, #9
 8009952:	602a      	str	r2, [r5, #0]
 8009954:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009958:	f04f 30ff 	mov.w	r0, #4294967295
 800995c:	81a3      	strh	r3, [r4, #12]
 800995e:	e033      	b.n	80099c8 <__swsetup_r+0x98>
 8009960:	0758      	lsls	r0, r3, #29
 8009962:	d512      	bpl.n	800998a <__swsetup_r+0x5a>
 8009964:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009966:	b141      	cbz	r1, 800997a <__swsetup_r+0x4a>
 8009968:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800996c:	4299      	cmp	r1, r3
 800996e:	d002      	beq.n	8009976 <__swsetup_r+0x46>
 8009970:	4628      	mov	r0, r5
 8009972:	f7fd f82d 	bl	80069d0 <_free_r>
 8009976:	2300      	movs	r3, #0
 8009978:	6363      	str	r3, [r4, #52]	@ 0x34
 800997a:	89a3      	ldrh	r3, [r4, #12]
 800997c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009980:	81a3      	strh	r3, [r4, #12]
 8009982:	2300      	movs	r3, #0
 8009984:	6063      	str	r3, [r4, #4]
 8009986:	6923      	ldr	r3, [r4, #16]
 8009988:	6023      	str	r3, [r4, #0]
 800998a:	89a3      	ldrh	r3, [r4, #12]
 800998c:	f043 0308 	orr.w	r3, r3, #8
 8009990:	81a3      	strh	r3, [r4, #12]
 8009992:	6923      	ldr	r3, [r4, #16]
 8009994:	b94b      	cbnz	r3, 80099aa <__swsetup_r+0x7a>
 8009996:	89a3      	ldrh	r3, [r4, #12]
 8009998:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800999c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099a0:	d003      	beq.n	80099aa <__swsetup_r+0x7a>
 80099a2:	4621      	mov	r1, r4
 80099a4:	4628      	mov	r0, r5
 80099a6:	f000 f882 	bl	8009aae <__smakebuf_r>
 80099aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099ae:	f013 0201 	ands.w	r2, r3, #1
 80099b2:	d00a      	beq.n	80099ca <__swsetup_r+0x9a>
 80099b4:	2200      	movs	r2, #0
 80099b6:	60a2      	str	r2, [r4, #8]
 80099b8:	6962      	ldr	r2, [r4, #20]
 80099ba:	4252      	negs	r2, r2
 80099bc:	61a2      	str	r2, [r4, #24]
 80099be:	6922      	ldr	r2, [r4, #16]
 80099c0:	b942      	cbnz	r2, 80099d4 <__swsetup_r+0xa4>
 80099c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80099c6:	d1c5      	bne.n	8009954 <__swsetup_r+0x24>
 80099c8:	bd38      	pop	{r3, r4, r5, pc}
 80099ca:	0799      	lsls	r1, r3, #30
 80099cc:	bf58      	it	pl
 80099ce:	6962      	ldrpl	r2, [r4, #20]
 80099d0:	60a2      	str	r2, [r4, #8]
 80099d2:	e7f4      	b.n	80099be <__swsetup_r+0x8e>
 80099d4:	2000      	movs	r0, #0
 80099d6:	e7f7      	b.n	80099c8 <__swsetup_r+0x98>
 80099d8:	20000030 	.word	0x20000030

080099dc <_raise_r>:
 80099dc:	291f      	cmp	r1, #31
 80099de:	b538      	push	{r3, r4, r5, lr}
 80099e0:	4605      	mov	r5, r0
 80099e2:	460c      	mov	r4, r1
 80099e4:	d904      	bls.n	80099f0 <_raise_r+0x14>
 80099e6:	2316      	movs	r3, #22
 80099e8:	6003      	str	r3, [r0, #0]
 80099ea:	f04f 30ff 	mov.w	r0, #4294967295
 80099ee:	bd38      	pop	{r3, r4, r5, pc}
 80099f0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80099f2:	b112      	cbz	r2, 80099fa <_raise_r+0x1e>
 80099f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80099f8:	b94b      	cbnz	r3, 8009a0e <_raise_r+0x32>
 80099fa:	4628      	mov	r0, r5
 80099fc:	f000 f830 	bl	8009a60 <_getpid_r>
 8009a00:	4622      	mov	r2, r4
 8009a02:	4601      	mov	r1, r0
 8009a04:	4628      	mov	r0, r5
 8009a06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a0a:	f000 b817 	b.w	8009a3c <_kill_r>
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	d00a      	beq.n	8009a28 <_raise_r+0x4c>
 8009a12:	1c59      	adds	r1, r3, #1
 8009a14:	d103      	bne.n	8009a1e <_raise_r+0x42>
 8009a16:	2316      	movs	r3, #22
 8009a18:	6003      	str	r3, [r0, #0]
 8009a1a:	2001      	movs	r0, #1
 8009a1c:	e7e7      	b.n	80099ee <_raise_r+0x12>
 8009a1e:	2100      	movs	r1, #0
 8009a20:	4620      	mov	r0, r4
 8009a22:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009a26:	4798      	blx	r3
 8009a28:	2000      	movs	r0, #0
 8009a2a:	e7e0      	b.n	80099ee <_raise_r+0x12>

08009a2c <raise>:
 8009a2c:	4b02      	ldr	r3, [pc, #8]	@ (8009a38 <raise+0xc>)
 8009a2e:	4601      	mov	r1, r0
 8009a30:	6818      	ldr	r0, [r3, #0]
 8009a32:	f7ff bfd3 	b.w	80099dc <_raise_r>
 8009a36:	bf00      	nop
 8009a38:	20000030 	.word	0x20000030

08009a3c <_kill_r>:
 8009a3c:	b538      	push	{r3, r4, r5, lr}
 8009a3e:	2300      	movs	r3, #0
 8009a40:	4d06      	ldr	r5, [pc, #24]	@ (8009a5c <_kill_r+0x20>)
 8009a42:	4604      	mov	r4, r0
 8009a44:	4608      	mov	r0, r1
 8009a46:	4611      	mov	r1, r2
 8009a48:	602b      	str	r3, [r5, #0]
 8009a4a:	f7f8 ffae 	bl	80029aa <_kill>
 8009a4e:	1c43      	adds	r3, r0, #1
 8009a50:	d102      	bne.n	8009a58 <_kill_r+0x1c>
 8009a52:	682b      	ldr	r3, [r5, #0]
 8009a54:	b103      	cbz	r3, 8009a58 <_kill_r+0x1c>
 8009a56:	6023      	str	r3, [r4, #0]
 8009a58:	bd38      	pop	{r3, r4, r5, pc}
 8009a5a:	bf00      	nop
 8009a5c:	20000724 	.word	0x20000724

08009a60 <_getpid_r>:
 8009a60:	f7f8 bf9c 	b.w	800299c <_getpid>

08009a64 <__swhatbuf_r>:
 8009a64:	b570      	push	{r4, r5, r6, lr}
 8009a66:	460c      	mov	r4, r1
 8009a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a6c:	4615      	mov	r5, r2
 8009a6e:	2900      	cmp	r1, #0
 8009a70:	461e      	mov	r6, r3
 8009a72:	b096      	sub	sp, #88	@ 0x58
 8009a74:	da0c      	bge.n	8009a90 <__swhatbuf_r+0x2c>
 8009a76:	89a3      	ldrh	r3, [r4, #12]
 8009a78:	2100      	movs	r1, #0
 8009a7a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a7e:	bf14      	ite	ne
 8009a80:	2340      	movne	r3, #64	@ 0x40
 8009a82:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a86:	2000      	movs	r0, #0
 8009a88:	6031      	str	r1, [r6, #0]
 8009a8a:	602b      	str	r3, [r5, #0]
 8009a8c:	b016      	add	sp, #88	@ 0x58
 8009a8e:	bd70      	pop	{r4, r5, r6, pc}
 8009a90:	466a      	mov	r2, sp
 8009a92:	f000 f849 	bl	8009b28 <_fstat_r>
 8009a96:	2800      	cmp	r0, #0
 8009a98:	dbed      	blt.n	8009a76 <__swhatbuf_r+0x12>
 8009a9a:	9901      	ldr	r1, [sp, #4]
 8009a9c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009aa0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009aa4:	4259      	negs	r1, r3
 8009aa6:	4159      	adcs	r1, r3
 8009aa8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009aac:	e7eb      	b.n	8009a86 <__swhatbuf_r+0x22>

08009aae <__smakebuf_r>:
 8009aae:	898b      	ldrh	r3, [r1, #12]
 8009ab0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ab2:	079d      	lsls	r5, r3, #30
 8009ab4:	4606      	mov	r6, r0
 8009ab6:	460c      	mov	r4, r1
 8009ab8:	d507      	bpl.n	8009aca <__smakebuf_r+0x1c>
 8009aba:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009abe:	6023      	str	r3, [r4, #0]
 8009ac0:	6123      	str	r3, [r4, #16]
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	6163      	str	r3, [r4, #20]
 8009ac6:	b003      	add	sp, #12
 8009ac8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009aca:	466a      	mov	r2, sp
 8009acc:	ab01      	add	r3, sp, #4
 8009ace:	f7ff ffc9 	bl	8009a64 <__swhatbuf_r>
 8009ad2:	9f00      	ldr	r7, [sp, #0]
 8009ad4:	4605      	mov	r5, r0
 8009ad6:	4639      	mov	r1, r7
 8009ad8:	4630      	mov	r0, r6
 8009ada:	f7fc ffeb 	bl	8006ab4 <_malloc_r>
 8009ade:	b948      	cbnz	r0, 8009af4 <__smakebuf_r+0x46>
 8009ae0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ae4:	059a      	lsls	r2, r3, #22
 8009ae6:	d4ee      	bmi.n	8009ac6 <__smakebuf_r+0x18>
 8009ae8:	f023 0303 	bic.w	r3, r3, #3
 8009aec:	f043 0302 	orr.w	r3, r3, #2
 8009af0:	81a3      	strh	r3, [r4, #12]
 8009af2:	e7e2      	b.n	8009aba <__smakebuf_r+0xc>
 8009af4:	89a3      	ldrh	r3, [r4, #12]
 8009af6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009afa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009afe:	81a3      	strh	r3, [r4, #12]
 8009b00:	9b01      	ldr	r3, [sp, #4]
 8009b02:	6020      	str	r0, [r4, #0]
 8009b04:	b15b      	cbz	r3, 8009b1e <__smakebuf_r+0x70>
 8009b06:	4630      	mov	r0, r6
 8009b08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b0c:	f000 f81e 	bl	8009b4c <_isatty_r>
 8009b10:	b128      	cbz	r0, 8009b1e <__smakebuf_r+0x70>
 8009b12:	89a3      	ldrh	r3, [r4, #12]
 8009b14:	f023 0303 	bic.w	r3, r3, #3
 8009b18:	f043 0301 	orr.w	r3, r3, #1
 8009b1c:	81a3      	strh	r3, [r4, #12]
 8009b1e:	89a3      	ldrh	r3, [r4, #12]
 8009b20:	431d      	orrs	r5, r3
 8009b22:	81a5      	strh	r5, [r4, #12]
 8009b24:	e7cf      	b.n	8009ac6 <__smakebuf_r+0x18>
	...

08009b28 <_fstat_r>:
 8009b28:	b538      	push	{r3, r4, r5, lr}
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	4d06      	ldr	r5, [pc, #24]	@ (8009b48 <_fstat_r+0x20>)
 8009b2e:	4604      	mov	r4, r0
 8009b30:	4608      	mov	r0, r1
 8009b32:	4611      	mov	r1, r2
 8009b34:	602b      	str	r3, [r5, #0]
 8009b36:	f7f8 ff97 	bl	8002a68 <_fstat>
 8009b3a:	1c43      	adds	r3, r0, #1
 8009b3c:	d102      	bne.n	8009b44 <_fstat_r+0x1c>
 8009b3e:	682b      	ldr	r3, [r5, #0]
 8009b40:	b103      	cbz	r3, 8009b44 <_fstat_r+0x1c>
 8009b42:	6023      	str	r3, [r4, #0]
 8009b44:	bd38      	pop	{r3, r4, r5, pc}
 8009b46:	bf00      	nop
 8009b48:	20000724 	.word	0x20000724

08009b4c <_isatty_r>:
 8009b4c:	b538      	push	{r3, r4, r5, lr}
 8009b4e:	2300      	movs	r3, #0
 8009b50:	4d05      	ldr	r5, [pc, #20]	@ (8009b68 <_isatty_r+0x1c>)
 8009b52:	4604      	mov	r4, r0
 8009b54:	4608      	mov	r0, r1
 8009b56:	602b      	str	r3, [r5, #0]
 8009b58:	f7f8 ff95 	bl	8002a86 <_isatty>
 8009b5c:	1c43      	adds	r3, r0, #1
 8009b5e:	d102      	bne.n	8009b66 <_isatty_r+0x1a>
 8009b60:	682b      	ldr	r3, [r5, #0]
 8009b62:	b103      	cbz	r3, 8009b66 <_isatty_r+0x1a>
 8009b64:	6023      	str	r3, [r4, #0]
 8009b66:	bd38      	pop	{r3, r4, r5, pc}
 8009b68:	20000724 	.word	0x20000724

08009b6c <_init>:
 8009b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b6e:	bf00      	nop
 8009b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b72:	bc08      	pop	{r3}
 8009b74:	469e      	mov	lr, r3
 8009b76:	4770      	bx	lr

08009b78 <_fini>:
 8009b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b7a:	bf00      	nop
 8009b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b7e:	bc08      	pop	{r3}
 8009b80:	469e      	mov	lr, r3
 8009b82:	4770      	bx	lr
