<stg><name>bram_switch</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty, i32 0, i32 0, void @empty_0, i32 2, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %debugport, void @empty, i32 0, i32 0, void @empty_0, i32 2, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %debugport, i64 666, i64 207, i64 2

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %debugport

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradport, void @empty, i32 0, i32 0, void @empty_0, i32 2, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %gradport, i64 666, i64 207, i64 2

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gradport

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dummyport, void @empty, i32 0, i32 0, void @empty_0, i32 2, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dummyport, i64 666, i64 207, i64 2

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dummyport

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debug

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debug, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debug, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
:16 %ret_ln26 = ret

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="19" name="x" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="20" name="debugport" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="debugport"/></StgValue>
</port>
<port id="21" name="gradport" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="gradport"/></StgValue>
</port>
<port id="22" name="dummyport" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="dummyport"/></StgValue>
</port>
<port id="23" name="debug" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="debug"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="25" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="24" toId="2">
</dataflow>
<dataflow id="27" from="empty_5" to="spectopmodule_ln0" fromId="26" toId="2">
</dataflow>
<dataflow id="29" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="28" toId="3">
</dataflow>
<dataflow id="30" from="x" to="specinterface_ln0" fromId="19" toId="3">
</dataflow>
<dataflow id="32" from="empty" to="specinterface_ln0" fromId="31" toId="3">
</dataflow>
<dataflow id="34" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="3">
</dataflow>
<dataflow id="35" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="3">
</dataflow>
<dataflow id="37" from="empty_0" to="specinterface_ln0" fromId="36" toId="3">
</dataflow>
<dataflow id="39" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="3">
</dataflow>
<dataflow id="40" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="3">
</dataflow>
<dataflow id="41" from="empty_0" to="specinterface_ln0" fromId="36" toId="3">
</dataflow>
<dataflow id="42" from="empty_0" to="specinterface_ln0" fromId="36" toId="3">
</dataflow>
<dataflow id="43" from="empty_0" to="specinterface_ln0" fromId="36" toId="3">
</dataflow>
<dataflow id="44" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="3">
</dataflow>
<dataflow id="45" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="3">
</dataflow>
<dataflow id="46" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="3">
</dataflow>
<dataflow id="47" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="3">
</dataflow>
<dataflow id="48" from="empty_0" to="specinterface_ln0" fromId="36" toId="3">
</dataflow>
<dataflow id="49" from="empty_0" to="specinterface_ln0" fromId="36" toId="3">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="50" toId="4">
</dataflow>
<dataflow id="52" from="x" to="specmemcore_ln0" fromId="19" toId="4">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="4">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="4">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="4">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="59" toId="5">
</dataflow>
<dataflow id="61" from="x" to="specbitsmap_ln0" fromId="19" toId="5">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="28" toId="6">
</dataflow>
<dataflow id="63" from="debugport" to="specinterface_ln0" fromId="20" toId="6">
</dataflow>
<dataflow id="64" from="empty" to="specinterface_ln0" fromId="31" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="71" from="empty_0" to="specinterface_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="73" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="74" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="75" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="76" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="80" from="debugport" to="specmemcore_ln0" fromId="20" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="85" from="debugport" to="specbitsmap_ln0" fromId="20" toId="8">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="28" toId="9">
</dataflow>
<dataflow id="87" from="gradport" to="specinterface_ln0" fromId="21" toId="9">
</dataflow>
<dataflow id="88" from="empty" to="specinterface_ln0" fromId="31" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="9">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="36" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="9">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="36" toId="9">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="36" toId="9">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="36" toId="9">
</dataflow>
<dataflow id="97" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="9">
</dataflow>
<dataflow id="100" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="9">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="36" toId="9">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="36" toId="9">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="104" from="gradport" to="specmemcore_ln0" fromId="21" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="107" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="109" from="gradport" to="specbitsmap_ln0" fromId="21" toId="11">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="28" toId="12">
</dataflow>
<dataflow id="111" from="dummyport" to="specinterface_ln0" fromId="22" toId="12">
</dataflow>
<dataflow id="112" from="empty" to="specinterface_ln0" fromId="31" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="12">
</dataflow>
<dataflow id="114" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="12">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="36" toId="12">
</dataflow>
<dataflow id="116" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="12">
</dataflow>
<dataflow id="117" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="12">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="36" toId="12">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="36" toId="12">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="36" toId="12">
</dataflow>
<dataflow id="121" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="12">
</dataflow>
<dataflow id="122" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="12">
</dataflow>
<dataflow id="123" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="12">
</dataflow>
<dataflow id="124" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="12">
</dataflow>
<dataflow id="125" from="empty_0" to="specinterface_ln0" fromId="36" toId="12">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="36" toId="12">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="50" toId="13">
</dataflow>
<dataflow id="128" from="dummyport" to="specmemcore_ln0" fromId="22" toId="13">
</dataflow>
<dataflow id="129" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="13">
</dataflow>
<dataflow id="130" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="13">
</dataflow>
<dataflow id="131" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="13">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="133" from="dummyport" to="specbitsmap_ln0" fromId="22" toId="14">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="59" toId="15">
</dataflow>
<dataflow id="135" from="debug" to="specbitsmap_ln0" fromId="23" toId="15">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="28" toId="16">
</dataflow>
<dataflow id="137" from="debug" to="specinterface_ln0" fromId="23" toId="16">
</dataflow>
<dataflow id="139" from="empty_1" to="specinterface_ln0" fromId="138" toId="16">
</dataflow>
<dataflow id="140" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="16">
</dataflow>
<dataflow id="141" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="16">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="36" toId="16">
</dataflow>
<dataflow id="143" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="16">
</dataflow>
<dataflow id="144" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="16">
</dataflow>
<dataflow id="146" from="empty_2" to="specinterface_ln0" fromId="145" toId="16">
</dataflow>
<dataflow id="148" from="empty_3" to="specinterface_ln0" fromId="147" toId="16">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="36" toId="16">
</dataflow>
<dataflow id="150" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="16">
</dataflow>
<dataflow id="151" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="16">
</dataflow>
<dataflow id="152" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="16">
</dataflow>
<dataflow id="153" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="16">
</dataflow>
<dataflow id="154" from="empty_0" to="specinterface_ln0" fromId="36" toId="16">
</dataflow>
<dataflow id="155" from="empty_0" to="specinterface_ln0" fromId="36" toId="16">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="28" toId="17">
</dataflow>
<dataflow id="157" from="debug" to="specinterface_ln0" fromId="23" toId="17">
</dataflow>
<dataflow id="159" from="empty_4" to="specinterface_ln0" fromId="158" toId="17">
</dataflow>
<dataflow id="160" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="17">
</dataflow>
<dataflow id="161" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="17">
</dataflow>
<dataflow id="162" from="empty_0" to="specinterface_ln0" fromId="36" toId="17">
</dataflow>
<dataflow id="163" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="17">
</dataflow>
<dataflow id="164" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="17">
</dataflow>
<dataflow id="165" from="empty_0" to="specinterface_ln0" fromId="36" toId="17">
</dataflow>
<dataflow id="166" from="empty_0" to="specinterface_ln0" fromId="36" toId="17">
</dataflow>
<dataflow id="167" from="empty_0" to="specinterface_ln0" fromId="36" toId="17">
</dataflow>
<dataflow id="168" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="17">
</dataflow>
<dataflow id="169" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="17">
</dataflow>
<dataflow id="170" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="17">
</dataflow>
<dataflow id="171" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="17">
</dataflow>
<dataflow id="172" from="empty_0" to="specinterface_ln0" fromId="36" toId="17">
</dataflow>
<dataflow id="173" from="empty_0" to="specinterface_ln0" fromId="36" toId="17">
</dataflow>
</dataflows>


</stg>
